/** ==================================================================
 *  @file   core_cm2_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   CORE_CM2
 *
 *  @Filename:    core_cm2_cred.h
 *
 *  @Description: Component description is not available
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __CORE_CM2_CRED_H
#define __CORE_CM2_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance CORE_CM2 of component CORE_CM2 mapped in MONICA at address 0x4A008700
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

    /* 
     *  List of Register arrays for component CORE_CM2
     *
     */

    /* 
     *  List of bundle arrays for component CORE_CM2
     *
     */

    /* 
     *  List of bundles for component CORE_CM2
     *
     */

    /* 
     * List of registers for component CORE_CM2
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_1_CLKSTCTRL
 *
 * @BRIEF        This register enables the domain power state transition. It 
 *               controls the HW supervised domain power state transition 
 *               between ON-ACTIVE and ON-INACTIVE states. It also hold one 
 *               status bit per clock input of the domain. 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_1_CLKSTCTRL                        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_1_DYNAMICDEP
 *
 * @BRIEF        This register controls the dynamic domain depedencies from 
 *               L3_1 domain towards 'target' domains. It is relevant only 
 *               for domain having OCP master port(s). 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_1_DYNAMICDEP                       0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_1_L3_1_CLKCTRL
 *
 * @BRIEF        This register manages the L3_1 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_1_L3_1_CLKCTRL                     0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_CLKSTCTRL
 *
 * @BRIEF        This register enables the domain power state transition. It 
 *               controls the HW supervised domain power state transition 
 *               between ON-ACTIVE and ON-INACTIVE states. It also hold one 
 *               status bit per clock input of the domain. 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_CLKSTCTRL                        0x100ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_DYNAMICDEP
 *
 * @BRIEF        This register controls the dynamic domain depedencies from 
 *               L3_2 domain towards 'target' domains. It is relevant only 
 *               for domain having OCP master port(s). 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_DYNAMICDEP                       0x108ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_L3_2_CLKCTRL
 *
 * @BRIEF        This register manages the L3_2 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_L3_2_CLKCTRL                     0x120ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_GPMC_CLKCTRL
 *
 * @BRIEF        This register manages the GPMC clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_GPMC_CLKCTRL                     0x128ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_OCMC_RAM_CLKCTRL
 *
 * @BRIEF        This register manages the OCMC_RAM clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_OCMC_RAM_CLKCTRL                 0x130ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_CLKSTCTRL
 *
 * @BRIEF        This register enables the domain power state transition. It 
 *               controls the HW supervised domain power state transition 
 *               between ON-ACTIVE and ON-INACTIVE states. It also hold one 
 *               status bit per clock input of the domain. 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_CLKSTCTRL                      0x200ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_STATICDEP
 *
 * @BRIEF        This register controls the static domain depedencies from 
 *               DUCATI domain towards 'target' domains. It is relevant only 
 *               for domain having system initiator(s). 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_STATICDEP                      0x204ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_DYNAMICDEP
 *
 * @BRIEF        This register controls the dynamic domain depedencies from 
 *               DUCATI domain towards 'target' domains. It is relevant only 
 *               for domain having OCP master port(s). 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_DYNAMICDEP                     0x208ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_DUCATI_CLKCTRL
 *
 * @BRIEF        This register manages the DUCATI clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_DUCATI_CLKCTRL                 0x220ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_CLKSTCTRL
 *
 * @BRIEF        This register enables the domain power state transition. It 
 *               controls the HW supervised domain power state transition 
 *               between ON-ACTIVE and ON-INACTIVE states. It also hold one 
 *               status bit per clock input of the domain. 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_CLKSTCTRL                        0x300ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_STATICDEP
 *
 * @BRIEF        This register controls the static domain depedencies from 
 *               SDMA domain towards 'target' domains. It is relevant only 
 *               for domain having system initiator(s). 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_STATICDEP                        0x304ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_DYNAMICDEP
 *
 * @BRIEF        This register controls the dynamic domain depedencies from 
 *               SDMA domain towards 'target' domains. It is relevant only 
 *               for domain having OCP master port(s). 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_DYNAMICDEP                       0x308ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_SDMA_CLKCTRL
 *
 * @BRIEF        This register manages the SDMA clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_SDMA_CLKCTRL                     0x320ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_CLKSTCTRL
 *
 * @BRIEF        This register enables the domain power state transition. It 
 *               controls the HW supervised domain power state transition 
 *               between ON-ACTIVE and ON-INACTIVE states. It also hold one 
 *               status bit per clock input of the domain. 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_CLKSTCTRL                       0x400ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_DMM_CLKCTRL
 *
 * @BRIEF        This register manages the DMM clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_DMM_CLKCTRL                     0x420ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_EMIF_FW_CLKCTRL
 *
 * @BRIEF        This register manages the EMIF_FW clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_EMIF_FW_CLKCTRL                 0x428ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_EMIF_1_CLKCTRL
 *
 * @BRIEF        This register manages the EMIF_1 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_EMIF_1_CLKCTRL                  0x430ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_EMIF_2_CLKCTRL
 *
 * @BRIEF        This register manages the EMIF_2 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_EMIF_2_CLKCTRL                  0x438ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_DLL_CLKCTRL
 *
 * @BRIEF        This register manages the DLL clock. 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_DLL_CLKCTRL                     0x440ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_EMIF_H1_CLKCTRL
 *
 * @BRIEF        This register manages the EMIF_H1 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_EMIF_H1_CLKCTRL                 0x450ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_EMIF_H2_CLKCTRL
 *
 * @BRIEF        This register manages the EMIF_H2 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_EMIF_H2_CLKCTRL                 0x458ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_DLL_H_CLKCTRL
 *
 * @BRIEF        This register manages the DLL_H clock. 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_DLL_H_CLKCTRL                   0x460ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_CLKSTCTRL
 *
 * @BRIEF        This register enables the domain power state transition. It 
 *               controls the HW supervised domain power state transition 
 *               between ON-ACTIVE and ON-INACTIVE states. It also hold one 
 *               status bit per clock input of the domain. 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_CLKSTCTRL                         0x500ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_STATICDEP
 *
 * @BRIEF        This register controls the static domain depedencies from 
 *               D2D domain towards 'target' domains. It is relevant only for 
 *               domain having system initiator(s). 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_STATICDEP                         0x504ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_DYNAMICDEP
 *
 * @BRIEF        This register controls the dynamic domain depedencies from 
 *               D2D domain towards 'target' domains. It is relevant only for 
 *               domain having OCP master port(s). 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_DYNAMICDEP                        0x508ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_SAD2D_CLKCTRL
 *
 * @BRIEF        This register manages the SAD2D clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_SAD2D_CLKCTRL                     0x520ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_MODEM_ICR_CLKCTRL
 *
 * @BRIEF        This register manages the MODEM_ICR clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_MODEM_ICR_CLKCTRL                 0x528ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_SAD2D_FW_CLKCTRL
 *
 * @BRIEF        This register manages the SAD2D_FW clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_SAD2D_FW_CLKCTRL                  0x530ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_CLKSTCTRL
 *
 * @BRIEF        This register enables the domain power state transition. It 
 *               controls the HW supervised domain power state transition 
 *               between ON-ACTIVE and ON-INACTIVE states. It also hold one 
 *               status bit per clock input of the domain. 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_CLKSTCTRL                       0x600ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_DYNAMICDEP
 *
 * @BRIEF        This register controls the dynamic domain depedencies from 
 *               L4_CFG domain towards 'target' domains. It is relevant only 
 *               for domain having OCP master port(s). 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_DYNAMICDEP                      0x608ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_L4_CFG_CLKCTRL
 *
 * @BRIEF        This register manages the L4_CFG clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_L4_CFG_CLKCTRL                  0x620ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_HW_SEM_CLKCTRL
 *
 * @BRIEF        This register manages the HW_SEM clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_HW_SEM_CLKCTRL                  0x628ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_MAILBOX_CLKCTRL
 *
 * @BRIEF        This register manages the MAILBOX clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_MAILBOX_CLKCTRL                 0x630ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_SAR_ROM_CLKCTRL
 *
 * @BRIEF        This register manages the SAR_ROM clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_SAR_ROM_CLKCTRL                 0x638ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3INSTR_CLKSTCTRL
 *
 * @BRIEF        This register enables the domain power state transition. It 
 *               controls the HW supervised domain power state transition 
 *               between ON-ACTIVE and ON-INACTIVE states. It also hold one 
 *               status bit per clock input of the domain. 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3INSTR_CLKSTCTRL                     0x700ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3INSTR_L3_3_CLKCTRL
 *
 * @BRIEF        This register manages the L3_3 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3INSTR_L3_3_CLKCTRL                  0x720ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3INSTR_L3_INSTR_CLKCTRL
 *
 * @BRIEF        This register manages the L3 INSTRUMENTATION clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3INSTR_L3_INSTR_CLKCTRL              0x728ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3INSTR_OCP_WP1_CLKCTRL
 *
 * @BRIEF        This register manages the OCP WP1 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3INSTR_OCP_WP1_CLKCTRL               0x740ul

    /* 
     * List of register bitfields for component CORE_CM2
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_1_CLKSTCTRL__CLKACTIVITY_L3_1_GICLK   
 *
 * @BRIEF        This field indicates the state of the L3_1_GICLK clock in 
 *               the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_1_CLKSTCTRL__CLKACTIVITY_L3_1_GICLK BITFIELD(8, 8)
#define CORE_CM2__CM_L3_1_CLKSTCTRL__CLKACTIVITY_L3_1_GICLK__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_1_CLKSTCTRL__CLKTRCTRL   
 *
 * @BRIEF        Controls the clock state transition of the L3_1 clock 
 *               domain. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_1_CLKSTCTRL__CLKTRCTRL        BITFIELD(1, 0)
#define CORE_CM2__CM_L3_1_CLKSTCTRL__CLKTRCTRL__POS   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_1_DYNAMICDEP__WINDOWSIZE   
 *
 * @BRIEF        Size of sliding window  used to monitor OCP interface 
 *               activity for determination of auto-sleep feature. Time unit 
 *               defined by CM_DYN_DEP_PRESCAL register. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_1_DYNAMICDEP__WINDOWSIZE      BITFIELD(27, 24)
#define CORE_CM2__CM_L3_1_DYNAMICDEP__WINDOWSIZE__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_1_DYNAMICDEP__L4CFG_DYNDEP   
 *
 * @BRIEF        Dynamic dependency towards L4CFG clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_1_DYNAMICDEP__L4CFG_DYNDEP    BITFIELD(12, 12)
#define CORE_CM2__CM_L3_1_DYNAMICDEP__L4CFG_DYNDEP__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_1_DYNAMICDEP__L3_2_DYNDEP   
 *
 * @BRIEF        Dynamic dependency towards L3_2 clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_1_DYNAMICDEP__L3_2_DYNDEP     BITFIELD(6, 6)
#define CORE_CM2__CM_L3_1_DYNAMICDEP__L3_2_DYNDEP__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_1_DYNAMICDEP__MEMIF_DYNDEP   
 *
 * @BRIEF        Dynamic dependency towards MEMIF clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_1_DYNAMICDEP__MEMIF_DYNDEP    BITFIELD(4, 4)
#define CORE_CM2__CM_L3_1_DYNAMICDEP__MEMIF_DYNDEP__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_1_DYNAMICDEP__ABE_DYNDEP   
 *
 * @BRIEF        Dynamic dependency towards ABE clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_1_DYNAMICDEP__ABE_DYNDEP      BITFIELD(3, 3)
#define CORE_CM2__CM_L3_1_DYNAMICDEP__ABE_DYNDEP__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_1_L3_1_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_1_L3_1_CLKCTRL__IDLEST        BITFIELD(17, 16)
#define CORE_CM2__CM_L3_1_L3_1_CLKCTRL__IDLEST__POS   16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_1_L3_1_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_1_L3_1_CLKCTRL__MODULEMODE    BITFIELD(1, 0)
#define CORE_CM2__CM_L3_1_L3_1_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_CLKSTCTRL__CLKACTIVITY_L3_2_GICLK   
 *
 * @BRIEF        This field indicates the state of the L3_2_GICLK clock in 
 *               the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_CLKSTCTRL__CLKACTIVITY_L3_2_GICLK BITFIELD(8, 8)
#define CORE_CM2__CM_L3_2_CLKSTCTRL__CLKACTIVITY_L3_2_GICLK__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_CLKSTCTRL__CLKTRCTRL   
 *
 * @BRIEF        Controls the clock state transition of the L3_2 clock 
 *               domain. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_CLKSTCTRL__CLKTRCTRL        BITFIELD(1, 0)
#define CORE_CM2__CM_L3_2_CLKSTCTRL__CLKTRCTRL__POS   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_DYNAMICDEP__WINDOWSIZE   
 *
 * @BRIEF        Size of sliding window  used to monitor OCP interface 
 *               activity for determination of auto-sleep feature. Time unit 
 *               defined by CM_DYN_DEP_PRESCAL register. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_DYNAMICDEP__WINDOWSIZE      BITFIELD(27, 24)
#define CORE_CM2__CM_L3_2_DYNAMICDEP__WINDOWSIZE__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_DYNAMICDEP__D2D_DYNDEP   
 *
 * @BRIEF        Dynamic dependency towards D2D clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_DYNAMICDEP__D2D_DYNDEP      BITFIELD(18, 18)
#define CORE_CM2__CM_L3_2_DYNAMICDEP__D2D_DYNDEP__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_DYNAMICDEP__L4SEC_DYNDEP   
 *
 * @BRIEF        Dynamic dependency towards L4SEC clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_DYNAMICDEP__L4SEC_DYNDEP    BITFIELD(14, 14)
#define CORE_CM2__CM_L3_2_DYNAMICDEP__L4SEC_DYNDEP__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_DYNAMICDEP__L4PER_DYNDEP   
 *
 * @BRIEF        Dynamic dependency towards L4PER clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_DYNAMICDEP__L4PER_DYNDEP    BITFIELD(13, 13)
#define CORE_CM2__CM_L3_2_DYNAMICDEP__L4PER_DYNDEP__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_DYNAMICDEP__GFX_DYNDEP   
 *
 * @BRIEF        Dynamic dependency towards GFX clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_DYNAMICDEP__GFX_DYNDEP      BITFIELD(10, 10)
#define CORE_CM2__CM_L3_2_DYNAMICDEP__GFX_DYNDEP__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_DYNAMICDEP__ISS_DYNDEP   
 *
 * @BRIEF        Dynamic dependency towards ISS clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_DYNAMICDEP__ISS_DYNDEP      BITFIELD(9, 9)
#define CORE_CM2__CM_L3_2_DYNAMICDEP__ISS_DYNDEP__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_DYNAMICDEP__DSS_DYNDEP   
 *
 * @BRIEF        Dynamic dependency towards DSS clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_DYNAMICDEP__DSS_DYNDEP      BITFIELD(8, 8)
#define CORE_CM2__CM_L3_2_DYNAMICDEP__DSS_DYNDEP__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_DYNAMICDEP__L3INIT_DYNDEP   
 *
 * @BRIEF        Dynamic dependency towards L3INIT clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_DYNAMICDEP__L3INIT_DYNDEP   BITFIELD(7, 7)
#define CORE_CM2__CM_L3_2_DYNAMICDEP__L3INIT_DYNDEP__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_DYNAMICDEP__L3_1_DYNDEP   
 *
 * @BRIEF        Dynamic dependency towards L3_1 clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_DYNAMICDEP__L3_1_DYNDEP     BITFIELD(5, 5)
#define CORE_CM2__CM_L3_2_DYNAMICDEP__L3_1_DYNDEP__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_DYNAMICDEP__IVAHD_DYNDEP   
 *
 * @BRIEF        Dynamic dependency towards IVAHD clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_DYNAMICDEP__IVAHD_DYNDEP    BITFIELD(2, 2)
#define CORE_CM2__CM_L3_2_DYNAMICDEP__IVAHD_DYNDEP__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_DYNAMICDEP__DUCATI_DYNDEP   
 *
 * @BRIEF        Dynamic dependency towards DUCATI clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_DYNAMICDEP__DUCATI_DYNDEP   BITFIELD(0, 0)
#define CORE_CM2__CM_L3_2_DYNAMICDEP__DUCATI_DYNDEP__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_L3_2_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_L3_2_CLKCTRL__IDLEST        BITFIELD(17, 16)
#define CORE_CM2__CM_L3_2_L3_2_CLKCTRL__IDLEST__POS   16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_L3_2_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_L3_2_CLKCTRL__MODULEMODE    BITFIELD(1, 0)
#define CORE_CM2__CM_L3_2_L3_2_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_GPMC_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_GPMC_CLKCTRL__IDLEST        BITFIELD(17, 16)
#define CORE_CM2__CM_L3_2_GPMC_CLKCTRL__IDLEST__POS   16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_GPMC_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_GPMC_CLKCTRL__MODULEMODE    BITFIELD(1, 0)
#define CORE_CM2__CM_L3_2_GPMC_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_OCMC_RAM_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_OCMC_RAM_CLKCTRL__IDLEST    BITFIELD(17, 16)
#define CORE_CM2__CM_L3_2_OCMC_RAM_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_OCMC_RAM_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_OCMC_RAM_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define CORE_CM2__CM_L3_2_OCMC_RAM_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_CLKSTCTRL__CLKACTIVITY_DUCATI_GCLK   
 *
 * @BRIEF        This field indicates the state of the DUCATI_GCLK clock in 
 *               the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_CLKSTCTRL__CLKACTIVITY_DUCATI_GCLK BITFIELD(8, 8)
#define CORE_CM2__CM_DUCATI_CLKSTCTRL__CLKACTIVITY_DUCATI_GCLK__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_CLKSTCTRL__CLKTRCTRL   
 *
 * @BRIEF        Controls the clock state transition of the DUCATI clock 
 *               domain. 
 *               For MONICA device, reset value of this bit-field is changed 
 *               to 0x0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_CLKSTCTRL__CLKTRCTRL      BITFIELD(1, 0)
#define CORE_CM2__CM_DUCATI_CLKSTCTRL__CLKTRCTRL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_STATICDEP__CEFUSE_STATDEP   
 *
 * @BRIEF        Static dependency towards CEFUSE clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_STATICDEP__CEFUSE_STATDEP BITFIELD(17, 17)
#define CORE_CM2__CM_DUCATI_STATICDEP__CEFUSE_STATDEP__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_STATICDEP__ALWONCORE_STATDEP   
 *
 * @BRIEF        Static dependency towards ALWONCORE clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_STATICDEP__ALWONCORE_STATDEP BITFIELD(16, 16)
#define CORE_CM2__CM_DUCATI_STATICDEP__ALWONCORE_STATDEP__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_STATICDEP__L4WKUP_STATDEP   
 *
 * @BRIEF        Static dependency towards L4WKUP clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_STATICDEP__L4WKUP_STATDEP BITFIELD(15, 15)
#define CORE_CM2__CM_DUCATI_STATICDEP__L4WKUP_STATDEP__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_STATICDEP__L4SEC_STATDEP   
 *
 * @BRIEF        Static dependency towards L4SEC clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_STATICDEP__L4SEC_STATDEP  BITFIELD(14, 14)
#define CORE_CM2__CM_DUCATI_STATICDEP__L4SEC_STATDEP__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_STATICDEP__L4PER_STATDEP   
 *
 * @BRIEF        Static dependency towards L4PER clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_STATICDEP__L4PER_STATDEP  BITFIELD(13, 13)
#define CORE_CM2__CM_DUCATI_STATICDEP__L4PER_STATDEP__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_STATICDEP__L4CFG_STATDEP   
 *
 * @BRIEF        Static dependency towards L4CFG clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_STATICDEP__L4CFG_STATDEP  BITFIELD(12, 12)
#define CORE_CM2__CM_DUCATI_STATICDEP__L4CFG_STATDEP__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_STATICDEP__SDMA_STATDEP   
 *
 * @BRIEF        Static dependency towards SDMA clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_STATICDEP__SDMA_STATDEP   BITFIELD(11, 11)
#define CORE_CM2__CM_DUCATI_STATICDEP__SDMA_STATDEP__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_STATICDEP__GFX_STATDEP   
 *
 * @BRIEF        Static dependency towards GFX clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_STATICDEP__GFX_STATDEP    BITFIELD(10, 10)
#define CORE_CM2__CM_DUCATI_STATICDEP__GFX_STATDEP__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_STATICDEP__ISS_STATDEP   
 *
 * @BRIEF        Static dependency towards ISS clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_STATICDEP__ISS_STATDEP    BITFIELD(9, 9)
#define CORE_CM2__CM_DUCATI_STATICDEP__ISS_STATDEP__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_STATICDEP__DSS_STATDEP   
 *
 * @BRIEF        Static dependency towards DSS clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_STATICDEP__DSS_STATDEP    BITFIELD(8, 8)
#define CORE_CM2__CM_DUCATI_STATICDEP__DSS_STATDEP__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_STATICDEP__L3INIT_STATDEP   
 *
 * @BRIEF        Static dependency towards L3INIT clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_STATICDEP__L3INIT_STATDEP BITFIELD(7, 7)
#define CORE_CM2__CM_DUCATI_STATICDEP__L3INIT_STATDEP__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_STATICDEP__L3_2_STATDEP   
 *
 * @BRIEF        Static dependency towards L3_2 clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_STATICDEP__L3_2_STATDEP   BITFIELD(6, 6)
#define CORE_CM2__CM_DUCATI_STATICDEP__L3_2_STATDEP__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_STATICDEP__L3_1_STATDEP   
 *
 * @BRIEF        Static dependency towards L3_1 clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_STATICDEP__L3_1_STATDEP   BITFIELD(5, 5)
#define CORE_CM2__CM_DUCATI_STATICDEP__L3_1_STATDEP__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_STATICDEP__MEMIF_STATDEP   
 *
 * @BRIEF        Static dependency towards MEMIF clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_STATICDEP__MEMIF_STATDEP  BITFIELD(4, 4)
#define CORE_CM2__CM_DUCATI_STATICDEP__MEMIF_STATDEP__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_STATICDEP__ABE_STATDEP   
 *
 * @BRIEF        Static dependency towards ABE clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_STATICDEP__ABE_STATDEP    BITFIELD(3, 3)
#define CORE_CM2__CM_DUCATI_STATICDEP__ABE_STATDEP__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_STATICDEP__IVAHD_STATDEP   
 *
 * @BRIEF        Static dependency towards IVAHD clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_STATICDEP__IVAHD_STATDEP  BITFIELD(2, 2)
#define CORE_CM2__CM_DUCATI_STATICDEP__IVAHD_STATDEP__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_STATICDEP__TESLA_STATDEP   
 *
 * @BRIEF        Static dependency towards TESLA clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_STATICDEP__TESLA_STATDEP  BITFIELD(1, 1)
#define CORE_CM2__CM_DUCATI_STATICDEP__TESLA_STATDEP__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_DYNAMICDEP__WINDOWSIZE   
 *
 * @BRIEF        Size of sliding window  used to monitor OCP interface 
 *               activity for determination of auto-sleep feature. Time unit 
 *               defined by CM_DYN_DEP_PRESCAL register. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_DYNAMICDEP__WINDOWSIZE    BITFIELD(27, 24)
#define CORE_CM2__CM_DUCATI_DYNAMICDEP__WINDOWSIZE__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_DYNAMICDEP__ISS_DYNDEP   
 *
 * @BRIEF        Dynamic dependency towards ISS clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_DYNAMICDEP__ISS_DYNDEP    BITFIELD(9, 9)
#define CORE_CM2__CM_DUCATI_DYNAMICDEP__ISS_DYNDEP__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_DYNAMICDEP__L3_2_DYNDEP   
 *
 * @BRIEF        Dynamic dependency towards L3_2 clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_DYNAMICDEP__L3_2_DYNDEP   BITFIELD(6, 6)
#define CORE_CM2__CM_DUCATI_DYNAMICDEP__L3_2_DYNDEP__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_DUCATI_CLKCTRL__STBYST   
 *
 * @BRIEF        Module standby status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_DUCATI_CLKCTRL__STBYST    BITFIELD(18, 18)
#define CORE_CM2__CM_DUCATI_DUCATI_CLKCTRL__STBYST__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_DUCATI_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_DUCATI_CLKCTRL__IDLEST    BITFIELD(17, 16)
#define CORE_CM2__CM_DUCATI_DUCATI_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_DUCATI_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. 
 *               For MONICA device, reset value of this bit-field is changed 
 *               to 0x1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_DUCATI_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define CORE_CM2__CM_DUCATI_DUCATI_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_CLKSTCTRL__CLKACTIVITY_L3_DMA_GICLK   
 *
 * @BRIEF        This field indicates the state of the L3_DMA_GICLK clock in 
 *               the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_CLKSTCTRL__CLKACTIVITY_L3_DMA_GICLK BITFIELD(8, 8)
#define CORE_CM2__CM_SDMA_CLKSTCTRL__CLKACTIVITY_L3_DMA_GICLK__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_CLKSTCTRL__CLKTRCTRL   
 *
 * @BRIEF        Controls the clock state transition of the SDMA clock 
 *               domain. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_CLKSTCTRL__CLKTRCTRL        BITFIELD(1, 0)
#define CORE_CM2__CM_SDMA_CLKSTCTRL__CLKTRCTRL__POS   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_STATICDEP__L4WKUP_STATDEP   
 *
 * @BRIEF        Static dependency towards L4WKUP clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_STATICDEP__L4WKUP_STATDEP   BITFIELD(15, 15)
#define CORE_CM2__CM_SDMA_STATICDEP__L4WKUP_STATDEP__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_STATICDEP__L4SEC_STATDEP   
 *
 * @BRIEF        Static dependency towards L4SEC clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_STATICDEP__L4SEC_STATDEP    BITFIELD(14, 14)
#define CORE_CM2__CM_SDMA_STATICDEP__L4SEC_STATDEP__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_STATICDEP__L4PER_STATDEP   
 *
 * @BRIEF        Static dependency towards L4PER clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_STATICDEP__L4PER_STATDEP    BITFIELD(13, 13)
#define CORE_CM2__CM_SDMA_STATICDEP__L4PER_STATDEP__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_STATICDEP__L4CFG_STATDEP   
 *
 * @BRIEF        Static dependency towards L4CFG clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_STATICDEP__L4CFG_STATDEP    BITFIELD(12, 12)
#define CORE_CM2__CM_SDMA_STATICDEP__L4CFG_STATDEP__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_STATICDEP__ISS_STATDEP   
 *
 * @BRIEF        Static dependency towards ISS clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_STATICDEP__ISS_STATDEP      BITFIELD(9, 9)
#define CORE_CM2__CM_SDMA_STATICDEP__ISS_STATDEP__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_STATICDEP__DSS_STATDEP   
 *
 * @BRIEF        Static dependency towards DSS clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_STATICDEP__DSS_STATDEP      BITFIELD(8, 8)
#define CORE_CM2__CM_SDMA_STATICDEP__DSS_STATDEP__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_STATICDEP__L3INIT_STATDEP   
 *
 * @BRIEF        Static dependency towards L3INIT clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_STATICDEP__L3INIT_STATDEP   BITFIELD(7, 7)
#define CORE_CM2__CM_SDMA_STATICDEP__L3INIT_STATDEP__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_STATICDEP__L3_2_STATDEP   
 *
 * @BRIEF        Static dependency towards L3_2 clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_STATICDEP__L3_2_STATDEP     BITFIELD(6, 6)
#define CORE_CM2__CM_SDMA_STATICDEP__L3_2_STATDEP__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_STATICDEP__L3_1_STATDEP   
 *
 * @BRIEF        Static dependency towards L3_1 clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_STATICDEP__L3_1_STATDEP     BITFIELD(5, 5)
#define CORE_CM2__CM_SDMA_STATICDEP__L3_1_STATDEP__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_STATICDEP__MEMIF_STATDEP   
 *
 * @BRIEF        Static dependency towards MEMIF clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_STATICDEP__MEMIF_STATDEP    BITFIELD(4, 4)
#define CORE_CM2__CM_SDMA_STATICDEP__MEMIF_STATDEP__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_STATICDEP__ABE_STATDEP   
 *
 * @BRIEF        Static dependency towards ABE clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_STATICDEP__ABE_STATDEP      BITFIELD(3, 3)
#define CORE_CM2__CM_SDMA_STATICDEP__ABE_STATDEP__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_STATICDEP__IVAHD_STATDEP   
 *
 * @BRIEF        Static dependency towards IVAHD clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_STATICDEP__IVAHD_STATDEP    BITFIELD(2, 2)
#define CORE_CM2__CM_SDMA_STATICDEP__IVAHD_STATDEP__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_STATICDEP__DUCATI_STATDEP   
 *
 * @BRIEF        Static dependency towards DUCATI clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_STATICDEP__DUCATI_STATDEP   BITFIELD(0, 0)
#define CORE_CM2__CM_SDMA_STATICDEP__DUCATI_STATDEP__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_DYNAMICDEP__L3_2_DYNDEP   
 *
 * @BRIEF        Dynamic dependency towards L3_2 clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_DYNAMICDEP__L3_2_DYNDEP     BITFIELD(6, 6)
#define CORE_CM2__CM_SDMA_DYNAMICDEP__L3_2_DYNDEP__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_SDMA_CLKCTRL__STBYST   
 *
 * @BRIEF        Module standby status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_SDMA_CLKCTRL__STBYST        BITFIELD(18, 18)
#define CORE_CM2__CM_SDMA_SDMA_CLKCTRL__STBYST__POS   18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_SDMA_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_SDMA_CLKCTRL__IDLEST        BITFIELD(17, 16)
#define CORE_CM2__CM_SDMA_SDMA_CLKCTRL__IDLEST__POS   16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_SDMA_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_SDMA_CLKCTRL__MODULEMODE    BITFIELD(1, 0)
#define CORE_CM2__CM_SDMA_SDMA_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKACTIVITY_ASYNC_PHY2_CLK   
 *
 * @BRIEF        This field indicates the state of the ASYNC_PHY2_CLK clock 
 *               in the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKACTIVITY_ASYNC_PHY2_CLK BITFIELD(13, 13)
#define CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKACTIVITY_ASYNC_PHY2_CLK__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKACTIVITY_ASYNC_PHY1_CLK   
 *
 * @BRIEF        This field indicates the state of the ASYNC_PHY1_CLK clock 
 *               in the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKACTIVITY_ASYNC_PHY1_CLK BITFIELD(12, 12)
#define CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKACTIVITY_ASYNC_PHY1_CLK__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKACTIVITY_ASYNC_DLL_CLK   
 *
 * @BRIEF        This field indicates the state of the ASYNC_DLL_CLK clock in 
 *               the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKACTIVITY_ASYNC_DLL_CLK BITFIELD(11, 11)
#define CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKACTIVITY_ASYNC_DLL_CLK__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKACTIVITY_PHY_ROOT_CLK   
 *
 * @BRIEF        This field indicates the state of the PHY_ROOT_CLK clock in 
 *               the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKACTIVITY_PHY_ROOT_CLK BITFIELD(10, 10)
#define CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKACTIVITY_PHY_ROOT_CLK__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKACTIVITY_DLL_CLK   
 *
 * @BRIEF        This field indicates the state of the DLL_CLK clock in the 
 *               domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKACTIVITY_DLL_CLK BITFIELD(9, 9)
#define CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKACTIVITY_DLL_CLK__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKACTIVITY_L3_EMIF_GICLK   
 *
 * @BRIEF        This field indicates the state of the L3_EMIF_GICLK clock in 
 *               the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKACTIVITY_L3_EMIF_GICLK BITFIELD(8, 8)
#define CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKACTIVITY_L3_EMIF_GICLK__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKTRCTRL   
 *
 * @BRIEF        Controls the clock state transition of the MEMIF clock 
 *               domain. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKTRCTRL       BITFIELD(1, 0)
#define CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKTRCTRL__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_DMM_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_DMM_CLKCTRL__IDLEST        BITFIELD(17, 16)
#define CORE_CM2__CM_MEMIF_DMM_CLKCTRL__IDLEST__POS   16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_DMM_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_DMM_CLKCTRL__MODULEMODE    BITFIELD(1, 0)
#define CORE_CM2__CM_MEMIF_DMM_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_EMIF_FW_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_EMIF_FW_CLKCTRL__IDLEST    BITFIELD(17, 16)
#define CORE_CM2__CM_MEMIF_EMIF_FW_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_EMIF_FW_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_EMIF_FW_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define CORE_CM2__CM_MEMIF_EMIF_FW_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_EMIF_1_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_EMIF_1_CLKCTRL__IDLEST     BITFIELD(17, 16)
#define CORE_CM2__CM_MEMIF_EMIF_1_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_EMIF_1_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_EMIF_1_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define CORE_CM2__CM_MEMIF_EMIF_1_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_EMIF_2_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_EMIF_2_CLKCTRL__IDLEST     BITFIELD(17, 16)
#define CORE_CM2__CM_MEMIF_EMIF_2_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_EMIF_2_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_EMIF_2_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define CORE_CM2__CM_MEMIF_EMIF_2_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_DLL_CLKCTRL__OPTFCLKEN_DLL_CLK   
 *
 * @BRIEF        Optional functional clock control. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_DLL_CLKCTRL__OPTFCLKEN_DLL_CLK BITFIELD(8, 8)
#define CORE_CM2__CM_MEMIF_DLL_CLKCTRL__OPTFCLKEN_DLL_CLK__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_EMIF_H1_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_EMIF_H1_CLKCTRL__IDLEST    BITFIELD(17, 16)
#define CORE_CM2__CM_MEMIF_EMIF_H1_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_EMIF_H1_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_EMIF_H1_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define CORE_CM2__CM_MEMIF_EMIF_H1_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_EMIF_H2_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_EMIF_H2_CLKCTRL__IDLEST    BITFIELD(17, 16)
#define CORE_CM2__CM_MEMIF_EMIF_H2_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_EMIF_H2_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_EMIF_H2_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define CORE_CM2__CM_MEMIF_EMIF_H2_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_DLL_H_CLKCTRL__OPTFCLKEN_DLL_CLK   
 *
 * @BRIEF        Optional functional clock control. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_DLL_H_CLKCTRL__OPTFCLKEN_DLL_CLK BITFIELD(8, 8)
#define CORE_CM2__CM_MEMIF_DLL_H_CLKCTRL__OPTFCLKEN_DLL_CLK__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_CLKSTCTRL__CLKACTIVITY_L3X2_D2D_GICLK   
 *
 * @BRIEF        This field indicates the state of the L3X2_D2D_GICLK clock 
 *               in the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_CLKSTCTRL__CLKACTIVITY_L3X2_D2D_GICLK BITFIELD(10, 10)
#define CORE_CM2__CM_D2D_CLKSTCTRL__CLKACTIVITY_L3X2_D2D_GICLK__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_CLKSTCTRL__CLKACTIVITY_L4_D2D_GICLK   
 *
 * @BRIEF        This field indicates the state of the L4_D2D_GICLK clock in 
 *               the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_CLKSTCTRL__CLKACTIVITY_L4_D2D_GICLK BITFIELD(9, 9)
#define CORE_CM2__CM_D2D_CLKSTCTRL__CLKACTIVITY_L4_D2D_GICLK__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_CLKSTCTRL__CLKACTIVITY_L3_D2D_GICLK   
 *
 * @BRIEF        This field indicates the state of the L3_D2D_GICLK clock in 
 *               the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_CLKSTCTRL__CLKACTIVITY_L3_D2D_GICLK BITFIELD(8, 8)
#define CORE_CM2__CM_D2D_CLKSTCTRL__CLKACTIVITY_L3_D2D_GICLK__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_CLKSTCTRL__CLKTRCTRL   
 *
 * @BRIEF        Controls the clock state transition of the D2D clock domain. 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_CLKSTCTRL__CLKTRCTRL         BITFIELD(1, 0)
#define CORE_CM2__CM_D2D_CLKSTCTRL__CLKTRCTRL__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_STATICDEP__L4PER_STATDEP   
 *
 * @BRIEF        Static dependency towards L4PER clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_STATICDEP__L4PER_STATDEP     BITFIELD(13, 13)
#define CORE_CM2__CM_D2D_STATICDEP__L4PER_STATDEP__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_STATICDEP__L4CFG_STATDEP   
 *
 * @BRIEF        Static dependency towards L4CFG clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_STATICDEP__L4CFG_STATDEP     BITFIELD(12, 12)
#define CORE_CM2__CM_D2D_STATICDEP__L4CFG_STATDEP__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_STATICDEP__L3INIT_STATDEP   
 *
 * @BRIEF        Static dependency towards L3INIT clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_STATICDEP__L3INIT_STATDEP    BITFIELD(7, 7)
#define CORE_CM2__CM_D2D_STATICDEP__L3INIT_STATDEP__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_STATICDEP__L3_2_STATDEP   
 *
 * @BRIEF        Static dependency towards L3_2 clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_STATICDEP__L3_2_STATDEP      BITFIELD(6, 6)
#define CORE_CM2__CM_D2D_STATICDEP__L3_2_STATDEP__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_STATICDEP__L3_1_STATDEP   
 *
 * @BRIEF        Static dependency towards L3_1 clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_STATICDEP__L3_1_STATDEP      BITFIELD(5, 5)
#define CORE_CM2__CM_D2D_STATICDEP__L3_1_STATDEP__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_STATICDEP__MEMIF_STATDEP   
 *
 * @BRIEF        Static dependency towards MEMIF clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_STATICDEP__MEMIF_STATDEP     BITFIELD(4, 4)
#define CORE_CM2__CM_D2D_STATICDEP__MEMIF_STATDEP__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_STATICDEP__ABE_STATDEP   
 *
 * @BRIEF        Static dependency towards ABE clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_STATICDEP__ABE_STATDEP       BITFIELD(3, 3)
#define CORE_CM2__CM_D2D_STATICDEP__ABE_STATDEP__POS  3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_STATICDEP__IVAHD_STATDEP   
 *
 * @BRIEF        Static dependency towards IVAHD clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_STATICDEP__IVAHD_STATDEP     BITFIELD(2, 2)
#define CORE_CM2__CM_D2D_STATICDEP__IVAHD_STATDEP__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_DYNAMICDEP__WINDOWSIZE   
 *
 * @BRIEF        Size of sliding window  used to monitor OCP interface 
 *               activity for determination of auto-sleep feature. Time unit 
 *               defined by CM_DYN_DEP_PRESCAL register. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_DYNAMICDEP__WINDOWSIZE       BITFIELD(27, 24)
#define CORE_CM2__CM_D2D_DYNAMICDEP__WINDOWSIZE__POS  24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_DYNAMICDEP__L3_2_DYNDEP   
 *
 * @BRIEF        Dynamic dependency towards L3_2 clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_DYNAMICDEP__L3_2_DYNDEP      BITFIELD(6, 6)
#define CORE_CM2__CM_D2D_DYNAMICDEP__L3_2_DYNDEP__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_DYNAMICDEP__MEMIF_DYNDEP   
 *
 * @BRIEF        Dynamic dependency towards MEMIF clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_DYNAMICDEP__MEMIF_DYNDEP     BITFIELD(4, 4)
#define CORE_CM2__CM_D2D_DYNAMICDEP__MEMIF_DYNDEP__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_SAD2D_CLKCTRL__STBYST   
 *
 * @BRIEF        SAD2D module standby status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_SAD2D_CLKCTRL__STBYST        BITFIELD(18, 18)
#define CORE_CM2__CM_D2D_SAD2D_CLKCTRL__STBYST__POS   18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_SAD2D_CLKCTRL__IDLEST   
 *
 * @BRIEF        D2D interface idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_SAD2D_CLKCTRL__IDLEST        BITFIELD(17, 16)
#define CORE_CM2__CM_D2D_SAD2D_CLKCTRL__IDLEST__POS   16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_SAD2D_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_SAD2D_CLKCTRL__MODULEMODE    BITFIELD(1, 0)
#define CORE_CM2__CM_D2D_SAD2D_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_MODEM_ICR_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_MODEM_ICR_CLKCTRL__IDLEST    BITFIELD(17, 16)
#define CORE_CM2__CM_D2D_MODEM_ICR_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_MODEM_ICR_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_MODEM_ICR_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define CORE_CM2__CM_D2D_MODEM_ICR_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_SAD2D_FW_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_SAD2D_FW_CLKCTRL__IDLEST     BITFIELD(17, 16)
#define CORE_CM2__CM_D2D_SAD2D_FW_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_SAD2D_FW_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_SAD2D_FW_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define CORE_CM2__CM_D2D_SAD2D_FW_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_CLKSTCTRL__CLKACTIVITY_L4_CFG_GICLK   
 *
 * @BRIEF        This field indicates the state of the L4_CFG_GICLK clock in 
 *               the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_CLKSTCTRL__CLKACTIVITY_L4_CFG_GICLK BITFIELD(8, 8)
#define CORE_CM2__CM_L4CFG_CLKSTCTRL__CLKACTIVITY_L4_CFG_GICLK__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_CLKSTCTRL__CLKTRCTRL   
 *
 * @BRIEF        Controls the clock state transition of the L4CFG clock 
 *               domain. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_CLKSTCTRL__CLKTRCTRL       BITFIELD(1, 0)
#define CORE_CM2__CM_L4CFG_CLKSTCTRL__CLKTRCTRL__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_DYNAMICDEP__WINDOWSIZE   
 *
 * @BRIEF        Size of sliding window  used to monitor OCP interface 
 *               activity for determination of auto-sleep feature. Time unit 
 *               defined by CM_DYN_DEP_PRESCAL register. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_DYNAMICDEP__WINDOWSIZE     BITFIELD(27, 24)
#define CORE_CM2__CM_L4CFG_DYNAMICDEP__WINDOWSIZE__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_DYNAMICDEP__D2D_DYNDEP   
 *
 * @BRIEF        Dynamic dependency towards D2D clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_DYNAMICDEP__D2D_DYNDEP     BITFIELD(18, 18)
#define CORE_CM2__CM_L4CFG_DYNAMICDEP__D2D_DYNDEP__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_DYNAMICDEP__CEFUSE_DYNDEP   
 *
 * @BRIEF        Dynamic dependency towards CEFUSE clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_DYNAMICDEP__CEFUSE_DYNDEP  BITFIELD(17, 17)
#define CORE_CM2__CM_L4CFG_DYNAMICDEP__CEFUSE_DYNDEP__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_DYNAMICDEP__ALWONCORE_DYNDEP   
 *
 * @BRIEF        Dynamic dependency towards ALWONCORE clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_DYNAMICDEP__ALWONCORE_DYNDEP BITFIELD(16, 16)
#define CORE_CM2__CM_L4CFG_DYNAMICDEP__ALWONCORE_DYNDEP__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_DYNAMICDEP__L4WKUP_DYNDEP   
 *
 * @BRIEF        Dynamic dependency towards L4WKUP clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_DYNAMICDEP__L4WKUP_DYNDEP  BITFIELD(15, 15)
#define CORE_CM2__CM_L4CFG_DYNAMICDEP__L4WKUP_DYNDEP__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_DYNAMICDEP__SDMA_DYNDEP   
 *
 * @BRIEF        Dynamic dependency towards SDMA clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_DYNAMICDEP__SDMA_DYNDEP    BITFIELD(11, 11)
#define CORE_CM2__CM_L4CFG_DYNAMICDEP__SDMA_DYNDEP__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_DYNAMICDEP__ISS_DYNDEP   
 *
 * @BRIEF        Dynamic dependency towards ISS clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_DYNAMICDEP__ISS_DYNDEP     BITFIELD(9, 9)
#define CORE_CM2__CM_L4CFG_DYNAMICDEP__ISS_DYNDEP__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_DYNAMICDEP__DSS_DYNDEP   
 *
 * @BRIEF        Dynamic dependency towards DSS clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_DYNAMICDEP__DSS_DYNDEP     BITFIELD(8, 8)
#define CORE_CM2__CM_L4CFG_DYNAMICDEP__DSS_DYNDEP__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_DYNAMICDEP__L3INIT_DYNDEP   
 *
 * @BRIEF        Dynamic dependency towards L3INIT clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_DYNAMICDEP__L3INIT_DYNDEP  BITFIELD(7, 7)
#define CORE_CM2__CM_L4CFG_DYNAMICDEP__L3INIT_DYNDEP__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_DYNAMICDEP__L3_2_DYNDEP   
 *
 * @BRIEF        Dynamic dependency towards L3_2 clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_DYNAMICDEP__L3_2_DYNDEP    BITFIELD(6, 6)
#define CORE_CM2__CM_L4CFG_DYNAMICDEP__L3_2_DYNDEP__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_DYNAMICDEP__L3_1_DYNDEP   
 *
 * @BRIEF        Dynamic dependency towards L3_1 clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_DYNAMICDEP__L3_1_DYNDEP    BITFIELD(5, 5)
#define CORE_CM2__CM_L4CFG_DYNAMICDEP__L3_1_DYNDEP__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_DYNAMICDEP__MEMIF_DYNDEP   
 *
 * @BRIEF        Dynamic dependency towards MEMIF clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_DYNAMICDEP__MEMIF_DYNDEP   BITFIELD(4, 4)
#define CORE_CM2__CM_L4CFG_DYNAMICDEP__MEMIF_DYNDEP__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_DYNAMICDEP__TESLA_DYNDEP   
 *
 * @BRIEF        Dynamic dependency towards TESLA clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_DYNAMICDEP__TESLA_DYNDEP   BITFIELD(1, 1)
#define CORE_CM2__CM_L4CFG_DYNAMICDEP__TESLA_DYNDEP__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_L4_CFG_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_L4_CFG_CLKCTRL__IDLEST     BITFIELD(17, 16)
#define CORE_CM2__CM_L4CFG_L4_CFG_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_L4_CFG_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_L4_CFG_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define CORE_CM2__CM_L4CFG_L4_CFG_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_HW_SEM_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_HW_SEM_CLKCTRL__IDLEST     BITFIELD(17, 16)
#define CORE_CM2__CM_L4CFG_HW_SEM_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_HW_SEM_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_HW_SEM_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define CORE_CM2__CM_L4CFG_HW_SEM_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_MAILBOX_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_MAILBOX_CLKCTRL__IDLEST    BITFIELD(17, 16)
#define CORE_CM2__CM_L4CFG_MAILBOX_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_MAILBOX_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_MAILBOX_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define CORE_CM2__CM_L4CFG_MAILBOX_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_SAR_ROM_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_SAR_ROM_CLKCTRL__IDLEST    BITFIELD(17, 16)
#define CORE_CM2__CM_L4CFG_SAR_ROM_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_SAR_ROM_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_SAR_ROM_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define CORE_CM2__CM_L4CFG_SAR_ROM_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3INSTR_CLKSTCTRL__CLKACTIVITY_L3_INSTR_GICLK   
 *
 * @BRIEF        This field indicates the state of the L3_INSTR_GICLK clock 
 *               in the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3INSTR_CLKSTCTRL__CLKACTIVITY_L3_INSTR_GICLK BITFIELD(8, 8)
#define CORE_CM2__CM_L3INSTR_CLKSTCTRL__CLKACTIVITY_L3_INSTR_GICLK__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3INSTR_CLKSTCTRL__CLKTRCTRL   
 *
 * @BRIEF        Controls the clock state transition of the L3INSTR clock 
 *               domain. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3INSTR_CLKSTCTRL__CLKTRCTRL     BITFIELD(1, 0)
#define CORE_CM2__CM_L3INSTR_CLKSTCTRL__CLKTRCTRL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3INSTR_L3_3_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3INSTR_L3_3_CLKCTRL__IDLEST     BITFIELD(17, 16)
#define CORE_CM2__CM_L3INSTR_L3_3_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3INSTR_L3_3_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3INSTR_L3_3_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define CORE_CM2__CM_L3INSTR_L3_3_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3INSTR_L3_INSTR_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3INSTR_L3_INSTR_CLKCTRL__IDLEST BITFIELD(17, 16)
#define CORE_CM2__CM_L3INSTR_L3_INSTR_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3INSTR_L3_INSTR_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3INSTR_L3_INSTR_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define CORE_CM2__CM_L3INSTR_L3_INSTR_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3INSTR_OCP_WP1_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3INSTR_OCP_WP1_CLKCTRL__IDLEST  BITFIELD(17, 16)
#define CORE_CM2__CM_L3INSTR_OCP_WP1_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3INSTR_OCP_WP1_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3INSTR_OCP_WP1_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define CORE_CM2__CM_L3INSTR_OCP_WP1_CLKCTRL__MODULEMODE__POS 0

    /* 
     * List of register bitfields values for component CORE_CM2
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_1_CLKSTCTRL__CLKACTIVITY_L3_1_GICLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_1_CLKSTCTRL__CLKACTIVITY_L3_1_GICLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_1_CLKSTCTRL__CLKACTIVITY_L3_1_GICLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_1_CLKSTCTRL__CLKACTIVITY_L3_1_GICLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_1_CLKSTCTRL__CLKTRCTRL__NO_SLEEP
 *
 * @BRIEF        NO_SLEEP: Sleep transition cannot be initiated. Wakeup 
 *               transition may however occur. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_1_CLKSTCTRL__CLKTRCTRL__NO_SLEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_1_CLKSTCTRL__CLKTRCTRL__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_1_CLKSTCTRL__CLKTRCTRL__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_1_CLKSTCTRL__CLKTRCTRL__RESERVED_2
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_1_CLKSTCTRL__CLKTRCTRL__RESERVED_2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_1_CLKSTCTRL__CLKTRCTRL__HW_AUTO
 *
 * @BRIEF        HW_AUTO: Automatic transition is enabled. Sleep and wakeup 
 *               transition are based upon hardware conditions. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_1_CLKSTCTRL__CLKTRCTRL__HW_AUTO 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_1_DYNAMICDEP__L4CFG_DYNDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_1_DYNAMICDEP__L4CFG_DYNDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_1_DYNAMICDEP__L3_2_DYNDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_1_DYNAMICDEP__L3_2_DYNDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_1_DYNAMICDEP__MEMIF_DYNDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_1_DYNAMICDEP__MEMIF_DYNDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_1_DYNAMICDEP__ABE_DYNDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_1_DYNAMICDEP__ABE_DYNDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_1_L3_1_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_1_L3_1_CLKCTRL__IDLEST__FUNC  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_1_L3_1_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_1_L3_1_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_1_L3_1_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_1_L3_1_CLKCTRL__IDLEST__IDLE  0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_1_L3_1_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_1_L3_1_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_1_L3_1_CLKCTRL__MODULEMODE__AUTO
 *
 * @BRIEF        Module is managed automatically by HW according to clock 
 *               domain transition. A clock domain sleep transition put 
 *               module into idle. A wakeup domain transition put it back 
 *               into function. If CLKTRCTRL=3, any OCP access to module is 
 *               always granted. Module clocks may be gated according to the 
 *               clock domain state. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_1_L3_1_CLKCTRL__MODULEMODE__AUTO 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_CLKSTCTRL__CLKACTIVITY_L3_2_GICLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_CLKSTCTRL__CLKACTIVITY_L3_2_GICLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_CLKSTCTRL__CLKACTIVITY_L3_2_GICLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_CLKSTCTRL__CLKACTIVITY_L3_2_GICLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_CLKSTCTRL__CLKTRCTRL__NO_SLEEP
 *
 * @BRIEF        NO_SLEEP: Sleep transition cannot be initiated. Wakeup 
 *               transition may however occur. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_CLKSTCTRL__CLKTRCTRL__NO_SLEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_CLKSTCTRL__CLKTRCTRL__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_CLKSTCTRL__CLKTRCTRL__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_CLKSTCTRL__CLKTRCTRL__RESERVED_2
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_CLKSTCTRL__CLKTRCTRL__RESERVED_2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_CLKSTCTRL__CLKTRCTRL__HW_AUTO
 *
 * @BRIEF        HW_AUTO: Automatic transition is enabled. Sleep and wakeup 
 *               transition are based upon hardware conditions. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_CLKSTCTRL__CLKTRCTRL__HW_AUTO 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_DYNAMICDEP__D2D_DYNDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_DYNAMICDEP__D2D_DYNDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_DYNAMICDEP__L4SEC_DYNDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_DYNAMICDEP__L4SEC_DYNDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_DYNAMICDEP__L4PER_DYNDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_DYNAMICDEP__L4PER_DYNDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_DYNAMICDEP__GFX_DYNDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_DYNAMICDEP__GFX_DYNDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_DYNAMICDEP__ISS_DYNDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_DYNAMICDEP__ISS_DYNDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_DYNAMICDEP__DSS_DYNDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_DYNAMICDEP__DSS_DYNDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_DYNAMICDEP__L3INIT_DYNDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_DYNAMICDEP__L3INIT_DYNDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_DYNAMICDEP__L3_1_DYNDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_DYNAMICDEP__L3_1_DYNDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_DYNAMICDEP__IVAHD_DYNDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_DYNAMICDEP__IVAHD_DYNDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_DYNAMICDEP__DUCATI_DYNDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_DYNAMICDEP__DUCATI_DYNDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_L3_2_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_L3_2_CLKCTRL__IDLEST__FUNC  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_L3_2_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_L3_2_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_L3_2_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_L3_2_CLKCTRL__IDLEST__IDLE  0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_L3_2_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_L3_2_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_L3_2_CLKCTRL__MODULEMODE__AUTO
 *
 * @BRIEF        Module is managed automatically by HW according to clock 
 *               domain transition. A clock domain sleep transition put 
 *               module into idle. A wakeup domain transition put it back 
 *               into function. If CLKTRCTRL=3, any OCP access to module is 
 *               always granted. Module clocks may be gated according to the 
 *               clock domain state. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_L3_2_CLKCTRL__MODULEMODE__AUTO 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_GPMC_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_GPMC_CLKCTRL__IDLEST__FUNC  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_GPMC_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_GPMC_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_GPMC_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_GPMC_CLKCTRL__IDLEST__IDLE  0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_GPMC_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_GPMC_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_GPMC_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is temporarily disabled by SW. OCP access to module 
 *               are stalled. Can be used to change timing parameter of GPMC 
 *               module. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_GPMC_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_GPMC_CLKCTRL__MODULEMODE__AUTO
 *
 * @BRIEF        Module is managed automatically by HW according to clock 
 *               domain transition. A clock domain sleep transition put 
 *               module into idle. A wakeup domain transition put it back 
 *               into function. If CLKTRCTRL=3, any OCP access to module is 
 *               always granted. Module clocks may be gated according to the 
 *               clock domain state. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_GPMC_CLKCTRL__MODULEMODE__AUTO 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_GPMC_CLKCTRL__MODULEMODE__RESERVED_2
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_GPMC_CLKCTRL__MODULEMODE__RESERVED_2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_GPMC_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_GPMC_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_OCMC_RAM_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_OCMC_RAM_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_OCMC_RAM_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_OCMC_RAM_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_OCMC_RAM_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_OCMC_RAM_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_OCMC_RAM_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_OCMC_RAM_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3_2_OCMC_RAM_CLKCTRL__MODULEMODE__AUTO
 *
 * @BRIEF        Module is managed automatically by HW according to clock 
 *               domain transition. A clock domain sleep transition put 
 *               module into idle. A wakeup domain transition put it back 
 *               into function. If CLKTRCTRL=3, any OCP access to module is 
 *               always granted. Module clocks may be gated according to the 
 *               clock domain state. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3_2_OCMC_RAM_CLKCTRL__MODULEMODE__AUTO 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_CLKSTCTRL__CLKACTIVITY_DUCATI_GCLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_CLKSTCTRL__CLKACTIVITY_DUCATI_GCLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_CLKSTCTRL__CLKACTIVITY_DUCATI_GCLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_CLKSTCTRL__CLKACTIVITY_DUCATI_GCLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_CLKSTCTRL__CLKTRCTRL__NO_SLEEP
 *
 * @BRIEF        NO_SLEEP: Sleep transition cannot be initiated. Wakeup 
 *               transition may however occur. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_CLKSTCTRL__CLKTRCTRL__NO_SLEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_CLKSTCTRL__CLKTRCTRL__SW_SLEEP
 *
 * @BRIEF        SW_SLEEP: Start a software forced sleep transition on the 
 *               domain. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_CLKSTCTRL__CLKTRCTRL__SW_SLEEP 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_CLKSTCTRL__CLKTRCTRL__SW_WKUP
 *
 * @BRIEF        SW_WKUP: Start a software forced wake-up transition on the 
 *               domain. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_CLKSTCTRL__CLKTRCTRL__SW_WKUP 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_CLKSTCTRL__CLKTRCTRL__HW_AUTO
 *
 * @BRIEF        HW_AUTO: Automatic transition is enabled. Sleep and wakeup 
 *               transition are based upon hardware conditions. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_CLKSTCTRL__CLKTRCTRL__HW_AUTO 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_STATICDEP__CEFUSE_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_STATICDEP__CEFUSE_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_STATICDEP__ALWONCORE_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_STATICDEP__ALWONCORE_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_STATICDEP__L4WKUP_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_STATICDEP__L4WKUP_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_STATICDEP__L4WKUP_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_STATICDEP__L4WKUP_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_STATICDEP__L4SEC_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_STATICDEP__L4SEC_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_STATICDEP__L4SEC_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_STATICDEP__L4SEC_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_STATICDEP__L4PER_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_STATICDEP__L4PER_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_STATICDEP__L4PER_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_STATICDEP__L4PER_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_STATICDEP__L4CFG_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_STATICDEP__L4CFG_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_STATICDEP__L4CFG_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_STATICDEP__L4CFG_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_STATICDEP__SDMA_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_STATICDEP__SDMA_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_STATICDEP__GFX_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_STATICDEP__GFX_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_STATICDEP__GFX_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_STATICDEP__GFX_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_STATICDEP__ISS_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_STATICDEP__ISS_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_STATICDEP__DSS_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_STATICDEP__DSS_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_STATICDEP__DSS_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_STATICDEP__DSS_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_STATICDEP__L3INIT_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_STATICDEP__L3INIT_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_STATICDEP__L3INIT_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_STATICDEP__L3INIT_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_STATICDEP__L3_2_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_STATICDEP__L3_2_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_STATICDEP__L3_2_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_STATICDEP__L3_2_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_STATICDEP__L3_1_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_STATICDEP__L3_1_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_STATICDEP__L3_1_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_STATICDEP__L3_1_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_STATICDEP__MEMIF_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_STATICDEP__MEMIF_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_STATICDEP__MEMIF_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_STATICDEP__MEMIF_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_STATICDEP__ABE_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_STATICDEP__ABE_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_STATICDEP__ABE_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_STATICDEP__ABE_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_STATICDEP__IVAHD_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_STATICDEP__IVAHD_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_STATICDEP__IVAHD_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_STATICDEP__IVAHD_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_STATICDEP__TESLA_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_STATICDEP__TESLA_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_STATICDEP__TESLA_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_STATICDEP__TESLA_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_DYNAMICDEP__ISS_DYNDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_DYNAMICDEP__ISS_DYNDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_DYNAMICDEP__L3_2_DYNDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_DYNAMICDEP__L3_2_DYNDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_DUCATI_CLKCTRL__STBYST__FUNC
 *
 * @BRIEF        Module is functional (not in standby) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_DUCATI_CLKCTRL__STBYST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_DUCATI_CLKCTRL__STBYST__STANDBY
 *
 * @BRIEF        Module is in standby - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_DUCATI_CLKCTRL__STBYST__STANDBY 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_DUCATI_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_DUCATI_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_DUCATI_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_DUCATI_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_DUCATI_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_DUCATI_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_DUCATI_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_DUCATI_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_DUCATI_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_DUCATI_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_DUCATI_CLKCTRL__MODULEMODE__AUTO
 *
 * @BRIEF        Module is managed automatically by HW according to clock 
 *               domain transition. A clock domain sleep transition put 
 *               module into idle. A wakeup domain transition put it back 
 *               into function. If CLKTRCTRL=3, any OCP access to module is 
 *               always granted. Module clocks may be gated according to the 
 *               clock domain state. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_DUCATI_CLKCTRL__MODULEMODE__AUTO 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_DUCATI_CLKCTRL__MODULEMODE__RESERVED_2
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_DUCATI_CLKCTRL__MODULEMODE__RESERVED_2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_DUCATI_DUCATI_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_DUCATI_DUCATI_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_CLKSTCTRL__CLKACTIVITY_L3_DMA_GICLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_CLKSTCTRL__CLKACTIVITY_L3_DMA_GICLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_CLKSTCTRL__CLKACTIVITY_L3_DMA_GICLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_CLKSTCTRL__CLKACTIVITY_L3_DMA_GICLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_CLKSTCTRL__CLKTRCTRL__NO_SLEEP
 *
 * @BRIEF        NO_SLEEP: Sleep transition cannot be initiated. Wakeup 
 *               transition may however occur. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_CLKSTCTRL__CLKTRCTRL__NO_SLEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_CLKSTCTRL__CLKTRCTRL__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_CLKSTCTRL__CLKTRCTRL__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_CLKSTCTRL__CLKTRCTRL__SW_WKUP
 *
 * @BRIEF        SW_WKUP: Start a software forced wake-up transition on the 
 *               domain. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_CLKSTCTRL__CLKTRCTRL__SW_WKUP 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_CLKSTCTRL__CLKTRCTRL__HW_AUTO
 *
 * @BRIEF        HW_AUTO: Automatic transition is enabled. Sleep and wakeup 
 *               transition are based upon hardware conditions. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_CLKSTCTRL__CLKTRCTRL__HW_AUTO 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_STATICDEP__L4WKUP_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_STATICDEP__L4WKUP_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_STATICDEP__L4WKUP_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_STATICDEP__L4WKUP_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_STATICDEP__L4SEC_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_STATICDEP__L4SEC_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_STATICDEP__L4SEC_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_STATICDEP__L4SEC_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_STATICDEP__L4PER_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_STATICDEP__L4PER_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_STATICDEP__L4PER_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_STATICDEP__L4PER_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_STATICDEP__L4CFG_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_STATICDEP__L4CFG_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_STATICDEP__L4CFG_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_STATICDEP__L4CFG_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_STATICDEP__ISS_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_STATICDEP__ISS_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_STATICDEP__DSS_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_STATICDEP__DSS_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_STATICDEP__DSS_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_STATICDEP__DSS_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_STATICDEP__L3INIT_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_STATICDEP__L3INIT_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_STATICDEP__L3INIT_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_STATICDEP__L3INIT_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_STATICDEP__L3_2_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_STATICDEP__L3_2_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_STATICDEP__L3_1_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_STATICDEP__L3_1_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_STATICDEP__L3_1_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_STATICDEP__L3_1_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_STATICDEP__MEMIF_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_STATICDEP__MEMIF_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_STATICDEP__MEMIF_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_STATICDEP__MEMIF_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_STATICDEP__ABE_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_STATICDEP__ABE_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_STATICDEP__ABE_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_STATICDEP__ABE_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_STATICDEP__IVAHD_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_STATICDEP__IVAHD_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_STATICDEP__IVAHD_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_STATICDEP__IVAHD_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_STATICDEP__DUCATI_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_STATICDEP__DUCATI_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_STATICDEP__DUCATI_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_STATICDEP__DUCATI_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_DYNAMICDEP__L3_2_DYNDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_DYNAMICDEP__L3_2_DYNDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_SDMA_CLKCTRL__STBYST__FUNC
 *
 * @BRIEF        Module is functional (not in standby) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_SDMA_CLKCTRL__STBYST__FUNC  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_SDMA_CLKCTRL__STBYST__STANDBY
 *
 * @BRIEF        Module is in standby - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_SDMA_CLKCTRL__STBYST__STANDBY 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_SDMA_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_SDMA_CLKCTRL__IDLEST__FUNC  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_SDMA_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_SDMA_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_SDMA_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_SDMA_CLKCTRL__IDLEST__IDLE  0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_SDMA_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_SDMA_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_SDMA_SDMA_CLKCTRL__MODULEMODE__AUTO
 *
 * @BRIEF        Module is managed automatically by HW according to clock 
 *               domain transition. A clock domain sleep transition put 
 *               module into idle. A wakeup domain transition put it back 
 *               into function. If CLKTRCTRL=3, any OCP access to module is 
 *               always granted. Module clocks may be gated according to the 
 *               clock domain state. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_SDMA_SDMA_CLKCTRL__MODULEMODE__AUTO 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKACTIVITY_ASYNC_PHY2_CLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKACTIVITY_ASYNC_PHY2_CLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKACTIVITY_ASYNC_PHY2_CLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKACTIVITY_ASYNC_PHY2_CLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKACTIVITY_ASYNC_PHY1_CLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKACTIVITY_ASYNC_PHY1_CLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKACTIVITY_ASYNC_PHY1_CLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKACTIVITY_ASYNC_PHY1_CLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKACTIVITY_ASYNC_DLL_CLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKACTIVITY_ASYNC_DLL_CLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKACTIVITY_ASYNC_DLL_CLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKACTIVITY_ASYNC_DLL_CLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKACTIVITY_PHY_ROOT_CLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKACTIVITY_PHY_ROOT_CLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKACTIVITY_PHY_ROOT_CLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKACTIVITY_PHY_ROOT_CLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKACTIVITY_DLL_CLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKACTIVITY_DLL_CLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKACTIVITY_DLL_CLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKACTIVITY_DLL_CLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKACTIVITY_L3_EMIF_GICLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKACTIVITY_L3_EMIF_GICLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKACTIVITY_L3_EMIF_GICLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKACTIVITY_L3_EMIF_GICLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKTRCTRL__NO_SLEEP
 *
 * @BRIEF        NO_SLEEP: Sleep transition cannot be initiated. Wakeup 
 *               transition may however occur. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKTRCTRL__NO_SLEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKTRCTRL__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKTRCTRL__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKTRCTRL__SW_WKUP
 *
 * @BRIEF        SW_WKUP: Start a software forced wake-up transition on the 
 *               domain. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKTRCTRL__SW_WKUP 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKTRCTRL__HW_AUTO
 *
 * @BRIEF        HW_AUTO: Automatic transition is enabled. Sleep and wakeup 
 *               transition are based upon hardware conditions. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_CLKSTCTRL__CLKTRCTRL__HW_AUTO 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_DMM_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_DMM_CLKCTRL__IDLEST__FUNC  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_DMM_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_DMM_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_DMM_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_DMM_CLKCTRL__IDLEST__IDLE  0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_DMM_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_DMM_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_DMM_CLKCTRL__MODULEMODE__AUTO
 *
 * @BRIEF        Module is managed automatically by HW according to clock 
 *               domain transition. A clock domain sleep transition put 
 *               module into idle. A wakeup domain transition put it back 
 *               into function. If CLKTRCTRL=3, any OCP access to module is 
 *               always granted. Module clocks may be gated according to the 
 *               clock domain state. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_DMM_CLKCTRL__MODULEMODE__AUTO 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_EMIF_FW_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_EMIF_FW_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_EMIF_FW_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_EMIF_FW_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_EMIF_FW_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_EMIF_FW_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_EMIF_FW_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_EMIF_FW_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_EMIF_FW_CLKCTRL__MODULEMODE__AUTO
 *
 * @BRIEF        Module is managed automatically by HW according to clock 
 *               domain transition. A clock domain sleep transition put 
 *               module into idle. A wakeup domain transition put it back 
 *               into function. If CLKTRCTRL=3, any OCP access to module is 
 *               always granted. Module clocks may be gated according to the 
 *               clock domain state. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_EMIF_FW_CLKCTRL__MODULEMODE__AUTO 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_EMIF_1_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_EMIF_1_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_EMIF_1_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_EMIF_1_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_EMIF_1_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_EMIF_1_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_EMIF_1_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_EMIF_1_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_EMIF_1_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is temporarily disabled by SW. OCP access to module 
 *               are stalled. Can be used to change timing parameter of 
 *               EMIF_1 module. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_EMIF_1_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_EMIF_1_CLKCTRL__MODULEMODE__AUTO
 *
 * @BRIEF        Module is managed automatically by HW according to clock 
 *               domain transition. A clock domain sleep transition put 
 *               module into idle. A wakeup domain transition put it back 
 *               into function. If CLKTRCTRL=3, any OCP access to module is 
 *               always granted. Module clocks may be gated according to the 
 *               clock domain state. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_EMIF_1_CLKCTRL__MODULEMODE__AUTO 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_EMIF_1_CLKCTRL__MODULEMODE__RESERVED_2
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_EMIF_1_CLKCTRL__MODULEMODE__RESERVED_2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_EMIF_1_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_EMIF_1_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_EMIF_2_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_EMIF_2_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_EMIF_2_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_EMIF_2_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_EMIF_2_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_EMIF_2_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_EMIF_2_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_EMIF_2_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_EMIF_2_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is temporarily disabled by SW. OCP access to module 
 *               are stalled. Can be used to change timing parameter of 
 *               EMIF_2 module. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_EMIF_2_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_EMIF_2_CLKCTRL__MODULEMODE__AUTO
 *
 * @BRIEF        Module is managed automatically by HW according to clock 
 *               domain transition. A clock domain sleep transition put 
 *               module into idle. A wakeup domain transition put it back 
 *               into function. If CLKTRCTRL=3, any OCP access to module is 
 *               always granted. Module clocks may be gated according to the 
 *               clock domain state. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_EMIF_2_CLKCTRL__MODULEMODE__AUTO 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_EMIF_2_CLKCTRL__MODULEMODE__RESERVED_2
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_EMIF_2_CLKCTRL__MODULEMODE__RESERVED_2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_EMIF_2_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_EMIF_2_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_DLL_CLKCTRL__OPTFCLKEN_DLL_CLK__FCLK_DIS
 *
 * @BRIEF        Optional functional clock is disabled. 
 *               DLL_CLK can be gated when MEMIF domain performs sleep 
 *               transition - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_DLL_CLKCTRL__OPTFCLKEN_DLL_CLK__FCLK_DIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_DLL_CLKCTRL__OPTFCLKEN_DLL_CLK__FCLK_EN
 *
 * @BRIEF        Optional functional clock is enabled. 
 *               DLL_CLK is garantied to not be gated if already running. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_DLL_CLKCTRL__OPTFCLKEN_DLL_CLK__FCLK_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_EMIF_H1_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_EMIF_H1_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_EMIF_H1_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_EMIF_H1_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_EMIF_H1_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_EMIF_H1_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_EMIF_H1_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_EMIF_H1_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_EMIF_H1_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disabled (not present). - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_EMIF_H1_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_EMIF_H2_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_EMIF_H2_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_EMIF_H2_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_EMIF_H2_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_EMIF_H2_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_EMIF_H2_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_EMIF_H2_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_EMIF_H2_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_EMIF_H2_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disabled (not present). - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_EMIF_H2_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_MEMIF_DLL_H_CLKCTRL__OPTFCLKEN_DLL_CLK__FCLK_DIS
 *
 * @BRIEF        Optional functional clock is disabled (module not present). 
 *               - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_MEMIF_DLL_H_CLKCTRL__OPTFCLKEN_DLL_CLK__FCLK_DIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_CLKSTCTRL__CLKACTIVITY_L3X2_D2D_GICLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_CLKSTCTRL__CLKACTIVITY_L3X2_D2D_GICLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_CLKSTCTRL__CLKACTIVITY_L3X2_D2D_GICLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_CLKSTCTRL__CLKACTIVITY_L3X2_D2D_GICLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_CLKSTCTRL__CLKACTIVITY_L4_D2D_GICLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_CLKSTCTRL__CLKACTIVITY_L4_D2D_GICLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_CLKSTCTRL__CLKACTIVITY_L4_D2D_GICLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_CLKSTCTRL__CLKACTIVITY_L4_D2D_GICLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_CLKSTCTRL__CLKACTIVITY_L3_D2D_GICLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_CLKSTCTRL__CLKACTIVITY_L3_D2D_GICLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_CLKSTCTRL__CLKACTIVITY_L3_D2D_GICLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_CLKSTCTRL__CLKACTIVITY_L3_D2D_GICLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_CLKSTCTRL__CLKTRCTRL__NO_SLEEP
 *
 * @BRIEF        NO_SLEEP: Sleep transition cannot be initiated. Wakeup 
 *               transition may however occur. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_CLKSTCTRL__CLKTRCTRL__NO_SLEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_CLKSTCTRL__CLKTRCTRL__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_CLKSTCTRL__CLKTRCTRL__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_CLKSTCTRL__CLKTRCTRL__SW_WKUP
 *
 * @BRIEF        SW_WKUP: Start a software forced wake-up transition on the 
 *               domain. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_CLKSTCTRL__CLKTRCTRL__SW_WKUP 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_CLKSTCTRL__CLKTRCTRL__HW_AUTO
 *
 * @BRIEF        HW_AUTO: Automatic transition is enabled. Sleep and wakeup 
 *               transition are based upon hardware conditions. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_CLKSTCTRL__CLKTRCTRL__HW_AUTO 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_STATICDEP__L4PER_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_STATICDEP__L4PER_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_STATICDEP__L4PER_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_STATICDEP__L4PER_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_STATICDEP__L4CFG_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_STATICDEP__L4CFG_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_STATICDEP__L4CFG_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_STATICDEP__L4CFG_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_STATICDEP__L3INIT_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_STATICDEP__L3INIT_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_STATICDEP__L3INIT_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_STATICDEP__L3INIT_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_STATICDEP__L3_2_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_STATICDEP__L3_2_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_STATICDEP__L3_2_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_STATICDEP__L3_2_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_STATICDEP__L3_1_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_STATICDEP__L3_1_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_STATICDEP__L3_1_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_STATICDEP__L3_1_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_STATICDEP__MEMIF_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_STATICDEP__MEMIF_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_STATICDEP__MEMIF_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_STATICDEP__MEMIF_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_STATICDEP__ABE_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_STATICDEP__ABE_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_STATICDEP__ABE_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_STATICDEP__ABE_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_STATICDEP__IVAHD_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_STATICDEP__IVAHD_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_STATICDEP__IVAHD_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_STATICDEP__IVAHD_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_DYNAMICDEP__L3_2_DYNDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_DYNAMICDEP__L3_2_DYNDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_DYNAMICDEP__MEMIF_DYNDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_DYNAMICDEP__MEMIF_DYNDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_SAD2D_CLKCTRL__STBYST__FUNC
 *
 * @BRIEF        Module is functional (not in standby) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_SAD2D_CLKCTRL__STBYST__FUNC  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_SAD2D_CLKCTRL__STBYST__STANDBY
 *
 * @BRIEF        Module is in standby - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_SAD2D_CLKCTRL__STBYST__STANDBY 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_SAD2D_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        D2D interface is in functional state - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_SAD2D_CLKCTRL__IDLEST__FUNC  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_SAD2D_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        D2D interface is in a transitory state - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_SAD2D_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_SAD2D_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        D2D interface is in IDLE state - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_SAD2D_CLKCTRL__IDLEST__IDLE  0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_SAD2D_CLKCTRL__MODULEMODE__AUTO
 *
 * @BRIEF        Module is managed automatically by HW according to clock 
 *               domain transition. A clock domain sleep transition put 
 *               module into idle. A wakeup domain transition put it back 
 *               into function. If CLKTRCTRL=3, any OCP access to module is 
 *               always granted. Module clocks may be gated according to the 
 *               clock domain state. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_SAD2D_CLKCTRL__MODULEMODE__AUTO 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_MODEM_ICR_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_MODEM_ICR_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_MODEM_ICR_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_MODEM_ICR_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_MODEM_ICR_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_MODEM_ICR_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_MODEM_ICR_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_MODEM_ICR_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_MODEM_ICR_CLKCTRL__MODULEMODE__AUTO
 *
 * @BRIEF        Module is managed automatically by HW according to clock 
 *               domain transition. A clock domain sleep transition put 
 *               module into idle. A wakeup domain transition put it back 
 *               into function. If CLKTRCTRL=3, any OCP access to module is 
 *               always granted. Module clocks may be gated according to the 
 *               clock domain state. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_MODEM_ICR_CLKCTRL__MODULEMODE__AUTO 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_SAD2D_FW_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_SAD2D_FW_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_SAD2D_FW_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_SAD2D_FW_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_SAD2D_FW_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_SAD2D_FW_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_SAD2D_FW_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_SAD2D_FW_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_D2D_SAD2D_FW_CLKCTRL__MODULEMODE__AUTO
 *
 * @BRIEF        Module is managed automatically by HW according to clock 
 *               domain transition. A clock domain sleep transition put 
 *               module into idle. A wakeup domain transition put it back 
 *               into function. If CLKTRCTRL=3, any OCP access to module is 
 *               always granted. Module clocks may be gated according to the 
 *               clock domain state. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_D2D_SAD2D_FW_CLKCTRL__MODULEMODE__AUTO 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_CLKSTCTRL__CLKACTIVITY_L4_CFG_GICLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_CLKSTCTRL__CLKACTIVITY_L4_CFG_GICLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_CLKSTCTRL__CLKACTIVITY_L4_CFG_GICLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_CLKSTCTRL__CLKACTIVITY_L4_CFG_GICLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_CLKSTCTRL__CLKTRCTRL__NO_SLEEP
 *
 * @BRIEF        NO_SLEEP: Sleep transition cannot be initiated. Wakeup 
 *               transition may however occur. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_CLKSTCTRL__CLKTRCTRL__NO_SLEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_CLKSTCTRL__CLKTRCTRL__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_CLKSTCTRL__CLKTRCTRL__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_CLKSTCTRL__CLKTRCTRL__RESERVED_2
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_CLKSTCTRL__CLKTRCTRL__RESERVED_2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_CLKSTCTRL__CLKTRCTRL__HW_AUTO
 *
 * @BRIEF        HW_AUTO: Automatic transition is enabled. Sleep and wakeup 
 *               transition are based upon hardware conditions. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_CLKSTCTRL__CLKTRCTRL__HW_AUTO 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_DYNAMICDEP__D2D_DYNDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_DYNAMICDEP__D2D_DYNDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_DYNAMICDEP__CEFUSE_DYNDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_DYNAMICDEP__CEFUSE_DYNDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_DYNAMICDEP__ALWONCORE_DYNDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_DYNAMICDEP__ALWONCORE_DYNDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_DYNAMICDEP__L4WKUP_DYNDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_DYNAMICDEP__L4WKUP_DYNDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_DYNAMICDEP__SDMA_DYNDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_DYNAMICDEP__SDMA_DYNDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_DYNAMICDEP__ISS_DYNDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_DYNAMICDEP__ISS_DYNDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_DYNAMICDEP__DSS_DYNDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_DYNAMICDEP__DSS_DYNDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_DYNAMICDEP__L3INIT_DYNDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_DYNAMICDEP__L3INIT_DYNDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_DYNAMICDEP__L3_2_DYNDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_DYNAMICDEP__L3_2_DYNDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_DYNAMICDEP__L3_1_DYNDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_DYNAMICDEP__L3_1_DYNDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_DYNAMICDEP__MEMIF_DYNDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_DYNAMICDEP__MEMIF_DYNDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_DYNAMICDEP__TESLA_DYNDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_DYNAMICDEP__TESLA_DYNDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_L4_CFG_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_L4_CFG_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_L4_CFG_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_L4_CFG_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_L4_CFG_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_L4_CFG_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_L4_CFG_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_L4_CFG_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_L4_CFG_CLKCTRL__MODULEMODE__AUTO
 *
 * @BRIEF        Module is managed automatically by HW according to clock 
 *               domain transition. A clock domain sleep transition put 
 *               module into idle. A wakeup domain transition put it back 
 *               into function. If CLKTRCTRL=3, any OCP access to module is 
 *               always granted. Module clocks may be gated according to the 
 *               clock domain state. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_L4_CFG_CLKCTRL__MODULEMODE__AUTO 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_HW_SEM_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_HW_SEM_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_HW_SEM_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_HW_SEM_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_HW_SEM_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_HW_SEM_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_HW_SEM_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_HW_SEM_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_HW_SEM_CLKCTRL__MODULEMODE__AUTO
 *
 * @BRIEF        Module is managed automatically by HW according to clock 
 *               domain transition. A clock domain sleep transition put 
 *               module into idle. A wakeup domain transition put it back 
 *               into function. If CLKTRCTRL=3, any OCP access to module is 
 *               always granted. Module clocks may be gated according to the 
 *               clock domain state. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_HW_SEM_CLKCTRL__MODULEMODE__AUTO 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_MAILBOX_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_MAILBOX_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_MAILBOX_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_MAILBOX_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_MAILBOX_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_MAILBOX_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_MAILBOX_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_MAILBOX_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_MAILBOX_CLKCTRL__MODULEMODE__AUTO
 *
 * @BRIEF        Module is managed automatically by HW according to clock 
 *               domain transition. A clock domain sleep transition put 
 *               module into idle. A wakeup domain transition put it back 
 *               into function. If CLKTRCTRL=3, any OCP access to module is 
 *               always granted. Module clocks may be gated according to the 
 *               clock domain state. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_MAILBOX_CLKCTRL__MODULEMODE__AUTO 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_SAR_ROM_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_SAR_ROM_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_SAR_ROM_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_SAR_ROM_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_SAR_ROM_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_SAR_ROM_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_SAR_ROM_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_SAR_ROM_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L4CFG_SAR_ROM_CLKCTRL__MODULEMODE__AUTO
 *
 * @BRIEF        Module is managed automatically by HW according to clock 
 *               domain transition. A clock domain sleep transition put 
 *               module into idle. A wakeup domain transition put it back 
 *               into function. If CLKTRCTRL=3, any OCP access to module is 
 *               always granted. Module clocks may be gated according to the 
 *               clock domain state. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L4CFG_SAR_ROM_CLKCTRL__MODULEMODE__AUTO 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3INSTR_CLKSTCTRL__CLKACTIVITY_L3_INSTR_GICLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3INSTR_CLKSTCTRL__CLKACTIVITY_L3_INSTR_GICLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3INSTR_CLKSTCTRL__CLKACTIVITY_L3_INSTR_GICLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3INSTR_CLKSTCTRL__CLKACTIVITY_L3_INSTR_GICLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3INSTR_CLKSTCTRL__CLKTRCTRL__HW_AUTO
 *
 * @BRIEF        HW_AUTO: Automatic transition is enabled. Sleep and wakeup 
 *               transition are based upon hardware conditions. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3INSTR_CLKSTCTRL__CLKTRCTRL__HW_AUTO 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3INSTR_L3_3_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3INSTR_L3_3_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3INSTR_L3_3_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3INSTR_L3_3_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3INSTR_L3_3_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3INSTR_L3_3_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3INSTR_L3_3_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3INSTR_L3_3_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3INSTR_L3_3_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3INSTR_L3_3_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3INSTR_L3_3_CLKCTRL__MODULEMODE__AUTO
 *
 * @BRIEF        Module is managed automatically by HW according to clock 
 *               domain transition. A clock domain sleep transition put 
 *               module into idle. A wakeup domain transition put it back 
 *               into function. If CLKTRCTRL=3, any OCP access to module is 
 *               always granted. Module clocks may be gated according to the 
 *               clock domain state. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3INSTR_L3_3_CLKCTRL__MODULEMODE__AUTO 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3INSTR_L3_3_CLKCTRL__MODULEMODE__RESERVED_2
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3INSTR_L3_3_CLKCTRL__MODULEMODE__RESERVED_2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3INSTR_L3_3_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3INSTR_L3_3_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3INSTR_L3_INSTR_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3INSTR_L3_INSTR_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3INSTR_L3_INSTR_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3INSTR_L3_INSTR_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3INSTR_L3_INSTR_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3INSTR_L3_INSTR_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3INSTR_L3_INSTR_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3INSTR_L3_INSTR_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3INSTR_L3_INSTR_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3INSTR_L3_INSTR_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3INSTR_L3_INSTR_CLKCTRL__MODULEMODE__AUTO
 *
 * @BRIEF        Module is managed automatically by HW according to clock 
 *               domain transition. A clock domain sleep transition put 
 *               module into idle. A wakeup domain transition put it back 
 *               into function. If CLKTRCTRL=3, any OCP access to module is 
 *               always granted. Module clocks may be gated according to the 
 *               clock domain state. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3INSTR_L3_INSTR_CLKCTRL__MODULEMODE__AUTO 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3INSTR_L3_INSTR_CLKCTRL__MODULEMODE__RESERVED_2
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3INSTR_L3_INSTR_CLKCTRL__MODULEMODE__RESERVED_2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3INSTR_L3_INSTR_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3INSTR_L3_INSTR_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3INSTR_OCP_WP1_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3INSTR_OCP_WP1_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3INSTR_OCP_WP1_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3INSTR_OCP_WP1_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3INSTR_OCP_WP1_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3INSTR_OCP_WP1_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3INSTR_OCP_WP1_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3INSTR_OCP_WP1_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3INSTR_OCP_WP1_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3INSTR_OCP_WP1_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3INSTR_OCP_WP1_CLKCTRL__MODULEMODE__AUTO
 *
 * @BRIEF        Module is managed automatically by HW according to clock 
 *               domain transition. A clock domain sleep transition put 
 *               module into idle. A wakeup domain transition put it back 
 *               into function. If CLKTRCTRL=3, any OCP access to module is 
 *               always granted. Module clocks may be gated according to the 
 *               clock domain state. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3INSTR_OCP_WP1_CLKCTRL__MODULEMODE__AUTO 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3INSTR_OCP_WP1_CLKCTRL__MODULEMODE__RESERVED_2
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3INSTR_OCP_WP1_CLKCTRL__MODULEMODE__RESERVED_2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CORE_CM2__CM_L3INSTR_OCP_WP1_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CORE_CM2__CM_L3INSTR_OCP_WP1_CLKCTRL__MODULEMODE__RESERVED 0x3ul

#ifdef __cplusplus
}
#endif
#endif                                                     /* __CORE_CM2_CRED_H 
                                                            */
