INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/_SamData/Vivado2022/Codes/Clock60/Clock60.srcs/sources_1/new/Clock60.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clock60
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/_SamData/Vivado2022/Codes/Clock60/Clock60.srcs/sources_1/new/_74LS161.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _74LS161
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/_SamData/Vivado2022/Codes/Clock60/Clock60.srcs/sim_1/new/Clock60_Sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clock60_Sim
