
vrs_cvicenie_6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007230  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003e8  080073c0  080073c0  000173c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080077a8  080077a8  000201e8  2**0
                  CONTENTS
  4 .ARM          00000000  080077a8  080077a8  000201e8  2**0
                  CONTENTS
  5 .preinit_array 00000000  080077a8  080077a8  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080077a8  080077a8  000177a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080077ac  080077ac  000177ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  080077b0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e8  2**0
                  CONTENTS
 10 .bss          0000021c  200001e8  200001e8  000201e8  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000404  20000404  000201e8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY
 14 .debug_info   00007c82  00000000  00000000  0002025b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00002260  00000000  00000000  00027edd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000ad0  00000000  00000000  0002a140  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000007cc  00000000  00000000  0002ac10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0001dfa4  00000000  00000000  0002b3dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000ac3e  00000000  00000000  00049380  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000a3455  00000000  00000000  00053fbe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00003e98  00000000  00000000  000f7414  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000055  00000000  00000000  000fb2ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e8 	.word	0x200001e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080073a8 	.word	0x080073a8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001ec 	.word	0x200001ec
 80001cc:	080073a8 	.word	0x080073a8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <hts221_write_byte>:
static float linear_interp(float x, float x0, float x1, float y0, float y1);



void hts221_write_byte(uint8_t reg_address, uint8_t *data,uint8_t len)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b082      	sub	sp, #8
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	4603      	mov	r3, r0
 8000c50:	6039      	str	r1, [r7, #0]
 8000c52:	71fb      	strb	r3, [r7, #7]
 8000c54:	4613      	mov	r3, r2
 8000c56:	71bb      	strb	r3, [r7, #6]
	i2c_master_write(data, reg_address, address,len);
 8000c58:	4b05      	ldr	r3, [pc, #20]	; (8000c70 <hts221_write_byte+0x28>)
 8000c5a:	781a      	ldrb	r2, [r3, #0]
 8000c5c:	79bb      	ldrb	r3, [r7, #6]
 8000c5e:	79f9      	ldrb	r1, [r7, #7]
 8000c60:	6838      	ldr	r0, [r7, #0]
 8000c62:	f000 fda9 	bl	80017b8 <i2c_master_write>

}
 8000c66:	bf00      	nop
 8000c68:	3708      	adds	r7, #8
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}
 8000c6e:	bf00      	nop
 8000c70:	20000000 	.word	0x20000000

08000c74 <hts221_read_byte>:
uint8_t hts221_read_byte(uint8_t reg_address)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b084      	sub	sp, #16
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	71fb      	strb	r3, [r7, #7]
	uint8_t data = 0;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	73fb      	strb	r3, [r7, #15]
	i2c_master_read(&data, 1, reg_address, address);
 8000c82:	4b06      	ldr	r3, [pc, #24]	; (8000c9c <hts221_read_byte+0x28>)
 8000c84:	781b      	ldrb	r3, [r3, #0]
 8000c86:	79fa      	ldrb	r2, [r7, #7]
 8000c88:	f107 000f 	add.w	r0, r7, #15
 8000c8c:	2101      	movs	r1, #1
 8000c8e:	f000 fddb 	bl	8001848 <i2c_master_read>
	return data;
 8000c92:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c94:	4618      	mov	r0, r3
 8000c96:	3710      	adds	r7, #16
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bd80      	pop	{r7, pc}
 8000c9c:	20000000 	.word	0x20000000

08000ca0 <hts221_init>:

uint8_t hts221_init()
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b088      	sub	sp, #32
 8000ca4:	af00      	add	r7, sp, #0
	uint8_t id = hts221_read_byte(HTS221_REG_WHO_AM_I);
 8000ca6:	200f      	movs	r0, #15
 8000ca8:	f7ff ffe4 	bl	8000c74 <hts221_read_byte>
 8000cac:	4603      	mov	r3, r0
 8000cae:	77fb      	strb	r3, [r7, #31]
	if(id != HTS221_WHO_AM_I_VALUE)
 8000cb0:	7ffb      	ldrb	r3, [r7, #31]
 8000cb2:	2bbc      	cmp	r3, #188	; 0xbc
 8000cb4:	d001      	beq.n	8000cba <hts221_init+0x1a>
	{
		return 0;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	e0cf      	b.n	8000e5a <hts221_init+0x1ba>
	}

	// read calibration data
	uint8_t h0_rh_x2 = hts221_read_byte(HTS221_REG_H0_rH_x2);
 8000cba:	2030      	movs	r0, #48	; 0x30
 8000cbc:	f7ff ffda 	bl	8000c74 <hts221_read_byte>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	77bb      	strb	r3, [r7, #30]
	uint8_t h1_rh_x2 = hts221_read_byte(HTS221_REG_H1_rH_x2);
 8000cc4:	2031      	movs	r0, #49	; 0x31
 8000cc6:	f7ff ffd5 	bl	8000c74 <hts221_read_byte>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	777b      	strb	r3, [r7, #29]
	uint8_t t0_degC_x8_l = hts221_read_byte(HTS221_REG_T0_degC_x8);
 8000cce:	2032      	movs	r0, #50	; 0x32
 8000cd0:	f7ff ffd0 	bl	8000c74 <hts221_read_byte>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	773b      	strb	r3, [r7, #28]
	uint8_t t1_degC_x8_l = hts221_read_byte(HTS221_REG_T1_degC_x8);
 8000cd8:	2033      	movs	r0, #51	; 0x33
 8000cda:	f7ff ffcb 	bl	8000c74 <hts221_read_byte>
 8000cde:	4603      	mov	r3, r0
 8000ce0:	76fb      	strb	r3, [r7, #27]
	uint8_t t1_t0_msb = hts221_read_byte(HTS221_REG_T1_T0_MSB);
 8000ce2:	2035      	movs	r0, #53	; 0x35
 8000ce4:	f7ff ffc6 	bl	8000c74 <hts221_read_byte>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	76bb      	strb	r3, [r7, #26]
	uint8_t h0_t0_out_l = hts221_read_byte(HTS221_REG_H0_T0_OUT_L);
 8000cec:	2036      	movs	r0, #54	; 0x36
 8000cee:	f7ff ffc1 	bl	8000c74 <hts221_read_byte>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	767b      	strb	r3, [r7, #25]
	uint8_t h0_t0_out_h = hts221_read_byte(HTS221_REG_H0_T0_OUT_H);
 8000cf6:	2037      	movs	r0, #55	; 0x37
 8000cf8:	f7ff ffbc 	bl	8000c74 <hts221_read_byte>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	763b      	strb	r3, [r7, #24]
	uint8_t h1_t0_out_l = hts221_read_byte(HTS221_REG_H1_T0_OUT_L);
 8000d00:	203a      	movs	r0, #58	; 0x3a
 8000d02:	f7ff ffb7 	bl	8000c74 <hts221_read_byte>
 8000d06:	4603      	mov	r3, r0
 8000d08:	75fb      	strb	r3, [r7, #23]
	uint8_t h1_t0_out_h = hts221_read_byte(HTS221_REG_H1_T0_OUT_H);
 8000d0a:	203b      	movs	r0, #59	; 0x3b
 8000d0c:	f7ff ffb2 	bl	8000c74 <hts221_read_byte>
 8000d10:	4603      	mov	r3, r0
 8000d12:	75bb      	strb	r3, [r7, #22]
	uint8_t t0_out_l = hts221_read_byte(HTS221_REG_T0_OUT_L);
 8000d14:	203c      	movs	r0, #60	; 0x3c
 8000d16:	f7ff ffad 	bl	8000c74 <hts221_read_byte>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	757b      	strb	r3, [r7, #21]
	uint8_t t0_out_h = hts221_read_byte(HTS221_REG_T0_OUT_H);
 8000d1e:	203d      	movs	r0, #61	; 0x3d
 8000d20:	f7ff ffa8 	bl	8000c74 <hts221_read_byte>
 8000d24:	4603      	mov	r3, r0
 8000d26:	753b      	strb	r3, [r7, #20]
	uint8_t t1_out_l = hts221_read_byte(HTS221_REG_T1_OUT_L);
 8000d28:	203e      	movs	r0, #62	; 0x3e
 8000d2a:	f7ff ffa3 	bl	8000c74 <hts221_read_byte>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	74fb      	strb	r3, [r7, #19]
	uint8_t t1_out_h = hts221_read_byte(HTS221_REG_T1_OUT_H);
 8000d32:	203f      	movs	r0, #63	; 0x3f
 8000d34:	f7ff ff9e 	bl	8000c74 <hts221_read_byte>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	74bb      	strb	r3, [r7, #18]

	int16_t t0_out = t0_out_l | (t0_out_h << 8);
 8000d3c:	7d7b      	ldrb	r3, [r7, #21]
 8000d3e:	b21a      	sxth	r2, r3
 8000d40:	7d3b      	ldrb	r3, [r7, #20]
 8000d42:	021b      	lsls	r3, r3, #8
 8000d44:	b21b      	sxth	r3, r3
 8000d46:	4313      	orrs	r3, r2
 8000d48:	823b      	strh	r3, [r7, #16]
	int16_t t1_out = t1_out_l | (t1_out_h << 8);
 8000d4a:	7cfb      	ldrb	r3, [r7, #19]
 8000d4c:	b21a      	sxth	r2, r3
 8000d4e:	7cbb      	ldrb	r3, [r7, #18]
 8000d50:	021b      	lsls	r3, r3, #8
 8000d52:	b21b      	sxth	r3, r3
 8000d54:	4313      	orrs	r3, r2
 8000d56:	81fb      	strh	r3, [r7, #14]
	int16_t t0_degC_x8 = t0_degC_x8_l | ((t1_t0_msb & 0b11) << 8);
 8000d58:	7f3b      	ldrb	r3, [r7, #28]
 8000d5a:	b21a      	sxth	r2, r3
 8000d5c:	7ebb      	ldrb	r3, [r7, #26]
 8000d5e:	021b      	lsls	r3, r3, #8
 8000d60:	b21b      	sxth	r3, r3
 8000d62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8000d66:	b21b      	sxth	r3, r3
 8000d68:	4313      	orrs	r3, r2
 8000d6a:	81bb      	strh	r3, [r7, #12]
	int16_t t1_degC_x8 = t1_degC_x8_l | ((t1_t0_msb & 0b1100) << (8 - 2));
 8000d6c:	7efb      	ldrb	r3, [r7, #27]
 8000d6e:	b21a      	sxth	r2, r3
 8000d70:	7ebb      	ldrb	r3, [r7, #26]
 8000d72:	019b      	lsls	r3, r3, #6
 8000d74:	b21b      	sxth	r3, r3
 8000d76:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8000d7a:	b21b      	sxth	r3, r3
 8000d7c:	4313      	orrs	r3, r2
 8000d7e:	817b      	strh	r3, [r7, #10]

	tx0 = (float)t0_out;
 8000d80:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000d84:	ee07 3a90 	vmov	s15, r3
 8000d88:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000d8c:	4b35      	ldr	r3, [pc, #212]	; (8000e64 <hts221_init+0x1c4>)
 8000d8e:	edc3 7a00 	vstr	s15, [r3]
	tx1 = (float)t1_out;
 8000d92:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000d96:	ee07 3a90 	vmov	s15, r3
 8000d9a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000d9e:	4b32      	ldr	r3, [pc, #200]	; (8000e68 <hts221_init+0x1c8>)
 8000da0:	edc3 7a00 	vstr	s15, [r3]
	ty0 = (float)t0_degC_x8/8.0;
 8000da4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000da8:	ee07 3a90 	vmov	s15, r3
 8000dac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000db0:	eef2 6a00 	vmov.f32	s13, #32	; 0x41000000  8.0
 8000db4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000db8:	4b2c      	ldr	r3, [pc, #176]	; (8000e6c <hts221_init+0x1cc>)
 8000dba:	edc3 7a00 	vstr	s15, [r3]
	ty1 = (float)t1_degC_x8/8.0;
 8000dbe:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000dc2:	ee07 3a90 	vmov	s15, r3
 8000dc6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000dca:	eef2 6a00 	vmov.f32	s13, #32	; 0x41000000  8.0
 8000dce:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000dd2:	4b27      	ldr	r3, [pc, #156]	; (8000e70 <hts221_init+0x1d0>)
 8000dd4:	edc3 7a00 	vstr	s15, [r3]

	int16_t h0_t0_out = h0_t0_out_l | (h0_t0_out_h << 8);
 8000dd8:	7e7b      	ldrb	r3, [r7, #25]
 8000dda:	b21a      	sxth	r2, r3
 8000ddc:	7e3b      	ldrb	r3, [r7, #24]
 8000dde:	021b      	lsls	r3, r3, #8
 8000de0:	b21b      	sxth	r3, r3
 8000de2:	4313      	orrs	r3, r2
 8000de4:	813b      	strh	r3, [r7, #8]
	int16_t h1_t0_out = h1_t0_out_l | (h1_t0_out_h << 8);
 8000de6:	7dfb      	ldrb	r3, [r7, #23]
 8000de8:	b21a      	sxth	r2, r3
 8000dea:	7dbb      	ldrb	r3, [r7, #22]
 8000dec:	021b      	lsls	r3, r3, #8
 8000dee:	b21b      	sxth	r3, r3
 8000df0:	4313      	orrs	r3, r2
 8000df2:	80fb      	strh	r3, [r7, #6]

	hx0 = (float)h0_t0_out;
 8000df4:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8000df8:	ee07 3a90 	vmov	s15, r3
 8000dfc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e00:	4b1c      	ldr	r3, [pc, #112]	; (8000e74 <hts221_init+0x1d4>)
 8000e02:	edc3 7a00 	vstr	s15, [r3]
	hx1 = (float)h1_t0_out;
 8000e06:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e0a:	ee07 3a90 	vmov	s15, r3
 8000e0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e12:	4b19      	ldr	r3, [pc, #100]	; (8000e78 <hts221_init+0x1d8>)
 8000e14:	edc3 7a00 	vstr	s15, [r3]
	hy0 = (float)h0_rh_x2/2.0;
 8000e18:	7fbb      	ldrb	r3, [r7, #30]
 8000e1a:	ee07 3a90 	vmov	s15, r3
 8000e1e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000e22:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8000e26:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e2a:	4b14      	ldr	r3, [pc, #80]	; (8000e7c <hts221_init+0x1dc>)
 8000e2c:	edc3 7a00 	vstr	s15, [r3]
	hy1 = (float)h1_rh_x2/2.0;
 8000e30:	7f7b      	ldrb	r3, [r7, #29]
 8000e32:	ee07 3a90 	vmov	s15, r3
 8000e36:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000e3a:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8000e3e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e42:	4b0f      	ldr	r3, [pc, #60]	; (8000e80 <hts221_init+0x1e0>)
 8000e44:	edc3 7a00 	vstr	s15, [r3]


	// set up sensor registers
	uint8_t ctrl_reg1 = 0b10000011;
 8000e48:	2383      	movs	r3, #131	; 0x83
 8000e4a:	717b      	strb	r3, [r7, #5]
	hts221_write_byte(HTS221_REG_CTRL_REG1, &ctrl_reg1,1);
 8000e4c:	1d7b      	adds	r3, r7, #5
 8000e4e:	2201      	movs	r2, #1
 8000e50:	4619      	mov	r1, r3
 8000e52:	2020      	movs	r0, #32
 8000e54:	f7ff fef8 	bl	8000c48 <hts221_write_byte>

	return 1;
 8000e58:	2301      	movs	r3, #1
}
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	3720      	adds	r7, #32
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	20000204 	.word	0x20000204
 8000e68:	20000208 	.word	0x20000208
 8000e6c:	2000020c 	.word	0x2000020c
 8000e70:	20000210 	.word	0x20000210
 8000e74:	20000214 	.word	0x20000214
 8000e78:	20000218 	.word	0x20000218
 8000e7c:	2000021c 	.word	0x2000021c
 8000e80:	20000220 	.word	0x20000220

08000e84 <hts221_get_temperature>:

float hts221_get_temperature()
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b082      	sub	sp, #8
 8000e88:	af00      	add	r7, sp, #0
	// TODO calibration data
	uint8_t temp_l = hts221_read_byte(HTS221_REG_TEMP_OUT_L);
 8000e8a:	202a      	movs	r0, #42	; 0x2a
 8000e8c:	f7ff fef2 	bl	8000c74 <hts221_read_byte>
 8000e90:	4603      	mov	r3, r0
 8000e92:	71fb      	strb	r3, [r7, #7]
	uint8_t temp_h = hts221_read_byte(HTS221_REG_TEMP_OUT_H);
 8000e94:	202b      	movs	r0, #43	; 0x2b
 8000e96:	f7ff feed 	bl	8000c74 <hts221_read_byte>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	71bb      	strb	r3, [r7, #6]

	int16_t temp = temp_l | (temp_h << 8);
 8000e9e:	79fb      	ldrb	r3, [r7, #7]
 8000ea0:	b21a      	sxth	r2, r3
 8000ea2:	79bb      	ldrb	r3, [r7, #6]
 8000ea4:	021b      	lsls	r3, r3, #8
 8000ea6:	b21b      	sxth	r3, r3
 8000ea8:	4313      	orrs	r3, r2
 8000eaa:	80bb      	strh	r3, [r7, #4]

	float temperature = linear_interp((float)temp, tx0, tx1, ty0, ty1);
 8000eac:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000eb0:	ee07 3a90 	vmov	s15, r3
 8000eb4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000eb8:	4b1b      	ldr	r3, [pc, #108]	; (8000f28 <hts221_get_temperature+0xa4>)
 8000eba:	ed93 7a00 	vldr	s14, [r3]
 8000ebe:	4b1b      	ldr	r3, [pc, #108]	; (8000f2c <hts221_get_temperature+0xa8>)
 8000ec0:	edd3 6a00 	vldr	s13, [r3]
 8000ec4:	4b1a      	ldr	r3, [pc, #104]	; (8000f30 <hts221_get_temperature+0xac>)
 8000ec6:	ed93 6a00 	vldr	s12, [r3]
 8000eca:	4b1a      	ldr	r3, [pc, #104]	; (8000f34 <hts221_get_temperature+0xb0>)
 8000ecc:	edd3 5a00 	vldr	s11, [r3]
 8000ed0:	eeb0 2a65 	vmov.f32	s4, s11
 8000ed4:	eef0 1a46 	vmov.f32	s3, s12
 8000ed8:	eeb0 1a66 	vmov.f32	s2, s13
 8000edc:	eef0 0a47 	vmov.f32	s1, s14
 8000ee0:	eeb0 0a67 	vmov.f32	s0, s15
 8000ee4:	f000 f88e 	bl	8001004 <linear_interp>
 8000ee8:	ed87 0a00 	vstr	s0, [r7]

	if(temperature > 120)
 8000eec:	edd7 7a00 	vldr	s15, [r7]
 8000ef0:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8000f38 <hts221_get_temperature+0xb4>
 8000ef4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000ef8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000efc:	dd01      	ble.n	8000f02 <hts221_get_temperature+0x7e>
	{
		return 120.0;
 8000efe:	4b0f      	ldr	r3, [pc, #60]	; (8000f3c <hts221_get_temperature+0xb8>)
 8000f00:	e00b      	b.n	8000f1a <hts221_get_temperature+0x96>
	}
	if(temperature < -40)
 8000f02:	edd7 7a00 	vldr	s15, [r7]
 8000f06:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8000f40 <hts221_get_temperature+0xbc>
 8000f0a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f12:	d501      	bpl.n	8000f18 <hts221_get_temperature+0x94>
	{
		return -40.0;
 8000f14:	4b0b      	ldr	r3, [pc, #44]	; (8000f44 <hts221_get_temperature+0xc0>)
 8000f16:	e000      	b.n	8000f1a <hts221_get_temperature+0x96>
	}

	return temperature;
 8000f18:	683b      	ldr	r3, [r7, #0]
}
 8000f1a:	ee07 3a90 	vmov	s15, r3
 8000f1e:	eeb0 0a67 	vmov.f32	s0, s15
 8000f22:	3708      	adds	r7, #8
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}
 8000f28:	20000204 	.word	0x20000204
 8000f2c:	20000208 	.word	0x20000208
 8000f30:	2000020c 	.word	0x2000020c
 8000f34:	20000210 	.word	0x20000210
 8000f38:	42f00000 	.word	0x42f00000
 8000f3c:	42f00000 	.word	0x42f00000
 8000f40:	c2200000 	.word	0xc2200000
 8000f44:	c2200000 	.word	0xc2200000

08000f48 <hts221_get_humidity>:

float hts221_get_humidity()
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af00      	add	r7, sp, #0
	// TODO calibration data
	uint8_t hum_l = hts221_read_byte(HTS221_REG_HUMIDITY_OUT_L);
 8000f4e:	2028      	movs	r0, #40	; 0x28
 8000f50:	f7ff fe90 	bl	8000c74 <hts221_read_byte>
 8000f54:	4603      	mov	r3, r0
 8000f56:	71fb      	strb	r3, [r7, #7]
	uint8_t hum_h = hts221_read_byte(HTS221_REG_HUMIDITY_OUT_H);
 8000f58:	2029      	movs	r0, #41	; 0x29
 8000f5a:	f7ff fe8b 	bl	8000c74 <hts221_read_byte>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	71bb      	strb	r3, [r7, #6]

	int16_t hum = hum_l | (hum_h << 8);
 8000f62:	79fb      	ldrb	r3, [r7, #7]
 8000f64:	b21a      	sxth	r2, r3
 8000f66:	79bb      	ldrb	r3, [r7, #6]
 8000f68:	021b      	lsls	r3, r3, #8
 8000f6a:	b21b      	sxth	r3, r3
 8000f6c:	4313      	orrs	r3, r2
 8000f6e:	80bb      	strh	r3, [r7, #4]

	float humidity = linear_interp((float)hum, hx0, hx1, hy0, hy1);
 8000f70:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000f74:	ee07 3a90 	vmov	s15, r3
 8000f78:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f7c:	4b1b      	ldr	r3, [pc, #108]	; (8000fec <hts221_get_humidity+0xa4>)
 8000f7e:	ed93 7a00 	vldr	s14, [r3]
 8000f82:	4b1b      	ldr	r3, [pc, #108]	; (8000ff0 <hts221_get_humidity+0xa8>)
 8000f84:	edd3 6a00 	vldr	s13, [r3]
 8000f88:	4b1a      	ldr	r3, [pc, #104]	; (8000ff4 <hts221_get_humidity+0xac>)
 8000f8a:	ed93 6a00 	vldr	s12, [r3]
 8000f8e:	4b1a      	ldr	r3, [pc, #104]	; (8000ff8 <hts221_get_humidity+0xb0>)
 8000f90:	edd3 5a00 	vldr	s11, [r3]
 8000f94:	eeb0 2a65 	vmov.f32	s4, s11
 8000f98:	eef0 1a46 	vmov.f32	s3, s12
 8000f9c:	eeb0 1a66 	vmov.f32	s2, s13
 8000fa0:	eef0 0a47 	vmov.f32	s1, s14
 8000fa4:	eeb0 0a67 	vmov.f32	s0, s15
 8000fa8:	f000 f82c 	bl	8001004 <linear_interp>
 8000fac:	ed87 0a00 	vstr	s0, [r7]

	if(humidity > 100)
 8000fb0:	edd7 7a00 	vldr	s15, [r7]
 8000fb4:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8000ffc <hts221_get_humidity+0xb4>
 8000fb8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fc0:	dd01      	ble.n	8000fc6 <hts221_get_humidity+0x7e>
	{
		return 100.0;
 8000fc2:	4b0f      	ldr	r3, [pc, #60]	; (8001000 <hts221_get_humidity+0xb8>)
 8000fc4:	e00a      	b.n	8000fdc <hts221_get_humidity+0x94>
	}
	if(humidity < 0)
 8000fc6:	edd7 7a00 	vldr	s15, [r7]
 8000fca:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000fce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fd2:	d502      	bpl.n	8000fda <hts221_get_humidity+0x92>
	{
		return 0.0;
 8000fd4:	f04f 0300 	mov.w	r3, #0
 8000fd8:	e000      	b.n	8000fdc <hts221_get_humidity+0x94>
	}

	return humidity;
 8000fda:	683b      	ldr	r3, [r7, #0]
}
 8000fdc:	ee07 3a90 	vmov	s15, r3
 8000fe0:	eeb0 0a67 	vmov.f32	s0, s15
 8000fe4:	3708      	adds	r7, #8
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	20000214 	.word	0x20000214
 8000ff0:	20000218 	.word	0x20000218
 8000ff4:	2000021c 	.word	0x2000021c
 8000ff8:	20000220 	.word	0x20000220
 8000ffc:	42c80000 	.word	0x42c80000
 8001000:	42c80000 	.word	0x42c80000

08001004 <linear_interp>:

static float linear_interp(float x, float x0, float x1, float y0, float y1)
{
 8001004:	b480      	push	{r7}
 8001006:	b087      	sub	sp, #28
 8001008:	af00      	add	r7, sp, #0
 800100a:	ed87 0a05 	vstr	s0, [r7, #20]
 800100e:	edc7 0a04 	vstr	s1, [r7, #16]
 8001012:	ed87 1a03 	vstr	s2, [r7, #12]
 8001016:	edc7 1a02 	vstr	s3, [r7, #8]
 800101a:	ed87 2a01 	vstr	s4, [r7, #4]
	// https://www.vedantu.com/formula/linear-interpolation-formula
	return y0 + ((x-x0)*(y1-y0))/(x1-x0);
 800101e:	ed97 7a05 	vldr	s14, [r7, #20]
 8001022:	edd7 7a04 	vldr	s15, [r7, #16]
 8001026:	ee37 7a67 	vsub.f32	s14, s14, s15
 800102a:	edd7 6a01 	vldr	s13, [r7, #4]
 800102e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001032:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001036:	ee67 6a27 	vmul.f32	s13, s14, s15
 800103a:	ed97 7a03 	vldr	s14, [r7, #12]
 800103e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001042:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001046:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800104a:	edd7 7a02 	vldr	s15, [r7, #8]
 800104e:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8001052:	eeb0 0a67 	vmov.f32	s0, s15
 8001056:	371c      	adds	r7, #28
 8001058:	46bd      	mov	sp, r7
 800105a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105e:	4770      	bx	lr

08001060 <lps25hb_write_byte>:
#include "math.h"

static uint8_t address = LPS25HB_I2C_ADDRESS_1;

void lps25hb_write_byte(uint8_t reg_address, uint8_t *data,uint8_t len)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b082      	sub	sp, #8
 8001064:	af00      	add	r7, sp, #0
 8001066:	4603      	mov	r3, r0
 8001068:	6039      	str	r1, [r7, #0]
 800106a:	71fb      	strb	r3, [r7, #7]
 800106c:	4613      	mov	r3, r2
 800106e:	71bb      	strb	r3, [r7, #6]
//	i2c_master_write_byte(address, reg_address, data);
	i2c_master_write(data, reg_address, address,len);
 8001070:	4b05      	ldr	r3, [pc, #20]	; (8001088 <lps25hb_write_byte+0x28>)
 8001072:	781a      	ldrb	r2, [r3, #0]
 8001074:	79bb      	ldrb	r3, [r7, #6]
 8001076:	79f9      	ldrb	r1, [r7, #7]
 8001078:	6838      	ldr	r0, [r7, #0]
 800107a:	f000 fb9d 	bl	80017b8 <i2c_master_write>
}
 800107e:	bf00      	nop
 8001080:	3708      	adds	r7, #8
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	20000001 	.word	0x20000001

0800108c <lps25hb_read_bytes>:

void lps25hb_read_bytes(uint8_t *data, uint8_t reg_address,uint8_t len)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
 8001094:	460b      	mov	r3, r1
 8001096:	70fb      	strb	r3, [r7, #3]
 8001098:	4613      	mov	r3, r2
 800109a:	70bb      	strb	r3, [r7, #2]
	i2c_master_read(data, len, reg_address, address);
 800109c:	4b05      	ldr	r3, [pc, #20]	; (80010b4 <lps25hb_read_bytes+0x28>)
 800109e:	781b      	ldrb	r3, [r3, #0]
 80010a0:	78fa      	ldrb	r2, [r7, #3]
 80010a2:	78b9      	ldrb	r1, [r7, #2]
 80010a4:	6878      	ldr	r0, [r7, #4]
 80010a6:	f000 fbcf 	bl	8001848 <i2c_master_read>
}
 80010aa:	bf00      	nop
 80010ac:	3708      	adds	r7, #8
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	20000001 	.word	0x20000001

080010b8 <lps25hb_init>:

uint8_t lps25hb_init()
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
	// verify WHO_AM_I
	uint8_t id;
	lps25hb_read_bytes(&id,LPS25HB_REG_WHO_AM_I_ADDR,1);
 80010be:	1dfb      	adds	r3, r7, #7
 80010c0:	2201      	movs	r2, #1
 80010c2:	210f      	movs	r1, #15
 80010c4:	4618      	mov	r0, r3
 80010c6:	f7ff ffe1 	bl	800108c <lps25hb_read_bytes>
	if(id != LPS25HB_WHO_AM_I_VALUE)
 80010ca:	79fb      	ldrb	r3, [r7, #7]
 80010cc:	2bb1      	cmp	r3, #177	; 0xb1
 80010ce:	d00d      	beq.n	80010ec <lps25hb_init+0x34>
	{
		// try another address
		address = LPS25HB_I2C_ADDRESS_0;
 80010d0:	4b0d      	ldr	r3, [pc, #52]	; (8001108 <lps25hb_init+0x50>)
 80010d2:	22ba      	movs	r2, #186	; 0xba
 80010d4:	701a      	strb	r2, [r3, #0]
		lps25hb_read_bytes(&id,LPS25HB_REG_WHO_AM_I_ADDR,1);
 80010d6:	1dfb      	adds	r3, r7, #7
 80010d8:	2201      	movs	r2, #1
 80010da:	210f      	movs	r1, #15
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff ffd5 	bl	800108c <lps25hb_read_bytes>
		if(id != LPS25HB_WHO_AM_I_VALUE)
 80010e2:	79fb      	ldrb	r3, [r7, #7]
 80010e4:	2bb1      	cmp	r3, #177	; 0xb1
 80010e6:	d001      	beq.n	80010ec <lps25hb_init+0x34>
		{
			return 0;
 80010e8:	2300      	movs	r3, #0
 80010ea:	e008      	b.n	80010fe <lps25hb_init+0x46>
		}
	}

	// set up sensor registers
	uint8_t ctrl_reg1 = 0b00110000; 
 80010ec:	2330      	movs	r3, #48	; 0x30
 80010ee:	71bb      	strb	r3, [r7, #6]
	lps25hb_write_byte(LPS25HB_REG_CTRL_REG1, &ctrl_reg1,1);
 80010f0:	1dbb      	adds	r3, r7, #6
 80010f2:	2201      	movs	r2, #1
 80010f4:	4619      	mov	r1, r3
 80010f6:	2010      	movs	r0, #16
 80010f8:	f7ff ffb2 	bl	8001060 <lps25hb_write_byte>

	return 1;
 80010fc:	2301      	movs	r3, #1
}
 80010fe:	4618      	mov	r0, r3
 8001100:	3708      	adds	r7, #8
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	20000001 	.word	0x20000001

0800110c <lps25hb_get_pressure>:

float lps25hb_get_pressure()
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b082      	sub	sp, #8
 8001110:	af00      	add	r7, sp, #0
	uint8_t press_data[3];
	lps25hb_read_bytes(&press_data,LPS25HB_REG_PRESS_OUT_XL,3);
 8001112:	463b      	mov	r3, r7
 8001114:	2203      	movs	r2, #3
 8001116:	2128      	movs	r1, #40	; 0x28
 8001118:	4618      	mov	r0, r3
 800111a:	f7ff ffb7 	bl	800108c <lps25hb_read_bytes>
	uint32_t pressure = press_data[2] << 16 | press_data[1] << 8 | press_data[0];;
 800111e:	78bb      	ldrb	r3, [r7, #2]
 8001120:	041a      	lsls	r2, r3, #16
 8001122:	787b      	ldrb	r3, [r7, #1]
 8001124:	021b      	lsls	r3, r3, #8
 8001126:	4313      	orrs	r3, r2
 8001128:	783a      	ldrb	r2, [r7, #0]
 800112a:	4313      	orrs	r3, r2
 800112c:	607b      	str	r3, [r7, #4]

	return ((float)pressure)/4096.0;
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	ee07 3a90 	vmov	s15, r3
 8001134:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001138:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8001150 <lps25hb_get_pressure+0x44>
 800113c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001140:	eef0 7a66 	vmov.f32	s15, s13
}
 8001144:	eeb0 0a67 	vmov.f32	s0, s15
 8001148:	3708      	adds	r7, #8
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	45800000 	.word	0x45800000
 8001154:	00000000 	.word	0x00000000

08001158 <lps25hb_calculate_altitude>:

float lps25hb_calculate_altitude(float pressure)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0
 800115e:	ed87 0a01 	vstr	s0, [r7, #4]
	// https://community.bosch-sensortec.com/t5/Question-and-answers/How-to-calculate-the-altitude-from-the-pressure-sensor-data/qaq-p/5702
	return 44330 * (1 - pow(pressure/1013.25, 1/5.255));
 8001162:	6878      	ldr	r0, [r7, #4]
 8001164:	f7ff f9f0 	bl	8000548 <__aeabi_f2d>
 8001168:	a31c      	add	r3, pc, #112	; (adr r3, 80011dc <lps25hb_calculate_altitude+0x84>)
 800116a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800116e:	f7ff fb6d 	bl	800084c <__aeabi_ddiv>
 8001172:	4602      	mov	r2, r0
 8001174:	460b      	mov	r3, r1
 8001176:	ec43 2b17 	vmov	d7, r2, r3
 800117a:	ed9f 1b13 	vldr	d1, [pc, #76]	; 80011c8 <lps25hb_calculate_altitude+0x70>
 800117e:	eeb0 0a47 	vmov.f32	s0, s14
 8001182:	eef0 0a67 	vmov.f32	s1, s15
 8001186:	f005 f9d7 	bl	8006538 <pow>
 800118a:	ec53 2b10 	vmov	r2, r3, d0
 800118e:	f04f 0000 	mov.w	r0, #0
 8001192:	4911      	ldr	r1, [pc, #68]	; (80011d8 <lps25hb_calculate_altitude+0x80>)
 8001194:	f7ff f878 	bl	8000288 <__aeabi_dsub>
 8001198:	4602      	mov	r2, r0
 800119a:	460b      	mov	r3, r1
 800119c:	4610      	mov	r0, r2
 800119e:	4619      	mov	r1, r3
 80011a0:	a30b      	add	r3, pc, #44	; (adr r3, 80011d0 <lps25hb_calculate_altitude+0x78>)
 80011a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011a6:	f7ff fa27 	bl	80005f8 <__aeabi_dmul>
 80011aa:	4602      	mov	r2, r0
 80011ac:	460b      	mov	r3, r1
 80011ae:	4610      	mov	r0, r2
 80011b0:	4619      	mov	r1, r3
 80011b2:	f7ff fcf9 	bl	8000ba8 <__aeabi_d2f>
 80011b6:	4603      	mov	r3, r0
 80011b8:	ee07 3a90 	vmov	s15, r3
}
 80011bc:	eeb0 0a67 	vmov.f32	s0, s15
 80011c0:	3708      	adds	r7, #8
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	ccd9456c 	.word	0xccd9456c
 80011cc:	3fc85b95 	.word	0x3fc85b95
 80011d0:	00000000 	.word	0x00000000
 80011d4:	40e5a540 	.word	0x40e5a540
 80011d8:	3ff00000 	.word	0x3ff00000
 80011dc:	00000000 	.word	0x00000000
 80011e0:	408faa00 	.word	0x408faa00

080011e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011e4:	b480      	push	{r7}
 80011e6:	b083      	sub	sp, #12
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	4603      	mov	r3, r0
 80011ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	db0b      	blt.n	800120e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011f6:	79fb      	ldrb	r3, [r7, #7]
 80011f8:	f003 021f 	and.w	r2, r3, #31
 80011fc:	4907      	ldr	r1, [pc, #28]	; (800121c <__NVIC_EnableIRQ+0x38>)
 80011fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001202:	095b      	lsrs	r3, r3, #5
 8001204:	2001      	movs	r0, #1
 8001206:	fa00 f202 	lsl.w	r2, r0, r2
 800120a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800120e:	bf00      	nop
 8001210:	370c      	adds	r7, #12
 8001212:	46bd      	mov	sp, r7
 8001214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001218:	4770      	bx	lr
 800121a:	bf00      	nop
 800121c:	e000e100 	.word	0xe000e100

08001220 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001220:	b480      	push	{r7}
 8001222:	b083      	sub	sp, #12
 8001224:	af00      	add	r7, sp, #0
 8001226:	4603      	mov	r3, r0
 8001228:	6039      	str	r1, [r7, #0]
 800122a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800122c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001230:	2b00      	cmp	r3, #0
 8001232:	db0a      	blt.n	800124a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	b2da      	uxtb	r2, r3
 8001238:	490c      	ldr	r1, [pc, #48]	; (800126c <__NVIC_SetPriority+0x4c>)
 800123a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800123e:	0112      	lsls	r2, r2, #4
 8001240:	b2d2      	uxtb	r2, r2
 8001242:	440b      	add	r3, r1
 8001244:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001248:	e00a      	b.n	8001260 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	b2da      	uxtb	r2, r3
 800124e:	4908      	ldr	r1, [pc, #32]	; (8001270 <__NVIC_SetPriority+0x50>)
 8001250:	79fb      	ldrb	r3, [r7, #7]
 8001252:	f003 030f 	and.w	r3, r3, #15
 8001256:	3b04      	subs	r3, #4
 8001258:	0112      	lsls	r2, r2, #4
 800125a:	b2d2      	uxtb	r2, r2
 800125c:	440b      	add	r3, r1
 800125e:	761a      	strb	r2, [r3, #24]
}
 8001260:	bf00      	nop
 8001262:	370c      	adds	r7, #12
 8001264:	46bd      	mov	sp, r7
 8001266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126a:	4770      	bx	lr
 800126c:	e000e100 	.word	0xe000e100
 8001270:	e000ed00 	.word	0xe000ed00

08001274 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001274:	b480      	push	{r7}
 8001276:	b085      	sub	sp, #20
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 800127c:	4b08      	ldr	r3, [pc, #32]	; (80012a0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800127e:	695a      	ldr	r2, [r3, #20]
 8001280:	4907      	ldr	r1, [pc, #28]	; (80012a0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	4313      	orrs	r3, r2
 8001286:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8001288:	4b05      	ldr	r3, [pc, #20]	; (80012a0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800128a:	695a      	ldr	r2, [r3, #20]
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	4013      	ands	r3, r2
 8001290:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001292:	68fb      	ldr	r3, [r7, #12]
}
 8001294:	bf00      	nop
 8001296:	3714      	adds	r7, #20
 8001298:	46bd      	mov	sp, r7
 800129a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129e:	4770      	bx	lr
 80012a0:	40021000 	.word	0x40021000

080012a4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	af00      	add	r7, sp, #0

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 80012a8:	2001      	movs	r0, #1
 80012aa:	f7ff ffe3 	bl	8001274 <LL_AHB1_GRP1_EnableClock>

   /* DMA interrupt init */
   /* DMA1_Channel6_IRQn interrupt configuration */
   NVIC_SetPriority(DMA1_Channel6_IRQn, 0);
 80012ae:	2100      	movs	r1, #0
 80012b0:	2010      	movs	r0, #16
 80012b2:	f7ff ffb5 	bl	8001220 <__NVIC_SetPriority>
   NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80012b6:	2010      	movs	r0, #16
 80012b8:	f7ff ff94 	bl	80011e4 <__NVIC_EnableIRQ>
   /* DMA1_Channel7_IRQn interrupt configuration */
   NVIC_SetPriority(DMA1_Channel7_IRQn, 0);
 80012bc:	2100      	movs	r1, #0
 80012be:	2011      	movs	r0, #17
 80012c0:	f7ff ffae 	bl	8001220 <__NVIC_SetPriority>
   NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80012c4:	2011      	movs	r0, #17
 80012c6:	f7ff ff8d 	bl	80011e4 <__NVIC_EnableIRQ>

}
 80012ca:	bf00      	nop
 80012cc:	bd80      	pop	{r7, pc}
	...

080012d0 <LL_AHB1_GRP1_EnableClock>:
{
 80012d0:	b480      	push	{r7}
 80012d2:	b085      	sub	sp, #20
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 80012d8:	4b08      	ldr	r3, [pc, #32]	; (80012fc <LL_AHB1_GRP1_EnableClock+0x2c>)
 80012da:	695a      	ldr	r2, [r3, #20]
 80012dc:	4907      	ldr	r1, [pc, #28]	; (80012fc <LL_AHB1_GRP1_EnableClock+0x2c>)
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	4313      	orrs	r3, r2
 80012e2:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 80012e4:	4b05      	ldr	r3, [pc, #20]	; (80012fc <LL_AHB1_GRP1_EnableClock+0x2c>)
 80012e6:	695a      	ldr	r2, [r3, #20]
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	4013      	ands	r3, r2
 80012ec:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80012ee:	68fb      	ldr	r3, [r7, #12]
}
 80012f0:	bf00      	nop
 80012f2:	3714      	adds	r7, #20
 80012f4:	46bd      	mov	sp, r7
 80012f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fa:	4770      	bx	lr
 80012fc:	40021000 	.word	0x40021000

08001300 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOF);
 8001304:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8001308:	f7ff ffe2 	bl	80012d0 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800130c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001310:	f7ff ffde 	bl	80012d0 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001314:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8001318:	f7ff ffda 	bl	80012d0 <LL_AHB1_GRP1_EnableClock>

}
 800131c:	bf00      	nop
 800131e:	bd80      	pop	{r7, pc}

08001320 <__NVIC_GetPriorityGrouping>:
{
 8001320:	b480      	push	{r7}
 8001322:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001324:	4b04      	ldr	r3, [pc, #16]	; (8001338 <__NVIC_GetPriorityGrouping+0x18>)
 8001326:	68db      	ldr	r3, [r3, #12]
 8001328:	0a1b      	lsrs	r3, r3, #8
 800132a:	f003 0307 	and.w	r3, r3, #7
}
 800132e:	4618      	mov	r0, r3
 8001330:	46bd      	mov	sp, r7
 8001332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001336:	4770      	bx	lr
 8001338:	e000ed00 	.word	0xe000ed00

0800133c <__NVIC_EnableIRQ>:
{
 800133c:	b480      	push	{r7}
 800133e:	b083      	sub	sp, #12
 8001340:	af00      	add	r7, sp, #0
 8001342:	4603      	mov	r3, r0
 8001344:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001346:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800134a:	2b00      	cmp	r3, #0
 800134c:	db0b      	blt.n	8001366 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800134e:	79fb      	ldrb	r3, [r7, #7]
 8001350:	f003 021f 	and.w	r2, r3, #31
 8001354:	4907      	ldr	r1, [pc, #28]	; (8001374 <__NVIC_EnableIRQ+0x38>)
 8001356:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800135a:	095b      	lsrs	r3, r3, #5
 800135c:	2001      	movs	r0, #1
 800135e:	fa00 f202 	lsl.w	r2, r0, r2
 8001362:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001366:	bf00      	nop
 8001368:	370c      	adds	r7, #12
 800136a:	46bd      	mov	sp, r7
 800136c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001370:	4770      	bx	lr
 8001372:	bf00      	nop
 8001374:	e000e100 	.word	0xe000e100

08001378 <__NVIC_SetPriority>:
{
 8001378:	b480      	push	{r7}
 800137a:	b083      	sub	sp, #12
 800137c:	af00      	add	r7, sp, #0
 800137e:	4603      	mov	r3, r0
 8001380:	6039      	str	r1, [r7, #0]
 8001382:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001384:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001388:	2b00      	cmp	r3, #0
 800138a:	db0a      	blt.n	80013a2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	b2da      	uxtb	r2, r3
 8001390:	490c      	ldr	r1, [pc, #48]	; (80013c4 <__NVIC_SetPriority+0x4c>)
 8001392:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001396:	0112      	lsls	r2, r2, #4
 8001398:	b2d2      	uxtb	r2, r2
 800139a:	440b      	add	r3, r1
 800139c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80013a0:	e00a      	b.n	80013b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013a2:	683b      	ldr	r3, [r7, #0]
 80013a4:	b2da      	uxtb	r2, r3
 80013a6:	4908      	ldr	r1, [pc, #32]	; (80013c8 <__NVIC_SetPriority+0x50>)
 80013a8:	79fb      	ldrb	r3, [r7, #7]
 80013aa:	f003 030f 	and.w	r3, r3, #15
 80013ae:	3b04      	subs	r3, #4
 80013b0:	0112      	lsls	r2, r2, #4
 80013b2:	b2d2      	uxtb	r2, r2
 80013b4:	440b      	add	r3, r1
 80013b6:	761a      	strb	r2, [r3, #24]
}
 80013b8:	bf00      	nop
 80013ba:	370c      	adds	r7, #12
 80013bc:	46bd      	mov	sp, r7
 80013be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c2:	4770      	bx	lr
 80013c4:	e000e100 	.word	0xe000e100
 80013c8:	e000ed00 	.word	0xe000ed00

080013cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013cc:	b480      	push	{r7}
 80013ce:	b089      	sub	sp, #36	; 0x24
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	60f8      	str	r0, [r7, #12]
 80013d4:	60b9      	str	r1, [r7, #8]
 80013d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	f003 0307 	and.w	r3, r3, #7
 80013de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013e0:	69fb      	ldr	r3, [r7, #28]
 80013e2:	f1c3 0307 	rsb	r3, r3, #7
 80013e6:	2b04      	cmp	r3, #4
 80013e8:	bf28      	it	cs
 80013ea:	2304      	movcs	r3, #4
 80013ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013ee:	69fb      	ldr	r3, [r7, #28]
 80013f0:	3304      	adds	r3, #4
 80013f2:	2b06      	cmp	r3, #6
 80013f4:	d902      	bls.n	80013fc <NVIC_EncodePriority+0x30>
 80013f6:	69fb      	ldr	r3, [r7, #28]
 80013f8:	3b03      	subs	r3, #3
 80013fa:	e000      	b.n	80013fe <NVIC_EncodePriority+0x32>
 80013fc:	2300      	movs	r3, #0
 80013fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001400:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001404:	69bb      	ldr	r3, [r7, #24]
 8001406:	fa02 f303 	lsl.w	r3, r2, r3
 800140a:	43da      	mvns	r2, r3
 800140c:	68bb      	ldr	r3, [r7, #8]
 800140e:	401a      	ands	r2, r3
 8001410:	697b      	ldr	r3, [r7, #20]
 8001412:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001414:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001418:	697b      	ldr	r3, [r7, #20]
 800141a:	fa01 f303 	lsl.w	r3, r1, r3
 800141e:	43d9      	mvns	r1, r3
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001424:	4313      	orrs	r3, r2
         );
}
 8001426:	4618      	mov	r0, r3
 8001428:	3724      	adds	r7, #36	; 0x24
 800142a:	46bd      	mov	sp, r7
 800142c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001430:	4770      	bx	lr

08001432 <LL_I2C_Enable>:
  * @rmtoll CR1          PE            LL_I2C_Enable
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_Enable(I2C_TypeDef *I2Cx)
{
 8001432:	b480      	push	{r7}
 8001434:	b083      	sub	sp, #12
 8001436:	af00      	add	r7, sp, #0
 8001438:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f043 0201 	orr.w	r2, r3, #1
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	601a      	str	r2, [r3, #0]
}
 8001446:	bf00      	nop
 8001448:	370c      	adds	r7, #12
 800144a:	46bd      	mov	sp, r7
 800144c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001450:	4770      	bx	lr

08001452 <LL_I2C_EnableClockStretching>:
  * @rmtoll CR1          NOSTRETCH     LL_I2C_EnableClockStretching
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableClockStretching(I2C_TypeDef *I2Cx)
{
 8001452:	b480      	push	{r7}
 8001454:	b083      	sub	sp, #12
 8001456:	af00      	add	r7, sp, #0
 8001458:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	601a      	str	r2, [r3, #0]
}
 8001466:	bf00      	nop
 8001468:	370c      	adds	r7, #12
 800146a:	46bd      	mov	sp, r7
 800146c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001470:	4770      	bx	lr

08001472 <LL_I2C_DisableGeneralCall>:
  * @rmtoll CR1          GCEN          LL_I2C_DisableGeneralCall
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableGeneralCall(I2C_TypeDef *I2Cx)
{
 8001472:	b480      	push	{r7}
 8001474:	b083      	sub	sp, #12
 8001476:	af00      	add	r7, sp, #0
 8001478:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_GCEN);
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	601a      	str	r2, [r3, #0]
}
 8001486:	bf00      	nop
 8001488:	370c      	adds	r7, #12
 800148a:	46bd      	mov	sp, r7
 800148c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001490:	4770      	bx	lr

08001492 <LL_I2C_SetOwnAddress2>:
  *         @arg @ref LL_I2C_OWNADDRESS2_MASK06
  *         @arg @ref LL_I2C_OWNADDRESS2_MASK07
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetOwnAddress2(I2C_TypeDef *I2Cx, uint32_t OwnAddress2, uint32_t OwnAddrMask)
{
 8001492:	b480      	push	{r7}
 8001494:	b085      	sub	sp, #20
 8001496:	af00      	add	r7, sp, #0
 8001498:	60f8      	str	r0, [r7, #12]
 800149a:	60b9      	str	r1, [r7, #8]
 800149c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR2, I2C_OAR2_OA2 | I2C_OAR2_OA2MSK, OwnAddress2 | OwnAddrMask);
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	68db      	ldr	r3, [r3, #12]
 80014a2:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80014a6:	f023 0306 	bic.w	r3, r3, #6
 80014aa:	68b9      	ldr	r1, [r7, #8]
 80014ac:	687a      	ldr	r2, [r7, #4]
 80014ae:	430a      	orrs	r2, r1
 80014b0:	431a      	orrs	r2, r3
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	60da      	str	r2, [r3, #12]
}
 80014b6:	bf00      	nop
 80014b8:	3714      	adds	r7, #20
 80014ba:	46bd      	mov	sp, r7
 80014bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c0:	4770      	bx	lr

080014c2 <LL_I2C_DisableOwnAddress2>:
  * @rmtoll OAR2         OA2EN         LL_I2C_DisableOwnAddress2
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableOwnAddress2(I2C_TypeDef *I2Cx)
{
 80014c2:	b480      	push	{r7}
 80014c4:	b083      	sub	sp, #12
 80014c6:	af00      	add	r7, sp, #0
 80014c8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN);
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	68db      	ldr	r3, [r3, #12]
 80014ce:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	60da      	str	r2, [r3, #12]
}
 80014d6:	bf00      	nop
 80014d8:	370c      	adds	r7, #12
 80014da:	46bd      	mov	sp, r7
 80014dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e0:	4770      	bx	lr

080014e2 <LL_I2C_EnableIT_RX>:
  * @rmtoll CR1          RXIE          LL_I2C_EnableIT_RX
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableIT_RX(I2C_TypeDef *I2Cx)
{
 80014e2:	b480      	push	{r7}
 80014e4:	b083      	sub	sp, #12
 80014e6:	af00      	add	r7, sp, #0
 80014e8:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_RXIE);
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	f043 0204 	orr.w	r2, r3, #4
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	601a      	str	r2, [r3, #0]
}
 80014f6:	bf00      	nop
 80014f8:	370c      	adds	r7, #12
 80014fa:	46bd      	mov	sp, r7
 80014fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001500:	4770      	bx	lr

08001502 <LL_I2C_DisableIT_RX>:
  * @rmtoll CR1          RXIE          LL_I2C_DisableIT_RX
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableIT_RX(I2C_TypeDef *I2Cx)
{
 8001502:	b480      	push	{r7}
 8001504:	b083      	sub	sp, #12
 8001506:	af00      	add	r7, sp, #0
 8001508:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_RXIE);
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f023 0204 	bic.w	r2, r3, #4
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	601a      	str	r2, [r3, #0]
}
 8001516:	bf00      	nop
 8001518:	370c      	adds	r7, #12
 800151a:	46bd      	mov	sp, r7
 800151c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001520:	4770      	bx	lr

08001522 <LL_I2C_IsActiveFlag_TXIS>:
  * @rmtoll ISR          TXIS          LL_I2C_IsActiveFlag_TXIS
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TXIS(const I2C_TypeDef *I2Cx)
{
 8001522:	b480      	push	{r7}
 8001524:	b083      	sub	sp, #12
 8001526:	af00      	add	r7, sp, #0
 8001528:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_TXIS) == (I2C_ISR_TXIS)) ? 1UL : 0UL);
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	699b      	ldr	r3, [r3, #24]
 800152e:	f003 0302 	and.w	r3, r3, #2
 8001532:	2b02      	cmp	r3, #2
 8001534:	d101      	bne.n	800153a <LL_I2C_IsActiveFlag_TXIS+0x18>
 8001536:	2301      	movs	r3, #1
 8001538:	e000      	b.n	800153c <LL_I2C_IsActiveFlag_TXIS+0x1a>
 800153a:	2300      	movs	r3, #0
}
 800153c:	4618      	mov	r0, r3
 800153e:	370c      	adds	r7, #12
 8001540:	46bd      	mov	sp, r7
 8001542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001546:	4770      	bx	lr

08001548 <LL_I2C_IsActiveFlag_RXNE>:
  * @rmtoll ISR          RXNE          LL_I2C_IsActiveFlag_RXNE
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_RXNE(const I2C_TypeDef *I2Cx)
{
 8001548:	b480      	push	{r7}
 800154a:	b083      	sub	sp, #12
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_RXNE) == (I2C_ISR_RXNE)) ? 1UL : 0UL);
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	699b      	ldr	r3, [r3, #24]
 8001554:	f003 0304 	and.w	r3, r3, #4
 8001558:	2b04      	cmp	r3, #4
 800155a:	d101      	bne.n	8001560 <LL_I2C_IsActiveFlag_RXNE+0x18>
 800155c:	2301      	movs	r3, #1
 800155e:	e000      	b.n	8001562 <LL_I2C_IsActiveFlag_RXNE+0x1a>
 8001560:	2300      	movs	r3, #0
}
 8001562:	4618      	mov	r0, r3
 8001564:	370c      	adds	r7, #12
 8001566:	46bd      	mov	sp, r7
 8001568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156c:	4770      	bx	lr

0800156e <LL_I2C_IsActiveFlag_STOP>:
  * @rmtoll ISR          STOPF         LL_I2C_IsActiveFlag_STOP
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_STOP(const I2C_TypeDef *I2Cx)
{
 800156e:	b480      	push	{r7}
 8001570:	b083      	sub	sp, #12
 8001572:	af00      	add	r7, sp, #0
 8001574:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_STOPF) == (I2C_ISR_STOPF)) ? 1UL : 0UL);
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	699b      	ldr	r3, [r3, #24]
 800157a:	f003 0320 	and.w	r3, r3, #32
 800157e:	2b20      	cmp	r3, #32
 8001580:	d101      	bne.n	8001586 <LL_I2C_IsActiveFlag_STOP+0x18>
 8001582:	2301      	movs	r3, #1
 8001584:	e000      	b.n	8001588 <LL_I2C_IsActiveFlag_STOP+0x1a>
 8001586:	2300      	movs	r3, #0
}
 8001588:	4618      	mov	r0, r3
 800158a:	370c      	adds	r7, #12
 800158c:	46bd      	mov	sp, r7
 800158e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001592:	4770      	bx	lr

08001594 <LL_I2C_ClearFlag_NACK>:
  * @rmtoll ICR          NACKCF        LL_I2C_ClearFlag_NACK
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_ClearFlag_NACK(I2C_TypeDef *I2Cx)
{
 8001594:	b480      	push	{r7}
 8001596:	b083      	sub	sp, #12
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->ICR, I2C_ICR_NACKCF);
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	69db      	ldr	r3, [r3, #28]
 80015a0:	f043 0210 	orr.w	r2, r3, #16
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	61da      	str	r2, [r3, #28]
}
 80015a8:	bf00      	nop
 80015aa:	370c      	adds	r7, #12
 80015ac:	46bd      	mov	sp, r7
 80015ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b2:	4770      	bx	lr

080015b4 <LL_I2C_ClearFlag_STOP>:
  * @rmtoll ICR          STOPCF        LL_I2C_ClearFlag_STOP
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_ClearFlag_STOP(I2C_TypeDef *I2Cx)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b083      	sub	sp, #12
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->ICR, I2C_ICR_STOPCF);
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	69db      	ldr	r3, [r3, #28]
 80015c0:	f043 0220 	orr.w	r2, r3, #32
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	61da      	str	r2, [r3, #28]
}
 80015c8:	bf00      	nop
 80015ca:	370c      	adds	r7, #12
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr

080015d4 <LL_I2C_EnableAutoEndMode>:
  * @rmtoll CR2          AUTOEND       LL_I2C_EnableAutoEndMode
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableAutoEndMode(I2C_TypeDef *I2Cx)
{
 80015d4:	b480      	push	{r7}
 80015d6:	b083      	sub	sp, #12
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR2, I2C_CR2_AUTOEND);
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	605a      	str	r2, [r3, #4]
}
 80015e8:	bf00      	nop
 80015ea:	370c      	adds	r7, #12
 80015ec:	46bd      	mov	sp, r7
 80015ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f2:	4770      	bx	lr

080015f4 <LL_I2C_HandleTransfer>:
  *         @arg @ref LL_I2C_GENERATE_RESTART_10BIT_WRITE
  * @retval None
  */
__STATIC_INLINE void LL_I2C_HandleTransfer(I2C_TypeDef *I2Cx, uint32_t SlaveAddr, uint32_t SlaveAddrSize,
                                           uint32_t TransferSize, uint32_t EndMode, uint32_t Request)
{
 80015f4:	b480      	push	{r7}
 80015f6:	b085      	sub	sp, #20
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	60f8      	str	r0, [r7, #12]
 80015fc:	60b9      	str	r1, [r7, #8]
 80015fe:	607a      	str	r2, [r7, #4]
 8001600:	603b      	str	r3, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_SADD | I2C_CR2_ADD10 |
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	685a      	ldr	r2, [r3, #4]
 8001606:	69fb      	ldr	r3, [r7, #28]
 8001608:	0d5b      	lsrs	r3, r3, #21
 800160a:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800160e:	4b0b      	ldr	r3, [pc, #44]	; (800163c <LL_I2C_HandleTransfer+0x48>)
 8001610:	430b      	orrs	r3, r1
 8001612:	43db      	mvns	r3, r3
 8001614:	401a      	ands	r2, r3
 8001616:	68b9      	ldr	r1, [r7, #8]
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	4319      	orrs	r1, r3
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	041b      	lsls	r3, r3, #16
 8001620:	4319      	orrs	r1, r3
 8001622:	69bb      	ldr	r3, [r7, #24]
 8001624:	4319      	orrs	r1, r3
 8001626:	69fb      	ldr	r3, [r7, #28]
 8001628:	430b      	orrs	r3, r1
 800162a:	431a      	orrs	r2, r3
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	605a      	str	r2, [r3, #4]
             (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) |
             I2C_CR2_START | I2C_CR2_STOP | I2C_CR2_RELOAD |
             I2C_CR2_NBYTES | I2C_CR2_AUTOEND | I2C_CR2_HEAD10R,
             SlaveAddr | SlaveAddrSize | (TransferSize << I2C_CR2_NBYTES_Pos) | EndMode | Request);
}
 8001630:	bf00      	nop
 8001632:	3714      	adds	r7, #20
 8001634:	46bd      	mov	sp, r7
 8001636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163a:	4770      	bx	lr
 800163c:	03ff7bff 	.word	0x03ff7bff

08001640 <LL_I2C_ReceiveData8>:
  * @rmtoll RXDR         RXDATA        LL_I2C_ReceiveData8
  * @param  I2Cx I2C Instance.
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_I2C_ReceiveData8(const I2C_TypeDef *I2Cx)
{
 8001640:	b480      	push	{r7}
 8001642:	b083      	sub	sp, #12
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(I2Cx->RXDR, I2C_RXDR_RXDATA));
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800164c:	b2db      	uxtb	r3, r3
}
 800164e:	4618      	mov	r0, r3
 8001650:	370c      	adds	r7, #12
 8001652:	46bd      	mov	sp, r7
 8001654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001658:	4770      	bx	lr

0800165a <LL_I2C_TransmitData8>:
  * @param  I2Cx I2C Instance.
  * @param  Data Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_I2C_TransmitData8(I2C_TypeDef *I2Cx, uint8_t Data)
{
 800165a:	b480      	push	{r7}
 800165c:	b083      	sub	sp, #12
 800165e:	af00      	add	r7, sp, #0
 8001660:	6078      	str	r0, [r7, #4]
 8001662:	460b      	mov	r3, r1
 8001664:	70fb      	strb	r3, [r7, #3]
  WRITE_REG(I2Cx->TXDR, Data);
 8001666:	78fa      	ldrb	r2, [r7, #3]
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800166c:	bf00      	nop
 800166e:	370c      	adds	r7, #12
 8001670:	46bd      	mov	sp, r7
 8001672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001676:	4770      	bx	lr

08001678 <LL_AHB1_GRP1_EnableClock>:
{
 8001678:	b480      	push	{r7}
 800167a:	b085      	sub	sp, #20
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8001680:	4b08      	ldr	r3, [pc, #32]	; (80016a4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001682:	695a      	ldr	r2, [r3, #20]
 8001684:	4907      	ldr	r1, [pc, #28]	; (80016a4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	4313      	orrs	r3, r2
 800168a:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 800168c:	4b05      	ldr	r3, [pc, #20]	; (80016a4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800168e:	695a      	ldr	r2, [r3, #20]
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	4013      	ands	r3, r2
 8001694:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001696:	68fb      	ldr	r3, [r7, #12]
}
 8001698:	bf00      	nop
 800169a:	3714      	adds	r7, #20
 800169c:	46bd      	mov	sp, r7
 800169e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a2:	4770      	bx	lr
 80016a4:	40021000 	.word	0x40021000

080016a8 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80016a8:	b480      	push	{r7}
 80016aa:	b085      	sub	sp, #20
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 80016b0:	4b08      	ldr	r3, [pc, #32]	; (80016d4 <LL_APB1_GRP1_EnableClock+0x2c>)
 80016b2:	69da      	ldr	r2, [r3, #28]
 80016b4:	4907      	ldr	r1, [pc, #28]	; (80016d4 <LL_APB1_GRP1_EnableClock+0x2c>)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	4313      	orrs	r3, r2
 80016ba:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80016bc:	4b05      	ldr	r3, [pc, #20]	; (80016d4 <LL_APB1_GRP1_EnableClock+0x2c>)
 80016be:	69da      	ldr	r2, [r3, #28]
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	4013      	ands	r3, r2
 80016c4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80016c6:	68fb      	ldr	r3, [r7, #12]
}
 80016c8:	bf00      	nop
 80016ca:	3714      	adds	r7, #20
 80016cc:	46bd      	mov	sp, r7
 80016ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d2:	4770      	bx	lr
 80016d4:	40021000 	.word	0x40021000

080016d8 <MX_I2C1_Init>:
volatile uint8_t ubReceiveIndex = 0;
/* USER CODE END 0 */

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b08e      	sub	sp, #56	; 0x38
 80016dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C1_Init 0 */

  /* USER CODE END I2C1_Init 0 */

  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 80016de:	f107 031c 	add.w	r3, r7, #28
 80016e2:	2200      	movs	r2, #0
 80016e4:	601a      	str	r2, [r3, #0]
 80016e6:	605a      	str	r2, [r3, #4]
 80016e8:	609a      	str	r2, [r3, #8]
 80016ea:	60da      	str	r2, [r3, #12]
 80016ec:	611a      	str	r2, [r3, #16]
 80016ee:	615a      	str	r2, [r3, #20]
 80016f0:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016f2:	1d3b      	adds	r3, r7, #4
 80016f4:	2200      	movs	r2, #0
 80016f6:	601a      	str	r2, [r3, #0]
 80016f8:	605a      	str	r2, [r3, #4]
 80016fa:	609a      	str	r2, [r3, #8]
 80016fc:	60da      	str	r2, [r3, #12]
 80016fe:	611a      	str	r2, [r3, #16]
 8001700:	615a      	str	r2, [r3, #20]

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001702:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8001706:	f7ff ffb7 	bl	8001678 <LL_AHB1_GRP1_EnableClock>
  /**I2C1 GPIO Configuration
  PB6   ------> I2C1_SCL
  PB7   ------> I2C1_SDA
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 800170a:	23c0      	movs	r3, #192	; 0xc0
 800170c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800170e:	2302      	movs	r3, #2
 8001710:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8001712:	2303      	movs	r3, #3
 8001714:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8001716:	2301      	movs	r3, #1
 8001718:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800171a:	2301      	movs	r3, #1
 800171c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 800171e:	2304      	movs	r3, #4
 8001720:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001722:	1d3b      	adds	r3, r7, #4
 8001724:	4619      	mov	r1, r3
 8001726:	4821      	ldr	r0, [pc, #132]	; (80017ac <MX_I2C1_Init+0xd4>)
 8001728:	f001 fca0 	bl	800306c <LL_GPIO_Init>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C1);
 800172c:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8001730:	f7ff ffba 	bl	80016a8 <LL_APB1_GRP1_EnableClock>

  /* I2C1 interrupt Init */
  NVIC_SetPriority(I2C1_EV_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001734:	f7ff fdf4 	bl	8001320 <__NVIC_GetPriorityGrouping>
 8001738:	4603      	mov	r3, r0
 800173a:	2200      	movs	r2, #0
 800173c:	2100      	movs	r1, #0
 800173e:	4618      	mov	r0, r3
 8001740:	f7ff fe44 	bl	80013cc <NVIC_EncodePriority>
 8001744:	4603      	mov	r3, r0
 8001746:	4619      	mov	r1, r3
 8001748:	201f      	movs	r0, #31
 800174a:	f7ff fe15 	bl	8001378 <__NVIC_SetPriority>
  NVIC_EnableIRQ(I2C1_EV_IRQn);
 800174e:	201f      	movs	r0, #31
 8001750:	f7ff fdf4 	bl	800133c <__NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_Init 1 */
  // GPIOB->ODR |= (0b11 << 6);
  /* USER CODE END I2C1_Init 1 */
  /** I2C Initialization
  */
  LL_I2C_EnableAutoEndMode(I2C1);
 8001754:	4816      	ldr	r0, [pc, #88]	; (80017b0 <MX_I2C1_Init+0xd8>)
 8001756:	f7ff ff3d 	bl	80015d4 <LL_I2C_EnableAutoEndMode>
  LL_I2C_DisableOwnAddress2(I2C1);
 800175a:	4815      	ldr	r0, [pc, #84]	; (80017b0 <MX_I2C1_Init+0xd8>)
 800175c:	f7ff feb1 	bl	80014c2 <LL_I2C_DisableOwnAddress2>
  LL_I2C_DisableGeneralCall(I2C1);
 8001760:	4813      	ldr	r0, [pc, #76]	; (80017b0 <MX_I2C1_Init+0xd8>)
 8001762:	f7ff fe86 	bl	8001472 <LL_I2C_DisableGeneralCall>
  LL_I2C_EnableClockStretching(I2C1);
 8001766:	4812      	ldr	r0, [pc, #72]	; (80017b0 <MX_I2C1_Init+0xd8>)
 8001768:	f7ff fe73 	bl	8001452 <LL_I2C_EnableClockStretching>
  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 800176c:	2300      	movs	r3, #0
 800176e:	61fb      	str	r3, [r7, #28]
  I2C_InitStruct.Timing = 0x2000090E;
 8001770:	4b10      	ldr	r3, [pc, #64]	; (80017b4 <MX_I2C1_Init+0xdc>)
 8001772:	623b      	str	r3, [r7, #32]
  I2C_InitStruct.AnalogFilter = LL_I2C_ANALOGFILTER_ENABLE;
 8001774:	2300      	movs	r3, #0
 8001776:	627b      	str	r3, [r7, #36]	; 0x24
  I2C_InitStruct.DigitalFilter = 0;
 8001778:	2300      	movs	r3, #0
 800177a:	62bb      	str	r3, [r7, #40]	; 0x28
  I2C_InitStruct.OwnAddress1 = 2;
 800177c:	2302      	movs	r3, #2
 800177e:	62fb      	str	r3, [r7, #44]	; 0x2c
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 8001780:	2300      	movs	r3, #0
 8001782:	633b      	str	r3, [r7, #48]	; 0x30
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 8001784:	2300      	movs	r3, #0
 8001786:	637b      	str	r3, [r7, #52]	; 0x34
  LL_I2C_Init(I2C1, &I2C_InitStruct);
 8001788:	f107 031c 	add.w	r3, r7, #28
 800178c:	4619      	mov	r1, r3
 800178e:	4808      	ldr	r0, [pc, #32]	; (80017b0 <MX_I2C1_Init+0xd8>)
 8001790:	f001 fd7f 	bl	8003292 <LL_I2C_Init>
  LL_I2C_SetOwnAddress2(I2C1, 0, LL_I2C_OWNADDRESS2_NOMASK);
 8001794:	2200      	movs	r2, #0
 8001796:	2100      	movs	r1, #0
 8001798:	4805      	ldr	r0, [pc, #20]	; (80017b0 <MX_I2C1_Init+0xd8>)
 800179a:	f7ff fe7a 	bl	8001492 <LL_I2C_SetOwnAddress2>
  /* USER CODE BEGIN I2C1_Init 2 */
  LL_I2C_Enable(I2C1);
 800179e:	4804      	ldr	r0, [pc, #16]	; (80017b0 <MX_I2C1_Init+0xd8>)
 80017a0:	f7ff fe47 	bl	8001432 <LL_I2C_Enable>
  /* USER CODE END I2C1_Init 2 */

}
 80017a4:	bf00      	nop
 80017a6:	3738      	adds	r7, #56	; 0x38
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	48000400 	.word	0x48000400
 80017b0:	40005400 	.word	0x40005400
 80017b4:	2000090e 	.word	0x2000090e

080017b8 <i2c_master_write>:

/* USER CODE BEGIN 1 */
void i2c_master_write(uint8_t *data, uint8_t register_addr, uint8_t slave_addr,uint8_t len)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b086      	sub	sp, #24
 80017bc:	af02      	add	r7, sp, #8
 80017be:	6078      	str	r0, [r7, #4]
 80017c0:	4608      	mov	r0, r1
 80017c2:	4611      	mov	r1, r2
 80017c4:	461a      	mov	r2, r3
 80017c6:	4603      	mov	r3, r0
 80017c8:	70fb      	strb	r3, [r7, #3]
 80017ca:	460b      	mov	r3, r1
 80017cc:	70bb      	strb	r3, [r7, #2]
 80017ce:	4613      	mov	r3, r2
 80017d0:	707b      	strb	r3, [r7, #1]
	
	LL_I2C_HandleTransfer(I2C1, slave_addr, LL_I2C_ADDRSLAVE_7BIT, 2, LL_I2C_MODE_AUTOEND, LL_I2C_GENERATE_START_WRITE);
 80017d2:	78b9      	ldrb	r1, [r7, #2]
 80017d4:	4b1a      	ldr	r3, [pc, #104]	; (8001840 <i2c_master_write+0x88>)
 80017d6:	9301      	str	r3, [sp, #4]
 80017d8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80017dc:	9300      	str	r3, [sp, #0]
 80017de:	2302      	movs	r3, #2
 80017e0:	2200      	movs	r2, #0
 80017e2:	4818      	ldr	r0, [pc, #96]	; (8001844 <i2c_master_write+0x8c>)
 80017e4:	f7ff ff06 	bl	80015f4 <LL_I2C_HandleTransfer>

	LL_I2C_TransmitData8(I2C1, register_addr);
 80017e8:	78fb      	ldrb	r3, [r7, #3]
 80017ea:	4619      	mov	r1, r3
 80017ec:	4815      	ldr	r0, [pc, #84]	; (8001844 <i2c_master_write+0x8c>)
 80017ee:	f7ff ff34 	bl	800165a <LL_I2C_TransmitData8>

	while(!LL_I2C_IsActiveFlag_STOP(I2C1))
 80017f2:	e017      	b.n	8001824 <i2c_master_write+0x6c>
	{
		for (size_t i = 0; i < len;i++) {
 80017f4:	2300      	movs	r3, #0
 80017f6:	60fb      	str	r3, [r7, #12]
 80017f8:	e010      	b.n	800181c <i2c_master_write+0x64>
			if(LL_I2C_IsActiveFlag_TXIS(I2C1))
 80017fa:	4812      	ldr	r0, [pc, #72]	; (8001844 <i2c_master_write+0x8c>)
 80017fc:	f7ff fe91 	bl	8001522 <LL_I2C_IsActiveFlag_TXIS>
 8001800:	4603      	mov	r3, r0
 8001802:	2b00      	cmp	r3, #0
 8001804:	d007      	beq.n	8001816 <i2c_master_write+0x5e>
			{
				LL_I2C_TransmitData8(I2C1, data[i]);
 8001806:	687a      	ldr	r2, [r7, #4]
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	4413      	add	r3, r2
 800180c:	781b      	ldrb	r3, [r3, #0]
 800180e:	4619      	mov	r1, r3
 8001810:	480c      	ldr	r0, [pc, #48]	; (8001844 <i2c_master_write+0x8c>)
 8001812:	f7ff ff22 	bl	800165a <LL_I2C_TransmitData8>
		for (size_t i = 0; i < len;i++) {
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	3301      	adds	r3, #1
 800181a:	60fb      	str	r3, [r7, #12]
 800181c:	787b      	ldrb	r3, [r7, #1]
 800181e:	68fa      	ldr	r2, [r7, #12]
 8001820:	429a      	cmp	r2, r3
 8001822:	d3ea      	bcc.n	80017fa <i2c_master_write+0x42>
	while(!LL_I2C_IsActiveFlag_STOP(I2C1))
 8001824:	4807      	ldr	r0, [pc, #28]	; (8001844 <i2c_master_write+0x8c>)
 8001826:	f7ff fea2 	bl	800156e <LL_I2C_IsActiveFlag_STOP>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d0e1      	beq.n	80017f4 <i2c_master_write+0x3c>
			}
		}
	}
	LL_I2C_ClearFlag_STOP(I2C1);
 8001830:	4804      	ldr	r0, [pc, #16]	; (8001844 <i2c_master_write+0x8c>)
 8001832:	f7ff febf 	bl	80015b4 <LL_I2C_ClearFlag_STOP>
}
 8001836:	bf00      	nop
 8001838:	3710      	adds	r7, #16
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	80002000 	.word	0x80002000
 8001844:	40005400 	.word	0x40005400

08001848 <i2c_master_read>:


void i2c_master_read(uint8_t* buffer, uint8_t length, uint8_t register_addr, uint8_t slave_addr)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b084      	sub	sp, #16
 800184c:	af02      	add	r7, sp, #8
 800184e:	6078      	str	r0, [r7, #4]
 8001850:	4608      	mov	r0, r1
 8001852:	4611      	mov	r1, r2
 8001854:	461a      	mov	r2, r3
 8001856:	4603      	mov	r3, r0
 8001858:	70fb      	strb	r3, [r7, #3]
 800185a:	460b      	mov	r3, r1
 800185c:	70bb      	strb	r3, [r7, #2]
 800185e:	4613      	mov	r3, r2
 8001860:	707b      	strb	r3, [r7, #1]
	aReceiveBuffer_read = buffer;
 8001862:	4a2c      	ldr	r2, [pc, #176]	; (8001914 <i2c_master_read+0xcc>)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	6013      	str	r3, [r2, #0]
	size = length;
 8001868:	4a2b      	ldr	r2, [pc, #172]	; (8001918 <i2c_master_read+0xd0>)
 800186a:	78fb      	ldrb	r3, [r7, #3]
 800186c:	7013      	strb	r3, [r2, #0]

	LL_I2C_EnableIT_RX(I2C1);
 800186e:	482b      	ldr	r0, [pc, #172]	; (800191c <i2c_master_read+0xd4>)
 8001870:	f7ff fe37 	bl	80014e2 <LL_I2C_EnableIT_RX>

	LL_I2C_HandleTransfer(I2C1, slave_addr, LL_I2C_ADDRSLAVE_7BIT, 1, LL_I2C_MODE_AUTOEND, LL_I2C_GENERATE_START_WRITE);
 8001874:	7879      	ldrb	r1, [r7, #1]
 8001876:	4b2a      	ldr	r3, [pc, #168]	; (8001920 <i2c_master_read+0xd8>)
 8001878:	9301      	str	r3, [sp, #4]
 800187a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800187e:	9300      	str	r3, [sp, #0]
 8001880:	2301      	movs	r3, #1
 8001882:	2200      	movs	r2, #0
 8001884:	4825      	ldr	r0, [pc, #148]	; (800191c <i2c_master_read+0xd4>)
 8001886:	f7ff feb5 	bl	80015f4 <LL_I2C_HandleTransfer>

	while(!LL_I2C_IsActiveFlag_STOP(I2C1))
 800188a:	e00a      	b.n	80018a2 <i2c_master_read+0x5a>
	{
		if(LL_I2C_IsActiveFlag_TXIS(I2C1))
 800188c:	4823      	ldr	r0, [pc, #140]	; (800191c <i2c_master_read+0xd4>)
 800188e:	f7ff fe48 	bl	8001522 <LL_I2C_IsActiveFlag_TXIS>
 8001892:	4603      	mov	r3, r0
 8001894:	2b00      	cmp	r3, #0
 8001896:	d004      	beq.n	80018a2 <i2c_master_read+0x5a>
		{
			LL_I2C_TransmitData8(I2C1, register_addr);
 8001898:	78bb      	ldrb	r3, [r7, #2]
 800189a:	4619      	mov	r1, r3
 800189c:	481f      	ldr	r0, [pc, #124]	; (800191c <i2c_master_read+0xd4>)
 800189e:	f7ff fedc 	bl	800165a <LL_I2C_TransmitData8>
	while(!LL_I2C_IsActiveFlag_STOP(I2C1))
 80018a2:	481e      	ldr	r0, [pc, #120]	; (800191c <i2c_master_read+0xd4>)
 80018a4:	f7ff fe63 	bl	800156e <LL_I2C_IsActiveFlag_STOP>
 80018a8:	4603      	mov	r3, r0
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d0ee      	beq.n	800188c <i2c_master_read+0x44>
		}
	}
	LL_I2C_ClearFlag_STOP(I2C1);
 80018ae:	481b      	ldr	r0, [pc, #108]	; (800191c <i2c_master_read+0xd4>)
 80018b0:	f7ff fe80 	bl	80015b4 <LL_I2C_ClearFlag_STOP>
	while(LL_I2C_IsActiveFlag_STOP(I2C1)){}
 80018b4:	bf00      	nop
 80018b6:	4819      	ldr	r0, [pc, #100]	; (800191c <i2c_master_read+0xd4>)
 80018b8:	f7ff fe59 	bl	800156e <LL_I2C_IsActiveFlag_STOP>
 80018bc:	4603      	mov	r3, r0
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d1f9      	bne.n	80018b6 <i2c_master_read+0x6e>

	LL_I2C_HandleTransfer(I2C1, slave_addr, LL_I2C_ADDRSLAVE_7BIT, length, LL_I2C_MODE_AUTOEND, LL_I2C_GENERATE_START_READ);
 80018c2:	7879      	ldrb	r1, [r7, #1]
 80018c4:	78fb      	ldrb	r3, [r7, #3]
 80018c6:	4a17      	ldr	r2, [pc, #92]	; (8001924 <i2c_master_read+0xdc>)
 80018c8:	9201      	str	r2, [sp, #4]
 80018ca:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80018ce:	9200      	str	r2, [sp, #0]
 80018d0:	2200      	movs	r2, #0
 80018d2:	4812      	ldr	r0, [pc, #72]	; (800191c <i2c_master_read+0xd4>)
 80018d4:	f7ff fe8e 	bl	80015f4 <LL_I2C_HandleTransfer>

	while(!LL_I2C_IsActiveFlag_STOP(I2C1)){};
 80018d8:	bf00      	nop
 80018da:	4810      	ldr	r0, [pc, #64]	; (800191c <i2c_master_read+0xd4>)
 80018dc:	f7ff fe47 	bl	800156e <LL_I2C_IsActiveFlag_STOP>
 80018e0:	4603      	mov	r3, r0
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d0f9      	beq.n	80018da <i2c_master_read+0x92>

	//End of transfer
	LL_I2C_ClearFlag_STOP(I2C1);
 80018e6:	480d      	ldr	r0, [pc, #52]	; (800191c <i2c_master_read+0xd4>)
 80018e8:	f7ff fe64 	bl	80015b4 <LL_I2C_ClearFlag_STOP>
	LL_I2C_DisableIT_RX(I2C1);
 80018ec:	480b      	ldr	r0, [pc, #44]	; (800191c <i2c_master_read+0xd4>)
 80018ee:	f7ff fe08 	bl	8001502 <LL_I2C_DisableIT_RX>
	I2C1->ICR |= (1 << 4);
 80018f2:	4b0a      	ldr	r3, [pc, #40]	; (800191c <i2c_master_read+0xd4>)
 80018f4:	69db      	ldr	r3, [r3, #28]
 80018f6:	4a09      	ldr	r2, [pc, #36]	; (800191c <i2c_master_read+0xd4>)
 80018f8:	f043 0310 	orr.w	r3, r3, #16
 80018fc:	61d3      	str	r3, [r2, #28]
	LL_I2C_ClearFlag_NACK(I2C1);
 80018fe:	4807      	ldr	r0, [pc, #28]	; (800191c <i2c_master_read+0xd4>)
 8001900:	f7ff fe48 	bl	8001594 <LL_I2C_ClearFlag_NACK>
	ubReceiveIndex = 0;
 8001904:	4b08      	ldr	r3, [pc, #32]	; (8001928 <i2c_master_read+0xe0>)
 8001906:	2200      	movs	r2, #0
 8001908:	701a      	strb	r2, [r3, #0]

}
 800190a:	bf00      	nop
 800190c:	3708      	adds	r7, #8
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	20000224 	.word	0x20000224
 8001918:	20000228 	.word	0x20000228
 800191c:	40005400 	.word	0x40005400
 8001920:	80002000 	.word	0x80002000
 8001924:	80002400 	.word	0x80002400
 8001928:	20000229 	.word	0x20000229

0800192c <I2C1_IRQHandler>:

void I2C1_IRQHandler(void)
{
 800192c:	b598      	push	{r3, r4, r7, lr}
 800192e:	af00      	add	r7, sp, #0
	if(LL_I2C_IsActiveFlag_RXNE(I2C1))
 8001930:	4810      	ldr	r0, [pc, #64]	; (8001974 <I2C1_IRQHandler+0x48>)
 8001932:	f7ff fe09 	bl	8001548 <LL_I2C_IsActiveFlag_RXNE>
 8001936:	4603      	mov	r3, r0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d019      	beq.n	8001970 <I2C1_IRQHandler+0x44>
	{
		/* Call function Master Reception Callback */
		aReceiveBuffer_read[ubReceiveIndex++] = LL_I2C_ReceiveData8(I2C1);
 800193c:	4b0e      	ldr	r3, [pc, #56]	; (8001978 <I2C1_IRQHandler+0x4c>)
 800193e:	681a      	ldr	r2, [r3, #0]
 8001940:	4b0e      	ldr	r3, [pc, #56]	; (800197c <I2C1_IRQHandler+0x50>)
 8001942:	781b      	ldrb	r3, [r3, #0]
 8001944:	b2db      	uxtb	r3, r3
 8001946:	1c59      	adds	r1, r3, #1
 8001948:	b2c8      	uxtb	r0, r1
 800194a:	490c      	ldr	r1, [pc, #48]	; (800197c <I2C1_IRQHandler+0x50>)
 800194c:	7008      	strb	r0, [r1, #0]
 800194e:	18d4      	adds	r4, r2, r3
 8001950:	4808      	ldr	r0, [pc, #32]	; (8001974 <I2C1_IRQHandler+0x48>)
 8001952:	f7ff fe75 	bl	8001640 <LL_I2C_ReceiveData8>
 8001956:	4603      	mov	r3, r0
 8001958:	7023      	strb	r3, [r4, #0]
		(ubReceiveIndex > 19) ? ubReceiveIndex = 0 : ubReceiveIndex;
 800195a:	4b08      	ldr	r3, [pc, #32]	; (800197c <I2C1_IRQHandler+0x50>)
 800195c:	781b      	ldrb	r3, [r3, #0]
 800195e:	b2db      	uxtb	r3, r3
 8001960:	2b13      	cmp	r3, #19
 8001962:	d903      	bls.n	800196c <I2C1_IRQHandler+0x40>
 8001964:	4b05      	ldr	r3, [pc, #20]	; (800197c <I2C1_IRQHandler+0x50>)
 8001966:	2200      	movs	r2, #0
 8001968:	701a      	strb	r2, [r3, #0]
	}
	/* Check RXNE flag value in ISR register */

}
 800196a:	e001      	b.n	8001970 <I2C1_IRQHandler+0x44>
		(ubReceiveIndex > 19) ? ubReceiveIndex = 0 : ubReceiveIndex;
 800196c:	4b03      	ldr	r3, [pc, #12]	; (800197c <I2C1_IRQHandler+0x50>)
 800196e:	781b      	ldrb	r3, [r3, #0]
}
 8001970:	bf00      	nop
 8001972:	bd98      	pop	{r3, r4, r7, pc}
 8001974:	40005400 	.word	0x40005400
 8001978:	20000224 	.word	0x20000224
 800197c:	20000229 	.word	0x20000229

08001980 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8001980:	b480      	push	{r7}
 8001982:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001984:	4b05      	ldr	r3, [pc, #20]	; (800199c <LL_RCC_HSI_Enable+0x1c>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	4a04      	ldr	r2, [pc, #16]	; (800199c <LL_RCC_HSI_Enable+0x1c>)
 800198a:	f043 0301 	orr.w	r3, r3, #1
 800198e:	6013      	str	r3, [r2, #0]
}
 8001990:	bf00      	nop
 8001992:	46bd      	mov	sp, r7
 8001994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001998:	4770      	bx	lr
 800199a:	bf00      	nop
 800199c:	40021000 	.word	0x40021000

080019a0 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 80019a4:	4b06      	ldr	r3, [pc, #24]	; (80019c0 <LL_RCC_HSI_IsReady+0x20>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f003 0302 	and.w	r3, r3, #2
 80019ac:	2b02      	cmp	r3, #2
 80019ae:	bf0c      	ite	eq
 80019b0:	2301      	moveq	r3, #1
 80019b2:	2300      	movne	r3, #0
 80019b4:	b2db      	uxtb	r3, r3
}
 80019b6:	4618      	mov	r0, r3
 80019b8:	46bd      	mov	sp, r7
 80019ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019be:	4770      	bx	lr
 80019c0:	40021000 	.word	0x40021000

080019c4 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 80019c4:	b480      	push	{r7}
 80019c6:	b083      	sub	sp, #12
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 80019cc:	4b07      	ldr	r3, [pc, #28]	; (80019ec <LL_RCC_HSI_SetCalibTrimming+0x28>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	00db      	lsls	r3, r3, #3
 80019d8:	4904      	ldr	r1, [pc, #16]	; (80019ec <LL_RCC_HSI_SetCalibTrimming+0x28>)
 80019da:	4313      	orrs	r3, r2
 80019dc:	600b      	str	r3, [r1, #0]
}
 80019de:	bf00      	nop
 80019e0:	370c      	adds	r7, #12
 80019e2:	46bd      	mov	sp, r7
 80019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e8:	4770      	bx	lr
 80019ea:	bf00      	nop
 80019ec:	40021000 	.word	0x40021000

080019f0 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80019f0:	b480      	push	{r7}
 80019f2:	b083      	sub	sp, #12
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80019f8:	4b06      	ldr	r3, [pc, #24]	; (8001a14 <LL_RCC_SetSysClkSource+0x24>)
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	f023 0203 	bic.w	r2, r3, #3
 8001a00:	4904      	ldr	r1, [pc, #16]	; (8001a14 <LL_RCC_SetSysClkSource+0x24>)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	4313      	orrs	r3, r2
 8001a06:	604b      	str	r3, [r1, #4]
}
 8001a08:	bf00      	nop
 8001a0a:	370c      	adds	r7, #12
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a12:	4770      	bx	lr
 8001a14:	40021000 	.word	0x40021000

08001a18 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001a1c:	4b04      	ldr	r3, [pc, #16]	; (8001a30 <LL_RCC_GetSysClkSource+0x18>)
 8001a1e:	685b      	ldr	r3, [r3, #4]
 8001a20:	f003 030c 	and.w	r3, r3, #12
}
 8001a24:	4618      	mov	r0, r3
 8001a26:	46bd      	mov	sp, r7
 8001a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2c:	4770      	bx	lr
 8001a2e:	bf00      	nop
 8001a30:	40021000 	.word	0x40021000

08001a34 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8001a34:	b480      	push	{r7}
 8001a36:	b083      	sub	sp, #12
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001a3c:	4b06      	ldr	r3, [pc, #24]	; (8001a58 <LL_RCC_SetAHBPrescaler+0x24>)
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a44:	4904      	ldr	r1, [pc, #16]	; (8001a58 <LL_RCC_SetAHBPrescaler+0x24>)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	4313      	orrs	r3, r2
 8001a4a:	604b      	str	r3, [r1, #4]
}
 8001a4c:	bf00      	nop
 8001a4e:	370c      	adds	r7, #12
 8001a50:	46bd      	mov	sp, r7
 8001a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a56:	4770      	bx	lr
 8001a58:	40021000 	.word	0x40021000

08001a5c <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	b083      	sub	sp, #12
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001a64:	4b06      	ldr	r3, [pc, #24]	; (8001a80 <LL_RCC_SetAPB1Prescaler+0x24>)
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001a6c:	4904      	ldr	r1, [pc, #16]	; (8001a80 <LL_RCC_SetAPB1Prescaler+0x24>)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	4313      	orrs	r3, r2
 8001a72:	604b      	str	r3, [r1, #4]
}
 8001a74:	bf00      	nop
 8001a76:	370c      	adds	r7, #12
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7e:	4770      	bx	lr
 8001a80:	40021000 	.word	0x40021000

08001a84 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8001a84:	b480      	push	{r7}
 8001a86:	b083      	sub	sp, #12
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001a8c:	4b06      	ldr	r3, [pc, #24]	; (8001aa8 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001a8e:	685b      	ldr	r3, [r3, #4]
 8001a90:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001a94:	4904      	ldr	r1, [pc, #16]	; (8001aa8 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	4313      	orrs	r3, r2
 8001a9a:	604b      	str	r3, [r1, #4]
}
 8001a9c:	bf00      	nop
 8001a9e:	370c      	adds	r7, #12
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa6:	4770      	bx	lr
 8001aa8:	40021000 	.word	0x40021000

08001aac <LL_RCC_SetI2CClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource)
{
 8001aac:	b480      	push	{r7}
 8001aae:	b083      	sub	sp, #12
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR3, ((I2CxSource  & 0xFF000000U) >> 24U), (I2CxSource & 0x00FFFFFFU));
 8001ab4:	4b08      	ldr	r3, [pc, #32]	; (8001ad8 <LL_RCC_SetI2CClockSource+0x2c>)
 8001ab6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	0e1b      	lsrs	r3, r3, #24
 8001abc:	43db      	mvns	r3, r3
 8001abe:	401a      	ands	r2, r3
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001ac6:	4904      	ldr	r1, [pc, #16]	; (8001ad8 <LL_RCC_SetI2CClockSource+0x2c>)
 8001ac8:	4313      	orrs	r3, r2
 8001aca:	630b      	str	r3, [r1, #48]	; 0x30
}
 8001acc:	bf00      	nop
 8001ace:	370c      	adds	r7, #12
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad6:	4770      	bx	lr
 8001ad8:	40021000 	.word	0x40021000

08001adc <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8001adc:	b480      	push	{r7}
 8001ade:	b083      	sub	sp, #12
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8001ae4:	4b06      	ldr	r3, [pc, #24]	; (8001b00 <LL_FLASH_SetLatency+0x24>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f023 0207 	bic.w	r2, r3, #7
 8001aec:	4904      	ldr	r1, [pc, #16]	; (8001b00 <LL_FLASH_SetLatency+0x24>)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	4313      	orrs	r3, r2
 8001af2:	600b      	str	r3, [r1, #0]
}
 8001af4:	bf00      	nop
 8001af6:	370c      	adds	r7, #12
 8001af8:	46bd      	mov	sp, r7
 8001afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afe:	4770      	bx	lr
 8001b00:	40022000 	.word	0x40022000

08001b04 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8001b08:	4b04      	ldr	r3, [pc, #16]	; (8001b1c <LL_FLASH_GetLatency+0x18>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f003 0307 	and.w	r3, r3, #7
}
 8001b10:	4618      	mov	r0, r3
 8001b12:	46bd      	mov	sp, r7
 8001b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b18:	4770      	bx	lr
 8001b1a:	bf00      	nop
 8001b1c:	40022000 	.word	0x40022000

08001b20 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b24:	b08e      	sub	sp, #56	; 0x38
 8001b26:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b28:	f001 f870 	bl	8002c0c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b2c:	f000 f8ce 	bl	8001ccc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b30:	f7ff fbe6 	bl	8001300 <MX_GPIO_Init>
  MX_DMA_Init();
 8001b34:	f7ff fbb6 	bl	80012a4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001b38:	f000 feda 	bl	80028f0 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001b3c:	f7ff fdcc 	bl	80016d8 <MX_I2C1_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint8_t press_sensor_ok =0, temp_sensor_ok=0;
 8001b40:	2300      	movs	r3, #0
 8001b42:	73fb      	strb	r3, [r7, #15]
 8001b44:	2300      	movs	r3, #0
 8001b46:	73bb      	strb	r3, [r7, #14]
//  uint8_t press_sensor_ok = 0;
  temp_sensor_ok = hts221_init();
 8001b48:	f7ff f8aa 	bl	8000ca0 <hts221_init>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	73bb      	strb	r3, [r7, #14]
  press_sensor_ok = lps25hb_init();
 8001b50:	f7ff fab2 	bl	80010b8 <lps25hb_init>
 8001b54:	4603      	mov	r3, r0
 8001b56:	73fb      	strb	r3, [r7, #15]

  uint8_t *str;
  int len;
  float temp = 0, hum = 0, press = 0, alt = 0;
 8001b58:	f04f 0300 	mov.w	r3, #0
 8001b5c:	61fb      	str	r3, [r7, #28]
 8001b5e:	f04f 0300 	mov.w	r3, #0
 8001b62:	61bb      	str	r3, [r7, #24]
 8001b64:	f04f 0300 	mov.w	r3, #0
 8001b68:	617b      	str	r3, [r7, #20]
 8001b6a:	f04f 0300 	mov.w	r3, #0
 8001b6e:	613b      	str	r3, [r7, #16]
  str = malloc(32*sizeof(uint8_t));
 8001b70:	2020      	movs	r0, #32
 8001b72:	f001 fe5d 	bl	8003830 <malloc>
 8001b76:	4603      	mov	r3, r0
 8001b78:	60bb      	str	r3, [r7, #8]
  while (1)
  {
    /* USER CODE END WHILE */

        if(temp_sensor_ok)
 8001b7a:	7bbb      	ldrb	r3, [r7, #14]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d007      	beq.n	8001b90 <main+0x70>
        {
          temp = hts221_get_temperature();
 8001b80:	f7ff f980 	bl	8000e84 <hts221_get_temperature>
 8001b84:	ed87 0a07 	vstr	s0, [r7, #28]
          hum = hts221_get_humidity();
 8001b88:	f7ff f9de 	bl	8000f48 <hts221_get_humidity>
 8001b8c:	ed87 0a06 	vstr	s0, [r7, #24]
        }
        if(press_sensor_ok){
 8001b90:	7bfb      	ldrb	r3, [r7, #15]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d009      	beq.n	8001baa <main+0x8a>
          press = lps25hb_get_pressure();
 8001b96:	f7ff fab9 	bl	800110c <lps25hb_get_pressure>
 8001b9a:	ed87 0a05 	vstr	s0, [r7, #20]
          alt = lps25hb_calculate_altitude(press);
 8001b9e:	ed97 0a05 	vldr	s0, [r7, #20]
 8001ba2:	f7ff fad9 	bl	8001158 <lps25hb_calculate_altitude>
 8001ba6:	ed87 0a04 	vstr	s0, [r7, #16]
        }
        if(temp > 99.9) temp = 99.9;
 8001baa:	69f8      	ldr	r0, [r7, #28]
 8001bac:	f7fe fccc 	bl	8000548 <__aeabi_f2d>
 8001bb0:	a344      	add	r3, pc, #272	; (adr r3, 8001cc4 <main+0x1a4>)
 8001bb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bb6:	f7fe ffaf 	bl	8000b18 <__aeabi_dcmpgt>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d001      	beq.n	8001bc4 <main+0xa4>
 8001bc0:	4b39      	ldr	r3, [pc, #228]	; (8001ca8 <main+0x188>)
 8001bc2:	61fb      	str	r3, [r7, #28]
        if(temp < -99.9) temp = -99.9;
 8001bc4:	69f8      	ldr	r0, [r7, #28]
 8001bc6:	f7fe fcbf 	bl	8000548 <__aeabi_f2d>
 8001bca:	a331      	add	r3, pc, #196	; (adr r3, 8001c90 <main+0x170>)
 8001bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bd0:	f7fe ff84 	bl	8000adc <__aeabi_dcmplt>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d001      	beq.n	8001bde <main+0xbe>
 8001bda:	4b34      	ldr	r3, [pc, #208]	; (8001cac <main+0x18c>)
 8001bdc:	61fb      	str	r3, [r7, #28]
        if(hum > 99) hum = 99;
 8001bde:	edd7 7a06 	vldr	s15, [r7, #24]
 8001be2:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8001cb0 <main+0x190>
 8001be6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bee:	dd01      	ble.n	8001bf4 <main+0xd4>
 8001bf0:	4b30      	ldr	r3, [pc, #192]	; (8001cb4 <main+0x194>)
 8001bf2:	61bb      	str	r3, [r7, #24]
        if(hum < 0) hum = 0;
 8001bf4:	edd7 7a06 	vldr	s15, [r7, #24]
 8001bf8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001bfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c00:	d502      	bpl.n	8001c08 <main+0xe8>
 8001c02:	f04f 0300 	mov.w	r3, #0
 8001c06:	61bb      	str	r3, [r7, #24]
        if(press > 9999.99) press = 9999.99;
 8001c08:	6978      	ldr	r0, [r7, #20]
 8001c0a:	f7fe fc9d 	bl	8000548 <__aeabi_f2d>
 8001c0e:	a322      	add	r3, pc, #136	; (adr r3, 8001c98 <main+0x178>)
 8001c10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c14:	f7fe ff80 	bl	8000b18 <__aeabi_dcmpgt>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d001      	beq.n	8001c22 <main+0x102>
 8001c1e:	4b26      	ldr	r3, [pc, #152]	; (8001cb8 <main+0x198>)
 8001c20:	617b      	str	r3, [r7, #20]
        if(press < -9999.99) press = -9999.99;
 8001c22:	6978      	ldr	r0, [r7, #20]
 8001c24:	f7fe fc90 	bl	8000548 <__aeabi_f2d>
 8001c28:	a31d      	add	r3, pc, #116	; (adr r3, 8001ca0 <main+0x180>)
 8001c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c2e:	f7fe ff55 	bl	8000adc <__aeabi_dcmplt>
 8001c32:	4603      	mov	r3, r0
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d001      	beq.n	8001c3c <main+0x11c>
 8001c38:	4b20      	ldr	r3, [pc, #128]	; (8001cbc <main+0x19c>)
 8001c3a:	617b      	str	r3, [r7, #20]

        len = sprintf(str, "%2.1f,%2.0f,%4.2f,%3.2f\n", temp,hum,press,alt);
 8001c3c:	69f8      	ldr	r0, [r7, #28]
 8001c3e:	f7fe fc83 	bl	8000548 <__aeabi_f2d>
 8001c42:	4682      	mov	sl, r0
 8001c44:	468b      	mov	fp, r1
 8001c46:	69b8      	ldr	r0, [r7, #24]
 8001c48:	f7fe fc7e 	bl	8000548 <__aeabi_f2d>
 8001c4c:	4604      	mov	r4, r0
 8001c4e:	460d      	mov	r5, r1
 8001c50:	6978      	ldr	r0, [r7, #20]
 8001c52:	f7fe fc79 	bl	8000548 <__aeabi_f2d>
 8001c56:	4680      	mov	r8, r0
 8001c58:	4689      	mov	r9, r1
 8001c5a:	6938      	ldr	r0, [r7, #16]
 8001c5c:	f7fe fc74 	bl	8000548 <__aeabi_f2d>
 8001c60:	4602      	mov	r2, r0
 8001c62:	460b      	mov	r3, r1
 8001c64:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001c68:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001c6c:	e9cd 4500 	strd	r4, r5, [sp]
 8001c70:	4652      	mov	r2, sl
 8001c72:	465b      	mov	r3, fp
 8001c74:	4912      	ldr	r1, [pc, #72]	; (8001cc0 <main+0x1a0>)
 8001c76:	68b8      	ldr	r0, [r7, #8]
 8001c78:	f002 fbb6 	bl	80043e8 <siprintf>
 8001c7c:	6078      	str	r0, [r7, #4]
        USART2_PutBuffer(str,len);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	b2db      	uxtb	r3, r3
 8001c82:	4619      	mov	r1, r3
 8001c84:	68b8      	ldr	r0, [r7, #8]
 8001c86:	f000 ff15 	bl	8002ab4 <USART2_PutBuffer>
        if(temp_sensor_ok)
 8001c8a:	e776      	b.n	8001b7a <main+0x5a>
 8001c8c:	f3af 8000 	nop.w
 8001c90:	9999999a 	.word	0x9999999a
 8001c94:	c058f999 	.word	0xc058f999
 8001c98:	b851eb85 	.word	0xb851eb85
 8001c9c:	40c387fe 	.word	0x40c387fe
 8001ca0:	b851eb85 	.word	0xb851eb85
 8001ca4:	c0c387fe 	.word	0xc0c387fe
 8001ca8:	42c7cccd 	.word	0x42c7cccd
 8001cac:	c2c7cccd 	.word	0xc2c7cccd
 8001cb0:	42c60000 	.word	0x42c60000
 8001cb4:	42c60000 	.word	0x42c60000
 8001cb8:	461c3ff6 	.word	0x461c3ff6
 8001cbc:	c61c3ff6 	.word	0xc61c3ff6
 8001cc0:	080073c0 	.word	0x080073c0
 8001cc4:	9999999a 	.word	0x9999999a
 8001cc8:	4058f999 	.word	0x4058f999

08001ccc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 8001cd0:	2000      	movs	r0, #0
 8001cd2:	f7ff ff03 	bl	8001adc <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_0)
 8001cd6:	bf00      	nop
 8001cd8:	f7ff ff14 	bl	8001b04 <LL_FLASH_GetLatency>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d1fa      	bne.n	8001cd8 <SystemClock_Config+0xc>
  {
  }
  LL_RCC_HSI_Enable();
 8001ce2:	f7ff fe4d 	bl	8001980 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8001ce6:	bf00      	nop
 8001ce8:	f7ff fe5a 	bl	80019a0 <LL_RCC_HSI_IsReady>
 8001cec:	4603      	mov	r3, r0
 8001cee:	2b01      	cmp	r3, #1
 8001cf0:	d1fa      	bne.n	8001ce8 <SystemClock_Config+0x1c>
  {

  }
  LL_RCC_HSI_SetCalibTrimming(16);
 8001cf2:	2010      	movs	r0, #16
 8001cf4:	f7ff fe66 	bl	80019c4 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8001cf8:	2000      	movs	r0, #0
 8001cfa:	f7ff fe9b 	bl	8001a34 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8001cfe:	2000      	movs	r0, #0
 8001d00:	f7ff feac 	bl	8001a5c <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8001d04:	2000      	movs	r0, #0
 8001d06:	f7ff febd 	bl	8001a84 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 8001d0a:	2000      	movs	r0, #0
 8001d0c:	f7ff fe70 	bl	80019f0 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 8001d10:	bf00      	nop
 8001d12:	f7ff fe81 	bl	8001a18 <LL_RCC_GetSysClkSource>
 8001d16:	4603      	mov	r3, r0
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d1fa      	bne.n	8001d12 <SystemClock_Config+0x46>
  {

  }
  LL_SetSystemCoreClock(8000000);
 8001d1c:	4808      	ldr	r0, [pc, #32]	; (8001d40 <SystemClock_Config+0x74>)
 8001d1e:	f001 fd77 	bl	8003810 <LL_SetSystemCoreClock>

   /* Update the time base */
  if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 8001d22:	2000      	movs	r0, #0
 8001d24:	f000 ff88 	bl	8002c38 <HAL_InitTick>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d001      	beq.n	8001d32 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001d2e:	f000 f809 	bl	8001d44 <Error_Handler>
  }
  LL_RCC_SetI2CClockSource(LL_RCC_I2C1_CLKSOURCE_HSI);
 8001d32:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8001d36:	f7ff feb9 	bl	8001aac <LL_RCC_SetI2CClockSource>
}
 8001d3a:	bf00      	nop
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	007a1200 	.word	0x007a1200

08001d44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d48:	b672      	cpsid	i
}
 8001d4a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d4c:	e7fe      	b.n	8001d4c <Error_Handler+0x8>
	...

08001d50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d50:	b480      	push	{r7}
 8001d52:	b083      	sub	sp, #12
 8001d54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d56:	4b0f      	ldr	r3, [pc, #60]	; (8001d94 <HAL_MspInit+0x44>)
 8001d58:	699b      	ldr	r3, [r3, #24]
 8001d5a:	4a0e      	ldr	r2, [pc, #56]	; (8001d94 <HAL_MspInit+0x44>)
 8001d5c:	f043 0301 	orr.w	r3, r3, #1
 8001d60:	6193      	str	r3, [r2, #24]
 8001d62:	4b0c      	ldr	r3, [pc, #48]	; (8001d94 <HAL_MspInit+0x44>)
 8001d64:	699b      	ldr	r3, [r3, #24]
 8001d66:	f003 0301 	and.w	r3, r3, #1
 8001d6a:	607b      	str	r3, [r7, #4]
 8001d6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d6e:	4b09      	ldr	r3, [pc, #36]	; (8001d94 <HAL_MspInit+0x44>)
 8001d70:	69db      	ldr	r3, [r3, #28]
 8001d72:	4a08      	ldr	r2, [pc, #32]	; (8001d94 <HAL_MspInit+0x44>)
 8001d74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d78:	61d3      	str	r3, [r2, #28]
 8001d7a:	4b06      	ldr	r3, [pc, #24]	; (8001d94 <HAL_MspInit+0x44>)
 8001d7c:	69db      	ldr	r3, [r3, #28]
 8001d7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d82:	603b      	str	r3, [r7, #0]
 8001d84:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d86:	bf00      	nop
 8001d88:	370c      	adds	r7, #12
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr
 8001d92:	bf00      	nop
 8001d94:	40021000 	.word	0x40021000

08001d98 <LL_DMA_DisableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b083      	sub	sp, #12
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
 8001da0:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	3b01      	subs	r3, #1
 8001da6:	4a0b      	ldr	r2, [pc, #44]	; (8001dd4 <LL_DMA_DisableChannel+0x3c>)
 8001da8:	5cd3      	ldrb	r3, [r2, r3]
 8001daa:	461a      	mov	r2, r3
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	4413      	add	r3, r2
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	683a      	ldr	r2, [r7, #0]
 8001db4:	3a01      	subs	r2, #1
 8001db6:	4907      	ldr	r1, [pc, #28]	; (8001dd4 <LL_DMA_DisableChannel+0x3c>)
 8001db8:	5c8a      	ldrb	r2, [r1, r2]
 8001dba:	4611      	mov	r1, r2
 8001dbc:	687a      	ldr	r2, [r7, #4]
 8001dbe:	440a      	add	r2, r1
 8001dc0:	f023 0301 	bic.w	r3, r3, #1
 8001dc4:	6013      	str	r3, [r2, #0]
}
 8001dc6:	bf00      	nop
 8001dc8:	370c      	adds	r7, #12
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd0:	4770      	bx	lr
 8001dd2:	bf00      	nop
 8001dd4:	080073dc 	.word	0x080073dc

08001dd8 <LL_DMA_IsActiveFlag_TC6>:
  * @rmtoll ISR          TCIF6         LL_DMA_IsActiveFlag_TC6
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC6(DMA_TypeDef *DMAx)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b083      	sub	sp, #12
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF6) == (DMA_ISR_TCIF6));
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001de8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001dec:	bf0c      	ite	eq
 8001dee:	2301      	moveq	r3, #1
 8001df0:	2300      	movne	r3, #0
 8001df2:	b2db      	uxtb	r3, r3
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	370c      	adds	r7, #12
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfe:	4770      	bx	lr

08001e00 <LL_DMA_IsActiveFlag_TC7>:
  * @rmtoll ISR          TCIF7         LL_DMA_IsActiveFlag_TC7
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC7(DMA_TypeDef *DMAx)
{
 8001e00:	b480      	push	{r7}
 8001e02:	b083      	sub	sp, #12
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF7) == (DMA_ISR_TCIF7));
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e10:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001e14:	bf0c      	ite	eq
 8001e16:	2301      	moveq	r3, #1
 8001e18:	2300      	movne	r3, #0
 8001e1a:	b2db      	uxtb	r3, r3
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	370c      	adds	r7, #12
 8001e20:	46bd      	mov	sp, r7
 8001e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e26:	4770      	bx	lr

08001e28 <LL_DMA_IsActiveFlag_HT6>:
  * @rmtoll ISR          HTIF6         LL_DMA_IsActiveFlag_HT6
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT6(DMA_TypeDef *DMAx)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	b083      	sub	sp, #12
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_HTIF6) == (DMA_ISR_HTIF6));
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e38:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001e3c:	bf0c      	ite	eq
 8001e3e:	2301      	moveq	r3, #1
 8001e40:	2300      	movne	r3, #0
 8001e42:	b2db      	uxtb	r3, r3
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	370c      	adds	r7, #12
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4e:	4770      	bx	lr

08001e50 <LL_DMA_ClearFlag_TC6>:
  * @rmtoll IFCR         CTCIF6        LL_DMA_ClearFlag_TC6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC6(DMA_TypeDef *DMAx)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b083      	sub	sp, #12
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF6);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001e5e:	605a      	str	r2, [r3, #4]
}
 8001e60:	bf00      	nop
 8001e62:	370c      	adds	r7, #12
 8001e64:	46bd      	mov	sp, r7
 8001e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6a:	4770      	bx	lr

08001e6c <LL_DMA_ClearFlag_TC7>:
  * @rmtoll IFCR         CTCIF7        LL_DMA_ClearFlag_TC7
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC7(DMA_TypeDef *DMAx)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	b083      	sub	sp, #12
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF7);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001e7a:	605a      	str	r2, [r3, #4]
}
 8001e7c:	bf00      	nop
 8001e7e:	370c      	adds	r7, #12
 8001e80:	46bd      	mov	sp, r7
 8001e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e86:	4770      	bx	lr

08001e88 <LL_DMA_ClearFlag_HT6>:
  * @rmtoll IFCR         CHTIF6        LL_DMA_ClearFlag_HT6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_HT6(DMA_TypeDef *DMAx)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	b083      	sub	sp, #12
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF6);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001e96:	605a      	str	r2, [r3, #4]
}
 8001e98:	bf00      	nop
 8001e9a:	370c      	adds	r7, #12
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea2:	4770      	bx	lr

08001ea4 <LL_USART_IsActiveFlag_IDLE>:
  * @rmtoll ISR          IDLE          LL_USART_IsActiveFlag_IDLE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_IDLE(const USART_TypeDef *USARTx)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	b083      	sub	sp, #12
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	69db      	ldr	r3, [r3, #28]
 8001eb0:	f003 0310 	and.w	r3, r3, #16
 8001eb4:	2b10      	cmp	r3, #16
 8001eb6:	d101      	bne.n	8001ebc <LL_USART_IsActiveFlag_IDLE+0x18>
 8001eb8:	2301      	movs	r3, #1
 8001eba:	e000      	b.n	8001ebe <LL_USART_IsActiveFlag_IDLE+0x1a>
 8001ebc:	2300      	movs	r3, #0
}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	370c      	adds	r7, #12
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec8:	4770      	bx	lr

08001eca <LL_USART_IsActiveFlag_TC>:
  * @rmtoll ISR          TC            LL_USART_IsActiveFlag_TC
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(const USART_TypeDef *USARTx)
{
 8001eca:	b480      	push	{r7}
 8001ecc:	b083      	sub	sp, #12
 8001ece:	af00      	add	r7, sp, #0
 8001ed0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	69db      	ldr	r3, [r3, #28]
 8001ed6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001eda:	2b40      	cmp	r3, #64	; 0x40
 8001edc:	d101      	bne.n	8001ee2 <LL_USART_IsActiveFlag_TC+0x18>
 8001ede:	2301      	movs	r3, #1
 8001ee0:	e000      	b.n	8001ee4 <LL_USART_IsActiveFlag_TC+0x1a>
 8001ee2:	2300      	movs	r3, #0
}
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	370c      	adds	r7, #12
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eee:	4770      	bx	lr

08001ef0 <LL_USART_ClearFlag_IDLE>:
  * @rmtoll ICR          IDLECF        LL_USART_ClearFlag_IDLE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_IDLE(USART_TypeDef *USARTx)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b083      	sub	sp, #12
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2210      	movs	r2, #16
 8001efc:	621a      	str	r2, [r3, #32]
}
 8001efe:	bf00      	nop
 8001f00:	370c      	adds	r7, #12
 8001f02:	46bd      	mov	sp, r7
 8001f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f08:	4770      	bx	lr

08001f0a <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f0a:	b480      	push	{r7}
 8001f0c:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001f0e:	bf00      	nop
 8001f10:	46bd      	mov	sp, r7
 8001f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f16:	4770      	bx	lr

08001f18 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f1c:	e7fe      	b.n	8001f1c <HardFault_Handler+0x4>

08001f1e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f1e:	b480      	push	{r7}
 8001f20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f22:	e7fe      	b.n	8001f22 <MemManage_Handler+0x4>

08001f24 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f24:	b480      	push	{r7}
 8001f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f28:	e7fe      	b.n	8001f28 <BusFault_Handler+0x4>

08001f2a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f2a:	b480      	push	{r7}
 8001f2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f2e:	e7fe      	b.n	8001f2e <UsageFault_Handler+0x4>

08001f30 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f30:	b480      	push	{r7}
 8001f32:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f34:	bf00      	nop
 8001f36:	46bd      	mov	sp, r7
 8001f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3c:	4770      	bx	lr

08001f3e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f3e:	b480      	push	{r7}
 8001f40:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f42:	bf00      	nop
 8001f44:	46bd      	mov	sp, r7
 8001f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4a:	4770      	bx	lr

08001f4c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f50:	bf00      	nop
 8001f52:	46bd      	mov	sp, r7
 8001f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f58:	4770      	bx	lr

08001f5a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f5a:	b480      	push	{r7}
 8001f5c:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f5e:	bf00      	nop
 8001f60:	46bd      	mov	sp, r7
 8001f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f66:	4770      	bx	lr

08001f68 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	af00      	add	r7, sp, #0
	if(LL_DMA_IsActiveFlag_TC6(DMA1) == SET)
 8001f6c:	480c      	ldr	r0, [pc, #48]	; (8001fa0 <DMA1_Channel6_IRQHandler+0x38>)
 8001f6e:	f7ff ff33 	bl	8001dd8 <LL_DMA_IsActiveFlag_TC6>
 8001f72:	4603      	mov	r3, r0
 8001f74:	2b01      	cmp	r3, #1
 8001f76:	d105      	bne.n	8001f84 <DMA1_Channel6_IRQHandler+0x1c>
	{
		USART2_CheckDmaReception();
 8001f78:	f000 fdbc 	bl	8002af4 <USART2_CheckDmaReception>
		LL_DMA_ClearFlag_TC6(DMA1);
 8001f7c:	4808      	ldr	r0, [pc, #32]	; (8001fa0 <DMA1_Channel6_IRQHandler+0x38>)
 8001f7e:	f7ff ff67 	bl	8001e50 <LL_DMA_ClearFlag_TC6>
	else if(LL_DMA_IsActiveFlag_HT6(DMA1) == SET)
	{
		USART2_CheckDmaReception();
		LL_DMA_ClearFlag_HT6(DMA1);
	}
}
 8001f82:	e00a      	b.n	8001f9a <DMA1_Channel6_IRQHandler+0x32>
	else if(LL_DMA_IsActiveFlag_HT6(DMA1) == SET)
 8001f84:	4806      	ldr	r0, [pc, #24]	; (8001fa0 <DMA1_Channel6_IRQHandler+0x38>)
 8001f86:	f7ff ff4f 	bl	8001e28 <LL_DMA_IsActiveFlag_HT6>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	2b01      	cmp	r3, #1
 8001f8e:	d104      	bne.n	8001f9a <DMA1_Channel6_IRQHandler+0x32>
		USART2_CheckDmaReception();
 8001f90:	f000 fdb0 	bl	8002af4 <USART2_CheckDmaReception>
		LL_DMA_ClearFlag_HT6(DMA1);
 8001f94:	4802      	ldr	r0, [pc, #8]	; (8001fa0 <DMA1_Channel6_IRQHandler+0x38>)
 8001f96:	f7ff ff77 	bl	8001e88 <LL_DMA_ClearFlag_HT6>
}
 8001f9a:	bf00      	nop
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	bf00      	nop
 8001fa0:	40020000 	.word	0x40020000

08001fa4 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	af00      	add	r7, sp, #0
	if(LL_DMA_IsActiveFlag_TC7(DMA1) == SET)
 8001fa8:	480a      	ldr	r0, [pc, #40]	; (8001fd4 <DMA1_Channel7_IRQHandler+0x30>)
 8001faa:	f7ff ff29 	bl	8001e00 <LL_DMA_IsActiveFlag_TC7>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	2b01      	cmp	r3, #1
 8001fb2:	d10d      	bne.n	8001fd0 <DMA1_Channel7_IRQHandler+0x2c>
	{
		LL_DMA_ClearFlag_TC7(DMA1);
 8001fb4:	4807      	ldr	r0, [pc, #28]	; (8001fd4 <DMA1_Channel7_IRQHandler+0x30>)
 8001fb6:	f7ff ff59 	bl	8001e6c <LL_DMA_ClearFlag_TC7>

		while(LL_USART_IsActiveFlag_TC(USART2) == RESET);
 8001fba:	bf00      	nop
 8001fbc:	4806      	ldr	r0, [pc, #24]	; (8001fd8 <DMA1_Channel7_IRQHandler+0x34>)
 8001fbe:	f7ff ff84 	bl	8001eca <LL_USART_IsActiveFlag_TC>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d0f9      	beq.n	8001fbc <DMA1_Channel7_IRQHandler+0x18>
		LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_7);
 8001fc8:	2107      	movs	r1, #7
 8001fca:	4802      	ldr	r0, [pc, #8]	; (8001fd4 <DMA1_Channel7_IRQHandler+0x30>)
 8001fcc:	f7ff fee4 	bl	8001d98 <LL_DMA_DisableChannel>
	}
}
 8001fd0:	bf00      	nop
 8001fd2:	bd80      	pop	{r7, pc}
 8001fd4:	40020000 	.word	0x40020000
 8001fd8:	40004400 	.word	0x40004400

08001fdc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	af00      	add	r7, sp, #0
	if(LL_USART_IsActiveFlag_IDLE(USART2))
 8001fe0:	4806      	ldr	r0, [pc, #24]	; (8001ffc <USART2_IRQHandler+0x20>)
 8001fe2:	f7ff ff5f 	bl	8001ea4 <LL_USART_IsActiveFlag_IDLE>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d004      	beq.n	8001ff6 <USART2_IRQHandler+0x1a>
	{
		USART2_CheckDmaReception();
 8001fec:	f000 fd82 	bl	8002af4 <USART2_CheckDmaReception>
		LL_USART_ClearFlag_IDLE(USART2);
 8001ff0:	4802      	ldr	r0, [pc, #8]	; (8001ffc <USART2_IRQHandler+0x20>)
 8001ff2:	f7ff ff7d 	bl	8001ef0 <LL_USART_ClearFlag_IDLE>
	}
}
 8001ff6:	bf00      	nop
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	40004400 	.word	0x40004400

08002000 <I2C1_EV_IRQHandler>:
/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXT line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */
	I2C1_IRQHandler();
 8002004:	f7ff fc92 	bl	800192c <I2C1_IRQHandler>
  /* USER CODE END I2C1_EV_IRQn 0 */

  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002008:	bf00      	nop
 800200a:	bd80      	pop	{r7, pc}

0800200c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800200c:	b480      	push	{r7}
 800200e:	af00      	add	r7, sp, #0
  return 1;
 8002010:	2301      	movs	r3, #1
}
 8002012:	4618      	mov	r0, r3
 8002014:	46bd      	mov	sp, r7
 8002016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201a:	4770      	bx	lr

0800201c <_kill>:

int _kill(int pid, int sig)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b082      	sub	sp, #8
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
 8002024:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002026:	f002 faa5 	bl	8004574 <__errno>
 800202a:	4603      	mov	r3, r0
 800202c:	2216      	movs	r2, #22
 800202e:	601a      	str	r2, [r3, #0]
  return -1;
 8002030:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002034:	4618      	mov	r0, r3
 8002036:	3708      	adds	r7, #8
 8002038:	46bd      	mov	sp, r7
 800203a:	bd80      	pop	{r7, pc}

0800203c <_exit>:

void _exit (int status)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b082      	sub	sp, #8
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002044:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002048:	6878      	ldr	r0, [r7, #4]
 800204a:	f7ff ffe7 	bl	800201c <_kill>
  while (1) {}    /* Make sure we hang here */
 800204e:	e7fe      	b.n	800204e <_exit+0x12>

08002050 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b086      	sub	sp, #24
 8002054:	af00      	add	r7, sp, #0
 8002056:	60f8      	str	r0, [r7, #12]
 8002058:	60b9      	str	r1, [r7, #8]
 800205a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800205c:	2300      	movs	r3, #0
 800205e:	617b      	str	r3, [r7, #20]
 8002060:	e00a      	b.n	8002078 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002062:	f3af 8000 	nop.w
 8002066:	4601      	mov	r1, r0
 8002068:	68bb      	ldr	r3, [r7, #8]
 800206a:	1c5a      	adds	r2, r3, #1
 800206c:	60ba      	str	r2, [r7, #8]
 800206e:	b2ca      	uxtb	r2, r1
 8002070:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002072:	697b      	ldr	r3, [r7, #20]
 8002074:	3301      	adds	r3, #1
 8002076:	617b      	str	r3, [r7, #20]
 8002078:	697a      	ldr	r2, [r7, #20]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	429a      	cmp	r2, r3
 800207e:	dbf0      	blt.n	8002062 <_read+0x12>
  }

  return len;
 8002080:	687b      	ldr	r3, [r7, #4]
}
 8002082:	4618      	mov	r0, r3
 8002084:	3718      	adds	r7, #24
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}

0800208a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800208a:	b580      	push	{r7, lr}
 800208c:	b086      	sub	sp, #24
 800208e:	af00      	add	r7, sp, #0
 8002090:	60f8      	str	r0, [r7, #12]
 8002092:	60b9      	str	r1, [r7, #8]
 8002094:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002096:	2300      	movs	r3, #0
 8002098:	617b      	str	r3, [r7, #20]
 800209a:	e009      	b.n	80020b0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800209c:	68bb      	ldr	r3, [r7, #8]
 800209e:	1c5a      	adds	r2, r3, #1
 80020a0:	60ba      	str	r2, [r7, #8]
 80020a2:	781b      	ldrb	r3, [r3, #0]
 80020a4:	4618      	mov	r0, r3
 80020a6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020aa:	697b      	ldr	r3, [r7, #20]
 80020ac:	3301      	adds	r3, #1
 80020ae:	617b      	str	r3, [r7, #20]
 80020b0:	697a      	ldr	r2, [r7, #20]
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	429a      	cmp	r2, r3
 80020b6:	dbf1      	blt.n	800209c <_write+0x12>
  }
  return len;
 80020b8:	687b      	ldr	r3, [r7, #4]
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	3718      	adds	r7, #24
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}

080020c2 <_close>:

int _close(int file)
{
 80020c2:	b480      	push	{r7}
 80020c4:	b083      	sub	sp, #12
 80020c6:	af00      	add	r7, sp, #0
 80020c8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80020ca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80020ce:	4618      	mov	r0, r3
 80020d0:	370c      	adds	r7, #12
 80020d2:	46bd      	mov	sp, r7
 80020d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d8:	4770      	bx	lr

080020da <_fstat>:


int _fstat(int file, struct stat *st)
{
 80020da:	b480      	push	{r7}
 80020dc:	b083      	sub	sp, #12
 80020de:	af00      	add	r7, sp, #0
 80020e0:	6078      	str	r0, [r7, #4]
 80020e2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80020ea:	605a      	str	r2, [r3, #4]
  return 0;
 80020ec:	2300      	movs	r3, #0
}
 80020ee:	4618      	mov	r0, r3
 80020f0:	370c      	adds	r7, #12
 80020f2:	46bd      	mov	sp, r7
 80020f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f8:	4770      	bx	lr

080020fa <_isatty>:

int _isatty(int file)
{
 80020fa:	b480      	push	{r7}
 80020fc:	b083      	sub	sp, #12
 80020fe:	af00      	add	r7, sp, #0
 8002100:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002102:	2301      	movs	r3, #1
}
 8002104:	4618      	mov	r0, r3
 8002106:	370c      	adds	r7, #12
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr

08002110 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002110:	b480      	push	{r7}
 8002112:	b085      	sub	sp, #20
 8002114:	af00      	add	r7, sp, #0
 8002116:	60f8      	str	r0, [r7, #12]
 8002118:	60b9      	str	r1, [r7, #8]
 800211a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800211c:	2300      	movs	r3, #0
}
 800211e:	4618      	mov	r0, r3
 8002120:	3714      	adds	r7, #20
 8002122:	46bd      	mov	sp, r7
 8002124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002128:	4770      	bx	lr
	...

0800212c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b086      	sub	sp, #24
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002134:	4a14      	ldr	r2, [pc, #80]	; (8002188 <_sbrk+0x5c>)
 8002136:	4b15      	ldr	r3, [pc, #84]	; (800218c <_sbrk+0x60>)
 8002138:	1ad3      	subs	r3, r2, r3
 800213a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800213c:	697b      	ldr	r3, [r7, #20]
 800213e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002140:	4b13      	ldr	r3, [pc, #76]	; (8002190 <_sbrk+0x64>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d102      	bne.n	800214e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002148:	4b11      	ldr	r3, [pc, #68]	; (8002190 <_sbrk+0x64>)
 800214a:	4a12      	ldr	r2, [pc, #72]	; (8002194 <_sbrk+0x68>)
 800214c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800214e:	4b10      	ldr	r3, [pc, #64]	; (8002190 <_sbrk+0x64>)
 8002150:	681a      	ldr	r2, [r3, #0]
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	4413      	add	r3, r2
 8002156:	693a      	ldr	r2, [r7, #16]
 8002158:	429a      	cmp	r2, r3
 800215a:	d207      	bcs.n	800216c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800215c:	f002 fa0a 	bl	8004574 <__errno>
 8002160:	4603      	mov	r3, r0
 8002162:	220c      	movs	r2, #12
 8002164:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002166:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800216a:	e009      	b.n	8002180 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800216c:	4b08      	ldr	r3, [pc, #32]	; (8002190 <_sbrk+0x64>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002172:	4b07      	ldr	r3, [pc, #28]	; (8002190 <_sbrk+0x64>)
 8002174:	681a      	ldr	r2, [r3, #0]
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	4413      	add	r3, r2
 800217a:	4a05      	ldr	r2, [pc, #20]	; (8002190 <_sbrk+0x64>)
 800217c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800217e:	68fb      	ldr	r3, [r7, #12]
}
 8002180:	4618      	mov	r0, r3
 8002182:	3718      	adds	r7, #24
 8002184:	46bd      	mov	sp, r7
 8002186:	bd80      	pop	{r7, pc}
 8002188:	20003000 	.word	0x20003000
 800218c:	00000400 	.word	0x00000400
 8002190:	2000022c 	.word	0x2000022c
 8002194:	20000408 	.word	0x20000408

08002198 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002198:	b480      	push	{r7}
 800219a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800219c:	4b06      	ldr	r3, [pc, #24]	; (80021b8 <SystemInit+0x20>)
 800219e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021a2:	4a05      	ldr	r2, [pc, #20]	; (80021b8 <SystemInit+0x20>)
 80021a4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80021a8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80021ac:	bf00      	nop
 80021ae:	46bd      	mov	sp, r7
 80021b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b4:	4770      	bx	lr
 80021b6:	bf00      	nop
 80021b8:	e000ed00 	.word	0xe000ed00

080021bc <__NVIC_EnableIRQ>:
{
 80021bc:	b480      	push	{r7}
 80021be:	b083      	sub	sp, #12
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	4603      	mov	r3, r0
 80021c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	db0b      	blt.n	80021e6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021ce:	79fb      	ldrb	r3, [r7, #7]
 80021d0:	f003 021f 	and.w	r2, r3, #31
 80021d4:	4907      	ldr	r1, [pc, #28]	; (80021f4 <__NVIC_EnableIRQ+0x38>)
 80021d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021da:	095b      	lsrs	r3, r3, #5
 80021dc:	2001      	movs	r0, #1
 80021de:	fa00 f202 	lsl.w	r2, r0, r2
 80021e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80021e6:	bf00      	nop
 80021e8:	370c      	adds	r7, #12
 80021ea:	46bd      	mov	sp, r7
 80021ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f0:	4770      	bx	lr
 80021f2:	bf00      	nop
 80021f4:	e000e100 	.word	0xe000e100

080021f8 <__NVIC_SetPriority>:
{
 80021f8:	b480      	push	{r7}
 80021fa:	b083      	sub	sp, #12
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	4603      	mov	r3, r0
 8002200:	6039      	str	r1, [r7, #0]
 8002202:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002204:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002208:	2b00      	cmp	r3, #0
 800220a:	db0a      	blt.n	8002222 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	b2da      	uxtb	r2, r3
 8002210:	490c      	ldr	r1, [pc, #48]	; (8002244 <__NVIC_SetPriority+0x4c>)
 8002212:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002216:	0112      	lsls	r2, r2, #4
 8002218:	b2d2      	uxtb	r2, r2
 800221a:	440b      	add	r3, r1
 800221c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002220:	e00a      	b.n	8002238 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	b2da      	uxtb	r2, r3
 8002226:	4908      	ldr	r1, [pc, #32]	; (8002248 <__NVIC_SetPriority+0x50>)
 8002228:	79fb      	ldrb	r3, [r7, #7]
 800222a:	f003 030f 	and.w	r3, r3, #15
 800222e:	3b04      	subs	r3, #4
 8002230:	0112      	lsls	r2, r2, #4
 8002232:	b2d2      	uxtb	r2, r2
 8002234:	440b      	add	r3, r1
 8002236:	761a      	strb	r2, [r3, #24]
}
 8002238:	bf00      	nop
 800223a:	370c      	adds	r7, #12
 800223c:	46bd      	mov	sp, r7
 800223e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002242:	4770      	bx	lr
 8002244:	e000e100 	.word	0xe000e100
 8002248:	e000ed00 	.word	0xe000ed00

0800224c <LL_AHB1_GRP1_EnableClock>:
{
 800224c:	b480      	push	{r7}
 800224e:	b085      	sub	sp, #20
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8002254:	4b08      	ldr	r3, [pc, #32]	; (8002278 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002256:	695a      	ldr	r2, [r3, #20]
 8002258:	4907      	ldr	r1, [pc, #28]	; (8002278 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	4313      	orrs	r3, r2
 800225e:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8002260:	4b05      	ldr	r3, [pc, #20]	; (8002278 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002262:	695a      	ldr	r2, [r3, #20]
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	4013      	ands	r3, r2
 8002268:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800226a:	68fb      	ldr	r3, [r7, #12]
}
 800226c:	bf00      	nop
 800226e:	3714      	adds	r7, #20
 8002270:	46bd      	mov	sp, r7
 8002272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002276:	4770      	bx	lr
 8002278:	40021000 	.word	0x40021000

0800227c <LL_APB1_GRP1_EnableClock>:
{
 800227c:	b480      	push	{r7}
 800227e:	b085      	sub	sp, #20
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8002284:	4b08      	ldr	r3, [pc, #32]	; (80022a8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002286:	69da      	ldr	r2, [r3, #28]
 8002288:	4907      	ldr	r1, [pc, #28]	; (80022a8 <LL_APB1_GRP1_EnableClock+0x2c>)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	4313      	orrs	r3, r2
 800228e:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8002290:	4b05      	ldr	r3, [pc, #20]	; (80022a8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002292:	69da      	ldr	r2, [r3, #28]
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	4013      	ands	r3, r2
 8002298:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800229a:	68fb      	ldr	r3, [r7, #12]
}
 800229c:	bf00      	nop
 800229e:	3714      	adds	r7, #20
 80022a0:	46bd      	mov	sp, r7
 80022a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a6:	4770      	bx	lr
 80022a8:	40021000 	.word	0x40021000

080022ac <LL_DMA_EnableChannel>:
{
 80022ac:	b480      	push	{r7}
 80022ae:	b083      	sub	sp, #12
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
 80022b4:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	3b01      	subs	r3, #1
 80022ba:	4a0b      	ldr	r2, [pc, #44]	; (80022e8 <LL_DMA_EnableChannel+0x3c>)
 80022bc:	5cd3      	ldrb	r3, [r2, r3]
 80022be:	461a      	mov	r2, r3
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	4413      	add	r3, r2
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	683a      	ldr	r2, [r7, #0]
 80022c8:	3a01      	subs	r2, #1
 80022ca:	4907      	ldr	r1, [pc, #28]	; (80022e8 <LL_DMA_EnableChannel+0x3c>)
 80022cc:	5c8a      	ldrb	r2, [r1, r2]
 80022ce:	4611      	mov	r1, r2
 80022d0:	687a      	ldr	r2, [r7, #4]
 80022d2:	440a      	add	r2, r1
 80022d4:	f043 0301 	orr.w	r3, r3, #1
 80022d8:	6013      	str	r3, [r2, #0]
}
 80022da:	bf00      	nop
 80022dc:	370c      	adds	r7, #12
 80022de:	46bd      	mov	sp, r7
 80022e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e4:	4770      	bx	lr
 80022e6:	bf00      	nop
 80022e8:	080073fc 	.word	0x080073fc

080022ec <LL_DMA_DisableChannel>:
{
 80022ec:	b480      	push	{r7}
 80022ee:	b083      	sub	sp, #12
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
 80022f4:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	3b01      	subs	r3, #1
 80022fa:	4a0b      	ldr	r2, [pc, #44]	; (8002328 <LL_DMA_DisableChannel+0x3c>)
 80022fc:	5cd3      	ldrb	r3, [r2, r3]
 80022fe:	461a      	mov	r2, r3
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	4413      	add	r3, r2
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	683a      	ldr	r2, [r7, #0]
 8002308:	3a01      	subs	r2, #1
 800230a:	4907      	ldr	r1, [pc, #28]	; (8002328 <LL_DMA_DisableChannel+0x3c>)
 800230c:	5c8a      	ldrb	r2, [r1, r2]
 800230e:	4611      	mov	r1, r2
 8002310:	687a      	ldr	r2, [r7, #4]
 8002312:	440a      	add	r2, r1
 8002314:	f023 0301 	bic.w	r3, r3, #1
 8002318:	6013      	str	r3, [r2, #0]
}
 800231a:	bf00      	nop
 800231c:	370c      	adds	r7, #12
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr
 8002326:	bf00      	nop
 8002328:	080073fc 	.word	0x080073fc

0800232c <LL_DMA_SetDataTransferDirection>:
{
 800232c:	b480      	push	{r7}
 800232e:	b085      	sub	sp, #20
 8002330:	af00      	add	r7, sp, #0
 8002332:	60f8      	str	r0, [r7, #12]
 8002334:	60b9      	str	r1, [r7, #8]
 8002336:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 8002338:	68bb      	ldr	r3, [r7, #8]
 800233a:	3b01      	subs	r3, #1
 800233c:	4a0d      	ldr	r2, [pc, #52]	; (8002374 <LL_DMA_SetDataTransferDirection+0x48>)
 800233e:	5cd3      	ldrb	r3, [r2, r3]
 8002340:	461a      	mov	r2, r3
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	4413      	add	r3, r2
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800234c:	f023 0310 	bic.w	r3, r3, #16
 8002350:	68ba      	ldr	r2, [r7, #8]
 8002352:	3a01      	subs	r2, #1
 8002354:	4907      	ldr	r1, [pc, #28]	; (8002374 <LL_DMA_SetDataTransferDirection+0x48>)
 8002356:	5c8a      	ldrb	r2, [r1, r2]
 8002358:	4611      	mov	r1, r2
 800235a:	68fa      	ldr	r2, [r7, #12]
 800235c:	440a      	add	r2, r1
 800235e:	4611      	mov	r1, r2
 8002360:	687a      	ldr	r2, [r7, #4]
 8002362:	4313      	orrs	r3, r2
 8002364:	600b      	str	r3, [r1, #0]
}
 8002366:	bf00      	nop
 8002368:	3714      	adds	r7, #20
 800236a:	46bd      	mov	sp, r7
 800236c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002370:	4770      	bx	lr
 8002372:	bf00      	nop
 8002374:	080073fc 	.word	0x080073fc

08002378 <LL_DMA_GetDataTransferDirection>:
{
 8002378:	b480      	push	{r7}
 800237a:	b083      	sub	sp, #12
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
 8002380:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	3b01      	subs	r3, #1
 8002386:	4a07      	ldr	r2, [pc, #28]	; (80023a4 <LL_DMA_GetDataTransferDirection+0x2c>)
 8002388:	5cd3      	ldrb	r3, [r2, r3]
 800238a:	461a      	mov	r2, r3
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	4413      	add	r3, r2
 8002390:	681a      	ldr	r2, [r3, #0]
 8002392:	f244 0310 	movw	r3, #16400	; 0x4010
 8002396:	4013      	ands	r3, r2
}
 8002398:	4618      	mov	r0, r3
 800239a:	370c      	adds	r7, #12
 800239c:	46bd      	mov	sp, r7
 800239e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a2:	4770      	bx	lr
 80023a4:	080073fc 	.word	0x080073fc

080023a8 <LL_DMA_SetMode>:
{
 80023a8:	b480      	push	{r7}
 80023aa:	b085      	sub	sp, #20
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	60f8      	str	r0, [r7, #12]
 80023b0:	60b9      	str	r1, [r7, #8]
 80023b2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_CIRC,
 80023b4:	68bb      	ldr	r3, [r7, #8]
 80023b6:	3b01      	subs	r3, #1
 80023b8:	4a0c      	ldr	r2, [pc, #48]	; (80023ec <LL_DMA_SetMode+0x44>)
 80023ba:	5cd3      	ldrb	r3, [r2, r3]
 80023bc:	461a      	mov	r2, r3
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	4413      	add	r3, r2
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f023 0220 	bic.w	r2, r3, #32
 80023c8:	68bb      	ldr	r3, [r7, #8]
 80023ca:	3b01      	subs	r3, #1
 80023cc:	4907      	ldr	r1, [pc, #28]	; (80023ec <LL_DMA_SetMode+0x44>)
 80023ce:	5ccb      	ldrb	r3, [r1, r3]
 80023d0:	4619      	mov	r1, r3
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	440b      	add	r3, r1
 80023d6:	4619      	mov	r1, r3
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	4313      	orrs	r3, r2
 80023dc:	600b      	str	r3, [r1, #0]
}
 80023de:	bf00      	nop
 80023e0:	3714      	adds	r7, #20
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr
 80023ea:	bf00      	nop
 80023ec:	080073fc 	.word	0x080073fc

080023f0 <LL_DMA_SetPeriphIncMode>:
{
 80023f0:	b480      	push	{r7}
 80023f2:	b085      	sub	sp, #20
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	60f8      	str	r0, [r7, #12]
 80023f8:	60b9      	str	r1, [r7, #8]
 80023fa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PINC,
 80023fc:	68bb      	ldr	r3, [r7, #8]
 80023fe:	3b01      	subs	r3, #1
 8002400:	4a0c      	ldr	r2, [pc, #48]	; (8002434 <LL_DMA_SetPeriphIncMode+0x44>)
 8002402:	5cd3      	ldrb	r3, [r2, r3]
 8002404:	461a      	mov	r2, r3
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	4413      	add	r3, r2
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002410:	68bb      	ldr	r3, [r7, #8]
 8002412:	3b01      	subs	r3, #1
 8002414:	4907      	ldr	r1, [pc, #28]	; (8002434 <LL_DMA_SetPeriphIncMode+0x44>)
 8002416:	5ccb      	ldrb	r3, [r1, r3]
 8002418:	4619      	mov	r1, r3
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	440b      	add	r3, r1
 800241e:	4619      	mov	r1, r3
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	4313      	orrs	r3, r2
 8002424:	600b      	str	r3, [r1, #0]
}
 8002426:	bf00      	nop
 8002428:	3714      	adds	r7, #20
 800242a:	46bd      	mov	sp, r7
 800242c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002430:	4770      	bx	lr
 8002432:	bf00      	nop
 8002434:	080073fc 	.word	0x080073fc

08002438 <LL_DMA_SetMemoryIncMode>:
{
 8002438:	b480      	push	{r7}
 800243a:	b085      	sub	sp, #20
 800243c:	af00      	add	r7, sp, #0
 800243e:	60f8      	str	r0, [r7, #12]
 8002440:	60b9      	str	r1, [r7, #8]
 8002442:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MINC,
 8002444:	68bb      	ldr	r3, [r7, #8]
 8002446:	3b01      	subs	r3, #1
 8002448:	4a0c      	ldr	r2, [pc, #48]	; (800247c <LL_DMA_SetMemoryIncMode+0x44>)
 800244a:	5cd3      	ldrb	r3, [r2, r3]
 800244c:	461a      	mov	r2, r3
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	4413      	add	r3, r2
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002458:	68bb      	ldr	r3, [r7, #8]
 800245a:	3b01      	subs	r3, #1
 800245c:	4907      	ldr	r1, [pc, #28]	; (800247c <LL_DMA_SetMemoryIncMode+0x44>)
 800245e:	5ccb      	ldrb	r3, [r1, r3]
 8002460:	4619      	mov	r1, r3
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	440b      	add	r3, r1
 8002466:	4619      	mov	r1, r3
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	4313      	orrs	r3, r2
 800246c:	600b      	str	r3, [r1, #0]
}
 800246e:	bf00      	nop
 8002470:	3714      	adds	r7, #20
 8002472:	46bd      	mov	sp, r7
 8002474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002478:	4770      	bx	lr
 800247a:	bf00      	nop
 800247c:	080073fc 	.word	0x080073fc

08002480 <LL_DMA_SetPeriphSize>:
{
 8002480:	b480      	push	{r7}
 8002482:	b085      	sub	sp, #20
 8002484:	af00      	add	r7, sp, #0
 8002486:	60f8      	str	r0, [r7, #12]
 8002488:	60b9      	str	r1, [r7, #8]
 800248a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PSIZE,
 800248c:	68bb      	ldr	r3, [r7, #8]
 800248e:	3b01      	subs	r3, #1
 8002490:	4a0c      	ldr	r2, [pc, #48]	; (80024c4 <LL_DMA_SetPeriphSize+0x44>)
 8002492:	5cd3      	ldrb	r3, [r2, r3]
 8002494:	461a      	mov	r2, r3
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	4413      	add	r3, r2
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80024a0:	68bb      	ldr	r3, [r7, #8]
 80024a2:	3b01      	subs	r3, #1
 80024a4:	4907      	ldr	r1, [pc, #28]	; (80024c4 <LL_DMA_SetPeriphSize+0x44>)
 80024a6:	5ccb      	ldrb	r3, [r1, r3]
 80024a8:	4619      	mov	r1, r3
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	440b      	add	r3, r1
 80024ae:	4619      	mov	r1, r3
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	4313      	orrs	r3, r2
 80024b4:	600b      	str	r3, [r1, #0]
}
 80024b6:	bf00      	nop
 80024b8:	3714      	adds	r7, #20
 80024ba:	46bd      	mov	sp, r7
 80024bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c0:	4770      	bx	lr
 80024c2:	bf00      	nop
 80024c4:	080073fc 	.word	0x080073fc

080024c8 <LL_DMA_SetMemorySize>:
{
 80024c8:	b480      	push	{r7}
 80024ca:	b085      	sub	sp, #20
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	60f8      	str	r0, [r7, #12]
 80024d0:	60b9      	str	r1, [r7, #8]
 80024d2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MSIZE,
 80024d4:	68bb      	ldr	r3, [r7, #8]
 80024d6:	3b01      	subs	r3, #1
 80024d8:	4a0c      	ldr	r2, [pc, #48]	; (800250c <LL_DMA_SetMemorySize+0x44>)
 80024da:	5cd3      	ldrb	r3, [r2, r3]
 80024dc:	461a      	mov	r2, r3
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	4413      	add	r3, r2
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80024e8:	68bb      	ldr	r3, [r7, #8]
 80024ea:	3b01      	subs	r3, #1
 80024ec:	4907      	ldr	r1, [pc, #28]	; (800250c <LL_DMA_SetMemorySize+0x44>)
 80024ee:	5ccb      	ldrb	r3, [r1, r3]
 80024f0:	4619      	mov	r1, r3
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	440b      	add	r3, r1
 80024f6:	4619      	mov	r1, r3
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	4313      	orrs	r3, r2
 80024fc:	600b      	str	r3, [r1, #0]
}
 80024fe:	bf00      	nop
 8002500:	3714      	adds	r7, #20
 8002502:	46bd      	mov	sp, r7
 8002504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002508:	4770      	bx	lr
 800250a:	bf00      	nop
 800250c:	080073fc 	.word	0x080073fc

08002510 <LL_DMA_SetChannelPriorityLevel>:
{
 8002510:	b480      	push	{r7}
 8002512:	b085      	sub	sp, #20
 8002514:	af00      	add	r7, sp, #0
 8002516:	60f8      	str	r0, [r7, #12]
 8002518:	60b9      	str	r1, [r7, #8]
 800251a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PL,
 800251c:	68bb      	ldr	r3, [r7, #8]
 800251e:	3b01      	subs	r3, #1
 8002520:	4a0c      	ldr	r2, [pc, #48]	; (8002554 <LL_DMA_SetChannelPriorityLevel+0x44>)
 8002522:	5cd3      	ldrb	r3, [r2, r3]
 8002524:	461a      	mov	r2, r3
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	4413      	add	r3, r2
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002530:	68bb      	ldr	r3, [r7, #8]
 8002532:	3b01      	subs	r3, #1
 8002534:	4907      	ldr	r1, [pc, #28]	; (8002554 <LL_DMA_SetChannelPriorityLevel+0x44>)
 8002536:	5ccb      	ldrb	r3, [r1, r3]
 8002538:	4619      	mov	r1, r3
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	440b      	add	r3, r1
 800253e:	4619      	mov	r1, r3
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	4313      	orrs	r3, r2
 8002544:	600b      	str	r3, [r1, #0]
}
 8002546:	bf00      	nop
 8002548:	3714      	adds	r7, #20
 800254a:	46bd      	mov	sp, r7
 800254c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002550:	4770      	bx	lr
 8002552:	bf00      	nop
 8002554:	080073fc 	.word	0x080073fc

08002558 <LL_DMA_SetDataLength>:
{
 8002558:	b480      	push	{r7}
 800255a:	b085      	sub	sp, #20
 800255c:	af00      	add	r7, sp, #0
 800255e:	60f8      	str	r0, [r7, #12]
 8002560:	60b9      	str	r1, [r7, #8]
 8002562:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 8002564:	68bb      	ldr	r3, [r7, #8]
 8002566:	3b01      	subs	r3, #1
 8002568:	4a0c      	ldr	r2, [pc, #48]	; (800259c <LL_DMA_SetDataLength+0x44>)
 800256a:	5cd3      	ldrb	r3, [r2, r3]
 800256c:	461a      	mov	r2, r3
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	4413      	add	r3, r2
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	0c1b      	lsrs	r3, r3, #16
 8002576:	041b      	lsls	r3, r3, #16
 8002578:	68ba      	ldr	r2, [r7, #8]
 800257a:	3a01      	subs	r2, #1
 800257c:	4907      	ldr	r1, [pc, #28]	; (800259c <LL_DMA_SetDataLength+0x44>)
 800257e:	5c8a      	ldrb	r2, [r1, r2]
 8002580:	4611      	mov	r1, r2
 8002582:	68fa      	ldr	r2, [r7, #12]
 8002584:	440a      	add	r2, r1
 8002586:	4611      	mov	r1, r2
 8002588:	687a      	ldr	r2, [r7, #4]
 800258a:	4313      	orrs	r3, r2
 800258c:	604b      	str	r3, [r1, #4]
}
 800258e:	bf00      	nop
 8002590:	3714      	adds	r7, #20
 8002592:	46bd      	mov	sp, r7
 8002594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002598:	4770      	bx	lr
 800259a:	bf00      	nop
 800259c:	080073fc 	.word	0x080073fc

080025a0 <LL_DMA_GetDataLength>:
{
 80025a0:	b480      	push	{r7}
 80025a2:	b083      	sub	sp, #12
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
 80025a8:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	3b01      	subs	r3, #1
 80025ae:	4a06      	ldr	r2, [pc, #24]	; (80025c8 <LL_DMA_GetDataLength+0x28>)
 80025b0:	5cd3      	ldrb	r3, [r2, r3]
 80025b2:	461a      	mov	r2, r3
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	4413      	add	r3, r2
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	b29b      	uxth	r3, r3
}
 80025bc:	4618      	mov	r0, r3
 80025be:	370c      	adds	r7, #12
 80025c0:	46bd      	mov	sp, r7
 80025c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c6:	4770      	bx	lr
 80025c8:	080073fc 	.word	0x080073fc

080025cc <LL_DMA_ConfigAddresses>:
{
 80025cc:	b480      	push	{r7}
 80025ce:	b085      	sub	sp, #20
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	60f8      	str	r0, [r7, #12]
 80025d4:	60b9      	str	r1, [r7, #8]
 80025d6:	607a      	str	r2, [r7, #4]
 80025d8:	603b      	str	r3, [r7, #0]
  if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
 80025da:	69bb      	ldr	r3, [r7, #24]
 80025dc:	2b10      	cmp	r3, #16
 80025de:	d114      	bne.n	800260a <LL_DMA_ConfigAddresses+0x3e>
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, SrcAddress);
 80025e0:	68bb      	ldr	r3, [r7, #8]
 80025e2:	3b01      	subs	r3, #1
 80025e4:	4a16      	ldr	r2, [pc, #88]	; (8002640 <LL_DMA_ConfigAddresses+0x74>)
 80025e6:	5cd3      	ldrb	r3, [r2, r3]
 80025e8:	461a      	mov	r2, r3
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	4413      	add	r3, r2
 80025ee:	461a      	mov	r2, r3
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	60d3      	str	r3, [r2, #12]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, DstAddress);
 80025f4:	68bb      	ldr	r3, [r7, #8]
 80025f6:	3b01      	subs	r3, #1
 80025f8:	4a11      	ldr	r2, [pc, #68]	; (8002640 <LL_DMA_ConfigAddresses+0x74>)
 80025fa:	5cd3      	ldrb	r3, [r2, r3]
 80025fc:	461a      	mov	r2, r3
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	4413      	add	r3, r2
 8002602:	461a      	mov	r2, r3
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	6093      	str	r3, [r2, #8]
}
 8002608:	e013      	b.n	8002632 <LL_DMA_ConfigAddresses+0x66>
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, SrcAddress);
 800260a:	68bb      	ldr	r3, [r7, #8]
 800260c:	3b01      	subs	r3, #1
 800260e:	4a0c      	ldr	r2, [pc, #48]	; (8002640 <LL_DMA_ConfigAddresses+0x74>)
 8002610:	5cd3      	ldrb	r3, [r2, r3]
 8002612:	461a      	mov	r2, r3
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	4413      	add	r3, r2
 8002618:	461a      	mov	r2, r3
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6093      	str	r3, [r2, #8]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, DstAddress);
 800261e:	68bb      	ldr	r3, [r7, #8]
 8002620:	3b01      	subs	r3, #1
 8002622:	4a07      	ldr	r2, [pc, #28]	; (8002640 <LL_DMA_ConfigAddresses+0x74>)
 8002624:	5cd3      	ldrb	r3, [r2, r3]
 8002626:	461a      	mov	r2, r3
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	4413      	add	r3, r2
 800262c:	461a      	mov	r2, r3
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	60d3      	str	r3, [r2, #12]
}
 8002632:	bf00      	nop
 8002634:	3714      	adds	r7, #20
 8002636:	46bd      	mov	sp, r7
 8002638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263c:	4770      	bx	lr
 800263e:	bf00      	nop
 8002640:	080073fc 	.word	0x080073fc

08002644 <LL_DMA_SetMemoryAddress>:
{
 8002644:	b480      	push	{r7}
 8002646:	b085      	sub	sp, #20
 8002648:	af00      	add	r7, sp, #0
 800264a:	60f8      	str	r0, [r7, #12]
 800264c:	60b9      	str	r1, [r7, #8]
 800264e:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, MemoryAddress);
 8002650:	68bb      	ldr	r3, [r7, #8]
 8002652:	3b01      	subs	r3, #1
 8002654:	4a06      	ldr	r2, [pc, #24]	; (8002670 <LL_DMA_SetMemoryAddress+0x2c>)
 8002656:	5cd3      	ldrb	r3, [r2, r3]
 8002658:	461a      	mov	r2, r3
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	4413      	add	r3, r2
 800265e:	461a      	mov	r2, r3
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	60d3      	str	r3, [r2, #12]
}
 8002664:	bf00      	nop
 8002666:	3714      	adds	r7, #20
 8002668:	46bd      	mov	sp, r7
 800266a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266e:	4770      	bx	lr
 8002670:	080073fc 	.word	0x080073fc

08002674 <LL_DMA_SetPeriphAddress>:
{
 8002674:	b480      	push	{r7}
 8002676:	b085      	sub	sp, #20
 8002678:	af00      	add	r7, sp, #0
 800267a:	60f8      	str	r0, [r7, #12]
 800267c:	60b9      	str	r1, [r7, #8]
 800267e:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, PeriphAddress);
 8002680:	68bb      	ldr	r3, [r7, #8]
 8002682:	3b01      	subs	r3, #1
 8002684:	4a06      	ldr	r2, [pc, #24]	; (80026a0 <LL_DMA_SetPeriphAddress+0x2c>)
 8002686:	5cd3      	ldrb	r3, [r2, r3]
 8002688:	461a      	mov	r2, r3
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	4413      	add	r3, r2
 800268e:	461a      	mov	r2, r3
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6093      	str	r3, [r2, #8]
}
 8002694:	bf00      	nop
 8002696:	3714      	adds	r7, #20
 8002698:	46bd      	mov	sp, r7
 800269a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269e:	4770      	bx	lr
 80026a0:	080073fc 	.word	0x080073fc

080026a4 <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80026a4:	b480      	push	{r7}
 80026a6:	b083      	sub	sp, #12
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
 80026ac:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TCIE);
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	3b01      	subs	r3, #1
 80026b2:	4a0b      	ldr	r2, [pc, #44]	; (80026e0 <LL_DMA_EnableIT_TC+0x3c>)
 80026b4:	5cd3      	ldrb	r3, [r2, r3]
 80026b6:	461a      	mov	r2, r3
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	4413      	add	r3, r2
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	683a      	ldr	r2, [r7, #0]
 80026c0:	3a01      	subs	r2, #1
 80026c2:	4907      	ldr	r1, [pc, #28]	; (80026e0 <LL_DMA_EnableIT_TC+0x3c>)
 80026c4:	5c8a      	ldrb	r2, [r1, r2]
 80026c6:	4611      	mov	r1, r2
 80026c8:	687a      	ldr	r2, [r7, #4]
 80026ca:	440a      	add	r2, r1
 80026cc:	f043 0302 	orr.w	r3, r3, #2
 80026d0:	6013      	str	r3, [r2, #0]
}
 80026d2:	bf00      	nop
 80026d4:	370c      	adds	r7, #12
 80026d6:	46bd      	mov	sp, r7
 80026d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026dc:	4770      	bx	lr
 80026de:	bf00      	nop
 80026e0:	080073fc 	.word	0x080073fc

080026e4 <LL_DMA_EnableIT_HT>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_HT(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b083      	sub	sp, #12
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
 80026ec:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_HTIE);
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	3b01      	subs	r3, #1
 80026f2:	4a0b      	ldr	r2, [pc, #44]	; (8002720 <LL_DMA_EnableIT_HT+0x3c>)
 80026f4:	5cd3      	ldrb	r3, [r2, r3]
 80026f6:	461a      	mov	r2, r3
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	4413      	add	r3, r2
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	683a      	ldr	r2, [r7, #0]
 8002700:	3a01      	subs	r2, #1
 8002702:	4907      	ldr	r1, [pc, #28]	; (8002720 <LL_DMA_EnableIT_HT+0x3c>)
 8002704:	5c8a      	ldrb	r2, [r1, r2]
 8002706:	4611      	mov	r1, r2
 8002708:	687a      	ldr	r2, [r7, #4]
 800270a:	440a      	add	r2, r1
 800270c:	f043 0304 	orr.w	r3, r3, #4
 8002710:	6013      	str	r3, [r2, #0]
}
 8002712:	bf00      	nop
 8002714:	370c      	adds	r7, #12
 8002716:	46bd      	mov	sp, r7
 8002718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271c:	4770      	bx	lr
 800271e:	bf00      	nop
 8002720:	080073fc 	.word	0x080073fc

08002724 <LL_DMA_EnableIT_TE>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8002724:	b480      	push	{r7}
 8002726:	b083      	sub	sp, #12
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
 800272c:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TEIE);
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	3b01      	subs	r3, #1
 8002732:	4a0b      	ldr	r2, [pc, #44]	; (8002760 <LL_DMA_EnableIT_TE+0x3c>)
 8002734:	5cd3      	ldrb	r3, [r2, r3]
 8002736:	461a      	mov	r2, r3
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	4413      	add	r3, r2
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	683a      	ldr	r2, [r7, #0]
 8002740:	3a01      	subs	r2, #1
 8002742:	4907      	ldr	r1, [pc, #28]	; (8002760 <LL_DMA_EnableIT_TE+0x3c>)
 8002744:	5c8a      	ldrb	r2, [r1, r2]
 8002746:	4611      	mov	r1, r2
 8002748:	687a      	ldr	r2, [r7, #4]
 800274a:	440a      	add	r2, r1
 800274c:	f043 0308 	orr.w	r3, r3, #8
 8002750:	6013      	str	r3, [r2, #0]
}
 8002752:	bf00      	nop
 8002754:	370c      	adds	r7, #12
 8002756:	46bd      	mov	sp, r7
 8002758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275c:	4770      	bx	lr
 800275e:	bf00      	nop
 8002760:	080073fc 	.word	0x080073fc

08002764 <LL_USART_Enable>:
{
 8002764:	b480      	push	{r7}
 8002766:	b083      	sub	sp, #12
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f043 0201 	orr.w	r2, r3, #1
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	601a      	str	r2, [r3, #0]
}
 8002778:	bf00      	nop
 800277a:	370c      	adds	r7, #12
 800277c:	46bd      	mov	sp, r7
 800277e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002782:	4770      	bx	lr

08002784 <LL_USART_ConfigAsyncMode>:
{
 8002784:	b480      	push	{r7}
 8002786:	b083      	sub	sp, #12
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	689b      	ldr	r3, [r3, #8]
 800279c:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	609a      	str	r2, [r3, #8]
}
 80027a4:	bf00      	nop
 80027a6:	370c      	adds	r7, #12
 80027a8:	46bd      	mov	sp, r7
 80027aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ae:	4770      	bx	lr

080027b0 <LL_USART_EnableIT_IDLE>:
  * @rmtoll CR1          IDLEIE        LL_USART_EnableIT_IDLE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_IDLE(USART_TypeDef *USARTx)
{
 80027b0:	b480      	push	{r7}
 80027b2:	b089      	sub	sp, #36	; 0x24
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	e853 3f00 	ldrex	r3, [r3]
 80027c2:	60bb      	str	r3, [r7, #8]
   return(result);
 80027c4:	68bb      	ldr	r3, [r7, #8]
 80027c6:	f043 0310 	orr.w	r3, r3, #16
 80027ca:	61fb      	str	r3, [r7, #28]
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	69fa      	ldr	r2, [r7, #28]
 80027d0:	61ba      	str	r2, [r7, #24]
 80027d2:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027d4:	6979      	ldr	r1, [r7, #20]
 80027d6:	69ba      	ldr	r2, [r7, #24]
 80027d8:	e841 2300 	strex	r3, r2, [r1]
 80027dc:	613b      	str	r3, [r7, #16]
   return(result);
 80027de:	693b      	ldr	r3, [r7, #16]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d1e9      	bne.n	80027b8 <LL_USART_EnableIT_IDLE+0x8>
}
 80027e4:	bf00      	nop
 80027e6:	bf00      	nop
 80027e8:	3724      	adds	r7, #36	; 0x24
 80027ea:	46bd      	mov	sp, r7
 80027ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f0:	4770      	bx	lr

080027f2 <LL_USART_DisableIT_CTS>:
  * @rmtoll CR3          CTSIE         LL_USART_DisableIT_CTS
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_CTS(USART_TypeDef *USARTx)
{
 80027f2:	b480      	push	{r7}
 80027f4:	b089      	sub	sp, #36	; 0x24
 80027f6:	af00      	add	r7, sp, #0
 80027f8:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_CTSIE);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	3308      	adds	r3, #8
 80027fe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	e853 3f00 	ldrex	r3, [r3]
 8002806:	60bb      	str	r3, [r7, #8]
   return(result);
 8002808:	68bb      	ldr	r3, [r7, #8]
 800280a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800280e:	61fb      	str	r3, [r7, #28]
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	3308      	adds	r3, #8
 8002814:	69fa      	ldr	r2, [r7, #28]
 8002816:	61ba      	str	r2, [r7, #24]
 8002818:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800281a:	6979      	ldr	r1, [r7, #20]
 800281c:	69ba      	ldr	r2, [r7, #24]
 800281e:	e841 2300 	strex	r3, r2, [r1]
 8002822:	613b      	str	r3, [r7, #16]
   return(result);
 8002824:	693b      	ldr	r3, [r7, #16]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d1e7      	bne.n	80027fa <LL_USART_DisableIT_CTS+0x8>
}
 800282a:	bf00      	nop
 800282c:	bf00      	nop
 800282e:	3724      	adds	r7, #36	; 0x24
 8002830:	46bd      	mov	sp, r7
 8002832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002836:	4770      	bx	lr

08002838 <LL_USART_EnableDMAReq_RX>:
  * @rmtoll CR3          DMAR          LL_USART_EnableDMAReq_RX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_RX(USART_TypeDef *USARTx)
{
 8002838:	b480      	push	{r7}
 800283a:	b089      	sub	sp, #36	; 0x24
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	3308      	adds	r3, #8
 8002844:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	e853 3f00 	ldrex	r3, [r3]
 800284c:	60bb      	str	r3, [r7, #8]
   return(result);
 800284e:	68bb      	ldr	r3, [r7, #8]
 8002850:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002854:	61fb      	str	r3, [r7, #28]
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	3308      	adds	r3, #8
 800285a:	69fa      	ldr	r2, [r7, #28]
 800285c:	61ba      	str	r2, [r7, #24]
 800285e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002860:	6979      	ldr	r1, [r7, #20]
 8002862:	69ba      	ldr	r2, [r7, #24]
 8002864:	e841 2300 	strex	r3, r2, [r1]
 8002868:	613b      	str	r3, [r7, #16]
   return(result);
 800286a:	693b      	ldr	r3, [r7, #16]
 800286c:	2b00      	cmp	r3, #0
 800286e:	d1e7      	bne.n	8002840 <LL_USART_EnableDMAReq_RX+0x8>
}
 8002870:	bf00      	nop
 8002872:	bf00      	nop
 8002874:	3724      	adds	r7, #36	; 0x24
 8002876:	46bd      	mov	sp, r7
 8002878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287c:	4770      	bx	lr

0800287e <LL_USART_EnableDMAReq_TX>:
  * @rmtoll CR3          DMAT          LL_USART_EnableDMAReq_TX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_TX(USART_TypeDef *USARTx)
{
 800287e:	b480      	push	{r7}
 8002880:	b089      	sub	sp, #36	; 0x24
 8002882:	af00      	add	r7, sp, #0
 8002884:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	3308      	adds	r3, #8
 800288a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	e853 3f00 	ldrex	r3, [r3]
 8002892:	60bb      	str	r3, [r7, #8]
   return(result);
 8002894:	68bb      	ldr	r3, [r7, #8]
 8002896:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800289a:	61fb      	str	r3, [r7, #28]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	3308      	adds	r3, #8
 80028a0:	69fa      	ldr	r2, [r7, #28]
 80028a2:	61ba      	str	r2, [r7, #24]
 80028a4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028a6:	6979      	ldr	r1, [r7, #20]
 80028a8:	69ba      	ldr	r2, [r7, #24]
 80028aa:	e841 2300 	strex	r3, r2, [r1]
 80028ae:	613b      	str	r3, [r7, #16]
   return(result);
 80028b0:	693b      	ldr	r3, [r7, #16]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d1e7      	bne.n	8002886 <LL_USART_EnableDMAReq_TX+0x8>
}
 80028b6:	bf00      	nop
 80028b8:	bf00      	nop
 80028ba:	3724      	adds	r7, #36	; 0x24
 80028bc:	46bd      	mov	sp, r7
 80028be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c2:	4770      	bx	lr

080028c4 <LL_USART_DMA_GetRegAddr>:
  *         @arg @ref LL_USART_DMA_REG_DATA_TRANSMIT
  *         @arg @ref LL_USART_DMA_REG_DATA_RECEIVE
  * @retval Address of data register
  */
__STATIC_INLINE uint32_t LL_USART_DMA_GetRegAddr(const USART_TypeDef *USARTx, uint32_t Direction)
{
 80028c4:	b480      	push	{r7}
 80028c6:	b085      	sub	sp, #20
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
 80028cc:	6039      	str	r1, [r7, #0]
  uint32_t data_reg_addr;

  if (Direction == LL_USART_DMA_REG_DATA_TRANSMIT)
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d103      	bne.n	80028dc <LL_USART_DMA_GetRegAddr+0x18>
  {
    /* return address of TDR register */
    data_reg_addr = (uint32_t) &(USARTx->TDR);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	3328      	adds	r3, #40	; 0x28
 80028d8:	60fb      	str	r3, [r7, #12]
 80028da:	e002      	b.n	80028e2 <LL_USART_DMA_GetRegAddr+0x1e>
  }
  else
  {
    /* return address of RDR register */
    data_reg_addr = (uint32_t) &(USARTx->RDR);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	3324      	adds	r3, #36	; 0x24
 80028e0:	60fb      	str	r3, [r7, #12]
  }

  return data_reg_addr;
 80028e2:	68fb      	ldr	r3, [r7, #12]
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	3714      	adds	r7, #20
 80028e8:	46bd      	mov	sp, r7
 80028ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ee:	4770      	bx	lr

080028f0 <MX_USART2_UART_Init>:
	// type global variables here
uint16_t buf_read_pos = 0;

/* USART2 init function */
void MX_USART2_UART_Init(void)
{
 80028f0:	b5b0      	push	{r4, r5, r7, lr}
 80028f2:	b090      	sub	sp, #64	; 0x40
 80028f4:	af02      	add	r7, sp, #8
  LL_USART_InitTypeDef USART_InitStruct = {0};
 80028f6:	f107 031c 	add.w	r3, r7, #28
 80028fa:	2200      	movs	r2, #0
 80028fc:	601a      	str	r2, [r3, #0]
 80028fe:	605a      	str	r2, [r3, #4]
 8002900:	609a      	str	r2, [r3, #8]
 8002902:	60da      	str	r2, [r3, #12]
 8002904:	611a      	str	r2, [r3, #16]
 8002906:	615a      	str	r2, [r3, #20]
 8002908:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800290a:	1d3b      	adds	r3, r7, #4
 800290c:	2200      	movs	r2, #0
 800290e:	601a      	str	r2, [r3, #0]
 8002910:	605a      	str	r2, [r3, #4]
 8002912:	609a      	str	r2, [r3, #8]
 8002914:	60da      	str	r2, [r3, #12]
 8002916:	611a      	str	r2, [r3, #16]
 8002918:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 800291a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800291e:	f7ff fcad 	bl	800227c <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8002922:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002926:	f7ff fc91 	bl	800224c <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA15   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_15;
 800292a:	f248 0304 	movw	r3, #32772	; 0x8004
 800292e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002930:	2302      	movs	r3, #2
 8002932:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8002934:	2303      	movs	r3, #3
 8002936:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002938:	2300      	movs	r3, #0
 800293a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800293c:	2300      	movs	r3, #0
 800293e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8002940:	2307      	movs	r3, #7
 8002942:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002944:	1d3b      	adds	r3, r7, #4
 8002946:	4619      	mov	r1, r3
 8002948:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800294c:	f000 fb8e 	bl	800306c <LL_GPIO_Init>
   * Rx memory buffer will be handled in normal mode, not circular!
   * You can use configuration from example program and modify it.
   * For more information about DMA registers, refer to reference manual.
   */

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8002950:	2200      	movs	r2, #0
 8002952:	2106      	movs	r1, #6
 8002954:	4854      	ldr	r0, [pc, #336]	; (8002aa8 <MX_USART2_UART_Init+0x1b8>)
 8002956:	f7ff fce9 	bl	800232c <LL_DMA_SetDataTransferDirection>
  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PRIORITY_MEDIUM);
 800295a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800295e:	2106      	movs	r1, #6
 8002960:	4851      	ldr	r0, [pc, #324]	; (8002aa8 <MX_USART2_UART_Init+0x1b8>)
 8002962:	f7ff fdd5 	bl	8002510 <LL_DMA_SetChannelPriorityLevel>
  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MODE_NORMAL);
 8002966:	2200      	movs	r2, #0
 8002968:	2106      	movs	r1, #6
 800296a:	484f      	ldr	r0, [pc, #316]	; (8002aa8 <MX_USART2_UART_Init+0x1b8>)
 800296c:	f7ff fd1c 	bl	80023a8 <LL_DMA_SetMode>
  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PERIPH_NOINCREMENT);
 8002970:	2200      	movs	r2, #0
 8002972:	2106      	movs	r1, #6
 8002974:	484c      	ldr	r0, [pc, #304]	; (8002aa8 <MX_USART2_UART_Init+0x1b8>)
 8002976:	f7ff fd3b 	bl	80023f0 <LL_DMA_SetPeriphIncMode>
  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MEMORY_INCREMENT);
 800297a:	2280      	movs	r2, #128	; 0x80
 800297c:	2106      	movs	r1, #6
 800297e:	484a      	ldr	r0, [pc, #296]	; (8002aa8 <MX_USART2_UART_Init+0x1b8>)
 8002980:	f7ff fd5a 	bl	8002438 <LL_DMA_SetMemoryIncMode>
  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PDATAALIGN_BYTE);
 8002984:	2200      	movs	r2, #0
 8002986:	2106      	movs	r1, #6
 8002988:	4847      	ldr	r0, [pc, #284]	; (8002aa8 <MX_USART2_UART_Init+0x1b8>)
 800298a:	f7ff fd79 	bl	8002480 <LL_DMA_SetPeriphSize>
  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MDATAALIGN_BYTE);
 800298e:	2200      	movs	r2, #0
 8002990:	2106      	movs	r1, #6
 8002992:	4845      	ldr	r0, [pc, #276]	; (8002aa8 <MX_USART2_UART_Init+0x1b8>)
 8002994:	f7ff fd98 	bl	80024c8 <LL_DMA_SetMemorySize>

  LL_DMA_ConfigAddresses(	DMA1, LL_DMA_CHANNEL_6,
 8002998:	2101      	movs	r1, #1
 800299a:	4844      	ldr	r0, [pc, #272]	; (8002aac <MX_USART2_UART_Init+0x1bc>)
 800299c:	f7ff ff92 	bl	80028c4 <LL_USART_DMA_GetRegAddr>
 80029a0:	4604      	mov	r4, r0
 80029a2:	4d43      	ldr	r5, [pc, #268]	; (8002ab0 <MX_USART2_UART_Init+0x1c0>)
 80029a4:	2106      	movs	r1, #6
 80029a6:	4840      	ldr	r0, [pc, #256]	; (8002aa8 <MX_USART2_UART_Init+0x1b8>)
 80029a8:	f7ff fce6 	bl	8002378 <LL_DMA_GetDataTransferDirection>
 80029ac:	4603      	mov	r3, r0
 80029ae:	9300      	str	r3, [sp, #0]
 80029b0:	462b      	mov	r3, r5
 80029b2:	4622      	mov	r2, r4
 80029b4:	2106      	movs	r1, #6
 80029b6:	483c      	ldr	r0, [pc, #240]	; (8002aa8 <MX_USART2_UART_Init+0x1b8>)
 80029b8:	f7ff fe08 	bl	80025cc <LL_DMA_ConfigAddresses>
						 	LL_USART_DMA_GetRegAddr(USART2, LL_USART_DMA_REG_DATA_RECEIVE),
							(uint32_t)bufferUSART2dma,
							LL_DMA_GetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6));

  LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_6, DMA_USART2_BUFFER_SIZE);
 80029bc:	2280      	movs	r2, #128	; 0x80
 80029be:	2106      	movs	r1, #6
 80029c0:	4839      	ldr	r0, [pc, #228]	; (8002aa8 <MX_USART2_UART_Init+0x1b8>)
 80029c2:	f7ff fdc9 	bl	8002558 <LL_DMA_SetDataLength>
  LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_6);
 80029c6:	2106      	movs	r1, #6
 80029c8:	4837      	ldr	r0, [pc, #220]	; (8002aa8 <MX_USART2_UART_Init+0x1b8>)
 80029ca:	f7ff fc6f 	bl	80022ac <LL_DMA_EnableChannel>
  LL_USART_EnableDMAReq_RX(USART2);
 80029ce:	4837      	ldr	r0, [pc, #220]	; (8002aac <MX_USART2_UART_Init+0x1bc>)
 80029d0:	f7ff ff32 	bl	8002838 <LL_USART_EnableDMAReq_RX>

  LL_DMA_EnableIT_TC(DMA1, LL_DMA_CHANNEL_6);
 80029d4:	2106      	movs	r1, #6
 80029d6:	4834      	ldr	r0, [pc, #208]	; (8002aa8 <MX_USART2_UART_Init+0x1b8>)
 80029d8:	f7ff fe64 	bl	80026a4 <LL_DMA_EnableIT_TC>
  LL_DMA_EnableIT_HT(DMA1, LL_DMA_CHANNEL_6);
 80029dc:	2106      	movs	r1, #6
 80029de:	4832      	ldr	r0, [pc, #200]	; (8002aa8 <MX_USART2_UART_Init+0x1b8>)
 80029e0:	f7ff fe80 	bl	80026e4 <LL_DMA_EnableIT_HT>

  /* USART2_TX Init */
  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_7, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 80029e4:	2210      	movs	r2, #16
 80029e6:	2107      	movs	r1, #7
 80029e8:	482f      	ldr	r0, [pc, #188]	; (8002aa8 <MX_USART2_UART_Init+0x1b8>)
 80029ea:	f7ff fc9f 	bl	800232c <LL_DMA_SetDataTransferDirection>
  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PRIORITY_MEDIUM);
 80029ee:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80029f2:	2107      	movs	r1, #7
 80029f4:	482c      	ldr	r0, [pc, #176]	; (8002aa8 <MX_USART2_UART_Init+0x1b8>)
 80029f6:	f7ff fd8b 	bl	8002510 <LL_DMA_SetChannelPriorityLevel>
  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MODE_NORMAL);
 80029fa:	2200      	movs	r2, #0
 80029fc:	2107      	movs	r1, #7
 80029fe:	482a      	ldr	r0, [pc, #168]	; (8002aa8 <MX_USART2_UART_Init+0x1b8>)
 8002a00:	f7ff fcd2 	bl	80023a8 <LL_DMA_SetMode>
  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PERIPH_NOINCREMENT);
 8002a04:	2200      	movs	r2, #0
 8002a06:	2107      	movs	r1, #7
 8002a08:	4827      	ldr	r0, [pc, #156]	; (8002aa8 <MX_USART2_UART_Init+0x1b8>)
 8002a0a:	f7ff fcf1 	bl	80023f0 <LL_DMA_SetPeriphIncMode>
  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MEMORY_INCREMENT);
 8002a0e:	2280      	movs	r2, #128	; 0x80
 8002a10:	2107      	movs	r1, #7
 8002a12:	4825      	ldr	r0, [pc, #148]	; (8002aa8 <MX_USART2_UART_Init+0x1b8>)
 8002a14:	f7ff fd10 	bl	8002438 <LL_DMA_SetMemoryIncMode>
  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PDATAALIGN_BYTE);
 8002a18:	2200      	movs	r2, #0
 8002a1a:	2107      	movs	r1, #7
 8002a1c:	4822      	ldr	r0, [pc, #136]	; (8002aa8 <MX_USART2_UART_Init+0x1b8>)
 8002a1e:	f7ff fd2f 	bl	8002480 <LL_DMA_SetPeriphSize>
  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MDATAALIGN_BYTE);
 8002a22:	2200      	movs	r2, #0
 8002a24:	2107      	movs	r1, #7
 8002a26:	4820      	ldr	r0, [pc, #128]	; (8002aa8 <MX_USART2_UART_Init+0x1b8>)
 8002a28:	f7ff fd4e 	bl	80024c8 <LL_DMA_SetMemorySize>

  LL_DMA_SetPeriphAddress(DMA1, LL_DMA_CHANNEL_7, LL_USART_DMA_GetRegAddr(USART2, LL_USART_DMA_REG_DATA_TRANSMIT));
 8002a2c:	2100      	movs	r1, #0
 8002a2e:	481f      	ldr	r0, [pc, #124]	; (8002aac <MX_USART2_UART_Init+0x1bc>)
 8002a30:	f7ff ff48 	bl	80028c4 <LL_USART_DMA_GetRegAddr>
 8002a34:	4603      	mov	r3, r0
 8002a36:	461a      	mov	r2, r3
 8002a38:	2107      	movs	r1, #7
 8002a3a:	481b      	ldr	r0, [pc, #108]	; (8002aa8 <MX_USART2_UART_Init+0x1b8>)
 8002a3c:	f7ff fe1a 	bl	8002674 <LL_DMA_SetPeriphAddress>
  LL_USART_EnableDMAReq_TX(USART2);
 8002a40:	481a      	ldr	r0, [pc, #104]	; (8002aac <MX_USART2_UART_Init+0x1bc>)
 8002a42:	f7ff ff1c 	bl	800287e <LL_USART_EnableDMAReq_TX>

  LL_DMA_EnableIT_TE(DMA1, LL_DMA_CHANNEL_7);
 8002a46:	2107      	movs	r1, #7
 8002a48:	4817      	ldr	r0, [pc, #92]	; (8002aa8 <MX_USART2_UART_Init+0x1b8>)
 8002a4a:	f7ff fe6b 	bl	8002724 <LL_DMA_EnableIT_TE>

  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, 0);
 8002a4e:	2100      	movs	r1, #0
 8002a50:	2026      	movs	r0, #38	; 0x26
 8002a52:	f7ff fbd1 	bl	80021f8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 8002a56:	2026      	movs	r0, #38	; 0x26
 8002a58:	f7ff fbb0 	bl	80021bc <__NVIC_EnableIRQ>

  USART_InitStruct.BaudRate = 115200;
 8002a5c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002a60:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002a62:	2300      	movs	r3, #0
 8002a64:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8002a66:	2300      	movs	r3, #0
 8002a68:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002a6e:	230c      	movs	r3, #12
 8002a70:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002a72:	2300      	movs	r3, #0
 8002a74:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8002a76:	2300      	movs	r3, #0
 8002a78:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 8002a7a:	f107 031c 	add.w	r3, r7, #28
 8002a7e:	4619      	mov	r1, r3
 8002a80:	480a      	ldr	r0, [pc, #40]	; (8002aac <MX_USART2_UART_Init+0x1bc>)
 8002a82:	f000 fe59 	bl	8003738 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 8002a86:	4809      	ldr	r0, [pc, #36]	; (8002aac <MX_USART2_UART_Init+0x1bc>)
 8002a88:	f7ff fe7c 	bl	8002784 <LL_USART_ConfigAsyncMode>
  LL_USART_DisableIT_CTS(USART2);
 8002a8c:	4807      	ldr	r0, [pc, #28]	; (8002aac <MX_USART2_UART_Init+0x1bc>)
 8002a8e:	f7ff feb0 	bl	80027f2 <LL_USART_DisableIT_CTS>

  /* Enable USART2 peripheral and interrupts*/
  LL_USART_EnableIT_IDLE(USART2);
 8002a92:	4806      	ldr	r0, [pc, #24]	; (8002aac <MX_USART2_UART_Init+0x1bc>)
 8002a94:	f7ff fe8c 	bl	80027b0 <LL_USART_EnableIT_IDLE>
  LL_USART_Enable(USART2);
 8002a98:	4804      	ldr	r0, [pc, #16]	; (8002aac <MX_USART2_UART_Init+0x1bc>)
 8002a9a:	f7ff fe63 	bl	8002764 <LL_USART_Enable>
  	  //type your code here:
}
 8002a9e:	bf00      	nop
 8002aa0:	3738      	adds	r7, #56	; 0x38
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bdb0      	pop	{r4, r5, r7, pc}
 8002aa6:	bf00      	nop
 8002aa8:	40020000 	.word	0x40020000
 8002aac:	40004400 	.word	0x40004400
 8002ab0:	20000230 	.word	0x20000230

08002ab4 <USART2_PutBuffer>:


// Send data stored in buffer with DMA
void USART2_PutBuffer(uint8_t *buffer, uint8_t length)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b082      	sub	sp, #8
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
 8002abc:	460b      	mov	r3, r1
 8002abe:	70fb      	strb	r3, [r7, #3]
	LL_DMA_SetMemoryAddress(DMA1, LL_DMA_CHANNEL_7, (uint32_t)buffer);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	461a      	mov	r2, r3
 8002ac4:	2107      	movs	r1, #7
 8002ac6:	480a      	ldr	r0, [pc, #40]	; (8002af0 <USART2_PutBuffer+0x3c>)
 8002ac8:	f7ff fdbc 	bl	8002644 <LL_DMA_SetMemoryAddress>

	LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_7, length);
 8002acc:	78fb      	ldrb	r3, [r7, #3]
 8002ace:	461a      	mov	r2, r3
 8002ad0:	2107      	movs	r1, #7
 8002ad2:	4807      	ldr	r0, [pc, #28]	; (8002af0 <USART2_PutBuffer+0x3c>)
 8002ad4:	f7ff fd40 	bl	8002558 <LL_DMA_SetDataLength>

	LL_DMA_EnableIT_TC(DMA1, LL_DMA_CHANNEL_7);
 8002ad8:	2107      	movs	r1, #7
 8002ada:	4805      	ldr	r0, [pc, #20]	; (8002af0 <USART2_PutBuffer+0x3c>)
 8002adc:	f7ff fde2 	bl	80026a4 <LL_DMA_EnableIT_TC>

	LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_7);
 8002ae0:	2107      	movs	r1, #7
 8002ae2:	4803      	ldr	r0, [pc, #12]	; (8002af0 <USART2_PutBuffer+0x3c>)
 8002ae4:	f7ff fbe2 	bl	80022ac <LL_DMA_EnableChannel>
}
 8002ae8:	bf00      	nop
 8002aea:	3708      	adds	r7, #8
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bd80      	pop	{r7, pc}
 8002af0:	40020000 	.word	0x40020000

08002af4 <USART2_CheckDmaReception>:
 *	Forwards data to callback function.
 *	Keeps track of pointer pointing to Rx memory buffer and resets the pointer if overflow is possible in next Rx.
 *	Refer to reference manual - "normal memory mode" and "increment memory mode".
 */
void USART2_CheckDmaReception(void)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b082      	sub	sp, #8
 8002af8:	af00      	add	r7, sp, #0
	uint16_t pos = DMA_USART2_BUFFER_SIZE - LL_DMA_GetDataLength(DMA1, LL_DMA_CHANNEL_6);
 8002afa:	2106      	movs	r1, #6
 8002afc:	482a      	ldr	r0, [pc, #168]	; (8002ba8 <USART2_CheckDmaReception+0xb4>)
 8002afe:	f7ff fd4f 	bl	80025a0 <LL_DMA_GetDataLength>
 8002b02:	4603      	mov	r3, r0
 8002b04:	b29b      	uxth	r3, r3
 8002b06:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8002b0a:	80fb      	strh	r3, [r7, #6]

	if (pos >= DMA_USART2_BUFFER_SIZE)
 8002b0c:	88fb      	ldrh	r3, [r7, #6]
 8002b0e:	2b7f      	cmp	r3, #127	; 0x7f
 8002b10:	d941      	bls.n	8002b96 <USART2_CheckDmaReception+0xa2>
	{
		// set the DMA address pointer back to the beginning of the buffer
		LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_6);
 8002b12:	2106      	movs	r1, #6
 8002b14:	4824      	ldr	r0, [pc, #144]	; (8002ba8 <USART2_CheckDmaReception+0xb4>)
 8002b16:	f7ff fbe9 	bl	80022ec <LL_DMA_DisableChannel>
		LL_DMA_SetMemoryAddress(DMA1, LL_DMA_CHANNEL_6, (uint32_t)bufferUSART2dma);
 8002b1a:	4b24      	ldr	r3, [pc, #144]	; (8002bac <USART2_CheckDmaReception+0xb8>)
 8002b1c:	461a      	mov	r2, r3
 8002b1e:	2106      	movs	r1, #6
 8002b20:	4821      	ldr	r0, [pc, #132]	; (8002ba8 <USART2_CheckDmaReception+0xb4>)
 8002b22:	f7ff fd8f 	bl	8002644 <LL_DMA_SetMemoryAddress>
		LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_6, DMA_USART2_BUFFER_SIZE);
 8002b26:	2280      	movs	r2, #128	; 0x80
 8002b28:	2106      	movs	r1, #6
 8002b2a:	481f      	ldr	r0, [pc, #124]	; (8002ba8 <USART2_CheckDmaReception+0xb4>)
 8002b2c:	f7ff fd14 	bl	8002558 <LL_DMA_SetDataLength>
		LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_6);
 8002b30:	2106      	movs	r1, #6
 8002b32:	481d      	ldr	r0, [pc, #116]	; (8002ba8 <USART2_CheckDmaReception+0xb4>)
 8002b34:	f7ff fbba 	bl	80022ac <LL_DMA_EnableChannel>

		// process all data until the end of the buffer
		while(buf_read_pos < DMA_USART2_BUFFER_SIZE)
 8002b38:	e012      	b.n	8002b60 <USART2_CheckDmaReception+0x6c>
		{
			if(USART2_ProcessData != 0)
 8002b3a:	4b1d      	ldr	r3, [pc, #116]	; (8002bb0 <USART2_CheckDmaReception+0xbc>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d008      	beq.n	8002b54 <USART2_CheckDmaReception+0x60>
			{
				USART2_ProcessData(bufferUSART2dma[buf_read_pos]);
 8002b42:	4b1b      	ldr	r3, [pc, #108]	; (8002bb0 <USART2_CheckDmaReception+0xbc>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4a1b      	ldr	r2, [pc, #108]	; (8002bb4 <USART2_CheckDmaReception+0xc0>)
 8002b48:	8812      	ldrh	r2, [r2, #0]
 8002b4a:	4611      	mov	r1, r2
 8002b4c:	4a17      	ldr	r2, [pc, #92]	; (8002bac <USART2_CheckDmaReception+0xb8>)
 8002b4e:	5c52      	ldrb	r2, [r2, r1]
 8002b50:	4610      	mov	r0, r2
 8002b52:	4798      	blx	r3
			}
			buf_read_pos++;
 8002b54:	4b17      	ldr	r3, [pc, #92]	; (8002bb4 <USART2_CheckDmaReception+0xc0>)
 8002b56:	881b      	ldrh	r3, [r3, #0]
 8002b58:	3301      	adds	r3, #1
 8002b5a:	b29a      	uxth	r2, r3
 8002b5c:	4b15      	ldr	r3, [pc, #84]	; (8002bb4 <USART2_CheckDmaReception+0xc0>)
 8002b5e:	801a      	strh	r2, [r3, #0]
		while(buf_read_pos < DMA_USART2_BUFFER_SIZE)
 8002b60:	4b14      	ldr	r3, [pc, #80]	; (8002bb4 <USART2_CheckDmaReception+0xc0>)
 8002b62:	881b      	ldrh	r3, [r3, #0]
 8002b64:	2b7f      	cmp	r3, #127	; 0x7f
 8002b66:	d9e8      	bls.n	8002b3a <USART2_CheckDmaReception+0x46>
		}

		buf_read_pos = 0;
 8002b68:	4b12      	ldr	r3, [pc, #72]	; (8002bb4 <USART2_CheckDmaReception+0xc0>)
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	801a      	strh	r2, [r3, #0]
				USART2_ProcessData(bufferUSART2dma[buf_read_pos]);
			}
			buf_read_pos++;
		}
	}
}
 8002b6e:	e017      	b.n	8002ba0 <USART2_CheckDmaReception+0xac>
			if(USART2_ProcessData != 0)
 8002b70:	4b0f      	ldr	r3, [pc, #60]	; (8002bb0 <USART2_CheckDmaReception+0xbc>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d008      	beq.n	8002b8a <USART2_CheckDmaReception+0x96>
				USART2_ProcessData(bufferUSART2dma[buf_read_pos]);
 8002b78:	4b0d      	ldr	r3, [pc, #52]	; (8002bb0 <USART2_CheckDmaReception+0xbc>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a0d      	ldr	r2, [pc, #52]	; (8002bb4 <USART2_CheckDmaReception+0xc0>)
 8002b7e:	8812      	ldrh	r2, [r2, #0]
 8002b80:	4611      	mov	r1, r2
 8002b82:	4a0a      	ldr	r2, [pc, #40]	; (8002bac <USART2_CheckDmaReception+0xb8>)
 8002b84:	5c52      	ldrb	r2, [r2, r1]
 8002b86:	4610      	mov	r0, r2
 8002b88:	4798      	blx	r3
			buf_read_pos++;
 8002b8a:	4b0a      	ldr	r3, [pc, #40]	; (8002bb4 <USART2_CheckDmaReception+0xc0>)
 8002b8c:	881b      	ldrh	r3, [r3, #0]
 8002b8e:	3301      	adds	r3, #1
 8002b90:	b29a      	uxth	r2, r3
 8002b92:	4b08      	ldr	r3, [pc, #32]	; (8002bb4 <USART2_CheckDmaReception+0xc0>)
 8002b94:	801a      	strh	r2, [r3, #0]
		while(buf_read_pos < pos)
 8002b96:	4b07      	ldr	r3, [pc, #28]	; (8002bb4 <USART2_CheckDmaReception+0xc0>)
 8002b98:	881b      	ldrh	r3, [r3, #0]
 8002b9a:	88fa      	ldrh	r2, [r7, #6]
 8002b9c:	429a      	cmp	r2, r3
 8002b9e:	d8e7      	bhi.n	8002b70 <USART2_CheckDmaReception+0x7c>
}
 8002ba0:	bf00      	nop
 8002ba2:	3708      	adds	r7, #8
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bd80      	pop	{r7, pc}
 8002ba8:	40020000 	.word	0x40020000
 8002bac:	20000230 	.word	0x20000230
 8002bb0:	200002b0 	.word	0x200002b0
 8002bb4:	200002b4 	.word	0x200002b4

08002bb8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002bb8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002bf0 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002bbc:	f7ff faec 	bl	8002198 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002bc0:	480c      	ldr	r0, [pc, #48]	; (8002bf4 <LoopForever+0x6>)
  ldr r1, =_edata
 8002bc2:	490d      	ldr	r1, [pc, #52]	; (8002bf8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002bc4:	4a0d      	ldr	r2, [pc, #52]	; (8002bfc <LoopForever+0xe>)
  movs r3, #0
 8002bc6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002bc8:	e002      	b.n	8002bd0 <LoopCopyDataInit>

08002bca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002bca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002bcc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002bce:	3304      	adds	r3, #4

08002bd0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002bd0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002bd2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002bd4:	d3f9      	bcc.n	8002bca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002bd6:	4a0a      	ldr	r2, [pc, #40]	; (8002c00 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002bd8:	4c0a      	ldr	r4, [pc, #40]	; (8002c04 <LoopForever+0x16>)
  movs r3, #0
 8002bda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002bdc:	e001      	b.n	8002be2 <LoopFillZerobss>

08002bde <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002bde:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002be0:	3204      	adds	r2, #4

08002be2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002be2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002be4:	d3fb      	bcc.n	8002bde <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002be6:	f001 fccb 	bl	8004580 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002bea:	f7fe ff99 	bl	8001b20 <main>

08002bee <LoopForever>:

LoopForever:
    b LoopForever
 8002bee:	e7fe      	b.n	8002bee <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002bf0:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8002bf4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002bf8:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8002bfc:	080077b0 	.word	0x080077b0
  ldr r2, =_sbss
 8002c00:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8002c04:	20000404 	.word	0x20000404

08002c08 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002c08:	e7fe      	b.n	8002c08 <ADC1_2_IRQHandler>
	...

08002c0c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c10:	4b08      	ldr	r3, [pc, #32]	; (8002c34 <HAL_Init+0x28>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4a07      	ldr	r2, [pc, #28]	; (8002c34 <HAL_Init+0x28>)
 8002c16:	f043 0310 	orr.w	r3, r3, #16
 8002c1a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c1c:	2003      	movs	r0, #3
 8002c1e:	f000 f8ed 	bl	8002dfc <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c22:	2000      	movs	r0, #0
 8002c24:	f000 f808 	bl	8002c38 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c28:	f7ff f892 	bl	8001d50 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c2c:	2300      	movs	r3, #0
}
 8002c2e:	4618      	mov	r0, r3
 8002c30:	bd80      	pop	{r7, pc}
 8002c32:	bf00      	nop
 8002c34:	40022000 	.word	0x40022000

08002c38 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b082      	sub	sp, #8
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c40:	4b12      	ldr	r3, [pc, #72]	; (8002c8c <HAL_InitTick+0x54>)
 8002c42:	681a      	ldr	r2, [r3, #0]
 8002c44:	4b12      	ldr	r3, [pc, #72]	; (8002c90 <HAL_InitTick+0x58>)
 8002c46:	781b      	ldrb	r3, [r3, #0]
 8002c48:	4619      	mov	r1, r3
 8002c4a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c52:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c56:	4618      	mov	r0, r3
 8002c58:	f000 f8f7 	bl	8002e4a <HAL_SYSTICK_Config>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d001      	beq.n	8002c66 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
 8002c64:	e00e      	b.n	8002c84 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2b0f      	cmp	r3, #15
 8002c6a:	d80a      	bhi.n	8002c82 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	6879      	ldr	r1, [r7, #4]
 8002c70:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002c74:	f000 f8cd 	bl	8002e12 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c78:	4a06      	ldr	r2, [pc, #24]	; (8002c94 <HAL_InitTick+0x5c>)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	e000      	b.n	8002c84 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c82:	2301      	movs	r3, #1
}
 8002c84:	4618      	mov	r0, r3
 8002c86:	3708      	adds	r7, #8
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bd80      	pop	{r7, pc}
 8002c8c:	20000004 	.word	0x20000004
 8002c90:	2000000c 	.word	0x2000000c
 8002c94:	20000008 	.word	0x20000008

08002c98 <__NVIC_SetPriorityGrouping>:
{
 8002c98:	b480      	push	{r7}
 8002c9a:	b085      	sub	sp, #20
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	f003 0307 	and.w	r3, r3, #7
 8002ca6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ca8:	4b0c      	ldr	r3, [pc, #48]	; (8002cdc <__NVIC_SetPriorityGrouping+0x44>)
 8002caa:	68db      	ldr	r3, [r3, #12]
 8002cac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002cae:	68ba      	ldr	r2, [r7, #8]
 8002cb0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002cbc:	68bb      	ldr	r3, [r7, #8]
 8002cbe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002cc0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002cc4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002cc8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002cca:	4a04      	ldr	r2, [pc, #16]	; (8002cdc <__NVIC_SetPriorityGrouping+0x44>)
 8002ccc:	68bb      	ldr	r3, [r7, #8]
 8002cce:	60d3      	str	r3, [r2, #12]
}
 8002cd0:	bf00      	nop
 8002cd2:	3714      	adds	r7, #20
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cda:	4770      	bx	lr
 8002cdc:	e000ed00 	.word	0xe000ed00

08002ce0 <__NVIC_GetPriorityGrouping>:
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ce4:	4b04      	ldr	r3, [pc, #16]	; (8002cf8 <__NVIC_GetPriorityGrouping+0x18>)
 8002ce6:	68db      	ldr	r3, [r3, #12]
 8002ce8:	0a1b      	lsrs	r3, r3, #8
 8002cea:	f003 0307 	and.w	r3, r3, #7
}
 8002cee:	4618      	mov	r0, r3
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf6:	4770      	bx	lr
 8002cf8:	e000ed00 	.word	0xe000ed00

08002cfc <__NVIC_SetPriority>:
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b083      	sub	sp, #12
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	4603      	mov	r3, r0
 8002d04:	6039      	str	r1, [r7, #0]
 8002d06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	db0a      	blt.n	8002d26 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	b2da      	uxtb	r2, r3
 8002d14:	490c      	ldr	r1, [pc, #48]	; (8002d48 <__NVIC_SetPriority+0x4c>)
 8002d16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d1a:	0112      	lsls	r2, r2, #4
 8002d1c:	b2d2      	uxtb	r2, r2
 8002d1e:	440b      	add	r3, r1
 8002d20:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002d24:	e00a      	b.n	8002d3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	b2da      	uxtb	r2, r3
 8002d2a:	4908      	ldr	r1, [pc, #32]	; (8002d4c <__NVIC_SetPriority+0x50>)
 8002d2c:	79fb      	ldrb	r3, [r7, #7]
 8002d2e:	f003 030f 	and.w	r3, r3, #15
 8002d32:	3b04      	subs	r3, #4
 8002d34:	0112      	lsls	r2, r2, #4
 8002d36:	b2d2      	uxtb	r2, r2
 8002d38:	440b      	add	r3, r1
 8002d3a:	761a      	strb	r2, [r3, #24]
}
 8002d3c:	bf00      	nop
 8002d3e:	370c      	adds	r7, #12
 8002d40:	46bd      	mov	sp, r7
 8002d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d46:	4770      	bx	lr
 8002d48:	e000e100 	.word	0xe000e100
 8002d4c:	e000ed00 	.word	0xe000ed00

08002d50 <NVIC_EncodePriority>:
{
 8002d50:	b480      	push	{r7}
 8002d52:	b089      	sub	sp, #36	; 0x24
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	60f8      	str	r0, [r7, #12]
 8002d58:	60b9      	str	r1, [r7, #8]
 8002d5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	f003 0307 	and.w	r3, r3, #7
 8002d62:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d64:	69fb      	ldr	r3, [r7, #28]
 8002d66:	f1c3 0307 	rsb	r3, r3, #7
 8002d6a:	2b04      	cmp	r3, #4
 8002d6c:	bf28      	it	cs
 8002d6e:	2304      	movcs	r3, #4
 8002d70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d72:	69fb      	ldr	r3, [r7, #28]
 8002d74:	3304      	adds	r3, #4
 8002d76:	2b06      	cmp	r3, #6
 8002d78:	d902      	bls.n	8002d80 <NVIC_EncodePriority+0x30>
 8002d7a:	69fb      	ldr	r3, [r7, #28]
 8002d7c:	3b03      	subs	r3, #3
 8002d7e:	e000      	b.n	8002d82 <NVIC_EncodePriority+0x32>
 8002d80:	2300      	movs	r3, #0
 8002d82:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d84:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002d88:	69bb      	ldr	r3, [r7, #24]
 8002d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d8e:	43da      	mvns	r2, r3
 8002d90:	68bb      	ldr	r3, [r7, #8]
 8002d92:	401a      	ands	r2, r3
 8002d94:	697b      	ldr	r3, [r7, #20]
 8002d96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d98:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002d9c:	697b      	ldr	r3, [r7, #20]
 8002d9e:	fa01 f303 	lsl.w	r3, r1, r3
 8002da2:	43d9      	mvns	r1, r3
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002da8:	4313      	orrs	r3, r2
}
 8002daa:	4618      	mov	r0, r3
 8002dac:	3724      	adds	r7, #36	; 0x24
 8002dae:	46bd      	mov	sp, r7
 8002db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db4:	4770      	bx	lr
	...

08002db8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b082      	sub	sp, #8
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	3b01      	subs	r3, #1
 8002dc4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002dc8:	d301      	bcc.n	8002dce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002dca:	2301      	movs	r3, #1
 8002dcc:	e00f      	b.n	8002dee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002dce:	4a0a      	ldr	r2, [pc, #40]	; (8002df8 <SysTick_Config+0x40>)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	3b01      	subs	r3, #1
 8002dd4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002dd6:	210f      	movs	r1, #15
 8002dd8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002ddc:	f7ff ff8e 	bl	8002cfc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002de0:	4b05      	ldr	r3, [pc, #20]	; (8002df8 <SysTick_Config+0x40>)
 8002de2:	2200      	movs	r2, #0
 8002de4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002de6:	4b04      	ldr	r3, [pc, #16]	; (8002df8 <SysTick_Config+0x40>)
 8002de8:	2207      	movs	r2, #7
 8002dea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002dec:	2300      	movs	r3, #0
}
 8002dee:	4618      	mov	r0, r3
 8002df0:	3708      	adds	r7, #8
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bd80      	pop	{r7, pc}
 8002df6:	bf00      	nop
 8002df8:	e000e010 	.word	0xe000e010

08002dfc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b082      	sub	sp, #8
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e04:	6878      	ldr	r0, [r7, #4]
 8002e06:	f7ff ff47 	bl	8002c98 <__NVIC_SetPriorityGrouping>
}
 8002e0a:	bf00      	nop
 8002e0c:	3708      	adds	r7, #8
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	bd80      	pop	{r7, pc}

08002e12 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e12:	b580      	push	{r7, lr}
 8002e14:	b086      	sub	sp, #24
 8002e16:	af00      	add	r7, sp, #0
 8002e18:	4603      	mov	r3, r0
 8002e1a:	60b9      	str	r1, [r7, #8]
 8002e1c:	607a      	str	r2, [r7, #4]
 8002e1e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002e20:	2300      	movs	r3, #0
 8002e22:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e24:	f7ff ff5c 	bl	8002ce0 <__NVIC_GetPriorityGrouping>
 8002e28:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e2a:	687a      	ldr	r2, [r7, #4]
 8002e2c:	68b9      	ldr	r1, [r7, #8]
 8002e2e:	6978      	ldr	r0, [r7, #20]
 8002e30:	f7ff ff8e 	bl	8002d50 <NVIC_EncodePriority>
 8002e34:	4602      	mov	r2, r0
 8002e36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e3a:	4611      	mov	r1, r2
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	f7ff ff5d 	bl	8002cfc <__NVIC_SetPriority>
}
 8002e42:	bf00      	nop
 8002e44:	3718      	adds	r7, #24
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}

08002e4a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e4a:	b580      	push	{r7, lr}
 8002e4c:	b082      	sub	sp, #8
 8002e4e:	af00      	add	r7, sp, #0
 8002e50:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e52:	6878      	ldr	r0, [r7, #4]
 8002e54:	f7ff ffb0 	bl	8002db8 <SysTick_Config>
 8002e58:	4603      	mov	r3, r0
}
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	3708      	adds	r7, #8
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bd80      	pop	{r7, pc}

08002e62 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8002e62:	b480      	push	{r7}
 8002e64:	b089      	sub	sp, #36	; 0x24
 8002e66:	af00      	add	r7, sp, #0
 8002e68:	60f8      	str	r0, [r7, #12]
 8002e6a:	60b9      	str	r1, [r7, #8]
 8002e6c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681a      	ldr	r2, [r3, #0]
 8002e72:	68bb      	ldr	r3, [r7, #8]
 8002e74:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e76:	697b      	ldr	r3, [r7, #20]
 8002e78:	fa93 f3a3 	rbit	r3, r3
 8002e7c:	613b      	str	r3, [r7, #16]
  return result;
 8002e7e:	693b      	ldr	r3, [r7, #16]
 8002e80:	fab3 f383 	clz	r3, r3
 8002e84:	b2db      	uxtb	r3, r3
 8002e86:	005b      	lsls	r3, r3, #1
 8002e88:	2103      	movs	r1, #3
 8002e8a:	fa01 f303 	lsl.w	r3, r1, r3
 8002e8e:	43db      	mvns	r3, r3
 8002e90:	401a      	ands	r2, r3
 8002e92:	68bb      	ldr	r3, [r7, #8]
 8002e94:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e96:	69fb      	ldr	r3, [r7, #28]
 8002e98:	fa93 f3a3 	rbit	r3, r3
 8002e9c:	61bb      	str	r3, [r7, #24]
  return result;
 8002e9e:	69bb      	ldr	r3, [r7, #24]
 8002ea0:	fab3 f383 	clz	r3, r3
 8002ea4:	b2db      	uxtb	r3, r3
 8002ea6:	005b      	lsls	r3, r3, #1
 8002ea8:	6879      	ldr	r1, [r7, #4]
 8002eaa:	fa01 f303 	lsl.w	r3, r1, r3
 8002eae:	431a      	orrs	r2, r3
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	601a      	str	r2, [r3, #0]
}
 8002eb4:	bf00      	nop
 8002eb6:	3724      	adds	r7, #36	; 0x24
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebe:	4770      	bx	lr

08002ec0 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b085      	sub	sp, #20
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	60f8      	str	r0, [r7, #12]
 8002ec8:	60b9      	str	r1, [r7, #8]
 8002eca:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	685a      	ldr	r2, [r3, #4]
 8002ed0:	68bb      	ldr	r3, [r7, #8]
 8002ed2:	43db      	mvns	r3, r3
 8002ed4:	401a      	ands	r2, r3
 8002ed6:	68bb      	ldr	r3, [r7, #8]
 8002ed8:	6879      	ldr	r1, [r7, #4]
 8002eda:	fb01 f303 	mul.w	r3, r1, r3
 8002ede:	431a      	orrs	r2, r3
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	605a      	str	r2, [r3, #4]
}
 8002ee4:	bf00      	nop
 8002ee6:	3714      	adds	r7, #20
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eee:	4770      	bx	lr

08002ef0 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b089      	sub	sp, #36	; 0x24
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	60f8      	str	r0, [r7, #12]
 8002ef8:	60b9      	str	r1, [r7, #8]
 8002efa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	689a      	ldr	r2, [r3, #8]
 8002f00:	68bb      	ldr	r3, [r7, #8]
 8002f02:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f04:	697b      	ldr	r3, [r7, #20]
 8002f06:	fa93 f3a3 	rbit	r3, r3
 8002f0a:	613b      	str	r3, [r7, #16]
  return result;
 8002f0c:	693b      	ldr	r3, [r7, #16]
 8002f0e:	fab3 f383 	clz	r3, r3
 8002f12:	b2db      	uxtb	r3, r3
 8002f14:	005b      	lsls	r3, r3, #1
 8002f16:	2103      	movs	r1, #3
 8002f18:	fa01 f303 	lsl.w	r3, r1, r3
 8002f1c:	43db      	mvns	r3, r3
 8002f1e:	401a      	ands	r2, r3
 8002f20:	68bb      	ldr	r3, [r7, #8]
 8002f22:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f24:	69fb      	ldr	r3, [r7, #28]
 8002f26:	fa93 f3a3 	rbit	r3, r3
 8002f2a:	61bb      	str	r3, [r7, #24]
  return result;
 8002f2c:	69bb      	ldr	r3, [r7, #24]
 8002f2e:	fab3 f383 	clz	r3, r3
 8002f32:	b2db      	uxtb	r3, r3
 8002f34:	005b      	lsls	r3, r3, #1
 8002f36:	6879      	ldr	r1, [r7, #4]
 8002f38:	fa01 f303 	lsl.w	r3, r1, r3
 8002f3c:	431a      	orrs	r2, r3
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8002f42:	bf00      	nop
 8002f44:	3724      	adds	r7, #36	; 0x24
 8002f46:	46bd      	mov	sp, r7
 8002f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4c:	4770      	bx	lr

08002f4e <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8002f4e:	b480      	push	{r7}
 8002f50:	b089      	sub	sp, #36	; 0x24
 8002f52:	af00      	add	r7, sp, #0
 8002f54:	60f8      	str	r0, [r7, #12]
 8002f56:	60b9      	str	r1, [r7, #8]
 8002f58:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	68da      	ldr	r2, [r3, #12]
 8002f5e:	68bb      	ldr	r3, [r7, #8]
 8002f60:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f62:	697b      	ldr	r3, [r7, #20]
 8002f64:	fa93 f3a3 	rbit	r3, r3
 8002f68:	613b      	str	r3, [r7, #16]
  return result;
 8002f6a:	693b      	ldr	r3, [r7, #16]
 8002f6c:	fab3 f383 	clz	r3, r3
 8002f70:	b2db      	uxtb	r3, r3
 8002f72:	005b      	lsls	r3, r3, #1
 8002f74:	2103      	movs	r1, #3
 8002f76:	fa01 f303 	lsl.w	r3, r1, r3
 8002f7a:	43db      	mvns	r3, r3
 8002f7c:	401a      	ands	r2, r3
 8002f7e:	68bb      	ldr	r3, [r7, #8]
 8002f80:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f82:	69fb      	ldr	r3, [r7, #28]
 8002f84:	fa93 f3a3 	rbit	r3, r3
 8002f88:	61bb      	str	r3, [r7, #24]
  return result;
 8002f8a:	69bb      	ldr	r3, [r7, #24]
 8002f8c:	fab3 f383 	clz	r3, r3
 8002f90:	b2db      	uxtb	r3, r3
 8002f92:	005b      	lsls	r3, r3, #1
 8002f94:	6879      	ldr	r1, [r7, #4]
 8002f96:	fa01 f303 	lsl.w	r3, r1, r3
 8002f9a:	431a      	orrs	r2, r3
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	60da      	str	r2, [r3, #12]
}
 8002fa0:	bf00      	nop
 8002fa2:	3724      	adds	r7, #36	; 0x24
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002faa:	4770      	bx	lr

08002fac <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8002fac:	b480      	push	{r7}
 8002fae:	b089      	sub	sp, #36	; 0x24
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	60f8      	str	r0, [r7, #12]
 8002fb4:	60b9      	str	r1, [r7, #8]
 8002fb6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U)),
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	6a1a      	ldr	r2, [r3, #32]
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fc0:	697b      	ldr	r3, [r7, #20]
 8002fc2:	fa93 f3a3 	rbit	r3, r3
 8002fc6:	613b      	str	r3, [r7, #16]
  return result;
 8002fc8:	693b      	ldr	r3, [r7, #16]
 8002fca:	fab3 f383 	clz	r3, r3
 8002fce:	b2db      	uxtb	r3, r3
 8002fd0:	009b      	lsls	r3, r3, #2
 8002fd2:	210f      	movs	r1, #15
 8002fd4:	fa01 f303 	lsl.w	r3, r1, r3
 8002fd8:	43db      	mvns	r3, r3
 8002fda:	401a      	ands	r2, r3
 8002fdc:	68bb      	ldr	r3, [r7, #8]
 8002fde:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fe0:	69fb      	ldr	r3, [r7, #28]
 8002fe2:	fa93 f3a3 	rbit	r3, r3
 8002fe6:	61bb      	str	r3, [r7, #24]
  return result;
 8002fe8:	69bb      	ldr	r3, [r7, #24]
 8002fea:	fab3 f383 	clz	r3, r3
 8002fee:	b2db      	uxtb	r3, r3
 8002ff0:	009b      	lsls	r3, r3, #2
 8002ff2:	6879      	ldr	r1, [r7, #4]
 8002ff4:	fa01 f303 	lsl.w	r3, r1, r3
 8002ff8:	431a      	orrs	r2, r3
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8002ffe:	bf00      	nop
 8003000:	3724      	adds	r7, #36	; 0x24
 8003002:	46bd      	mov	sp, r7
 8003004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003008:	4770      	bx	lr

0800300a <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 800300a:	b480      	push	{r7}
 800300c:	b089      	sub	sp, #36	; 0x24
 800300e:	af00      	add	r7, sp, #0
 8003010:	60f8      	str	r0, [r7, #12]
 8003012:	60b9      	str	r1, [r7, #8]
 8003014:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800301a:	68bb      	ldr	r3, [r7, #8]
 800301c:	0a1b      	lsrs	r3, r3, #8
 800301e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003020:	697b      	ldr	r3, [r7, #20]
 8003022:	fa93 f3a3 	rbit	r3, r3
 8003026:	613b      	str	r3, [r7, #16]
  return result;
 8003028:	693b      	ldr	r3, [r7, #16]
 800302a:	fab3 f383 	clz	r3, r3
 800302e:	b2db      	uxtb	r3, r3
 8003030:	009b      	lsls	r3, r3, #2
 8003032:	210f      	movs	r1, #15
 8003034:	fa01 f303 	lsl.w	r3, r1, r3
 8003038:	43db      	mvns	r3, r3
 800303a:	401a      	ands	r2, r3
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	0a1b      	lsrs	r3, r3, #8
 8003040:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003042:	69fb      	ldr	r3, [r7, #28]
 8003044:	fa93 f3a3 	rbit	r3, r3
 8003048:	61bb      	str	r3, [r7, #24]
  return result;
 800304a:	69bb      	ldr	r3, [r7, #24]
 800304c:	fab3 f383 	clz	r3, r3
 8003050:	b2db      	uxtb	r3, r3
 8003052:	009b      	lsls	r3, r3, #2
 8003054:	6879      	ldr	r1, [r7, #4]
 8003056:	fa01 f303 	lsl.w	r3, r1, r3
 800305a:	431a      	orrs	r2, r3
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 8003060:	bf00      	nop
 8003062:	3724      	adds	r7, #36	; 0x24
 8003064:	46bd      	mov	sp, r7
 8003066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306a:	4770      	bx	lr

0800306c <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b088      	sub	sp, #32
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
 8003074:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800307c:	697b      	ldr	r3, [r7, #20]
 800307e:	fa93 f3a3 	rbit	r3, r3
 8003082:	613b      	str	r3, [r7, #16]
  return result;
 8003084:	693b      	ldr	r3, [r7, #16]
 8003086:	fab3 f383 	clz	r3, r3
 800308a:	b2db      	uxtb	r3, r3
 800308c:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800308e:	e051      	b.n	8003134 <LL_GPIO_Init+0xc8>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	681a      	ldr	r2, [r3, #0]
 8003094:	2101      	movs	r1, #1
 8003096:	69fb      	ldr	r3, [r7, #28]
 8003098:	fa01 f303 	lsl.w	r3, r1, r3
 800309c:	4013      	ands	r3, r2
 800309e:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 80030a0:	69bb      	ldr	r3, [r7, #24]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d043      	beq.n	800312e <LL_GPIO_Init+0xc2>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	2b01      	cmp	r3, #1
 80030ac:	d003      	beq.n	80030b6 <LL_GPIO_Init+0x4a>
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	2b02      	cmp	r3, #2
 80030b4:	d10e      	bne.n	80030d4 <LL_GPIO_Init+0x68>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	689b      	ldr	r3, [r3, #8]
 80030ba:	461a      	mov	r2, r3
 80030bc:	69b9      	ldr	r1, [r7, #24]
 80030be:	6878      	ldr	r0, [r7, #4]
 80030c0:	f7ff ff16 	bl	8002ef0 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	6819      	ldr	r1, [r3, #0]
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	68db      	ldr	r3, [r3, #12]
 80030cc:	461a      	mov	r2, r3
 80030ce:	6878      	ldr	r0, [r7, #4]
 80030d0:	f7ff fef6 	bl	8002ec0 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	691b      	ldr	r3, [r3, #16]
 80030d8:	461a      	mov	r2, r3
 80030da:	69b9      	ldr	r1, [r7, #24]
 80030dc:	6878      	ldr	r0, [r7, #4]
 80030de:	f7ff ff36 	bl	8002f4e <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	685b      	ldr	r3, [r3, #4]
 80030e6:	2b02      	cmp	r3, #2
 80030e8:	d11a      	bne.n	8003120 <LL_GPIO_Init+0xb4>
 80030ea:	69bb      	ldr	r3, [r7, #24]
 80030ec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	fa93 f3a3 	rbit	r3, r3
 80030f4:	60bb      	str	r3, [r7, #8]
  return result;
 80030f6:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 80030f8:	fab3 f383 	clz	r3, r3
 80030fc:	b2db      	uxtb	r3, r3
 80030fe:	2b07      	cmp	r3, #7
 8003100:	d807      	bhi.n	8003112 <LL_GPIO_Init+0xa6>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	695b      	ldr	r3, [r3, #20]
 8003106:	461a      	mov	r2, r3
 8003108:	69b9      	ldr	r1, [r7, #24]
 800310a:	6878      	ldr	r0, [r7, #4]
 800310c:	f7ff ff4e 	bl	8002fac <LL_GPIO_SetAFPin_0_7>
 8003110:	e006      	b.n	8003120 <LL_GPIO_Init+0xb4>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	695b      	ldr	r3, [r3, #20]
 8003116:	461a      	mov	r2, r3
 8003118:	69b9      	ldr	r1, [r7, #24]
 800311a:	6878      	ldr	r0, [r7, #4]
 800311c:	f7ff ff75 	bl	800300a <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	685b      	ldr	r3, [r3, #4]
 8003124:	461a      	mov	r2, r3
 8003126:	69b9      	ldr	r1, [r7, #24]
 8003128:	6878      	ldr	r0, [r7, #4]
 800312a:	f7ff fe9a 	bl	8002e62 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800312e:	69fb      	ldr	r3, [r7, #28]
 8003130:	3301      	adds	r3, #1
 8003132:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	681a      	ldr	r2, [r3, #0]
 8003138:	69fb      	ldr	r3, [r7, #28]
 800313a:	fa22 f303 	lsr.w	r3, r2, r3
 800313e:	2b00      	cmp	r3, #0
 8003140:	d1a6      	bne.n	8003090 <LL_GPIO_Init+0x24>
  }

  return (SUCCESS);
 8003142:	2300      	movs	r3, #0
}
 8003144:	4618      	mov	r0, r3
 8003146:	3720      	adds	r7, #32
 8003148:	46bd      	mov	sp, r7
 800314a:	bd80      	pop	{r7, pc}

0800314c <LL_I2C_Enable>:
{
 800314c:	b480      	push	{r7}
 800314e:	b083      	sub	sp, #12
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f043 0201 	orr.w	r2, r3, #1
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	601a      	str	r2, [r3, #0]
}
 8003160:	bf00      	nop
 8003162:	370c      	adds	r7, #12
 8003164:	46bd      	mov	sp, r7
 8003166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316a:	4770      	bx	lr

0800316c <LL_I2C_Disable>:
{
 800316c:	b480      	push	{r7}
 800316e:	b083      	sub	sp, #12
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f023 0201 	bic.w	r2, r3, #1
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	601a      	str	r2, [r3, #0]
}
 8003180:	bf00      	nop
 8003182:	370c      	adds	r7, #12
 8003184:	46bd      	mov	sp, r7
 8003186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318a:	4770      	bx	lr

0800318c <LL_I2C_ConfigFilters>:
{
 800318c:	b480      	push	{r7}
 800318e:	b085      	sub	sp, #20
 8003190:	af00      	add	r7, sp, #0
 8003192:	60f8      	str	r0, [r7, #12]
 8003194:	60b9      	str	r1, [r7, #8]
 8003196:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ANFOFF | I2C_CR1_DNF, AnalogFilter | (DigitalFilter << I2C_CR1_DNF_Pos));
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	0219      	lsls	r1, r3, #8
 80031a4:	68bb      	ldr	r3, [r7, #8]
 80031a6:	430b      	orrs	r3, r1
 80031a8:	431a      	orrs	r2, r3
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	601a      	str	r2, [r3, #0]
}
 80031ae:	bf00      	nop
 80031b0:	3714      	adds	r7, #20
 80031b2:	46bd      	mov	sp, r7
 80031b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b8:	4770      	bx	lr

080031ba <LL_I2C_SetOwnAddress1>:
{
 80031ba:	b480      	push	{r7}
 80031bc:	b085      	sub	sp, #20
 80031be:	af00      	add	r7, sp, #0
 80031c0:	60f8      	str	r0, [r7, #12]
 80031c2:	60b9      	str	r1, [r7, #8]
 80031c4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_OA1 | I2C_OAR1_OA1MODE, OwnAddress1 | OwnAddrSize);
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	689b      	ldr	r3, [r3, #8]
 80031ca:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80031ce:	f023 0307 	bic.w	r3, r3, #7
 80031d2:	68b9      	ldr	r1, [r7, #8]
 80031d4:	687a      	ldr	r2, [r7, #4]
 80031d6:	430a      	orrs	r2, r1
 80031d8:	431a      	orrs	r2, r3
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	609a      	str	r2, [r3, #8]
}
 80031de:	bf00      	nop
 80031e0:	3714      	adds	r7, #20
 80031e2:	46bd      	mov	sp, r7
 80031e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e8:	4770      	bx	lr

080031ea <LL_I2C_EnableOwnAddress1>:
{
 80031ea:	b480      	push	{r7}
 80031ec:	b083      	sub	sp, #12
 80031ee:	af00      	add	r7, sp, #0
 80031f0:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	689b      	ldr	r3, [r3, #8]
 80031f6:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	609a      	str	r2, [r3, #8]
}
 80031fe:	bf00      	nop
 8003200:	370c      	adds	r7, #12
 8003202:	46bd      	mov	sp, r7
 8003204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003208:	4770      	bx	lr

0800320a <LL_I2C_DisableOwnAddress1>:
{
 800320a:	b480      	push	{r7}
 800320c:	b083      	sub	sp, #12
 800320e:	af00      	add	r7, sp, #0
 8003210:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	689b      	ldr	r3, [r3, #8]
 8003216:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	609a      	str	r2, [r3, #8]
}
 800321e:	bf00      	nop
 8003220:	370c      	adds	r7, #12
 8003222:	46bd      	mov	sp, r7
 8003224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003228:	4770      	bx	lr

0800322a <LL_I2C_SetTiming>:
{
 800322a:	b480      	push	{r7}
 800322c:	b083      	sub	sp, #12
 800322e:	af00      	add	r7, sp, #0
 8003230:	6078      	str	r0, [r7, #4]
 8003232:	6039      	str	r1, [r7, #0]
  WRITE_REG(I2Cx->TIMINGR, Timing);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	683a      	ldr	r2, [r7, #0]
 8003238:	611a      	str	r2, [r3, #16]
}
 800323a:	bf00      	nop
 800323c:	370c      	adds	r7, #12
 800323e:	46bd      	mov	sp, r7
 8003240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003244:	4770      	bx	lr

08003246 <LL_I2C_SetMode>:
{
 8003246:	b480      	push	{r7}
 8003248:	b083      	sub	sp, #12
 800324a:	af00      	add	r7, sp, #0
 800324c:	6078      	str	r0, [r7, #4]
 800324e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN, PeripheralMode);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	431a      	orrs	r2, r3
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	601a      	str	r2, [r3, #0]
}
 8003260:	bf00      	nop
 8003262:	370c      	adds	r7, #12
 8003264:	46bd      	mov	sp, r7
 8003266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326a:	4770      	bx	lr

0800326c <LL_I2C_AcknowledgeNextData>:
{
 800326c:	b480      	push	{r7}
 800326e:	b083      	sub	sp, #12
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
 8003274:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_NACK, TypeAcknowledge);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	431a      	orrs	r2, r3
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	605a      	str	r2, [r3, #4]
}
 8003286:	bf00      	nop
 8003288:	370c      	adds	r7, #12
 800328a:	46bd      	mov	sp, r7
 800328c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003290:	4770      	bx	lr

08003292 <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: I2C registers are initialized
  *          - ERROR: Not applicable
  */
ErrorStatus LL_I2C_Init(I2C_TypeDef *I2Cx, const LL_I2C_InitTypeDef *I2C_InitStruct)
{
 8003292:	b580      	push	{r7, lr}
 8003294:	b082      	sub	sp, #8
 8003296:	af00      	add	r7, sp, #0
 8003298:	6078      	str	r0, [r7, #4]
 800329a:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 800329c:	6878      	ldr	r0, [r7, #4]
 800329e:	f7ff ff65 	bl	800316c <LL_I2C_Disable>
  /*---------------------------- I2Cx CR1 Configuration ------------------------
   * Configure the analog and digital noise filters with parameters :
   * - AnalogFilter: I2C_CR1_ANFOFF bit
   * - DigitalFilter: I2C_CR1_DNF[3:0] bits
   */
  LL_I2C_ConfigFilters(I2Cx, I2C_InitStruct->AnalogFilter, I2C_InitStruct->DigitalFilter);
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	6899      	ldr	r1, [r3, #8]
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	68db      	ldr	r3, [r3, #12]
 80032aa:	461a      	mov	r2, r3
 80032ac:	6878      	ldr	r0, [r7, #4]
 80032ae:	f7ff ff6d 	bl	800318c <LL_I2C_ConfigFilters>
  /*---------------------------- I2Cx TIMINGR Configuration --------------------
   * Configure the SDA setup, hold time and the SCL high, low period with parameter :
   * - Timing: I2C_TIMINGR_PRESC[3:0], I2C_TIMINGR_SCLDEL[3:0], I2C_TIMINGR_SDADEL[3:0],
   *           I2C_TIMINGR_SCLH[7:0] and I2C_TIMINGR_SCLL[7:0] bits
   */
  LL_I2C_SetTiming(I2Cx, I2C_InitStruct->Timing);
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	4619      	mov	r1, r3
 80032b8:	6878      	ldr	r0, [r7, #4]
 80032ba:	f7ff ffb6 	bl	800322a <LL_I2C_SetTiming>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 80032be:	6878      	ldr	r0, [r7, #4]
 80032c0:	f7ff ff44 	bl	800314c <LL_I2C_Enable>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_OA1[9:0] bits
   * - OwnAddrSize:  I2C_OAR1_OA1MODE bit
   */
  LL_I2C_DisableOwnAddress1(I2Cx);
 80032c4:	6878      	ldr	r0, [r7, #4]
 80032c6:	f7ff ffa0 	bl	800320a <LL_I2C_DisableOwnAddress1>
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	6919      	ldr	r1, [r3, #16]
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	699b      	ldr	r3, [r3, #24]
 80032d2:	461a      	mov	r2, r3
 80032d4:	6878      	ldr	r0, [r7, #4]
 80032d6:	f7ff ff70 	bl	80031ba <LL_I2C_SetOwnAddress1>

  /* OwnAdress1 == 0 is reserved for General Call address */
  if (I2C_InitStruct->OwnAddress1 != 0U)
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	691b      	ldr	r3, [r3, #16]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d002      	beq.n	80032e8 <LL_I2C_Init+0x56>
  {
    LL_I2C_EnableOwnAddress1(I2Cx);
 80032e2:	6878      	ldr	r0, [r7, #4]
 80032e4:	f7ff ff81 	bl	80031ea <LL_I2C_EnableOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBDEN and I2C_CR1_SMBHEN bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	4619      	mov	r1, r3
 80032ee:	6878      	ldr	r0, [r7, #4]
 80032f0:	f7ff ffa9 	bl	8003246 <LL_I2C_SetMode>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	695b      	ldr	r3, [r3, #20]
 80032f8:	4619      	mov	r1, r3
 80032fa:	6878      	ldr	r0, [r7, #4]
 80032fc:	f7ff ffb6 	bl	800326c <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 8003300:	2300      	movs	r3, #0
}
 8003302:	4618      	mov	r0, r3
 8003304:	3708      	adds	r7, #8
 8003306:	46bd      	mov	sp, r7
 8003308:	bd80      	pop	{r7, pc}
	...

0800330c <LL_RCC_HSI_IsReady>:
{
 800330c:	b480      	push	{r7}
 800330e:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8003310:	4b06      	ldr	r3, [pc, #24]	; (800332c <LL_RCC_HSI_IsReady+0x20>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f003 0302 	and.w	r3, r3, #2
 8003318:	2b02      	cmp	r3, #2
 800331a:	bf0c      	ite	eq
 800331c:	2301      	moveq	r3, #1
 800331e:	2300      	movne	r3, #0
 8003320:	b2db      	uxtb	r3, r3
}
 8003322:	4618      	mov	r0, r3
 8003324:	46bd      	mov	sp, r7
 8003326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332a:	4770      	bx	lr
 800332c:	40021000 	.word	0x40021000

08003330 <LL_RCC_LSE_IsReady>:
{
 8003330:	b480      	push	{r7}
 8003332:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
 8003334:	4b06      	ldr	r3, [pc, #24]	; (8003350 <LL_RCC_LSE_IsReady+0x20>)
 8003336:	6a1b      	ldr	r3, [r3, #32]
 8003338:	f003 0302 	and.w	r3, r3, #2
 800333c:	2b02      	cmp	r3, #2
 800333e:	bf0c      	ite	eq
 8003340:	2301      	moveq	r3, #1
 8003342:	2300      	movne	r3, #0
 8003344:	b2db      	uxtb	r3, r3
}
 8003346:	4618      	mov	r0, r3
 8003348:	46bd      	mov	sp, r7
 800334a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334e:	4770      	bx	lr
 8003350:	40021000 	.word	0x40021000

08003354 <LL_RCC_GetSysClkSource>:
{
 8003354:	b480      	push	{r7}
 8003356:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8003358:	4b04      	ldr	r3, [pc, #16]	; (800336c <LL_RCC_GetSysClkSource+0x18>)
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	f003 030c 	and.w	r3, r3, #12
}
 8003360:	4618      	mov	r0, r3
 8003362:	46bd      	mov	sp, r7
 8003364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003368:	4770      	bx	lr
 800336a:	bf00      	nop
 800336c:	40021000 	.word	0x40021000

08003370 <LL_RCC_GetAHBPrescaler>:
{
 8003370:	b480      	push	{r7}
 8003372:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8003374:	4b04      	ldr	r3, [pc, #16]	; (8003388 <LL_RCC_GetAHBPrescaler+0x18>)
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800337c:	4618      	mov	r0, r3
 800337e:	46bd      	mov	sp, r7
 8003380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003384:	4770      	bx	lr
 8003386:	bf00      	nop
 8003388:	40021000 	.word	0x40021000

0800338c <LL_RCC_GetAPB1Prescaler>:
{
 800338c:	b480      	push	{r7}
 800338e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8003390:	4b04      	ldr	r3, [pc, #16]	; (80033a4 <LL_RCC_GetAPB1Prescaler+0x18>)
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8003398:	4618      	mov	r0, r3
 800339a:	46bd      	mov	sp, r7
 800339c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a0:	4770      	bx	lr
 80033a2:	bf00      	nop
 80033a4:	40021000 	.word	0x40021000

080033a8 <LL_RCC_GetAPB2Prescaler>:
{
 80033a8:	b480      	push	{r7}
 80033aa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80033ac:	4b04      	ldr	r3, [pc, #16]	; (80033c0 <LL_RCC_GetAPB2Prescaler+0x18>)
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 80033b4:	4618      	mov	r0, r3
 80033b6:	46bd      	mov	sp, r7
 80033b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033bc:	4770      	bx	lr
 80033be:	bf00      	nop
 80033c0:	40021000 	.word	0x40021000

080033c4 <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 80033c4:	b480      	push	{r7}
 80033c6:	b083      	sub	sp, #12
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CFGR3, (RCC_CFGR3_USART1SW << USARTx)) | (USARTx << 24U));
 80033cc:	4b07      	ldr	r3, [pc, #28]	; (80033ec <LL_RCC_GetUSARTClockSource+0x28>)
 80033ce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80033d0:	2103      	movs	r1, #3
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	fa01 f303 	lsl.w	r3, r1, r3
 80033d8:	401a      	ands	r2, r3
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	061b      	lsls	r3, r3, #24
 80033de:	4313      	orrs	r3, r2
}
 80033e0:	4618      	mov	r0, r3
 80033e2:	370c      	adds	r7, #12
 80033e4:	46bd      	mov	sp, r7
 80033e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ea:	4770      	bx	lr
 80033ec:	40021000 	.word	0x40021000

080033f0 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80033f0:	b480      	push	{r7}
 80033f2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 80033f4:	4b04      	ldr	r3, [pc, #16]	; (8003408 <LL_RCC_PLL_GetMainSource+0x18>)
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
 80033fc:	4618      	mov	r0, r3
 80033fe:	46bd      	mov	sp, r7
 8003400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003404:	4770      	bx	lr
 8003406:	bf00      	nop
 8003408:	40021000 	.word	0x40021000

0800340c <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_14
  *         @arg @ref LL_RCC_PLL_MUL_15
  *         @arg @ref LL_RCC_PLL_MUL_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 800340c:	b480      	push	{r7}
 800340e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMUL));
 8003410:	4b04      	ldr	r3, [pc, #16]	; (8003424 <LL_RCC_PLL_GetMultiplicator+0x18>)
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
}
 8003418:	4618      	mov	r0, r3
 800341a:	46bd      	mov	sp, r7
 800341c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003420:	4770      	bx	lr
 8003422:	bf00      	nop
 8003424:	40021000 	.word	0x40021000

08003428 <LL_RCC_PLL_GetPrediv>:
  *         @arg @ref LL_RCC_PREDIV_DIV_14
  *         @arg @ref LL_RCC_PREDIV_DIV_15
  *         @arg @ref LL_RCC_PREDIV_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
 8003428:	b480      	push	{r7}
 800342a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV));
 800342c:	4b04      	ldr	r3, [pc, #16]	; (8003440 <LL_RCC_PLL_GetPrediv+0x18>)
 800342e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003430:	f003 030f 	and.w	r3, r3, #15
}
 8003434:	4618      	mov	r0, r3
 8003436:	46bd      	mov	sp, r7
 8003438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343c:	4770      	bx	lr
 800343e:	bf00      	nop
 8003440:	40021000 	.word	0x40021000

08003444 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b082      	sub	sp, #8
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 800344c:	f000 f862 	bl	8003514 <RCC_GetSystemClockFreq>
 8003450:	4602      	mov	r2, r0
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	4618      	mov	r0, r3
 800345c:	f000 f880 	bl	8003560 <RCC_GetHCLKClockFreq>
 8003460:	4602      	mov	r2, r0
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	4618      	mov	r0, r3
 800346c:	f000 f88e 	bl	800358c <RCC_GetPCLK1ClockFreq>
 8003470:	4602      	mov	r2, r0
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	4618      	mov	r0, r3
 800347c:	f000 f89a 	bl	80035b4 <RCC_GetPCLK2ClockFreq>
 8003480:	4602      	mov	r2, r0
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	60da      	str	r2, [r3, #12]
}
 8003486:	bf00      	nop
 8003488:	3708      	adds	r7, #8
 800348a:	46bd      	mov	sp, r7
 800348c:	bd80      	pop	{r7, pc}
	...

08003490 <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         @arg @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b084      	sub	sp, #16
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8003498:	2300      	movs	r3, #0
 800349a:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));
#if defined(RCC_CFGR3_USART1SW)
  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d130      	bne.n	8003504 <LL_RCC_GetUSARTClockFreq+0x74>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80034a2:	6878      	ldr	r0, [r7, #4]
 80034a4:	f7ff ff8e 	bl	80033c4 <LL_RCC_GetUSARTClockSource>
 80034a8:	4603      	mov	r3, r0
 80034aa:	2b03      	cmp	r3, #3
 80034ac:	d00a      	beq.n	80034c4 <LL_RCC_GetUSARTClockFreq+0x34>
 80034ae:	2b03      	cmp	r3, #3
 80034b0:	d819      	bhi.n	80034e6 <LL_RCC_GetUSARTClockFreq+0x56>
 80034b2:	2b01      	cmp	r3, #1
 80034b4:	d002      	beq.n	80034bc <LL_RCC_GetUSARTClockFreq+0x2c>
 80034b6:	2b02      	cmp	r3, #2
 80034b8:	d00c      	beq.n	80034d4 <LL_RCC_GetUSARTClockFreq+0x44>
 80034ba:	e014      	b.n	80034e6 <LL_RCC_GetUSARTClockFreq+0x56>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 80034bc:	f000 f82a 	bl	8003514 <RCC_GetSystemClockFreq>
 80034c0:	60f8      	str	r0, [r7, #12]
        break;
 80034c2:	e01f      	b.n	8003504 <LL_RCC_GetUSARTClockFreq+0x74>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 80034c4:	f7ff ff22 	bl	800330c <LL_RCC_HSI_IsReady>
 80034c8:	4603      	mov	r3, r0
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d017      	beq.n	80034fe <LL_RCC_GetUSARTClockFreq+0x6e>
        {
          usart_frequency = HSI_VALUE;
 80034ce:	4b10      	ldr	r3, [pc, #64]	; (8003510 <LL_RCC_GetUSARTClockFreq+0x80>)
 80034d0:	60fb      	str	r3, [r7, #12]
        }
        break;
 80034d2:	e014      	b.n	80034fe <LL_RCC_GetUSARTClockFreq+0x6e>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 80034d4:	f7ff ff2c 	bl	8003330 <LL_RCC_LSE_IsReady>
 80034d8:	4603      	mov	r3, r0
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d011      	beq.n	8003502 <LL_RCC_GetUSARTClockFreq+0x72>
        {
          usart_frequency = LSE_VALUE;
 80034de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80034e2:	60fb      	str	r3, [r7, #12]
        }
        break;
 80034e4:	e00d      	b.n	8003502 <LL_RCC_GetUSARTClockFreq+0x72>

#if defined(RCC_CFGR3_USART1SW_PCLK1)
      case LL_RCC_USART1_CLKSOURCE_PCLK1:  /* USART1 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80034e6:	f000 f815 	bl	8003514 <RCC_GetSystemClockFreq>
 80034ea:	4603      	mov	r3, r0
 80034ec:	4618      	mov	r0, r3
 80034ee:	f000 f837 	bl	8003560 <RCC_GetHCLKClockFreq>
 80034f2:	4603      	mov	r3, r0
 80034f4:	4618      	mov	r0, r3
 80034f6:	f000 f849 	bl	800358c <RCC_GetPCLK1ClockFreq>
 80034fa:	60f8      	str	r0, [r7, #12]
#else
      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
#endif /* RCC_CFGR3_USART1SW_PCLK1 */
        break;
 80034fc:	e002      	b.n	8003504 <LL_RCC_GetUSARTClockFreq+0x74>
        break;
 80034fe:	bf00      	nop
 8003500:	e000      	b.n	8003504 <LL_RCC_GetUSARTClockFreq+0x74>
        break;
 8003502:	bf00      	nop
        break;
    }
  }

#endif /* RCC_CFGR3_USART3SW */
  return usart_frequency;
 8003504:	68fb      	ldr	r3, [r7, #12]
}
 8003506:	4618      	mov	r0, r3
 8003508:	3710      	adds	r7, #16
 800350a:	46bd      	mov	sp, r7
 800350c:	bd80      	pop	{r7, pc}
 800350e:	bf00      	nop
 8003510:	007a1200 	.word	0x007a1200

08003514 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b082      	sub	sp, #8
 8003518:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 800351a:	2300      	movs	r3, #0
 800351c:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800351e:	f7ff ff19 	bl	8003354 <LL_RCC_GetSysClkSource>
 8003522:	4603      	mov	r3, r0
 8003524:	2b08      	cmp	r3, #8
 8003526:	d00c      	beq.n	8003542 <RCC_GetSystemClockFreq+0x2e>
 8003528:	2b08      	cmp	r3, #8
 800352a:	d80e      	bhi.n	800354a <RCC_GetSystemClockFreq+0x36>
 800352c:	2b00      	cmp	r3, #0
 800352e:	d002      	beq.n	8003536 <RCC_GetSystemClockFreq+0x22>
 8003530:	2b04      	cmp	r3, #4
 8003532:	d003      	beq.n	800353c <RCC_GetSystemClockFreq+0x28>
 8003534:	e009      	b.n	800354a <RCC_GetSystemClockFreq+0x36>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8003536:	4b09      	ldr	r3, [pc, #36]	; (800355c <RCC_GetSystemClockFreq+0x48>)
 8003538:	607b      	str	r3, [r7, #4]
      break;
 800353a:	e009      	b.n	8003550 <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 800353c:	4b07      	ldr	r3, [pc, #28]	; (800355c <RCC_GetSystemClockFreq+0x48>)
 800353e:	607b      	str	r3, [r7, #4]
      break;
 8003540:	e006      	b.n	8003550 <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8003542:	f000 f84b 	bl	80035dc <RCC_PLL_GetFreqDomain_SYS>
 8003546:	6078      	str	r0, [r7, #4]
      break;
 8003548:	e002      	b.n	8003550 <RCC_GetSystemClockFreq+0x3c>

    default:
      frequency = HSI_VALUE;
 800354a:	4b04      	ldr	r3, [pc, #16]	; (800355c <RCC_GetSystemClockFreq+0x48>)
 800354c:	607b      	str	r3, [r7, #4]
      break;
 800354e:	bf00      	nop
  }

  return frequency;
 8003550:	687b      	ldr	r3, [r7, #4]
}
 8003552:	4618      	mov	r0, r3
 8003554:	3708      	adds	r7, #8
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}
 800355a:	bf00      	nop
 800355c:	007a1200 	.word	0x007a1200

08003560 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b082      	sub	sp, #8
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8003568:	f7ff ff02 	bl	8003370 <LL_RCC_GetAHBPrescaler>
 800356c:	4603      	mov	r3, r0
 800356e:	091b      	lsrs	r3, r3, #4
 8003570:	f003 030f 	and.w	r3, r3, #15
 8003574:	4a04      	ldr	r2, [pc, #16]	; (8003588 <RCC_GetHCLKClockFreq+0x28>)
 8003576:	5cd3      	ldrb	r3, [r2, r3]
 8003578:	461a      	mov	r2, r3
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	40d3      	lsrs	r3, r2
}
 800357e:	4618      	mov	r0, r3
 8003580:	3708      	adds	r7, #8
 8003582:	46bd      	mov	sp, r7
 8003584:	bd80      	pop	{r7, pc}
 8003586:	bf00      	nop
 8003588:	080073e4 	.word	0x080073e4

0800358c <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b082      	sub	sp, #8
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8003594:	f7ff fefa 	bl	800338c <LL_RCC_GetAPB1Prescaler>
 8003598:	4603      	mov	r3, r0
 800359a:	0a1b      	lsrs	r3, r3, #8
 800359c:	4a04      	ldr	r2, [pc, #16]	; (80035b0 <RCC_GetPCLK1ClockFreq+0x24>)
 800359e:	5cd3      	ldrb	r3, [r2, r3]
 80035a0:	461a      	mov	r2, r3
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	40d3      	lsrs	r3, r2
}
 80035a6:	4618      	mov	r0, r3
 80035a8:	3708      	adds	r7, #8
 80035aa:	46bd      	mov	sp, r7
 80035ac:	bd80      	pop	{r7, pc}
 80035ae:	bf00      	nop
 80035b0:	080073f4 	.word	0x080073f4

080035b4 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b082      	sub	sp, #8
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 80035bc:	f7ff fef4 	bl	80033a8 <LL_RCC_GetAPB2Prescaler>
 80035c0:	4603      	mov	r3, r0
 80035c2:	0adb      	lsrs	r3, r3, #11
 80035c4:	4a04      	ldr	r2, [pc, #16]	; (80035d8 <RCC_GetPCLK2ClockFreq+0x24>)
 80035c6:	5cd3      	ldrb	r3, [r2, r3]
 80035c8:	461a      	mov	r2, r3
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	40d3      	lsrs	r3, r2
}
 80035ce:	4618      	mov	r0, r3
 80035d0:	3708      	adds	r7, #8
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bd80      	pop	{r7, pc}
 80035d6:	bf00      	nop
 80035d8:	080073f4 	.word	0x080073f4

080035dc <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 80035dc:	b590      	push	{r4, r7, lr}
 80035de:	b085      	sub	sp, #20
 80035e0:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 80035e2:	2300      	movs	r3, #0
 80035e4:	60fb      	str	r3, [r7, #12]
 80035e6:	2300      	movs	r3, #0
 80035e8:	60bb      	str	r3, [r7, #8]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL divider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 80035ea:	f7ff ff01 	bl	80033f0 <LL_RCC_PLL_GetMainSource>
 80035ee:	60b8      	str	r0, [r7, #8]

  switch (pllsource)
 80035f0:	68bb      	ldr	r3, [r7, #8]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d004      	beq.n	8003600 <RCC_PLL_GetFreqDomain_SYS+0x24>
 80035f6:	68bb      	ldr	r3, [r7, #8]
 80035f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80035fc:	d003      	beq.n	8003606 <RCC_PLL_GetFreqDomain_SYS+0x2a>
 80035fe:	e005      	b.n	800360c <RCC_PLL_GetFreqDomain_SYS+0x30>
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
    case LL_RCC_PLLSOURCE_HSI:       /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
#else
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
 8003600:	4b13      	ldr	r3, [pc, #76]	; (8003650 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8003602:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 8003604:	e005      	b.n	8003612 <RCC_PLL_GetFreqDomain_SYS+0x36>

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8003606:	4b13      	ldr	r3, [pc, #76]	; (8003654 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 8003608:	60fb      	str	r3, [r7, #12]
      break;
 800360a:	e002      	b.n	8003612 <RCC_PLL_GetFreqDomain_SYS+0x36>

    default:
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
      pllinputfreq = HSI_VALUE;
#else
      pllinputfreq = HSI_VALUE / 2U;
 800360c:	4b10      	ldr	r3, [pc, #64]	; (8003650 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 800360e:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 8003610:	bf00      	nop
  }
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator(), LL_RCC_PLL_GetPrediv());
#else
  return __LL_RCC_CALC_PLLCLK_FREQ((pllinputfreq / (LL_RCC_PLL_GetPrediv() + 1U)), LL_RCC_PLL_GetMultiplicator());
 8003612:	f7ff ff09 	bl	8003428 <LL_RCC_PLL_GetPrediv>
 8003616:	4603      	mov	r3, r0
 8003618:	3301      	adds	r3, #1
 800361a:	68fa      	ldr	r2, [r7, #12]
 800361c:	fbb2 f4f3 	udiv	r4, r2, r3
 8003620:	f7ff fef4 	bl	800340c <LL_RCC_PLL_GetMultiplicator>
 8003624:	4603      	mov	r3, r0
 8003626:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800362a:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800362e:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003630:	687a      	ldr	r2, [r7, #4]
 8003632:	fa92 f2a2 	rbit	r2, r2
 8003636:	603a      	str	r2, [r7, #0]
  return result;
 8003638:	683a      	ldr	r2, [r7, #0]
 800363a:	fab2 f282 	clz	r2, r2
 800363e:	b2d2      	uxtb	r2, r2
 8003640:	40d3      	lsrs	r3, r2
 8003642:	3302      	adds	r3, #2
 8003644:	fb04 f303 	mul.w	r3, r4, r3
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
}
 8003648:	4618      	mov	r0, r3
 800364a:	3714      	adds	r7, #20
 800364c:	46bd      	mov	sp, r7
 800364e:	bd90      	pop	{r4, r7, pc}
 8003650:	003d0900 	.word	0x003d0900
 8003654:	007a1200 	.word	0x007a1200

08003658 <LL_USART_IsEnabled>:
{
 8003658:	b480      	push	{r7}
 800365a:	b083      	sub	sp, #12
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f003 0301 	and.w	r3, r3, #1
 8003668:	2b01      	cmp	r3, #1
 800366a:	d101      	bne.n	8003670 <LL_USART_IsEnabled+0x18>
 800366c:	2301      	movs	r3, #1
 800366e:	e000      	b.n	8003672 <LL_USART_IsEnabled+0x1a>
 8003670:	2300      	movs	r3, #0
}
 8003672:	4618      	mov	r0, r3
 8003674:	370c      	adds	r7, #12
 8003676:	46bd      	mov	sp, r7
 8003678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367c:	4770      	bx	lr

0800367e <LL_USART_SetStopBitsLength>:
{
 800367e:	b480      	push	{r7}
 8003680:	b083      	sub	sp, #12
 8003682:	af00      	add	r7, sp, #0
 8003684:	6078      	str	r0, [r7, #4]
 8003686:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	431a      	orrs	r2, r3
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	605a      	str	r2, [r3, #4]
}
 8003698:	bf00      	nop
 800369a:	370c      	adds	r7, #12
 800369c:	46bd      	mov	sp, r7
 800369e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a2:	4770      	bx	lr

080036a4 <LL_USART_SetHWFlowCtrl>:
{
 80036a4:	b480      	push	{r7}
 80036a6:	b083      	sub	sp, #12
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
 80036ac:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	689b      	ldr	r3, [r3, #8]
 80036b2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	431a      	orrs	r2, r3
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	609a      	str	r2, [r3, #8]
}
 80036be:	bf00      	nop
 80036c0:	370c      	adds	r7, #12
 80036c2:	46bd      	mov	sp, r7
 80036c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c8:	4770      	bx	lr

080036ca <LL_USART_SetBaudRate>:
{
 80036ca:	b480      	push	{r7}
 80036cc:	b087      	sub	sp, #28
 80036ce:	af00      	add	r7, sp, #0
 80036d0:	60f8      	str	r0, [r7, #12]
 80036d2:	60b9      	str	r1, [r7, #8]
 80036d4:	607a      	str	r2, [r7, #4]
 80036d6:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80036de:	d11a      	bne.n	8003716 <LL_USART_SetBaudRate+0x4c>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 80036e0:	68bb      	ldr	r3, [r7, #8]
 80036e2:	005a      	lsls	r2, r3, #1
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	085b      	lsrs	r3, r3, #1
 80036e8:	441a      	add	r2, r3
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80036f0:	b29b      	uxth	r3, r3
 80036f2:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 80036f4:	697a      	ldr	r2, [r7, #20]
 80036f6:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 80036fa:	4013      	ands	r3, r2
 80036fc:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80036fe:	697b      	ldr	r3, [r7, #20]
 8003700:	085b      	lsrs	r3, r3, #1
 8003702:	b29b      	uxth	r3, r3
 8003704:	f003 0307 	and.w	r3, r3, #7
 8003708:	693a      	ldr	r2, [r7, #16]
 800370a:	4313      	orrs	r3, r2
 800370c:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	693a      	ldr	r2, [r7, #16]
 8003712:	60da      	str	r2, [r3, #12]
}
 8003714:	e00a      	b.n	800372c <LL_USART_SetBaudRate+0x62>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	085a      	lsrs	r2, r3, #1
 800371a:	68bb      	ldr	r3, [r7, #8]
 800371c:	441a      	add	r2, r3
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	fbb2 f3f3 	udiv	r3, r2, r3
 8003724:	b29b      	uxth	r3, r3
 8003726:	461a      	mov	r2, r3
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	60da      	str	r2, [r3, #12]
}
 800372c:	bf00      	nop
 800372e:	371c      	adds	r7, #28
 8003730:	46bd      	mov	sp, r7
 8003732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003736:	4770      	bx	lr

08003738 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b088      	sub	sp, #32
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
 8003740:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8003742:	2301      	movs	r3, #1
 8003744:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8003746:	2300      	movs	r3, #0
 8003748:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800374a:	6878      	ldr	r0, [r7, #4]
 800374c:	f7ff ff84 	bl	8003658 <LL_USART_IsEnabled>
 8003750:	4603      	mov	r3, r0
 8003752:	2b00      	cmp	r3, #0
 8003754:	d14e      	bne.n	80037f4 <LL_USART_Init+0xbc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681a      	ldr	r2, [r3, #0]
 800375a:	4b29      	ldr	r3, [pc, #164]	; (8003800 <LL_USART_Init+0xc8>)
 800375c:	4013      	ands	r3, r2
 800375e:	683a      	ldr	r2, [r7, #0]
 8003760:	6851      	ldr	r1, [r2, #4]
 8003762:	683a      	ldr	r2, [r7, #0]
 8003764:	68d2      	ldr	r2, [r2, #12]
 8003766:	4311      	orrs	r1, r2
 8003768:	683a      	ldr	r2, [r7, #0]
 800376a:	6912      	ldr	r2, [r2, #16]
 800376c:	4311      	orrs	r1, r2
 800376e:	683a      	ldr	r2, [r7, #0]
 8003770:	6992      	ldr	r2, [r2, #24]
 8003772:	430a      	orrs	r2, r1
 8003774:	431a      	orrs	r2, r3
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	689b      	ldr	r3, [r3, #8]
 800377e:	4619      	mov	r1, r3
 8003780:	6878      	ldr	r0, [r7, #4]
 8003782:	f7ff ff7c 	bl	800367e <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	695b      	ldr	r3, [r3, #20]
 800378a:	4619      	mov	r1, r3
 800378c:	6878      	ldr	r0, [r7, #4]
 800378e:	f7ff ff89 	bl	80036a4 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	4a1b      	ldr	r2, [pc, #108]	; (8003804 <LL_USART_Init+0xcc>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d104      	bne.n	80037a4 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 800379a:	2000      	movs	r0, #0
 800379c:	f7ff fe78 	bl	8003490 <LL_RCC_GetUSARTClockFreq>
 80037a0:	61b8      	str	r0, [r7, #24]
 80037a2:	e016      	b.n	80037d2 <LL_USART_Init+0x9a>
    }
    else if (USARTx == USART2)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	4a18      	ldr	r2, [pc, #96]	; (8003808 <LL_USART_Init+0xd0>)
 80037a8:	4293      	cmp	r3, r2
 80037aa:	d107      	bne.n	80037bc <LL_USART_Init+0x84>
    {
#if defined(RCC_CFGR3_USART2SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
#else
      /* USART2 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 80037ac:	f107 0308 	add.w	r3, r7, #8
 80037b0:	4618      	mov	r0, r3
 80037b2:	f7ff fe47 	bl	8003444 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 80037b6:	693b      	ldr	r3, [r7, #16]
 80037b8:	61bb      	str	r3, [r7, #24]
 80037ba:	e00a      	b.n	80037d2 <LL_USART_Init+0x9a>
#endif /* USART2 Clock selector flag */
    }
    else if (USARTx == USART3)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	4a13      	ldr	r2, [pc, #76]	; (800380c <LL_USART_Init+0xd4>)
 80037c0:	4293      	cmp	r3, r2
 80037c2:	d106      	bne.n	80037d2 <LL_USART_Init+0x9a>
    {
#if defined(RCC_CFGR3_USART3SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
#else
      /* USART3 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 80037c4:	f107 0308 	add.w	r3, r7, #8
 80037c8:	4618      	mov	r0, r3
 80037ca:	f7ff fe3b 	bl	8003444 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 80037ce:	693b      	ldr	r3, [r7, #16]
 80037d0:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80037d2:	69bb      	ldr	r3, [r7, #24]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d00d      	beq.n	80037f4 <LL_USART_Init+0xbc>
        && (USART_InitStruct->BaudRate != 0U))
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d009      	beq.n	80037f4 <LL_USART_Init+0xbc>
    {
      status = SUCCESS;
 80037e0:	2300      	movs	r3, #0
 80037e2:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 80037ec:	69b9      	ldr	r1, [r7, #24]
 80037ee:	6878      	ldr	r0, [r7, #4]
 80037f0:	f7ff ff6b 	bl	80036ca <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 80037f4:	7ffb      	ldrb	r3, [r7, #31]
}
 80037f6:	4618      	mov	r0, r3
 80037f8:	3720      	adds	r7, #32
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}
 80037fe:	bf00      	nop
 8003800:	efff69f3 	.word	0xefff69f3
 8003804:	40013800 	.word	0x40013800
 8003808:	40004400 	.word	0x40004400
 800380c:	40004800 	.word	0x40004800

08003810 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8003810:	b480      	push	{r7}
 8003812:	b083      	sub	sp, #12
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8003818:	4a04      	ldr	r2, [pc, #16]	; (800382c <LL_SetSystemCoreClock+0x1c>)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6013      	str	r3, [r2, #0]
}
 800381e:	bf00      	nop
 8003820:	370c      	adds	r7, #12
 8003822:	46bd      	mov	sp, r7
 8003824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003828:	4770      	bx	lr
 800382a:	bf00      	nop
 800382c:	20000004 	.word	0x20000004

08003830 <malloc>:
 8003830:	4b02      	ldr	r3, [pc, #8]	; (800383c <malloc+0xc>)
 8003832:	4601      	mov	r1, r0
 8003834:	6818      	ldr	r0, [r3, #0]
 8003836:	f000 b823 	b.w	8003880 <_malloc_r>
 800383a:	bf00      	nop
 800383c:	20000068 	.word	0x20000068

08003840 <sbrk_aligned>:
 8003840:	b570      	push	{r4, r5, r6, lr}
 8003842:	4e0e      	ldr	r6, [pc, #56]	; (800387c <sbrk_aligned+0x3c>)
 8003844:	460c      	mov	r4, r1
 8003846:	6831      	ldr	r1, [r6, #0]
 8003848:	4605      	mov	r5, r0
 800384a:	b911      	cbnz	r1, 8003852 <sbrk_aligned+0x12>
 800384c:	f000 fe70 	bl	8004530 <_sbrk_r>
 8003850:	6030      	str	r0, [r6, #0]
 8003852:	4621      	mov	r1, r4
 8003854:	4628      	mov	r0, r5
 8003856:	f000 fe6b 	bl	8004530 <_sbrk_r>
 800385a:	1c43      	adds	r3, r0, #1
 800385c:	d00a      	beq.n	8003874 <sbrk_aligned+0x34>
 800385e:	1cc4      	adds	r4, r0, #3
 8003860:	f024 0403 	bic.w	r4, r4, #3
 8003864:	42a0      	cmp	r0, r4
 8003866:	d007      	beq.n	8003878 <sbrk_aligned+0x38>
 8003868:	1a21      	subs	r1, r4, r0
 800386a:	4628      	mov	r0, r5
 800386c:	f000 fe60 	bl	8004530 <_sbrk_r>
 8003870:	3001      	adds	r0, #1
 8003872:	d101      	bne.n	8003878 <sbrk_aligned+0x38>
 8003874:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8003878:	4620      	mov	r0, r4
 800387a:	bd70      	pop	{r4, r5, r6, pc}
 800387c:	200002bc 	.word	0x200002bc

08003880 <_malloc_r>:
 8003880:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003884:	1ccd      	adds	r5, r1, #3
 8003886:	f025 0503 	bic.w	r5, r5, #3
 800388a:	3508      	adds	r5, #8
 800388c:	2d0c      	cmp	r5, #12
 800388e:	bf38      	it	cc
 8003890:	250c      	movcc	r5, #12
 8003892:	2d00      	cmp	r5, #0
 8003894:	4607      	mov	r7, r0
 8003896:	db01      	blt.n	800389c <_malloc_r+0x1c>
 8003898:	42a9      	cmp	r1, r5
 800389a:	d905      	bls.n	80038a8 <_malloc_r+0x28>
 800389c:	230c      	movs	r3, #12
 800389e:	603b      	str	r3, [r7, #0]
 80038a0:	2600      	movs	r6, #0
 80038a2:	4630      	mov	r0, r6
 80038a4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80038a8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800397c <_malloc_r+0xfc>
 80038ac:	f000 f868 	bl	8003980 <__malloc_lock>
 80038b0:	f8d8 3000 	ldr.w	r3, [r8]
 80038b4:	461c      	mov	r4, r3
 80038b6:	bb5c      	cbnz	r4, 8003910 <_malloc_r+0x90>
 80038b8:	4629      	mov	r1, r5
 80038ba:	4638      	mov	r0, r7
 80038bc:	f7ff ffc0 	bl	8003840 <sbrk_aligned>
 80038c0:	1c43      	adds	r3, r0, #1
 80038c2:	4604      	mov	r4, r0
 80038c4:	d155      	bne.n	8003972 <_malloc_r+0xf2>
 80038c6:	f8d8 4000 	ldr.w	r4, [r8]
 80038ca:	4626      	mov	r6, r4
 80038cc:	2e00      	cmp	r6, #0
 80038ce:	d145      	bne.n	800395c <_malloc_r+0xdc>
 80038d0:	2c00      	cmp	r4, #0
 80038d2:	d048      	beq.n	8003966 <_malloc_r+0xe6>
 80038d4:	6823      	ldr	r3, [r4, #0]
 80038d6:	4631      	mov	r1, r6
 80038d8:	4638      	mov	r0, r7
 80038da:	eb04 0903 	add.w	r9, r4, r3
 80038de:	f000 fe27 	bl	8004530 <_sbrk_r>
 80038e2:	4581      	cmp	r9, r0
 80038e4:	d13f      	bne.n	8003966 <_malloc_r+0xe6>
 80038e6:	6821      	ldr	r1, [r4, #0]
 80038e8:	1a6d      	subs	r5, r5, r1
 80038ea:	4629      	mov	r1, r5
 80038ec:	4638      	mov	r0, r7
 80038ee:	f7ff ffa7 	bl	8003840 <sbrk_aligned>
 80038f2:	3001      	adds	r0, #1
 80038f4:	d037      	beq.n	8003966 <_malloc_r+0xe6>
 80038f6:	6823      	ldr	r3, [r4, #0]
 80038f8:	442b      	add	r3, r5
 80038fa:	6023      	str	r3, [r4, #0]
 80038fc:	f8d8 3000 	ldr.w	r3, [r8]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d038      	beq.n	8003976 <_malloc_r+0xf6>
 8003904:	685a      	ldr	r2, [r3, #4]
 8003906:	42a2      	cmp	r2, r4
 8003908:	d12b      	bne.n	8003962 <_malloc_r+0xe2>
 800390a:	2200      	movs	r2, #0
 800390c:	605a      	str	r2, [r3, #4]
 800390e:	e00f      	b.n	8003930 <_malloc_r+0xb0>
 8003910:	6822      	ldr	r2, [r4, #0]
 8003912:	1b52      	subs	r2, r2, r5
 8003914:	d41f      	bmi.n	8003956 <_malloc_r+0xd6>
 8003916:	2a0b      	cmp	r2, #11
 8003918:	d917      	bls.n	800394a <_malloc_r+0xca>
 800391a:	1961      	adds	r1, r4, r5
 800391c:	42a3      	cmp	r3, r4
 800391e:	6025      	str	r5, [r4, #0]
 8003920:	bf18      	it	ne
 8003922:	6059      	strne	r1, [r3, #4]
 8003924:	6863      	ldr	r3, [r4, #4]
 8003926:	bf08      	it	eq
 8003928:	f8c8 1000 	streq.w	r1, [r8]
 800392c:	5162      	str	r2, [r4, r5]
 800392e:	604b      	str	r3, [r1, #4]
 8003930:	4638      	mov	r0, r7
 8003932:	f104 060b 	add.w	r6, r4, #11
 8003936:	f000 f829 	bl	800398c <__malloc_unlock>
 800393a:	f026 0607 	bic.w	r6, r6, #7
 800393e:	1d23      	adds	r3, r4, #4
 8003940:	1af2      	subs	r2, r6, r3
 8003942:	d0ae      	beq.n	80038a2 <_malloc_r+0x22>
 8003944:	1b9b      	subs	r3, r3, r6
 8003946:	50a3      	str	r3, [r4, r2]
 8003948:	e7ab      	b.n	80038a2 <_malloc_r+0x22>
 800394a:	42a3      	cmp	r3, r4
 800394c:	6862      	ldr	r2, [r4, #4]
 800394e:	d1dd      	bne.n	800390c <_malloc_r+0x8c>
 8003950:	f8c8 2000 	str.w	r2, [r8]
 8003954:	e7ec      	b.n	8003930 <_malloc_r+0xb0>
 8003956:	4623      	mov	r3, r4
 8003958:	6864      	ldr	r4, [r4, #4]
 800395a:	e7ac      	b.n	80038b6 <_malloc_r+0x36>
 800395c:	4634      	mov	r4, r6
 800395e:	6876      	ldr	r6, [r6, #4]
 8003960:	e7b4      	b.n	80038cc <_malloc_r+0x4c>
 8003962:	4613      	mov	r3, r2
 8003964:	e7cc      	b.n	8003900 <_malloc_r+0x80>
 8003966:	230c      	movs	r3, #12
 8003968:	603b      	str	r3, [r7, #0]
 800396a:	4638      	mov	r0, r7
 800396c:	f000 f80e 	bl	800398c <__malloc_unlock>
 8003970:	e797      	b.n	80038a2 <_malloc_r+0x22>
 8003972:	6025      	str	r5, [r4, #0]
 8003974:	e7dc      	b.n	8003930 <_malloc_r+0xb0>
 8003976:	605b      	str	r3, [r3, #4]
 8003978:	deff      	udf	#255	; 0xff
 800397a:	bf00      	nop
 800397c:	200002b8 	.word	0x200002b8

08003980 <__malloc_lock>:
 8003980:	4801      	ldr	r0, [pc, #4]	; (8003988 <__malloc_lock+0x8>)
 8003982:	f000 be22 	b.w	80045ca <__retarget_lock_acquire_recursive>
 8003986:	bf00      	nop
 8003988:	20000400 	.word	0x20000400

0800398c <__malloc_unlock>:
 800398c:	4801      	ldr	r0, [pc, #4]	; (8003994 <__malloc_unlock+0x8>)
 800398e:	f000 be1d 	b.w	80045cc <__retarget_lock_release_recursive>
 8003992:	bf00      	nop
 8003994:	20000400 	.word	0x20000400

08003998 <__cvt>:
 8003998:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800399c:	ec55 4b10 	vmov	r4, r5, d0
 80039a0:	2d00      	cmp	r5, #0
 80039a2:	460e      	mov	r6, r1
 80039a4:	4619      	mov	r1, r3
 80039a6:	462b      	mov	r3, r5
 80039a8:	bfbb      	ittet	lt
 80039aa:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80039ae:	461d      	movlt	r5, r3
 80039b0:	2300      	movge	r3, #0
 80039b2:	232d      	movlt	r3, #45	; 0x2d
 80039b4:	700b      	strb	r3, [r1, #0]
 80039b6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80039b8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80039bc:	4691      	mov	r9, r2
 80039be:	f023 0820 	bic.w	r8, r3, #32
 80039c2:	bfbc      	itt	lt
 80039c4:	4622      	movlt	r2, r4
 80039c6:	4614      	movlt	r4, r2
 80039c8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80039cc:	d005      	beq.n	80039da <__cvt+0x42>
 80039ce:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80039d2:	d100      	bne.n	80039d6 <__cvt+0x3e>
 80039d4:	3601      	adds	r6, #1
 80039d6:	2102      	movs	r1, #2
 80039d8:	e000      	b.n	80039dc <__cvt+0x44>
 80039da:	2103      	movs	r1, #3
 80039dc:	ab03      	add	r3, sp, #12
 80039de:	9301      	str	r3, [sp, #4]
 80039e0:	ab02      	add	r3, sp, #8
 80039e2:	9300      	str	r3, [sp, #0]
 80039e4:	ec45 4b10 	vmov	d0, r4, r5
 80039e8:	4653      	mov	r3, sl
 80039ea:	4632      	mov	r2, r6
 80039ec:	f000 fe78 	bl	80046e0 <_dtoa_r>
 80039f0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80039f4:	4607      	mov	r7, r0
 80039f6:	d102      	bne.n	80039fe <__cvt+0x66>
 80039f8:	f019 0f01 	tst.w	r9, #1
 80039fc:	d022      	beq.n	8003a44 <__cvt+0xac>
 80039fe:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003a02:	eb07 0906 	add.w	r9, r7, r6
 8003a06:	d110      	bne.n	8003a2a <__cvt+0x92>
 8003a08:	783b      	ldrb	r3, [r7, #0]
 8003a0a:	2b30      	cmp	r3, #48	; 0x30
 8003a0c:	d10a      	bne.n	8003a24 <__cvt+0x8c>
 8003a0e:	2200      	movs	r2, #0
 8003a10:	2300      	movs	r3, #0
 8003a12:	4620      	mov	r0, r4
 8003a14:	4629      	mov	r1, r5
 8003a16:	f7fd f857 	bl	8000ac8 <__aeabi_dcmpeq>
 8003a1a:	b918      	cbnz	r0, 8003a24 <__cvt+0x8c>
 8003a1c:	f1c6 0601 	rsb	r6, r6, #1
 8003a20:	f8ca 6000 	str.w	r6, [sl]
 8003a24:	f8da 3000 	ldr.w	r3, [sl]
 8003a28:	4499      	add	r9, r3
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	4620      	mov	r0, r4
 8003a30:	4629      	mov	r1, r5
 8003a32:	f7fd f849 	bl	8000ac8 <__aeabi_dcmpeq>
 8003a36:	b108      	cbz	r0, 8003a3c <__cvt+0xa4>
 8003a38:	f8cd 900c 	str.w	r9, [sp, #12]
 8003a3c:	2230      	movs	r2, #48	; 0x30
 8003a3e:	9b03      	ldr	r3, [sp, #12]
 8003a40:	454b      	cmp	r3, r9
 8003a42:	d307      	bcc.n	8003a54 <__cvt+0xbc>
 8003a44:	9b03      	ldr	r3, [sp, #12]
 8003a46:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003a48:	1bdb      	subs	r3, r3, r7
 8003a4a:	4638      	mov	r0, r7
 8003a4c:	6013      	str	r3, [r2, #0]
 8003a4e:	b004      	add	sp, #16
 8003a50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a54:	1c59      	adds	r1, r3, #1
 8003a56:	9103      	str	r1, [sp, #12]
 8003a58:	701a      	strb	r2, [r3, #0]
 8003a5a:	e7f0      	b.n	8003a3e <__cvt+0xa6>

08003a5c <__exponent>:
 8003a5c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003a5e:	4603      	mov	r3, r0
 8003a60:	2900      	cmp	r1, #0
 8003a62:	bfb8      	it	lt
 8003a64:	4249      	neglt	r1, r1
 8003a66:	f803 2b02 	strb.w	r2, [r3], #2
 8003a6a:	bfb4      	ite	lt
 8003a6c:	222d      	movlt	r2, #45	; 0x2d
 8003a6e:	222b      	movge	r2, #43	; 0x2b
 8003a70:	2909      	cmp	r1, #9
 8003a72:	7042      	strb	r2, [r0, #1]
 8003a74:	dd2a      	ble.n	8003acc <__exponent+0x70>
 8003a76:	f10d 0207 	add.w	r2, sp, #7
 8003a7a:	4617      	mov	r7, r2
 8003a7c:	260a      	movs	r6, #10
 8003a7e:	4694      	mov	ip, r2
 8003a80:	fb91 f5f6 	sdiv	r5, r1, r6
 8003a84:	fb06 1415 	mls	r4, r6, r5, r1
 8003a88:	3430      	adds	r4, #48	; 0x30
 8003a8a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8003a8e:	460c      	mov	r4, r1
 8003a90:	2c63      	cmp	r4, #99	; 0x63
 8003a92:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 8003a96:	4629      	mov	r1, r5
 8003a98:	dcf1      	bgt.n	8003a7e <__exponent+0x22>
 8003a9a:	3130      	adds	r1, #48	; 0x30
 8003a9c:	f1ac 0402 	sub.w	r4, ip, #2
 8003aa0:	f802 1c01 	strb.w	r1, [r2, #-1]
 8003aa4:	1c41      	adds	r1, r0, #1
 8003aa6:	4622      	mov	r2, r4
 8003aa8:	42ba      	cmp	r2, r7
 8003aaa:	d30a      	bcc.n	8003ac2 <__exponent+0x66>
 8003aac:	f10d 0209 	add.w	r2, sp, #9
 8003ab0:	eba2 020c 	sub.w	r2, r2, ip
 8003ab4:	42bc      	cmp	r4, r7
 8003ab6:	bf88      	it	hi
 8003ab8:	2200      	movhi	r2, #0
 8003aba:	4413      	add	r3, r2
 8003abc:	1a18      	subs	r0, r3, r0
 8003abe:	b003      	add	sp, #12
 8003ac0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ac2:	f812 5b01 	ldrb.w	r5, [r2], #1
 8003ac6:	f801 5f01 	strb.w	r5, [r1, #1]!
 8003aca:	e7ed      	b.n	8003aa8 <__exponent+0x4c>
 8003acc:	2330      	movs	r3, #48	; 0x30
 8003ace:	3130      	adds	r1, #48	; 0x30
 8003ad0:	7083      	strb	r3, [r0, #2]
 8003ad2:	70c1      	strb	r1, [r0, #3]
 8003ad4:	1d03      	adds	r3, r0, #4
 8003ad6:	e7f1      	b.n	8003abc <__exponent+0x60>

08003ad8 <_printf_float>:
 8003ad8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003adc:	ed2d 8b02 	vpush	{d8}
 8003ae0:	b08d      	sub	sp, #52	; 0x34
 8003ae2:	460c      	mov	r4, r1
 8003ae4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8003ae8:	4616      	mov	r6, r2
 8003aea:	461f      	mov	r7, r3
 8003aec:	4605      	mov	r5, r0
 8003aee:	f000 fce7 	bl	80044c0 <_localeconv_r>
 8003af2:	f8d0 a000 	ldr.w	sl, [r0]
 8003af6:	4650      	mov	r0, sl
 8003af8:	f7fc fbba 	bl	8000270 <strlen>
 8003afc:	2300      	movs	r3, #0
 8003afe:	930a      	str	r3, [sp, #40]	; 0x28
 8003b00:	6823      	ldr	r3, [r4, #0]
 8003b02:	9305      	str	r3, [sp, #20]
 8003b04:	f8d8 3000 	ldr.w	r3, [r8]
 8003b08:	f894 b018 	ldrb.w	fp, [r4, #24]
 8003b0c:	3307      	adds	r3, #7
 8003b0e:	f023 0307 	bic.w	r3, r3, #7
 8003b12:	f103 0208 	add.w	r2, r3, #8
 8003b16:	f8c8 2000 	str.w	r2, [r8]
 8003b1a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003b1e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003b22:	9307      	str	r3, [sp, #28]
 8003b24:	f8cd 8018 	str.w	r8, [sp, #24]
 8003b28:	ee08 0a10 	vmov	s16, r0
 8003b2c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8003b30:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003b34:	4b9e      	ldr	r3, [pc, #632]	; (8003db0 <_printf_float+0x2d8>)
 8003b36:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003b3a:	f7fc fff7 	bl	8000b2c <__aeabi_dcmpun>
 8003b3e:	bb88      	cbnz	r0, 8003ba4 <_printf_float+0xcc>
 8003b40:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003b44:	4b9a      	ldr	r3, [pc, #616]	; (8003db0 <_printf_float+0x2d8>)
 8003b46:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003b4a:	f7fc ffd1 	bl	8000af0 <__aeabi_dcmple>
 8003b4e:	bb48      	cbnz	r0, 8003ba4 <_printf_float+0xcc>
 8003b50:	2200      	movs	r2, #0
 8003b52:	2300      	movs	r3, #0
 8003b54:	4640      	mov	r0, r8
 8003b56:	4649      	mov	r1, r9
 8003b58:	f7fc ffc0 	bl	8000adc <__aeabi_dcmplt>
 8003b5c:	b110      	cbz	r0, 8003b64 <_printf_float+0x8c>
 8003b5e:	232d      	movs	r3, #45	; 0x2d
 8003b60:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003b64:	4a93      	ldr	r2, [pc, #588]	; (8003db4 <_printf_float+0x2dc>)
 8003b66:	4b94      	ldr	r3, [pc, #592]	; (8003db8 <_printf_float+0x2e0>)
 8003b68:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8003b6c:	bf94      	ite	ls
 8003b6e:	4690      	movls	r8, r2
 8003b70:	4698      	movhi	r8, r3
 8003b72:	2303      	movs	r3, #3
 8003b74:	6123      	str	r3, [r4, #16]
 8003b76:	9b05      	ldr	r3, [sp, #20]
 8003b78:	f023 0304 	bic.w	r3, r3, #4
 8003b7c:	6023      	str	r3, [r4, #0]
 8003b7e:	f04f 0900 	mov.w	r9, #0
 8003b82:	9700      	str	r7, [sp, #0]
 8003b84:	4633      	mov	r3, r6
 8003b86:	aa0b      	add	r2, sp, #44	; 0x2c
 8003b88:	4621      	mov	r1, r4
 8003b8a:	4628      	mov	r0, r5
 8003b8c:	f000 f9da 	bl	8003f44 <_printf_common>
 8003b90:	3001      	adds	r0, #1
 8003b92:	f040 8090 	bne.w	8003cb6 <_printf_float+0x1de>
 8003b96:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003b9a:	b00d      	add	sp, #52	; 0x34
 8003b9c:	ecbd 8b02 	vpop	{d8}
 8003ba0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ba4:	4642      	mov	r2, r8
 8003ba6:	464b      	mov	r3, r9
 8003ba8:	4640      	mov	r0, r8
 8003baa:	4649      	mov	r1, r9
 8003bac:	f7fc ffbe 	bl	8000b2c <__aeabi_dcmpun>
 8003bb0:	b140      	cbz	r0, 8003bc4 <_printf_float+0xec>
 8003bb2:	464b      	mov	r3, r9
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	bfbc      	itt	lt
 8003bb8:	232d      	movlt	r3, #45	; 0x2d
 8003bba:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8003bbe:	4a7f      	ldr	r2, [pc, #508]	; (8003dbc <_printf_float+0x2e4>)
 8003bc0:	4b7f      	ldr	r3, [pc, #508]	; (8003dc0 <_printf_float+0x2e8>)
 8003bc2:	e7d1      	b.n	8003b68 <_printf_float+0x90>
 8003bc4:	6863      	ldr	r3, [r4, #4]
 8003bc6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8003bca:	9206      	str	r2, [sp, #24]
 8003bcc:	1c5a      	adds	r2, r3, #1
 8003bce:	d13f      	bne.n	8003c50 <_printf_float+0x178>
 8003bd0:	2306      	movs	r3, #6
 8003bd2:	6063      	str	r3, [r4, #4]
 8003bd4:	9b05      	ldr	r3, [sp, #20]
 8003bd6:	6861      	ldr	r1, [r4, #4]
 8003bd8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8003bdc:	2300      	movs	r3, #0
 8003bde:	9303      	str	r3, [sp, #12]
 8003be0:	ab0a      	add	r3, sp, #40	; 0x28
 8003be2:	e9cd b301 	strd	fp, r3, [sp, #4]
 8003be6:	ab09      	add	r3, sp, #36	; 0x24
 8003be8:	ec49 8b10 	vmov	d0, r8, r9
 8003bec:	9300      	str	r3, [sp, #0]
 8003bee:	6022      	str	r2, [r4, #0]
 8003bf0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8003bf4:	4628      	mov	r0, r5
 8003bf6:	f7ff fecf 	bl	8003998 <__cvt>
 8003bfa:	9b06      	ldr	r3, [sp, #24]
 8003bfc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003bfe:	2b47      	cmp	r3, #71	; 0x47
 8003c00:	4680      	mov	r8, r0
 8003c02:	d108      	bne.n	8003c16 <_printf_float+0x13e>
 8003c04:	1cc8      	adds	r0, r1, #3
 8003c06:	db02      	blt.n	8003c0e <_printf_float+0x136>
 8003c08:	6863      	ldr	r3, [r4, #4]
 8003c0a:	4299      	cmp	r1, r3
 8003c0c:	dd41      	ble.n	8003c92 <_printf_float+0x1ba>
 8003c0e:	f1ab 0302 	sub.w	r3, fp, #2
 8003c12:	fa5f fb83 	uxtb.w	fp, r3
 8003c16:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8003c1a:	d820      	bhi.n	8003c5e <_printf_float+0x186>
 8003c1c:	3901      	subs	r1, #1
 8003c1e:	465a      	mov	r2, fp
 8003c20:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003c24:	9109      	str	r1, [sp, #36]	; 0x24
 8003c26:	f7ff ff19 	bl	8003a5c <__exponent>
 8003c2a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003c2c:	1813      	adds	r3, r2, r0
 8003c2e:	2a01      	cmp	r2, #1
 8003c30:	4681      	mov	r9, r0
 8003c32:	6123      	str	r3, [r4, #16]
 8003c34:	dc02      	bgt.n	8003c3c <_printf_float+0x164>
 8003c36:	6822      	ldr	r2, [r4, #0]
 8003c38:	07d2      	lsls	r2, r2, #31
 8003c3a:	d501      	bpl.n	8003c40 <_printf_float+0x168>
 8003c3c:	3301      	adds	r3, #1
 8003c3e:	6123      	str	r3, [r4, #16]
 8003c40:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d09c      	beq.n	8003b82 <_printf_float+0xaa>
 8003c48:	232d      	movs	r3, #45	; 0x2d
 8003c4a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003c4e:	e798      	b.n	8003b82 <_printf_float+0xaa>
 8003c50:	9a06      	ldr	r2, [sp, #24]
 8003c52:	2a47      	cmp	r2, #71	; 0x47
 8003c54:	d1be      	bne.n	8003bd4 <_printf_float+0xfc>
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d1bc      	bne.n	8003bd4 <_printf_float+0xfc>
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	e7b9      	b.n	8003bd2 <_printf_float+0xfa>
 8003c5e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8003c62:	d118      	bne.n	8003c96 <_printf_float+0x1be>
 8003c64:	2900      	cmp	r1, #0
 8003c66:	6863      	ldr	r3, [r4, #4]
 8003c68:	dd0b      	ble.n	8003c82 <_printf_float+0x1aa>
 8003c6a:	6121      	str	r1, [r4, #16]
 8003c6c:	b913      	cbnz	r3, 8003c74 <_printf_float+0x19c>
 8003c6e:	6822      	ldr	r2, [r4, #0]
 8003c70:	07d0      	lsls	r0, r2, #31
 8003c72:	d502      	bpl.n	8003c7a <_printf_float+0x1a2>
 8003c74:	3301      	adds	r3, #1
 8003c76:	440b      	add	r3, r1
 8003c78:	6123      	str	r3, [r4, #16]
 8003c7a:	65a1      	str	r1, [r4, #88]	; 0x58
 8003c7c:	f04f 0900 	mov.w	r9, #0
 8003c80:	e7de      	b.n	8003c40 <_printf_float+0x168>
 8003c82:	b913      	cbnz	r3, 8003c8a <_printf_float+0x1b2>
 8003c84:	6822      	ldr	r2, [r4, #0]
 8003c86:	07d2      	lsls	r2, r2, #31
 8003c88:	d501      	bpl.n	8003c8e <_printf_float+0x1b6>
 8003c8a:	3302      	adds	r3, #2
 8003c8c:	e7f4      	b.n	8003c78 <_printf_float+0x1a0>
 8003c8e:	2301      	movs	r3, #1
 8003c90:	e7f2      	b.n	8003c78 <_printf_float+0x1a0>
 8003c92:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8003c96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003c98:	4299      	cmp	r1, r3
 8003c9a:	db05      	blt.n	8003ca8 <_printf_float+0x1d0>
 8003c9c:	6823      	ldr	r3, [r4, #0]
 8003c9e:	6121      	str	r1, [r4, #16]
 8003ca0:	07d8      	lsls	r0, r3, #31
 8003ca2:	d5ea      	bpl.n	8003c7a <_printf_float+0x1a2>
 8003ca4:	1c4b      	adds	r3, r1, #1
 8003ca6:	e7e7      	b.n	8003c78 <_printf_float+0x1a0>
 8003ca8:	2900      	cmp	r1, #0
 8003caa:	bfd4      	ite	le
 8003cac:	f1c1 0202 	rsble	r2, r1, #2
 8003cb0:	2201      	movgt	r2, #1
 8003cb2:	4413      	add	r3, r2
 8003cb4:	e7e0      	b.n	8003c78 <_printf_float+0x1a0>
 8003cb6:	6823      	ldr	r3, [r4, #0]
 8003cb8:	055a      	lsls	r2, r3, #21
 8003cba:	d407      	bmi.n	8003ccc <_printf_float+0x1f4>
 8003cbc:	6923      	ldr	r3, [r4, #16]
 8003cbe:	4642      	mov	r2, r8
 8003cc0:	4631      	mov	r1, r6
 8003cc2:	4628      	mov	r0, r5
 8003cc4:	47b8      	blx	r7
 8003cc6:	3001      	adds	r0, #1
 8003cc8:	d12c      	bne.n	8003d24 <_printf_float+0x24c>
 8003cca:	e764      	b.n	8003b96 <_printf_float+0xbe>
 8003ccc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8003cd0:	f240 80e0 	bls.w	8003e94 <_printf_float+0x3bc>
 8003cd4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003cd8:	2200      	movs	r2, #0
 8003cda:	2300      	movs	r3, #0
 8003cdc:	f7fc fef4 	bl	8000ac8 <__aeabi_dcmpeq>
 8003ce0:	2800      	cmp	r0, #0
 8003ce2:	d034      	beq.n	8003d4e <_printf_float+0x276>
 8003ce4:	4a37      	ldr	r2, [pc, #220]	; (8003dc4 <_printf_float+0x2ec>)
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	4631      	mov	r1, r6
 8003cea:	4628      	mov	r0, r5
 8003cec:	47b8      	blx	r7
 8003cee:	3001      	adds	r0, #1
 8003cf0:	f43f af51 	beq.w	8003b96 <_printf_float+0xbe>
 8003cf4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003cf8:	429a      	cmp	r2, r3
 8003cfa:	db02      	blt.n	8003d02 <_printf_float+0x22a>
 8003cfc:	6823      	ldr	r3, [r4, #0]
 8003cfe:	07d8      	lsls	r0, r3, #31
 8003d00:	d510      	bpl.n	8003d24 <_printf_float+0x24c>
 8003d02:	ee18 3a10 	vmov	r3, s16
 8003d06:	4652      	mov	r2, sl
 8003d08:	4631      	mov	r1, r6
 8003d0a:	4628      	mov	r0, r5
 8003d0c:	47b8      	blx	r7
 8003d0e:	3001      	adds	r0, #1
 8003d10:	f43f af41 	beq.w	8003b96 <_printf_float+0xbe>
 8003d14:	f04f 0800 	mov.w	r8, #0
 8003d18:	f104 091a 	add.w	r9, r4, #26
 8003d1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003d1e:	3b01      	subs	r3, #1
 8003d20:	4543      	cmp	r3, r8
 8003d22:	dc09      	bgt.n	8003d38 <_printf_float+0x260>
 8003d24:	6823      	ldr	r3, [r4, #0]
 8003d26:	079b      	lsls	r3, r3, #30
 8003d28:	f100 8107 	bmi.w	8003f3a <_printf_float+0x462>
 8003d2c:	68e0      	ldr	r0, [r4, #12]
 8003d2e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003d30:	4298      	cmp	r0, r3
 8003d32:	bfb8      	it	lt
 8003d34:	4618      	movlt	r0, r3
 8003d36:	e730      	b.n	8003b9a <_printf_float+0xc2>
 8003d38:	2301      	movs	r3, #1
 8003d3a:	464a      	mov	r2, r9
 8003d3c:	4631      	mov	r1, r6
 8003d3e:	4628      	mov	r0, r5
 8003d40:	47b8      	blx	r7
 8003d42:	3001      	adds	r0, #1
 8003d44:	f43f af27 	beq.w	8003b96 <_printf_float+0xbe>
 8003d48:	f108 0801 	add.w	r8, r8, #1
 8003d4c:	e7e6      	b.n	8003d1c <_printf_float+0x244>
 8003d4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	dc39      	bgt.n	8003dc8 <_printf_float+0x2f0>
 8003d54:	4a1b      	ldr	r2, [pc, #108]	; (8003dc4 <_printf_float+0x2ec>)
 8003d56:	2301      	movs	r3, #1
 8003d58:	4631      	mov	r1, r6
 8003d5a:	4628      	mov	r0, r5
 8003d5c:	47b8      	blx	r7
 8003d5e:	3001      	adds	r0, #1
 8003d60:	f43f af19 	beq.w	8003b96 <_printf_float+0xbe>
 8003d64:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8003d68:	4313      	orrs	r3, r2
 8003d6a:	d102      	bne.n	8003d72 <_printf_float+0x29a>
 8003d6c:	6823      	ldr	r3, [r4, #0]
 8003d6e:	07d9      	lsls	r1, r3, #31
 8003d70:	d5d8      	bpl.n	8003d24 <_printf_float+0x24c>
 8003d72:	ee18 3a10 	vmov	r3, s16
 8003d76:	4652      	mov	r2, sl
 8003d78:	4631      	mov	r1, r6
 8003d7a:	4628      	mov	r0, r5
 8003d7c:	47b8      	blx	r7
 8003d7e:	3001      	adds	r0, #1
 8003d80:	f43f af09 	beq.w	8003b96 <_printf_float+0xbe>
 8003d84:	f04f 0900 	mov.w	r9, #0
 8003d88:	f104 0a1a 	add.w	sl, r4, #26
 8003d8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003d8e:	425b      	negs	r3, r3
 8003d90:	454b      	cmp	r3, r9
 8003d92:	dc01      	bgt.n	8003d98 <_printf_float+0x2c0>
 8003d94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003d96:	e792      	b.n	8003cbe <_printf_float+0x1e6>
 8003d98:	2301      	movs	r3, #1
 8003d9a:	4652      	mov	r2, sl
 8003d9c:	4631      	mov	r1, r6
 8003d9e:	4628      	mov	r0, r5
 8003da0:	47b8      	blx	r7
 8003da2:	3001      	adds	r0, #1
 8003da4:	f43f aef7 	beq.w	8003b96 <_printf_float+0xbe>
 8003da8:	f109 0901 	add.w	r9, r9, #1
 8003dac:	e7ee      	b.n	8003d8c <_printf_float+0x2b4>
 8003dae:	bf00      	nop
 8003db0:	7fefffff 	.word	0x7fefffff
 8003db4:	08007403 	.word	0x08007403
 8003db8:	08007407 	.word	0x08007407
 8003dbc:	0800740b 	.word	0x0800740b
 8003dc0:	0800740f 	.word	0x0800740f
 8003dc4:	08007413 	.word	0x08007413
 8003dc8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003dca:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003dcc:	429a      	cmp	r2, r3
 8003dce:	bfa8      	it	ge
 8003dd0:	461a      	movge	r2, r3
 8003dd2:	2a00      	cmp	r2, #0
 8003dd4:	4691      	mov	r9, r2
 8003dd6:	dc37      	bgt.n	8003e48 <_printf_float+0x370>
 8003dd8:	f04f 0b00 	mov.w	fp, #0
 8003ddc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003de0:	f104 021a 	add.w	r2, r4, #26
 8003de4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003de6:	9305      	str	r3, [sp, #20]
 8003de8:	eba3 0309 	sub.w	r3, r3, r9
 8003dec:	455b      	cmp	r3, fp
 8003dee:	dc33      	bgt.n	8003e58 <_printf_float+0x380>
 8003df0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003df4:	429a      	cmp	r2, r3
 8003df6:	db3b      	blt.n	8003e70 <_printf_float+0x398>
 8003df8:	6823      	ldr	r3, [r4, #0]
 8003dfa:	07da      	lsls	r2, r3, #31
 8003dfc:	d438      	bmi.n	8003e70 <_printf_float+0x398>
 8003dfe:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8003e02:	eba2 0903 	sub.w	r9, r2, r3
 8003e06:	9b05      	ldr	r3, [sp, #20]
 8003e08:	1ad2      	subs	r2, r2, r3
 8003e0a:	4591      	cmp	r9, r2
 8003e0c:	bfa8      	it	ge
 8003e0e:	4691      	movge	r9, r2
 8003e10:	f1b9 0f00 	cmp.w	r9, #0
 8003e14:	dc35      	bgt.n	8003e82 <_printf_float+0x3aa>
 8003e16:	f04f 0800 	mov.w	r8, #0
 8003e1a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003e1e:	f104 0a1a 	add.w	sl, r4, #26
 8003e22:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003e26:	1a9b      	subs	r3, r3, r2
 8003e28:	eba3 0309 	sub.w	r3, r3, r9
 8003e2c:	4543      	cmp	r3, r8
 8003e2e:	f77f af79 	ble.w	8003d24 <_printf_float+0x24c>
 8003e32:	2301      	movs	r3, #1
 8003e34:	4652      	mov	r2, sl
 8003e36:	4631      	mov	r1, r6
 8003e38:	4628      	mov	r0, r5
 8003e3a:	47b8      	blx	r7
 8003e3c:	3001      	adds	r0, #1
 8003e3e:	f43f aeaa 	beq.w	8003b96 <_printf_float+0xbe>
 8003e42:	f108 0801 	add.w	r8, r8, #1
 8003e46:	e7ec      	b.n	8003e22 <_printf_float+0x34a>
 8003e48:	4613      	mov	r3, r2
 8003e4a:	4631      	mov	r1, r6
 8003e4c:	4642      	mov	r2, r8
 8003e4e:	4628      	mov	r0, r5
 8003e50:	47b8      	blx	r7
 8003e52:	3001      	adds	r0, #1
 8003e54:	d1c0      	bne.n	8003dd8 <_printf_float+0x300>
 8003e56:	e69e      	b.n	8003b96 <_printf_float+0xbe>
 8003e58:	2301      	movs	r3, #1
 8003e5a:	4631      	mov	r1, r6
 8003e5c:	4628      	mov	r0, r5
 8003e5e:	9205      	str	r2, [sp, #20]
 8003e60:	47b8      	blx	r7
 8003e62:	3001      	adds	r0, #1
 8003e64:	f43f ae97 	beq.w	8003b96 <_printf_float+0xbe>
 8003e68:	9a05      	ldr	r2, [sp, #20]
 8003e6a:	f10b 0b01 	add.w	fp, fp, #1
 8003e6e:	e7b9      	b.n	8003de4 <_printf_float+0x30c>
 8003e70:	ee18 3a10 	vmov	r3, s16
 8003e74:	4652      	mov	r2, sl
 8003e76:	4631      	mov	r1, r6
 8003e78:	4628      	mov	r0, r5
 8003e7a:	47b8      	blx	r7
 8003e7c:	3001      	adds	r0, #1
 8003e7e:	d1be      	bne.n	8003dfe <_printf_float+0x326>
 8003e80:	e689      	b.n	8003b96 <_printf_float+0xbe>
 8003e82:	9a05      	ldr	r2, [sp, #20]
 8003e84:	464b      	mov	r3, r9
 8003e86:	4442      	add	r2, r8
 8003e88:	4631      	mov	r1, r6
 8003e8a:	4628      	mov	r0, r5
 8003e8c:	47b8      	blx	r7
 8003e8e:	3001      	adds	r0, #1
 8003e90:	d1c1      	bne.n	8003e16 <_printf_float+0x33e>
 8003e92:	e680      	b.n	8003b96 <_printf_float+0xbe>
 8003e94:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003e96:	2a01      	cmp	r2, #1
 8003e98:	dc01      	bgt.n	8003e9e <_printf_float+0x3c6>
 8003e9a:	07db      	lsls	r3, r3, #31
 8003e9c:	d53a      	bpl.n	8003f14 <_printf_float+0x43c>
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	4642      	mov	r2, r8
 8003ea2:	4631      	mov	r1, r6
 8003ea4:	4628      	mov	r0, r5
 8003ea6:	47b8      	blx	r7
 8003ea8:	3001      	adds	r0, #1
 8003eaa:	f43f ae74 	beq.w	8003b96 <_printf_float+0xbe>
 8003eae:	ee18 3a10 	vmov	r3, s16
 8003eb2:	4652      	mov	r2, sl
 8003eb4:	4631      	mov	r1, r6
 8003eb6:	4628      	mov	r0, r5
 8003eb8:	47b8      	blx	r7
 8003eba:	3001      	adds	r0, #1
 8003ebc:	f43f ae6b 	beq.w	8003b96 <_printf_float+0xbe>
 8003ec0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8003ecc:	f7fc fdfc 	bl	8000ac8 <__aeabi_dcmpeq>
 8003ed0:	b9d8      	cbnz	r0, 8003f0a <_printf_float+0x432>
 8003ed2:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8003ed6:	f108 0201 	add.w	r2, r8, #1
 8003eda:	4631      	mov	r1, r6
 8003edc:	4628      	mov	r0, r5
 8003ede:	47b8      	blx	r7
 8003ee0:	3001      	adds	r0, #1
 8003ee2:	d10e      	bne.n	8003f02 <_printf_float+0x42a>
 8003ee4:	e657      	b.n	8003b96 <_printf_float+0xbe>
 8003ee6:	2301      	movs	r3, #1
 8003ee8:	4652      	mov	r2, sl
 8003eea:	4631      	mov	r1, r6
 8003eec:	4628      	mov	r0, r5
 8003eee:	47b8      	blx	r7
 8003ef0:	3001      	adds	r0, #1
 8003ef2:	f43f ae50 	beq.w	8003b96 <_printf_float+0xbe>
 8003ef6:	f108 0801 	add.w	r8, r8, #1
 8003efa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003efc:	3b01      	subs	r3, #1
 8003efe:	4543      	cmp	r3, r8
 8003f00:	dcf1      	bgt.n	8003ee6 <_printf_float+0x40e>
 8003f02:	464b      	mov	r3, r9
 8003f04:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003f08:	e6da      	b.n	8003cc0 <_printf_float+0x1e8>
 8003f0a:	f04f 0800 	mov.w	r8, #0
 8003f0e:	f104 0a1a 	add.w	sl, r4, #26
 8003f12:	e7f2      	b.n	8003efa <_printf_float+0x422>
 8003f14:	2301      	movs	r3, #1
 8003f16:	4642      	mov	r2, r8
 8003f18:	e7df      	b.n	8003eda <_printf_float+0x402>
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	464a      	mov	r2, r9
 8003f1e:	4631      	mov	r1, r6
 8003f20:	4628      	mov	r0, r5
 8003f22:	47b8      	blx	r7
 8003f24:	3001      	adds	r0, #1
 8003f26:	f43f ae36 	beq.w	8003b96 <_printf_float+0xbe>
 8003f2a:	f108 0801 	add.w	r8, r8, #1
 8003f2e:	68e3      	ldr	r3, [r4, #12]
 8003f30:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003f32:	1a5b      	subs	r3, r3, r1
 8003f34:	4543      	cmp	r3, r8
 8003f36:	dcf0      	bgt.n	8003f1a <_printf_float+0x442>
 8003f38:	e6f8      	b.n	8003d2c <_printf_float+0x254>
 8003f3a:	f04f 0800 	mov.w	r8, #0
 8003f3e:	f104 0919 	add.w	r9, r4, #25
 8003f42:	e7f4      	b.n	8003f2e <_printf_float+0x456>

08003f44 <_printf_common>:
 8003f44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003f48:	4616      	mov	r6, r2
 8003f4a:	4699      	mov	r9, r3
 8003f4c:	688a      	ldr	r2, [r1, #8]
 8003f4e:	690b      	ldr	r3, [r1, #16]
 8003f50:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003f54:	4293      	cmp	r3, r2
 8003f56:	bfb8      	it	lt
 8003f58:	4613      	movlt	r3, r2
 8003f5a:	6033      	str	r3, [r6, #0]
 8003f5c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003f60:	4607      	mov	r7, r0
 8003f62:	460c      	mov	r4, r1
 8003f64:	b10a      	cbz	r2, 8003f6a <_printf_common+0x26>
 8003f66:	3301      	adds	r3, #1
 8003f68:	6033      	str	r3, [r6, #0]
 8003f6a:	6823      	ldr	r3, [r4, #0]
 8003f6c:	0699      	lsls	r1, r3, #26
 8003f6e:	bf42      	ittt	mi
 8003f70:	6833      	ldrmi	r3, [r6, #0]
 8003f72:	3302      	addmi	r3, #2
 8003f74:	6033      	strmi	r3, [r6, #0]
 8003f76:	6825      	ldr	r5, [r4, #0]
 8003f78:	f015 0506 	ands.w	r5, r5, #6
 8003f7c:	d106      	bne.n	8003f8c <_printf_common+0x48>
 8003f7e:	f104 0a19 	add.w	sl, r4, #25
 8003f82:	68e3      	ldr	r3, [r4, #12]
 8003f84:	6832      	ldr	r2, [r6, #0]
 8003f86:	1a9b      	subs	r3, r3, r2
 8003f88:	42ab      	cmp	r3, r5
 8003f8a:	dc26      	bgt.n	8003fda <_printf_common+0x96>
 8003f8c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003f90:	1e13      	subs	r3, r2, #0
 8003f92:	6822      	ldr	r2, [r4, #0]
 8003f94:	bf18      	it	ne
 8003f96:	2301      	movne	r3, #1
 8003f98:	0692      	lsls	r2, r2, #26
 8003f9a:	d42b      	bmi.n	8003ff4 <_printf_common+0xb0>
 8003f9c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003fa0:	4649      	mov	r1, r9
 8003fa2:	4638      	mov	r0, r7
 8003fa4:	47c0      	blx	r8
 8003fa6:	3001      	adds	r0, #1
 8003fa8:	d01e      	beq.n	8003fe8 <_printf_common+0xa4>
 8003faa:	6823      	ldr	r3, [r4, #0]
 8003fac:	6922      	ldr	r2, [r4, #16]
 8003fae:	f003 0306 	and.w	r3, r3, #6
 8003fb2:	2b04      	cmp	r3, #4
 8003fb4:	bf02      	ittt	eq
 8003fb6:	68e5      	ldreq	r5, [r4, #12]
 8003fb8:	6833      	ldreq	r3, [r6, #0]
 8003fba:	1aed      	subeq	r5, r5, r3
 8003fbc:	68a3      	ldr	r3, [r4, #8]
 8003fbe:	bf0c      	ite	eq
 8003fc0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003fc4:	2500      	movne	r5, #0
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	bfc4      	itt	gt
 8003fca:	1a9b      	subgt	r3, r3, r2
 8003fcc:	18ed      	addgt	r5, r5, r3
 8003fce:	2600      	movs	r6, #0
 8003fd0:	341a      	adds	r4, #26
 8003fd2:	42b5      	cmp	r5, r6
 8003fd4:	d11a      	bne.n	800400c <_printf_common+0xc8>
 8003fd6:	2000      	movs	r0, #0
 8003fd8:	e008      	b.n	8003fec <_printf_common+0xa8>
 8003fda:	2301      	movs	r3, #1
 8003fdc:	4652      	mov	r2, sl
 8003fde:	4649      	mov	r1, r9
 8003fe0:	4638      	mov	r0, r7
 8003fe2:	47c0      	blx	r8
 8003fe4:	3001      	adds	r0, #1
 8003fe6:	d103      	bne.n	8003ff0 <_printf_common+0xac>
 8003fe8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003fec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ff0:	3501      	adds	r5, #1
 8003ff2:	e7c6      	b.n	8003f82 <_printf_common+0x3e>
 8003ff4:	18e1      	adds	r1, r4, r3
 8003ff6:	1c5a      	adds	r2, r3, #1
 8003ff8:	2030      	movs	r0, #48	; 0x30
 8003ffa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003ffe:	4422      	add	r2, r4
 8004000:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004004:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004008:	3302      	adds	r3, #2
 800400a:	e7c7      	b.n	8003f9c <_printf_common+0x58>
 800400c:	2301      	movs	r3, #1
 800400e:	4622      	mov	r2, r4
 8004010:	4649      	mov	r1, r9
 8004012:	4638      	mov	r0, r7
 8004014:	47c0      	blx	r8
 8004016:	3001      	adds	r0, #1
 8004018:	d0e6      	beq.n	8003fe8 <_printf_common+0xa4>
 800401a:	3601      	adds	r6, #1
 800401c:	e7d9      	b.n	8003fd2 <_printf_common+0x8e>
	...

08004020 <_printf_i>:
 8004020:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004024:	7e0f      	ldrb	r7, [r1, #24]
 8004026:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004028:	2f78      	cmp	r7, #120	; 0x78
 800402a:	4691      	mov	r9, r2
 800402c:	4680      	mov	r8, r0
 800402e:	460c      	mov	r4, r1
 8004030:	469a      	mov	sl, r3
 8004032:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004036:	d807      	bhi.n	8004048 <_printf_i+0x28>
 8004038:	2f62      	cmp	r7, #98	; 0x62
 800403a:	d80a      	bhi.n	8004052 <_printf_i+0x32>
 800403c:	2f00      	cmp	r7, #0
 800403e:	f000 80d4 	beq.w	80041ea <_printf_i+0x1ca>
 8004042:	2f58      	cmp	r7, #88	; 0x58
 8004044:	f000 80c0 	beq.w	80041c8 <_printf_i+0x1a8>
 8004048:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800404c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004050:	e03a      	b.n	80040c8 <_printf_i+0xa8>
 8004052:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004056:	2b15      	cmp	r3, #21
 8004058:	d8f6      	bhi.n	8004048 <_printf_i+0x28>
 800405a:	a101      	add	r1, pc, #4	; (adr r1, 8004060 <_printf_i+0x40>)
 800405c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004060:	080040b9 	.word	0x080040b9
 8004064:	080040cd 	.word	0x080040cd
 8004068:	08004049 	.word	0x08004049
 800406c:	08004049 	.word	0x08004049
 8004070:	08004049 	.word	0x08004049
 8004074:	08004049 	.word	0x08004049
 8004078:	080040cd 	.word	0x080040cd
 800407c:	08004049 	.word	0x08004049
 8004080:	08004049 	.word	0x08004049
 8004084:	08004049 	.word	0x08004049
 8004088:	08004049 	.word	0x08004049
 800408c:	080041d1 	.word	0x080041d1
 8004090:	080040f9 	.word	0x080040f9
 8004094:	0800418b 	.word	0x0800418b
 8004098:	08004049 	.word	0x08004049
 800409c:	08004049 	.word	0x08004049
 80040a0:	080041f3 	.word	0x080041f3
 80040a4:	08004049 	.word	0x08004049
 80040a8:	080040f9 	.word	0x080040f9
 80040ac:	08004049 	.word	0x08004049
 80040b0:	08004049 	.word	0x08004049
 80040b4:	08004193 	.word	0x08004193
 80040b8:	682b      	ldr	r3, [r5, #0]
 80040ba:	1d1a      	adds	r2, r3, #4
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	602a      	str	r2, [r5, #0]
 80040c0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80040c4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80040c8:	2301      	movs	r3, #1
 80040ca:	e09f      	b.n	800420c <_printf_i+0x1ec>
 80040cc:	6820      	ldr	r0, [r4, #0]
 80040ce:	682b      	ldr	r3, [r5, #0]
 80040d0:	0607      	lsls	r7, r0, #24
 80040d2:	f103 0104 	add.w	r1, r3, #4
 80040d6:	6029      	str	r1, [r5, #0]
 80040d8:	d501      	bpl.n	80040de <_printf_i+0xbe>
 80040da:	681e      	ldr	r6, [r3, #0]
 80040dc:	e003      	b.n	80040e6 <_printf_i+0xc6>
 80040de:	0646      	lsls	r6, r0, #25
 80040e0:	d5fb      	bpl.n	80040da <_printf_i+0xba>
 80040e2:	f9b3 6000 	ldrsh.w	r6, [r3]
 80040e6:	2e00      	cmp	r6, #0
 80040e8:	da03      	bge.n	80040f2 <_printf_i+0xd2>
 80040ea:	232d      	movs	r3, #45	; 0x2d
 80040ec:	4276      	negs	r6, r6
 80040ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80040f2:	485a      	ldr	r0, [pc, #360]	; (800425c <_printf_i+0x23c>)
 80040f4:	230a      	movs	r3, #10
 80040f6:	e012      	b.n	800411e <_printf_i+0xfe>
 80040f8:	682b      	ldr	r3, [r5, #0]
 80040fa:	6820      	ldr	r0, [r4, #0]
 80040fc:	1d19      	adds	r1, r3, #4
 80040fe:	6029      	str	r1, [r5, #0]
 8004100:	0605      	lsls	r5, r0, #24
 8004102:	d501      	bpl.n	8004108 <_printf_i+0xe8>
 8004104:	681e      	ldr	r6, [r3, #0]
 8004106:	e002      	b.n	800410e <_printf_i+0xee>
 8004108:	0641      	lsls	r1, r0, #25
 800410a:	d5fb      	bpl.n	8004104 <_printf_i+0xe4>
 800410c:	881e      	ldrh	r6, [r3, #0]
 800410e:	4853      	ldr	r0, [pc, #332]	; (800425c <_printf_i+0x23c>)
 8004110:	2f6f      	cmp	r7, #111	; 0x6f
 8004112:	bf0c      	ite	eq
 8004114:	2308      	moveq	r3, #8
 8004116:	230a      	movne	r3, #10
 8004118:	2100      	movs	r1, #0
 800411a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800411e:	6865      	ldr	r5, [r4, #4]
 8004120:	60a5      	str	r5, [r4, #8]
 8004122:	2d00      	cmp	r5, #0
 8004124:	bfa2      	ittt	ge
 8004126:	6821      	ldrge	r1, [r4, #0]
 8004128:	f021 0104 	bicge.w	r1, r1, #4
 800412c:	6021      	strge	r1, [r4, #0]
 800412e:	b90e      	cbnz	r6, 8004134 <_printf_i+0x114>
 8004130:	2d00      	cmp	r5, #0
 8004132:	d04b      	beq.n	80041cc <_printf_i+0x1ac>
 8004134:	4615      	mov	r5, r2
 8004136:	fbb6 f1f3 	udiv	r1, r6, r3
 800413a:	fb03 6711 	mls	r7, r3, r1, r6
 800413e:	5dc7      	ldrb	r7, [r0, r7]
 8004140:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004144:	4637      	mov	r7, r6
 8004146:	42bb      	cmp	r3, r7
 8004148:	460e      	mov	r6, r1
 800414a:	d9f4      	bls.n	8004136 <_printf_i+0x116>
 800414c:	2b08      	cmp	r3, #8
 800414e:	d10b      	bne.n	8004168 <_printf_i+0x148>
 8004150:	6823      	ldr	r3, [r4, #0]
 8004152:	07de      	lsls	r6, r3, #31
 8004154:	d508      	bpl.n	8004168 <_printf_i+0x148>
 8004156:	6923      	ldr	r3, [r4, #16]
 8004158:	6861      	ldr	r1, [r4, #4]
 800415a:	4299      	cmp	r1, r3
 800415c:	bfde      	ittt	le
 800415e:	2330      	movle	r3, #48	; 0x30
 8004160:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004164:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8004168:	1b52      	subs	r2, r2, r5
 800416a:	6122      	str	r2, [r4, #16]
 800416c:	f8cd a000 	str.w	sl, [sp]
 8004170:	464b      	mov	r3, r9
 8004172:	aa03      	add	r2, sp, #12
 8004174:	4621      	mov	r1, r4
 8004176:	4640      	mov	r0, r8
 8004178:	f7ff fee4 	bl	8003f44 <_printf_common>
 800417c:	3001      	adds	r0, #1
 800417e:	d14a      	bne.n	8004216 <_printf_i+0x1f6>
 8004180:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004184:	b004      	add	sp, #16
 8004186:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800418a:	6823      	ldr	r3, [r4, #0]
 800418c:	f043 0320 	orr.w	r3, r3, #32
 8004190:	6023      	str	r3, [r4, #0]
 8004192:	4833      	ldr	r0, [pc, #204]	; (8004260 <_printf_i+0x240>)
 8004194:	2778      	movs	r7, #120	; 0x78
 8004196:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800419a:	6823      	ldr	r3, [r4, #0]
 800419c:	6829      	ldr	r1, [r5, #0]
 800419e:	061f      	lsls	r7, r3, #24
 80041a0:	f851 6b04 	ldr.w	r6, [r1], #4
 80041a4:	d402      	bmi.n	80041ac <_printf_i+0x18c>
 80041a6:	065f      	lsls	r7, r3, #25
 80041a8:	bf48      	it	mi
 80041aa:	b2b6      	uxthmi	r6, r6
 80041ac:	07df      	lsls	r7, r3, #31
 80041ae:	bf48      	it	mi
 80041b0:	f043 0320 	orrmi.w	r3, r3, #32
 80041b4:	6029      	str	r1, [r5, #0]
 80041b6:	bf48      	it	mi
 80041b8:	6023      	strmi	r3, [r4, #0]
 80041ba:	b91e      	cbnz	r6, 80041c4 <_printf_i+0x1a4>
 80041bc:	6823      	ldr	r3, [r4, #0]
 80041be:	f023 0320 	bic.w	r3, r3, #32
 80041c2:	6023      	str	r3, [r4, #0]
 80041c4:	2310      	movs	r3, #16
 80041c6:	e7a7      	b.n	8004118 <_printf_i+0xf8>
 80041c8:	4824      	ldr	r0, [pc, #144]	; (800425c <_printf_i+0x23c>)
 80041ca:	e7e4      	b.n	8004196 <_printf_i+0x176>
 80041cc:	4615      	mov	r5, r2
 80041ce:	e7bd      	b.n	800414c <_printf_i+0x12c>
 80041d0:	682b      	ldr	r3, [r5, #0]
 80041d2:	6826      	ldr	r6, [r4, #0]
 80041d4:	6961      	ldr	r1, [r4, #20]
 80041d6:	1d18      	adds	r0, r3, #4
 80041d8:	6028      	str	r0, [r5, #0]
 80041da:	0635      	lsls	r5, r6, #24
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	d501      	bpl.n	80041e4 <_printf_i+0x1c4>
 80041e0:	6019      	str	r1, [r3, #0]
 80041e2:	e002      	b.n	80041ea <_printf_i+0x1ca>
 80041e4:	0670      	lsls	r0, r6, #25
 80041e6:	d5fb      	bpl.n	80041e0 <_printf_i+0x1c0>
 80041e8:	8019      	strh	r1, [r3, #0]
 80041ea:	2300      	movs	r3, #0
 80041ec:	6123      	str	r3, [r4, #16]
 80041ee:	4615      	mov	r5, r2
 80041f0:	e7bc      	b.n	800416c <_printf_i+0x14c>
 80041f2:	682b      	ldr	r3, [r5, #0]
 80041f4:	1d1a      	adds	r2, r3, #4
 80041f6:	602a      	str	r2, [r5, #0]
 80041f8:	681d      	ldr	r5, [r3, #0]
 80041fa:	6862      	ldr	r2, [r4, #4]
 80041fc:	2100      	movs	r1, #0
 80041fe:	4628      	mov	r0, r5
 8004200:	f7fb ffe6 	bl	80001d0 <memchr>
 8004204:	b108      	cbz	r0, 800420a <_printf_i+0x1ea>
 8004206:	1b40      	subs	r0, r0, r5
 8004208:	6060      	str	r0, [r4, #4]
 800420a:	6863      	ldr	r3, [r4, #4]
 800420c:	6123      	str	r3, [r4, #16]
 800420e:	2300      	movs	r3, #0
 8004210:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004214:	e7aa      	b.n	800416c <_printf_i+0x14c>
 8004216:	6923      	ldr	r3, [r4, #16]
 8004218:	462a      	mov	r2, r5
 800421a:	4649      	mov	r1, r9
 800421c:	4640      	mov	r0, r8
 800421e:	47d0      	blx	sl
 8004220:	3001      	adds	r0, #1
 8004222:	d0ad      	beq.n	8004180 <_printf_i+0x160>
 8004224:	6823      	ldr	r3, [r4, #0]
 8004226:	079b      	lsls	r3, r3, #30
 8004228:	d413      	bmi.n	8004252 <_printf_i+0x232>
 800422a:	68e0      	ldr	r0, [r4, #12]
 800422c:	9b03      	ldr	r3, [sp, #12]
 800422e:	4298      	cmp	r0, r3
 8004230:	bfb8      	it	lt
 8004232:	4618      	movlt	r0, r3
 8004234:	e7a6      	b.n	8004184 <_printf_i+0x164>
 8004236:	2301      	movs	r3, #1
 8004238:	4632      	mov	r2, r6
 800423a:	4649      	mov	r1, r9
 800423c:	4640      	mov	r0, r8
 800423e:	47d0      	blx	sl
 8004240:	3001      	adds	r0, #1
 8004242:	d09d      	beq.n	8004180 <_printf_i+0x160>
 8004244:	3501      	adds	r5, #1
 8004246:	68e3      	ldr	r3, [r4, #12]
 8004248:	9903      	ldr	r1, [sp, #12]
 800424a:	1a5b      	subs	r3, r3, r1
 800424c:	42ab      	cmp	r3, r5
 800424e:	dcf2      	bgt.n	8004236 <_printf_i+0x216>
 8004250:	e7eb      	b.n	800422a <_printf_i+0x20a>
 8004252:	2500      	movs	r5, #0
 8004254:	f104 0619 	add.w	r6, r4, #25
 8004258:	e7f5      	b.n	8004246 <_printf_i+0x226>
 800425a:	bf00      	nop
 800425c:	08007415 	.word	0x08007415
 8004260:	08007426 	.word	0x08007426

08004264 <std>:
 8004264:	2300      	movs	r3, #0
 8004266:	b510      	push	{r4, lr}
 8004268:	4604      	mov	r4, r0
 800426a:	e9c0 3300 	strd	r3, r3, [r0]
 800426e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004272:	6083      	str	r3, [r0, #8]
 8004274:	8181      	strh	r1, [r0, #12]
 8004276:	6643      	str	r3, [r0, #100]	; 0x64
 8004278:	81c2      	strh	r2, [r0, #14]
 800427a:	6183      	str	r3, [r0, #24]
 800427c:	4619      	mov	r1, r3
 800427e:	2208      	movs	r2, #8
 8004280:	305c      	adds	r0, #92	; 0x5c
 8004282:	f000 f914 	bl	80044ae <memset>
 8004286:	4b0d      	ldr	r3, [pc, #52]	; (80042bc <std+0x58>)
 8004288:	6263      	str	r3, [r4, #36]	; 0x24
 800428a:	4b0d      	ldr	r3, [pc, #52]	; (80042c0 <std+0x5c>)
 800428c:	62a3      	str	r3, [r4, #40]	; 0x28
 800428e:	4b0d      	ldr	r3, [pc, #52]	; (80042c4 <std+0x60>)
 8004290:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004292:	4b0d      	ldr	r3, [pc, #52]	; (80042c8 <std+0x64>)
 8004294:	6323      	str	r3, [r4, #48]	; 0x30
 8004296:	4b0d      	ldr	r3, [pc, #52]	; (80042cc <std+0x68>)
 8004298:	6224      	str	r4, [r4, #32]
 800429a:	429c      	cmp	r4, r3
 800429c:	d006      	beq.n	80042ac <std+0x48>
 800429e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80042a2:	4294      	cmp	r4, r2
 80042a4:	d002      	beq.n	80042ac <std+0x48>
 80042a6:	33d0      	adds	r3, #208	; 0xd0
 80042a8:	429c      	cmp	r4, r3
 80042aa:	d105      	bne.n	80042b8 <std+0x54>
 80042ac:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80042b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80042b4:	f000 b988 	b.w	80045c8 <__retarget_lock_init_recursive>
 80042b8:	bd10      	pop	{r4, pc}
 80042ba:	bf00      	nop
 80042bc:	08004429 	.word	0x08004429
 80042c0:	0800444b 	.word	0x0800444b
 80042c4:	08004483 	.word	0x08004483
 80042c8:	080044a7 	.word	0x080044a7
 80042cc:	200002c0 	.word	0x200002c0

080042d0 <stdio_exit_handler>:
 80042d0:	4a02      	ldr	r2, [pc, #8]	; (80042dc <stdio_exit_handler+0xc>)
 80042d2:	4903      	ldr	r1, [pc, #12]	; (80042e0 <stdio_exit_handler+0x10>)
 80042d4:	4803      	ldr	r0, [pc, #12]	; (80042e4 <stdio_exit_handler+0x14>)
 80042d6:	f000 b869 	b.w	80043ac <_fwalk_sglue>
 80042da:	bf00      	nop
 80042dc:	20000010 	.word	0x20000010
 80042e0:	08005e11 	.word	0x08005e11
 80042e4:	2000001c 	.word	0x2000001c

080042e8 <cleanup_stdio>:
 80042e8:	6841      	ldr	r1, [r0, #4]
 80042ea:	4b0c      	ldr	r3, [pc, #48]	; (800431c <cleanup_stdio+0x34>)
 80042ec:	4299      	cmp	r1, r3
 80042ee:	b510      	push	{r4, lr}
 80042f0:	4604      	mov	r4, r0
 80042f2:	d001      	beq.n	80042f8 <cleanup_stdio+0x10>
 80042f4:	f001 fd8c 	bl	8005e10 <_fflush_r>
 80042f8:	68a1      	ldr	r1, [r4, #8]
 80042fa:	4b09      	ldr	r3, [pc, #36]	; (8004320 <cleanup_stdio+0x38>)
 80042fc:	4299      	cmp	r1, r3
 80042fe:	d002      	beq.n	8004306 <cleanup_stdio+0x1e>
 8004300:	4620      	mov	r0, r4
 8004302:	f001 fd85 	bl	8005e10 <_fflush_r>
 8004306:	68e1      	ldr	r1, [r4, #12]
 8004308:	4b06      	ldr	r3, [pc, #24]	; (8004324 <cleanup_stdio+0x3c>)
 800430a:	4299      	cmp	r1, r3
 800430c:	d004      	beq.n	8004318 <cleanup_stdio+0x30>
 800430e:	4620      	mov	r0, r4
 8004310:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004314:	f001 bd7c 	b.w	8005e10 <_fflush_r>
 8004318:	bd10      	pop	{r4, pc}
 800431a:	bf00      	nop
 800431c:	200002c0 	.word	0x200002c0
 8004320:	20000328 	.word	0x20000328
 8004324:	20000390 	.word	0x20000390

08004328 <global_stdio_init.part.0>:
 8004328:	b510      	push	{r4, lr}
 800432a:	4b0b      	ldr	r3, [pc, #44]	; (8004358 <global_stdio_init.part.0+0x30>)
 800432c:	4c0b      	ldr	r4, [pc, #44]	; (800435c <global_stdio_init.part.0+0x34>)
 800432e:	4a0c      	ldr	r2, [pc, #48]	; (8004360 <global_stdio_init.part.0+0x38>)
 8004330:	601a      	str	r2, [r3, #0]
 8004332:	4620      	mov	r0, r4
 8004334:	2200      	movs	r2, #0
 8004336:	2104      	movs	r1, #4
 8004338:	f7ff ff94 	bl	8004264 <std>
 800433c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8004340:	2201      	movs	r2, #1
 8004342:	2109      	movs	r1, #9
 8004344:	f7ff ff8e 	bl	8004264 <std>
 8004348:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800434c:	2202      	movs	r2, #2
 800434e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004352:	2112      	movs	r1, #18
 8004354:	f7ff bf86 	b.w	8004264 <std>
 8004358:	200003f8 	.word	0x200003f8
 800435c:	200002c0 	.word	0x200002c0
 8004360:	080042d1 	.word	0x080042d1

08004364 <__sfp_lock_acquire>:
 8004364:	4801      	ldr	r0, [pc, #4]	; (800436c <__sfp_lock_acquire+0x8>)
 8004366:	f000 b930 	b.w	80045ca <__retarget_lock_acquire_recursive>
 800436a:	bf00      	nop
 800436c:	20000401 	.word	0x20000401

08004370 <__sfp_lock_release>:
 8004370:	4801      	ldr	r0, [pc, #4]	; (8004378 <__sfp_lock_release+0x8>)
 8004372:	f000 b92b 	b.w	80045cc <__retarget_lock_release_recursive>
 8004376:	bf00      	nop
 8004378:	20000401 	.word	0x20000401

0800437c <__sinit>:
 800437c:	b510      	push	{r4, lr}
 800437e:	4604      	mov	r4, r0
 8004380:	f7ff fff0 	bl	8004364 <__sfp_lock_acquire>
 8004384:	6a23      	ldr	r3, [r4, #32]
 8004386:	b11b      	cbz	r3, 8004390 <__sinit+0x14>
 8004388:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800438c:	f7ff bff0 	b.w	8004370 <__sfp_lock_release>
 8004390:	4b04      	ldr	r3, [pc, #16]	; (80043a4 <__sinit+0x28>)
 8004392:	6223      	str	r3, [r4, #32]
 8004394:	4b04      	ldr	r3, [pc, #16]	; (80043a8 <__sinit+0x2c>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d1f5      	bne.n	8004388 <__sinit+0xc>
 800439c:	f7ff ffc4 	bl	8004328 <global_stdio_init.part.0>
 80043a0:	e7f2      	b.n	8004388 <__sinit+0xc>
 80043a2:	bf00      	nop
 80043a4:	080042e9 	.word	0x080042e9
 80043a8:	200003f8 	.word	0x200003f8

080043ac <_fwalk_sglue>:
 80043ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80043b0:	4607      	mov	r7, r0
 80043b2:	4688      	mov	r8, r1
 80043b4:	4614      	mov	r4, r2
 80043b6:	2600      	movs	r6, #0
 80043b8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80043bc:	f1b9 0901 	subs.w	r9, r9, #1
 80043c0:	d505      	bpl.n	80043ce <_fwalk_sglue+0x22>
 80043c2:	6824      	ldr	r4, [r4, #0]
 80043c4:	2c00      	cmp	r4, #0
 80043c6:	d1f7      	bne.n	80043b8 <_fwalk_sglue+0xc>
 80043c8:	4630      	mov	r0, r6
 80043ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80043ce:	89ab      	ldrh	r3, [r5, #12]
 80043d0:	2b01      	cmp	r3, #1
 80043d2:	d907      	bls.n	80043e4 <_fwalk_sglue+0x38>
 80043d4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80043d8:	3301      	adds	r3, #1
 80043da:	d003      	beq.n	80043e4 <_fwalk_sglue+0x38>
 80043dc:	4629      	mov	r1, r5
 80043de:	4638      	mov	r0, r7
 80043e0:	47c0      	blx	r8
 80043e2:	4306      	orrs	r6, r0
 80043e4:	3568      	adds	r5, #104	; 0x68
 80043e6:	e7e9      	b.n	80043bc <_fwalk_sglue+0x10>

080043e8 <siprintf>:
 80043e8:	b40e      	push	{r1, r2, r3}
 80043ea:	b500      	push	{lr}
 80043ec:	b09c      	sub	sp, #112	; 0x70
 80043ee:	ab1d      	add	r3, sp, #116	; 0x74
 80043f0:	9002      	str	r0, [sp, #8]
 80043f2:	9006      	str	r0, [sp, #24]
 80043f4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80043f8:	4809      	ldr	r0, [pc, #36]	; (8004420 <siprintf+0x38>)
 80043fa:	9107      	str	r1, [sp, #28]
 80043fc:	9104      	str	r1, [sp, #16]
 80043fe:	4909      	ldr	r1, [pc, #36]	; (8004424 <siprintf+0x3c>)
 8004400:	f853 2b04 	ldr.w	r2, [r3], #4
 8004404:	9105      	str	r1, [sp, #20]
 8004406:	6800      	ldr	r0, [r0, #0]
 8004408:	9301      	str	r3, [sp, #4]
 800440a:	a902      	add	r1, sp, #8
 800440c:	f001 fb7c 	bl	8005b08 <_svfiprintf_r>
 8004410:	9b02      	ldr	r3, [sp, #8]
 8004412:	2200      	movs	r2, #0
 8004414:	701a      	strb	r2, [r3, #0]
 8004416:	b01c      	add	sp, #112	; 0x70
 8004418:	f85d eb04 	ldr.w	lr, [sp], #4
 800441c:	b003      	add	sp, #12
 800441e:	4770      	bx	lr
 8004420:	20000068 	.word	0x20000068
 8004424:	ffff0208 	.word	0xffff0208

08004428 <__sread>:
 8004428:	b510      	push	{r4, lr}
 800442a:	460c      	mov	r4, r1
 800442c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004430:	f000 f86c 	bl	800450c <_read_r>
 8004434:	2800      	cmp	r0, #0
 8004436:	bfab      	itete	ge
 8004438:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800443a:	89a3      	ldrhlt	r3, [r4, #12]
 800443c:	181b      	addge	r3, r3, r0
 800443e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004442:	bfac      	ite	ge
 8004444:	6563      	strge	r3, [r4, #84]	; 0x54
 8004446:	81a3      	strhlt	r3, [r4, #12]
 8004448:	bd10      	pop	{r4, pc}

0800444a <__swrite>:
 800444a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800444e:	461f      	mov	r7, r3
 8004450:	898b      	ldrh	r3, [r1, #12]
 8004452:	05db      	lsls	r3, r3, #23
 8004454:	4605      	mov	r5, r0
 8004456:	460c      	mov	r4, r1
 8004458:	4616      	mov	r6, r2
 800445a:	d505      	bpl.n	8004468 <__swrite+0x1e>
 800445c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004460:	2302      	movs	r3, #2
 8004462:	2200      	movs	r2, #0
 8004464:	f000 f840 	bl	80044e8 <_lseek_r>
 8004468:	89a3      	ldrh	r3, [r4, #12]
 800446a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800446e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004472:	81a3      	strh	r3, [r4, #12]
 8004474:	4632      	mov	r2, r6
 8004476:	463b      	mov	r3, r7
 8004478:	4628      	mov	r0, r5
 800447a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800447e:	f000 b867 	b.w	8004550 <_write_r>

08004482 <__sseek>:
 8004482:	b510      	push	{r4, lr}
 8004484:	460c      	mov	r4, r1
 8004486:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800448a:	f000 f82d 	bl	80044e8 <_lseek_r>
 800448e:	1c43      	adds	r3, r0, #1
 8004490:	89a3      	ldrh	r3, [r4, #12]
 8004492:	bf15      	itete	ne
 8004494:	6560      	strne	r0, [r4, #84]	; 0x54
 8004496:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800449a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800449e:	81a3      	strheq	r3, [r4, #12]
 80044a0:	bf18      	it	ne
 80044a2:	81a3      	strhne	r3, [r4, #12]
 80044a4:	bd10      	pop	{r4, pc}

080044a6 <__sclose>:
 80044a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80044aa:	f000 b80d 	b.w	80044c8 <_close_r>

080044ae <memset>:
 80044ae:	4402      	add	r2, r0
 80044b0:	4603      	mov	r3, r0
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d100      	bne.n	80044b8 <memset+0xa>
 80044b6:	4770      	bx	lr
 80044b8:	f803 1b01 	strb.w	r1, [r3], #1
 80044bc:	e7f9      	b.n	80044b2 <memset+0x4>
	...

080044c0 <_localeconv_r>:
 80044c0:	4800      	ldr	r0, [pc, #0]	; (80044c4 <_localeconv_r+0x4>)
 80044c2:	4770      	bx	lr
 80044c4:	2000015c 	.word	0x2000015c

080044c8 <_close_r>:
 80044c8:	b538      	push	{r3, r4, r5, lr}
 80044ca:	4d06      	ldr	r5, [pc, #24]	; (80044e4 <_close_r+0x1c>)
 80044cc:	2300      	movs	r3, #0
 80044ce:	4604      	mov	r4, r0
 80044d0:	4608      	mov	r0, r1
 80044d2:	602b      	str	r3, [r5, #0]
 80044d4:	f7fd fdf5 	bl	80020c2 <_close>
 80044d8:	1c43      	adds	r3, r0, #1
 80044da:	d102      	bne.n	80044e2 <_close_r+0x1a>
 80044dc:	682b      	ldr	r3, [r5, #0]
 80044de:	b103      	cbz	r3, 80044e2 <_close_r+0x1a>
 80044e0:	6023      	str	r3, [r4, #0]
 80044e2:	bd38      	pop	{r3, r4, r5, pc}
 80044e4:	200003fc 	.word	0x200003fc

080044e8 <_lseek_r>:
 80044e8:	b538      	push	{r3, r4, r5, lr}
 80044ea:	4d07      	ldr	r5, [pc, #28]	; (8004508 <_lseek_r+0x20>)
 80044ec:	4604      	mov	r4, r0
 80044ee:	4608      	mov	r0, r1
 80044f0:	4611      	mov	r1, r2
 80044f2:	2200      	movs	r2, #0
 80044f4:	602a      	str	r2, [r5, #0]
 80044f6:	461a      	mov	r2, r3
 80044f8:	f7fd fe0a 	bl	8002110 <_lseek>
 80044fc:	1c43      	adds	r3, r0, #1
 80044fe:	d102      	bne.n	8004506 <_lseek_r+0x1e>
 8004500:	682b      	ldr	r3, [r5, #0]
 8004502:	b103      	cbz	r3, 8004506 <_lseek_r+0x1e>
 8004504:	6023      	str	r3, [r4, #0]
 8004506:	bd38      	pop	{r3, r4, r5, pc}
 8004508:	200003fc 	.word	0x200003fc

0800450c <_read_r>:
 800450c:	b538      	push	{r3, r4, r5, lr}
 800450e:	4d07      	ldr	r5, [pc, #28]	; (800452c <_read_r+0x20>)
 8004510:	4604      	mov	r4, r0
 8004512:	4608      	mov	r0, r1
 8004514:	4611      	mov	r1, r2
 8004516:	2200      	movs	r2, #0
 8004518:	602a      	str	r2, [r5, #0]
 800451a:	461a      	mov	r2, r3
 800451c:	f7fd fd98 	bl	8002050 <_read>
 8004520:	1c43      	adds	r3, r0, #1
 8004522:	d102      	bne.n	800452a <_read_r+0x1e>
 8004524:	682b      	ldr	r3, [r5, #0]
 8004526:	b103      	cbz	r3, 800452a <_read_r+0x1e>
 8004528:	6023      	str	r3, [r4, #0]
 800452a:	bd38      	pop	{r3, r4, r5, pc}
 800452c:	200003fc 	.word	0x200003fc

08004530 <_sbrk_r>:
 8004530:	b538      	push	{r3, r4, r5, lr}
 8004532:	4d06      	ldr	r5, [pc, #24]	; (800454c <_sbrk_r+0x1c>)
 8004534:	2300      	movs	r3, #0
 8004536:	4604      	mov	r4, r0
 8004538:	4608      	mov	r0, r1
 800453a:	602b      	str	r3, [r5, #0]
 800453c:	f7fd fdf6 	bl	800212c <_sbrk>
 8004540:	1c43      	adds	r3, r0, #1
 8004542:	d102      	bne.n	800454a <_sbrk_r+0x1a>
 8004544:	682b      	ldr	r3, [r5, #0]
 8004546:	b103      	cbz	r3, 800454a <_sbrk_r+0x1a>
 8004548:	6023      	str	r3, [r4, #0]
 800454a:	bd38      	pop	{r3, r4, r5, pc}
 800454c:	200003fc 	.word	0x200003fc

08004550 <_write_r>:
 8004550:	b538      	push	{r3, r4, r5, lr}
 8004552:	4d07      	ldr	r5, [pc, #28]	; (8004570 <_write_r+0x20>)
 8004554:	4604      	mov	r4, r0
 8004556:	4608      	mov	r0, r1
 8004558:	4611      	mov	r1, r2
 800455a:	2200      	movs	r2, #0
 800455c:	602a      	str	r2, [r5, #0]
 800455e:	461a      	mov	r2, r3
 8004560:	f7fd fd93 	bl	800208a <_write>
 8004564:	1c43      	adds	r3, r0, #1
 8004566:	d102      	bne.n	800456e <_write_r+0x1e>
 8004568:	682b      	ldr	r3, [r5, #0]
 800456a:	b103      	cbz	r3, 800456e <_write_r+0x1e>
 800456c:	6023      	str	r3, [r4, #0]
 800456e:	bd38      	pop	{r3, r4, r5, pc}
 8004570:	200003fc 	.word	0x200003fc

08004574 <__errno>:
 8004574:	4b01      	ldr	r3, [pc, #4]	; (800457c <__errno+0x8>)
 8004576:	6818      	ldr	r0, [r3, #0]
 8004578:	4770      	bx	lr
 800457a:	bf00      	nop
 800457c:	20000068 	.word	0x20000068

08004580 <__libc_init_array>:
 8004580:	b570      	push	{r4, r5, r6, lr}
 8004582:	4d0d      	ldr	r5, [pc, #52]	; (80045b8 <__libc_init_array+0x38>)
 8004584:	4c0d      	ldr	r4, [pc, #52]	; (80045bc <__libc_init_array+0x3c>)
 8004586:	1b64      	subs	r4, r4, r5
 8004588:	10a4      	asrs	r4, r4, #2
 800458a:	2600      	movs	r6, #0
 800458c:	42a6      	cmp	r6, r4
 800458e:	d109      	bne.n	80045a4 <__libc_init_array+0x24>
 8004590:	4d0b      	ldr	r5, [pc, #44]	; (80045c0 <__libc_init_array+0x40>)
 8004592:	4c0c      	ldr	r4, [pc, #48]	; (80045c4 <__libc_init_array+0x44>)
 8004594:	f002 ff08 	bl	80073a8 <_init>
 8004598:	1b64      	subs	r4, r4, r5
 800459a:	10a4      	asrs	r4, r4, #2
 800459c:	2600      	movs	r6, #0
 800459e:	42a6      	cmp	r6, r4
 80045a0:	d105      	bne.n	80045ae <__libc_init_array+0x2e>
 80045a2:	bd70      	pop	{r4, r5, r6, pc}
 80045a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80045a8:	4798      	blx	r3
 80045aa:	3601      	adds	r6, #1
 80045ac:	e7ee      	b.n	800458c <__libc_init_array+0xc>
 80045ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80045b2:	4798      	blx	r3
 80045b4:	3601      	adds	r6, #1
 80045b6:	e7f2      	b.n	800459e <__libc_init_array+0x1e>
 80045b8:	080077a8 	.word	0x080077a8
 80045bc:	080077a8 	.word	0x080077a8
 80045c0:	080077a8 	.word	0x080077a8
 80045c4:	080077ac 	.word	0x080077ac

080045c8 <__retarget_lock_init_recursive>:
 80045c8:	4770      	bx	lr

080045ca <__retarget_lock_acquire_recursive>:
 80045ca:	4770      	bx	lr

080045cc <__retarget_lock_release_recursive>:
 80045cc:	4770      	bx	lr

080045ce <quorem>:
 80045ce:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045d2:	6903      	ldr	r3, [r0, #16]
 80045d4:	690c      	ldr	r4, [r1, #16]
 80045d6:	42a3      	cmp	r3, r4
 80045d8:	4607      	mov	r7, r0
 80045da:	db7e      	blt.n	80046da <quorem+0x10c>
 80045dc:	3c01      	subs	r4, #1
 80045de:	f101 0814 	add.w	r8, r1, #20
 80045e2:	f100 0514 	add.w	r5, r0, #20
 80045e6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80045ea:	9301      	str	r3, [sp, #4]
 80045ec:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80045f0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80045f4:	3301      	adds	r3, #1
 80045f6:	429a      	cmp	r2, r3
 80045f8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80045fc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004600:	fbb2 f6f3 	udiv	r6, r2, r3
 8004604:	d331      	bcc.n	800466a <quorem+0x9c>
 8004606:	f04f 0e00 	mov.w	lr, #0
 800460a:	4640      	mov	r0, r8
 800460c:	46ac      	mov	ip, r5
 800460e:	46f2      	mov	sl, lr
 8004610:	f850 2b04 	ldr.w	r2, [r0], #4
 8004614:	b293      	uxth	r3, r2
 8004616:	fb06 e303 	mla	r3, r6, r3, lr
 800461a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800461e:	0c1a      	lsrs	r2, r3, #16
 8004620:	b29b      	uxth	r3, r3
 8004622:	ebaa 0303 	sub.w	r3, sl, r3
 8004626:	f8dc a000 	ldr.w	sl, [ip]
 800462a:	fa13 f38a 	uxtah	r3, r3, sl
 800462e:	fb06 220e 	mla	r2, r6, lr, r2
 8004632:	9300      	str	r3, [sp, #0]
 8004634:	9b00      	ldr	r3, [sp, #0]
 8004636:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800463a:	b292      	uxth	r2, r2
 800463c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8004640:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004644:	f8bd 3000 	ldrh.w	r3, [sp]
 8004648:	4581      	cmp	r9, r0
 800464a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800464e:	f84c 3b04 	str.w	r3, [ip], #4
 8004652:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004656:	d2db      	bcs.n	8004610 <quorem+0x42>
 8004658:	f855 300b 	ldr.w	r3, [r5, fp]
 800465c:	b92b      	cbnz	r3, 800466a <quorem+0x9c>
 800465e:	9b01      	ldr	r3, [sp, #4]
 8004660:	3b04      	subs	r3, #4
 8004662:	429d      	cmp	r5, r3
 8004664:	461a      	mov	r2, r3
 8004666:	d32c      	bcc.n	80046c2 <quorem+0xf4>
 8004668:	613c      	str	r4, [r7, #16]
 800466a:	4638      	mov	r0, r7
 800466c:	f001 f8f2 	bl	8005854 <__mcmp>
 8004670:	2800      	cmp	r0, #0
 8004672:	db22      	blt.n	80046ba <quorem+0xec>
 8004674:	3601      	adds	r6, #1
 8004676:	4629      	mov	r1, r5
 8004678:	2000      	movs	r0, #0
 800467a:	f858 2b04 	ldr.w	r2, [r8], #4
 800467e:	f8d1 c000 	ldr.w	ip, [r1]
 8004682:	b293      	uxth	r3, r2
 8004684:	1ac3      	subs	r3, r0, r3
 8004686:	0c12      	lsrs	r2, r2, #16
 8004688:	fa13 f38c 	uxtah	r3, r3, ip
 800468c:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8004690:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004694:	b29b      	uxth	r3, r3
 8004696:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800469a:	45c1      	cmp	r9, r8
 800469c:	f841 3b04 	str.w	r3, [r1], #4
 80046a0:	ea4f 4022 	mov.w	r0, r2, asr #16
 80046a4:	d2e9      	bcs.n	800467a <quorem+0xac>
 80046a6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80046aa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80046ae:	b922      	cbnz	r2, 80046ba <quorem+0xec>
 80046b0:	3b04      	subs	r3, #4
 80046b2:	429d      	cmp	r5, r3
 80046b4:	461a      	mov	r2, r3
 80046b6:	d30a      	bcc.n	80046ce <quorem+0x100>
 80046b8:	613c      	str	r4, [r7, #16]
 80046ba:	4630      	mov	r0, r6
 80046bc:	b003      	add	sp, #12
 80046be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80046c2:	6812      	ldr	r2, [r2, #0]
 80046c4:	3b04      	subs	r3, #4
 80046c6:	2a00      	cmp	r2, #0
 80046c8:	d1ce      	bne.n	8004668 <quorem+0x9a>
 80046ca:	3c01      	subs	r4, #1
 80046cc:	e7c9      	b.n	8004662 <quorem+0x94>
 80046ce:	6812      	ldr	r2, [r2, #0]
 80046d0:	3b04      	subs	r3, #4
 80046d2:	2a00      	cmp	r2, #0
 80046d4:	d1f0      	bne.n	80046b8 <quorem+0xea>
 80046d6:	3c01      	subs	r4, #1
 80046d8:	e7eb      	b.n	80046b2 <quorem+0xe4>
 80046da:	2000      	movs	r0, #0
 80046dc:	e7ee      	b.n	80046bc <quorem+0xee>
	...

080046e0 <_dtoa_r>:
 80046e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046e4:	ed2d 8b04 	vpush	{d8-d9}
 80046e8:	69c5      	ldr	r5, [r0, #28]
 80046ea:	b093      	sub	sp, #76	; 0x4c
 80046ec:	ed8d 0b02 	vstr	d0, [sp, #8]
 80046f0:	ec57 6b10 	vmov	r6, r7, d0
 80046f4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80046f8:	9107      	str	r1, [sp, #28]
 80046fa:	4604      	mov	r4, r0
 80046fc:	920a      	str	r2, [sp, #40]	; 0x28
 80046fe:	930d      	str	r3, [sp, #52]	; 0x34
 8004700:	b975      	cbnz	r5, 8004720 <_dtoa_r+0x40>
 8004702:	2010      	movs	r0, #16
 8004704:	f7ff f894 	bl	8003830 <malloc>
 8004708:	4602      	mov	r2, r0
 800470a:	61e0      	str	r0, [r4, #28]
 800470c:	b920      	cbnz	r0, 8004718 <_dtoa_r+0x38>
 800470e:	4bae      	ldr	r3, [pc, #696]	; (80049c8 <_dtoa_r+0x2e8>)
 8004710:	21ef      	movs	r1, #239	; 0xef
 8004712:	48ae      	ldr	r0, [pc, #696]	; (80049cc <_dtoa_r+0x2ec>)
 8004714:	f001 fbcc 	bl	8005eb0 <__assert_func>
 8004718:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800471c:	6005      	str	r5, [r0, #0]
 800471e:	60c5      	str	r5, [r0, #12]
 8004720:	69e3      	ldr	r3, [r4, #28]
 8004722:	6819      	ldr	r1, [r3, #0]
 8004724:	b151      	cbz	r1, 800473c <_dtoa_r+0x5c>
 8004726:	685a      	ldr	r2, [r3, #4]
 8004728:	604a      	str	r2, [r1, #4]
 800472a:	2301      	movs	r3, #1
 800472c:	4093      	lsls	r3, r2
 800472e:	608b      	str	r3, [r1, #8]
 8004730:	4620      	mov	r0, r4
 8004732:	f000 fe53 	bl	80053dc <_Bfree>
 8004736:	69e3      	ldr	r3, [r4, #28]
 8004738:	2200      	movs	r2, #0
 800473a:	601a      	str	r2, [r3, #0]
 800473c:	1e3b      	subs	r3, r7, #0
 800473e:	bfbb      	ittet	lt
 8004740:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004744:	9303      	strlt	r3, [sp, #12]
 8004746:	2300      	movge	r3, #0
 8004748:	2201      	movlt	r2, #1
 800474a:	bfac      	ite	ge
 800474c:	f8c8 3000 	strge.w	r3, [r8]
 8004750:	f8c8 2000 	strlt.w	r2, [r8]
 8004754:	4b9e      	ldr	r3, [pc, #632]	; (80049d0 <_dtoa_r+0x2f0>)
 8004756:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800475a:	ea33 0308 	bics.w	r3, r3, r8
 800475e:	d11b      	bne.n	8004798 <_dtoa_r+0xb8>
 8004760:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004762:	f242 730f 	movw	r3, #9999	; 0x270f
 8004766:	6013      	str	r3, [r2, #0]
 8004768:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800476c:	4333      	orrs	r3, r6
 800476e:	f000 8593 	beq.w	8005298 <_dtoa_r+0xbb8>
 8004772:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004774:	b963      	cbnz	r3, 8004790 <_dtoa_r+0xb0>
 8004776:	4b97      	ldr	r3, [pc, #604]	; (80049d4 <_dtoa_r+0x2f4>)
 8004778:	e027      	b.n	80047ca <_dtoa_r+0xea>
 800477a:	4b97      	ldr	r3, [pc, #604]	; (80049d8 <_dtoa_r+0x2f8>)
 800477c:	9300      	str	r3, [sp, #0]
 800477e:	3308      	adds	r3, #8
 8004780:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004782:	6013      	str	r3, [r2, #0]
 8004784:	9800      	ldr	r0, [sp, #0]
 8004786:	b013      	add	sp, #76	; 0x4c
 8004788:	ecbd 8b04 	vpop	{d8-d9}
 800478c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004790:	4b90      	ldr	r3, [pc, #576]	; (80049d4 <_dtoa_r+0x2f4>)
 8004792:	9300      	str	r3, [sp, #0]
 8004794:	3303      	adds	r3, #3
 8004796:	e7f3      	b.n	8004780 <_dtoa_r+0xa0>
 8004798:	ed9d 7b02 	vldr	d7, [sp, #8]
 800479c:	2200      	movs	r2, #0
 800479e:	ec51 0b17 	vmov	r0, r1, d7
 80047a2:	eeb0 8a47 	vmov.f32	s16, s14
 80047a6:	eef0 8a67 	vmov.f32	s17, s15
 80047aa:	2300      	movs	r3, #0
 80047ac:	f7fc f98c 	bl	8000ac8 <__aeabi_dcmpeq>
 80047b0:	4681      	mov	r9, r0
 80047b2:	b160      	cbz	r0, 80047ce <_dtoa_r+0xee>
 80047b4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80047b6:	2301      	movs	r3, #1
 80047b8:	6013      	str	r3, [r2, #0]
 80047ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80047bc:	2b00      	cmp	r3, #0
 80047be:	f000 8568 	beq.w	8005292 <_dtoa_r+0xbb2>
 80047c2:	4b86      	ldr	r3, [pc, #536]	; (80049dc <_dtoa_r+0x2fc>)
 80047c4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80047c6:	6013      	str	r3, [r2, #0]
 80047c8:	3b01      	subs	r3, #1
 80047ca:	9300      	str	r3, [sp, #0]
 80047cc:	e7da      	b.n	8004784 <_dtoa_r+0xa4>
 80047ce:	aa10      	add	r2, sp, #64	; 0x40
 80047d0:	a911      	add	r1, sp, #68	; 0x44
 80047d2:	4620      	mov	r0, r4
 80047d4:	eeb0 0a48 	vmov.f32	s0, s16
 80047d8:	eef0 0a68 	vmov.f32	s1, s17
 80047dc:	f001 f8e0 	bl	80059a0 <__d2b>
 80047e0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80047e4:	4682      	mov	sl, r0
 80047e6:	2d00      	cmp	r5, #0
 80047e8:	d07f      	beq.n	80048ea <_dtoa_r+0x20a>
 80047ea:	ee18 3a90 	vmov	r3, s17
 80047ee:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80047f2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80047f6:	ec51 0b18 	vmov	r0, r1, d8
 80047fa:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80047fe:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8004802:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8004806:	4619      	mov	r1, r3
 8004808:	2200      	movs	r2, #0
 800480a:	4b75      	ldr	r3, [pc, #468]	; (80049e0 <_dtoa_r+0x300>)
 800480c:	f7fb fd3c 	bl	8000288 <__aeabi_dsub>
 8004810:	a367      	add	r3, pc, #412	; (adr r3, 80049b0 <_dtoa_r+0x2d0>)
 8004812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004816:	f7fb feef 	bl	80005f8 <__aeabi_dmul>
 800481a:	a367      	add	r3, pc, #412	; (adr r3, 80049b8 <_dtoa_r+0x2d8>)
 800481c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004820:	f7fb fd34 	bl	800028c <__adddf3>
 8004824:	4606      	mov	r6, r0
 8004826:	4628      	mov	r0, r5
 8004828:	460f      	mov	r7, r1
 800482a:	f7fb fe7b 	bl	8000524 <__aeabi_i2d>
 800482e:	a364      	add	r3, pc, #400	; (adr r3, 80049c0 <_dtoa_r+0x2e0>)
 8004830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004834:	f7fb fee0 	bl	80005f8 <__aeabi_dmul>
 8004838:	4602      	mov	r2, r0
 800483a:	460b      	mov	r3, r1
 800483c:	4630      	mov	r0, r6
 800483e:	4639      	mov	r1, r7
 8004840:	f7fb fd24 	bl	800028c <__adddf3>
 8004844:	4606      	mov	r6, r0
 8004846:	460f      	mov	r7, r1
 8004848:	f7fc f986 	bl	8000b58 <__aeabi_d2iz>
 800484c:	2200      	movs	r2, #0
 800484e:	4683      	mov	fp, r0
 8004850:	2300      	movs	r3, #0
 8004852:	4630      	mov	r0, r6
 8004854:	4639      	mov	r1, r7
 8004856:	f7fc f941 	bl	8000adc <__aeabi_dcmplt>
 800485a:	b148      	cbz	r0, 8004870 <_dtoa_r+0x190>
 800485c:	4658      	mov	r0, fp
 800485e:	f7fb fe61 	bl	8000524 <__aeabi_i2d>
 8004862:	4632      	mov	r2, r6
 8004864:	463b      	mov	r3, r7
 8004866:	f7fc f92f 	bl	8000ac8 <__aeabi_dcmpeq>
 800486a:	b908      	cbnz	r0, 8004870 <_dtoa_r+0x190>
 800486c:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8004870:	f1bb 0f16 	cmp.w	fp, #22
 8004874:	d857      	bhi.n	8004926 <_dtoa_r+0x246>
 8004876:	4b5b      	ldr	r3, [pc, #364]	; (80049e4 <_dtoa_r+0x304>)
 8004878:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800487c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004880:	ec51 0b18 	vmov	r0, r1, d8
 8004884:	f7fc f92a 	bl	8000adc <__aeabi_dcmplt>
 8004888:	2800      	cmp	r0, #0
 800488a:	d04e      	beq.n	800492a <_dtoa_r+0x24a>
 800488c:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8004890:	2300      	movs	r3, #0
 8004892:	930c      	str	r3, [sp, #48]	; 0x30
 8004894:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004896:	1b5b      	subs	r3, r3, r5
 8004898:	1e5a      	subs	r2, r3, #1
 800489a:	bf45      	ittet	mi
 800489c:	f1c3 0301 	rsbmi	r3, r3, #1
 80048a0:	9305      	strmi	r3, [sp, #20]
 80048a2:	2300      	movpl	r3, #0
 80048a4:	2300      	movmi	r3, #0
 80048a6:	9206      	str	r2, [sp, #24]
 80048a8:	bf54      	ite	pl
 80048aa:	9305      	strpl	r3, [sp, #20]
 80048ac:	9306      	strmi	r3, [sp, #24]
 80048ae:	f1bb 0f00 	cmp.w	fp, #0
 80048b2:	db3c      	blt.n	800492e <_dtoa_r+0x24e>
 80048b4:	9b06      	ldr	r3, [sp, #24]
 80048b6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80048ba:	445b      	add	r3, fp
 80048bc:	9306      	str	r3, [sp, #24]
 80048be:	2300      	movs	r3, #0
 80048c0:	9308      	str	r3, [sp, #32]
 80048c2:	9b07      	ldr	r3, [sp, #28]
 80048c4:	2b09      	cmp	r3, #9
 80048c6:	d868      	bhi.n	800499a <_dtoa_r+0x2ba>
 80048c8:	2b05      	cmp	r3, #5
 80048ca:	bfc4      	itt	gt
 80048cc:	3b04      	subgt	r3, #4
 80048ce:	9307      	strgt	r3, [sp, #28]
 80048d0:	9b07      	ldr	r3, [sp, #28]
 80048d2:	f1a3 0302 	sub.w	r3, r3, #2
 80048d6:	bfcc      	ite	gt
 80048d8:	2500      	movgt	r5, #0
 80048da:	2501      	movle	r5, #1
 80048dc:	2b03      	cmp	r3, #3
 80048de:	f200 8085 	bhi.w	80049ec <_dtoa_r+0x30c>
 80048e2:	e8df f003 	tbb	[pc, r3]
 80048e6:	3b2e      	.short	0x3b2e
 80048e8:	5839      	.short	0x5839
 80048ea:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80048ee:	441d      	add	r5, r3
 80048f0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80048f4:	2b20      	cmp	r3, #32
 80048f6:	bfc1      	itttt	gt
 80048f8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80048fc:	fa08 f803 	lslgt.w	r8, r8, r3
 8004900:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8004904:	fa26 f303 	lsrgt.w	r3, r6, r3
 8004908:	bfd6      	itet	le
 800490a:	f1c3 0320 	rsble	r3, r3, #32
 800490e:	ea48 0003 	orrgt.w	r0, r8, r3
 8004912:	fa06 f003 	lslle.w	r0, r6, r3
 8004916:	f7fb fdf5 	bl	8000504 <__aeabi_ui2d>
 800491a:	2201      	movs	r2, #1
 800491c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8004920:	3d01      	subs	r5, #1
 8004922:	920e      	str	r2, [sp, #56]	; 0x38
 8004924:	e76f      	b.n	8004806 <_dtoa_r+0x126>
 8004926:	2301      	movs	r3, #1
 8004928:	e7b3      	b.n	8004892 <_dtoa_r+0x1b2>
 800492a:	900c      	str	r0, [sp, #48]	; 0x30
 800492c:	e7b2      	b.n	8004894 <_dtoa_r+0x1b4>
 800492e:	9b05      	ldr	r3, [sp, #20]
 8004930:	eba3 030b 	sub.w	r3, r3, fp
 8004934:	9305      	str	r3, [sp, #20]
 8004936:	f1cb 0300 	rsb	r3, fp, #0
 800493a:	9308      	str	r3, [sp, #32]
 800493c:	2300      	movs	r3, #0
 800493e:	930b      	str	r3, [sp, #44]	; 0x2c
 8004940:	e7bf      	b.n	80048c2 <_dtoa_r+0x1e2>
 8004942:	2300      	movs	r3, #0
 8004944:	9309      	str	r3, [sp, #36]	; 0x24
 8004946:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004948:	2b00      	cmp	r3, #0
 800494a:	dc52      	bgt.n	80049f2 <_dtoa_r+0x312>
 800494c:	2301      	movs	r3, #1
 800494e:	9301      	str	r3, [sp, #4]
 8004950:	9304      	str	r3, [sp, #16]
 8004952:	461a      	mov	r2, r3
 8004954:	920a      	str	r2, [sp, #40]	; 0x28
 8004956:	e00b      	b.n	8004970 <_dtoa_r+0x290>
 8004958:	2301      	movs	r3, #1
 800495a:	e7f3      	b.n	8004944 <_dtoa_r+0x264>
 800495c:	2300      	movs	r3, #0
 800495e:	9309      	str	r3, [sp, #36]	; 0x24
 8004960:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004962:	445b      	add	r3, fp
 8004964:	9301      	str	r3, [sp, #4]
 8004966:	3301      	adds	r3, #1
 8004968:	2b01      	cmp	r3, #1
 800496a:	9304      	str	r3, [sp, #16]
 800496c:	bfb8      	it	lt
 800496e:	2301      	movlt	r3, #1
 8004970:	69e0      	ldr	r0, [r4, #28]
 8004972:	2100      	movs	r1, #0
 8004974:	2204      	movs	r2, #4
 8004976:	f102 0614 	add.w	r6, r2, #20
 800497a:	429e      	cmp	r6, r3
 800497c:	d93d      	bls.n	80049fa <_dtoa_r+0x31a>
 800497e:	6041      	str	r1, [r0, #4]
 8004980:	4620      	mov	r0, r4
 8004982:	f000 fceb 	bl	800535c <_Balloc>
 8004986:	9000      	str	r0, [sp, #0]
 8004988:	2800      	cmp	r0, #0
 800498a:	d139      	bne.n	8004a00 <_dtoa_r+0x320>
 800498c:	4b16      	ldr	r3, [pc, #88]	; (80049e8 <_dtoa_r+0x308>)
 800498e:	4602      	mov	r2, r0
 8004990:	f240 11af 	movw	r1, #431	; 0x1af
 8004994:	e6bd      	b.n	8004712 <_dtoa_r+0x32>
 8004996:	2301      	movs	r3, #1
 8004998:	e7e1      	b.n	800495e <_dtoa_r+0x27e>
 800499a:	2501      	movs	r5, #1
 800499c:	2300      	movs	r3, #0
 800499e:	9307      	str	r3, [sp, #28]
 80049a0:	9509      	str	r5, [sp, #36]	; 0x24
 80049a2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80049a6:	9301      	str	r3, [sp, #4]
 80049a8:	9304      	str	r3, [sp, #16]
 80049aa:	2200      	movs	r2, #0
 80049ac:	2312      	movs	r3, #18
 80049ae:	e7d1      	b.n	8004954 <_dtoa_r+0x274>
 80049b0:	636f4361 	.word	0x636f4361
 80049b4:	3fd287a7 	.word	0x3fd287a7
 80049b8:	8b60c8b3 	.word	0x8b60c8b3
 80049bc:	3fc68a28 	.word	0x3fc68a28
 80049c0:	509f79fb 	.word	0x509f79fb
 80049c4:	3fd34413 	.word	0x3fd34413
 80049c8:	08007444 	.word	0x08007444
 80049cc:	0800745b 	.word	0x0800745b
 80049d0:	7ff00000 	.word	0x7ff00000
 80049d4:	08007440 	.word	0x08007440
 80049d8:	08007437 	.word	0x08007437
 80049dc:	08007414 	.word	0x08007414
 80049e0:	3ff80000 	.word	0x3ff80000
 80049e4:	08007548 	.word	0x08007548
 80049e8:	080074b3 	.word	0x080074b3
 80049ec:	2301      	movs	r3, #1
 80049ee:	9309      	str	r3, [sp, #36]	; 0x24
 80049f0:	e7d7      	b.n	80049a2 <_dtoa_r+0x2c2>
 80049f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80049f4:	9301      	str	r3, [sp, #4]
 80049f6:	9304      	str	r3, [sp, #16]
 80049f8:	e7ba      	b.n	8004970 <_dtoa_r+0x290>
 80049fa:	3101      	adds	r1, #1
 80049fc:	0052      	lsls	r2, r2, #1
 80049fe:	e7ba      	b.n	8004976 <_dtoa_r+0x296>
 8004a00:	69e3      	ldr	r3, [r4, #28]
 8004a02:	9a00      	ldr	r2, [sp, #0]
 8004a04:	601a      	str	r2, [r3, #0]
 8004a06:	9b04      	ldr	r3, [sp, #16]
 8004a08:	2b0e      	cmp	r3, #14
 8004a0a:	f200 80a8 	bhi.w	8004b5e <_dtoa_r+0x47e>
 8004a0e:	2d00      	cmp	r5, #0
 8004a10:	f000 80a5 	beq.w	8004b5e <_dtoa_r+0x47e>
 8004a14:	f1bb 0f00 	cmp.w	fp, #0
 8004a18:	dd38      	ble.n	8004a8c <_dtoa_r+0x3ac>
 8004a1a:	4bc0      	ldr	r3, [pc, #768]	; (8004d1c <_dtoa_r+0x63c>)
 8004a1c:	f00b 020f 	and.w	r2, fp, #15
 8004a20:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004a24:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8004a28:	e9d3 6700 	ldrd	r6, r7, [r3]
 8004a2c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8004a30:	d019      	beq.n	8004a66 <_dtoa_r+0x386>
 8004a32:	4bbb      	ldr	r3, [pc, #748]	; (8004d20 <_dtoa_r+0x640>)
 8004a34:	ec51 0b18 	vmov	r0, r1, d8
 8004a38:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004a3c:	f7fb ff06 	bl	800084c <__aeabi_ddiv>
 8004a40:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004a44:	f008 080f 	and.w	r8, r8, #15
 8004a48:	2503      	movs	r5, #3
 8004a4a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8004d20 <_dtoa_r+0x640>
 8004a4e:	f1b8 0f00 	cmp.w	r8, #0
 8004a52:	d10a      	bne.n	8004a6a <_dtoa_r+0x38a>
 8004a54:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004a58:	4632      	mov	r2, r6
 8004a5a:	463b      	mov	r3, r7
 8004a5c:	f7fb fef6 	bl	800084c <__aeabi_ddiv>
 8004a60:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004a64:	e02b      	b.n	8004abe <_dtoa_r+0x3de>
 8004a66:	2502      	movs	r5, #2
 8004a68:	e7ef      	b.n	8004a4a <_dtoa_r+0x36a>
 8004a6a:	f018 0f01 	tst.w	r8, #1
 8004a6e:	d008      	beq.n	8004a82 <_dtoa_r+0x3a2>
 8004a70:	4630      	mov	r0, r6
 8004a72:	4639      	mov	r1, r7
 8004a74:	e9d9 2300 	ldrd	r2, r3, [r9]
 8004a78:	f7fb fdbe 	bl	80005f8 <__aeabi_dmul>
 8004a7c:	3501      	adds	r5, #1
 8004a7e:	4606      	mov	r6, r0
 8004a80:	460f      	mov	r7, r1
 8004a82:	ea4f 0868 	mov.w	r8, r8, asr #1
 8004a86:	f109 0908 	add.w	r9, r9, #8
 8004a8a:	e7e0      	b.n	8004a4e <_dtoa_r+0x36e>
 8004a8c:	f000 809f 	beq.w	8004bce <_dtoa_r+0x4ee>
 8004a90:	f1cb 0600 	rsb	r6, fp, #0
 8004a94:	4ba1      	ldr	r3, [pc, #644]	; (8004d1c <_dtoa_r+0x63c>)
 8004a96:	4fa2      	ldr	r7, [pc, #648]	; (8004d20 <_dtoa_r+0x640>)
 8004a98:	f006 020f 	and.w	r2, r6, #15
 8004a9c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004aa4:	ec51 0b18 	vmov	r0, r1, d8
 8004aa8:	f7fb fda6 	bl	80005f8 <__aeabi_dmul>
 8004aac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004ab0:	1136      	asrs	r6, r6, #4
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	2502      	movs	r5, #2
 8004ab6:	2e00      	cmp	r6, #0
 8004ab8:	d17e      	bne.n	8004bb8 <_dtoa_r+0x4d8>
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d1d0      	bne.n	8004a60 <_dtoa_r+0x380>
 8004abe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004ac0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	f000 8084 	beq.w	8004bd2 <_dtoa_r+0x4f2>
 8004aca:	4b96      	ldr	r3, [pc, #600]	; (8004d24 <_dtoa_r+0x644>)
 8004acc:	2200      	movs	r2, #0
 8004ace:	4640      	mov	r0, r8
 8004ad0:	4649      	mov	r1, r9
 8004ad2:	f7fc f803 	bl	8000adc <__aeabi_dcmplt>
 8004ad6:	2800      	cmp	r0, #0
 8004ad8:	d07b      	beq.n	8004bd2 <_dtoa_r+0x4f2>
 8004ada:	9b04      	ldr	r3, [sp, #16]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d078      	beq.n	8004bd2 <_dtoa_r+0x4f2>
 8004ae0:	9b01      	ldr	r3, [sp, #4]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	dd39      	ble.n	8004b5a <_dtoa_r+0x47a>
 8004ae6:	4b90      	ldr	r3, [pc, #576]	; (8004d28 <_dtoa_r+0x648>)
 8004ae8:	2200      	movs	r2, #0
 8004aea:	4640      	mov	r0, r8
 8004aec:	4649      	mov	r1, r9
 8004aee:	f7fb fd83 	bl	80005f8 <__aeabi_dmul>
 8004af2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004af6:	9e01      	ldr	r6, [sp, #4]
 8004af8:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 8004afc:	3501      	adds	r5, #1
 8004afe:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8004b02:	4628      	mov	r0, r5
 8004b04:	f7fb fd0e 	bl	8000524 <__aeabi_i2d>
 8004b08:	4642      	mov	r2, r8
 8004b0a:	464b      	mov	r3, r9
 8004b0c:	f7fb fd74 	bl	80005f8 <__aeabi_dmul>
 8004b10:	4b86      	ldr	r3, [pc, #536]	; (8004d2c <_dtoa_r+0x64c>)
 8004b12:	2200      	movs	r2, #0
 8004b14:	f7fb fbba 	bl	800028c <__adddf3>
 8004b18:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8004b1c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004b20:	9303      	str	r3, [sp, #12]
 8004b22:	2e00      	cmp	r6, #0
 8004b24:	d158      	bne.n	8004bd8 <_dtoa_r+0x4f8>
 8004b26:	4b82      	ldr	r3, [pc, #520]	; (8004d30 <_dtoa_r+0x650>)
 8004b28:	2200      	movs	r2, #0
 8004b2a:	4640      	mov	r0, r8
 8004b2c:	4649      	mov	r1, r9
 8004b2e:	f7fb fbab 	bl	8000288 <__aeabi_dsub>
 8004b32:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004b36:	4680      	mov	r8, r0
 8004b38:	4689      	mov	r9, r1
 8004b3a:	f7fb ffed 	bl	8000b18 <__aeabi_dcmpgt>
 8004b3e:	2800      	cmp	r0, #0
 8004b40:	f040 8296 	bne.w	8005070 <_dtoa_r+0x990>
 8004b44:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8004b48:	4640      	mov	r0, r8
 8004b4a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004b4e:	4649      	mov	r1, r9
 8004b50:	f7fb ffc4 	bl	8000adc <__aeabi_dcmplt>
 8004b54:	2800      	cmp	r0, #0
 8004b56:	f040 8289 	bne.w	800506c <_dtoa_r+0x98c>
 8004b5a:	ed8d 8b02 	vstr	d8, [sp, #8]
 8004b5e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	f2c0 814e 	blt.w	8004e02 <_dtoa_r+0x722>
 8004b66:	f1bb 0f0e 	cmp.w	fp, #14
 8004b6a:	f300 814a 	bgt.w	8004e02 <_dtoa_r+0x722>
 8004b6e:	4b6b      	ldr	r3, [pc, #428]	; (8004d1c <_dtoa_r+0x63c>)
 8004b70:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8004b74:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004b78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	f280 80dc 	bge.w	8004d38 <_dtoa_r+0x658>
 8004b80:	9b04      	ldr	r3, [sp, #16]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	f300 80d8 	bgt.w	8004d38 <_dtoa_r+0x658>
 8004b88:	f040 826f 	bne.w	800506a <_dtoa_r+0x98a>
 8004b8c:	4b68      	ldr	r3, [pc, #416]	; (8004d30 <_dtoa_r+0x650>)
 8004b8e:	2200      	movs	r2, #0
 8004b90:	4640      	mov	r0, r8
 8004b92:	4649      	mov	r1, r9
 8004b94:	f7fb fd30 	bl	80005f8 <__aeabi_dmul>
 8004b98:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004b9c:	f7fb ffb2 	bl	8000b04 <__aeabi_dcmpge>
 8004ba0:	9e04      	ldr	r6, [sp, #16]
 8004ba2:	4637      	mov	r7, r6
 8004ba4:	2800      	cmp	r0, #0
 8004ba6:	f040 8245 	bne.w	8005034 <_dtoa_r+0x954>
 8004baa:	9d00      	ldr	r5, [sp, #0]
 8004bac:	2331      	movs	r3, #49	; 0x31
 8004bae:	f805 3b01 	strb.w	r3, [r5], #1
 8004bb2:	f10b 0b01 	add.w	fp, fp, #1
 8004bb6:	e241      	b.n	800503c <_dtoa_r+0x95c>
 8004bb8:	07f2      	lsls	r2, r6, #31
 8004bba:	d505      	bpl.n	8004bc8 <_dtoa_r+0x4e8>
 8004bbc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004bc0:	f7fb fd1a 	bl	80005f8 <__aeabi_dmul>
 8004bc4:	3501      	adds	r5, #1
 8004bc6:	2301      	movs	r3, #1
 8004bc8:	1076      	asrs	r6, r6, #1
 8004bca:	3708      	adds	r7, #8
 8004bcc:	e773      	b.n	8004ab6 <_dtoa_r+0x3d6>
 8004bce:	2502      	movs	r5, #2
 8004bd0:	e775      	b.n	8004abe <_dtoa_r+0x3de>
 8004bd2:	9e04      	ldr	r6, [sp, #16]
 8004bd4:	465f      	mov	r7, fp
 8004bd6:	e792      	b.n	8004afe <_dtoa_r+0x41e>
 8004bd8:	9900      	ldr	r1, [sp, #0]
 8004bda:	4b50      	ldr	r3, [pc, #320]	; (8004d1c <_dtoa_r+0x63c>)
 8004bdc:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004be0:	4431      	add	r1, r6
 8004be2:	9102      	str	r1, [sp, #8]
 8004be4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004be6:	eeb0 9a47 	vmov.f32	s18, s14
 8004bea:	eef0 9a67 	vmov.f32	s19, s15
 8004bee:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8004bf2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004bf6:	2900      	cmp	r1, #0
 8004bf8:	d044      	beq.n	8004c84 <_dtoa_r+0x5a4>
 8004bfa:	494e      	ldr	r1, [pc, #312]	; (8004d34 <_dtoa_r+0x654>)
 8004bfc:	2000      	movs	r0, #0
 8004bfe:	f7fb fe25 	bl	800084c <__aeabi_ddiv>
 8004c02:	ec53 2b19 	vmov	r2, r3, d9
 8004c06:	f7fb fb3f 	bl	8000288 <__aeabi_dsub>
 8004c0a:	9d00      	ldr	r5, [sp, #0]
 8004c0c:	ec41 0b19 	vmov	d9, r0, r1
 8004c10:	4649      	mov	r1, r9
 8004c12:	4640      	mov	r0, r8
 8004c14:	f7fb ffa0 	bl	8000b58 <__aeabi_d2iz>
 8004c18:	4606      	mov	r6, r0
 8004c1a:	f7fb fc83 	bl	8000524 <__aeabi_i2d>
 8004c1e:	4602      	mov	r2, r0
 8004c20:	460b      	mov	r3, r1
 8004c22:	4640      	mov	r0, r8
 8004c24:	4649      	mov	r1, r9
 8004c26:	f7fb fb2f 	bl	8000288 <__aeabi_dsub>
 8004c2a:	3630      	adds	r6, #48	; 0x30
 8004c2c:	f805 6b01 	strb.w	r6, [r5], #1
 8004c30:	ec53 2b19 	vmov	r2, r3, d9
 8004c34:	4680      	mov	r8, r0
 8004c36:	4689      	mov	r9, r1
 8004c38:	f7fb ff50 	bl	8000adc <__aeabi_dcmplt>
 8004c3c:	2800      	cmp	r0, #0
 8004c3e:	d164      	bne.n	8004d0a <_dtoa_r+0x62a>
 8004c40:	4642      	mov	r2, r8
 8004c42:	464b      	mov	r3, r9
 8004c44:	4937      	ldr	r1, [pc, #220]	; (8004d24 <_dtoa_r+0x644>)
 8004c46:	2000      	movs	r0, #0
 8004c48:	f7fb fb1e 	bl	8000288 <__aeabi_dsub>
 8004c4c:	ec53 2b19 	vmov	r2, r3, d9
 8004c50:	f7fb ff44 	bl	8000adc <__aeabi_dcmplt>
 8004c54:	2800      	cmp	r0, #0
 8004c56:	f040 80b6 	bne.w	8004dc6 <_dtoa_r+0x6e6>
 8004c5a:	9b02      	ldr	r3, [sp, #8]
 8004c5c:	429d      	cmp	r5, r3
 8004c5e:	f43f af7c 	beq.w	8004b5a <_dtoa_r+0x47a>
 8004c62:	4b31      	ldr	r3, [pc, #196]	; (8004d28 <_dtoa_r+0x648>)
 8004c64:	ec51 0b19 	vmov	r0, r1, d9
 8004c68:	2200      	movs	r2, #0
 8004c6a:	f7fb fcc5 	bl	80005f8 <__aeabi_dmul>
 8004c6e:	4b2e      	ldr	r3, [pc, #184]	; (8004d28 <_dtoa_r+0x648>)
 8004c70:	ec41 0b19 	vmov	d9, r0, r1
 8004c74:	2200      	movs	r2, #0
 8004c76:	4640      	mov	r0, r8
 8004c78:	4649      	mov	r1, r9
 8004c7a:	f7fb fcbd 	bl	80005f8 <__aeabi_dmul>
 8004c7e:	4680      	mov	r8, r0
 8004c80:	4689      	mov	r9, r1
 8004c82:	e7c5      	b.n	8004c10 <_dtoa_r+0x530>
 8004c84:	ec51 0b17 	vmov	r0, r1, d7
 8004c88:	f7fb fcb6 	bl	80005f8 <__aeabi_dmul>
 8004c8c:	9b02      	ldr	r3, [sp, #8]
 8004c8e:	9d00      	ldr	r5, [sp, #0]
 8004c90:	930f      	str	r3, [sp, #60]	; 0x3c
 8004c92:	ec41 0b19 	vmov	d9, r0, r1
 8004c96:	4649      	mov	r1, r9
 8004c98:	4640      	mov	r0, r8
 8004c9a:	f7fb ff5d 	bl	8000b58 <__aeabi_d2iz>
 8004c9e:	4606      	mov	r6, r0
 8004ca0:	f7fb fc40 	bl	8000524 <__aeabi_i2d>
 8004ca4:	3630      	adds	r6, #48	; 0x30
 8004ca6:	4602      	mov	r2, r0
 8004ca8:	460b      	mov	r3, r1
 8004caa:	4640      	mov	r0, r8
 8004cac:	4649      	mov	r1, r9
 8004cae:	f7fb faeb 	bl	8000288 <__aeabi_dsub>
 8004cb2:	f805 6b01 	strb.w	r6, [r5], #1
 8004cb6:	9b02      	ldr	r3, [sp, #8]
 8004cb8:	429d      	cmp	r5, r3
 8004cba:	4680      	mov	r8, r0
 8004cbc:	4689      	mov	r9, r1
 8004cbe:	f04f 0200 	mov.w	r2, #0
 8004cc2:	d124      	bne.n	8004d0e <_dtoa_r+0x62e>
 8004cc4:	4b1b      	ldr	r3, [pc, #108]	; (8004d34 <_dtoa_r+0x654>)
 8004cc6:	ec51 0b19 	vmov	r0, r1, d9
 8004cca:	f7fb fadf 	bl	800028c <__adddf3>
 8004cce:	4602      	mov	r2, r0
 8004cd0:	460b      	mov	r3, r1
 8004cd2:	4640      	mov	r0, r8
 8004cd4:	4649      	mov	r1, r9
 8004cd6:	f7fb ff1f 	bl	8000b18 <__aeabi_dcmpgt>
 8004cda:	2800      	cmp	r0, #0
 8004cdc:	d173      	bne.n	8004dc6 <_dtoa_r+0x6e6>
 8004cde:	ec53 2b19 	vmov	r2, r3, d9
 8004ce2:	4914      	ldr	r1, [pc, #80]	; (8004d34 <_dtoa_r+0x654>)
 8004ce4:	2000      	movs	r0, #0
 8004ce6:	f7fb facf 	bl	8000288 <__aeabi_dsub>
 8004cea:	4602      	mov	r2, r0
 8004cec:	460b      	mov	r3, r1
 8004cee:	4640      	mov	r0, r8
 8004cf0:	4649      	mov	r1, r9
 8004cf2:	f7fb fef3 	bl	8000adc <__aeabi_dcmplt>
 8004cf6:	2800      	cmp	r0, #0
 8004cf8:	f43f af2f 	beq.w	8004b5a <_dtoa_r+0x47a>
 8004cfc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8004cfe:	1e6b      	subs	r3, r5, #1
 8004d00:	930f      	str	r3, [sp, #60]	; 0x3c
 8004d02:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004d06:	2b30      	cmp	r3, #48	; 0x30
 8004d08:	d0f8      	beq.n	8004cfc <_dtoa_r+0x61c>
 8004d0a:	46bb      	mov	fp, r7
 8004d0c:	e04a      	b.n	8004da4 <_dtoa_r+0x6c4>
 8004d0e:	4b06      	ldr	r3, [pc, #24]	; (8004d28 <_dtoa_r+0x648>)
 8004d10:	f7fb fc72 	bl	80005f8 <__aeabi_dmul>
 8004d14:	4680      	mov	r8, r0
 8004d16:	4689      	mov	r9, r1
 8004d18:	e7bd      	b.n	8004c96 <_dtoa_r+0x5b6>
 8004d1a:	bf00      	nop
 8004d1c:	08007548 	.word	0x08007548
 8004d20:	08007520 	.word	0x08007520
 8004d24:	3ff00000 	.word	0x3ff00000
 8004d28:	40240000 	.word	0x40240000
 8004d2c:	401c0000 	.word	0x401c0000
 8004d30:	40140000 	.word	0x40140000
 8004d34:	3fe00000 	.word	0x3fe00000
 8004d38:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8004d3c:	9d00      	ldr	r5, [sp, #0]
 8004d3e:	4642      	mov	r2, r8
 8004d40:	464b      	mov	r3, r9
 8004d42:	4630      	mov	r0, r6
 8004d44:	4639      	mov	r1, r7
 8004d46:	f7fb fd81 	bl	800084c <__aeabi_ddiv>
 8004d4a:	f7fb ff05 	bl	8000b58 <__aeabi_d2iz>
 8004d4e:	9001      	str	r0, [sp, #4]
 8004d50:	f7fb fbe8 	bl	8000524 <__aeabi_i2d>
 8004d54:	4642      	mov	r2, r8
 8004d56:	464b      	mov	r3, r9
 8004d58:	f7fb fc4e 	bl	80005f8 <__aeabi_dmul>
 8004d5c:	4602      	mov	r2, r0
 8004d5e:	460b      	mov	r3, r1
 8004d60:	4630      	mov	r0, r6
 8004d62:	4639      	mov	r1, r7
 8004d64:	f7fb fa90 	bl	8000288 <__aeabi_dsub>
 8004d68:	9e01      	ldr	r6, [sp, #4]
 8004d6a:	9f04      	ldr	r7, [sp, #16]
 8004d6c:	3630      	adds	r6, #48	; 0x30
 8004d6e:	f805 6b01 	strb.w	r6, [r5], #1
 8004d72:	9e00      	ldr	r6, [sp, #0]
 8004d74:	1bae      	subs	r6, r5, r6
 8004d76:	42b7      	cmp	r7, r6
 8004d78:	4602      	mov	r2, r0
 8004d7a:	460b      	mov	r3, r1
 8004d7c:	d134      	bne.n	8004de8 <_dtoa_r+0x708>
 8004d7e:	f7fb fa85 	bl	800028c <__adddf3>
 8004d82:	4642      	mov	r2, r8
 8004d84:	464b      	mov	r3, r9
 8004d86:	4606      	mov	r6, r0
 8004d88:	460f      	mov	r7, r1
 8004d8a:	f7fb fec5 	bl	8000b18 <__aeabi_dcmpgt>
 8004d8e:	b9c8      	cbnz	r0, 8004dc4 <_dtoa_r+0x6e4>
 8004d90:	4642      	mov	r2, r8
 8004d92:	464b      	mov	r3, r9
 8004d94:	4630      	mov	r0, r6
 8004d96:	4639      	mov	r1, r7
 8004d98:	f7fb fe96 	bl	8000ac8 <__aeabi_dcmpeq>
 8004d9c:	b110      	cbz	r0, 8004da4 <_dtoa_r+0x6c4>
 8004d9e:	9b01      	ldr	r3, [sp, #4]
 8004da0:	07db      	lsls	r3, r3, #31
 8004da2:	d40f      	bmi.n	8004dc4 <_dtoa_r+0x6e4>
 8004da4:	4651      	mov	r1, sl
 8004da6:	4620      	mov	r0, r4
 8004da8:	f000 fb18 	bl	80053dc <_Bfree>
 8004dac:	2300      	movs	r3, #0
 8004dae:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004db0:	702b      	strb	r3, [r5, #0]
 8004db2:	f10b 0301 	add.w	r3, fp, #1
 8004db6:	6013      	str	r3, [r2, #0]
 8004db8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	f43f ace2 	beq.w	8004784 <_dtoa_r+0xa4>
 8004dc0:	601d      	str	r5, [r3, #0]
 8004dc2:	e4df      	b.n	8004784 <_dtoa_r+0xa4>
 8004dc4:	465f      	mov	r7, fp
 8004dc6:	462b      	mov	r3, r5
 8004dc8:	461d      	mov	r5, r3
 8004dca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004dce:	2a39      	cmp	r2, #57	; 0x39
 8004dd0:	d106      	bne.n	8004de0 <_dtoa_r+0x700>
 8004dd2:	9a00      	ldr	r2, [sp, #0]
 8004dd4:	429a      	cmp	r2, r3
 8004dd6:	d1f7      	bne.n	8004dc8 <_dtoa_r+0x6e8>
 8004dd8:	9900      	ldr	r1, [sp, #0]
 8004dda:	2230      	movs	r2, #48	; 0x30
 8004ddc:	3701      	adds	r7, #1
 8004dde:	700a      	strb	r2, [r1, #0]
 8004de0:	781a      	ldrb	r2, [r3, #0]
 8004de2:	3201      	adds	r2, #1
 8004de4:	701a      	strb	r2, [r3, #0]
 8004de6:	e790      	b.n	8004d0a <_dtoa_r+0x62a>
 8004de8:	4ba3      	ldr	r3, [pc, #652]	; (8005078 <_dtoa_r+0x998>)
 8004dea:	2200      	movs	r2, #0
 8004dec:	f7fb fc04 	bl	80005f8 <__aeabi_dmul>
 8004df0:	2200      	movs	r2, #0
 8004df2:	2300      	movs	r3, #0
 8004df4:	4606      	mov	r6, r0
 8004df6:	460f      	mov	r7, r1
 8004df8:	f7fb fe66 	bl	8000ac8 <__aeabi_dcmpeq>
 8004dfc:	2800      	cmp	r0, #0
 8004dfe:	d09e      	beq.n	8004d3e <_dtoa_r+0x65e>
 8004e00:	e7d0      	b.n	8004da4 <_dtoa_r+0x6c4>
 8004e02:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004e04:	2a00      	cmp	r2, #0
 8004e06:	f000 80ca 	beq.w	8004f9e <_dtoa_r+0x8be>
 8004e0a:	9a07      	ldr	r2, [sp, #28]
 8004e0c:	2a01      	cmp	r2, #1
 8004e0e:	f300 80ad 	bgt.w	8004f6c <_dtoa_r+0x88c>
 8004e12:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004e14:	2a00      	cmp	r2, #0
 8004e16:	f000 80a5 	beq.w	8004f64 <_dtoa_r+0x884>
 8004e1a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004e1e:	9e08      	ldr	r6, [sp, #32]
 8004e20:	9d05      	ldr	r5, [sp, #20]
 8004e22:	9a05      	ldr	r2, [sp, #20]
 8004e24:	441a      	add	r2, r3
 8004e26:	9205      	str	r2, [sp, #20]
 8004e28:	9a06      	ldr	r2, [sp, #24]
 8004e2a:	2101      	movs	r1, #1
 8004e2c:	441a      	add	r2, r3
 8004e2e:	4620      	mov	r0, r4
 8004e30:	9206      	str	r2, [sp, #24]
 8004e32:	f000 fb89 	bl	8005548 <__i2b>
 8004e36:	4607      	mov	r7, r0
 8004e38:	b165      	cbz	r5, 8004e54 <_dtoa_r+0x774>
 8004e3a:	9b06      	ldr	r3, [sp, #24]
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	dd09      	ble.n	8004e54 <_dtoa_r+0x774>
 8004e40:	42ab      	cmp	r3, r5
 8004e42:	9a05      	ldr	r2, [sp, #20]
 8004e44:	bfa8      	it	ge
 8004e46:	462b      	movge	r3, r5
 8004e48:	1ad2      	subs	r2, r2, r3
 8004e4a:	9205      	str	r2, [sp, #20]
 8004e4c:	9a06      	ldr	r2, [sp, #24]
 8004e4e:	1aed      	subs	r5, r5, r3
 8004e50:	1ad3      	subs	r3, r2, r3
 8004e52:	9306      	str	r3, [sp, #24]
 8004e54:	9b08      	ldr	r3, [sp, #32]
 8004e56:	b1f3      	cbz	r3, 8004e96 <_dtoa_r+0x7b6>
 8004e58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	f000 80a3 	beq.w	8004fa6 <_dtoa_r+0x8c6>
 8004e60:	2e00      	cmp	r6, #0
 8004e62:	dd10      	ble.n	8004e86 <_dtoa_r+0x7a6>
 8004e64:	4639      	mov	r1, r7
 8004e66:	4632      	mov	r2, r6
 8004e68:	4620      	mov	r0, r4
 8004e6a:	f000 fc2d 	bl	80056c8 <__pow5mult>
 8004e6e:	4652      	mov	r2, sl
 8004e70:	4601      	mov	r1, r0
 8004e72:	4607      	mov	r7, r0
 8004e74:	4620      	mov	r0, r4
 8004e76:	f000 fb7d 	bl	8005574 <__multiply>
 8004e7a:	4651      	mov	r1, sl
 8004e7c:	4680      	mov	r8, r0
 8004e7e:	4620      	mov	r0, r4
 8004e80:	f000 faac 	bl	80053dc <_Bfree>
 8004e84:	46c2      	mov	sl, r8
 8004e86:	9b08      	ldr	r3, [sp, #32]
 8004e88:	1b9a      	subs	r2, r3, r6
 8004e8a:	d004      	beq.n	8004e96 <_dtoa_r+0x7b6>
 8004e8c:	4651      	mov	r1, sl
 8004e8e:	4620      	mov	r0, r4
 8004e90:	f000 fc1a 	bl	80056c8 <__pow5mult>
 8004e94:	4682      	mov	sl, r0
 8004e96:	2101      	movs	r1, #1
 8004e98:	4620      	mov	r0, r4
 8004e9a:	f000 fb55 	bl	8005548 <__i2b>
 8004e9e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	4606      	mov	r6, r0
 8004ea4:	f340 8081 	ble.w	8004faa <_dtoa_r+0x8ca>
 8004ea8:	461a      	mov	r2, r3
 8004eaa:	4601      	mov	r1, r0
 8004eac:	4620      	mov	r0, r4
 8004eae:	f000 fc0b 	bl	80056c8 <__pow5mult>
 8004eb2:	9b07      	ldr	r3, [sp, #28]
 8004eb4:	2b01      	cmp	r3, #1
 8004eb6:	4606      	mov	r6, r0
 8004eb8:	dd7a      	ble.n	8004fb0 <_dtoa_r+0x8d0>
 8004eba:	f04f 0800 	mov.w	r8, #0
 8004ebe:	6933      	ldr	r3, [r6, #16]
 8004ec0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8004ec4:	6918      	ldr	r0, [r3, #16]
 8004ec6:	f000 faf1 	bl	80054ac <__hi0bits>
 8004eca:	f1c0 0020 	rsb	r0, r0, #32
 8004ece:	9b06      	ldr	r3, [sp, #24]
 8004ed0:	4418      	add	r0, r3
 8004ed2:	f010 001f 	ands.w	r0, r0, #31
 8004ed6:	f000 8094 	beq.w	8005002 <_dtoa_r+0x922>
 8004eda:	f1c0 0320 	rsb	r3, r0, #32
 8004ede:	2b04      	cmp	r3, #4
 8004ee0:	f340 8085 	ble.w	8004fee <_dtoa_r+0x90e>
 8004ee4:	9b05      	ldr	r3, [sp, #20]
 8004ee6:	f1c0 001c 	rsb	r0, r0, #28
 8004eea:	4403      	add	r3, r0
 8004eec:	9305      	str	r3, [sp, #20]
 8004eee:	9b06      	ldr	r3, [sp, #24]
 8004ef0:	4403      	add	r3, r0
 8004ef2:	4405      	add	r5, r0
 8004ef4:	9306      	str	r3, [sp, #24]
 8004ef6:	9b05      	ldr	r3, [sp, #20]
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	dd05      	ble.n	8004f08 <_dtoa_r+0x828>
 8004efc:	4651      	mov	r1, sl
 8004efe:	461a      	mov	r2, r3
 8004f00:	4620      	mov	r0, r4
 8004f02:	f000 fc3b 	bl	800577c <__lshift>
 8004f06:	4682      	mov	sl, r0
 8004f08:	9b06      	ldr	r3, [sp, #24]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	dd05      	ble.n	8004f1a <_dtoa_r+0x83a>
 8004f0e:	4631      	mov	r1, r6
 8004f10:	461a      	mov	r2, r3
 8004f12:	4620      	mov	r0, r4
 8004f14:	f000 fc32 	bl	800577c <__lshift>
 8004f18:	4606      	mov	r6, r0
 8004f1a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d072      	beq.n	8005006 <_dtoa_r+0x926>
 8004f20:	4631      	mov	r1, r6
 8004f22:	4650      	mov	r0, sl
 8004f24:	f000 fc96 	bl	8005854 <__mcmp>
 8004f28:	2800      	cmp	r0, #0
 8004f2a:	da6c      	bge.n	8005006 <_dtoa_r+0x926>
 8004f2c:	2300      	movs	r3, #0
 8004f2e:	4651      	mov	r1, sl
 8004f30:	220a      	movs	r2, #10
 8004f32:	4620      	mov	r0, r4
 8004f34:	f000 fa74 	bl	8005420 <__multadd>
 8004f38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f3a:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8004f3e:	4682      	mov	sl, r0
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	f000 81b0 	beq.w	80052a6 <_dtoa_r+0xbc6>
 8004f46:	2300      	movs	r3, #0
 8004f48:	4639      	mov	r1, r7
 8004f4a:	220a      	movs	r2, #10
 8004f4c:	4620      	mov	r0, r4
 8004f4e:	f000 fa67 	bl	8005420 <__multadd>
 8004f52:	9b01      	ldr	r3, [sp, #4]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	4607      	mov	r7, r0
 8004f58:	f300 8096 	bgt.w	8005088 <_dtoa_r+0x9a8>
 8004f5c:	9b07      	ldr	r3, [sp, #28]
 8004f5e:	2b02      	cmp	r3, #2
 8004f60:	dc59      	bgt.n	8005016 <_dtoa_r+0x936>
 8004f62:	e091      	b.n	8005088 <_dtoa_r+0x9a8>
 8004f64:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004f66:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004f6a:	e758      	b.n	8004e1e <_dtoa_r+0x73e>
 8004f6c:	9b04      	ldr	r3, [sp, #16]
 8004f6e:	1e5e      	subs	r6, r3, #1
 8004f70:	9b08      	ldr	r3, [sp, #32]
 8004f72:	42b3      	cmp	r3, r6
 8004f74:	bfbf      	itttt	lt
 8004f76:	9b08      	ldrlt	r3, [sp, #32]
 8004f78:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8004f7a:	9608      	strlt	r6, [sp, #32]
 8004f7c:	1af3      	sublt	r3, r6, r3
 8004f7e:	bfb4      	ite	lt
 8004f80:	18d2      	addlt	r2, r2, r3
 8004f82:	1b9e      	subge	r6, r3, r6
 8004f84:	9b04      	ldr	r3, [sp, #16]
 8004f86:	bfbc      	itt	lt
 8004f88:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8004f8a:	2600      	movlt	r6, #0
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	bfb7      	itett	lt
 8004f90:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8004f94:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8004f98:	1a9d      	sublt	r5, r3, r2
 8004f9a:	2300      	movlt	r3, #0
 8004f9c:	e741      	b.n	8004e22 <_dtoa_r+0x742>
 8004f9e:	9e08      	ldr	r6, [sp, #32]
 8004fa0:	9d05      	ldr	r5, [sp, #20]
 8004fa2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8004fa4:	e748      	b.n	8004e38 <_dtoa_r+0x758>
 8004fa6:	9a08      	ldr	r2, [sp, #32]
 8004fa8:	e770      	b.n	8004e8c <_dtoa_r+0x7ac>
 8004faa:	9b07      	ldr	r3, [sp, #28]
 8004fac:	2b01      	cmp	r3, #1
 8004fae:	dc19      	bgt.n	8004fe4 <_dtoa_r+0x904>
 8004fb0:	9b02      	ldr	r3, [sp, #8]
 8004fb2:	b9bb      	cbnz	r3, 8004fe4 <_dtoa_r+0x904>
 8004fb4:	9b03      	ldr	r3, [sp, #12]
 8004fb6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004fba:	b99b      	cbnz	r3, 8004fe4 <_dtoa_r+0x904>
 8004fbc:	9b03      	ldr	r3, [sp, #12]
 8004fbe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004fc2:	0d1b      	lsrs	r3, r3, #20
 8004fc4:	051b      	lsls	r3, r3, #20
 8004fc6:	b183      	cbz	r3, 8004fea <_dtoa_r+0x90a>
 8004fc8:	9b05      	ldr	r3, [sp, #20]
 8004fca:	3301      	adds	r3, #1
 8004fcc:	9305      	str	r3, [sp, #20]
 8004fce:	9b06      	ldr	r3, [sp, #24]
 8004fd0:	3301      	adds	r3, #1
 8004fd2:	9306      	str	r3, [sp, #24]
 8004fd4:	f04f 0801 	mov.w	r8, #1
 8004fd8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	f47f af6f 	bne.w	8004ebe <_dtoa_r+0x7de>
 8004fe0:	2001      	movs	r0, #1
 8004fe2:	e774      	b.n	8004ece <_dtoa_r+0x7ee>
 8004fe4:	f04f 0800 	mov.w	r8, #0
 8004fe8:	e7f6      	b.n	8004fd8 <_dtoa_r+0x8f8>
 8004fea:	4698      	mov	r8, r3
 8004fec:	e7f4      	b.n	8004fd8 <_dtoa_r+0x8f8>
 8004fee:	d082      	beq.n	8004ef6 <_dtoa_r+0x816>
 8004ff0:	9a05      	ldr	r2, [sp, #20]
 8004ff2:	331c      	adds	r3, #28
 8004ff4:	441a      	add	r2, r3
 8004ff6:	9205      	str	r2, [sp, #20]
 8004ff8:	9a06      	ldr	r2, [sp, #24]
 8004ffa:	441a      	add	r2, r3
 8004ffc:	441d      	add	r5, r3
 8004ffe:	9206      	str	r2, [sp, #24]
 8005000:	e779      	b.n	8004ef6 <_dtoa_r+0x816>
 8005002:	4603      	mov	r3, r0
 8005004:	e7f4      	b.n	8004ff0 <_dtoa_r+0x910>
 8005006:	9b04      	ldr	r3, [sp, #16]
 8005008:	2b00      	cmp	r3, #0
 800500a:	dc37      	bgt.n	800507c <_dtoa_r+0x99c>
 800500c:	9b07      	ldr	r3, [sp, #28]
 800500e:	2b02      	cmp	r3, #2
 8005010:	dd34      	ble.n	800507c <_dtoa_r+0x99c>
 8005012:	9b04      	ldr	r3, [sp, #16]
 8005014:	9301      	str	r3, [sp, #4]
 8005016:	9b01      	ldr	r3, [sp, #4]
 8005018:	b963      	cbnz	r3, 8005034 <_dtoa_r+0x954>
 800501a:	4631      	mov	r1, r6
 800501c:	2205      	movs	r2, #5
 800501e:	4620      	mov	r0, r4
 8005020:	f000 f9fe 	bl	8005420 <__multadd>
 8005024:	4601      	mov	r1, r0
 8005026:	4606      	mov	r6, r0
 8005028:	4650      	mov	r0, sl
 800502a:	f000 fc13 	bl	8005854 <__mcmp>
 800502e:	2800      	cmp	r0, #0
 8005030:	f73f adbb 	bgt.w	8004baa <_dtoa_r+0x4ca>
 8005034:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005036:	9d00      	ldr	r5, [sp, #0]
 8005038:	ea6f 0b03 	mvn.w	fp, r3
 800503c:	f04f 0800 	mov.w	r8, #0
 8005040:	4631      	mov	r1, r6
 8005042:	4620      	mov	r0, r4
 8005044:	f000 f9ca 	bl	80053dc <_Bfree>
 8005048:	2f00      	cmp	r7, #0
 800504a:	f43f aeab 	beq.w	8004da4 <_dtoa_r+0x6c4>
 800504e:	f1b8 0f00 	cmp.w	r8, #0
 8005052:	d005      	beq.n	8005060 <_dtoa_r+0x980>
 8005054:	45b8      	cmp	r8, r7
 8005056:	d003      	beq.n	8005060 <_dtoa_r+0x980>
 8005058:	4641      	mov	r1, r8
 800505a:	4620      	mov	r0, r4
 800505c:	f000 f9be 	bl	80053dc <_Bfree>
 8005060:	4639      	mov	r1, r7
 8005062:	4620      	mov	r0, r4
 8005064:	f000 f9ba 	bl	80053dc <_Bfree>
 8005068:	e69c      	b.n	8004da4 <_dtoa_r+0x6c4>
 800506a:	2600      	movs	r6, #0
 800506c:	4637      	mov	r7, r6
 800506e:	e7e1      	b.n	8005034 <_dtoa_r+0x954>
 8005070:	46bb      	mov	fp, r7
 8005072:	4637      	mov	r7, r6
 8005074:	e599      	b.n	8004baa <_dtoa_r+0x4ca>
 8005076:	bf00      	nop
 8005078:	40240000 	.word	0x40240000
 800507c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800507e:	2b00      	cmp	r3, #0
 8005080:	f000 80c8 	beq.w	8005214 <_dtoa_r+0xb34>
 8005084:	9b04      	ldr	r3, [sp, #16]
 8005086:	9301      	str	r3, [sp, #4]
 8005088:	2d00      	cmp	r5, #0
 800508a:	dd05      	ble.n	8005098 <_dtoa_r+0x9b8>
 800508c:	4639      	mov	r1, r7
 800508e:	462a      	mov	r2, r5
 8005090:	4620      	mov	r0, r4
 8005092:	f000 fb73 	bl	800577c <__lshift>
 8005096:	4607      	mov	r7, r0
 8005098:	f1b8 0f00 	cmp.w	r8, #0
 800509c:	d05b      	beq.n	8005156 <_dtoa_r+0xa76>
 800509e:	6879      	ldr	r1, [r7, #4]
 80050a0:	4620      	mov	r0, r4
 80050a2:	f000 f95b 	bl	800535c <_Balloc>
 80050a6:	4605      	mov	r5, r0
 80050a8:	b928      	cbnz	r0, 80050b6 <_dtoa_r+0x9d6>
 80050aa:	4b83      	ldr	r3, [pc, #524]	; (80052b8 <_dtoa_r+0xbd8>)
 80050ac:	4602      	mov	r2, r0
 80050ae:	f240 21ef 	movw	r1, #751	; 0x2ef
 80050b2:	f7ff bb2e 	b.w	8004712 <_dtoa_r+0x32>
 80050b6:	693a      	ldr	r2, [r7, #16]
 80050b8:	3202      	adds	r2, #2
 80050ba:	0092      	lsls	r2, r2, #2
 80050bc:	f107 010c 	add.w	r1, r7, #12
 80050c0:	300c      	adds	r0, #12
 80050c2:	f000 fee7 	bl	8005e94 <memcpy>
 80050c6:	2201      	movs	r2, #1
 80050c8:	4629      	mov	r1, r5
 80050ca:	4620      	mov	r0, r4
 80050cc:	f000 fb56 	bl	800577c <__lshift>
 80050d0:	9b00      	ldr	r3, [sp, #0]
 80050d2:	3301      	adds	r3, #1
 80050d4:	9304      	str	r3, [sp, #16]
 80050d6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80050da:	4413      	add	r3, r2
 80050dc:	9308      	str	r3, [sp, #32]
 80050de:	9b02      	ldr	r3, [sp, #8]
 80050e0:	f003 0301 	and.w	r3, r3, #1
 80050e4:	46b8      	mov	r8, r7
 80050e6:	9306      	str	r3, [sp, #24]
 80050e8:	4607      	mov	r7, r0
 80050ea:	9b04      	ldr	r3, [sp, #16]
 80050ec:	4631      	mov	r1, r6
 80050ee:	3b01      	subs	r3, #1
 80050f0:	4650      	mov	r0, sl
 80050f2:	9301      	str	r3, [sp, #4]
 80050f4:	f7ff fa6b 	bl	80045ce <quorem>
 80050f8:	4641      	mov	r1, r8
 80050fa:	9002      	str	r0, [sp, #8]
 80050fc:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005100:	4650      	mov	r0, sl
 8005102:	f000 fba7 	bl	8005854 <__mcmp>
 8005106:	463a      	mov	r2, r7
 8005108:	9005      	str	r0, [sp, #20]
 800510a:	4631      	mov	r1, r6
 800510c:	4620      	mov	r0, r4
 800510e:	f000 fbbd 	bl	800588c <__mdiff>
 8005112:	68c2      	ldr	r2, [r0, #12]
 8005114:	4605      	mov	r5, r0
 8005116:	bb02      	cbnz	r2, 800515a <_dtoa_r+0xa7a>
 8005118:	4601      	mov	r1, r0
 800511a:	4650      	mov	r0, sl
 800511c:	f000 fb9a 	bl	8005854 <__mcmp>
 8005120:	4602      	mov	r2, r0
 8005122:	4629      	mov	r1, r5
 8005124:	4620      	mov	r0, r4
 8005126:	9209      	str	r2, [sp, #36]	; 0x24
 8005128:	f000 f958 	bl	80053dc <_Bfree>
 800512c:	9b07      	ldr	r3, [sp, #28]
 800512e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005130:	9d04      	ldr	r5, [sp, #16]
 8005132:	ea43 0102 	orr.w	r1, r3, r2
 8005136:	9b06      	ldr	r3, [sp, #24]
 8005138:	4319      	orrs	r1, r3
 800513a:	d110      	bne.n	800515e <_dtoa_r+0xa7e>
 800513c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005140:	d029      	beq.n	8005196 <_dtoa_r+0xab6>
 8005142:	9b05      	ldr	r3, [sp, #20]
 8005144:	2b00      	cmp	r3, #0
 8005146:	dd02      	ble.n	800514e <_dtoa_r+0xa6e>
 8005148:	9b02      	ldr	r3, [sp, #8]
 800514a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800514e:	9b01      	ldr	r3, [sp, #4]
 8005150:	f883 9000 	strb.w	r9, [r3]
 8005154:	e774      	b.n	8005040 <_dtoa_r+0x960>
 8005156:	4638      	mov	r0, r7
 8005158:	e7ba      	b.n	80050d0 <_dtoa_r+0x9f0>
 800515a:	2201      	movs	r2, #1
 800515c:	e7e1      	b.n	8005122 <_dtoa_r+0xa42>
 800515e:	9b05      	ldr	r3, [sp, #20]
 8005160:	2b00      	cmp	r3, #0
 8005162:	db04      	blt.n	800516e <_dtoa_r+0xa8e>
 8005164:	9907      	ldr	r1, [sp, #28]
 8005166:	430b      	orrs	r3, r1
 8005168:	9906      	ldr	r1, [sp, #24]
 800516a:	430b      	orrs	r3, r1
 800516c:	d120      	bne.n	80051b0 <_dtoa_r+0xad0>
 800516e:	2a00      	cmp	r2, #0
 8005170:	dded      	ble.n	800514e <_dtoa_r+0xa6e>
 8005172:	4651      	mov	r1, sl
 8005174:	2201      	movs	r2, #1
 8005176:	4620      	mov	r0, r4
 8005178:	f000 fb00 	bl	800577c <__lshift>
 800517c:	4631      	mov	r1, r6
 800517e:	4682      	mov	sl, r0
 8005180:	f000 fb68 	bl	8005854 <__mcmp>
 8005184:	2800      	cmp	r0, #0
 8005186:	dc03      	bgt.n	8005190 <_dtoa_r+0xab0>
 8005188:	d1e1      	bne.n	800514e <_dtoa_r+0xa6e>
 800518a:	f019 0f01 	tst.w	r9, #1
 800518e:	d0de      	beq.n	800514e <_dtoa_r+0xa6e>
 8005190:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005194:	d1d8      	bne.n	8005148 <_dtoa_r+0xa68>
 8005196:	9a01      	ldr	r2, [sp, #4]
 8005198:	2339      	movs	r3, #57	; 0x39
 800519a:	7013      	strb	r3, [r2, #0]
 800519c:	462b      	mov	r3, r5
 800519e:	461d      	mov	r5, r3
 80051a0:	3b01      	subs	r3, #1
 80051a2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80051a6:	2a39      	cmp	r2, #57	; 0x39
 80051a8:	d06c      	beq.n	8005284 <_dtoa_r+0xba4>
 80051aa:	3201      	adds	r2, #1
 80051ac:	701a      	strb	r2, [r3, #0]
 80051ae:	e747      	b.n	8005040 <_dtoa_r+0x960>
 80051b0:	2a00      	cmp	r2, #0
 80051b2:	dd07      	ble.n	80051c4 <_dtoa_r+0xae4>
 80051b4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80051b8:	d0ed      	beq.n	8005196 <_dtoa_r+0xab6>
 80051ba:	9a01      	ldr	r2, [sp, #4]
 80051bc:	f109 0301 	add.w	r3, r9, #1
 80051c0:	7013      	strb	r3, [r2, #0]
 80051c2:	e73d      	b.n	8005040 <_dtoa_r+0x960>
 80051c4:	9b04      	ldr	r3, [sp, #16]
 80051c6:	9a08      	ldr	r2, [sp, #32]
 80051c8:	f803 9c01 	strb.w	r9, [r3, #-1]
 80051cc:	4293      	cmp	r3, r2
 80051ce:	d043      	beq.n	8005258 <_dtoa_r+0xb78>
 80051d0:	4651      	mov	r1, sl
 80051d2:	2300      	movs	r3, #0
 80051d4:	220a      	movs	r2, #10
 80051d6:	4620      	mov	r0, r4
 80051d8:	f000 f922 	bl	8005420 <__multadd>
 80051dc:	45b8      	cmp	r8, r7
 80051de:	4682      	mov	sl, r0
 80051e0:	f04f 0300 	mov.w	r3, #0
 80051e4:	f04f 020a 	mov.w	r2, #10
 80051e8:	4641      	mov	r1, r8
 80051ea:	4620      	mov	r0, r4
 80051ec:	d107      	bne.n	80051fe <_dtoa_r+0xb1e>
 80051ee:	f000 f917 	bl	8005420 <__multadd>
 80051f2:	4680      	mov	r8, r0
 80051f4:	4607      	mov	r7, r0
 80051f6:	9b04      	ldr	r3, [sp, #16]
 80051f8:	3301      	adds	r3, #1
 80051fa:	9304      	str	r3, [sp, #16]
 80051fc:	e775      	b.n	80050ea <_dtoa_r+0xa0a>
 80051fe:	f000 f90f 	bl	8005420 <__multadd>
 8005202:	4639      	mov	r1, r7
 8005204:	4680      	mov	r8, r0
 8005206:	2300      	movs	r3, #0
 8005208:	220a      	movs	r2, #10
 800520a:	4620      	mov	r0, r4
 800520c:	f000 f908 	bl	8005420 <__multadd>
 8005210:	4607      	mov	r7, r0
 8005212:	e7f0      	b.n	80051f6 <_dtoa_r+0xb16>
 8005214:	9b04      	ldr	r3, [sp, #16]
 8005216:	9301      	str	r3, [sp, #4]
 8005218:	9d00      	ldr	r5, [sp, #0]
 800521a:	4631      	mov	r1, r6
 800521c:	4650      	mov	r0, sl
 800521e:	f7ff f9d6 	bl	80045ce <quorem>
 8005222:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005226:	9b00      	ldr	r3, [sp, #0]
 8005228:	f805 9b01 	strb.w	r9, [r5], #1
 800522c:	1aea      	subs	r2, r5, r3
 800522e:	9b01      	ldr	r3, [sp, #4]
 8005230:	4293      	cmp	r3, r2
 8005232:	dd07      	ble.n	8005244 <_dtoa_r+0xb64>
 8005234:	4651      	mov	r1, sl
 8005236:	2300      	movs	r3, #0
 8005238:	220a      	movs	r2, #10
 800523a:	4620      	mov	r0, r4
 800523c:	f000 f8f0 	bl	8005420 <__multadd>
 8005240:	4682      	mov	sl, r0
 8005242:	e7ea      	b.n	800521a <_dtoa_r+0xb3a>
 8005244:	9b01      	ldr	r3, [sp, #4]
 8005246:	2b00      	cmp	r3, #0
 8005248:	bfc8      	it	gt
 800524a:	461d      	movgt	r5, r3
 800524c:	9b00      	ldr	r3, [sp, #0]
 800524e:	bfd8      	it	le
 8005250:	2501      	movle	r5, #1
 8005252:	441d      	add	r5, r3
 8005254:	f04f 0800 	mov.w	r8, #0
 8005258:	4651      	mov	r1, sl
 800525a:	2201      	movs	r2, #1
 800525c:	4620      	mov	r0, r4
 800525e:	f000 fa8d 	bl	800577c <__lshift>
 8005262:	4631      	mov	r1, r6
 8005264:	4682      	mov	sl, r0
 8005266:	f000 faf5 	bl	8005854 <__mcmp>
 800526a:	2800      	cmp	r0, #0
 800526c:	dc96      	bgt.n	800519c <_dtoa_r+0xabc>
 800526e:	d102      	bne.n	8005276 <_dtoa_r+0xb96>
 8005270:	f019 0f01 	tst.w	r9, #1
 8005274:	d192      	bne.n	800519c <_dtoa_r+0xabc>
 8005276:	462b      	mov	r3, r5
 8005278:	461d      	mov	r5, r3
 800527a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800527e:	2a30      	cmp	r2, #48	; 0x30
 8005280:	d0fa      	beq.n	8005278 <_dtoa_r+0xb98>
 8005282:	e6dd      	b.n	8005040 <_dtoa_r+0x960>
 8005284:	9a00      	ldr	r2, [sp, #0]
 8005286:	429a      	cmp	r2, r3
 8005288:	d189      	bne.n	800519e <_dtoa_r+0xabe>
 800528a:	f10b 0b01 	add.w	fp, fp, #1
 800528e:	2331      	movs	r3, #49	; 0x31
 8005290:	e796      	b.n	80051c0 <_dtoa_r+0xae0>
 8005292:	4b0a      	ldr	r3, [pc, #40]	; (80052bc <_dtoa_r+0xbdc>)
 8005294:	f7ff ba99 	b.w	80047ca <_dtoa_r+0xea>
 8005298:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800529a:	2b00      	cmp	r3, #0
 800529c:	f47f aa6d 	bne.w	800477a <_dtoa_r+0x9a>
 80052a0:	4b07      	ldr	r3, [pc, #28]	; (80052c0 <_dtoa_r+0xbe0>)
 80052a2:	f7ff ba92 	b.w	80047ca <_dtoa_r+0xea>
 80052a6:	9b01      	ldr	r3, [sp, #4]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	dcb5      	bgt.n	8005218 <_dtoa_r+0xb38>
 80052ac:	9b07      	ldr	r3, [sp, #28]
 80052ae:	2b02      	cmp	r3, #2
 80052b0:	f73f aeb1 	bgt.w	8005016 <_dtoa_r+0x936>
 80052b4:	e7b0      	b.n	8005218 <_dtoa_r+0xb38>
 80052b6:	bf00      	nop
 80052b8:	080074b3 	.word	0x080074b3
 80052bc:	08007413 	.word	0x08007413
 80052c0:	08007437 	.word	0x08007437

080052c4 <_free_r>:
 80052c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80052c6:	2900      	cmp	r1, #0
 80052c8:	d044      	beq.n	8005354 <_free_r+0x90>
 80052ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80052ce:	9001      	str	r0, [sp, #4]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	f1a1 0404 	sub.w	r4, r1, #4
 80052d6:	bfb8      	it	lt
 80052d8:	18e4      	addlt	r4, r4, r3
 80052da:	f7fe fb51 	bl	8003980 <__malloc_lock>
 80052de:	4a1e      	ldr	r2, [pc, #120]	; (8005358 <_free_r+0x94>)
 80052e0:	9801      	ldr	r0, [sp, #4]
 80052e2:	6813      	ldr	r3, [r2, #0]
 80052e4:	b933      	cbnz	r3, 80052f4 <_free_r+0x30>
 80052e6:	6063      	str	r3, [r4, #4]
 80052e8:	6014      	str	r4, [r2, #0]
 80052ea:	b003      	add	sp, #12
 80052ec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80052f0:	f7fe bb4c 	b.w	800398c <__malloc_unlock>
 80052f4:	42a3      	cmp	r3, r4
 80052f6:	d908      	bls.n	800530a <_free_r+0x46>
 80052f8:	6825      	ldr	r5, [r4, #0]
 80052fa:	1961      	adds	r1, r4, r5
 80052fc:	428b      	cmp	r3, r1
 80052fe:	bf01      	itttt	eq
 8005300:	6819      	ldreq	r1, [r3, #0]
 8005302:	685b      	ldreq	r3, [r3, #4]
 8005304:	1949      	addeq	r1, r1, r5
 8005306:	6021      	streq	r1, [r4, #0]
 8005308:	e7ed      	b.n	80052e6 <_free_r+0x22>
 800530a:	461a      	mov	r2, r3
 800530c:	685b      	ldr	r3, [r3, #4]
 800530e:	b10b      	cbz	r3, 8005314 <_free_r+0x50>
 8005310:	42a3      	cmp	r3, r4
 8005312:	d9fa      	bls.n	800530a <_free_r+0x46>
 8005314:	6811      	ldr	r1, [r2, #0]
 8005316:	1855      	adds	r5, r2, r1
 8005318:	42a5      	cmp	r5, r4
 800531a:	d10b      	bne.n	8005334 <_free_r+0x70>
 800531c:	6824      	ldr	r4, [r4, #0]
 800531e:	4421      	add	r1, r4
 8005320:	1854      	adds	r4, r2, r1
 8005322:	42a3      	cmp	r3, r4
 8005324:	6011      	str	r1, [r2, #0]
 8005326:	d1e0      	bne.n	80052ea <_free_r+0x26>
 8005328:	681c      	ldr	r4, [r3, #0]
 800532a:	685b      	ldr	r3, [r3, #4]
 800532c:	6053      	str	r3, [r2, #4]
 800532e:	440c      	add	r4, r1
 8005330:	6014      	str	r4, [r2, #0]
 8005332:	e7da      	b.n	80052ea <_free_r+0x26>
 8005334:	d902      	bls.n	800533c <_free_r+0x78>
 8005336:	230c      	movs	r3, #12
 8005338:	6003      	str	r3, [r0, #0]
 800533a:	e7d6      	b.n	80052ea <_free_r+0x26>
 800533c:	6825      	ldr	r5, [r4, #0]
 800533e:	1961      	adds	r1, r4, r5
 8005340:	428b      	cmp	r3, r1
 8005342:	bf04      	itt	eq
 8005344:	6819      	ldreq	r1, [r3, #0]
 8005346:	685b      	ldreq	r3, [r3, #4]
 8005348:	6063      	str	r3, [r4, #4]
 800534a:	bf04      	itt	eq
 800534c:	1949      	addeq	r1, r1, r5
 800534e:	6021      	streq	r1, [r4, #0]
 8005350:	6054      	str	r4, [r2, #4]
 8005352:	e7ca      	b.n	80052ea <_free_r+0x26>
 8005354:	b003      	add	sp, #12
 8005356:	bd30      	pop	{r4, r5, pc}
 8005358:	200002b8 	.word	0x200002b8

0800535c <_Balloc>:
 800535c:	b570      	push	{r4, r5, r6, lr}
 800535e:	69c6      	ldr	r6, [r0, #28]
 8005360:	4604      	mov	r4, r0
 8005362:	460d      	mov	r5, r1
 8005364:	b976      	cbnz	r6, 8005384 <_Balloc+0x28>
 8005366:	2010      	movs	r0, #16
 8005368:	f7fe fa62 	bl	8003830 <malloc>
 800536c:	4602      	mov	r2, r0
 800536e:	61e0      	str	r0, [r4, #28]
 8005370:	b920      	cbnz	r0, 800537c <_Balloc+0x20>
 8005372:	4b18      	ldr	r3, [pc, #96]	; (80053d4 <_Balloc+0x78>)
 8005374:	4818      	ldr	r0, [pc, #96]	; (80053d8 <_Balloc+0x7c>)
 8005376:	216b      	movs	r1, #107	; 0x6b
 8005378:	f000 fd9a 	bl	8005eb0 <__assert_func>
 800537c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005380:	6006      	str	r6, [r0, #0]
 8005382:	60c6      	str	r6, [r0, #12]
 8005384:	69e6      	ldr	r6, [r4, #28]
 8005386:	68f3      	ldr	r3, [r6, #12]
 8005388:	b183      	cbz	r3, 80053ac <_Balloc+0x50>
 800538a:	69e3      	ldr	r3, [r4, #28]
 800538c:	68db      	ldr	r3, [r3, #12]
 800538e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005392:	b9b8      	cbnz	r0, 80053c4 <_Balloc+0x68>
 8005394:	2101      	movs	r1, #1
 8005396:	fa01 f605 	lsl.w	r6, r1, r5
 800539a:	1d72      	adds	r2, r6, #5
 800539c:	0092      	lsls	r2, r2, #2
 800539e:	4620      	mov	r0, r4
 80053a0:	f000 fda4 	bl	8005eec <_calloc_r>
 80053a4:	b160      	cbz	r0, 80053c0 <_Balloc+0x64>
 80053a6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80053aa:	e00e      	b.n	80053ca <_Balloc+0x6e>
 80053ac:	2221      	movs	r2, #33	; 0x21
 80053ae:	2104      	movs	r1, #4
 80053b0:	4620      	mov	r0, r4
 80053b2:	f000 fd9b 	bl	8005eec <_calloc_r>
 80053b6:	69e3      	ldr	r3, [r4, #28]
 80053b8:	60f0      	str	r0, [r6, #12]
 80053ba:	68db      	ldr	r3, [r3, #12]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d1e4      	bne.n	800538a <_Balloc+0x2e>
 80053c0:	2000      	movs	r0, #0
 80053c2:	bd70      	pop	{r4, r5, r6, pc}
 80053c4:	6802      	ldr	r2, [r0, #0]
 80053c6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80053ca:	2300      	movs	r3, #0
 80053cc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80053d0:	e7f7      	b.n	80053c2 <_Balloc+0x66>
 80053d2:	bf00      	nop
 80053d4:	08007444 	.word	0x08007444
 80053d8:	080074c4 	.word	0x080074c4

080053dc <_Bfree>:
 80053dc:	b570      	push	{r4, r5, r6, lr}
 80053de:	69c6      	ldr	r6, [r0, #28]
 80053e0:	4605      	mov	r5, r0
 80053e2:	460c      	mov	r4, r1
 80053e4:	b976      	cbnz	r6, 8005404 <_Bfree+0x28>
 80053e6:	2010      	movs	r0, #16
 80053e8:	f7fe fa22 	bl	8003830 <malloc>
 80053ec:	4602      	mov	r2, r0
 80053ee:	61e8      	str	r0, [r5, #28]
 80053f0:	b920      	cbnz	r0, 80053fc <_Bfree+0x20>
 80053f2:	4b09      	ldr	r3, [pc, #36]	; (8005418 <_Bfree+0x3c>)
 80053f4:	4809      	ldr	r0, [pc, #36]	; (800541c <_Bfree+0x40>)
 80053f6:	218f      	movs	r1, #143	; 0x8f
 80053f8:	f000 fd5a 	bl	8005eb0 <__assert_func>
 80053fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005400:	6006      	str	r6, [r0, #0]
 8005402:	60c6      	str	r6, [r0, #12]
 8005404:	b13c      	cbz	r4, 8005416 <_Bfree+0x3a>
 8005406:	69eb      	ldr	r3, [r5, #28]
 8005408:	6862      	ldr	r2, [r4, #4]
 800540a:	68db      	ldr	r3, [r3, #12]
 800540c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005410:	6021      	str	r1, [r4, #0]
 8005412:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005416:	bd70      	pop	{r4, r5, r6, pc}
 8005418:	08007444 	.word	0x08007444
 800541c:	080074c4 	.word	0x080074c4

08005420 <__multadd>:
 8005420:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005424:	690d      	ldr	r5, [r1, #16]
 8005426:	4607      	mov	r7, r0
 8005428:	460c      	mov	r4, r1
 800542a:	461e      	mov	r6, r3
 800542c:	f101 0c14 	add.w	ip, r1, #20
 8005430:	2000      	movs	r0, #0
 8005432:	f8dc 3000 	ldr.w	r3, [ip]
 8005436:	b299      	uxth	r1, r3
 8005438:	fb02 6101 	mla	r1, r2, r1, r6
 800543c:	0c1e      	lsrs	r6, r3, #16
 800543e:	0c0b      	lsrs	r3, r1, #16
 8005440:	fb02 3306 	mla	r3, r2, r6, r3
 8005444:	b289      	uxth	r1, r1
 8005446:	3001      	adds	r0, #1
 8005448:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800544c:	4285      	cmp	r5, r0
 800544e:	f84c 1b04 	str.w	r1, [ip], #4
 8005452:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005456:	dcec      	bgt.n	8005432 <__multadd+0x12>
 8005458:	b30e      	cbz	r6, 800549e <__multadd+0x7e>
 800545a:	68a3      	ldr	r3, [r4, #8]
 800545c:	42ab      	cmp	r3, r5
 800545e:	dc19      	bgt.n	8005494 <__multadd+0x74>
 8005460:	6861      	ldr	r1, [r4, #4]
 8005462:	4638      	mov	r0, r7
 8005464:	3101      	adds	r1, #1
 8005466:	f7ff ff79 	bl	800535c <_Balloc>
 800546a:	4680      	mov	r8, r0
 800546c:	b928      	cbnz	r0, 800547a <__multadd+0x5a>
 800546e:	4602      	mov	r2, r0
 8005470:	4b0c      	ldr	r3, [pc, #48]	; (80054a4 <__multadd+0x84>)
 8005472:	480d      	ldr	r0, [pc, #52]	; (80054a8 <__multadd+0x88>)
 8005474:	21ba      	movs	r1, #186	; 0xba
 8005476:	f000 fd1b 	bl	8005eb0 <__assert_func>
 800547a:	6922      	ldr	r2, [r4, #16]
 800547c:	3202      	adds	r2, #2
 800547e:	f104 010c 	add.w	r1, r4, #12
 8005482:	0092      	lsls	r2, r2, #2
 8005484:	300c      	adds	r0, #12
 8005486:	f000 fd05 	bl	8005e94 <memcpy>
 800548a:	4621      	mov	r1, r4
 800548c:	4638      	mov	r0, r7
 800548e:	f7ff ffa5 	bl	80053dc <_Bfree>
 8005492:	4644      	mov	r4, r8
 8005494:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005498:	3501      	adds	r5, #1
 800549a:	615e      	str	r6, [r3, #20]
 800549c:	6125      	str	r5, [r4, #16]
 800549e:	4620      	mov	r0, r4
 80054a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80054a4:	080074b3 	.word	0x080074b3
 80054a8:	080074c4 	.word	0x080074c4

080054ac <__hi0bits>:
 80054ac:	0c03      	lsrs	r3, r0, #16
 80054ae:	041b      	lsls	r3, r3, #16
 80054b0:	b9d3      	cbnz	r3, 80054e8 <__hi0bits+0x3c>
 80054b2:	0400      	lsls	r0, r0, #16
 80054b4:	2310      	movs	r3, #16
 80054b6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80054ba:	bf04      	itt	eq
 80054bc:	0200      	lsleq	r0, r0, #8
 80054be:	3308      	addeq	r3, #8
 80054c0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80054c4:	bf04      	itt	eq
 80054c6:	0100      	lsleq	r0, r0, #4
 80054c8:	3304      	addeq	r3, #4
 80054ca:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80054ce:	bf04      	itt	eq
 80054d0:	0080      	lsleq	r0, r0, #2
 80054d2:	3302      	addeq	r3, #2
 80054d4:	2800      	cmp	r0, #0
 80054d6:	db05      	blt.n	80054e4 <__hi0bits+0x38>
 80054d8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80054dc:	f103 0301 	add.w	r3, r3, #1
 80054e0:	bf08      	it	eq
 80054e2:	2320      	moveq	r3, #32
 80054e4:	4618      	mov	r0, r3
 80054e6:	4770      	bx	lr
 80054e8:	2300      	movs	r3, #0
 80054ea:	e7e4      	b.n	80054b6 <__hi0bits+0xa>

080054ec <__lo0bits>:
 80054ec:	6803      	ldr	r3, [r0, #0]
 80054ee:	f013 0207 	ands.w	r2, r3, #7
 80054f2:	d00c      	beq.n	800550e <__lo0bits+0x22>
 80054f4:	07d9      	lsls	r1, r3, #31
 80054f6:	d422      	bmi.n	800553e <__lo0bits+0x52>
 80054f8:	079a      	lsls	r2, r3, #30
 80054fa:	bf49      	itett	mi
 80054fc:	085b      	lsrmi	r3, r3, #1
 80054fe:	089b      	lsrpl	r3, r3, #2
 8005500:	6003      	strmi	r3, [r0, #0]
 8005502:	2201      	movmi	r2, #1
 8005504:	bf5c      	itt	pl
 8005506:	6003      	strpl	r3, [r0, #0]
 8005508:	2202      	movpl	r2, #2
 800550a:	4610      	mov	r0, r2
 800550c:	4770      	bx	lr
 800550e:	b299      	uxth	r1, r3
 8005510:	b909      	cbnz	r1, 8005516 <__lo0bits+0x2a>
 8005512:	0c1b      	lsrs	r3, r3, #16
 8005514:	2210      	movs	r2, #16
 8005516:	b2d9      	uxtb	r1, r3
 8005518:	b909      	cbnz	r1, 800551e <__lo0bits+0x32>
 800551a:	3208      	adds	r2, #8
 800551c:	0a1b      	lsrs	r3, r3, #8
 800551e:	0719      	lsls	r1, r3, #28
 8005520:	bf04      	itt	eq
 8005522:	091b      	lsreq	r3, r3, #4
 8005524:	3204      	addeq	r2, #4
 8005526:	0799      	lsls	r1, r3, #30
 8005528:	bf04      	itt	eq
 800552a:	089b      	lsreq	r3, r3, #2
 800552c:	3202      	addeq	r2, #2
 800552e:	07d9      	lsls	r1, r3, #31
 8005530:	d403      	bmi.n	800553a <__lo0bits+0x4e>
 8005532:	085b      	lsrs	r3, r3, #1
 8005534:	f102 0201 	add.w	r2, r2, #1
 8005538:	d003      	beq.n	8005542 <__lo0bits+0x56>
 800553a:	6003      	str	r3, [r0, #0]
 800553c:	e7e5      	b.n	800550a <__lo0bits+0x1e>
 800553e:	2200      	movs	r2, #0
 8005540:	e7e3      	b.n	800550a <__lo0bits+0x1e>
 8005542:	2220      	movs	r2, #32
 8005544:	e7e1      	b.n	800550a <__lo0bits+0x1e>
	...

08005548 <__i2b>:
 8005548:	b510      	push	{r4, lr}
 800554a:	460c      	mov	r4, r1
 800554c:	2101      	movs	r1, #1
 800554e:	f7ff ff05 	bl	800535c <_Balloc>
 8005552:	4602      	mov	r2, r0
 8005554:	b928      	cbnz	r0, 8005562 <__i2b+0x1a>
 8005556:	4b05      	ldr	r3, [pc, #20]	; (800556c <__i2b+0x24>)
 8005558:	4805      	ldr	r0, [pc, #20]	; (8005570 <__i2b+0x28>)
 800555a:	f240 1145 	movw	r1, #325	; 0x145
 800555e:	f000 fca7 	bl	8005eb0 <__assert_func>
 8005562:	2301      	movs	r3, #1
 8005564:	6144      	str	r4, [r0, #20]
 8005566:	6103      	str	r3, [r0, #16]
 8005568:	bd10      	pop	{r4, pc}
 800556a:	bf00      	nop
 800556c:	080074b3 	.word	0x080074b3
 8005570:	080074c4 	.word	0x080074c4

08005574 <__multiply>:
 8005574:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005578:	4691      	mov	r9, r2
 800557a:	690a      	ldr	r2, [r1, #16]
 800557c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005580:	429a      	cmp	r2, r3
 8005582:	bfb8      	it	lt
 8005584:	460b      	movlt	r3, r1
 8005586:	460c      	mov	r4, r1
 8005588:	bfbc      	itt	lt
 800558a:	464c      	movlt	r4, r9
 800558c:	4699      	movlt	r9, r3
 800558e:	6927      	ldr	r7, [r4, #16]
 8005590:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005594:	68a3      	ldr	r3, [r4, #8]
 8005596:	6861      	ldr	r1, [r4, #4]
 8005598:	eb07 060a 	add.w	r6, r7, sl
 800559c:	42b3      	cmp	r3, r6
 800559e:	b085      	sub	sp, #20
 80055a0:	bfb8      	it	lt
 80055a2:	3101      	addlt	r1, #1
 80055a4:	f7ff feda 	bl	800535c <_Balloc>
 80055a8:	b930      	cbnz	r0, 80055b8 <__multiply+0x44>
 80055aa:	4602      	mov	r2, r0
 80055ac:	4b44      	ldr	r3, [pc, #272]	; (80056c0 <__multiply+0x14c>)
 80055ae:	4845      	ldr	r0, [pc, #276]	; (80056c4 <__multiply+0x150>)
 80055b0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80055b4:	f000 fc7c 	bl	8005eb0 <__assert_func>
 80055b8:	f100 0514 	add.w	r5, r0, #20
 80055bc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80055c0:	462b      	mov	r3, r5
 80055c2:	2200      	movs	r2, #0
 80055c4:	4543      	cmp	r3, r8
 80055c6:	d321      	bcc.n	800560c <__multiply+0x98>
 80055c8:	f104 0314 	add.w	r3, r4, #20
 80055cc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80055d0:	f109 0314 	add.w	r3, r9, #20
 80055d4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80055d8:	9202      	str	r2, [sp, #8]
 80055da:	1b3a      	subs	r2, r7, r4
 80055dc:	3a15      	subs	r2, #21
 80055de:	f022 0203 	bic.w	r2, r2, #3
 80055e2:	3204      	adds	r2, #4
 80055e4:	f104 0115 	add.w	r1, r4, #21
 80055e8:	428f      	cmp	r7, r1
 80055ea:	bf38      	it	cc
 80055ec:	2204      	movcc	r2, #4
 80055ee:	9201      	str	r2, [sp, #4]
 80055f0:	9a02      	ldr	r2, [sp, #8]
 80055f2:	9303      	str	r3, [sp, #12]
 80055f4:	429a      	cmp	r2, r3
 80055f6:	d80c      	bhi.n	8005612 <__multiply+0x9e>
 80055f8:	2e00      	cmp	r6, #0
 80055fa:	dd03      	ble.n	8005604 <__multiply+0x90>
 80055fc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005600:	2b00      	cmp	r3, #0
 8005602:	d05b      	beq.n	80056bc <__multiply+0x148>
 8005604:	6106      	str	r6, [r0, #16]
 8005606:	b005      	add	sp, #20
 8005608:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800560c:	f843 2b04 	str.w	r2, [r3], #4
 8005610:	e7d8      	b.n	80055c4 <__multiply+0x50>
 8005612:	f8b3 a000 	ldrh.w	sl, [r3]
 8005616:	f1ba 0f00 	cmp.w	sl, #0
 800561a:	d024      	beq.n	8005666 <__multiply+0xf2>
 800561c:	f104 0e14 	add.w	lr, r4, #20
 8005620:	46a9      	mov	r9, r5
 8005622:	f04f 0c00 	mov.w	ip, #0
 8005626:	f85e 2b04 	ldr.w	r2, [lr], #4
 800562a:	f8d9 1000 	ldr.w	r1, [r9]
 800562e:	fa1f fb82 	uxth.w	fp, r2
 8005632:	b289      	uxth	r1, r1
 8005634:	fb0a 110b 	mla	r1, sl, fp, r1
 8005638:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800563c:	f8d9 2000 	ldr.w	r2, [r9]
 8005640:	4461      	add	r1, ip
 8005642:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005646:	fb0a c20b 	mla	r2, sl, fp, ip
 800564a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800564e:	b289      	uxth	r1, r1
 8005650:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005654:	4577      	cmp	r7, lr
 8005656:	f849 1b04 	str.w	r1, [r9], #4
 800565a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800565e:	d8e2      	bhi.n	8005626 <__multiply+0xb2>
 8005660:	9a01      	ldr	r2, [sp, #4]
 8005662:	f845 c002 	str.w	ip, [r5, r2]
 8005666:	9a03      	ldr	r2, [sp, #12]
 8005668:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800566c:	3304      	adds	r3, #4
 800566e:	f1b9 0f00 	cmp.w	r9, #0
 8005672:	d021      	beq.n	80056b8 <__multiply+0x144>
 8005674:	6829      	ldr	r1, [r5, #0]
 8005676:	f104 0c14 	add.w	ip, r4, #20
 800567a:	46ae      	mov	lr, r5
 800567c:	f04f 0a00 	mov.w	sl, #0
 8005680:	f8bc b000 	ldrh.w	fp, [ip]
 8005684:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8005688:	fb09 220b 	mla	r2, r9, fp, r2
 800568c:	4452      	add	r2, sl
 800568e:	b289      	uxth	r1, r1
 8005690:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005694:	f84e 1b04 	str.w	r1, [lr], #4
 8005698:	f85c 1b04 	ldr.w	r1, [ip], #4
 800569c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80056a0:	f8be 1000 	ldrh.w	r1, [lr]
 80056a4:	fb09 110a 	mla	r1, r9, sl, r1
 80056a8:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80056ac:	4567      	cmp	r7, ip
 80056ae:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80056b2:	d8e5      	bhi.n	8005680 <__multiply+0x10c>
 80056b4:	9a01      	ldr	r2, [sp, #4]
 80056b6:	50a9      	str	r1, [r5, r2]
 80056b8:	3504      	adds	r5, #4
 80056ba:	e799      	b.n	80055f0 <__multiply+0x7c>
 80056bc:	3e01      	subs	r6, #1
 80056be:	e79b      	b.n	80055f8 <__multiply+0x84>
 80056c0:	080074b3 	.word	0x080074b3
 80056c4:	080074c4 	.word	0x080074c4

080056c8 <__pow5mult>:
 80056c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80056cc:	4615      	mov	r5, r2
 80056ce:	f012 0203 	ands.w	r2, r2, #3
 80056d2:	4606      	mov	r6, r0
 80056d4:	460f      	mov	r7, r1
 80056d6:	d007      	beq.n	80056e8 <__pow5mult+0x20>
 80056d8:	4c25      	ldr	r4, [pc, #148]	; (8005770 <__pow5mult+0xa8>)
 80056da:	3a01      	subs	r2, #1
 80056dc:	2300      	movs	r3, #0
 80056de:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80056e2:	f7ff fe9d 	bl	8005420 <__multadd>
 80056e6:	4607      	mov	r7, r0
 80056e8:	10ad      	asrs	r5, r5, #2
 80056ea:	d03d      	beq.n	8005768 <__pow5mult+0xa0>
 80056ec:	69f4      	ldr	r4, [r6, #28]
 80056ee:	b97c      	cbnz	r4, 8005710 <__pow5mult+0x48>
 80056f0:	2010      	movs	r0, #16
 80056f2:	f7fe f89d 	bl	8003830 <malloc>
 80056f6:	4602      	mov	r2, r0
 80056f8:	61f0      	str	r0, [r6, #28]
 80056fa:	b928      	cbnz	r0, 8005708 <__pow5mult+0x40>
 80056fc:	4b1d      	ldr	r3, [pc, #116]	; (8005774 <__pow5mult+0xac>)
 80056fe:	481e      	ldr	r0, [pc, #120]	; (8005778 <__pow5mult+0xb0>)
 8005700:	f240 11b3 	movw	r1, #435	; 0x1b3
 8005704:	f000 fbd4 	bl	8005eb0 <__assert_func>
 8005708:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800570c:	6004      	str	r4, [r0, #0]
 800570e:	60c4      	str	r4, [r0, #12]
 8005710:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8005714:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005718:	b94c      	cbnz	r4, 800572e <__pow5mult+0x66>
 800571a:	f240 2171 	movw	r1, #625	; 0x271
 800571e:	4630      	mov	r0, r6
 8005720:	f7ff ff12 	bl	8005548 <__i2b>
 8005724:	2300      	movs	r3, #0
 8005726:	f8c8 0008 	str.w	r0, [r8, #8]
 800572a:	4604      	mov	r4, r0
 800572c:	6003      	str	r3, [r0, #0]
 800572e:	f04f 0900 	mov.w	r9, #0
 8005732:	07eb      	lsls	r3, r5, #31
 8005734:	d50a      	bpl.n	800574c <__pow5mult+0x84>
 8005736:	4639      	mov	r1, r7
 8005738:	4622      	mov	r2, r4
 800573a:	4630      	mov	r0, r6
 800573c:	f7ff ff1a 	bl	8005574 <__multiply>
 8005740:	4639      	mov	r1, r7
 8005742:	4680      	mov	r8, r0
 8005744:	4630      	mov	r0, r6
 8005746:	f7ff fe49 	bl	80053dc <_Bfree>
 800574a:	4647      	mov	r7, r8
 800574c:	106d      	asrs	r5, r5, #1
 800574e:	d00b      	beq.n	8005768 <__pow5mult+0xa0>
 8005750:	6820      	ldr	r0, [r4, #0]
 8005752:	b938      	cbnz	r0, 8005764 <__pow5mult+0x9c>
 8005754:	4622      	mov	r2, r4
 8005756:	4621      	mov	r1, r4
 8005758:	4630      	mov	r0, r6
 800575a:	f7ff ff0b 	bl	8005574 <__multiply>
 800575e:	6020      	str	r0, [r4, #0]
 8005760:	f8c0 9000 	str.w	r9, [r0]
 8005764:	4604      	mov	r4, r0
 8005766:	e7e4      	b.n	8005732 <__pow5mult+0x6a>
 8005768:	4638      	mov	r0, r7
 800576a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800576e:	bf00      	nop
 8005770:	08007610 	.word	0x08007610
 8005774:	08007444 	.word	0x08007444
 8005778:	080074c4 	.word	0x080074c4

0800577c <__lshift>:
 800577c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005780:	460c      	mov	r4, r1
 8005782:	6849      	ldr	r1, [r1, #4]
 8005784:	6923      	ldr	r3, [r4, #16]
 8005786:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800578a:	68a3      	ldr	r3, [r4, #8]
 800578c:	4607      	mov	r7, r0
 800578e:	4691      	mov	r9, r2
 8005790:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005794:	f108 0601 	add.w	r6, r8, #1
 8005798:	42b3      	cmp	r3, r6
 800579a:	db0b      	blt.n	80057b4 <__lshift+0x38>
 800579c:	4638      	mov	r0, r7
 800579e:	f7ff fddd 	bl	800535c <_Balloc>
 80057a2:	4605      	mov	r5, r0
 80057a4:	b948      	cbnz	r0, 80057ba <__lshift+0x3e>
 80057a6:	4602      	mov	r2, r0
 80057a8:	4b28      	ldr	r3, [pc, #160]	; (800584c <__lshift+0xd0>)
 80057aa:	4829      	ldr	r0, [pc, #164]	; (8005850 <__lshift+0xd4>)
 80057ac:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80057b0:	f000 fb7e 	bl	8005eb0 <__assert_func>
 80057b4:	3101      	adds	r1, #1
 80057b6:	005b      	lsls	r3, r3, #1
 80057b8:	e7ee      	b.n	8005798 <__lshift+0x1c>
 80057ba:	2300      	movs	r3, #0
 80057bc:	f100 0114 	add.w	r1, r0, #20
 80057c0:	f100 0210 	add.w	r2, r0, #16
 80057c4:	4618      	mov	r0, r3
 80057c6:	4553      	cmp	r3, sl
 80057c8:	db33      	blt.n	8005832 <__lshift+0xb6>
 80057ca:	6920      	ldr	r0, [r4, #16]
 80057cc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80057d0:	f104 0314 	add.w	r3, r4, #20
 80057d4:	f019 091f 	ands.w	r9, r9, #31
 80057d8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80057dc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80057e0:	d02b      	beq.n	800583a <__lshift+0xbe>
 80057e2:	f1c9 0e20 	rsb	lr, r9, #32
 80057e6:	468a      	mov	sl, r1
 80057e8:	2200      	movs	r2, #0
 80057ea:	6818      	ldr	r0, [r3, #0]
 80057ec:	fa00 f009 	lsl.w	r0, r0, r9
 80057f0:	4310      	orrs	r0, r2
 80057f2:	f84a 0b04 	str.w	r0, [sl], #4
 80057f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80057fa:	459c      	cmp	ip, r3
 80057fc:	fa22 f20e 	lsr.w	r2, r2, lr
 8005800:	d8f3      	bhi.n	80057ea <__lshift+0x6e>
 8005802:	ebac 0304 	sub.w	r3, ip, r4
 8005806:	3b15      	subs	r3, #21
 8005808:	f023 0303 	bic.w	r3, r3, #3
 800580c:	3304      	adds	r3, #4
 800580e:	f104 0015 	add.w	r0, r4, #21
 8005812:	4584      	cmp	ip, r0
 8005814:	bf38      	it	cc
 8005816:	2304      	movcc	r3, #4
 8005818:	50ca      	str	r2, [r1, r3]
 800581a:	b10a      	cbz	r2, 8005820 <__lshift+0xa4>
 800581c:	f108 0602 	add.w	r6, r8, #2
 8005820:	3e01      	subs	r6, #1
 8005822:	4638      	mov	r0, r7
 8005824:	612e      	str	r6, [r5, #16]
 8005826:	4621      	mov	r1, r4
 8005828:	f7ff fdd8 	bl	80053dc <_Bfree>
 800582c:	4628      	mov	r0, r5
 800582e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005832:	f842 0f04 	str.w	r0, [r2, #4]!
 8005836:	3301      	adds	r3, #1
 8005838:	e7c5      	b.n	80057c6 <__lshift+0x4a>
 800583a:	3904      	subs	r1, #4
 800583c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005840:	f841 2f04 	str.w	r2, [r1, #4]!
 8005844:	459c      	cmp	ip, r3
 8005846:	d8f9      	bhi.n	800583c <__lshift+0xc0>
 8005848:	e7ea      	b.n	8005820 <__lshift+0xa4>
 800584a:	bf00      	nop
 800584c:	080074b3 	.word	0x080074b3
 8005850:	080074c4 	.word	0x080074c4

08005854 <__mcmp>:
 8005854:	b530      	push	{r4, r5, lr}
 8005856:	6902      	ldr	r2, [r0, #16]
 8005858:	690c      	ldr	r4, [r1, #16]
 800585a:	1b12      	subs	r2, r2, r4
 800585c:	d10e      	bne.n	800587c <__mcmp+0x28>
 800585e:	f100 0314 	add.w	r3, r0, #20
 8005862:	3114      	adds	r1, #20
 8005864:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8005868:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800586c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8005870:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8005874:	42a5      	cmp	r5, r4
 8005876:	d003      	beq.n	8005880 <__mcmp+0x2c>
 8005878:	d305      	bcc.n	8005886 <__mcmp+0x32>
 800587a:	2201      	movs	r2, #1
 800587c:	4610      	mov	r0, r2
 800587e:	bd30      	pop	{r4, r5, pc}
 8005880:	4283      	cmp	r3, r0
 8005882:	d3f3      	bcc.n	800586c <__mcmp+0x18>
 8005884:	e7fa      	b.n	800587c <__mcmp+0x28>
 8005886:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800588a:	e7f7      	b.n	800587c <__mcmp+0x28>

0800588c <__mdiff>:
 800588c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005890:	460c      	mov	r4, r1
 8005892:	4606      	mov	r6, r0
 8005894:	4611      	mov	r1, r2
 8005896:	4620      	mov	r0, r4
 8005898:	4690      	mov	r8, r2
 800589a:	f7ff ffdb 	bl	8005854 <__mcmp>
 800589e:	1e05      	subs	r5, r0, #0
 80058a0:	d110      	bne.n	80058c4 <__mdiff+0x38>
 80058a2:	4629      	mov	r1, r5
 80058a4:	4630      	mov	r0, r6
 80058a6:	f7ff fd59 	bl	800535c <_Balloc>
 80058aa:	b930      	cbnz	r0, 80058ba <__mdiff+0x2e>
 80058ac:	4b3a      	ldr	r3, [pc, #232]	; (8005998 <__mdiff+0x10c>)
 80058ae:	4602      	mov	r2, r0
 80058b0:	f240 2137 	movw	r1, #567	; 0x237
 80058b4:	4839      	ldr	r0, [pc, #228]	; (800599c <__mdiff+0x110>)
 80058b6:	f000 fafb 	bl	8005eb0 <__assert_func>
 80058ba:	2301      	movs	r3, #1
 80058bc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80058c0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058c4:	bfa4      	itt	ge
 80058c6:	4643      	movge	r3, r8
 80058c8:	46a0      	movge	r8, r4
 80058ca:	4630      	mov	r0, r6
 80058cc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80058d0:	bfa6      	itte	ge
 80058d2:	461c      	movge	r4, r3
 80058d4:	2500      	movge	r5, #0
 80058d6:	2501      	movlt	r5, #1
 80058d8:	f7ff fd40 	bl	800535c <_Balloc>
 80058dc:	b920      	cbnz	r0, 80058e8 <__mdiff+0x5c>
 80058de:	4b2e      	ldr	r3, [pc, #184]	; (8005998 <__mdiff+0x10c>)
 80058e0:	4602      	mov	r2, r0
 80058e2:	f240 2145 	movw	r1, #581	; 0x245
 80058e6:	e7e5      	b.n	80058b4 <__mdiff+0x28>
 80058e8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80058ec:	6926      	ldr	r6, [r4, #16]
 80058ee:	60c5      	str	r5, [r0, #12]
 80058f0:	f104 0914 	add.w	r9, r4, #20
 80058f4:	f108 0514 	add.w	r5, r8, #20
 80058f8:	f100 0e14 	add.w	lr, r0, #20
 80058fc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8005900:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8005904:	f108 0210 	add.w	r2, r8, #16
 8005908:	46f2      	mov	sl, lr
 800590a:	2100      	movs	r1, #0
 800590c:	f859 3b04 	ldr.w	r3, [r9], #4
 8005910:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8005914:	fa11 f88b 	uxtah	r8, r1, fp
 8005918:	b299      	uxth	r1, r3
 800591a:	0c1b      	lsrs	r3, r3, #16
 800591c:	eba8 0801 	sub.w	r8, r8, r1
 8005920:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005924:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8005928:	fa1f f888 	uxth.w	r8, r8
 800592c:	1419      	asrs	r1, r3, #16
 800592e:	454e      	cmp	r6, r9
 8005930:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8005934:	f84a 3b04 	str.w	r3, [sl], #4
 8005938:	d8e8      	bhi.n	800590c <__mdiff+0x80>
 800593a:	1b33      	subs	r3, r6, r4
 800593c:	3b15      	subs	r3, #21
 800593e:	f023 0303 	bic.w	r3, r3, #3
 8005942:	3304      	adds	r3, #4
 8005944:	3415      	adds	r4, #21
 8005946:	42a6      	cmp	r6, r4
 8005948:	bf38      	it	cc
 800594a:	2304      	movcc	r3, #4
 800594c:	441d      	add	r5, r3
 800594e:	4473      	add	r3, lr
 8005950:	469e      	mov	lr, r3
 8005952:	462e      	mov	r6, r5
 8005954:	4566      	cmp	r6, ip
 8005956:	d30e      	bcc.n	8005976 <__mdiff+0xea>
 8005958:	f10c 0203 	add.w	r2, ip, #3
 800595c:	1b52      	subs	r2, r2, r5
 800595e:	f022 0203 	bic.w	r2, r2, #3
 8005962:	3d03      	subs	r5, #3
 8005964:	45ac      	cmp	ip, r5
 8005966:	bf38      	it	cc
 8005968:	2200      	movcc	r2, #0
 800596a:	4413      	add	r3, r2
 800596c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8005970:	b17a      	cbz	r2, 8005992 <__mdiff+0x106>
 8005972:	6107      	str	r7, [r0, #16]
 8005974:	e7a4      	b.n	80058c0 <__mdiff+0x34>
 8005976:	f856 8b04 	ldr.w	r8, [r6], #4
 800597a:	fa11 f288 	uxtah	r2, r1, r8
 800597e:	1414      	asrs	r4, r2, #16
 8005980:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8005984:	b292      	uxth	r2, r2
 8005986:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800598a:	f84e 2b04 	str.w	r2, [lr], #4
 800598e:	1421      	asrs	r1, r4, #16
 8005990:	e7e0      	b.n	8005954 <__mdiff+0xc8>
 8005992:	3f01      	subs	r7, #1
 8005994:	e7ea      	b.n	800596c <__mdiff+0xe0>
 8005996:	bf00      	nop
 8005998:	080074b3 	.word	0x080074b3
 800599c:	080074c4 	.word	0x080074c4

080059a0 <__d2b>:
 80059a0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80059a4:	460f      	mov	r7, r1
 80059a6:	2101      	movs	r1, #1
 80059a8:	ec59 8b10 	vmov	r8, r9, d0
 80059ac:	4616      	mov	r6, r2
 80059ae:	f7ff fcd5 	bl	800535c <_Balloc>
 80059b2:	4604      	mov	r4, r0
 80059b4:	b930      	cbnz	r0, 80059c4 <__d2b+0x24>
 80059b6:	4602      	mov	r2, r0
 80059b8:	4b24      	ldr	r3, [pc, #144]	; (8005a4c <__d2b+0xac>)
 80059ba:	4825      	ldr	r0, [pc, #148]	; (8005a50 <__d2b+0xb0>)
 80059bc:	f240 310f 	movw	r1, #783	; 0x30f
 80059c0:	f000 fa76 	bl	8005eb0 <__assert_func>
 80059c4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80059c8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80059cc:	bb2d      	cbnz	r5, 8005a1a <__d2b+0x7a>
 80059ce:	9301      	str	r3, [sp, #4]
 80059d0:	f1b8 0300 	subs.w	r3, r8, #0
 80059d4:	d026      	beq.n	8005a24 <__d2b+0x84>
 80059d6:	4668      	mov	r0, sp
 80059d8:	9300      	str	r3, [sp, #0]
 80059da:	f7ff fd87 	bl	80054ec <__lo0bits>
 80059de:	e9dd 1200 	ldrd	r1, r2, [sp]
 80059e2:	b1e8      	cbz	r0, 8005a20 <__d2b+0x80>
 80059e4:	f1c0 0320 	rsb	r3, r0, #32
 80059e8:	fa02 f303 	lsl.w	r3, r2, r3
 80059ec:	430b      	orrs	r3, r1
 80059ee:	40c2      	lsrs	r2, r0
 80059f0:	6163      	str	r3, [r4, #20]
 80059f2:	9201      	str	r2, [sp, #4]
 80059f4:	9b01      	ldr	r3, [sp, #4]
 80059f6:	61a3      	str	r3, [r4, #24]
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	bf14      	ite	ne
 80059fc:	2202      	movne	r2, #2
 80059fe:	2201      	moveq	r2, #1
 8005a00:	6122      	str	r2, [r4, #16]
 8005a02:	b1bd      	cbz	r5, 8005a34 <__d2b+0x94>
 8005a04:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8005a08:	4405      	add	r5, r0
 8005a0a:	603d      	str	r5, [r7, #0]
 8005a0c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005a10:	6030      	str	r0, [r6, #0]
 8005a12:	4620      	mov	r0, r4
 8005a14:	b003      	add	sp, #12
 8005a16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005a1a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005a1e:	e7d6      	b.n	80059ce <__d2b+0x2e>
 8005a20:	6161      	str	r1, [r4, #20]
 8005a22:	e7e7      	b.n	80059f4 <__d2b+0x54>
 8005a24:	a801      	add	r0, sp, #4
 8005a26:	f7ff fd61 	bl	80054ec <__lo0bits>
 8005a2a:	9b01      	ldr	r3, [sp, #4]
 8005a2c:	6163      	str	r3, [r4, #20]
 8005a2e:	3020      	adds	r0, #32
 8005a30:	2201      	movs	r2, #1
 8005a32:	e7e5      	b.n	8005a00 <__d2b+0x60>
 8005a34:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005a38:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005a3c:	6038      	str	r0, [r7, #0]
 8005a3e:	6918      	ldr	r0, [r3, #16]
 8005a40:	f7ff fd34 	bl	80054ac <__hi0bits>
 8005a44:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005a48:	e7e2      	b.n	8005a10 <__d2b+0x70>
 8005a4a:	bf00      	nop
 8005a4c:	080074b3 	.word	0x080074b3
 8005a50:	080074c4 	.word	0x080074c4

08005a54 <__ssputs_r>:
 8005a54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a58:	688e      	ldr	r6, [r1, #8]
 8005a5a:	461f      	mov	r7, r3
 8005a5c:	42be      	cmp	r6, r7
 8005a5e:	680b      	ldr	r3, [r1, #0]
 8005a60:	4682      	mov	sl, r0
 8005a62:	460c      	mov	r4, r1
 8005a64:	4690      	mov	r8, r2
 8005a66:	d82c      	bhi.n	8005ac2 <__ssputs_r+0x6e>
 8005a68:	898a      	ldrh	r2, [r1, #12]
 8005a6a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005a6e:	d026      	beq.n	8005abe <__ssputs_r+0x6a>
 8005a70:	6965      	ldr	r5, [r4, #20]
 8005a72:	6909      	ldr	r1, [r1, #16]
 8005a74:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005a78:	eba3 0901 	sub.w	r9, r3, r1
 8005a7c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005a80:	1c7b      	adds	r3, r7, #1
 8005a82:	444b      	add	r3, r9
 8005a84:	106d      	asrs	r5, r5, #1
 8005a86:	429d      	cmp	r5, r3
 8005a88:	bf38      	it	cc
 8005a8a:	461d      	movcc	r5, r3
 8005a8c:	0553      	lsls	r3, r2, #21
 8005a8e:	d527      	bpl.n	8005ae0 <__ssputs_r+0x8c>
 8005a90:	4629      	mov	r1, r5
 8005a92:	f7fd fef5 	bl	8003880 <_malloc_r>
 8005a96:	4606      	mov	r6, r0
 8005a98:	b360      	cbz	r0, 8005af4 <__ssputs_r+0xa0>
 8005a9a:	6921      	ldr	r1, [r4, #16]
 8005a9c:	464a      	mov	r2, r9
 8005a9e:	f000 f9f9 	bl	8005e94 <memcpy>
 8005aa2:	89a3      	ldrh	r3, [r4, #12]
 8005aa4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005aa8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005aac:	81a3      	strh	r3, [r4, #12]
 8005aae:	6126      	str	r6, [r4, #16]
 8005ab0:	6165      	str	r5, [r4, #20]
 8005ab2:	444e      	add	r6, r9
 8005ab4:	eba5 0509 	sub.w	r5, r5, r9
 8005ab8:	6026      	str	r6, [r4, #0]
 8005aba:	60a5      	str	r5, [r4, #8]
 8005abc:	463e      	mov	r6, r7
 8005abe:	42be      	cmp	r6, r7
 8005ac0:	d900      	bls.n	8005ac4 <__ssputs_r+0x70>
 8005ac2:	463e      	mov	r6, r7
 8005ac4:	6820      	ldr	r0, [r4, #0]
 8005ac6:	4632      	mov	r2, r6
 8005ac8:	4641      	mov	r1, r8
 8005aca:	f000 f9c9 	bl	8005e60 <memmove>
 8005ace:	68a3      	ldr	r3, [r4, #8]
 8005ad0:	1b9b      	subs	r3, r3, r6
 8005ad2:	60a3      	str	r3, [r4, #8]
 8005ad4:	6823      	ldr	r3, [r4, #0]
 8005ad6:	4433      	add	r3, r6
 8005ad8:	6023      	str	r3, [r4, #0]
 8005ada:	2000      	movs	r0, #0
 8005adc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ae0:	462a      	mov	r2, r5
 8005ae2:	f000 fa2b 	bl	8005f3c <_realloc_r>
 8005ae6:	4606      	mov	r6, r0
 8005ae8:	2800      	cmp	r0, #0
 8005aea:	d1e0      	bne.n	8005aae <__ssputs_r+0x5a>
 8005aec:	6921      	ldr	r1, [r4, #16]
 8005aee:	4650      	mov	r0, sl
 8005af0:	f7ff fbe8 	bl	80052c4 <_free_r>
 8005af4:	230c      	movs	r3, #12
 8005af6:	f8ca 3000 	str.w	r3, [sl]
 8005afa:	89a3      	ldrh	r3, [r4, #12]
 8005afc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005b00:	81a3      	strh	r3, [r4, #12]
 8005b02:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005b06:	e7e9      	b.n	8005adc <__ssputs_r+0x88>

08005b08 <_svfiprintf_r>:
 8005b08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b0c:	4698      	mov	r8, r3
 8005b0e:	898b      	ldrh	r3, [r1, #12]
 8005b10:	061b      	lsls	r3, r3, #24
 8005b12:	b09d      	sub	sp, #116	; 0x74
 8005b14:	4607      	mov	r7, r0
 8005b16:	460d      	mov	r5, r1
 8005b18:	4614      	mov	r4, r2
 8005b1a:	d50e      	bpl.n	8005b3a <_svfiprintf_r+0x32>
 8005b1c:	690b      	ldr	r3, [r1, #16]
 8005b1e:	b963      	cbnz	r3, 8005b3a <_svfiprintf_r+0x32>
 8005b20:	2140      	movs	r1, #64	; 0x40
 8005b22:	f7fd fead 	bl	8003880 <_malloc_r>
 8005b26:	6028      	str	r0, [r5, #0]
 8005b28:	6128      	str	r0, [r5, #16]
 8005b2a:	b920      	cbnz	r0, 8005b36 <_svfiprintf_r+0x2e>
 8005b2c:	230c      	movs	r3, #12
 8005b2e:	603b      	str	r3, [r7, #0]
 8005b30:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005b34:	e0d0      	b.n	8005cd8 <_svfiprintf_r+0x1d0>
 8005b36:	2340      	movs	r3, #64	; 0x40
 8005b38:	616b      	str	r3, [r5, #20]
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	9309      	str	r3, [sp, #36]	; 0x24
 8005b3e:	2320      	movs	r3, #32
 8005b40:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005b44:	f8cd 800c 	str.w	r8, [sp, #12]
 8005b48:	2330      	movs	r3, #48	; 0x30
 8005b4a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8005cf0 <_svfiprintf_r+0x1e8>
 8005b4e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005b52:	f04f 0901 	mov.w	r9, #1
 8005b56:	4623      	mov	r3, r4
 8005b58:	469a      	mov	sl, r3
 8005b5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005b5e:	b10a      	cbz	r2, 8005b64 <_svfiprintf_r+0x5c>
 8005b60:	2a25      	cmp	r2, #37	; 0x25
 8005b62:	d1f9      	bne.n	8005b58 <_svfiprintf_r+0x50>
 8005b64:	ebba 0b04 	subs.w	fp, sl, r4
 8005b68:	d00b      	beq.n	8005b82 <_svfiprintf_r+0x7a>
 8005b6a:	465b      	mov	r3, fp
 8005b6c:	4622      	mov	r2, r4
 8005b6e:	4629      	mov	r1, r5
 8005b70:	4638      	mov	r0, r7
 8005b72:	f7ff ff6f 	bl	8005a54 <__ssputs_r>
 8005b76:	3001      	adds	r0, #1
 8005b78:	f000 80a9 	beq.w	8005cce <_svfiprintf_r+0x1c6>
 8005b7c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005b7e:	445a      	add	r2, fp
 8005b80:	9209      	str	r2, [sp, #36]	; 0x24
 8005b82:	f89a 3000 	ldrb.w	r3, [sl]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	f000 80a1 	beq.w	8005cce <_svfiprintf_r+0x1c6>
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005b92:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005b96:	f10a 0a01 	add.w	sl, sl, #1
 8005b9a:	9304      	str	r3, [sp, #16]
 8005b9c:	9307      	str	r3, [sp, #28]
 8005b9e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005ba2:	931a      	str	r3, [sp, #104]	; 0x68
 8005ba4:	4654      	mov	r4, sl
 8005ba6:	2205      	movs	r2, #5
 8005ba8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005bac:	4850      	ldr	r0, [pc, #320]	; (8005cf0 <_svfiprintf_r+0x1e8>)
 8005bae:	f7fa fb0f 	bl	80001d0 <memchr>
 8005bb2:	9a04      	ldr	r2, [sp, #16]
 8005bb4:	b9d8      	cbnz	r0, 8005bee <_svfiprintf_r+0xe6>
 8005bb6:	06d0      	lsls	r0, r2, #27
 8005bb8:	bf44      	itt	mi
 8005bba:	2320      	movmi	r3, #32
 8005bbc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005bc0:	0711      	lsls	r1, r2, #28
 8005bc2:	bf44      	itt	mi
 8005bc4:	232b      	movmi	r3, #43	; 0x2b
 8005bc6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005bca:	f89a 3000 	ldrb.w	r3, [sl]
 8005bce:	2b2a      	cmp	r3, #42	; 0x2a
 8005bd0:	d015      	beq.n	8005bfe <_svfiprintf_r+0xf6>
 8005bd2:	9a07      	ldr	r2, [sp, #28]
 8005bd4:	4654      	mov	r4, sl
 8005bd6:	2000      	movs	r0, #0
 8005bd8:	f04f 0c0a 	mov.w	ip, #10
 8005bdc:	4621      	mov	r1, r4
 8005bde:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005be2:	3b30      	subs	r3, #48	; 0x30
 8005be4:	2b09      	cmp	r3, #9
 8005be6:	d94d      	bls.n	8005c84 <_svfiprintf_r+0x17c>
 8005be8:	b1b0      	cbz	r0, 8005c18 <_svfiprintf_r+0x110>
 8005bea:	9207      	str	r2, [sp, #28]
 8005bec:	e014      	b.n	8005c18 <_svfiprintf_r+0x110>
 8005bee:	eba0 0308 	sub.w	r3, r0, r8
 8005bf2:	fa09 f303 	lsl.w	r3, r9, r3
 8005bf6:	4313      	orrs	r3, r2
 8005bf8:	9304      	str	r3, [sp, #16]
 8005bfa:	46a2      	mov	sl, r4
 8005bfc:	e7d2      	b.n	8005ba4 <_svfiprintf_r+0x9c>
 8005bfe:	9b03      	ldr	r3, [sp, #12]
 8005c00:	1d19      	adds	r1, r3, #4
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	9103      	str	r1, [sp, #12]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	bfbb      	ittet	lt
 8005c0a:	425b      	neglt	r3, r3
 8005c0c:	f042 0202 	orrlt.w	r2, r2, #2
 8005c10:	9307      	strge	r3, [sp, #28]
 8005c12:	9307      	strlt	r3, [sp, #28]
 8005c14:	bfb8      	it	lt
 8005c16:	9204      	strlt	r2, [sp, #16]
 8005c18:	7823      	ldrb	r3, [r4, #0]
 8005c1a:	2b2e      	cmp	r3, #46	; 0x2e
 8005c1c:	d10c      	bne.n	8005c38 <_svfiprintf_r+0x130>
 8005c1e:	7863      	ldrb	r3, [r4, #1]
 8005c20:	2b2a      	cmp	r3, #42	; 0x2a
 8005c22:	d134      	bne.n	8005c8e <_svfiprintf_r+0x186>
 8005c24:	9b03      	ldr	r3, [sp, #12]
 8005c26:	1d1a      	adds	r2, r3, #4
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	9203      	str	r2, [sp, #12]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	bfb8      	it	lt
 8005c30:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8005c34:	3402      	adds	r4, #2
 8005c36:	9305      	str	r3, [sp, #20]
 8005c38:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8005d00 <_svfiprintf_r+0x1f8>
 8005c3c:	7821      	ldrb	r1, [r4, #0]
 8005c3e:	2203      	movs	r2, #3
 8005c40:	4650      	mov	r0, sl
 8005c42:	f7fa fac5 	bl	80001d0 <memchr>
 8005c46:	b138      	cbz	r0, 8005c58 <_svfiprintf_r+0x150>
 8005c48:	9b04      	ldr	r3, [sp, #16]
 8005c4a:	eba0 000a 	sub.w	r0, r0, sl
 8005c4e:	2240      	movs	r2, #64	; 0x40
 8005c50:	4082      	lsls	r2, r0
 8005c52:	4313      	orrs	r3, r2
 8005c54:	3401      	adds	r4, #1
 8005c56:	9304      	str	r3, [sp, #16]
 8005c58:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c5c:	4825      	ldr	r0, [pc, #148]	; (8005cf4 <_svfiprintf_r+0x1ec>)
 8005c5e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005c62:	2206      	movs	r2, #6
 8005c64:	f7fa fab4 	bl	80001d0 <memchr>
 8005c68:	2800      	cmp	r0, #0
 8005c6a:	d038      	beq.n	8005cde <_svfiprintf_r+0x1d6>
 8005c6c:	4b22      	ldr	r3, [pc, #136]	; (8005cf8 <_svfiprintf_r+0x1f0>)
 8005c6e:	bb1b      	cbnz	r3, 8005cb8 <_svfiprintf_r+0x1b0>
 8005c70:	9b03      	ldr	r3, [sp, #12]
 8005c72:	3307      	adds	r3, #7
 8005c74:	f023 0307 	bic.w	r3, r3, #7
 8005c78:	3308      	adds	r3, #8
 8005c7a:	9303      	str	r3, [sp, #12]
 8005c7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c7e:	4433      	add	r3, r6
 8005c80:	9309      	str	r3, [sp, #36]	; 0x24
 8005c82:	e768      	b.n	8005b56 <_svfiprintf_r+0x4e>
 8005c84:	fb0c 3202 	mla	r2, ip, r2, r3
 8005c88:	460c      	mov	r4, r1
 8005c8a:	2001      	movs	r0, #1
 8005c8c:	e7a6      	b.n	8005bdc <_svfiprintf_r+0xd4>
 8005c8e:	2300      	movs	r3, #0
 8005c90:	3401      	adds	r4, #1
 8005c92:	9305      	str	r3, [sp, #20]
 8005c94:	4619      	mov	r1, r3
 8005c96:	f04f 0c0a 	mov.w	ip, #10
 8005c9a:	4620      	mov	r0, r4
 8005c9c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005ca0:	3a30      	subs	r2, #48	; 0x30
 8005ca2:	2a09      	cmp	r2, #9
 8005ca4:	d903      	bls.n	8005cae <_svfiprintf_r+0x1a6>
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d0c6      	beq.n	8005c38 <_svfiprintf_r+0x130>
 8005caa:	9105      	str	r1, [sp, #20]
 8005cac:	e7c4      	b.n	8005c38 <_svfiprintf_r+0x130>
 8005cae:	fb0c 2101 	mla	r1, ip, r1, r2
 8005cb2:	4604      	mov	r4, r0
 8005cb4:	2301      	movs	r3, #1
 8005cb6:	e7f0      	b.n	8005c9a <_svfiprintf_r+0x192>
 8005cb8:	ab03      	add	r3, sp, #12
 8005cba:	9300      	str	r3, [sp, #0]
 8005cbc:	462a      	mov	r2, r5
 8005cbe:	4b0f      	ldr	r3, [pc, #60]	; (8005cfc <_svfiprintf_r+0x1f4>)
 8005cc0:	a904      	add	r1, sp, #16
 8005cc2:	4638      	mov	r0, r7
 8005cc4:	f7fd ff08 	bl	8003ad8 <_printf_float>
 8005cc8:	1c42      	adds	r2, r0, #1
 8005cca:	4606      	mov	r6, r0
 8005ccc:	d1d6      	bne.n	8005c7c <_svfiprintf_r+0x174>
 8005cce:	89ab      	ldrh	r3, [r5, #12]
 8005cd0:	065b      	lsls	r3, r3, #25
 8005cd2:	f53f af2d 	bmi.w	8005b30 <_svfiprintf_r+0x28>
 8005cd6:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005cd8:	b01d      	add	sp, #116	; 0x74
 8005cda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005cde:	ab03      	add	r3, sp, #12
 8005ce0:	9300      	str	r3, [sp, #0]
 8005ce2:	462a      	mov	r2, r5
 8005ce4:	4b05      	ldr	r3, [pc, #20]	; (8005cfc <_svfiprintf_r+0x1f4>)
 8005ce6:	a904      	add	r1, sp, #16
 8005ce8:	4638      	mov	r0, r7
 8005cea:	f7fe f999 	bl	8004020 <_printf_i>
 8005cee:	e7eb      	b.n	8005cc8 <_svfiprintf_r+0x1c0>
 8005cf0:	0800761c 	.word	0x0800761c
 8005cf4:	08007626 	.word	0x08007626
 8005cf8:	08003ad9 	.word	0x08003ad9
 8005cfc:	08005a55 	.word	0x08005a55
 8005d00:	08007622 	.word	0x08007622

08005d04 <__sflush_r>:
 8005d04:	898a      	ldrh	r2, [r1, #12]
 8005d06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d0a:	4605      	mov	r5, r0
 8005d0c:	0710      	lsls	r0, r2, #28
 8005d0e:	460c      	mov	r4, r1
 8005d10:	d458      	bmi.n	8005dc4 <__sflush_r+0xc0>
 8005d12:	684b      	ldr	r3, [r1, #4]
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	dc05      	bgt.n	8005d24 <__sflush_r+0x20>
 8005d18:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	dc02      	bgt.n	8005d24 <__sflush_r+0x20>
 8005d1e:	2000      	movs	r0, #0
 8005d20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d24:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005d26:	2e00      	cmp	r6, #0
 8005d28:	d0f9      	beq.n	8005d1e <__sflush_r+0x1a>
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005d30:	682f      	ldr	r7, [r5, #0]
 8005d32:	6a21      	ldr	r1, [r4, #32]
 8005d34:	602b      	str	r3, [r5, #0]
 8005d36:	d032      	beq.n	8005d9e <__sflush_r+0x9a>
 8005d38:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005d3a:	89a3      	ldrh	r3, [r4, #12]
 8005d3c:	075a      	lsls	r2, r3, #29
 8005d3e:	d505      	bpl.n	8005d4c <__sflush_r+0x48>
 8005d40:	6863      	ldr	r3, [r4, #4]
 8005d42:	1ac0      	subs	r0, r0, r3
 8005d44:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005d46:	b10b      	cbz	r3, 8005d4c <__sflush_r+0x48>
 8005d48:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005d4a:	1ac0      	subs	r0, r0, r3
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	4602      	mov	r2, r0
 8005d50:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005d52:	6a21      	ldr	r1, [r4, #32]
 8005d54:	4628      	mov	r0, r5
 8005d56:	47b0      	blx	r6
 8005d58:	1c43      	adds	r3, r0, #1
 8005d5a:	89a3      	ldrh	r3, [r4, #12]
 8005d5c:	d106      	bne.n	8005d6c <__sflush_r+0x68>
 8005d5e:	6829      	ldr	r1, [r5, #0]
 8005d60:	291d      	cmp	r1, #29
 8005d62:	d82b      	bhi.n	8005dbc <__sflush_r+0xb8>
 8005d64:	4a29      	ldr	r2, [pc, #164]	; (8005e0c <__sflush_r+0x108>)
 8005d66:	410a      	asrs	r2, r1
 8005d68:	07d6      	lsls	r6, r2, #31
 8005d6a:	d427      	bmi.n	8005dbc <__sflush_r+0xb8>
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	6062      	str	r2, [r4, #4]
 8005d70:	04d9      	lsls	r1, r3, #19
 8005d72:	6922      	ldr	r2, [r4, #16]
 8005d74:	6022      	str	r2, [r4, #0]
 8005d76:	d504      	bpl.n	8005d82 <__sflush_r+0x7e>
 8005d78:	1c42      	adds	r2, r0, #1
 8005d7a:	d101      	bne.n	8005d80 <__sflush_r+0x7c>
 8005d7c:	682b      	ldr	r3, [r5, #0]
 8005d7e:	b903      	cbnz	r3, 8005d82 <__sflush_r+0x7e>
 8005d80:	6560      	str	r0, [r4, #84]	; 0x54
 8005d82:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005d84:	602f      	str	r7, [r5, #0]
 8005d86:	2900      	cmp	r1, #0
 8005d88:	d0c9      	beq.n	8005d1e <__sflush_r+0x1a>
 8005d8a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005d8e:	4299      	cmp	r1, r3
 8005d90:	d002      	beq.n	8005d98 <__sflush_r+0x94>
 8005d92:	4628      	mov	r0, r5
 8005d94:	f7ff fa96 	bl	80052c4 <_free_r>
 8005d98:	2000      	movs	r0, #0
 8005d9a:	6360      	str	r0, [r4, #52]	; 0x34
 8005d9c:	e7c0      	b.n	8005d20 <__sflush_r+0x1c>
 8005d9e:	2301      	movs	r3, #1
 8005da0:	4628      	mov	r0, r5
 8005da2:	47b0      	blx	r6
 8005da4:	1c41      	adds	r1, r0, #1
 8005da6:	d1c8      	bne.n	8005d3a <__sflush_r+0x36>
 8005da8:	682b      	ldr	r3, [r5, #0]
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d0c5      	beq.n	8005d3a <__sflush_r+0x36>
 8005dae:	2b1d      	cmp	r3, #29
 8005db0:	d001      	beq.n	8005db6 <__sflush_r+0xb2>
 8005db2:	2b16      	cmp	r3, #22
 8005db4:	d101      	bne.n	8005dba <__sflush_r+0xb6>
 8005db6:	602f      	str	r7, [r5, #0]
 8005db8:	e7b1      	b.n	8005d1e <__sflush_r+0x1a>
 8005dba:	89a3      	ldrh	r3, [r4, #12]
 8005dbc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005dc0:	81a3      	strh	r3, [r4, #12]
 8005dc2:	e7ad      	b.n	8005d20 <__sflush_r+0x1c>
 8005dc4:	690f      	ldr	r7, [r1, #16]
 8005dc6:	2f00      	cmp	r7, #0
 8005dc8:	d0a9      	beq.n	8005d1e <__sflush_r+0x1a>
 8005dca:	0793      	lsls	r3, r2, #30
 8005dcc:	680e      	ldr	r6, [r1, #0]
 8005dce:	bf08      	it	eq
 8005dd0:	694b      	ldreq	r3, [r1, #20]
 8005dd2:	600f      	str	r7, [r1, #0]
 8005dd4:	bf18      	it	ne
 8005dd6:	2300      	movne	r3, #0
 8005dd8:	eba6 0807 	sub.w	r8, r6, r7
 8005ddc:	608b      	str	r3, [r1, #8]
 8005dde:	f1b8 0f00 	cmp.w	r8, #0
 8005de2:	dd9c      	ble.n	8005d1e <__sflush_r+0x1a>
 8005de4:	6a21      	ldr	r1, [r4, #32]
 8005de6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005de8:	4643      	mov	r3, r8
 8005dea:	463a      	mov	r2, r7
 8005dec:	4628      	mov	r0, r5
 8005dee:	47b0      	blx	r6
 8005df0:	2800      	cmp	r0, #0
 8005df2:	dc06      	bgt.n	8005e02 <__sflush_r+0xfe>
 8005df4:	89a3      	ldrh	r3, [r4, #12]
 8005df6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005dfa:	81a3      	strh	r3, [r4, #12]
 8005dfc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005e00:	e78e      	b.n	8005d20 <__sflush_r+0x1c>
 8005e02:	4407      	add	r7, r0
 8005e04:	eba8 0800 	sub.w	r8, r8, r0
 8005e08:	e7e9      	b.n	8005dde <__sflush_r+0xda>
 8005e0a:	bf00      	nop
 8005e0c:	dfbffffe 	.word	0xdfbffffe

08005e10 <_fflush_r>:
 8005e10:	b538      	push	{r3, r4, r5, lr}
 8005e12:	690b      	ldr	r3, [r1, #16]
 8005e14:	4605      	mov	r5, r0
 8005e16:	460c      	mov	r4, r1
 8005e18:	b913      	cbnz	r3, 8005e20 <_fflush_r+0x10>
 8005e1a:	2500      	movs	r5, #0
 8005e1c:	4628      	mov	r0, r5
 8005e1e:	bd38      	pop	{r3, r4, r5, pc}
 8005e20:	b118      	cbz	r0, 8005e2a <_fflush_r+0x1a>
 8005e22:	6a03      	ldr	r3, [r0, #32]
 8005e24:	b90b      	cbnz	r3, 8005e2a <_fflush_r+0x1a>
 8005e26:	f7fe faa9 	bl	800437c <__sinit>
 8005e2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d0f3      	beq.n	8005e1a <_fflush_r+0xa>
 8005e32:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005e34:	07d0      	lsls	r0, r2, #31
 8005e36:	d404      	bmi.n	8005e42 <_fflush_r+0x32>
 8005e38:	0599      	lsls	r1, r3, #22
 8005e3a:	d402      	bmi.n	8005e42 <_fflush_r+0x32>
 8005e3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005e3e:	f7fe fbc4 	bl	80045ca <__retarget_lock_acquire_recursive>
 8005e42:	4628      	mov	r0, r5
 8005e44:	4621      	mov	r1, r4
 8005e46:	f7ff ff5d 	bl	8005d04 <__sflush_r>
 8005e4a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005e4c:	07da      	lsls	r2, r3, #31
 8005e4e:	4605      	mov	r5, r0
 8005e50:	d4e4      	bmi.n	8005e1c <_fflush_r+0xc>
 8005e52:	89a3      	ldrh	r3, [r4, #12]
 8005e54:	059b      	lsls	r3, r3, #22
 8005e56:	d4e1      	bmi.n	8005e1c <_fflush_r+0xc>
 8005e58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005e5a:	f7fe fbb7 	bl	80045cc <__retarget_lock_release_recursive>
 8005e5e:	e7dd      	b.n	8005e1c <_fflush_r+0xc>

08005e60 <memmove>:
 8005e60:	4288      	cmp	r0, r1
 8005e62:	b510      	push	{r4, lr}
 8005e64:	eb01 0402 	add.w	r4, r1, r2
 8005e68:	d902      	bls.n	8005e70 <memmove+0x10>
 8005e6a:	4284      	cmp	r4, r0
 8005e6c:	4623      	mov	r3, r4
 8005e6e:	d807      	bhi.n	8005e80 <memmove+0x20>
 8005e70:	1e43      	subs	r3, r0, #1
 8005e72:	42a1      	cmp	r1, r4
 8005e74:	d008      	beq.n	8005e88 <memmove+0x28>
 8005e76:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005e7a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005e7e:	e7f8      	b.n	8005e72 <memmove+0x12>
 8005e80:	4402      	add	r2, r0
 8005e82:	4601      	mov	r1, r0
 8005e84:	428a      	cmp	r2, r1
 8005e86:	d100      	bne.n	8005e8a <memmove+0x2a>
 8005e88:	bd10      	pop	{r4, pc}
 8005e8a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005e8e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005e92:	e7f7      	b.n	8005e84 <memmove+0x24>

08005e94 <memcpy>:
 8005e94:	440a      	add	r2, r1
 8005e96:	4291      	cmp	r1, r2
 8005e98:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8005e9c:	d100      	bne.n	8005ea0 <memcpy+0xc>
 8005e9e:	4770      	bx	lr
 8005ea0:	b510      	push	{r4, lr}
 8005ea2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005ea6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005eaa:	4291      	cmp	r1, r2
 8005eac:	d1f9      	bne.n	8005ea2 <memcpy+0xe>
 8005eae:	bd10      	pop	{r4, pc}

08005eb0 <__assert_func>:
 8005eb0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005eb2:	4614      	mov	r4, r2
 8005eb4:	461a      	mov	r2, r3
 8005eb6:	4b09      	ldr	r3, [pc, #36]	; (8005edc <__assert_func+0x2c>)
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	4605      	mov	r5, r0
 8005ebc:	68d8      	ldr	r0, [r3, #12]
 8005ebe:	b14c      	cbz	r4, 8005ed4 <__assert_func+0x24>
 8005ec0:	4b07      	ldr	r3, [pc, #28]	; (8005ee0 <__assert_func+0x30>)
 8005ec2:	9100      	str	r1, [sp, #0]
 8005ec4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005ec8:	4906      	ldr	r1, [pc, #24]	; (8005ee4 <__assert_func+0x34>)
 8005eca:	462b      	mov	r3, r5
 8005ecc:	f000 f872 	bl	8005fb4 <fiprintf>
 8005ed0:	f000 f882 	bl	8005fd8 <abort>
 8005ed4:	4b04      	ldr	r3, [pc, #16]	; (8005ee8 <__assert_func+0x38>)
 8005ed6:	461c      	mov	r4, r3
 8005ed8:	e7f3      	b.n	8005ec2 <__assert_func+0x12>
 8005eda:	bf00      	nop
 8005edc:	20000068 	.word	0x20000068
 8005ee0:	08007637 	.word	0x08007637
 8005ee4:	08007644 	.word	0x08007644
 8005ee8:	08007672 	.word	0x08007672

08005eec <_calloc_r>:
 8005eec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005eee:	fba1 2402 	umull	r2, r4, r1, r2
 8005ef2:	b94c      	cbnz	r4, 8005f08 <_calloc_r+0x1c>
 8005ef4:	4611      	mov	r1, r2
 8005ef6:	9201      	str	r2, [sp, #4]
 8005ef8:	f7fd fcc2 	bl	8003880 <_malloc_r>
 8005efc:	9a01      	ldr	r2, [sp, #4]
 8005efe:	4605      	mov	r5, r0
 8005f00:	b930      	cbnz	r0, 8005f10 <_calloc_r+0x24>
 8005f02:	4628      	mov	r0, r5
 8005f04:	b003      	add	sp, #12
 8005f06:	bd30      	pop	{r4, r5, pc}
 8005f08:	220c      	movs	r2, #12
 8005f0a:	6002      	str	r2, [r0, #0]
 8005f0c:	2500      	movs	r5, #0
 8005f0e:	e7f8      	b.n	8005f02 <_calloc_r+0x16>
 8005f10:	4621      	mov	r1, r4
 8005f12:	f7fe facc 	bl	80044ae <memset>
 8005f16:	e7f4      	b.n	8005f02 <_calloc_r+0x16>

08005f18 <__ascii_mbtowc>:
 8005f18:	b082      	sub	sp, #8
 8005f1a:	b901      	cbnz	r1, 8005f1e <__ascii_mbtowc+0x6>
 8005f1c:	a901      	add	r1, sp, #4
 8005f1e:	b142      	cbz	r2, 8005f32 <__ascii_mbtowc+0x1a>
 8005f20:	b14b      	cbz	r3, 8005f36 <__ascii_mbtowc+0x1e>
 8005f22:	7813      	ldrb	r3, [r2, #0]
 8005f24:	600b      	str	r3, [r1, #0]
 8005f26:	7812      	ldrb	r2, [r2, #0]
 8005f28:	1e10      	subs	r0, r2, #0
 8005f2a:	bf18      	it	ne
 8005f2c:	2001      	movne	r0, #1
 8005f2e:	b002      	add	sp, #8
 8005f30:	4770      	bx	lr
 8005f32:	4610      	mov	r0, r2
 8005f34:	e7fb      	b.n	8005f2e <__ascii_mbtowc+0x16>
 8005f36:	f06f 0001 	mvn.w	r0, #1
 8005f3a:	e7f8      	b.n	8005f2e <__ascii_mbtowc+0x16>

08005f3c <_realloc_r>:
 8005f3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f40:	4680      	mov	r8, r0
 8005f42:	4614      	mov	r4, r2
 8005f44:	460e      	mov	r6, r1
 8005f46:	b921      	cbnz	r1, 8005f52 <_realloc_r+0x16>
 8005f48:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005f4c:	4611      	mov	r1, r2
 8005f4e:	f7fd bc97 	b.w	8003880 <_malloc_r>
 8005f52:	b92a      	cbnz	r2, 8005f60 <_realloc_r+0x24>
 8005f54:	f7ff f9b6 	bl	80052c4 <_free_r>
 8005f58:	4625      	mov	r5, r4
 8005f5a:	4628      	mov	r0, r5
 8005f5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f60:	f000 f841 	bl	8005fe6 <_malloc_usable_size_r>
 8005f64:	4284      	cmp	r4, r0
 8005f66:	4607      	mov	r7, r0
 8005f68:	d802      	bhi.n	8005f70 <_realloc_r+0x34>
 8005f6a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005f6e:	d812      	bhi.n	8005f96 <_realloc_r+0x5a>
 8005f70:	4621      	mov	r1, r4
 8005f72:	4640      	mov	r0, r8
 8005f74:	f7fd fc84 	bl	8003880 <_malloc_r>
 8005f78:	4605      	mov	r5, r0
 8005f7a:	2800      	cmp	r0, #0
 8005f7c:	d0ed      	beq.n	8005f5a <_realloc_r+0x1e>
 8005f7e:	42bc      	cmp	r4, r7
 8005f80:	4622      	mov	r2, r4
 8005f82:	4631      	mov	r1, r6
 8005f84:	bf28      	it	cs
 8005f86:	463a      	movcs	r2, r7
 8005f88:	f7ff ff84 	bl	8005e94 <memcpy>
 8005f8c:	4631      	mov	r1, r6
 8005f8e:	4640      	mov	r0, r8
 8005f90:	f7ff f998 	bl	80052c4 <_free_r>
 8005f94:	e7e1      	b.n	8005f5a <_realloc_r+0x1e>
 8005f96:	4635      	mov	r5, r6
 8005f98:	e7df      	b.n	8005f5a <_realloc_r+0x1e>

08005f9a <__ascii_wctomb>:
 8005f9a:	b149      	cbz	r1, 8005fb0 <__ascii_wctomb+0x16>
 8005f9c:	2aff      	cmp	r2, #255	; 0xff
 8005f9e:	bf85      	ittet	hi
 8005fa0:	238a      	movhi	r3, #138	; 0x8a
 8005fa2:	6003      	strhi	r3, [r0, #0]
 8005fa4:	700a      	strbls	r2, [r1, #0]
 8005fa6:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8005faa:	bf98      	it	ls
 8005fac:	2001      	movls	r0, #1
 8005fae:	4770      	bx	lr
 8005fb0:	4608      	mov	r0, r1
 8005fb2:	4770      	bx	lr

08005fb4 <fiprintf>:
 8005fb4:	b40e      	push	{r1, r2, r3}
 8005fb6:	b503      	push	{r0, r1, lr}
 8005fb8:	4601      	mov	r1, r0
 8005fba:	ab03      	add	r3, sp, #12
 8005fbc:	4805      	ldr	r0, [pc, #20]	; (8005fd4 <fiprintf+0x20>)
 8005fbe:	f853 2b04 	ldr.w	r2, [r3], #4
 8005fc2:	6800      	ldr	r0, [r0, #0]
 8005fc4:	9301      	str	r3, [sp, #4]
 8005fc6:	f000 f83f 	bl	8006048 <_vfiprintf_r>
 8005fca:	b002      	add	sp, #8
 8005fcc:	f85d eb04 	ldr.w	lr, [sp], #4
 8005fd0:	b003      	add	sp, #12
 8005fd2:	4770      	bx	lr
 8005fd4:	20000068 	.word	0x20000068

08005fd8 <abort>:
 8005fd8:	b508      	push	{r3, lr}
 8005fda:	2006      	movs	r0, #6
 8005fdc:	f000 fa0c 	bl	80063f8 <raise>
 8005fe0:	2001      	movs	r0, #1
 8005fe2:	f7fc f82b 	bl	800203c <_exit>

08005fe6 <_malloc_usable_size_r>:
 8005fe6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005fea:	1f18      	subs	r0, r3, #4
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	bfbc      	itt	lt
 8005ff0:	580b      	ldrlt	r3, [r1, r0]
 8005ff2:	18c0      	addlt	r0, r0, r3
 8005ff4:	4770      	bx	lr

08005ff6 <__sfputc_r>:
 8005ff6:	6893      	ldr	r3, [r2, #8]
 8005ff8:	3b01      	subs	r3, #1
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	b410      	push	{r4}
 8005ffe:	6093      	str	r3, [r2, #8]
 8006000:	da08      	bge.n	8006014 <__sfputc_r+0x1e>
 8006002:	6994      	ldr	r4, [r2, #24]
 8006004:	42a3      	cmp	r3, r4
 8006006:	db01      	blt.n	800600c <__sfputc_r+0x16>
 8006008:	290a      	cmp	r1, #10
 800600a:	d103      	bne.n	8006014 <__sfputc_r+0x1e>
 800600c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006010:	f000 b934 	b.w	800627c <__swbuf_r>
 8006014:	6813      	ldr	r3, [r2, #0]
 8006016:	1c58      	adds	r0, r3, #1
 8006018:	6010      	str	r0, [r2, #0]
 800601a:	7019      	strb	r1, [r3, #0]
 800601c:	4608      	mov	r0, r1
 800601e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006022:	4770      	bx	lr

08006024 <__sfputs_r>:
 8006024:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006026:	4606      	mov	r6, r0
 8006028:	460f      	mov	r7, r1
 800602a:	4614      	mov	r4, r2
 800602c:	18d5      	adds	r5, r2, r3
 800602e:	42ac      	cmp	r4, r5
 8006030:	d101      	bne.n	8006036 <__sfputs_r+0x12>
 8006032:	2000      	movs	r0, #0
 8006034:	e007      	b.n	8006046 <__sfputs_r+0x22>
 8006036:	f814 1b01 	ldrb.w	r1, [r4], #1
 800603a:	463a      	mov	r2, r7
 800603c:	4630      	mov	r0, r6
 800603e:	f7ff ffda 	bl	8005ff6 <__sfputc_r>
 8006042:	1c43      	adds	r3, r0, #1
 8006044:	d1f3      	bne.n	800602e <__sfputs_r+0xa>
 8006046:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006048 <_vfiprintf_r>:
 8006048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800604c:	460d      	mov	r5, r1
 800604e:	b09d      	sub	sp, #116	; 0x74
 8006050:	4614      	mov	r4, r2
 8006052:	4698      	mov	r8, r3
 8006054:	4606      	mov	r6, r0
 8006056:	b118      	cbz	r0, 8006060 <_vfiprintf_r+0x18>
 8006058:	6a03      	ldr	r3, [r0, #32]
 800605a:	b90b      	cbnz	r3, 8006060 <_vfiprintf_r+0x18>
 800605c:	f7fe f98e 	bl	800437c <__sinit>
 8006060:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006062:	07d9      	lsls	r1, r3, #31
 8006064:	d405      	bmi.n	8006072 <_vfiprintf_r+0x2a>
 8006066:	89ab      	ldrh	r3, [r5, #12]
 8006068:	059a      	lsls	r2, r3, #22
 800606a:	d402      	bmi.n	8006072 <_vfiprintf_r+0x2a>
 800606c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800606e:	f7fe faac 	bl	80045ca <__retarget_lock_acquire_recursive>
 8006072:	89ab      	ldrh	r3, [r5, #12]
 8006074:	071b      	lsls	r3, r3, #28
 8006076:	d501      	bpl.n	800607c <_vfiprintf_r+0x34>
 8006078:	692b      	ldr	r3, [r5, #16]
 800607a:	b99b      	cbnz	r3, 80060a4 <_vfiprintf_r+0x5c>
 800607c:	4629      	mov	r1, r5
 800607e:	4630      	mov	r0, r6
 8006080:	f000 f93a 	bl	80062f8 <__swsetup_r>
 8006084:	b170      	cbz	r0, 80060a4 <_vfiprintf_r+0x5c>
 8006086:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006088:	07dc      	lsls	r4, r3, #31
 800608a:	d504      	bpl.n	8006096 <_vfiprintf_r+0x4e>
 800608c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006090:	b01d      	add	sp, #116	; 0x74
 8006092:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006096:	89ab      	ldrh	r3, [r5, #12]
 8006098:	0598      	lsls	r0, r3, #22
 800609a:	d4f7      	bmi.n	800608c <_vfiprintf_r+0x44>
 800609c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800609e:	f7fe fa95 	bl	80045cc <__retarget_lock_release_recursive>
 80060a2:	e7f3      	b.n	800608c <_vfiprintf_r+0x44>
 80060a4:	2300      	movs	r3, #0
 80060a6:	9309      	str	r3, [sp, #36]	; 0x24
 80060a8:	2320      	movs	r3, #32
 80060aa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80060ae:	f8cd 800c 	str.w	r8, [sp, #12]
 80060b2:	2330      	movs	r3, #48	; 0x30
 80060b4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8006268 <_vfiprintf_r+0x220>
 80060b8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80060bc:	f04f 0901 	mov.w	r9, #1
 80060c0:	4623      	mov	r3, r4
 80060c2:	469a      	mov	sl, r3
 80060c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80060c8:	b10a      	cbz	r2, 80060ce <_vfiprintf_r+0x86>
 80060ca:	2a25      	cmp	r2, #37	; 0x25
 80060cc:	d1f9      	bne.n	80060c2 <_vfiprintf_r+0x7a>
 80060ce:	ebba 0b04 	subs.w	fp, sl, r4
 80060d2:	d00b      	beq.n	80060ec <_vfiprintf_r+0xa4>
 80060d4:	465b      	mov	r3, fp
 80060d6:	4622      	mov	r2, r4
 80060d8:	4629      	mov	r1, r5
 80060da:	4630      	mov	r0, r6
 80060dc:	f7ff ffa2 	bl	8006024 <__sfputs_r>
 80060e0:	3001      	adds	r0, #1
 80060e2:	f000 80a9 	beq.w	8006238 <_vfiprintf_r+0x1f0>
 80060e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80060e8:	445a      	add	r2, fp
 80060ea:	9209      	str	r2, [sp, #36]	; 0x24
 80060ec:	f89a 3000 	ldrb.w	r3, [sl]
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	f000 80a1 	beq.w	8006238 <_vfiprintf_r+0x1f0>
 80060f6:	2300      	movs	r3, #0
 80060f8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80060fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006100:	f10a 0a01 	add.w	sl, sl, #1
 8006104:	9304      	str	r3, [sp, #16]
 8006106:	9307      	str	r3, [sp, #28]
 8006108:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800610c:	931a      	str	r3, [sp, #104]	; 0x68
 800610e:	4654      	mov	r4, sl
 8006110:	2205      	movs	r2, #5
 8006112:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006116:	4854      	ldr	r0, [pc, #336]	; (8006268 <_vfiprintf_r+0x220>)
 8006118:	f7fa f85a 	bl	80001d0 <memchr>
 800611c:	9a04      	ldr	r2, [sp, #16]
 800611e:	b9d8      	cbnz	r0, 8006158 <_vfiprintf_r+0x110>
 8006120:	06d1      	lsls	r1, r2, #27
 8006122:	bf44      	itt	mi
 8006124:	2320      	movmi	r3, #32
 8006126:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800612a:	0713      	lsls	r3, r2, #28
 800612c:	bf44      	itt	mi
 800612e:	232b      	movmi	r3, #43	; 0x2b
 8006130:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006134:	f89a 3000 	ldrb.w	r3, [sl]
 8006138:	2b2a      	cmp	r3, #42	; 0x2a
 800613a:	d015      	beq.n	8006168 <_vfiprintf_r+0x120>
 800613c:	9a07      	ldr	r2, [sp, #28]
 800613e:	4654      	mov	r4, sl
 8006140:	2000      	movs	r0, #0
 8006142:	f04f 0c0a 	mov.w	ip, #10
 8006146:	4621      	mov	r1, r4
 8006148:	f811 3b01 	ldrb.w	r3, [r1], #1
 800614c:	3b30      	subs	r3, #48	; 0x30
 800614e:	2b09      	cmp	r3, #9
 8006150:	d94d      	bls.n	80061ee <_vfiprintf_r+0x1a6>
 8006152:	b1b0      	cbz	r0, 8006182 <_vfiprintf_r+0x13a>
 8006154:	9207      	str	r2, [sp, #28]
 8006156:	e014      	b.n	8006182 <_vfiprintf_r+0x13a>
 8006158:	eba0 0308 	sub.w	r3, r0, r8
 800615c:	fa09 f303 	lsl.w	r3, r9, r3
 8006160:	4313      	orrs	r3, r2
 8006162:	9304      	str	r3, [sp, #16]
 8006164:	46a2      	mov	sl, r4
 8006166:	e7d2      	b.n	800610e <_vfiprintf_r+0xc6>
 8006168:	9b03      	ldr	r3, [sp, #12]
 800616a:	1d19      	adds	r1, r3, #4
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	9103      	str	r1, [sp, #12]
 8006170:	2b00      	cmp	r3, #0
 8006172:	bfbb      	ittet	lt
 8006174:	425b      	neglt	r3, r3
 8006176:	f042 0202 	orrlt.w	r2, r2, #2
 800617a:	9307      	strge	r3, [sp, #28]
 800617c:	9307      	strlt	r3, [sp, #28]
 800617e:	bfb8      	it	lt
 8006180:	9204      	strlt	r2, [sp, #16]
 8006182:	7823      	ldrb	r3, [r4, #0]
 8006184:	2b2e      	cmp	r3, #46	; 0x2e
 8006186:	d10c      	bne.n	80061a2 <_vfiprintf_r+0x15a>
 8006188:	7863      	ldrb	r3, [r4, #1]
 800618a:	2b2a      	cmp	r3, #42	; 0x2a
 800618c:	d134      	bne.n	80061f8 <_vfiprintf_r+0x1b0>
 800618e:	9b03      	ldr	r3, [sp, #12]
 8006190:	1d1a      	adds	r2, r3, #4
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	9203      	str	r2, [sp, #12]
 8006196:	2b00      	cmp	r3, #0
 8006198:	bfb8      	it	lt
 800619a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800619e:	3402      	adds	r4, #2
 80061a0:	9305      	str	r3, [sp, #20]
 80061a2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8006278 <_vfiprintf_r+0x230>
 80061a6:	7821      	ldrb	r1, [r4, #0]
 80061a8:	2203      	movs	r2, #3
 80061aa:	4650      	mov	r0, sl
 80061ac:	f7fa f810 	bl	80001d0 <memchr>
 80061b0:	b138      	cbz	r0, 80061c2 <_vfiprintf_r+0x17a>
 80061b2:	9b04      	ldr	r3, [sp, #16]
 80061b4:	eba0 000a 	sub.w	r0, r0, sl
 80061b8:	2240      	movs	r2, #64	; 0x40
 80061ba:	4082      	lsls	r2, r0
 80061bc:	4313      	orrs	r3, r2
 80061be:	3401      	adds	r4, #1
 80061c0:	9304      	str	r3, [sp, #16]
 80061c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80061c6:	4829      	ldr	r0, [pc, #164]	; (800626c <_vfiprintf_r+0x224>)
 80061c8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80061cc:	2206      	movs	r2, #6
 80061ce:	f7f9 ffff 	bl	80001d0 <memchr>
 80061d2:	2800      	cmp	r0, #0
 80061d4:	d03f      	beq.n	8006256 <_vfiprintf_r+0x20e>
 80061d6:	4b26      	ldr	r3, [pc, #152]	; (8006270 <_vfiprintf_r+0x228>)
 80061d8:	bb1b      	cbnz	r3, 8006222 <_vfiprintf_r+0x1da>
 80061da:	9b03      	ldr	r3, [sp, #12]
 80061dc:	3307      	adds	r3, #7
 80061de:	f023 0307 	bic.w	r3, r3, #7
 80061e2:	3308      	adds	r3, #8
 80061e4:	9303      	str	r3, [sp, #12]
 80061e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80061e8:	443b      	add	r3, r7
 80061ea:	9309      	str	r3, [sp, #36]	; 0x24
 80061ec:	e768      	b.n	80060c0 <_vfiprintf_r+0x78>
 80061ee:	fb0c 3202 	mla	r2, ip, r2, r3
 80061f2:	460c      	mov	r4, r1
 80061f4:	2001      	movs	r0, #1
 80061f6:	e7a6      	b.n	8006146 <_vfiprintf_r+0xfe>
 80061f8:	2300      	movs	r3, #0
 80061fa:	3401      	adds	r4, #1
 80061fc:	9305      	str	r3, [sp, #20]
 80061fe:	4619      	mov	r1, r3
 8006200:	f04f 0c0a 	mov.w	ip, #10
 8006204:	4620      	mov	r0, r4
 8006206:	f810 2b01 	ldrb.w	r2, [r0], #1
 800620a:	3a30      	subs	r2, #48	; 0x30
 800620c:	2a09      	cmp	r2, #9
 800620e:	d903      	bls.n	8006218 <_vfiprintf_r+0x1d0>
 8006210:	2b00      	cmp	r3, #0
 8006212:	d0c6      	beq.n	80061a2 <_vfiprintf_r+0x15a>
 8006214:	9105      	str	r1, [sp, #20]
 8006216:	e7c4      	b.n	80061a2 <_vfiprintf_r+0x15a>
 8006218:	fb0c 2101 	mla	r1, ip, r1, r2
 800621c:	4604      	mov	r4, r0
 800621e:	2301      	movs	r3, #1
 8006220:	e7f0      	b.n	8006204 <_vfiprintf_r+0x1bc>
 8006222:	ab03      	add	r3, sp, #12
 8006224:	9300      	str	r3, [sp, #0]
 8006226:	462a      	mov	r2, r5
 8006228:	4b12      	ldr	r3, [pc, #72]	; (8006274 <_vfiprintf_r+0x22c>)
 800622a:	a904      	add	r1, sp, #16
 800622c:	4630      	mov	r0, r6
 800622e:	f7fd fc53 	bl	8003ad8 <_printf_float>
 8006232:	4607      	mov	r7, r0
 8006234:	1c78      	adds	r0, r7, #1
 8006236:	d1d6      	bne.n	80061e6 <_vfiprintf_r+0x19e>
 8006238:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800623a:	07d9      	lsls	r1, r3, #31
 800623c:	d405      	bmi.n	800624a <_vfiprintf_r+0x202>
 800623e:	89ab      	ldrh	r3, [r5, #12]
 8006240:	059a      	lsls	r2, r3, #22
 8006242:	d402      	bmi.n	800624a <_vfiprintf_r+0x202>
 8006244:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006246:	f7fe f9c1 	bl	80045cc <__retarget_lock_release_recursive>
 800624a:	89ab      	ldrh	r3, [r5, #12]
 800624c:	065b      	lsls	r3, r3, #25
 800624e:	f53f af1d 	bmi.w	800608c <_vfiprintf_r+0x44>
 8006252:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006254:	e71c      	b.n	8006090 <_vfiprintf_r+0x48>
 8006256:	ab03      	add	r3, sp, #12
 8006258:	9300      	str	r3, [sp, #0]
 800625a:	462a      	mov	r2, r5
 800625c:	4b05      	ldr	r3, [pc, #20]	; (8006274 <_vfiprintf_r+0x22c>)
 800625e:	a904      	add	r1, sp, #16
 8006260:	4630      	mov	r0, r6
 8006262:	f7fd fedd 	bl	8004020 <_printf_i>
 8006266:	e7e4      	b.n	8006232 <_vfiprintf_r+0x1ea>
 8006268:	0800761c 	.word	0x0800761c
 800626c:	08007626 	.word	0x08007626
 8006270:	08003ad9 	.word	0x08003ad9
 8006274:	08006025 	.word	0x08006025
 8006278:	08007622 	.word	0x08007622

0800627c <__swbuf_r>:
 800627c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800627e:	460e      	mov	r6, r1
 8006280:	4614      	mov	r4, r2
 8006282:	4605      	mov	r5, r0
 8006284:	b118      	cbz	r0, 800628e <__swbuf_r+0x12>
 8006286:	6a03      	ldr	r3, [r0, #32]
 8006288:	b90b      	cbnz	r3, 800628e <__swbuf_r+0x12>
 800628a:	f7fe f877 	bl	800437c <__sinit>
 800628e:	69a3      	ldr	r3, [r4, #24]
 8006290:	60a3      	str	r3, [r4, #8]
 8006292:	89a3      	ldrh	r3, [r4, #12]
 8006294:	071a      	lsls	r2, r3, #28
 8006296:	d525      	bpl.n	80062e4 <__swbuf_r+0x68>
 8006298:	6923      	ldr	r3, [r4, #16]
 800629a:	b31b      	cbz	r3, 80062e4 <__swbuf_r+0x68>
 800629c:	6823      	ldr	r3, [r4, #0]
 800629e:	6922      	ldr	r2, [r4, #16]
 80062a0:	1a98      	subs	r0, r3, r2
 80062a2:	6963      	ldr	r3, [r4, #20]
 80062a4:	b2f6      	uxtb	r6, r6
 80062a6:	4283      	cmp	r3, r0
 80062a8:	4637      	mov	r7, r6
 80062aa:	dc04      	bgt.n	80062b6 <__swbuf_r+0x3a>
 80062ac:	4621      	mov	r1, r4
 80062ae:	4628      	mov	r0, r5
 80062b0:	f7ff fdae 	bl	8005e10 <_fflush_r>
 80062b4:	b9e0      	cbnz	r0, 80062f0 <__swbuf_r+0x74>
 80062b6:	68a3      	ldr	r3, [r4, #8]
 80062b8:	3b01      	subs	r3, #1
 80062ba:	60a3      	str	r3, [r4, #8]
 80062bc:	6823      	ldr	r3, [r4, #0]
 80062be:	1c5a      	adds	r2, r3, #1
 80062c0:	6022      	str	r2, [r4, #0]
 80062c2:	701e      	strb	r6, [r3, #0]
 80062c4:	6962      	ldr	r2, [r4, #20]
 80062c6:	1c43      	adds	r3, r0, #1
 80062c8:	429a      	cmp	r2, r3
 80062ca:	d004      	beq.n	80062d6 <__swbuf_r+0x5a>
 80062cc:	89a3      	ldrh	r3, [r4, #12]
 80062ce:	07db      	lsls	r3, r3, #31
 80062d0:	d506      	bpl.n	80062e0 <__swbuf_r+0x64>
 80062d2:	2e0a      	cmp	r6, #10
 80062d4:	d104      	bne.n	80062e0 <__swbuf_r+0x64>
 80062d6:	4621      	mov	r1, r4
 80062d8:	4628      	mov	r0, r5
 80062da:	f7ff fd99 	bl	8005e10 <_fflush_r>
 80062de:	b938      	cbnz	r0, 80062f0 <__swbuf_r+0x74>
 80062e0:	4638      	mov	r0, r7
 80062e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80062e4:	4621      	mov	r1, r4
 80062e6:	4628      	mov	r0, r5
 80062e8:	f000 f806 	bl	80062f8 <__swsetup_r>
 80062ec:	2800      	cmp	r0, #0
 80062ee:	d0d5      	beq.n	800629c <__swbuf_r+0x20>
 80062f0:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80062f4:	e7f4      	b.n	80062e0 <__swbuf_r+0x64>
	...

080062f8 <__swsetup_r>:
 80062f8:	b538      	push	{r3, r4, r5, lr}
 80062fa:	4b2a      	ldr	r3, [pc, #168]	; (80063a4 <__swsetup_r+0xac>)
 80062fc:	4605      	mov	r5, r0
 80062fe:	6818      	ldr	r0, [r3, #0]
 8006300:	460c      	mov	r4, r1
 8006302:	b118      	cbz	r0, 800630c <__swsetup_r+0x14>
 8006304:	6a03      	ldr	r3, [r0, #32]
 8006306:	b90b      	cbnz	r3, 800630c <__swsetup_r+0x14>
 8006308:	f7fe f838 	bl	800437c <__sinit>
 800630c:	89a3      	ldrh	r3, [r4, #12]
 800630e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006312:	0718      	lsls	r0, r3, #28
 8006314:	d422      	bmi.n	800635c <__swsetup_r+0x64>
 8006316:	06d9      	lsls	r1, r3, #27
 8006318:	d407      	bmi.n	800632a <__swsetup_r+0x32>
 800631a:	2309      	movs	r3, #9
 800631c:	602b      	str	r3, [r5, #0]
 800631e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006322:	81a3      	strh	r3, [r4, #12]
 8006324:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006328:	e034      	b.n	8006394 <__swsetup_r+0x9c>
 800632a:	0758      	lsls	r0, r3, #29
 800632c:	d512      	bpl.n	8006354 <__swsetup_r+0x5c>
 800632e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006330:	b141      	cbz	r1, 8006344 <__swsetup_r+0x4c>
 8006332:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006336:	4299      	cmp	r1, r3
 8006338:	d002      	beq.n	8006340 <__swsetup_r+0x48>
 800633a:	4628      	mov	r0, r5
 800633c:	f7fe ffc2 	bl	80052c4 <_free_r>
 8006340:	2300      	movs	r3, #0
 8006342:	6363      	str	r3, [r4, #52]	; 0x34
 8006344:	89a3      	ldrh	r3, [r4, #12]
 8006346:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800634a:	81a3      	strh	r3, [r4, #12]
 800634c:	2300      	movs	r3, #0
 800634e:	6063      	str	r3, [r4, #4]
 8006350:	6923      	ldr	r3, [r4, #16]
 8006352:	6023      	str	r3, [r4, #0]
 8006354:	89a3      	ldrh	r3, [r4, #12]
 8006356:	f043 0308 	orr.w	r3, r3, #8
 800635a:	81a3      	strh	r3, [r4, #12]
 800635c:	6923      	ldr	r3, [r4, #16]
 800635e:	b94b      	cbnz	r3, 8006374 <__swsetup_r+0x7c>
 8006360:	89a3      	ldrh	r3, [r4, #12]
 8006362:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006366:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800636a:	d003      	beq.n	8006374 <__swsetup_r+0x7c>
 800636c:	4621      	mov	r1, r4
 800636e:	4628      	mov	r0, r5
 8006370:	f000 f884 	bl	800647c <__smakebuf_r>
 8006374:	89a0      	ldrh	r0, [r4, #12]
 8006376:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800637a:	f010 0301 	ands.w	r3, r0, #1
 800637e:	d00a      	beq.n	8006396 <__swsetup_r+0x9e>
 8006380:	2300      	movs	r3, #0
 8006382:	60a3      	str	r3, [r4, #8]
 8006384:	6963      	ldr	r3, [r4, #20]
 8006386:	425b      	negs	r3, r3
 8006388:	61a3      	str	r3, [r4, #24]
 800638a:	6923      	ldr	r3, [r4, #16]
 800638c:	b943      	cbnz	r3, 80063a0 <__swsetup_r+0xa8>
 800638e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006392:	d1c4      	bne.n	800631e <__swsetup_r+0x26>
 8006394:	bd38      	pop	{r3, r4, r5, pc}
 8006396:	0781      	lsls	r1, r0, #30
 8006398:	bf58      	it	pl
 800639a:	6963      	ldrpl	r3, [r4, #20]
 800639c:	60a3      	str	r3, [r4, #8]
 800639e:	e7f4      	b.n	800638a <__swsetup_r+0x92>
 80063a0:	2000      	movs	r0, #0
 80063a2:	e7f7      	b.n	8006394 <__swsetup_r+0x9c>
 80063a4:	20000068 	.word	0x20000068

080063a8 <_raise_r>:
 80063a8:	291f      	cmp	r1, #31
 80063aa:	b538      	push	{r3, r4, r5, lr}
 80063ac:	4604      	mov	r4, r0
 80063ae:	460d      	mov	r5, r1
 80063b0:	d904      	bls.n	80063bc <_raise_r+0x14>
 80063b2:	2316      	movs	r3, #22
 80063b4:	6003      	str	r3, [r0, #0]
 80063b6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80063ba:	bd38      	pop	{r3, r4, r5, pc}
 80063bc:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80063be:	b112      	cbz	r2, 80063c6 <_raise_r+0x1e>
 80063c0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80063c4:	b94b      	cbnz	r3, 80063da <_raise_r+0x32>
 80063c6:	4620      	mov	r0, r4
 80063c8:	f000 f830 	bl	800642c <_getpid_r>
 80063cc:	462a      	mov	r2, r5
 80063ce:	4601      	mov	r1, r0
 80063d0:	4620      	mov	r0, r4
 80063d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80063d6:	f000 b817 	b.w	8006408 <_kill_r>
 80063da:	2b01      	cmp	r3, #1
 80063dc:	d00a      	beq.n	80063f4 <_raise_r+0x4c>
 80063de:	1c59      	adds	r1, r3, #1
 80063e0:	d103      	bne.n	80063ea <_raise_r+0x42>
 80063e2:	2316      	movs	r3, #22
 80063e4:	6003      	str	r3, [r0, #0]
 80063e6:	2001      	movs	r0, #1
 80063e8:	e7e7      	b.n	80063ba <_raise_r+0x12>
 80063ea:	2400      	movs	r4, #0
 80063ec:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80063f0:	4628      	mov	r0, r5
 80063f2:	4798      	blx	r3
 80063f4:	2000      	movs	r0, #0
 80063f6:	e7e0      	b.n	80063ba <_raise_r+0x12>

080063f8 <raise>:
 80063f8:	4b02      	ldr	r3, [pc, #8]	; (8006404 <raise+0xc>)
 80063fa:	4601      	mov	r1, r0
 80063fc:	6818      	ldr	r0, [r3, #0]
 80063fe:	f7ff bfd3 	b.w	80063a8 <_raise_r>
 8006402:	bf00      	nop
 8006404:	20000068 	.word	0x20000068

08006408 <_kill_r>:
 8006408:	b538      	push	{r3, r4, r5, lr}
 800640a:	4d07      	ldr	r5, [pc, #28]	; (8006428 <_kill_r+0x20>)
 800640c:	2300      	movs	r3, #0
 800640e:	4604      	mov	r4, r0
 8006410:	4608      	mov	r0, r1
 8006412:	4611      	mov	r1, r2
 8006414:	602b      	str	r3, [r5, #0]
 8006416:	f7fb fe01 	bl	800201c <_kill>
 800641a:	1c43      	adds	r3, r0, #1
 800641c:	d102      	bne.n	8006424 <_kill_r+0x1c>
 800641e:	682b      	ldr	r3, [r5, #0]
 8006420:	b103      	cbz	r3, 8006424 <_kill_r+0x1c>
 8006422:	6023      	str	r3, [r4, #0]
 8006424:	bd38      	pop	{r3, r4, r5, pc}
 8006426:	bf00      	nop
 8006428:	200003fc 	.word	0x200003fc

0800642c <_getpid_r>:
 800642c:	f7fb bdee 	b.w	800200c <_getpid>

08006430 <__swhatbuf_r>:
 8006430:	b570      	push	{r4, r5, r6, lr}
 8006432:	460c      	mov	r4, r1
 8006434:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006438:	2900      	cmp	r1, #0
 800643a:	b096      	sub	sp, #88	; 0x58
 800643c:	4615      	mov	r5, r2
 800643e:	461e      	mov	r6, r3
 8006440:	da0d      	bge.n	800645e <__swhatbuf_r+0x2e>
 8006442:	89a3      	ldrh	r3, [r4, #12]
 8006444:	f013 0f80 	tst.w	r3, #128	; 0x80
 8006448:	f04f 0100 	mov.w	r1, #0
 800644c:	bf0c      	ite	eq
 800644e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8006452:	2340      	movne	r3, #64	; 0x40
 8006454:	2000      	movs	r0, #0
 8006456:	6031      	str	r1, [r6, #0]
 8006458:	602b      	str	r3, [r5, #0]
 800645a:	b016      	add	sp, #88	; 0x58
 800645c:	bd70      	pop	{r4, r5, r6, pc}
 800645e:	466a      	mov	r2, sp
 8006460:	f000 f848 	bl	80064f4 <_fstat_r>
 8006464:	2800      	cmp	r0, #0
 8006466:	dbec      	blt.n	8006442 <__swhatbuf_r+0x12>
 8006468:	9901      	ldr	r1, [sp, #4]
 800646a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800646e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8006472:	4259      	negs	r1, r3
 8006474:	4159      	adcs	r1, r3
 8006476:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800647a:	e7eb      	b.n	8006454 <__swhatbuf_r+0x24>

0800647c <__smakebuf_r>:
 800647c:	898b      	ldrh	r3, [r1, #12]
 800647e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006480:	079d      	lsls	r5, r3, #30
 8006482:	4606      	mov	r6, r0
 8006484:	460c      	mov	r4, r1
 8006486:	d507      	bpl.n	8006498 <__smakebuf_r+0x1c>
 8006488:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800648c:	6023      	str	r3, [r4, #0]
 800648e:	6123      	str	r3, [r4, #16]
 8006490:	2301      	movs	r3, #1
 8006492:	6163      	str	r3, [r4, #20]
 8006494:	b002      	add	sp, #8
 8006496:	bd70      	pop	{r4, r5, r6, pc}
 8006498:	ab01      	add	r3, sp, #4
 800649a:	466a      	mov	r2, sp
 800649c:	f7ff ffc8 	bl	8006430 <__swhatbuf_r>
 80064a0:	9900      	ldr	r1, [sp, #0]
 80064a2:	4605      	mov	r5, r0
 80064a4:	4630      	mov	r0, r6
 80064a6:	f7fd f9eb 	bl	8003880 <_malloc_r>
 80064aa:	b948      	cbnz	r0, 80064c0 <__smakebuf_r+0x44>
 80064ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80064b0:	059a      	lsls	r2, r3, #22
 80064b2:	d4ef      	bmi.n	8006494 <__smakebuf_r+0x18>
 80064b4:	f023 0303 	bic.w	r3, r3, #3
 80064b8:	f043 0302 	orr.w	r3, r3, #2
 80064bc:	81a3      	strh	r3, [r4, #12]
 80064be:	e7e3      	b.n	8006488 <__smakebuf_r+0xc>
 80064c0:	89a3      	ldrh	r3, [r4, #12]
 80064c2:	6020      	str	r0, [r4, #0]
 80064c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80064c8:	81a3      	strh	r3, [r4, #12]
 80064ca:	9b00      	ldr	r3, [sp, #0]
 80064cc:	6163      	str	r3, [r4, #20]
 80064ce:	9b01      	ldr	r3, [sp, #4]
 80064d0:	6120      	str	r0, [r4, #16]
 80064d2:	b15b      	cbz	r3, 80064ec <__smakebuf_r+0x70>
 80064d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80064d8:	4630      	mov	r0, r6
 80064da:	f000 f81d 	bl	8006518 <_isatty_r>
 80064de:	b128      	cbz	r0, 80064ec <__smakebuf_r+0x70>
 80064e0:	89a3      	ldrh	r3, [r4, #12]
 80064e2:	f023 0303 	bic.w	r3, r3, #3
 80064e6:	f043 0301 	orr.w	r3, r3, #1
 80064ea:	81a3      	strh	r3, [r4, #12]
 80064ec:	89a3      	ldrh	r3, [r4, #12]
 80064ee:	431d      	orrs	r5, r3
 80064f0:	81a5      	strh	r5, [r4, #12]
 80064f2:	e7cf      	b.n	8006494 <__smakebuf_r+0x18>

080064f4 <_fstat_r>:
 80064f4:	b538      	push	{r3, r4, r5, lr}
 80064f6:	4d07      	ldr	r5, [pc, #28]	; (8006514 <_fstat_r+0x20>)
 80064f8:	2300      	movs	r3, #0
 80064fa:	4604      	mov	r4, r0
 80064fc:	4608      	mov	r0, r1
 80064fe:	4611      	mov	r1, r2
 8006500:	602b      	str	r3, [r5, #0]
 8006502:	f7fb fdea 	bl	80020da <_fstat>
 8006506:	1c43      	adds	r3, r0, #1
 8006508:	d102      	bne.n	8006510 <_fstat_r+0x1c>
 800650a:	682b      	ldr	r3, [r5, #0]
 800650c:	b103      	cbz	r3, 8006510 <_fstat_r+0x1c>
 800650e:	6023      	str	r3, [r4, #0]
 8006510:	bd38      	pop	{r3, r4, r5, pc}
 8006512:	bf00      	nop
 8006514:	200003fc 	.word	0x200003fc

08006518 <_isatty_r>:
 8006518:	b538      	push	{r3, r4, r5, lr}
 800651a:	4d06      	ldr	r5, [pc, #24]	; (8006534 <_isatty_r+0x1c>)
 800651c:	2300      	movs	r3, #0
 800651e:	4604      	mov	r4, r0
 8006520:	4608      	mov	r0, r1
 8006522:	602b      	str	r3, [r5, #0]
 8006524:	f7fb fde9 	bl	80020fa <_isatty>
 8006528:	1c43      	adds	r3, r0, #1
 800652a:	d102      	bne.n	8006532 <_isatty_r+0x1a>
 800652c:	682b      	ldr	r3, [r5, #0]
 800652e:	b103      	cbz	r3, 8006532 <_isatty_r+0x1a>
 8006530:	6023      	str	r3, [r4, #0]
 8006532:	bd38      	pop	{r3, r4, r5, pc}
 8006534:	200003fc 	.word	0x200003fc

08006538 <pow>:
 8006538:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800653a:	ed2d 8b02 	vpush	{d8}
 800653e:	eeb0 8a40 	vmov.f32	s16, s0
 8006542:	eef0 8a60 	vmov.f32	s17, s1
 8006546:	ec55 4b11 	vmov	r4, r5, d1
 800654a:	f000 f871 	bl	8006630 <__ieee754_pow>
 800654e:	4622      	mov	r2, r4
 8006550:	462b      	mov	r3, r5
 8006552:	4620      	mov	r0, r4
 8006554:	4629      	mov	r1, r5
 8006556:	ec57 6b10 	vmov	r6, r7, d0
 800655a:	f7fa fae7 	bl	8000b2c <__aeabi_dcmpun>
 800655e:	2800      	cmp	r0, #0
 8006560:	d13b      	bne.n	80065da <pow+0xa2>
 8006562:	ec51 0b18 	vmov	r0, r1, d8
 8006566:	2200      	movs	r2, #0
 8006568:	2300      	movs	r3, #0
 800656a:	f7fa faad 	bl	8000ac8 <__aeabi_dcmpeq>
 800656e:	b1b8      	cbz	r0, 80065a0 <pow+0x68>
 8006570:	2200      	movs	r2, #0
 8006572:	2300      	movs	r3, #0
 8006574:	4620      	mov	r0, r4
 8006576:	4629      	mov	r1, r5
 8006578:	f7fa faa6 	bl	8000ac8 <__aeabi_dcmpeq>
 800657c:	2800      	cmp	r0, #0
 800657e:	d146      	bne.n	800660e <pow+0xd6>
 8006580:	ec45 4b10 	vmov	d0, r4, r5
 8006584:	f000 f848 	bl	8006618 <finite>
 8006588:	b338      	cbz	r0, 80065da <pow+0xa2>
 800658a:	2200      	movs	r2, #0
 800658c:	2300      	movs	r3, #0
 800658e:	4620      	mov	r0, r4
 8006590:	4629      	mov	r1, r5
 8006592:	f7fa faa3 	bl	8000adc <__aeabi_dcmplt>
 8006596:	b300      	cbz	r0, 80065da <pow+0xa2>
 8006598:	f7fd ffec 	bl	8004574 <__errno>
 800659c:	2322      	movs	r3, #34	; 0x22
 800659e:	e01b      	b.n	80065d8 <pow+0xa0>
 80065a0:	ec47 6b10 	vmov	d0, r6, r7
 80065a4:	f000 f838 	bl	8006618 <finite>
 80065a8:	b9e0      	cbnz	r0, 80065e4 <pow+0xac>
 80065aa:	eeb0 0a48 	vmov.f32	s0, s16
 80065ae:	eef0 0a68 	vmov.f32	s1, s17
 80065b2:	f000 f831 	bl	8006618 <finite>
 80065b6:	b1a8      	cbz	r0, 80065e4 <pow+0xac>
 80065b8:	ec45 4b10 	vmov	d0, r4, r5
 80065bc:	f000 f82c 	bl	8006618 <finite>
 80065c0:	b180      	cbz	r0, 80065e4 <pow+0xac>
 80065c2:	4632      	mov	r2, r6
 80065c4:	463b      	mov	r3, r7
 80065c6:	4630      	mov	r0, r6
 80065c8:	4639      	mov	r1, r7
 80065ca:	f7fa faaf 	bl	8000b2c <__aeabi_dcmpun>
 80065ce:	2800      	cmp	r0, #0
 80065d0:	d0e2      	beq.n	8006598 <pow+0x60>
 80065d2:	f7fd ffcf 	bl	8004574 <__errno>
 80065d6:	2321      	movs	r3, #33	; 0x21
 80065d8:	6003      	str	r3, [r0, #0]
 80065da:	ecbd 8b02 	vpop	{d8}
 80065de:	ec47 6b10 	vmov	d0, r6, r7
 80065e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80065e4:	2200      	movs	r2, #0
 80065e6:	2300      	movs	r3, #0
 80065e8:	4630      	mov	r0, r6
 80065ea:	4639      	mov	r1, r7
 80065ec:	f7fa fa6c 	bl	8000ac8 <__aeabi_dcmpeq>
 80065f0:	2800      	cmp	r0, #0
 80065f2:	d0f2      	beq.n	80065da <pow+0xa2>
 80065f4:	eeb0 0a48 	vmov.f32	s0, s16
 80065f8:	eef0 0a68 	vmov.f32	s1, s17
 80065fc:	f000 f80c 	bl	8006618 <finite>
 8006600:	2800      	cmp	r0, #0
 8006602:	d0ea      	beq.n	80065da <pow+0xa2>
 8006604:	ec45 4b10 	vmov	d0, r4, r5
 8006608:	f000 f806 	bl	8006618 <finite>
 800660c:	e7c3      	b.n	8006596 <pow+0x5e>
 800660e:	4f01      	ldr	r7, [pc, #4]	; (8006614 <pow+0xdc>)
 8006610:	2600      	movs	r6, #0
 8006612:	e7e2      	b.n	80065da <pow+0xa2>
 8006614:	3ff00000 	.word	0x3ff00000

08006618 <finite>:
 8006618:	b082      	sub	sp, #8
 800661a:	ed8d 0b00 	vstr	d0, [sp]
 800661e:	9801      	ldr	r0, [sp, #4]
 8006620:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8006624:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8006628:	0fc0      	lsrs	r0, r0, #31
 800662a:	b002      	add	sp, #8
 800662c:	4770      	bx	lr
	...

08006630 <__ieee754_pow>:
 8006630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006634:	ed2d 8b06 	vpush	{d8-d10}
 8006638:	b089      	sub	sp, #36	; 0x24
 800663a:	ed8d 1b00 	vstr	d1, [sp]
 800663e:	e9dd 2900 	ldrd	r2, r9, [sp]
 8006642:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8006646:	ea58 0102 	orrs.w	r1, r8, r2
 800664a:	ec57 6b10 	vmov	r6, r7, d0
 800664e:	d115      	bne.n	800667c <__ieee754_pow+0x4c>
 8006650:	19b3      	adds	r3, r6, r6
 8006652:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 8006656:	4152      	adcs	r2, r2
 8006658:	4299      	cmp	r1, r3
 800665a:	4b89      	ldr	r3, [pc, #548]	; (8006880 <__ieee754_pow+0x250>)
 800665c:	4193      	sbcs	r3, r2
 800665e:	f080 84d1 	bcs.w	8007004 <__ieee754_pow+0x9d4>
 8006662:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006666:	4630      	mov	r0, r6
 8006668:	4639      	mov	r1, r7
 800666a:	f7f9 fe0f 	bl	800028c <__adddf3>
 800666e:	ec41 0b10 	vmov	d0, r0, r1
 8006672:	b009      	add	sp, #36	; 0x24
 8006674:	ecbd 8b06 	vpop	{d8-d10}
 8006678:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800667c:	4b81      	ldr	r3, [pc, #516]	; (8006884 <__ieee754_pow+0x254>)
 800667e:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8006682:	429c      	cmp	r4, r3
 8006684:	ee10 aa10 	vmov	sl, s0
 8006688:	463d      	mov	r5, r7
 800668a:	dc06      	bgt.n	800669a <__ieee754_pow+0x6a>
 800668c:	d101      	bne.n	8006692 <__ieee754_pow+0x62>
 800668e:	2e00      	cmp	r6, #0
 8006690:	d1e7      	bne.n	8006662 <__ieee754_pow+0x32>
 8006692:	4598      	cmp	r8, r3
 8006694:	dc01      	bgt.n	800669a <__ieee754_pow+0x6a>
 8006696:	d10f      	bne.n	80066b8 <__ieee754_pow+0x88>
 8006698:	b172      	cbz	r2, 80066b8 <__ieee754_pow+0x88>
 800669a:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800669e:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 80066a2:	ea55 050a 	orrs.w	r5, r5, sl
 80066a6:	d1dc      	bne.n	8006662 <__ieee754_pow+0x32>
 80066a8:	e9dd 3200 	ldrd	r3, r2, [sp]
 80066ac:	18db      	adds	r3, r3, r3
 80066ae:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 80066b2:	4152      	adcs	r2, r2
 80066b4:	429d      	cmp	r5, r3
 80066b6:	e7d0      	b.n	800665a <__ieee754_pow+0x2a>
 80066b8:	2d00      	cmp	r5, #0
 80066ba:	da3b      	bge.n	8006734 <__ieee754_pow+0x104>
 80066bc:	4b72      	ldr	r3, [pc, #456]	; (8006888 <__ieee754_pow+0x258>)
 80066be:	4598      	cmp	r8, r3
 80066c0:	dc51      	bgt.n	8006766 <__ieee754_pow+0x136>
 80066c2:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 80066c6:	4598      	cmp	r8, r3
 80066c8:	f340 84ab 	ble.w	8007022 <__ieee754_pow+0x9f2>
 80066cc:	ea4f 5328 	mov.w	r3, r8, asr #20
 80066d0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80066d4:	2b14      	cmp	r3, #20
 80066d6:	dd0f      	ble.n	80066f8 <__ieee754_pow+0xc8>
 80066d8:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80066dc:	fa22 f103 	lsr.w	r1, r2, r3
 80066e0:	fa01 f303 	lsl.w	r3, r1, r3
 80066e4:	4293      	cmp	r3, r2
 80066e6:	f040 849c 	bne.w	8007022 <__ieee754_pow+0x9f2>
 80066ea:	f001 0101 	and.w	r1, r1, #1
 80066ee:	f1c1 0302 	rsb	r3, r1, #2
 80066f2:	9304      	str	r3, [sp, #16]
 80066f4:	b182      	cbz	r2, 8006718 <__ieee754_pow+0xe8>
 80066f6:	e05f      	b.n	80067b8 <__ieee754_pow+0x188>
 80066f8:	2a00      	cmp	r2, #0
 80066fa:	d15b      	bne.n	80067b4 <__ieee754_pow+0x184>
 80066fc:	f1c3 0314 	rsb	r3, r3, #20
 8006700:	fa48 f103 	asr.w	r1, r8, r3
 8006704:	fa01 f303 	lsl.w	r3, r1, r3
 8006708:	4543      	cmp	r3, r8
 800670a:	f040 8487 	bne.w	800701c <__ieee754_pow+0x9ec>
 800670e:	f001 0101 	and.w	r1, r1, #1
 8006712:	f1c1 0302 	rsb	r3, r1, #2
 8006716:	9304      	str	r3, [sp, #16]
 8006718:	4b5c      	ldr	r3, [pc, #368]	; (800688c <__ieee754_pow+0x25c>)
 800671a:	4598      	cmp	r8, r3
 800671c:	d132      	bne.n	8006784 <__ieee754_pow+0x154>
 800671e:	f1b9 0f00 	cmp.w	r9, #0
 8006722:	f280 8477 	bge.w	8007014 <__ieee754_pow+0x9e4>
 8006726:	4959      	ldr	r1, [pc, #356]	; (800688c <__ieee754_pow+0x25c>)
 8006728:	4632      	mov	r2, r6
 800672a:	463b      	mov	r3, r7
 800672c:	2000      	movs	r0, #0
 800672e:	f7fa f88d 	bl	800084c <__aeabi_ddiv>
 8006732:	e79c      	b.n	800666e <__ieee754_pow+0x3e>
 8006734:	2300      	movs	r3, #0
 8006736:	9304      	str	r3, [sp, #16]
 8006738:	2a00      	cmp	r2, #0
 800673a:	d13d      	bne.n	80067b8 <__ieee754_pow+0x188>
 800673c:	4b51      	ldr	r3, [pc, #324]	; (8006884 <__ieee754_pow+0x254>)
 800673e:	4598      	cmp	r8, r3
 8006740:	d1ea      	bne.n	8006718 <__ieee754_pow+0xe8>
 8006742:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8006746:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800674a:	ea53 030a 	orrs.w	r3, r3, sl
 800674e:	f000 8459 	beq.w	8007004 <__ieee754_pow+0x9d4>
 8006752:	4b4f      	ldr	r3, [pc, #316]	; (8006890 <__ieee754_pow+0x260>)
 8006754:	429c      	cmp	r4, r3
 8006756:	dd08      	ble.n	800676a <__ieee754_pow+0x13a>
 8006758:	f1b9 0f00 	cmp.w	r9, #0
 800675c:	f2c0 8456 	blt.w	800700c <__ieee754_pow+0x9dc>
 8006760:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006764:	e783      	b.n	800666e <__ieee754_pow+0x3e>
 8006766:	2302      	movs	r3, #2
 8006768:	e7e5      	b.n	8006736 <__ieee754_pow+0x106>
 800676a:	f1b9 0f00 	cmp.w	r9, #0
 800676e:	f04f 0000 	mov.w	r0, #0
 8006772:	f04f 0100 	mov.w	r1, #0
 8006776:	f6bf af7a 	bge.w	800666e <__ieee754_pow+0x3e>
 800677a:	e9dd 0300 	ldrd	r0, r3, [sp]
 800677e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8006782:	e774      	b.n	800666e <__ieee754_pow+0x3e>
 8006784:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8006788:	d106      	bne.n	8006798 <__ieee754_pow+0x168>
 800678a:	4632      	mov	r2, r6
 800678c:	463b      	mov	r3, r7
 800678e:	4630      	mov	r0, r6
 8006790:	4639      	mov	r1, r7
 8006792:	f7f9 ff31 	bl	80005f8 <__aeabi_dmul>
 8006796:	e76a      	b.n	800666e <__ieee754_pow+0x3e>
 8006798:	4b3e      	ldr	r3, [pc, #248]	; (8006894 <__ieee754_pow+0x264>)
 800679a:	4599      	cmp	r9, r3
 800679c:	d10c      	bne.n	80067b8 <__ieee754_pow+0x188>
 800679e:	2d00      	cmp	r5, #0
 80067a0:	db0a      	blt.n	80067b8 <__ieee754_pow+0x188>
 80067a2:	ec47 6b10 	vmov	d0, r6, r7
 80067a6:	b009      	add	sp, #36	; 0x24
 80067a8:	ecbd 8b06 	vpop	{d8-d10}
 80067ac:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067b0:	f000 bd20 	b.w	80071f4 <__ieee754_sqrt>
 80067b4:	2300      	movs	r3, #0
 80067b6:	9304      	str	r3, [sp, #16]
 80067b8:	ec47 6b10 	vmov	d0, r6, r7
 80067bc:	f000 fc62 	bl	8007084 <fabs>
 80067c0:	ec51 0b10 	vmov	r0, r1, d0
 80067c4:	f1ba 0f00 	cmp.w	sl, #0
 80067c8:	d129      	bne.n	800681e <__ieee754_pow+0x1ee>
 80067ca:	b124      	cbz	r4, 80067d6 <__ieee754_pow+0x1a6>
 80067cc:	4b2f      	ldr	r3, [pc, #188]	; (800688c <__ieee754_pow+0x25c>)
 80067ce:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 80067d2:	429a      	cmp	r2, r3
 80067d4:	d123      	bne.n	800681e <__ieee754_pow+0x1ee>
 80067d6:	f1b9 0f00 	cmp.w	r9, #0
 80067da:	da05      	bge.n	80067e8 <__ieee754_pow+0x1b8>
 80067dc:	4602      	mov	r2, r0
 80067de:	460b      	mov	r3, r1
 80067e0:	2000      	movs	r0, #0
 80067e2:	492a      	ldr	r1, [pc, #168]	; (800688c <__ieee754_pow+0x25c>)
 80067e4:	f7fa f832 	bl	800084c <__aeabi_ddiv>
 80067e8:	2d00      	cmp	r5, #0
 80067ea:	f6bf af40 	bge.w	800666e <__ieee754_pow+0x3e>
 80067ee:	9b04      	ldr	r3, [sp, #16]
 80067f0:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80067f4:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80067f8:	431c      	orrs	r4, r3
 80067fa:	d108      	bne.n	800680e <__ieee754_pow+0x1de>
 80067fc:	4602      	mov	r2, r0
 80067fe:	460b      	mov	r3, r1
 8006800:	4610      	mov	r0, r2
 8006802:	4619      	mov	r1, r3
 8006804:	f7f9 fd40 	bl	8000288 <__aeabi_dsub>
 8006808:	4602      	mov	r2, r0
 800680a:	460b      	mov	r3, r1
 800680c:	e78f      	b.n	800672e <__ieee754_pow+0xfe>
 800680e:	9b04      	ldr	r3, [sp, #16]
 8006810:	2b01      	cmp	r3, #1
 8006812:	f47f af2c 	bne.w	800666e <__ieee754_pow+0x3e>
 8006816:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800681a:	4619      	mov	r1, r3
 800681c:	e727      	b.n	800666e <__ieee754_pow+0x3e>
 800681e:	0feb      	lsrs	r3, r5, #31
 8006820:	3b01      	subs	r3, #1
 8006822:	9306      	str	r3, [sp, #24]
 8006824:	9a06      	ldr	r2, [sp, #24]
 8006826:	9b04      	ldr	r3, [sp, #16]
 8006828:	4313      	orrs	r3, r2
 800682a:	d102      	bne.n	8006832 <__ieee754_pow+0x202>
 800682c:	4632      	mov	r2, r6
 800682e:	463b      	mov	r3, r7
 8006830:	e7e6      	b.n	8006800 <__ieee754_pow+0x1d0>
 8006832:	4b19      	ldr	r3, [pc, #100]	; (8006898 <__ieee754_pow+0x268>)
 8006834:	4598      	cmp	r8, r3
 8006836:	f340 80fb 	ble.w	8006a30 <__ieee754_pow+0x400>
 800683a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800683e:	4598      	cmp	r8, r3
 8006840:	4b13      	ldr	r3, [pc, #76]	; (8006890 <__ieee754_pow+0x260>)
 8006842:	dd0c      	ble.n	800685e <__ieee754_pow+0x22e>
 8006844:	429c      	cmp	r4, r3
 8006846:	dc0f      	bgt.n	8006868 <__ieee754_pow+0x238>
 8006848:	f1b9 0f00 	cmp.w	r9, #0
 800684c:	da0f      	bge.n	800686e <__ieee754_pow+0x23e>
 800684e:	2000      	movs	r0, #0
 8006850:	b009      	add	sp, #36	; 0x24
 8006852:	ecbd 8b06 	vpop	{d8-d10}
 8006856:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800685a:	f000 bcc2 	b.w	80071e2 <__math_oflow>
 800685e:	429c      	cmp	r4, r3
 8006860:	dbf2      	blt.n	8006848 <__ieee754_pow+0x218>
 8006862:	4b0a      	ldr	r3, [pc, #40]	; (800688c <__ieee754_pow+0x25c>)
 8006864:	429c      	cmp	r4, r3
 8006866:	dd19      	ble.n	800689c <__ieee754_pow+0x26c>
 8006868:	f1b9 0f00 	cmp.w	r9, #0
 800686c:	dcef      	bgt.n	800684e <__ieee754_pow+0x21e>
 800686e:	2000      	movs	r0, #0
 8006870:	b009      	add	sp, #36	; 0x24
 8006872:	ecbd 8b06 	vpop	{d8-d10}
 8006876:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800687a:	f000 bca9 	b.w	80071d0 <__math_uflow>
 800687e:	bf00      	nop
 8006880:	fff00000 	.word	0xfff00000
 8006884:	7ff00000 	.word	0x7ff00000
 8006888:	433fffff 	.word	0x433fffff
 800688c:	3ff00000 	.word	0x3ff00000
 8006890:	3fefffff 	.word	0x3fefffff
 8006894:	3fe00000 	.word	0x3fe00000
 8006898:	41e00000 	.word	0x41e00000
 800689c:	4b60      	ldr	r3, [pc, #384]	; (8006a20 <__ieee754_pow+0x3f0>)
 800689e:	2200      	movs	r2, #0
 80068a0:	f7f9 fcf2 	bl	8000288 <__aeabi_dsub>
 80068a4:	a354      	add	r3, pc, #336	; (adr r3, 80069f8 <__ieee754_pow+0x3c8>)
 80068a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068aa:	4604      	mov	r4, r0
 80068ac:	460d      	mov	r5, r1
 80068ae:	f7f9 fea3 	bl	80005f8 <__aeabi_dmul>
 80068b2:	a353      	add	r3, pc, #332	; (adr r3, 8006a00 <__ieee754_pow+0x3d0>)
 80068b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068b8:	4606      	mov	r6, r0
 80068ba:	460f      	mov	r7, r1
 80068bc:	4620      	mov	r0, r4
 80068be:	4629      	mov	r1, r5
 80068c0:	f7f9 fe9a 	bl	80005f8 <__aeabi_dmul>
 80068c4:	4b57      	ldr	r3, [pc, #348]	; (8006a24 <__ieee754_pow+0x3f4>)
 80068c6:	4682      	mov	sl, r0
 80068c8:	468b      	mov	fp, r1
 80068ca:	2200      	movs	r2, #0
 80068cc:	4620      	mov	r0, r4
 80068ce:	4629      	mov	r1, r5
 80068d0:	f7f9 fe92 	bl	80005f8 <__aeabi_dmul>
 80068d4:	4602      	mov	r2, r0
 80068d6:	460b      	mov	r3, r1
 80068d8:	a14b      	add	r1, pc, #300	; (adr r1, 8006a08 <__ieee754_pow+0x3d8>)
 80068da:	e9d1 0100 	ldrd	r0, r1, [r1]
 80068de:	f7f9 fcd3 	bl	8000288 <__aeabi_dsub>
 80068e2:	4622      	mov	r2, r4
 80068e4:	462b      	mov	r3, r5
 80068e6:	f7f9 fe87 	bl	80005f8 <__aeabi_dmul>
 80068ea:	4602      	mov	r2, r0
 80068ec:	460b      	mov	r3, r1
 80068ee:	2000      	movs	r0, #0
 80068f0:	494d      	ldr	r1, [pc, #308]	; (8006a28 <__ieee754_pow+0x3f8>)
 80068f2:	f7f9 fcc9 	bl	8000288 <__aeabi_dsub>
 80068f6:	4622      	mov	r2, r4
 80068f8:	4680      	mov	r8, r0
 80068fa:	4689      	mov	r9, r1
 80068fc:	462b      	mov	r3, r5
 80068fe:	4620      	mov	r0, r4
 8006900:	4629      	mov	r1, r5
 8006902:	f7f9 fe79 	bl	80005f8 <__aeabi_dmul>
 8006906:	4602      	mov	r2, r0
 8006908:	460b      	mov	r3, r1
 800690a:	4640      	mov	r0, r8
 800690c:	4649      	mov	r1, r9
 800690e:	f7f9 fe73 	bl	80005f8 <__aeabi_dmul>
 8006912:	a33f      	add	r3, pc, #252	; (adr r3, 8006a10 <__ieee754_pow+0x3e0>)
 8006914:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006918:	f7f9 fe6e 	bl	80005f8 <__aeabi_dmul>
 800691c:	4602      	mov	r2, r0
 800691e:	460b      	mov	r3, r1
 8006920:	4650      	mov	r0, sl
 8006922:	4659      	mov	r1, fp
 8006924:	f7f9 fcb0 	bl	8000288 <__aeabi_dsub>
 8006928:	4602      	mov	r2, r0
 800692a:	460b      	mov	r3, r1
 800692c:	4680      	mov	r8, r0
 800692e:	4689      	mov	r9, r1
 8006930:	4630      	mov	r0, r6
 8006932:	4639      	mov	r1, r7
 8006934:	f7f9 fcaa 	bl	800028c <__adddf3>
 8006938:	2000      	movs	r0, #0
 800693a:	4632      	mov	r2, r6
 800693c:	463b      	mov	r3, r7
 800693e:	4604      	mov	r4, r0
 8006940:	460d      	mov	r5, r1
 8006942:	f7f9 fca1 	bl	8000288 <__aeabi_dsub>
 8006946:	4602      	mov	r2, r0
 8006948:	460b      	mov	r3, r1
 800694a:	4640      	mov	r0, r8
 800694c:	4649      	mov	r1, r9
 800694e:	f7f9 fc9b 	bl	8000288 <__aeabi_dsub>
 8006952:	9b04      	ldr	r3, [sp, #16]
 8006954:	9a06      	ldr	r2, [sp, #24]
 8006956:	3b01      	subs	r3, #1
 8006958:	4313      	orrs	r3, r2
 800695a:	4682      	mov	sl, r0
 800695c:	468b      	mov	fp, r1
 800695e:	f040 81e7 	bne.w	8006d30 <__ieee754_pow+0x700>
 8006962:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8006a18 <__ieee754_pow+0x3e8>
 8006966:	eeb0 8a47 	vmov.f32	s16, s14
 800696a:	eef0 8a67 	vmov.f32	s17, s15
 800696e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8006972:	2600      	movs	r6, #0
 8006974:	4632      	mov	r2, r6
 8006976:	463b      	mov	r3, r7
 8006978:	e9dd 0100 	ldrd	r0, r1, [sp]
 800697c:	f7f9 fc84 	bl	8000288 <__aeabi_dsub>
 8006980:	4622      	mov	r2, r4
 8006982:	462b      	mov	r3, r5
 8006984:	f7f9 fe38 	bl	80005f8 <__aeabi_dmul>
 8006988:	e9dd 2300 	ldrd	r2, r3, [sp]
 800698c:	4680      	mov	r8, r0
 800698e:	4689      	mov	r9, r1
 8006990:	4650      	mov	r0, sl
 8006992:	4659      	mov	r1, fp
 8006994:	f7f9 fe30 	bl	80005f8 <__aeabi_dmul>
 8006998:	4602      	mov	r2, r0
 800699a:	460b      	mov	r3, r1
 800699c:	4640      	mov	r0, r8
 800699e:	4649      	mov	r1, r9
 80069a0:	f7f9 fc74 	bl	800028c <__adddf3>
 80069a4:	4632      	mov	r2, r6
 80069a6:	463b      	mov	r3, r7
 80069a8:	4680      	mov	r8, r0
 80069aa:	4689      	mov	r9, r1
 80069ac:	4620      	mov	r0, r4
 80069ae:	4629      	mov	r1, r5
 80069b0:	f7f9 fe22 	bl	80005f8 <__aeabi_dmul>
 80069b4:	460b      	mov	r3, r1
 80069b6:	4604      	mov	r4, r0
 80069b8:	460d      	mov	r5, r1
 80069ba:	4602      	mov	r2, r0
 80069bc:	4649      	mov	r1, r9
 80069be:	4640      	mov	r0, r8
 80069c0:	f7f9 fc64 	bl	800028c <__adddf3>
 80069c4:	4b19      	ldr	r3, [pc, #100]	; (8006a2c <__ieee754_pow+0x3fc>)
 80069c6:	4299      	cmp	r1, r3
 80069c8:	ec45 4b19 	vmov	d9, r4, r5
 80069cc:	4606      	mov	r6, r0
 80069ce:	460f      	mov	r7, r1
 80069d0:	468b      	mov	fp, r1
 80069d2:	f340 82f0 	ble.w	8006fb6 <__ieee754_pow+0x986>
 80069d6:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80069da:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80069de:	4303      	orrs	r3, r0
 80069e0:	f000 81e4 	beq.w	8006dac <__ieee754_pow+0x77c>
 80069e4:	ec51 0b18 	vmov	r0, r1, d8
 80069e8:	2200      	movs	r2, #0
 80069ea:	2300      	movs	r3, #0
 80069ec:	f7fa f876 	bl	8000adc <__aeabi_dcmplt>
 80069f0:	3800      	subs	r0, #0
 80069f2:	bf18      	it	ne
 80069f4:	2001      	movne	r0, #1
 80069f6:	e72b      	b.n	8006850 <__ieee754_pow+0x220>
 80069f8:	60000000 	.word	0x60000000
 80069fc:	3ff71547 	.word	0x3ff71547
 8006a00:	f85ddf44 	.word	0xf85ddf44
 8006a04:	3e54ae0b 	.word	0x3e54ae0b
 8006a08:	55555555 	.word	0x55555555
 8006a0c:	3fd55555 	.word	0x3fd55555
 8006a10:	652b82fe 	.word	0x652b82fe
 8006a14:	3ff71547 	.word	0x3ff71547
 8006a18:	00000000 	.word	0x00000000
 8006a1c:	bff00000 	.word	0xbff00000
 8006a20:	3ff00000 	.word	0x3ff00000
 8006a24:	3fd00000 	.word	0x3fd00000
 8006a28:	3fe00000 	.word	0x3fe00000
 8006a2c:	408fffff 	.word	0x408fffff
 8006a30:	4bd5      	ldr	r3, [pc, #852]	; (8006d88 <__ieee754_pow+0x758>)
 8006a32:	402b      	ands	r3, r5
 8006a34:	2200      	movs	r2, #0
 8006a36:	b92b      	cbnz	r3, 8006a44 <__ieee754_pow+0x414>
 8006a38:	4bd4      	ldr	r3, [pc, #848]	; (8006d8c <__ieee754_pow+0x75c>)
 8006a3a:	f7f9 fddd 	bl	80005f8 <__aeabi_dmul>
 8006a3e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8006a42:	460c      	mov	r4, r1
 8006a44:	1523      	asrs	r3, r4, #20
 8006a46:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8006a4a:	4413      	add	r3, r2
 8006a4c:	9305      	str	r3, [sp, #20]
 8006a4e:	4bd0      	ldr	r3, [pc, #832]	; (8006d90 <__ieee754_pow+0x760>)
 8006a50:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8006a54:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8006a58:	429c      	cmp	r4, r3
 8006a5a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8006a5e:	dd08      	ble.n	8006a72 <__ieee754_pow+0x442>
 8006a60:	4bcc      	ldr	r3, [pc, #816]	; (8006d94 <__ieee754_pow+0x764>)
 8006a62:	429c      	cmp	r4, r3
 8006a64:	f340 8162 	ble.w	8006d2c <__ieee754_pow+0x6fc>
 8006a68:	9b05      	ldr	r3, [sp, #20]
 8006a6a:	3301      	adds	r3, #1
 8006a6c:	9305      	str	r3, [sp, #20]
 8006a6e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8006a72:	2400      	movs	r4, #0
 8006a74:	00e3      	lsls	r3, r4, #3
 8006a76:	9307      	str	r3, [sp, #28]
 8006a78:	4bc7      	ldr	r3, [pc, #796]	; (8006d98 <__ieee754_pow+0x768>)
 8006a7a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006a7e:	ed93 7b00 	vldr	d7, [r3]
 8006a82:	4629      	mov	r1, r5
 8006a84:	ec53 2b17 	vmov	r2, r3, d7
 8006a88:	eeb0 9a47 	vmov.f32	s18, s14
 8006a8c:	eef0 9a67 	vmov.f32	s19, s15
 8006a90:	4682      	mov	sl, r0
 8006a92:	f7f9 fbf9 	bl	8000288 <__aeabi_dsub>
 8006a96:	4652      	mov	r2, sl
 8006a98:	4606      	mov	r6, r0
 8006a9a:	460f      	mov	r7, r1
 8006a9c:	462b      	mov	r3, r5
 8006a9e:	ec51 0b19 	vmov	r0, r1, d9
 8006aa2:	f7f9 fbf3 	bl	800028c <__adddf3>
 8006aa6:	4602      	mov	r2, r0
 8006aa8:	460b      	mov	r3, r1
 8006aaa:	2000      	movs	r0, #0
 8006aac:	49bb      	ldr	r1, [pc, #748]	; (8006d9c <__ieee754_pow+0x76c>)
 8006aae:	f7f9 fecd 	bl	800084c <__aeabi_ddiv>
 8006ab2:	ec41 0b1a 	vmov	d10, r0, r1
 8006ab6:	4602      	mov	r2, r0
 8006ab8:	460b      	mov	r3, r1
 8006aba:	4630      	mov	r0, r6
 8006abc:	4639      	mov	r1, r7
 8006abe:	f7f9 fd9b 	bl	80005f8 <__aeabi_dmul>
 8006ac2:	2300      	movs	r3, #0
 8006ac4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006ac8:	9302      	str	r3, [sp, #8]
 8006aca:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8006ace:	46ab      	mov	fp, r5
 8006ad0:	106d      	asrs	r5, r5, #1
 8006ad2:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8006ad6:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8006ada:	ec41 0b18 	vmov	d8, r0, r1
 8006ade:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8006ae2:	2200      	movs	r2, #0
 8006ae4:	4640      	mov	r0, r8
 8006ae6:	4649      	mov	r1, r9
 8006ae8:	4614      	mov	r4, r2
 8006aea:	461d      	mov	r5, r3
 8006aec:	f7f9 fd84 	bl	80005f8 <__aeabi_dmul>
 8006af0:	4602      	mov	r2, r0
 8006af2:	460b      	mov	r3, r1
 8006af4:	4630      	mov	r0, r6
 8006af6:	4639      	mov	r1, r7
 8006af8:	f7f9 fbc6 	bl	8000288 <__aeabi_dsub>
 8006afc:	ec53 2b19 	vmov	r2, r3, d9
 8006b00:	4606      	mov	r6, r0
 8006b02:	460f      	mov	r7, r1
 8006b04:	4620      	mov	r0, r4
 8006b06:	4629      	mov	r1, r5
 8006b08:	f7f9 fbbe 	bl	8000288 <__aeabi_dsub>
 8006b0c:	4602      	mov	r2, r0
 8006b0e:	460b      	mov	r3, r1
 8006b10:	4650      	mov	r0, sl
 8006b12:	4659      	mov	r1, fp
 8006b14:	f7f9 fbb8 	bl	8000288 <__aeabi_dsub>
 8006b18:	4642      	mov	r2, r8
 8006b1a:	464b      	mov	r3, r9
 8006b1c:	f7f9 fd6c 	bl	80005f8 <__aeabi_dmul>
 8006b20:	4602      	mov	r2, r0
 8006b22:	460b      	mov	r3, r1
 8006b24:	4630      	mov	r0, r6
 8006b26:	4639      	mov	r1, r7
 8006b28:	f7f9 fbae 	bl	8000288 <__aeabi_dsub>
 8006b2c:	ec53 2b1a 	vmov	r2, r3, d10
 8006b30:	f7f9 fd62 	bl	80005f8 <__aeabi_dmul>
 8006b34:	ec53 2b18 	vmov	r2, r3, d8
 8006b38:	ec41 0b19 	vmov	d9, r0, r1
 8006b3c:	ec51 0b18 	vmov	r0, r1, d8
 8006b40:	f7f9 fd5a 	bl	80005f8 <__aeabi_dmul>
 8006b44:	a37c      	add	r3, pc, #496	; (adr r3, 8006d38 <__ieee754_pow+0x708>)
 8006b46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b4a:	4604      	mov	r4, r0
 8006b4c:	460d      	mov	r5, r1
 8006b4e:	f7f9 fd53 	bl	80005f8 <__aeabi_dmul>
 8006b52:	a37b      	add	r3, pc, #492	; (adr r3, 8006d40 <__ieee754_pow+0x710>)
 8006b54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b58:	f7f9 fb98 	bl	800028c <__adddf3>
 8006b5c:	4622      	mov	r2, r4
 8006b5e:	462b      	mov	r3, r5
 8006b60:	f7f9 fd4a 	bl	80005f8 <__aeabi_dmul>
 8006b64:	a378      	add	r3, pc, #480	; (adr r3, 8006d48 <__ieee754_pow+0x718>)
 8006b66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b6a:	f7f9 fb8f 	bl	800028c <__adddf3>
 8006b6e:	4622      	mov	r2, r4
 8006b70:	462b      	mov	r3, r5
 8006b72:	f7f9 fd41 	bl	80005f8 <__aeabi_dmul>
 8006b76:	a376      	add	r3, pc, #472	; (adr r3, 8006d50 <__ieee754_pow+0x720>)
 8006b78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b7c:	f7f9 fb86 	bl	800028c <__adddf3>
 8006b80:	4622      	mov	r2, r4
 8006b82:	462b      	mov	r3, r5
 8006b84:	f7f9 fd38 	bl	80005f8 <__aeabi_dmul>
 8006b88:	a373      	add	r3, pc, #460	; (adr r3, 8006d58 <__ieee754_pow+0x728>)
 8006b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b8e:	f7f9 fb7d 	bl	800028c <__adddf3>
 8006b92:	4622      	mov	r2, r4
 8006b94:	462b      	mov	r3, r5
 8006b96:	f7f9 fd2f 	bl	80005f8 <__aeabi_dmul>
 8006b9a:	a371      	add	r3, pc, #452	; (adr r3, 8006d60 <__ieee754_pow+0x730>)
 8006b9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ba0:	f7f9 fb74 	bl	800028c <__adddf3>
 8006ba4:	4622      	mov	r2, r4
 8006ba6:	4606      	mov	r6, r0
 8006ba8:	460f      	mov	r7, r1
 8006baa:	462b      	mov	r3, r5
 8006bac:	4620      	mov	r0, r4
 8006bae:	4629      	mov	r1, r5
 8006bb0:	f7f9 fd22 	bl	80005f8 <__aeabi_dmul>
 8006bb4:	4602      	mov	r2, r0
 8006bb6:	460b      	mov	r3, r1
 8006bb8:	4630      	mov	r0, r6
 8006bba:	4639      	mov	r1, r7
 8006bbc:	f7f9 fd1c 	bl	80005f8 <__aeabi_dmul>
 8006bc0:	4642      	mov	r2, r8
 8006bc2:	4604      	mov	r4, r0
 8006bc4:	460d      	mov	r5, r1
 8006bc6:	464b      	mov	r3, r9
 8006bc8:	ec51 0b18 	vmov	r0, r1, d8
 8006bcc:	f7f9 fb5e 	bl	800028c <__adddf3>
 8006bd0:	ec53 2b19 	vmov	r2, r3, d9
 8006bd4:	f7f9 fd10 	bl	80005f8 <__aeabi_dmul>
 8006bd8:	4622      	mov	r2, r4
 8006bda:	462b      	mov	r3, r5
 8006bdc:	f7f9 fb56 	bl	800028c <__adddf3>
 8006be0:	4642      	mov	r2, r8
 8006be2:	4682      	mov	sl, r0
 8006be4:	468b      	mov	fp, r1
 8006be6:	464b      	mov	r3, r9
 8006be8:	4640      	mov	r0, r8
 8006bea:	4649      	mov	r1, r9
 8006bec:	f7f9 fd04 	bl	80005f8 <__aeabi_dmul>
 8006bf0:	4b6b      	ldr	r3, [pc, #428]	; (8006da0 <__ieee754_pow+0x770>)
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	4606      	mov	r6, r0
 8006bf6:	460f      	mov	r7, r1
 8006bf8:	f7f9 fb48 	bl	800028c <__adddf3>
 8006bfc:	4652      	mov	r2, sl
 8006bfe:	465b      	mov	r3, fp
 8006c00:	f7f9 fb44 	bl	800028c <__adddf3>
 8006c04:	2000      	movs	r0, #0
 8006c06:	4604      	mov	r4, r0
 8006c08:	460d      	mov	r5, r1
 8006c0a:	4602      	mov	r2, r0
 8006c0c:	460b      	mov	r3, r1
 8006c0e:	4640      	mov	r0, r8
 8006c10:	4649      	mov	r1, r9
 8006c12:	f7f9 fcf1 	bl	80005f8 <__aeabi_dmul>
 8006c16:	4b62      	ldr	r3, [pc, #392]	; (8006da0 <__ieee754_pow+0x770>)
 8006c18:	4680      	mov	r8, r0
 8006c1a:	4689      	mov	r9, r1
 8006c1c:	2200      	movs	r2, #0
 8006c1e:	4620      	mov	r0, r4
 8006c20:	4629      	mov	r1, r5
 8006c22:	f7f9 fb31 	bl	8000288 <__aeabi_dsub>
 8006c26:	4632      	mov	r2, r6
 8006c28:	463b      	mov	r3, r7
 8006c2a:	f7f9 fb2d 	bl	8000288 <__aeabi_dsub>
 8006c2e:	4602      	mov	r2, r0
 8006c30:	460b      	mov	r3, r1
 8006c32:	4650      	mov	r0, sl
 8006c34:	4659      	mov	r1, fp
 8006c36:	f7f9 fb27 	bl	8000288 <__aeabi_dsub>
 8006c3a:	ec53 2b18 	vmov	r2, r3, d8
 8006c3e:	f7f9 fcdb 	bl	80005f8 <__aeabi_dmul>
 8006c42:	4622      	mov	r2, r4
 8006c44:	4606      	mov	r6, r0
 8006c46:	460f      	mov	r7, r1
 8006c48:	462b      	mov	r3, r5
 8006c4a:	ec51 0b19 	vmov	r0, r1, d9
 8006c4e:	f7f9 fcd3 	bl	80005f8 <__aeabi_dmul>
 8006c52:	4602      	mov	r2, r0
 8006c54:	460b      	mov	r3, r1
 8006c56:	4630      	mov	r0, r6
 8006c58:	4639      	mov	r1, r7
 8006c5a:	f7f9 fb17 	bl	800028c <__adddf3>
 8006c5e:	4606      	mov	r6, r0
 8006c60:	460f      	mov	r7, r1
 8006c62:	4602      	mov	r2, r0
 8006c64:	460b      	mov	r3, r1
 8006c66:	4640      	mov	r0, r8
 8006c68:	4649      	mov	r1, r9
 8006c6a:	f7f9 fb0f 	bl	800028c <__adddf3>
 8006c6e:	a33e      	add	r3, pc, #248	; (adr r3, 8006d68 <__ieee754_pow+0x738>)
 8006c70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c74:	2000      	movs	r0, #0
 8006c76:	4604      	mov	r4, r0
 8006c78:	460d      	mov	r5, r1
 8006c7a:	f7f9 fcbd 	bl	80005f8 <__aeabi_dmul>
 8006c7e:	4642      	mov	r2, r8
 8006c80:	ec41 0b18 	vmov	d8, r0, r1
 8006c84:	464b      	mov	r3, r9
 8006c86:	4620      	mov	r0, r4
 8006c88:	4629      	mov	r1, r5
 8006c8a:	f7f9 fafd 	bl	8000288 <__aeabi_dsub>
 8006c8e:	4602      	mov	r2, r0
 8006c90:	460b      	mov	r3, r1
 8006c92:	4630      	mov	r0, r6
 8006c94:	4639      	mov	r1, r7
 8006c96:	f7f9 faf7 	bl	8000288 <__aeabi_dsub>
 8006c9a:	a335      	add	r3, pc, #212	; (adr r3, 8006d70 <__ieee754_pow+0x740>)
 8006c9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ca0:	f7f9 fcaa 	bl	80005f8 <__aeabi_dmul>
 8006ca4:	a334      	add	r3, pc, #208	; (adr r3, 8006d78 <__ieee754_pow+0x748>)
 8006ca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006caa:	4606      	mov	r6, r0
 8006cac:	460f      	mov	r7, r1
 8006cae:	4620      	mov	r0, r4
 8006cb0:	4629      	mov	r1, r5
 8006cb2:	f7f9 fca1 	bl	80005f8 <__aeabi_dmul>
 8006cb6:	4602      	mov	r2, r0
 8006cb8:	460b      	mov	r3, r1
 8006cba:	4630      	mov	r0, r6
 8006cbc:	4639      	mov	r1, r7
 8006cbe:	f7f9 fae5 	bl	800028c <__adddf3>
 8006cc2:	9a07      	ldr	r2, [sp, #28]
 8006cc4:	4b37      	ldr	r3, [pc, #220]	; (8006da4 <__ieee754_pow+0x774>)
 8006cc6:	4413      	add	r3, r2
 8006cc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ccc:	f7f9 fade 	bl	800028c <__adddf3>
 8006cd0:	4682      	mov	sl, r0
 8006cd2:	9805      	ldr	r0, [sp, #20]
 8006cd4:	468b      	mov	fp, r1
 8006cd6:	f7f9 fc25 	bl	8000524 <__aeabi_i2d>
 8006cda:	9a07      	ldr	r2, [sp, #28]
 8006cdc:	4b32      	ldr	r3, [pc, #200]	; (8006da8 <__ieee754_pow+0x778>)
 8006cde:	4413      	add	r3, r2
 8006ce0:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006ce4:	4606      	mov	r6, r0
 8006ce6:	460f      	mov	r7, r1
 8006ce8:	4652      	mov	r2, sl
 8006cea:	465b      	mov	r3, fp
 8006cec:	ec51 0b18 	vmov	r0, r1, d8
 8006cf0:	f7f9 facc 	bl	800028c <__adddf3>
 8006cf4:	4642      	mov	r2, r8
 8006cf6:	464b      	mov	r3, r9
 8006cf8:	f7f9 fac8 	bl	800028c <__adddf3>
 8006cfc:	4632      	mov	r2, r6
 8006cfe:	463b      	mov	r3, r7
 8006d00:	f7f9 fac4 	bl	800028c <__adddf3>
 8006d04:	2000      	movs	r0, #0
 8006d06:	4632      	mov	r2, r6
 8006d08:	463b      	mov	r3, r7
 8006d0a:	4604      	mov	r4, r0
 8006d0c:	460d      	mov	r5, r1
 8006d0e:	f7f9 fabb 	bl	8000288 <__aeabi_dsub>
 8006d12:	4642      	mov	r2, r8
 8006d14:	464b      	mov	r3, r9
 8006d16:	f7f9 fab7 	bl	8000288 <__aeabi_dsub>
 8006d1a:	ec53 2b18 	vmov	r2, r3, d8
 8006d1e:	f7f9 fab3 	bl	8000288 <__aeabi_dsub>
 8006d22:	4602      	mov	r2, r0
 8006d24:	460b      	mov	r3, r1
 8006d26:	4650      	mov	r0, sl
 8006d28:	4659      	mov	r1, fp
 8006d2a:	e610      	b.n	800694e <__ieee754_pow+0x31e>
 8006d2c:	2401      	movs	r4, #1
 8006d2e:	e6a1      	b.n	8006a74 <__ieee754_pow+0x444>
 8006d30:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8006d80 <__ieee754_pow+0x750>
 8006d34:	e617      	b.n	8006966 <__ieee754_pow+0x336>
 8006d36:	bf00      	nop
 8006d38:	4a454eef 	.word	0x4a454eef
 8006d3c:	3fca7e28 	.word	0x3fca7e28
 8006d40:	93c9db65 	.word	0x93c9db65
 8006d44:	3fcd864a 	.word	0x3fcd864a
 8006d48:	a91d4101 	.word	0xa91d4101
 8006d4c:	3fd17460 	.word	0x3fd17460
 8006d50:	518f264d 	.word	0x518f264d
 8006d54:	3fd55555 	.word	0x3fd55555
 8006d58:	db6fabff 	.word	0xdb6fabff
 8006d5c:	3fdb6db6 	.word	0x3fdb6db6
 8006d60:	33333303 	.word	0x33333303
 8006d64:	3fe33333 	.word	0x3fe33333
 8006d68:	e0000000 	.word	0xe0000000
 8006d6c:	3feec709 	.word	0x3feec709
 8006d70:	dc3a03fd 	.word	0xdc3a03fd
 8006d74:	3feec709 	.word	0x3feec709
 8006d78:	145b01f5 	.word	0x145b01f5
 8006d7c:	be3e2fe0 	.word	0xbe3e2fe0
 8006d80:	00000000 	.word	0x00000000
 8006d84:	3ff00000 	.word	0x3ff00000
 8006d88:	7ff00000 	.word	0x7ff00000
 8006d8c:	43400000 	.word	0x43400000
 8006d90:	0003988e 	.word	0x0003988e
 8006d94:	000bb679 	.word	0x000bb679
 8006d98:	08007778 	.word	0x08007778
 8006d9c:	3ff00000 	.word	0x3ff00000
 8006da0:	40080000 	.word	0x40080000
 8006da4:	08007798 	.word	0x08007798
 8006da8:	08007788 	.word	0x08007788
 8006dac:	a3b3      	add	r3, pc, #716	; (adr r3, 800707c <__ieee754_pow+0xa4c>)
 8006dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006db2:	4640      	mov	r0, r8
 8006db4:	4649      	mov	r1, r9
 8006db6:	f7f9 fa69 	bl	800028c <__adddf3>
 8006dba:	4622      	mov	r2, r4
 8006dbc:	ec41 0b1a 	vmov	d10, r0, r1
 8006dc0:	462b      	mov	r3, r5
 8006dc2:	4630      	mov	r0, r6
 8006dc4:	4639      	mov	r1, r7
 8006dc6:	f7f9 fa5f 	bl	8000288 <__aeabi_dsub>
 8006dca:	4602      	mov	r2, r0
 8006dcc:	460b      	mov	r3, r1
 8006dce:	ec51 0b1a 	vmov	r0, r1, d10
 8006dd2:	f7f9 fea1 	bl	8000b18 <__aeabi_dcmpgt>
 8006dd6:	2800      	cmp	r0, #0
 8006dd8:	f47f ae04 	bne.w	80069e4 <__ieee754_pow+0x3b4>
 8006ddc:	4aa2      	ldr	r2, [pc, #648]	; (8007068 <__ieee754_pow+0xa38>)
 8006dde:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006de2:	4293      	cmp	r3, r2
 8006de4:	f340 8107 	ble.w	8006ff6 <__ieee754_pow+0x9c6>
 8006de8:	151b      	asrs	r3, r3, #20
 8006dea:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8006dee:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8006df2:	fa4a fa03 	asr.w	sl, sl, r3
 8006df6:	44da      	add	sl, fp
 8006df8:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8006dfc:	489b      	ldr	r0, [pc, #620]	; (800706c <__ieee754_pow+0xa3c>)
 8006dfe:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8006e02:	4108      	asrs	r0, r1
 8006e04:	ea00 030a 	and.w	r3, r0, sl
 8006e08:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8006e0c:	f1c1 0114 	rsb	r1, r1, #20
 8006e10:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8006e14:	fa4a fa01 	asr.w	sl, sl, r1
 8006e18:	f1bb 0f00 	cmp.w	fp, #0
 8006e1c:	f04f 0200 	mov.w	r2, #0
 8006e20:	4620      	mov	r0, r4
 8006e22:	4629      	mov	r1, r5
 8006e24:	bfb8      	it	lt
 8006e26:	f1ca 0a00 	rsblt	sl, sl, #0
 8006e2a:	f7f9 fa2d 	bl	8000288 <__aeabi_dsub>
 8006e2e:	ec41 0b19 	vmov	d9, r0, r1
 8006e32:	4642      	mov	r2, r8
 8006e34:	464b      	mov	r3, r9
 8006e36:	ec51 0b19 	vmov	r0, r1, d9
 8006e3a:	f7f9 fa27 	bl	800028c <__adddf3>
 8006e3e:	a37a      	add	r3, pc, #488	; (adr r3, 8007028 <__ieee754_pow+0x9f8>)
 8006e40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e44:	2000      	movs	r0, #0
 8006e46:	4604      	mov	r4, r0
 8006e48:	460d      	mov	r5, r1
 8006e4a:	f7f9 fbd5 	bl	80005f8 <__aeabi_dmul>
 8006e4e:	ec53 2b19 	vmov	r2, r3, d9
 8006e52:	4606      	mov	r6, r0
 8006e54:	460f      	mov	r7, r1
 8006e56:	4620      	mov	r0, r4
 8006e58:	4629      	mov	r1, r5
 8006e5a:	f7f9 fa15 	bl	8000288 <__aeabi_dsub>
 8006e5e:	4602      	mov	r2, r0
 8006e60:	460b      	mov	r3, r1
 8006e62:	4640      	mov	r0, r8
 8006e64:	4649      	mov	r1, r9
 8006e66:	f7f9 fa0f 	bl	8000288 <__aeabi_dsub>
 8006e6a:	a371      	add	r3, pc, #452	; (adr r3, 8007030 <__ieee754_pow+0xa00>)
 8006e6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e70:	f7f9 fbc2 	bl	80005f8 <__aeabi_dmul>
 8006e74:	a370      	add	r3, pc, #448	; (adr r3, 8007038 <__ieee754_pow+0xa08>)
 8006e76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e7a:	4680      	mov	r8, r0
 8006e7c:	4689      	mov	r9, r1
 8006e7e:	4620      	mov	r0, r4
 8006e80:	4629      	mov	r1, r5
 8006e82:	f7f9 fbb9 	bl	80005f8 <__aeabi_dmul>
 8006e86:	4602      	mov	r2, r0
 8006e88:	460b      	mov	r3, r1
 8006e8a:	4640      	mov	r0, r8
 8006e8c:	4649      	mov	r1, r9
 8006e8e:	f7f9 f9fd 	bl	800028c <__adddf3>
 8006e92:	4604      	mov	r4, r0
 8006e94:	460d      	mov	r5, r1
 8006e96:	4602      	mov	r2, r0
 8006e98:	460b      	mov	r3, r1
 8006e9a:	4630      	mov	r0, r6
 8006e9c:	4639      	mov	r1, r7
 8006e9e:	f7f9 f9f5 	bl	800028c <__adddf3>
 8006ea2:	4632      	mov	r2, r6
 8006ea4:	463b      	mov	r3, r7
 8006ea6:	4680      	mov	r8, r0
 8006ea8:	4689      	mov	r9, r1
 8006eaa:	f7f9 f9ed 	bl	8000288 <__aeabi_dsub>
 8006eae:	4602      	mov	r2, r0
 8006eb0:	460b      	mov	r3, r1
 8006eb2:	4620      	mov	r0, r4
 8006eb4:	4629      	mov	r1, r5
 8006eb6:	f7f9 f9e7 	bl	8000288 <__aeabi_dsub>
 8006eba:	4642      	mov	r2, r8
 8006ebc:	4606      	mov	r6, r0
 8006ebe:	460f      	mov	r7, r1
 8006ec0:	464b      	mov	r3, r9
 8006ec2:	4640      	mov	r0, r8
 8006ec4:	4649      	mov	r1, r9
 8006ec6:	f7f9 fb97 	bl	80005f8 <__aeabi_dmul>
 8006eca:	a35d      	add	r3, pc, #372	; (adr r3, 8007040 <__ieee754_pow+0xa10>)
 8006ecc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ed0:	4604      	mov	r4, r0
 8006ed2:	460d      	mov	r5, r1
 8006ed4:	f7f9 fb90 	bl	80005f8 <__aeabi_dmul>
 8006ed8:	a35b      	add	r3, pc, #364	; (adr r3, 8007048 <__ieee754_pow+0xa18>)
 8006eda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ede:	f7f9 f9d3 	bl	8000288 <__aeabi_dsub>
 8006ee2:	4622      	mov	r2, r4
 8006ee4:	462b      	mov	r3, r5
 8006ee6:	f7f9 fb87 	bl	80005f8 <__aeabi_dmul>
 8006eea:	a359      	add	r3, pc, #356	; (adr r3, 8007050 <__ieee754_pow+0xa20>)
 8006eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ef0:	f7f9 f9cc 	bl	800028c <__adddf3>
 8006ef4:	4622      	mov	r2, r4
 8006ef6:	462b      	mov	r3, r5
 8006ef8:	f7f9 fb7e 	bl	80005f8 <__aeabi_dmul>
 8006efc:	a356      	add	r3, pc, #344	; (adr r3, 8007058 <__ieee754_pow+0xa28>)
 8006efe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f02:	f7f9 f9c1 	bl	8000288 <__aeabi_dsub>
 8006f06:	4622      	mov	r2, r4
 8006f08:	462b      	mov	r3, r5
 8006f0a:	f7f9 fb75 	bl	80005f8 <__aeabi_dmul>
 8006f0e:	a354      	add	r3, pc, #336	; (adr r3, 8007060 <__ieee754_pow+0xa30>)
 8006f10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f14:	f7f9 f9ba 	bl	800028c <__adddf3>
 8006f18:	4622      	mov	r2, r4
 8006f1a:	462b      	mov	r3, r5
 8006f1c:	f7f9 fb6c 	bl	80005f8 <__aeabi_dmul>
 8006f20:	4602      	mov	r2, r0
 8006f22:	460b      	mov	r3, r1
 8006f24:	4640      	mov	r0, r8
 8006f26:	4649      	mov	r1, r9
 8006f28:	f7f9 f9ae 	bl	8000288 <__aeabi_dsub>
 8006f2c:	4604      	mov	r4, r0
 8006f2e:	460d      	mov	r5, r1
 8006f30:	4602      	mov	r2, r0
 8006f32:	460b      	mov	r3, r1
 8006f34:	4640      	mov	r0, r8
 8006f36:	4649      	mov	r1, r9
 8006f38:	f7f9 fb5e 	bl	80005f8 <__aeabi_dmul>
 8006f3c:	2200      	movs	r2, #0
 8006f3e:	ec41 0b19 	vmov	d9, r0, r1
 8006f42:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006f46:	4620      	mov	r0, r4
 8006f48:	4629      	mov	r1, r5
 8006f4a:	f7f9 f99d 	bl	8000288 <__aeabi_dsub>
 8006f4e:	4602      	mov	r2, r0
 8006f50:	460b      	mov	r3, r1
 8006f52:	ec51 0b19 	vmov	r0, r1, d9
 8006f56:	f7f9 fc79 	bl	800084c <__aeabi_ddiv>
 8006f5a:	4632      	mov	r2, r6
 8006f5c:	4604      	mov	r4, r0
 8006f5e:	460d      	mov	r5, r1
 8006f60:	463b      	mov	r3, r7
 8006f62:	4640      	mov	r0, r8
 8006f64:	4649      	mov	r1, r9
 8006f66:	f7f9 fb47 	bl	80005f8 <__aeabi_dmul>
 8006f6a:	4632      	mov	r2, r6
 8006f6c:	463b      	mov	r3, r7
 8006f6e:	f7f9 f98d 	bl	800028c <__adddf3>
 8006f72:	4602      	mov	r2, r0
 8006f74:	460b      	mov	r3, r1
 8006f76:	4620      	mov	r0, r4
 8006f78:	4629      	mov	r1, r5
 8006f7a:	f7f9 f985 	bl	8000288 <__aeabi_dsub>
 8006f7e:	4642      	mov	r2, r8
 8006f80:	464b      	mov	r3, r9
 8006f82:	f7f9 f981 	bl	8000288 <__aeabi_dsub>
 8006f86:	460b      	mov	r3, r1
 8006f88:	4602      	mov	r2, r0
 8006f8a:	4939      	ldr	r1, [pc, #228]	; (8007070 <__ieee754_pow+0xa40>)
 8006f8c:	2000      	movs	r0, #0
 8006f8e:	f7f9 f97b 	bl	8000288 <__aeabi_dsub>
 8006f92:	ec41 0b10 	vmov	d0, r0, r1
 8006f96:	ee10 3a90 	vmov	r3, s1
 8006f9a:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8006f9e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006fa2:	da2b      	bge.n	8006ffc <__ieee754_pow+0x9cc>
 8006fa4:	4650      	mov	r0, sl
 8006fa6:	f000 f877 	bl	8007098 <scalbn>
 8006faa:	ec51 0b10 	vmov	r0, r1, d0
 8006fae:	ec53 2b18 	vmov	r2, r3, d8
 8006fb2:	f7ff bbee 	b.w	8006792 <__ieee754_pow+0x162>
 8006fb6:	4b2f      	ldr	r3, [pc, #188]	; (8007074 <__ieee754_pow+0xa44>)
 8006fb8:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8006fbc:	429e      	cmp	r6, r3
 8006fbe:	f77f af0d 	ble.w	8006ddc <__ieee754_pow+0x7ac>
 8006fc2:	4b2d      	ldr	r3, [pc, #180]	; (8007078 <__ieee754_pow+0xa48>)
 8006fc4:	440b      	add	r3, r1
 8006fc6:	4303      	orrs	r3, r0
 8006fc8:	d009      	beq.n	8006fde <__ieee754_pow+0x9ae>
 8006fca:	ec51 0b18 	vmov	r0, r1, d8
 8006fce:	2200      	movs	r2, #0
 8006fd0:	2300      	movs	r3, #0
 8006fd2:	f7f9 fd83 	bl	8000adc <__aeabi_dcmplt>
 8006fd6:	3800      	subs	r0, #0
 8006fd8:	bf18      	it	ne
 8006fda:	2001      	movne	r0, #1
 8006fdc:	e448      	b.n	8006870 <__ieee754_pow+0x240>
 8006fde:	4622      	mov	r2, r4
 8006fe0:	462b      	mov	r3, r5
 8006fe2:	f7f9 f951 	bl	8000288 <__aeabi_dsub>
 8006fe6:	4642      	mov	r2, r8
 8006fe8:	464b      	mov	r3, r9
 8006fea:	f7f9 fd8b 	bl	8000b04 <__aeabi_dcmpge>
 8006fee:	2800      	cmp	r0, #0
 8006ff0:	f43f aef4 	beq.w	8006ddc <__ieee754_pow+0x7ac>
 8006ff4:	e7e9      	b.n	8006fca <__ieee754_pow+0x99a>
 8006ff6:	f04f 0a00 	mov.w	sl, #0
 8006ffa:	e71a      	b.n	8006e32 <__ieee754_pow+0x802>
 8006ffc:	ec51 0b10 	vmov	r0, r1, d0
 8007000:	4619      	mov	r1, r3
 8007002:	e7d4      	b.n	8006fae <__ieee754_pow+0x97e>
 8007004:	491a      	ldr	r1, [pc, #104]	; (8007070 <__ieee754_pow+0xa40>)
 8007006:	2000      	movs	r0, #0
 8007008:	f7ff bb31 	b.w	800666e <__ieee754_pow+0x3e>
 800700c:	2000      	movs	r0, #0
 800700e:	2100      	movs	r1, #0
 8007010:	f7ff bb2d 	b.w	800666e <__ieee754_pow+0x3e>
 8007014:	4630      	mov	r0, r6
 8007016:	4639      	mov	r1, r7
 8007018:	f7ff bb29 	b.w	800666e <__ieee754_pow+0x3e>
 800701c:	9204      	str	r2, [sp, #16]
 800701e:	f7ff bb7b 	b.w	8006718 <__ieee754_pow+0xe8>
 8007022:	2300      	movs	r3, #0
 8007024:	f7ff bb65 	b.w	80066f2 <__ieee754_pow+0xc2>
 8007028:	00000000 	.word	0x00000000
 800702c:	3fe62e43 	.word	0x3fe62e43
 8007030:	fefa39ef 	.word	0xfefa39ef
 8007034:	3fe62e42 	.word	0x3fe62e42
 8007038:	0ca86c39 	.word	0x0ca86c39
 800703c:	be205c61 	.word	0xbe205c61
 8007040:	72bea4d0 	.word	0x72bea4d0
 8007044:	3e663769 	.word	0x3e663769
 8007048:	c5d26bf1 	.word	0xc5d26bf1
 800704c:	3ebbbd41 	.word	0x3ebbbd41
 8007050:	af25de2c 	.word	0xaf25de2c
 8007054:	3f11566a 	.word	0x3f11566a
 8007058:	16bebd93 	.word	0x16bebd93
 800705c:	3f66c16c 	.word	0x3f66c16c
 8007060:	5555553e 	.word	0x5555553e
 8007064:	3fc55555 	.word	0x3fc55555
 8007068:	3fe00000 	.word	0x3fe00000
 800706c:	fff00000 	.word	0xfff00000
 8007070:	3ff00000 	.word	0x3ff00000
 8007074:	4090cbff 	.word	0x4090cbff
 8007078:	3f6f3400 	.word	0x3f6f3400
 800707c:	652b82fe 	.word	0x652b82fe
 8007080:	3c971547 	.word	0x3c971547

08007084 <fabs>:
 8007084:	ec51 0b10 	vmov	r0, r1, d0
 8007088:	ee10 2a10 	vmov	r2, s0
 800708c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8007090:	ec43 2b10 	vmov	d0, r2, r3
 8007094:	4770      	bx	lr
	...

08007098 <scalbn>:
 8007098:	b570      	push	{r4, r5, r6, lr}
 800709a:	ec55 4b10 	vmov	r4, r5, d0
 800709e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 80070a2:	4606      	mov	r6, r0
 80070a4:	462b      	mov	r3, r5
 80070a6:	b999      	cbnz	r1, 80070d0 <scalbn+0x38>
 80070a8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80070ac:	4323      	orrs	r3, r4
 80070ae:	d03f      	beq.n	8007130 <scalbn+0x98>
 80070b0:	4b35      	ldr	r3, [pc, #212]	; (8007188 <scalbn+0xf0>)
 80070b2:	4629      	mov	r1, r5
 80070b4:	ee10 0a10 	vmov	r0, s0
 80070b8:	2200      	movs	r2, #0
 80070ba:	f7f9 fa9d 	bl	80005f8 <__aeabi_dmul>
 80070be:	4b33      	ldr	r3, [pc, #204]	; (800718c <scalbn+0xf4>)
 80070c0:	429e      	cmp	r6, r3
 80070c2:	4604      	mov	r4, r0
 80070c4:	460d      	mov	r5, r1
 80070c6:	da10      	bge.n	80070ea <scalbn+0x52>
 80070c8:	a327      	add	r3, pc, #156	; (adr r3, 8007168 <scalbn+0xd0>)
 80070ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070ce:	e01f      	b.n	8007110 <scalbn+0x78>
 80070d0:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80070d4:	4291      	cmp	r1, r2
 80070d6:	d10c      	bne.n	80070f2 <scalbn+0x5a>
 80070d8:	ee10 2a10 	vmov	r2, s0
 80070dc:	4620      	mov	r0, r4
 80070de:	4629      	mov	r1, r5
 80070e0:	f7f9 f8d4 	bl	800028c <__adddf3>
 80070e4:	4604      	mov	r4, r0
 80070e6:	460d      	mov	r5, r1
 80070e8:	e022      	b.n	8007130 <scalbn+0x98>
 80070ea:	460b      	mov	r3, r1
 80070ec:	f3c1 510a 	ubfx	r1, r1, #20, #11
 80070f0:	3936      	subs	r1, #54	; 0x36
 80070f2:	f24c 3250 	movw	r2, #50000	; 0xc350
 80070f6:	4296      	cmp	r6, r2
 80070f8:	dd0d      	ble.n	8007116 <scalbn+0x7e>
 80070fa:	2d00      	cmp	r5, #0
 80070fc:	a11c      	add	r1, pc, #112	; (adr r1, 8007170 <scalbn+0xd8>)
 80070fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007102:	da02      	bge.n	800710a <scalbn+0x72>
 8007104:	a11c      	add	r1, pc, #112	; (adr r1, 8007178 <scalbn+0xe0>)
 8007106:	e9d1 0100 	ldrd	r0, r1, [r1]
 800710a:	a319      	add	r3, pc, #100	; (adr r3, 8007170 <scalbn+0xd8>)
 800710c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007110:	f7f9 fa72 	bl	80005f8 <__aeabi_dmul>
 8007114:	e7e6      	b.n	80070e4 <scalbn+0x4c>
 8007116:	1872      	adds	r2, r6, r1
 8007118:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800711c:	428a      	cmp	r2, r1
 800711e:	dcec      	bgt.n	80070fa <scalbn+0x62>
 8007120:	2a00      	cmp	r2, #0
 8007122:	dd08      	ble.n	8007136 <scalbn+0x9e>
 8007124:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007128:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800712c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8007130:	ec45 4b10 	vmov	d0, r4, r5
 8007134:	bd70      	pop	{r4, r5, r6, pc}
 8007136:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800713a:	da08      	bge.n	800714e <scalbn+0xb6>
 800713c:	2d00      	cmp	r5, #0
 800713e:	a10a      	add	r1, pc, #40	; (adr r1, 8007168 <scalbn+0xd0>)
 8007140:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007144:	dac0      	bge.n	80070c8 <scalbn+0x30>
 8007146:	a10e      	add	r1, pc, #56	; (adr r1, 8007180 <scalbn+0xe8>)
 8007148:	e9d1 0100 	ldrd	r0, r1, [r1]
 800714c:	e7bc      	b.n	80070c8 <scalbn+0x30>
 800714e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007152:	3236      	adds	r2, #54	; 0x36
 8007154:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007158:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800715c:	4620      	mov	r0, r4
 800715e:	4b0c      	ldr	r3, [pc, #48]	; (8007190 <scalbn+0xf8>)
 8007160:	2200      	movs	r2, #0
 8007162:	e7d5      	b.n	8007110 <scalbn+0x78>
 8007164:	f3af 8000 	nop.w
 8007168:	c2f8f359 	.word	0xc2f8f359
 800716c:	01a56e1f 	.word	0x01a56e1f
 8007170:	8800759c 	.word	0x8800759c
 8007174:	7e37e43c 	.word	0x7e37e43c
 8007178:	8800759c 	.word	0x8800759c
 800717c:	fe37e43c 	.word	0xfe37e43c
 8007180:	c2f8f359 	.word	0xc2f8f359
 8007184:	81a56e1f 	.word	0x81a56e1f
 8007188:	43500000 	.word	0x43500000
 800718c:	ffff3cb0 	.word	0xffff3cb0
 8007190:	3c900000 	.word	0x3c900000

08007194 <with_errno>:
 8007194:	b570      	push	{r4, r5, r6, lr}
 8007196:	4604      	mov	r4, r0
 8007198:	460d      	mov	r5, r1
 800719a:	4616      	mov	r6, r2
 800719c:	f7fd f9ea 	bl	8004574 <__errno>
 80071a0:	4629      	mov	r1, r5
 80071a2:	6006      	str	r6, [r0, #0]
 80071a4:	4620      	mov	r0, r4
 80071a6:	bd70      	pop	{r4, r5, r6, pc}

080071a8 <xflow>:
 80071a8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80071aa:	4614      	mov	r4, r2
 80071ac:	461d      	mov	r5, r3
 80071ae:	b108      	cbz	r0, 80071b4 <xflow+0xc>
 80071b0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80071b4:	e9cd 2300 	strd	r2, r3, [sp]
 80071b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80071bc:	4620      	mov	r0, r4
 80071be:	4629      	mov	r1, r5
 80071c0:	f7f9 fa1a 	bl	80005f8 <__aeabi_dmul>
 80071c4:	2222      	movs	r2, #34	; 0x22
 80071c6:	b003      	add	sp, #12
 80071c8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80071cc:	f7ff bfe2 	b.w	8007194 <with_errno>

080071d0 <__math_uflow>:
 80071d0:	b508      	push	{r3, lr}
 80071d2:	2200      	movs	r2, #0
 80071d4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80071d8:	f7ff ffe6 	bl	80071a8 <xflow>
 80071dc:	ec41 0b10 	vmov	d0, r0, r1
 80071e0:	bd08      	pop	{r3, pc}

080071e2 <__math_oflow>:
 80071e2:	b508      	push	{r3, lr}
 80071e4:	2200      	movs	r2, #0
 80071e6:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 80071ea:	f7ff ffdd 	bl	80071a8 <xflow>
 80071ee:	ec41 0b10 	vmov	d0, r0, r1
 80071f2:	bd08      	pop	{r3, pc}

080071f4 <__ieee754_sqrt>:
 80071f4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071f8:	ec55 4b10 	vmov	r4, r5, d0
 80071fc:	4e67      	ldr	r6, [pc, #412]	; (800739c <__ieee754_sqrt+0x1a8>)
 80071fe:	43ae      	bics	r6, r5
 8007200:	ee10 0a10 	vmov	r0, s0
 8007204:	ee10 2a10 	vmov	r2, s0
 8007208:	4629      	mov	r1, r5
 800720a:	462b      	mov	r3, r5
 800720c:	d10d      	bne.n	800722a <__ieee754_sqrt+0x36>
 800720e:	f7f9 f9f3 	bl	80005f8 <__aeabi_dmul>
 8007212:	4602      	mov	r2, r0
 8007214:	460b      	mov	r3, r1
 8007216:	4620      	mov	r0, r4
 8007218:	4629      	mov	r1, r5
 800721a:	f7f9 f837 	bl	800028c <__adddf3>
 800721e:	4604      	mov	r4, r0
 8007220:	460d      	mov	r5, r1
 8007222:	ec45 4b10 	vmov	d0, r4, r5
 8007226:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800722a:	2d00      	cmp	r5, #0
 800722c:	dc0b      	bgt.n	8007246 <__ieee754_sqrt+0x52>
 800722e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8007232:	4326      	orrs	r6, r4
 8007234:	d0f5      	beq.n	8007222 <__ieee754_sqrt+0x2e>
 8007236:	b135      	cbz	r5, 8007246 <__ieee754_sqrt+0x52>
 8007238:	f7f9 f826 	bl	8000288 <__aeabi_dsub>
 800723c:	4602      	mov	r2, r0
 800723e:	460b      	mov	r3, r1
 8007240:	f7f9 fb04 	bl	800084c <__aeabi_ddiv>
 8007244:	e7eb      	b.n	800721e <__ieee754_sqrt+0x2a>
 8007246:	1509      	asrs	r1, r1, #20
 8007248:	f000 808d 	beq.w	8007366 <__ieee754_sqrt+0x172>
 800724c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007250:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 8007254:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007258:	07c9      	lsls	r1, r1, #31
 800725a:	bf5c      	itt	pl
 800725c:	005b      	lslpl	r3, r3, #1
 800725e:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 8007262:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8007266:	bf58      	it	pl
 8007268:	0052      	lslpl	r2, r2, #1
 800726a:	2500      	movs	r5, #0
 800726c:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8007270:	1076      	asrs	r6, r6, #1
 8007272:	0052      	lsls	r2, r2, #1
 8007274:	f04f 0e16 	mov.w	lr, #22
 8007278:	46ac      	mov	ip, r5
 800727a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800727e:	eb0c 0001 	add.w	r0, ip, r1
 8007282:	4298      	cmp	r0, r3
 8007284:	bfde      	ittt	le
 8007286:	1a1b      	suble	r3, r3, r0
 8007288:	eb00 0c01 	addle.w	ip, r0, r1
 800728c:	186d      	addle	r5, r5, r1
 800728e:	005b      	lsls	r3, r3, #1
 8007290:	f1be 0e01 	subs.w	lr, lr, #1
 8007294:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8007298:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800729c:	ea4f 0242 	mov.w	r2, r2, lsl #1
 80072a0:	d1ed      	bne.n	800727e <__ieee754_sqrt+0x8a>
 80072a2:	4674      	mov	r4, lr
 80072a4:	2720      	movs	r7, #32
 80072a6:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80072aa:	4563      	cmp	r3, ip
 80072ac:	eb01 000e 	add.w	r0, r1, lr
 80072b0:	dc02      	bgt.n	80072b8 <__ieee754_sqrt+0xc4>
 80072b2:	d113      	bne.n	80072dc <__ieee754_sqrt+0xe8>
 80072b4:	4290      	cmp	r0, r2
 80072b6:	d811      	bhi.n	80072dc <__ieee754_sqrt+0xe8>
 80072b8:	2800      	cmp	r0, #0
 80072ba:	eb00 0e01 	add.w	lr, r0, r1
 80072be:	da57      	bge.n	8007370 <__ieee754_sqrt+0x17c>
 80072c0:	f1be 0f00 	cmp.w	lr, #0
 80072c4:	db54      	blt.n	8007370 <__ieee754_sqrt+0x17c>
 80072c6:	f10c 0801 	add.w	r8, ip, #1
 80072ca:	eba3 030c 	sub.w	r3, r3, ip
 80072ce:	4290      	cmp	r0, r2
 80072d0:	bf88      	it	hi
 80072d2:	f103 33ff 	addhi.w	r3, r3, #4294967295	; 0xffffffff
 80072d6:	1a12      	subs	r2, r2, r0
 80072d8:	440c      	add	r4, r1
 80072da:	46c4      	mov	ip, r8
 80072dc:	005b      	lsls	r3, r3, #1
 80072de:	3f01      	subs	r7, #1
 80072e0:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 80072e4:	ea4f 0151 	mov.w	r1, r1, lsr #1
 80072e8:	ea4f 0242 	mov.w	r2, r2, lsl #1
 80072ec:	d1dd      	bne.n	80072aa <__ieee754_sqrt+0xb6>
 80072ee:	4313      	orrs	r3, r2
 80072f0:	d01b      	beq.n	800732a <__ieee754_sqrt+0x136>
 80072f2:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 80073a0 <__ieee754_sqrt+0x1ac>
 80072f6:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 80073a4 <__ieee754_sqrt+0x1b0>
 80072fa:	e9da 0100 	ldrd	r0, r1, [sl]
 80072fe:	e9db 2300 	ldrd	r2, r3, [fp]
 8007302:	f7f8 ffc1 	bl	8000288 <__aeabi_dsub>
 8007306:	e9da 8900 	ldrd	r8, r9, [sl]
 800730a:	4602      	mov	r2, r0
 800730c:	460b      	mov	r3, r1
 800730e:	4640      	mov	r0, r8
 8007310:	4649      	mov	r1, r9
 8007312:	f7f9 fbed 	bl	8000af0 <__aeabi_dcmple>
 8007316:	b140      	cbz	r0, 800732a <__ieee754_sqrt+0x136>
 8007318:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 800731c:	e9da 0100 	ldrd	r0, r1, [sl]
 8007320:	e9db 2300 	ldrd	r2, r3, [fp]
 8007324:	d126      	bne.n	8007374 <__ieee754_sqrt+0x180>
 8007326:	3501      	adds	r5, #1
 8007328:	463c      	mov	r4, r7
 800732a:	106a      	asrs	r2, r5, #1
 800732c:	0863      	lsrs	r3, r4, #1
 800732e:	07e9      	lsls	r1, r5, #31
 8007330:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8007334:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8007338:	bf48      	it	mi
 800733a:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800733e:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 8007342:	461c      	mov	r4, r3
 8007344:	e76d      	b.n	8007222 <__ieee754_sqrt+0x2e>
 8007346:	0ad3      	lsrs	r3, r2, #11
 8007348:	3815      	subs	r0, #21
 800734a:	0552      	lsls	r2, r2, #21
 800734c:	2b00      	cmp	r3, #0
 800734e:	d0fa      	beq.n	8007346 <__ieee754_sqrt+0x152>
 8007350:	02dc      	lsls	r4, r3, #11
 8007352:	d50a      	bpl.n	800736a <__ieee754_sqrt+0x176>
 8007354:	f1c1 0420 	rsb	r4, r1, #32
 8007358:	fa22 f404 	lsr.w	r4, r2, r4
 800735c:	1e4d      	subs	r5, r1, #1
 800735e:	408a      	lsls	r2, r1
 8007360:	4323      	orrs	r3, r4
 8007362:	1b41      	subs	r1, r0, r5
 8007364:	e772      	b.n	800724c <__ieee754_sqrt+0x58>
 8007366:	4608      	mov	r0, r1
 8007368:	e7f0      	b.n	800734c <__ieee754_sqrt+0x158>
 800736a:	005b      	lsls	r3, r3, #1
 800736c:	3101      	adds	r1, #1
 800736e:	e7ef      	b.n	8007350 <__ieee754_sqrt+0x15c>
 8007370:	46e0      	mov	r8, ip
 8007372:	e7aa      	b.n	80072ca <__ieee754_sqrt+0xd6>
 8007374:	f7f8 ff8a 	bl	800028c <__adddf3>
 8007378:	e9da 8900 	ldrd	r8, r9, [sl]
 800737c:	4602      	mov	r2, r0
 800737e:	460b      	mov	r3, r1
 8007380:	4640      	mov	r0, r8
 8007382:	4649      	mov	r1, r9
 8007384:	f7f9 fbaa 	bl	8000adc <__aeabi_dcmplt>
 8007388:	b120      	cbz	r0, 8007394 <__ieee754_sqrt+0x1a0>
 800738a:	1ca0      	adds	r0, r4, #2
 800738c:	bf08      	it	eq
 800738e:	3501      	addeq	r5, #1
 8007390:	3402      	adds	r4, #2
 8007392:	e7ca      	b.n	800732a <__ieee754_sqrt+0x136>
 8007394:	3401      	adds	r4, #1
 8007396:	f024 0401 	bic.w	r4, r4, #1
 800739a:	e7c6      	b.n	800732a <__ieee754_sqrt+0x136>
 800739c:	7ff00000 	.word	0x7ff00000
 80073a0:	200001d8 	.word	0x200001d8
 80073a4:	200001e0 	.word	0x200001e0

080073a8 <_init>:
 80073a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073aa:	bf00      	nop
 80073ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80073ae:	bc08      	pop	{r3}
 80073b0:	469e      	mov	lr, r3
 80073b2:	4770      	bx	lr

080073b4 <_fini>:
 80073b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073b6:	bf00      	nop
 80073b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80073ba:	bc08      	pop	{r3}
 80073bc:	469e      	mov	lr, r3
 80073be:	4770      	bx	lr
