

================================================================
== Vivado HLS Report for 'fullyConnected'
================================================================
* Date:           Fri Dec 29 21:02:41 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        AlexNet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.514|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----------+-----------+-----------+-----------+---------+
    |        Latency        |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+---------+
    |  226512898|  226512898|  226512898|  226512898|   none  |
    +-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |             |        Latency        | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |    min    |    max    |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |- Loop 1     |       4096|       4096|         1|          -|          -|  4096|    no    |
        |- Loop 2     |  226508800|  226508800|     55300|          -|          -|  4096|    no    |
        | + Loop 2.1  |      55296|      55296|         6|          -|          -|  9216|    no    |
        +-------------+-----------+-----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    253|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    116|
|Register         |        -|      -|     205|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     205|    369|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |fullyConnected_mubkb_U1  |fullyConnected_mubkb  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_156_p2           |     +    |      0|  0|  17|          13|           1|
    |i_2_fu_173_p2           |     +    |      0|  0|  17|          13|           1|
    |j_1_fu_194_p2           |     +    |      0|  0|  19|          14|           1|
    |p_Val2_6_fu_268_p2      |     +    |      0|  0|  23|          16|          16|
    |ret_V_2_cast_fu_289_p2  |     +    |      0|  0|  21|          15|          15|
    |ret_V_2_fu_283_p2       |     +    |      0|  0|  23|          16|          16|
    |ret_V_fu_250_p2         |     +    |      0|  0|  32|          25|          25|
    |tmp_9_fu_212_p2         |     +    |      0|  0|  34|          27|          27|
    |exitcond1_fu_150_p2     |   icmp   |      0|  0|  13|          13|          14|
    |exitcond2_fu_167_p2     |   icmp   |      0|  0|  13|          13|          14|
    |exitcond_fu_188_p2      |   icmp   |      0|  0|  13|          14|          14|
    |tmp_6_fu_295_p2         |   icmp   |      0|  0|  13|          16|           1|
    |ret_V_2_s_fu_301_p3     |  select  |      0|  0|  15|           1|          15|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 253|         196|         160|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  53|         12|    1|         12|
    |i1_reg_127         |   9|          2|   13|         26|
    |i_reg_116          |   9|          2|   13|         26|
    |j_reg_138          |   9|          2|   14|         28|
    |output_V_address0  |  15|          3|   12|         36|
    |output_V_d0        |  21|          4|   16|         64|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 116|         25|   69|        192|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |  11|   0|   11|          0|
    |i1_reg_127               |  13|   0|   13|          0|
    |i_2_reg_332              |  13|   0|   13|          0|
    |i_reg_116                |  13|   0|   13|          0|
    |input_V_load_reg_375     |  16|   0|   16|          0|
    |j_1_reg_355              |  14|   0|   14|          0|
    |j_reg_138                |  14|   0|   14|          0|
    |output_V_addr_1_reg_347  |  12|   0|   12|          0|
    |p_Val2_2_reg_385         |  16|   0|   16|          0|
    |ret_V_2_s_reg_400        |  15|   0|   15|          0|
    |tmp_10_reg_395           |   1|   0|    1|          0|
    |tmp_2_cast_reg_342       |  13|   0|   27|         14|
    |tmp_2_reg_337            |  13|   0|   64|         51|
    |tmp_5_reg_390            |  25|   0|   25|          0|
    |weights_V_load_reg_380   |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 205|   0|  270|         65|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------------+-----+-----+------------+----------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | fullyConnected | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | fullyConnected | return value |
|ap_start            |  in |    1| ap_ctrl_hs | fullyConnected | return value |
|ap_done             | out |    1| ap_ctrl_hs | fullyConnected | return value |
|ap_idle             | out |    1| ap_ctrl_hs | fullyConnected | return value |
|ap_ready            | out |    1| ap_ctrl_hs | fullyConnected | return value |
|input_V_address0    | out |   14|  ap_memory |     input_V    |     array    |
|input_V_ce0         | out |    1|  ap_memory |     input_V    |     array    |
|input_V_q0          |  in |   16|  ap_memory |     input_V    |     array    |
|output_V_address0   | out |   12|  ap_memory |    output_V    |     array    |
|output_V_ce0        | out |    1|  ap_memory |    output_V    |     array    |
|output_V_we0        | out |    1|  ap_memory |    output_V    |     array    |
|output_V_d0         | out |   16|  ap_memory |    output_V    |     array    |
|output_V_q0         |  in |   16|  ap_memory |    output_V    |     array    |
|weights_V_address0  | out |   26|  ap_memory |    weights_V   |     array    |
|weights_V_ce0       | out |    1|  ap_memory |    weights_V   |     array    |
|weights_V_q0        |  in |   16|  ap_memory |    weights_V   |     array    |
|bias_V_address0     | out |   12|  ap_memory |     bias_V     |     array    |
|bias_V_ce0          | out |    1|  ap_memory |     bias_V     |     array    |
|bias_V_q0           |  in |   16|  ap_memory |     bias_V     |     array    |
+--------------------+-----+-----+------------+----------------+--------------+

