<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab6.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="TopModule_6.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="TopModule_6.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="TopModule_6.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="TopModule_6.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="TopModule_6.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="TopModule_6.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="TopModule_6.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="TopModule_6.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="TopModule_6.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="TopModule_6.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TopModule_6.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="TopModule_6.ptwx"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="TopModule_6.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="TopModule_6.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="TopModule_6.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="TopModule_6.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="TopModule_6.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="TopModule_6.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="TopModule_6.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="TopModule_6.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="TopModule_6.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="TopModule_6.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="TopModule_6.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TopModule_6_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="TopModule_6_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TopModule_6_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TopModule_6_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="TopModule_6_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="TopModule_6_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TopModule_6_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TopModule_6_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="TopModule_6_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="TopModule_6_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TopModule_6_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TopModule_6_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="TopModule_6_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="TopModule_6_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TopModule_6_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu16_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu16_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="alu16_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu16_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="topmodule_6.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="topmodule_6.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="topmodule_6.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1523130126" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1523130126">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523130126" xil_pn:in_ck="-4805796058875565148" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1523130126">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Hex_to_7Seg.v"/>
      <outfile xil_pn:name="Integer_Datapath.v"/>
      <outfile xil_pn:name="Reg16.v"/>
      <outfile xil_pn:name="Register_file.v"/>
      <outfile xil_pn:name="S_MUX.v"/>
      <outfile xil_pn:name="TopModule_6.v"/>
      <outfile xil_pn:name="ad_mux.v"/>
      <outfile xil_pn:name="alu16.v"/>
      <outfile xil_pn:name="alu16_tb.v"/>
      <outfile xil_pn:name="clk_500Hz.v"/>
      <outfile xil_pn:name="debounce.v"/>
      <outfile xil_pn:name="decoder3_to_8.v"/>
      <outfile xil_pn:name="display_controller.v"/>
      <outfile xil_pn:name="pixel_clk.v"/>
      <outfile xil_pn:name="pixel_controller.v"/>
    </transform>
    <transform xil_pn:end_ts="1523130130" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3751618984146778315" xil_pn:start_ts="1523130130">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523130130" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4501051829903111981" xil_pn:start_ts="1523130130">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523130130" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7095395610439522987" xil_pn:start_ts="1523130130">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523130130" xil_pn:in_ck="-4805796058875565148" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1523130130">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Hex_to_7Seg.v"/>
      <outfile xil_pn:name="Integer_Datapath.v"/>
      <outfile xil_pn:name="Reg16.v"/>
      <outfile xil_pn:name="Register_file.v"/>
      <outfile xil_pn:name="S_MUX.v"/>
      <outfile xil_pn:name="TopModule_6.v"/>
      <outfile xil_pn:name="ad_mux.v"/>
      <outfile xil_pn:name="alu16.v"/>
      <outfile xil_pn:name="alu16_tb.v"/>
      <outfile xil_pn:name="clk_500Hz.v"/>
      <outfile xil_pn:name="debounce.v"/>
      <outfile xil_pn:name="decoder3_to_8.v"/>
      <outfile xil_pn:name="display_controller.v"/>
      <outfile xil_pn:name="pixel_clk.v"/>
      <outfile xil_pn:name="pixel_controller.v"/>
    </transform>
    <transform xil_pn:end_ts="1523130133" xil_pn:in_ck="-4805796058875565148" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6546185833592625017" xil_pn:start_ts="1523130130">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="alu16_tb_beh.prj"/>
      <outfile xil_pn:name="alu16_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1523130133" xil_pn:in_ck="-4177922448425591379" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7712670598420523068" xil_pn:start_ts="1523130133">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="alu16_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1522982702" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1522982702">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522982702" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2718004749053766781" xil_pn:start_ts="1522982702">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522982702" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7095395610439522987" xil_pn:start_ts="1522982702">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522982702" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1522982702">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522982702" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7086933948106045851" xil_pn:start_ts="1522982702">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522982702" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1522982702">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522982702" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2565382886863480587" xil_pn:start_ts="1522982702">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523071519" xil_pn:in_ck="-2070487900372999390" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="4911037425664577928" xil_pn:start_ts="1523071481">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TopModule_6.lso"/>
      <outfile xil_pn:name="TopModule_6.ngc"/>
      <outfile xil_pn:name="TopModule_6.ngr"/>
      <outfile xil_pn:name="TopModule_6.prj"/>
      <outfile xil_pn:name="TopModule_6.stx"/>
      <outfile xil_pn:name="TopModule_6.syr"/>
      <outfile xil_pn:name="TopModule_6.xst"/>
      <outfile xil_pn:name="TopModule_6_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1523068461" xil_pn:in_ck="-6542939773158478351" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5853238001906827888" xil_pn:start_ts="1523068461">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523071547" xil_pn:in_ck="-1097087684037868763" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="703284861872861180" xil_pn:start_ts="1523071519">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TopModule_6.bld"/>
      <outfile xil_pn:name="TopModule_6.ngd"/>
      <outfile xil_pn:name="TopModule_6_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1523071618" xil_pn:in_ck="-1097087684037868762" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1523071547">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TopModule_6.pcf"/>
      <outfile xil_pn:name="TopModule_6_map.map"/>
      <outfile xil_pn:name="TopModule_6_map.mrp"/>
      <outfile xil_pn:name="TopModule_6_map.ncd"/>
      <outfile xil_pn:name="TopModule_6_map.ngm"/>
      <outfile xil_pn:name="TopModule_6_map.xrpt"/>
      <outfile xil_pn:name="TopModule_6_summary.xml"/>
      <outfile xil_pn:name="TopModule_6_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1523071693" xil_pn:in_ck="7982923021818361151" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1523071618">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TopModule_6.ncd"/>
      <outfile xil_pn:name="TopModule_6.pad"/>
      <outfile xil_pn:name="TopModule_6.par"/>
      <outfile xil_pn:name="TopModule_6.ptwx"/>
      <outfile xil_pn:name="TopModule_6.unroutes"/>
      <outfile xil_pn:name="TopModule_6.xpi"/>
      <outfile xil_pn:name="TopModule_6_pad.csv"/>
      <outfile xil_pn:name="TopModule_6_pad.txt"/>
      <outfile xil_pn:name="TopModule_6_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1523071741" xil_pn:in_ck="8850783904295636177" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="306664139534459597" xil_pn:start_ts="1523071693">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TopModule_6.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="topmodule_6.bgn"/>
      <outfile xil_pn:name="topmodule_6.bit"/>
      <outfile xil_pn:name="topmodule_6.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1523071693" xil_pn:in_ck="-1097087684037868894" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1523071669">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TopModule_6.twr"/>
      <outfile xil_pn:name="TopModule_6.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
