

================================================================
== Vitis HLS Report for 'kmp'
================================================================
* Date:           Thu Sep  1 13:37:20 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        kmp_HLS
* Solution:       kmp_HLS (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.627 ns|     0.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- c1      |        ?|        ?|         ?|          -|          -|      3|        no|
        | + c2     |        ?|        ?|         2|          2|          1|      ?|       yes|
        |- k1      |        ?|        ?|         ?|          -|          -|  32411|        no|
        | + k2     |        ?|        ?|         3|          2|          1|      ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2
  * Pipeline-1: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 2
  Pipeline-0 : II = 2, D = 2, States = { 4 5 }
  Pipeline-1 : II = 2, D = 3, States = { 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 7 
3 --> 4 
4 --> 5 
5 --> 6 4 
6 --> 2 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 12 11 
11 --> 9 
12 --> 13 
13 --> 14 
14 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8"   --->   Operation 16 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pattern, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = specmemcore i32 @_ssdm_op_SpecMemCore, i8 %pattern, i32 666, i32 17, i32 1"   --->   Operation 18 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pattern, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pattern"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_17 = specmemcore i32 @_ssdm_op_SpecMemCore, i8 %input_r, i32 666, i32 17, i32 1"   --->   Operation 22 'specmemcore' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_r"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kmpNext, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty_18 = specmemcore i32 @_ssdm_op_SpecMemCore, i32 %kmpNext, i32 666, i32 17, i32 1"   --->   Operation 26 'specmemcore' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kmpNext, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %kmpNext"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %n_matches, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %n_matches"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %n_matches, i32 0" [../CCode_kmp/kmp.c:34]   --->   Operation 32 'write' 'write_ln34' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%kmpNext_addr = getelementptr i32 %kmpNext, i64 0, i64 0" [../CCode_kmp/kmp.c:10]   --->   Operation 33 'getelementptr' 'kmpNext_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (2.32ns)   --->   "%store_ln10 = store i32 0, i2 %kmpNext_addr" [../CCode_kmp/kmp.c:10]   --->   Operation 34 'store' 'store_ln10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%br_ln12 = br void" [../CCode_kmp/kmp.c:12]   --->   Operation 35 'br' 'br_ln12' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.71>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%q = phi i3 %add_ln12, void %.critedge.i, i3 1, void" [../CCode_kmp/kmp.c:12]   --->   Operation 36 'phi' 'q' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%k = phi i32 %k_3, void %.critedge.i, i32 0, void"   --->   Operation 37 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.13ns)   --->   "%icmp_ln12 = icmp_eq  i3 %q, i3 4" [../CCode_kmp/kmp.c:12]   --->   Operation 38 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty_19 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 39 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %.split2, void %CPF.exit.preheader" [../CCode_kmp/kmp.c:12]   --->   Operation 40 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i3 %q" [../CCode_kmp/kmp.c:12]   --->   Operation 41 'zext' 'zext_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%pattern_addr = getelementptr i8 %pattern, i64 0, i64 %zext_ln12" [../CCode_kmp/kmp.c:12]   --->   Operation 42 'getelementptr' 'pattern_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (2.32ns)   --->   "%pattern_load = load i2 %pattern_addr" [../CCode_kmp/kmp.c:12]   --->   Operation 43 'load' 'pattern_load' <Predicate = (!icmp_ln12)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 4> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%kmpNext_addr_1 = getelementptr i32 %kmpNext, i64 0, i64 %zext_ln12" [../CCode_kmp/kmp.c:14]   --->   Operation 44 'getelementptr' 'kmpNext_addr_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (2.32ns)   --->   "%k_2 = load i2 %kmpNext_addr_1" [../CCode_kmp/kmp.c:14]   --->   Operation 45 'load' 'k_2' <Predicate = (!icmp_ln12)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%empty_20 = alloca i32 1"   --->   Operation 46 'alloca' 'empty_20' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln39 = store i32 0, i32 %empty_20" [../CCode_kmp/kmp.c:39]   --->   Operation 47 'store' 'store_ln39' <Predicate = (icmp_ln12)> <Delay = 1.58>
ST_2 : Operation 48 [1/1] (1.58ns)   --->   "%br_ln39 = br void %CPF.exit" [../CCode_kmp/kmp.c:39]   --->   Operation 48 'br' 'br_ln39' <Predicate = (icmp_ln12)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [../CCode_kmp/kmp.c:8]   --->   Operation 49 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/2] (2.32ns)   --->   "%pattern_load = load i2 %pattern_addr" [../CCode_kmp/kmp.c:12]   --->   Operation 50 'load' 'pattern_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 51 [1/2] (2.32ns)   --->   "%k_2 = load i2 %kmpNext_addr_1" [../CCode_kmp/kmp.c:14]   --->   Operation 51 'load' 'k_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 52 [1/1] (1.58ns)   --->   "%br_ln13 = br void" [../CCode_kmp/kmp.c:13]   --->   Operation 52 'br' 'br_ln13' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 2.47>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%k_1 = phi i32 %k, void %.split2, i32 %k_2, void"   --->   Operation 53 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (2.47ns)   --->   "%icmp_ln13 = icmp_sgt  i32 %k_1, i32 0" [../CCode_kmp/kmp.c:13]   --->   Operation 54 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i32 %k_1" [../CCode_kmp/kmp.c:16]   --->   Operation 55 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%pattern_addr_1 = getelementptr i8 %pattern, i64 0, i64 %zext_ln16" [../CCode_kmp/kmp.c:16]   --->   Operation 56 'getelementptr' 'pattern_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [2/2] (2.32ns)   --->   "%pattern_load_1 = load i2 %pattern_addr_1" [../CCode_kmp/kmp.c:16]   --->   Operation 57 'load' 'pattern_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 4> <RAM>

State 5 <SV = 4> <Delay = 4.85>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 58 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/2] (2.32ns)   --->   "%pattern_load_1 = load i2 %pattern_addr_1" [../CCode_kmp/kmp.c:16]   --->   Operation 59 'load' 'pattern_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 4> <RAM>
ST_5 : Operation 60 [1/1] (1.55ns)   --->   "%icmp_ln13_1 = icmp_ne  i8 %pattern_load_1, i8 %pattern_load" [../CCode_kmp/kmp.c:13]   --->   Operation 60 'icmp' 'icmp_ln13_1' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.97ns)   --->   "%and_ln13 = and i1 %icmp_ln13, i1 %icmp_ln13_1" [../CCode_kmp/kmp.c:13]   --->   Operation 61 'and' 'and_ln13' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %and_ln13, void %.critedge.i, void" [../CCode_kmp/kmp.c:13]   --->   Operation 62 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../CCode_kmp/kmp.c:14]   --->   Operation 63 'specloopname' 'specloopname_ln14' <Predicate = (and_ln13)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln13 = br void" [../CCode_kmp/kmp.c:13]   --->   Operation 64 'br' 'br_ln13' <Predicate = (and_ln13)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.57>
ST_6 : Operation 65 [1/1] (1.65ns)   --->   "%add_ln12 = add i3 %q, i3 1" [../CCode_kmp/kmp.c:12]   --->   Operation 65 'add' 'add_ln12' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (1.55ns)   --->   "%icmp_ln16 = icmp_eq  i8 %pattern_load_1, i8 %pattern_load" [../CCode_kmp/kmp.c:16]   --->   Operation 66 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (2.55ns)   --->   "%add_ln17 = add i32 %k_1, i32 1" [../CCode_kmp/kmp.c:17]   --->   Operation 67 'add' 'add_ln17' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.69ns)   --->   "%k_3 = select i1 %icmp_ln16, i32 %add_ln17, i32 %k_1" [../CCode_kmp/kmp.c:16]   --->   Operation 68 'select' 'k_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %k_3, i2 %kmpNext_addr_1" [../CCode_kmp/kmp.c:19]   --->   Operation 69 'store' 'store_ln19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 70 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 3.25>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%i = phi i15 %add_ln39, void %.critedge._crit_edge, i15 0, void %CPF.exit.preheader" [../CCode_kmp/kmp.c:39]   --->   Operation 71 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%q_2 = phi i32 %q_3, void %.critedge._crit_edge, i32 0, void %CPF.exit.preheader"   --->   Operation 72 'phi' 'q_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (1.94ns)   --->   "%add_ln39 = add i15 %i, i15 1" [../CCode_kmp/kmp.c:39]   --->   Operation 73 'add' 'add_ln39' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (2.31ns)   --->   "%icmp_ln39 = icmp_eq  i15 %i, i15 32411" [../CCode_kmp/kmp.c:39]   --->   Operation 74 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%empty_21 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32411, i64 32411, i64 32411"   --->   Operation 75 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %.split, void" [../CCode_kmp/kmp.c:39]   --->   Operation 76 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i15 %i" [../CCode_kmp/kmp.c:39]   --->   Operation 77 'zext' 'zext_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i8 %input_r, i64 0, i64 %zext_ln39" [../CCode_kmp/kmp.c:40]   --->   Operation 78 'getelementptr' 'input_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 79 [2/2] (3.25ns)   --->   "%input_load = load i15 %input_addr" [../CCode_kmp/kmp.c:40]   --->   Operation 79 'load' 'input_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32411> <RAM>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%ret_ln51 = ret i32 0" [../CCode_kmp/kmp.c:51]   --->   Operation 80 'ret' 'ret_ln51' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 8 <SV = 3> <Delay = 3.25>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../CCode_kmp/kmp.c:33]   --->   Operation 81 'specloopname' 'specloopname_ln33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/2] (3.25ns)   --->   "%input_load = load i15 %input_addr" [../CCode_kmp/kmp.c:40]   --->   Operation 82 'load' 'input_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32411> <RAM>
ST_8 : Operation 83 [1/1] (1.58ns)   --->   "%br_ln40 = br void" [../CCode_kmp/kmp.c:40]   --->   Operation 83 'br' 'br_ln40' <Predicate = true> <Delay = 1.58>

State 9 <SV = 4> <Delay = 2.47>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%q_1 = phi i32 %q_2, void %.split, i32 %q_5, void"   --->   Operation 84 'phi' 'q_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 85 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (2.47ns)   --->   "%icmp_ln40 = icmp_sgt  i32 %q_1, i32 0" [../CCode_kmp/kmp.c:40]   --->   Operation 86 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%idxprom8 = zext i32 %q_1" [../CCode_kmp/kmp.c:48]   --->   Operation 87 'zext' 'idxprom8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %.critedge, void" [../CCode_kmp/kmp.c:40]   --->   Operation 88 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%pattern_addr_2 = getelementptr i8 %pattern, i64 0, i64 %idxprom8" [../CCode_kmp/kmp.c:40]   --->   Operation 89 'getelementptr' 'pattern_addr_2' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_9 : Operation 90 [2/2] (2.32ns)   --->   "%pattern_load_2 = load i2 %pattern_addr_2" [../CCode_kmp/kmp.c:40]   --->   Operation 90 'load' 'pattern_load_2' <Predicate = (icmp_ln40)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 4> <RAM>

State 10 <SV = 5> <Delay = 3.87>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../CCode_kmp/kmp.c:40]   --->   Operation 91 'specloopname' 'specloopname_ln40' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_10 : Operation 92 [1/2] (2.32ns)   --->   "%pattern_load_2 = load i2 %pattern_addr_2" [../CCode_kmp/kmp.c:40]   --->   Operation 92 'load' 'pattern_load_2' <Predicate = (icmp_ln40)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 4> <RAM>
ST_10 : Operation 93 [1/1] (1.55ns)   --->   "%icmp_ln40_1 = icmp_eq  i8 %pattern_load_2, i8 %input_load" [../CCode_kmp/kmp.c:40]   --->   Operation 93 'icmp' 'icmp_ln40_1' <Predicate = (icmp_ln40)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40_1, void, void %.critedge" [../CCode_kmp/kmp.c:40]   --->   Operation 94 'br' 'br_ln40' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%kmpNext_addr_2 = getelementptr i32 %kmpNext, i64 0, i64 %idxprom8" [../CCode_kmp/kmp.c:41]   --->   Operation 95 'getelementptr' 'kmpNext_addr_2' <Predicate = (icmp_ln40 & !icmp_ln40_1)> <Delay = 0.00>
ST_10 : Operation 96 [2/2] (2.32ns)   --->   "%q_5 = load i2 %kmpNext_addr_2" [../CCode_kmp/kmp.c:41]   --->   Operation 96 'load' 'q_5' <Predicate = (icmp_ln40 & !icmp_ln40_1)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>

State 11 <SV = 6> <Delay = 4.79>
ST_11 : Operation 97 [1/2] (2.32ns)   --->   "%q_5 = load i2 %kmpNext_addr_2" [../CCode_kmp/kmp.c:41]   --->   Operation 97 'load' 'q_5' <Predicate = (icmp_ln40 & !icmp_ln40_1)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln40 = br void" [../CCode_kmp/kmp.c:40]   --->   Operation 98 'br' 'br_ln40' <Predicate = (icmp_ln40 & !icmp_ln40_1)> <Delay = 0.00>

State 12 <SV = 6> <Delay = 2.32>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%pattern_addr_3 = getelementptr i8 %pattern, i64 0, i64 %idxprom8" [../CCode_kmp/kmp.c:43]   --->   Operation 99 'getelementptr' 'pattern_addr_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [2/2] (2.32ns)   --->   "%pattern_load_3 = load i2 %pattern_addr_3" [../CCode_kmp/kmp.c:43]   --->   Operation 100 'load' 'pattern_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 4> <RAM>

State 13 <SV = 7> <Delay = 8.62>
ST_13 : Operation 101 [1/2] (2.32ns)   --->   "%pattern_load_3 = load i2 %pattern_addr_3" [../CCode_kmp/kmp.c:43]   --->   Operation 101 'load' 'pattern_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 4> <RAM>
ST_13 : Operation 102 [1/1] (1.55ns)   --->   "%icmp_ln43 = icmp_eq  i8 %pattern_load_3, i8 %input_load" [../CCode_kmp/kmp.c:43]   --->   Operation 102 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 103 [1/1] (2.55ns)   --->   "%add_ln44 = add i32 %q_1, i32 1" [../CCode_kmp/kmp.c:44]   --->   Operation 103 'add' 'add_ln44' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 104 [1/1] (0.69ns)   --->   "%q_4 = select i1 %icmp_ln43, i32 %add_ln44, i32 %q_1" [../CCode_kmp/kmp.c:43]   --->   Operation 104 'select' 'q_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i32 %q_4" [../CCode_kmp/kmp.c:33]   --->   Operation 105 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%tmp = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %q_4, i32 2, i32 31" [../CCode_kmp/kmp.c:46]   --->   Operation 106 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (2.46ns)   --->   "%icmp_ln46 = icmp_sgt  i30 %tmp, i30 0" [../CCode_kmp/kmp.c:46]   --->   Operation 107 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 108 [1/1] (1.58ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %.critedge._crit_edge, void" [../CCode_kmp/kmp.c:46]   --->   Operation 108 'br' 'br_ln46' <Predicate = true> <Delay = 1.58>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_20" [../CCode_kmp/kmp.c:47]   --->   Operation 109 'load' 'p_load' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (2.55ns)   --->   "%add_ln47 = add i32 %p_load, i32 1" [../CCode_kmp/kmp.c:47]   --->   Operation 110 'add' 'add_ln47' <Predicate = (icmp_ln46)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 111 [1/1] (1.00ns)   --->   "%write_ln47 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %n_matches, i32 %add_ln47" [../CCode_kmp/kmp.c:47]   --->   Operation 111 'write' 'write_ln47' <Predicate = (icmp_ln46)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_13 : Operation 112 [1/1] (1.56ns)   --->   "%add_ln48 = add i2 %trunc_ln33, i2 3" [../CCode_kmp/kmp.c:48]   --->   Operation 112 'add' 'add_ln48' <Predicate = (icmp_ln46)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i2 %add_ln48" [../CCode_kmp/kmp.c:48]   --->   Operation 113 'zext' 'zext_ln48' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%kmpNext_addr_3 = getelementptr i32 %kmpNext, i64 0, i64 %zext_ln48" [../CCode_kmp/kmp.c:48]   --->   Operation 114 'getelementptr' 'kmpNext_addr_3' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 115 [2/2] (2.32ns)   --->   "%q_6 = load i2 %kmpNext_addr_3" [../CCode_kmp/kmp.c:48]   --->   Operation 115 'load' 'q_6' <Predicate = (icmp_ln46)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_13 : Operation 116 [1/1] (1.58ns)   --->   "%store_ln49 = store i32 %add_ln47, i32 %empty_20" [../CCode_kmp/kmp.c:49]   --->   Operation 116 'store' 'store_ln49' <Predicate = (icmp_ln46)> <Delay = 1.58>

State 14 <SV = 8> <Delay = 3.91>
ST_14 : Operation 117 [1/2] (2.32ns)   --->   "%q_6 = load i2 %kmpNext_addr_3" [../CCode_kmp/kmp.c:48]   --->   Operation 117 'load' 'q_6' <Predicate = (icmp_ln46)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_14 : Operation 118 [1/1] (1.58ns)   --->   "%br_ln49 = br void %.critedge._crit_edge" [../CCode_kmp/kmp.c:49]   --->   Operation 118 'br' 'br_ln49' <Predicate = (icmp_ln46)> <Delay = 1.58>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%q_3 = phi i32 %q_6, void, i32 %q_4, void %.critedge"   --->   Operation 119 'phi' 'q_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln0 = br void %CPF.exit"   --->   Operation 120 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 0.1ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('kmpNext_addr', ../CCode_kmp/kmp.c:10) [23]  (0 ns)
	'store' operation ('store_ln10', ../CCode_kmp/kmp.c:10) of constant 0 on array 'kmpNext' [24]  (2.32 ns)

 <State 2>: 2.72ns
The critical path consists of the following:
	'phi' operation ('q', ../CCode_kmp/kmp.c:12) with incoming values : ('add_ln12', ../CCode_kmp/kmp.c:12) [27]  (0 ns)
	'getelementptr' operation ('pattern_addr', ../CCode_kmp/kmp.c:12) [35]  (0 ns)
	'load' operation ('pattern_load', ../CCode_kmp/kmp.c:12) on array 'pattern' [36]  (2.32 ns)
	blocking operation 0.397 ns on control path)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('pattern_load', ../CCode_kmp/kmp.c:12) on array 'pattern' [36]  (2.32 ns)

 <State 4>: 2.47ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../CCode_kmp/kmp.c:14) ('k', ../CCode_kmp/kmp.c:16) [41]  (0 ns)
	'icmp' operation ('icmp_ln13', ../CCode_kmp/kmp.c:13) [43]  (2.47 ns)

 <State 5>: 4.85ns
The critical path consists of the following:
	'load' operation ('pattern_load_1', ../CCode_kmp/kmp.c:16) on array 'pattern' [46]  (2.32 ns)
	'icmp' operation ('icmp_ln13_1', ../CCode_kmp/kmp.c:13) [47]  (1.55 ns)
	'and' operation ('and_ln13', ../CCode_kmp/kmp.c:13) [48]  (0.978 ns)

 <State 6>: 5.57ns
The critical path consists of the following:
	'add' operation ('add_ln17', ../CCode_kmp/kmp.c:17) [56]  (2.55 ns)
	'select' operation ('k', ../CCode_kmp/kmp.c:16) [57]  (0.698 ns)
	'store' operation ('store_ln19', ../CCode_kmp/kmp.c:19) of variable 'k', ../CCode_kmp/kmp.c:16 on array 'kmpNext' [58]  (2.32 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', ../CCode_kmp/kmp.c:39) with incoming values : ('add_ln39', ../CCode_kmp/kmp.c:39) [65]  (0 ns)
	'getelementptr' operation ('input_addr', ../CCode_kmp/kmp.c:40) [74]  (0 ns)
	'load' operation ('input_load', ../CCode_kmp/kmp.c:40) on array 'input_r' [75]  (3.25 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_load', ../CCode_kmp/kmp.c:40) on array 'input_r' [75]  (3.25 ns)

 <State 9>: 2.47ns
The critical path consists of the following:
	'phi' operation ('q') with incoming values : ('q', ../CCode_kmp/kmp.c:41) ('q', ../CCode_kmp/kmp.c:43) ('q', ../CCode_kmp/kmp.c:48) [78]  (0 ns)
	'icmp' operation ('icmp_ln40', ../CCode_kmp/kmp.c:40) [80]  (2.47 ns)

 <State 10>: 3.87ns
The critical path consists of the following:
	'load' operation ('pattern_load_2', ../CCode_kmp/kmp.c:40) on array 'pattern' [86]  (2.32 ns)
	'icmp' operation ('icmp_ln40_1', ../CCode_kmp/kmp.c:40) [87]  (1.55 ns)

 <State 11>: 4.79ns
The critical path consists of the following:
	'load' operation ('q', ../CCode_kmp/kmp.c:41) on array 'kmpNext' [91]  (2.32 ns)
	'phi' operation ('q') with incoming values : ('q', ../CCode_kmp/kmp.c:41) ('q', ../CCode_kmp/kmp.c:43) ('q', ../CCode_kmp/kmp.c:48) [78]  (0 ns)
	'icmp' operation ('icmp_ln40', ../CCode_kmp/kmp.c:40) [80]  (2.47 ns)

 <State 12>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('pattern_addr_3', ../CCode_kmp/kmp.c:43) [94]  (0 ns)
	'load' operation ('pattern_load_3', ../CCode_kmp/kmp.c:43) on array 'pattern' [95]  (2.32 ns)

 <State 13>: 8.63ns
The critical path consists of the following:
	'load' operation ('pattern_load_3', ../CCode_kmp/kmp.c:43) on array 'pattern' [95]  (2.32 ns)
	'icmp' operation ('icmp_ln43', ../CCode_kmp/kmp.c:43) [96]  (1.55 ns)
	'select' operation ('q', ../CCode_kmp/kmp.c:43) [98]  (0.698 ns)
	'icmp' operation ('icmp_ln46', ../CCode_kmp/kmp.c:46) [101]  (2.47 ns)
	multiplexor before 'phi' operation ('q') with incoming values : ('q', ../CCode_kmp/kmp.c:43) ('q', ../CCode_kmp/kmp.c:48) [114]  (1.59 ns)

 <State 14>: 3.91ns
The critical path consists of the following:
	'load' operation ('q', ../CCode_kmp/kmp.c:48) on array 'kmpNext' [110]  (2.32 ns)
	multiplexor before 'phi' operation ('q') with incoming values : ('q', ../CCode_kmp/kmp.c:43) ('q', ../CCode_kmp/kmp.c:48) [114]  (1.59 ns)
	'phi' operation ('q') with incoming values : ('q', ../CCode_kmp/kmp.c:43) ('q', ../CCode_kmp/kmp.c:48) [114]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
