// Seed: 1320855460
module module_0;
  logic id_0;
  reg   id_1;
  always id_1 <= "" & 1;
  assign id_0 = 1;
  always id_1 <= id_1;
  assign id_0 = 1'h0;
  if (id_1) logic id_2;
endmodule
