Classic Timing Analyzer report for behavioural
Fri Nov 12 08:34:00 2010
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CLK'
  6. tco
  7. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                      ;
+------------------------------+-------+---------------+----------------------------------+----------------------+----------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                 ; To                   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------------+----------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 7.024 ns                         ; my_counter:inst|Y[3] ; Y1[3]                ; CLK        ; --       ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; 362.98 MHz ( period = 2.755 ns ) ; my_counter:inst|x[0] ; my_counter:inst|Y[6] ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                      ;                      ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------------+----------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5Q208C7        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                               ;
+-------+------------------------------------------------+----------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                 ; To                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 362.98 MHz ( period = 2.755 ns )               ; my_counter:inst|x[0] ; my_counter:inst|Y[6] ; CLK        ; CLK      ; None                        ; None                      ; 2.516 ns                ;
; N/A   ; 368.19 MHz ( period = 2.716 ns )               ; my_counter:inst|x[1] ; my_counter:inst|Y[6] ; CLK        ; CLK      ; None                        ; None                      ; 2.477 ns                ;
; N/A   ; 372.58 MHz ( period = 2.684 ns )               ; my_counter:inst|x[0] ; my_counter:inst|Y[7] ; CLK        ; CLK      ; None                        ; None                      ; 2.445 ns                ;
; N/A   ; 374.25 MHz ( period = 2.672 ns )               ; my_counter:inst|x[0] ; my_counter:inst|Y[4] ; CLK        ; CLK      ; None                        ; None                      ; 2.433 ns                ;
; N/A   ; 378.07 MHz ( period = 2.645 ns )               ; my_counter:inst|x[1] ; my_counter:inst|Y[7] ; CLK        ; CLK      ; None                        ; None                      ; 2.406 ns                ;
; N/A   ; 379.36 MHz ( period = 2.636 ns )               ; my_counter:inst|x[2] ; my_counter:inst|Y[6] ; CLK        ; CLK      ; None                        ; None                      ; 2.397 ns                ;
; N/A   ; 379.79 MHz ( period = 2.633 ns )               ; my_counter:inst|x[1] ; my_counter:inst|Y[4] ; CLK        ; CLK      ; None                        ; None                      ; 2.394 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[2] ; my_counter:inst|Y[7] ; CLK        ; CLK      ; None                        ; None                      ; 2.326 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[0] ; my_counter:inst|Y[2] ; CLK        ; CLK      ; None                        ; None                      ; 2.324 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[2] ; my_counter:inst|Y[4] ; CLK        ; CLK      ; None                        ; None                      ; 2.314 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[0] ; my_counter:inst|Y[5] ; CLK        ; CLK      ; None                        ; None                      ; 2.287 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[1] ; my_counter:inst|Y[2] ; CLK        ; CLK      ; None                        ; None                      ; 2.285 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[3] ; my_counter:inst|Y[6] ; CLK        ; CLK      ; None                        ; None                      ; 2.283 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[5] ; my_counter:inst|Y[6] ; CLK        ; CLK      ; None                        ; None                      ; 2.283 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[1] ; my_counter:inst|Y[5] ; CLK        ; CLK      ; None                        ; None                      ; 2.248 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[0] ; my_counter:inst|Y[1] ; CLK        ; CLK      ; None                        ; None                      ; 2.239 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[3] ; my_counter:inst|Y[7] ; CLK        ; CLK      ; None                        ; None                      ; 2.212 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[5] ; my_counter:inst|Y[7] ; CLK        ; CLK      ; None                        ; None                      ; 2.212 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[3] ; my_counter:inst|Y[4] ; CLK        ; CLK      ; None                        ; None                      ; 2.200 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[0] ; my_counter:inst|Y[3] ; CLK        ; CLK      ; None                        ; None                      ; 2.197 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[2] ; my_counter:inst|Y[5] ; CLK        ; CLK      ; None                        ; None                      ; 2.168 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[1] ; my_counter:inst|Y[3] ; CLK        ; CLK      ; None                        ; None                      ; 2.158 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[4] ; my_counter:inst|Y[6] ; CLK        ; CLK      ; None                        ; None                      ; 2.142 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[6] ; my_counter:inst|Y[7] ; CLK        ; CLK      ; None                        ; None                      ; 2.094 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[2] ; my_counter:inst|Y[3] ; CLK        ; CLK      ; None                        ; None                      ; 2.078 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[4] ; my_counter:inst|Y[7] ; CLK        ; CLK      ; None                        ; None                      ; 2.071 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[3] ; my_counter:inst|Y[5] ; CLK        ; CLK      ; None                        ; None                      ; 2.054 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[0] ; my_counter:inst|x[7] ; CLK        ; CLK      ; None                        ; None                      ; 1.979 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[1] ; my_counter:inst|x[7] ; CLK        ; CLK      ; None                        ; None                      ; 1.940 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[4] ; my_counter:inst|Y[5] ; CLK        ; CLK      ; None                        ; None                      ; 1.913 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[0] ; my_counter:inst|x[6] ; CLK        ; CLK      ; None                        ; None                      ; 1.899 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[1] ; my_counter:inst|x[6] ; CLK        ; CLK      ; None                        ; None                      ; 1.860 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[2] ; my_counter:inst|x[7] ; CLK        ; CLK      ; None                        ; None                      ; 1.860 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[2] ; my_counter:inst|Y[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.852 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[1] ; my_counter:inst|Y[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.847 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[0] ; my_counter:inst|x[5] ; CLK        ; CLK      ; None                        ; None                      ; 1.819 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[6] ; my_counter:inst|Y[6] ; CLK        ; CLK      ; None                        ; None                      ; 1.813 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[1] ; my_counter:inst|x[5] ; CLK        ; CLK      ; None                        ; None                      ; 1.780 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[2] ; my_counter:inst|x[6] ; CLK        ; CLK      ; None                        ; None                      ; 1.780 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[3] ; my_counter:inst|x[7] ; CLK        ; CLK      ; None                        ; None                      ; 1.746 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[5] ; my_counter:inst|x[7] ; CLK        ; CLK      ; None                        ; None                      ; 1.746 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[0] ; my_counter:inst|x[4] ; CLK        ; CLK      ; None                        ; None                      ; 1.739 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[4] ; my_counter:inst|Y[4] ; CLK        ; CLK      ; None                        ; None                      ; 1.706 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[7] ; my_counter:inst|Y[7] ; CLK        ; CLK      ; None                        ; None                      ; 1.702 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[5] ; my_counter:inst|Y[5] ; CLK        ; CLK      ; None                        ; None                      ; 1.701 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[1] ; my_counter:inst|x[4] ; CLK        ; CLK      ; None                        ; None                      ; 1.700 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[2] ; my_counter:inst|x[5] ; CLK        ; CLK      ; None                        ; None                      ; 1.700 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[0] ; my_counter:inst|Y[0] ; CLK        ; CLK      ; None                        ; None                      ; 1.668 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[3] ; my_counter:inst|x[6] ; CLK        ; CLK      ; None                        ; None                      ; 1.666 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[5] ; my_counter:inst|x[6] ; CLK        ; CLK      ; None                        ; None                      ; 1.666 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[6] ; my_counter:inst|x[7] ; CLK        ; CLK      ; None                        ; None                      ; 1.628 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[2] ; my_counter:inst|x[4] ; CLK        ; CLK      ; None                        ; None                      ; 1.620 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[4] ; my_counter:inst|x[7] ; CLK        ; CLK      ; None                        ; None                      ; 1.605 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[3] ; my_counter:inst|Y[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.605 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[3] ; my_counter:inst|x[5] ; CLK        ; CLK      ; None                        ; None                      ; 1.586 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[0] ; my_counter:inst|x[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.565 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[1] ; my_counter:inst|x[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.526 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[4] ; my_counter:inst|x[6] ; CLK        ; CLK      ; None                        ; None                      ; 1.525 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[3] ; my_counter:inst|x[4] ; CLK        ; CLK      ; None                        ; None                      ; 1.506 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[0] ; my_counter:inst|x[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.485 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[1] ; my_counter:inst|x[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.446 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[2] ; my_counter:inst|x[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.446 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[4] ; my_counter:inst|x[5] ; CLK        ; CLK      ; None                        ; None                      ; 1.445 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[0] ; my_counter:inst|x[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.405 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[7] ; my_counter:inst|x[7] ; CLK        ; CLK      ; None                        ; None                      ; 1.236 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[5] ; my_counter:inst|x[5] ; CLK        ; CLK      ; None                        ; None                      ; 1.233 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[6] ; my_counter:inst|x[6] ; CLK        ; CLK      ; None                        ; None                      ; 1.196 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[1] ; my_counter:inst|x[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.013 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[2] ; my_counter:inst|x[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.013 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[4] ; my_counter:inst|x[4] ; CLK        ; CLK      ; None                        ; None                      ; 1.012 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[0] ; my_counter:inst|x[0] ; CLK        ; CLK      ; None                        ; None                      ; 0.973 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; my_counter:inst|x[3] ; my_counter:inst|x[3] ; CLK        ; CLK      ; None                        ; None                      ; 0.973 ns                ;
+-------+------------------------------------------------+----------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------+
; tco                                                                           ;
+-------+--------------+------------+----------------------+-------+------------+
; Slack ; Required tco ; Actual tco ; From                 ; To    ; From Clock ;
+-------+--------------+------------+----------------------+-------+------------+
; N/A   ; None         ; 7.024 ns   ; my_counter:inst|Y[3] ; Y1[3] ; CLK        ;
; N/A   ; None         ; 6.972 ns   ; my_counter:inst|Y[4] ; Y1[4] ; CLK        ;
; N/A   ; None         ; 6.945 ns   ; my_counter:inst|Y[5] ; Y1[5] ; CLK        ;
; N/A   ; None         ; 6.942 ns   ; my_counter:inst|Y[0] ; Y1[0] ; CLK        ;
; N/A   ; None         ; 6.904 ns   ; my_counter:inst|Y[6] ; Y1[6] ; CLK        ;
; N/A   ; None         ; 6.837 ns   ; my_counter:inst|Y[1] ; Y1[1] ; CLK        ;
; N/A   ; None         ; 6.645 ns   ; my_counter:inst|Y[7] ; Y1[7] ; CLK        ;
; N/A   ; None         ; 6.638 ns   ; my_counter:inst|Y[2] ; Y1[2] ; CLK        ;
+-------+--------------+------------+----------------------+-------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Fri Nov 12 08:34:00 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off behavioural -c behavioural --timing_analysis_only
Info: Only one processor detected - disabling parallel compilation
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" has Internal fmax of 362.98 MHz between source register "my_counter:inst|x[0]" and destination register "my_counter:inst|Y[6]" (period= 2.755 ns)
    Info: + Longest register to register delay is 2.516 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N9; Fanout = 2; REG Node = 'my_counter:inst|x[0]'
        Info: 2: + IC(0.356 ns) + CELL(0.495 ns) = 0.851 ns; Loc. = LCCOMB_X1_Y6_N8; Fanout = 2; COMB Node = 'my_counter:inst|Add0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 0.931 ns; Loc. = LCCOMB_X1_Y6_N10; Fanout = 2; COMB Node = 'my_counter:inst|Add0~3'
        Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.011 ns; Loc. = LCCOMB_X1_Y6_N12; Fanout = 2; COMB Node = 'my_counter:inst|Add0~5'
        Info: 5: + IC(0.000 ns) + CELL(0.174 ns) = 1.185 ns; Loc. = LCCOMB_X1_Y6_N14; Fanout = 2; COMB Node = 'my_counter:inst|Add0~7'
        Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.265 ns; Loc. = LCCOMB_X1_Y6_N16; Fanout = 2; COMB Node = 'my_counter:inst|Add0~9'
        Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.345 ns; Loc. = LCCOMB_X1_Y6_N18; Fanout = 2; COMB Node = 'my_counter:inst|Add0~11'
        Info: 8: + IC(0.000 ns) + CELL(0.458 ns) = 1.803 ns; Loc. = LCCOMB_X1_Y6_N20; Fanout = 2; COMB Node = 'my_counter:inst|Add0~12'
        Info: 9: + IC(0.300 ns) + CELL(0.413 ns) = 2.516 ns; Loc. = LCFF_X1_Y6_N3; Fanout = 1; REG Node = 'my_counter:inst|Y[6]'
        Info: Total cell delay = 1.860 ns ( 73.93 % )
        Info: Total interconnect delay = 0.656 ns ( 26.07 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 2.545 ns
            Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'
            Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.745 ns) + CELL(0.602 ns) = 2.545 ns; Loc. = LCFF_X1_Y6_N3; Fanout = 1; REG Node = 'my_counter:inst|Y[6]'
            Info: Total cell delay = 1.668 ns ( 65.54 % )
            Info: Total interconnect delay = 0.877 ns ( 34.46 % )
        Info: - Longest clock path from clock "CLK" to source register is 2.545 ns
            Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'
            Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.745 ns) + CELL(0.602 ns) = 2.545 ns; Loc. = LCFF_X1_Y6_N9; Fanout = 2; REG Node = 'my_counter:inst|x[0]'
            Info: Total cell delay = 1.668 ns ( 65.54 % )
            Info: Total interconnect delay = 0.877 ns ( 34.46 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tco from clock "CLK" to destination pin "Y1[3]" through register "my_counter:inst|Y[3]" is 7.024 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.545 ns
        Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.745 ns) + CELL(0.602 ns) = 2.545 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 1; REG Node = 'my_counter:inst|Y[3]'
        Info: Total cell delay = 1.668 ns ( 65.54 % )
        Info: Total interconnect delay = 0.877 ns ( 34.46 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 4.202 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 1; REG Node = 'my_counter:inst|Y[3]'
        Info: 2: + IC(1.126 ns) + CELL(3.076 ns) = 4.202 ns; Loc. = PIN_57; Fanout = 0; PIN Node = 'Y1[3]'
        Info: Total cell delay = 3.076 ns ( 73.20 % )
        Info: Total interconnect delay = 1.126 ns ( 26.80 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 176 megabytes
    Info: Processing ended: Fri Nov 12 08:34:00 2010
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


