; expect: f30f2dc8f30f2dc9f3410f2dcff30f2dd8f30f2dd9f3410f2ddff3440f2df8f3440f2df9f3450f2dfff30f2d0c2500000000f30f2d0c25ff000000f30f2d0df8fffffff30f2d0df7000000f30f2d0df7ff0000f30f2d08f30f2d08f30f2d88ffff0000f3410f2d8fffff0000f30f2d0c30f30f2d8c30ffff0000f3410f2d8c37ffff0000f3420f2d8c38ffff0000f30f2d8c70f2ff0f00f30f2d8cb0f4ff0f00f30f2d8cf0f8ff0f00f30f2d8cc4f8ff0f00f3410f2d8cc7f8ff0f00f3420f2d8cfcf8ff0f00f3430f2d8cfef8ff0f00f30f2d1c2500000000f30f2d1c25ff000000f30f2d1df8fffffff30f2d1df7000000f30f2d1df7ff0000f30f2d18f30f2d18f30f2d98ffff0000f3410f2d9fffff0000f30f2d1c30f30f2d9c30ffff0000f3410f2d9c37ffff0000f3420f2d9c38ffff0000f30f2d9c70f2ff0f00f30f2d9cb0f4ff0f00f30f2d9cf0f8ff0f00f30f2d9cc4f8ff0f00f3410f2d9cc7f8ff0f00f3420f2d9cfcf8ff0f00f3430f2d9cfef8ff0f00f3440f2d3c2500000000f3440f2d3c25ff000000f3440f2d3df7fffffff3440f2d3df6000000f3440f2d3df6ff0000f3440f2d38f3440f2d38f3440f2db8ffff0000f3450f2dbfffff0000f3440f2d3c30f3440f2dbc30ffff0000f3450f2dbc37ffff0000f3460f2dbc38ffff0000f3440f2dbc70f2ff0f00f3440f2dbcb0f4ff0f00f3440f2dbcf0f8ff0f00f3440f2dbcc4f8ff0f00f3450f2dbcc7f8ff0f00f3460f2dbcfcf8ff0f00f3470f2dbcfef8ff0f00f3480f2dc8f3480f2dc9f3490f2dcff3480f2dd8f3480f2dd9f3490f2ddff34c0f2df8f34c0f2df9f34d0f2dfff3480f2d0c2500000000f3480f2d0c25ff000000f3480f2d0df7fffffff3480f2d0df6000000f3480f2d0df6ff0000f3480f2d08f3480f2d08f3480f2d88ffff0000f3490f2d8fffff0000f3480f2d0c30f3480f2d8c30ffff0000f3490f2d8c37ffff0000f34a0f2d8c38ffff0000f3480f2d8c70f2ff0f00f3480f2d8cb0f4ff0f00f3480f2d8cf0f8ff0f00f3480f2d8cc4f8ff0f00f3490f2d8cc7f8ff0f00f34a0f2d8cfcf8ff0f00f34b0f2d8cfef8ff0f00f3480f2d1c2500000000f3480f2d1c25ff000000f3480f2d1df7fffffff3480f2d1df6000000f3480f2d1df6ff0000f3480f2d18f3480f2d18f3480f2d98ffff0000f3490f2d9fffff0000f3480f2d1c30f3480f2d9c30ffff0000f3490f2d9c37ffff0000f34a0f2d9c38ffff0000f3480f2d9c70f2ff0f00f3480f2d9cb0f4ff0f00f3480f2d9cf0f8ff0f00f3480f2d9cc4f8ff0f00f3490f2d9cc7f8ff0f00f34a0f2d9cfcf8ff0f00f34b0f2d9cfef8ff0f00f34c0f2d3c2500000000f34c0f2d3c25ff000000f34c0f2d3df7fffffff34c0f2d3df6000000f34c0f2d3df6ff0000f34c0f2d38f34c0f2d38f34c0f2db8ffff0000f34d0f2dbfffff0000f34c0f2d3c30f34c0f2dbc30ffff0000f34d0f2dbc37ffff0000f34e0f2dbc38ffff0000f34c0f2dbc70f2ff0f00f34c0f2dbcb0f4ff0f00f34c0f2dbcf0f8ff0f00f34c0f2dbcc4f8ff0f00f34d0f2dbcc7f8ff0f00f34e0f2dbcfcf8ff0f00f34f0f2dbcfef8ff0f00

bits 64

cvtss2si ecx, xmm0
cvtss2si ecx, xmm1
cvtss2si ecx, xmm15
cvtss2si ebx, xmm0
cvtss2si ebx, xmm1
cvtss2si ebx, xmm15
cvtss2si r15d, xmm0
cvtss2si r15d, xmm1
cvtss2si r15d, xmm15
cvtss2si ecx, dword [0x0]
cvtss2si ecx, dword [0xFF]
cvtss2si ecx, dword [rel $ + 0x0]
cvtss2si ecx, dword [rel $ + 0xFF]
cvtss2si ecx, dword [rel $ + 0xFFFF]
cvtss2si ecx, dword [rax]
cvtss2si ecx, dword [rax + 0x0]
cvtss2si ecx, dword [rax + 0xFFFF]
cvtss2si ecx, dword [r15 + 0xFFFF]
cvtss2si ecx, dword [rax + rsi * 1  + 0x0]
cvtss2si ecx, dword [rax + rsi + 0xFFFF]
cvtss2si ecx, dword [r15 + rsi + 0xFFFF]
cvtss2si ecx, dword [rax + r15 + 0xFFFF]
cvtss2si ecx, dword [rax + rsi * 2 + 0xFFFF2]
cvtss2si ecx, dword [rax + rsi * 4 + 0xFFFF4]
cvtss2si ecx, dword [rax + rsi * 8 + 0xFFFF8]
cvtss2si ecx, dword [rsp + rax * 8 + 0xFFFF8]
cvtss2si ecx, dword [r15 + rax * 8 + 0xFFFF8]
cvtss2si ecx, dword [rsp + r15 * 8 + 0xFFFF8]
cvtss2si ecx, dword [r14 + r15 * 8 + 0xFFFF8]
cvtss2si ebx, dword [0x0]
cvtss2si ebx, dword [0xFF]
cvtss2si ebx, dword [rel $ + 0x0]
cvtss2si ebx, dword [rel $ + 0xFF]
cvtss2si ebx, dword [rel $ + 0xFFFF]
cvtss2si ebx, dword [rax]
cvtss2si ebx, dword [rax + 0x0]
cvtss2si ebx, dword [rax + 0xFFFF]
cvtss2si ebx, dword [r15 + 0xFFFF]
cvtss2si ebx, dword [rax + rsi * 1  + 0x0]
cvtss2si ebx, dword [rax + rsi + 0xFFFF]
cvtss2si ebx, dword [r15 + rsi + 0xFFFF]
cvtss2si ebx, dword [rax + r15 + 0xFFFF]
cvtss2si ebx, dword [rax + rsi * 2 + 0xFFFF2]
cvtss2si ebx, dword [rax + rsi * 4 + 0xFFFF4]
cvtss2si ebx, dword [rax + rsi * 8 + 0xFFFF8]
cvtss2si ebx, dword [rsp + rax * 8 + 0xFFFF8]
cvtss2si ebx, dword [r15 + rax * 8 + 0xFFFF8]
cvtss2si ebx, dword [rsp + r15 * 8 + 0xFFFF8]
cvtss2si ebx, dword [r14 + r15 * 8 + 0xFFFF8]
cvtss2si r15d, dword [0x0]
cvtss2si r15d, dword [0xFF]
cvtss2si r15d, dword [rel $ + 0x0]
cvtss2si r15d, dword [rel $ + 0xFF]
cvtss2si r15d, dword [rel $ + 0xFFFF]
cvtss2si r15d, dword [rax]
cvtss2si r15d, dword [rax + 0x0]
cvtss2si r15d, dword [rax + 0xFFFF]
cvtss2si r15d, dword [r15 + 0xFFFF]
cvtss2si r15d, dword [rax + rsi * 1  + 0x0]
cvtss2si r15d, dword [rax + rsi + 0xFFFF]
cvtss2si r15d, dword [r15 + rsi + 0xFFFF]
cvtss2si r15d, dword [rax + r15 + 0xFFFF]
cvtss2si r15d, dword [rax + rsi * 2 + 0xFFFF2]
cvtss2si r15d, dword [rax + rsi * 4 + 0xFFFF4]
cvtss2si r15d, dword [rax + rsi * 8 + 0xFFFF8]
cvtss2si r15d, dword [rsp + rax * 8 + 0xFFFF8]
cvtss2si r15d, dword [r15 + rax * 8 + 0xFFFF8]
cvtss2si r15d, dword [rsp + r15 * 8 + 0xFFFF8]
cvtss2si r15d, dword [r14 + r15 * 8 + 0xFFFF8]
cvtss2si rcx, xmm0
cvtss2si rcx, xmm1
cvtss2si rcx, xmm15
cvtss2si rbx, xmm0
cvtss2si rbx, xmm1
cvtss2si rbx, xmm15
cvtss2si r15, xmm0
cvtss2si r15, xmm1
cvtss2si r15, xmm15
cvtss2si rcx, dword [0x0]
cvtss2si rcx, dword [0xFF]
cvtss2si rcx, dword [rel $ + 0x0]
cvtss2si rcx, dword [rel $ + 0xFF]
cvtss2si rcx, dword [rel $ + 0xFFFF]
cvtss2si rcx, dword [rax]
cvtss2si rcx, dword [rax + 0x0]
cvtss2si rcx, dword [rax + 0xFFFF]
cvtss2si rcx, dword [r15 + 0xFFFF]
cvtss2si rcx, dword [rax + rsi * 1  + 0x0]
cvtss2si rcx, dword [rax + rsi + 0xFFFF]
cvtss2si rcx, dword [r15 + rsi + 0xFFFF]
cvtss2si rcx, dword [rax + r15 + 0xFFFF]
cvtss2si rcx, dword [rax + rsi * 2 + 0xFFFF2]
cvtss2si rcx, dword [rax + rsi * 4 + 0xFFFF4]
cvtss2si rcx, dword [rax + rsi * 8 + 0xFFFF8]
cvtss2si rcx, dword [rsp + rax * 8 + 0xFFFF8]
cvtss2si rcx, dword [r15 + rax * 8 + 0xFFFF8]
cvtss2si rcx, dword [rsp + r15 * 8 + 0xFFFF8]
cvtss2si rcx, dword [r14 + r15 * 8 + 0xFFFF8]
cvtss2si rbx, dword [0x0]
cvtss2si rbx, dword [0xFF]
cvtss2si rbx, dword [rel $ + 0x0]
cvtss2si rbx, dword [rel $ + 0xFF]
cvtss2si rbx, dword [rel $ + 0xFFFF]
cvtss2si rbx, dword [rax]
cvtss2si rbx, dword [rax + 0x0]
cvtss2si rbx, dword [rax + 0xFFFF]
cvtss2si rbx, dword [r15 + 0xFFFF]
cvtss2si rbx, dword [rax + rsi * 1  + 0x0]
cvtss2si rbx, dword [rax + rsi + 0xFFFF]
cvtss2si rbx, dword [r15 + rsi + 0xFFFF]
cvtss2si rbx, dword [rax + r15 + 0xFFFF]
cvtss2si rbx, dword [rax + rsi * 2 + 0xFFFF2]
cvtss2si rbx, dword [rax + rsi * 4 + 0xFFFF4]
cvtss2si rbx, dword [rax + rsi * 8 + 0xFFFF8]
cvtss2si rbx, dword [rsp + rax * 8 + 0xFFFF8]
cvtss2si rbx, dword [r15 + rax * 8 + 0xFFFF8]
cvtss2si rbx, dword [rsp + r15 * 8 + 0xFFFF8]
cvtss2si rbx, dword [r14 + r15 * 8 + 0xFFFF8]
cvtss2si r15, dword [0x0]
cvtss2si r15, dword [0xFF]
cvtss2si r15, dword [rel $ + 0x0]
cvtss2si r15, dword [rel $ + 0xFF]
cvtss2si r15, dword [rel $ + 0xFFFF]
cvtss2si r15, dword [rax]
cvtss2si r15, dword [rax + 0x0]
cvtss2si r15, dword [rax + 0xFFFF]
cvtss2si r15, dword [r15 + 0xFFFF]
cvtss2si r15, dword [rax + rsi * 1  + 0x0]
cvtss2si r15, dword [rax + rsi + 0xFFFF]
cvtss2si r15, dword [r15 + rsi + 0xFFFF]
cvtss2si r15, dword [rax + r15 + 0xFFFF]
cvtss2si r15, dword [rax + rsi * 2 + 0xFFFF2]
cvtss2si r15, dword [rax + rsi * 4 + 0xFFFF4]
cvtss2si r15, dword [rax + rsi * 8 + 0xFFFF8]
cvtss2si r15, dword [rsp + rax * 8 + 0xFFFF8]
cvtss2si r15, dword [r15 + rax * 8 + 0xFFFF8]
cvtss2si r15, dword [rsp + r15 * 8 + 0xFFFF8]
cvtss2si r15, dword [r14 + r15 * 8 + 0xFFFF8]
