#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Dec 29 17:36:22 2022
# Process ID: 17290
# Current directory: /home/sdu/Documents/embeddedSystems/project/miniproject/vivado/ArmNet/ArmNet.runs/design_1_fix_address_0_0_synth_1
# Command line: vivado -log design_1_fix_address_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_fix_address_0_0.tcl
# Log file: /home/sdu/Documents/embeddedSystems/project/miniproject/vivado/ArmNet/ArmNet.runs/design_1_fix_address_0_0_synth_1/design_1_fix_address_0_0.vds
# Journal file: /home/sdu/Documents/embeddedSystems/project/miniproject/vivado/ArmNet/ArmNet.runs/design_1_fix_address_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_fix_address_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sdu/Documents/embeddedSystems/project/miniproject/FPGA_AI/hls/ArmNet'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2299.961 ; gain = 0.000 ; free physical = 956 ; free virtual = 16946
Command: synth_design -top design_1_fix_address_0_0 -part xczu3eg-sbva484-1-i -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_fix_address_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17496
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2616.102 ; gain = 29.906 ; free physical = 114 ; free virtual = 14899
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_fix_address_0_0' [/home/sdu/Documents/embeddedSystems/project/miniproject/vivado/ArmNet/ArmNet.gen/sources_1/bd/design_1/ip/design_1_fix_address_0_0/synth/design_1_fix_address_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'fix_address' [/home/sdu/Documents/embeddedSystems/project/miniproject/vivado/ArmNet/ArmNet.srcs/sources_1/imports/vhdl/fix_address.vhd:44]
	Parameter nn_address_output_width bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fix_address' (1#1) [/home/sdu/Documents/embeddedSystems/project/miniproject/vivado/ArmNet/ArmNet.srcs/sources_1/imports/vhdl/fix_address.vhd:44]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fix_address_0_0' (2#1) [/home/sdu/Documents/embeddedSystems/project/miniproject/vivado/ArmNet/ArmNet.gen/sources_1/bd/design_1/ip/design_1_fix_address_0_0/synth/design_1_fix_address_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2661.008 ; gain = 74.812 ; free physical = 264 ; free virtual = 14644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2676.852 ; gain = 90.656 ; free physical = 127 ; free virtual = 14326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2676.852 ; gain = 90.656 ; free physical = 127 ; free virtual = 14325
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 2676.852 ; gain = 0.000 ; free physical = 142 ; free virtual = 14071
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2723.711 ; gain = 0.000 ; free physical = 1425 ; free virtual = 14739
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2734.617 ; gain = 10.906 ; free physical = 1407 ; free virtual = 14730
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:36 . Memory (MB): peak = 2734.617 ; gain = 148.422 ; free physical = 1485 ; free virtual = 14836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:36 . Memory (MB): peak = 2734.617 ; gain = 148.422 ; free physical = 1485 ; free virtual = 14837
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:36 . Memory (MB): peak = 2734.617 ; gain = 148.422 ; free physical = 1485 ; free virtual = 14837
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:36 . Memory (MB): peak = 2734.617 ; gain = 148.422 ; free physical = 1485 ; free virtual = 14838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:37 . Memory (MB): peak = 2734.617 ; gain = 148.422 ; free physical = 1451 ; free virtual = 14812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:01:13 . Memory (MB): peak = 3202.109 ; gain = 615.914 ; free physical = 258 ; free virtual = 13908
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:01:13 . Memory (MB): peak = 3202.109 ; gain = 615.914 ; free physical = 258 ; free virtual = 13908
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:01:13 . Memory (MB): peak = 3221.141 ; gain = 634.945 ; free physical = 253 ; free virtual = 13903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:01:16 . Memory (MB): peak = 3227.078 ; gain = 640.883 ; free physical = 158 ; free virtual = 13812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:01:16 . Memory (MB): peak = 3227.078 ; gain = 640.883 ; free physical = 158 ; free virtual = 13812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:01:16 . Memory (MB): peak = 3227.078 ; gain = 640.883 ; free physical = 158 ; free virtual = 13812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:01:16 . Memory (MB): peak = 3227.078 ; gain = 640.883 ; free physical = 157 ; free virtual = 13812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:01:16 . Memory (MB): peak = 3227.078 ; gain = 640.883 ; free physical = 157 ; free virtual = 13812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:01:16 . Memory (MB): peak = 3227.078 ; gain = 640.883 ; free physical = 157 ; free virtual = 13812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:01:16 . Memory (MB): peak = 3227.078 ; gain = 640.883 ; free physical = 156 ; free virtual = 13811
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:59 . Memory (MB): peak = 3227.078 ; gain = 583.117 ; free physical = 186 ; free virtual = 13842
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:01:16 . Memory (MB): peak = 3227.086 ; gain = 640.883 ; free physical = 186 ; free virtual = 13842
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3227.086 ; gain = 0.000 ; free physical = 183 ; free virtual = 13840
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3252.828 ; gain = 0.000 ; free physical = 209 ; free virtual = 13878
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:01:36 . Memory (MB): peak = 3266.766 ; gain = 966.805 ; free physical = 293 ; free virtual = 13969
INFO: [Common 17-1381] The checkpoint '/home/sdu/Documents/embeddedSystems/project/miniproject/vivado/ArmNet/ArmNet.runs/design_1_fix_address_0_0_synth_1/design_1_fix_address_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Common 17-1381] The checkpoint '/home/sdu/Documents/embeddedSystems/project/miniproject/vivado/ArmNet/ArmNet.runs/design_1_fix_address_0_0_synth_1/design_1_fix_address_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_fix_address_0_0_utilization_synth.rpt -pb design_1_fix_address_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 29 17:38:26 2022...
