
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032505                       # Number of seconds simulated
sim_ticks                                 32504785959                       # Number of ticks simulated
final_tick                               604007709078                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 286775                       # Simulator instruction rate (inst/s)
host_op_rate                                   367393                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2012483                       # Simulator tick rate (ticks/s)
host_mem_usage                               16929676                       # Number of bytes of host memory used
host_seconds                                 16151.58                       # Real time elapsed on the host
sim_insts                                  4631867516                       # Number of instructions simulated
sim_ops                                    5933979928                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1452288                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1528064                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       524672                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       807936                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4320128                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7168                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1668352                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1668352                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        11346                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        11938                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4099                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         6312                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 33751                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13034                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13034                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        63006                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     44679205                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51192                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     47010431                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        55130                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16141377                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        51192                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     24855909                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               132907443                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        63006                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51192                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        55130                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        51192                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             220521                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          51326349                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               51326349                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          51326349                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        63006                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     44679205                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51192                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     47010431                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        55130                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16141377                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        51192                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     24855909                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              184233793                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                77949128                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28419407                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24848850                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1801425                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14198372                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13670631                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2043728                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56785                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33521121                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158134609                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28419407                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15714359                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32556648                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8841374                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3737819                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16524091                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       714074                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     76845298                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.368858                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.172171                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44288650     57.63%     57.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1615977      2.10%     59.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2948107      3.84%     63.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2771014      3.61%     67.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4553725      5.93%     73.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4748750      6.18%     79.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1126032      1.47%     80.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          848835      1.10%     81.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13944208     18.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     76845298                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364589                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.028690                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34570542                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3614457                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31509779                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       126009                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7024501                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3092547                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5207                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176939913                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1374                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7024501                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36019097                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1211524                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       419301                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30172576                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1998290                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172297056                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           33                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        688664                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       798595                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228772234                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784243866                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784243866                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79876062                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20330                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9933                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5367053                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26497239                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5761649                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        96557                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1829391                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163065739                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19855                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137649158                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       182667                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48917917                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134272579                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     76845298                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.791250                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841644                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26518212     34.51%     34.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14385456     18.72%     53.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12465847     16.22%     69.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7677519      9.99%     79.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8044823     10.47%     89.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4724124      6.15%     96.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2089215      2.72%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556567      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       383535      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     76845298                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         541233     66.27%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        174436     21.36%     87.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       101068     12.37%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107965101     78.43%     78.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085208      0.79%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23689168     17.21%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4899760      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137649158                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.765885                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             816737                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005933                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353143018                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212003936                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133157361                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138465895                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       338928                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7567168                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          807                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          425                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1408294                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7024501                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         644296                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        56484                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163085597                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       191332                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26497239                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5761649                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9933                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30929                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          206                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          425                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       958909                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1059917                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2018826                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135077560                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22768580                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2571598                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27547857                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20413969                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4779277                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.732894                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133307041                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133157361                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81821919                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199693870                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.708260                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409737                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000005                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611588                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49474643                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1806173                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     69820797                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.627188                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.321028                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32011404     45.85%     45.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14846055     21.26%     67.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8308926     11.90%     79.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2816559      4.03%     83.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2692572      3.86%     86.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1117878      1.60%     88.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3002330      4.30%     92.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       876238      1.25%     94.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4148835      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     69820797                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000005                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611588                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179498                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4148835                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           228758193                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333202827                       # The number of ROB writes
system.switch_cpus0.timesIdled                  27895                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1103830                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000005                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611588                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000005                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.779491                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.779491                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.282888                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.282888                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624827701                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174531618                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182367732                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                77949128                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28192230                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     22936384                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1923924                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     11813833                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10989520                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2973795                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        81744                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     28289800                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             156419739                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28192230                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13963315                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34398084                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10333451                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5670165                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13841613                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       810299                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     76724679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.518088                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.307076                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        42326595     55.17%     55.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3024154      3.94%     59.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2456490      3.20%     62.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5930008      7.73%     70.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1604597      2.09%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2058945      2.68%     74.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1497291      1.95%     76.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          837328      1.09%     77.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16989271     22.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     76724679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.361675                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.006690                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        29592450                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5498602                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33081518                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       223586                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8328518                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4801576                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        38420                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     186980474                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        75711                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8328518                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        31755066                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1207450                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1094183                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         31091628                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3247829                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     180414234                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        27599                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1344257                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1011885                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          712                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    252620010                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    842258035                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    842258035                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    154793323                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        97826671                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36950                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20750                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8911955                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16818225                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8563342                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       134890                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2829452                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         170575158                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35483                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135468746                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       261825                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58948309                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    180115554                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5499                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     76724679                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.765648                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.886895                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26520195     34.57%     34.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16543846     21.56%     56.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10871175     14.17%     70.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8023030     10.46%     80.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6895949      8.99%     89.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3576788      4.66%     94.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3064421      3.99%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       575002      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       654273      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     76724679                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         793044     71.10%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        161667     14.49%     85.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       160668     14.40%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112879514     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1928423      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14991      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13450852      9.93%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7194966      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135468746                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.737912                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1115383                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008234                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    349039378                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    229559532                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    132026470                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136584129                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       509521                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6631937                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2766                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          582                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2193184                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8328518                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         492131                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        73174                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    170610642                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       429538                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16818225                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8563342                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20491                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         65381                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          582                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1148689                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1082212                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2230901                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    133328648                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12620858                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2140097                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19632646                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18809388                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7011788                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.710457                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             132114380                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            132026470                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         86042261                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        242903953                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.693752                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354223                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     90681032                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    111363262                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59247963                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29984                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1928353                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     68396161                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.628209                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.140445                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26472294     38.70%     38.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     19006821     27.79%     66.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7731356     11.30%     77.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4349643      6.36%     84.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3554240      5.20%     89.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1443634      2.11%     91.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1717511      2.51%     93.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       860692      1.26%     95.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3259970      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     68396161                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     90681032                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     111363262                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16556444                       # Number of memory references committed
system.switch_cpus1.commit.loads             10186286                       # Number of loads committed
system.switch_cpus1.commit.membars              14992                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16000559                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        100342159                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2266912                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3259970                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           235747416                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          349556348                       # The number of ROB writes
system.switch_cpus1.timesIdled                  38523                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1224449                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           90681032                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            111363262                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     90681032                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.859597                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.859597                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.163336                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.163336                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       599794399                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      182498985                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      172548158                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29984                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                77949128                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        28844773                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     23517465                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1926718                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12138239                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11258284                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3108378                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        85291                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     28857680                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             158496835                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           28844773                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14366662                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35184510                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10243616                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4761028                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14241774                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       931260                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     77096452                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.547123                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.295685                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        41911942     54.36%     54.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2330108      3.02%     57.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4329935      5.62%     63.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4336566      5.62%     68.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2686962      3.49%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2146280      2.78%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1340209      1.74%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1261622      1.64%     78.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        16752828     21.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     77096452                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.370046                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.033337                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        30084943                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4707537                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         33803603                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       207491                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8292877                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4879038                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          314                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     190142500                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1590                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8292877                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        32264177                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         918970                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       801058                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         31789876                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3029490                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     183381691                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1261401                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       925947                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    257569786                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    855520264                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    855520264                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    159129749                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        98439994                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        32588                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        15668                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8429908                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     16950590                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8665921                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       108112                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3048410                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         172841818                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        31336                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        137644934                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       272081                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     58508802                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    178958650                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     77096452                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.785360                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.897245                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     26283802     34.09%     34.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16774727     21.76%     55.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11140586     14.45%     70.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7269981      9.43%     79.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7663071      9.94%     89.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3685527      4.78%     94.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2933053      3.80%     98.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       664785      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       680920      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     77096452                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         858578     72.60%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        162627     13.75%     86.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       161379     13.65%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    115139518     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1848715      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15668      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13316238      9.67%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7324795      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     137644934                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.765830                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1182584                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008592                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    353840982                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    231382264                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    134487056                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     138827518                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       427610                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6576896                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1821                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          309                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2094261                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8292877                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         477202                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        83036                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    172873161                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       342961                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     16950590                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8665921                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        15668                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         65172                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          309                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1206067                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1068960                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2275027                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    135815774                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12704366                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1829157                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19856679                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19257035                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7152313                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.742364                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             134529348                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            134487056                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         85710255                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        245992551                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.725318                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348426                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     92677423                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    114113193                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     58760375                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1949925                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     68803574                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.658536                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.150152                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     25978810     37.76%     37.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     19329508     28.09%     65.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8031275     11.67%     77.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4007341      5.82%     83.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3997157      5.81%     89.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1617214      2.35%     91.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1622769      2.36%     93.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       868200      1.26%     95.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3351300      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     68803574                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     92677423                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     114113193                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              16945347                       # Number of memory references committed
system.switch_cpus2.commit.loads             10373687                       # Number of loads committed
system.switch_cpus2.commit.membars              15668                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16471156                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        102807107                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2353647                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3351300                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           238325842                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          354045401                       # The number of ROB writes
system.switch_cpus2.timesIdled                  30098                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 852676                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           92677423                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            114113193                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     92677423                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.841080                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.841080                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.188948                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.188948                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       610091866                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      186844416                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      174674080                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31336                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                77949128                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        28531967                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     23219295                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1905077                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     12157688                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        11248492                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2937712                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        83842                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     31538669                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             155820598                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           28531967                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     14186204                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             32743549                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        9780773                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4814895                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         15414354                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       761678                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     76940232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.494638                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.300413                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        44196683     57.44%     57.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1766007      2.30%     59.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2301338      2.99%     62.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3470754      4.51%     67.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3369918      4.38%     71.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2560027      3.33%     74.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1523230      1.98%     76.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2280303      2.96%     79.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        15471972     20.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     76940232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.366033                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.999004                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        32579907                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4708042                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         31562908                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       246485                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       7842888                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4831826                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          255                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     186428582                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1288                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       7842888                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        34304301                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         935095                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1260639                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         30044718                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2552589                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     181011209                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          710                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1103537                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       801212                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           84                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    252197858                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    843022773                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    843022773                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    156857854                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        95339998                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38548                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        21812                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7210678                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     16783525                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      8892822                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       172261                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2731621                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         168252599                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        36642                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        135543464                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       252428                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     54698809                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    166337295                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6014                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     76940232                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.761672                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.898999                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     26647865     34.63%     34.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     16937765     22.01%     56.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     10885489     14.15%     70.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7480757      9.72%     80.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7003268      9.10%     89.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3727203      4.84%     94.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2748479      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       822759      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       686647      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     76940232                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         665041     69.03%     69.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             4      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        137296     14.25%     83.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       161057     16.72%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    112778841     83.20%     83.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1914507      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        15313      0.01%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13378897      9.87%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7455906      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     135543464                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.738871                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             963398                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007108                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    349242986                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    222988814                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    131738682                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     136506862                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       458587                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      6432594                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         1923                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          798                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2258713                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          179                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       7842888                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         545394                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        89667                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    168289241                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1138783                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     16783525                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      8892822                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        21328                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         67724                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          798                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1166860                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1071474                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2238334                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    132947275                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12592871                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2596189                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19880002                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18621318                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7287131                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.705565                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             131773584                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            131738682                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         84644423                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        237712286                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.690060                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356079                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     91865643                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    112906388                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     55383045                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        30628                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1936690                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     69097343                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.634019                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.155426                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     26532384     38.40%     38.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     19896944     28.80%     67.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7340823     10.62%     77.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4200366      6.08%     83.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3499946      5.07%     88.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1697930      2.46%     91.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1729541      2.50%     93.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       735252      1.06%     94.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3464157      5.01%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     69097343                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     91865643                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     112906388                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              16985036                       # Number of memory references committed
system.switch_cpus3.commit.loads             10350927                       # Number of loads committed
system.switch_cpus3.commit.membars              15314                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16194101                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        101769083                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2303814                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3464157                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           233922619                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          344425864                       # The number of ROB writes
system.switch_cpus3.timesIdled                  30007                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1008896                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           91865643                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            112906388                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     91865643                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.848512                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.848512                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.178533                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.178533                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       598278523                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181938882                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      172188365                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         30628                       # number of misc regfile writes
system.l2.replacements                          33751                       # number of replacements
system.l2.tagsinuse                      65535.989297                       # Cycle average of tags in use
system.l2.total_refs                          1784555                       # Total number of references to valid blocks.
system.l2.sampled_refs                          99287                       # Sample count of references to valid blocks.
system.l2.avg_refs                          17.973702                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          3173.859387                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     14.272581                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5510.621608                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     11.759526                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5534.852673                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     12.316764                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1945.630466                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     12.363068                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   3021.607877                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst              0.769412                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          15037.347190                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          11150.797770                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           8649.083902                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data          11460.707072                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.048429                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000218                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.084085                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000179                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.084455                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000188                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.029688                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000189                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.046106                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000012                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.229452                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.170148                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.131975                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.174877                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        38243                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        53948                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        31949                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        41462                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  165602                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            64265                       # number of Writeback hits
system.l2.Writeback_hits::total                 64265                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        38243                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        53948                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        31949                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        41462                       # number of demand (read+write) hits
system.l2.demand_hits::total                   165602                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        38243                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        53948                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        31949                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        41462                       # number of overall hits
system.l2.overall_hits::total                  165602                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        11346                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        11938                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         4099                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         6311                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 33750                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        11346                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        11938                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         4099                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         6312                       # number of demand (read+write) misses
system.l2.demand_misses::total                  33751                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        11346                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        11938                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         4099                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         6312                       # number of overall misses
system.l2.overall_misses::total                 33751                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       930246                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    697721248                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       768492                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    697113176                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       651020                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    259671008                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       789926                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    381165451                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2038810567                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data        50872                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         50872                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       930246                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    697721248                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       768492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    697113176                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       651020                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    259671008                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       789926                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    381216323                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2038861439                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       930246                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    697721248                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       768492                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    697113176                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       651020                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    259671008                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       789926                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    381216323                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2038861439                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49589                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        65886                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        36048                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        47773                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              199352                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        64265                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             64265                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 1                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49589                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        65886                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        36048                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        47774                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               199353                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49589                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        65886                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        36048                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        47774                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              199353                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.228801                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.181192                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.113709                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.132104                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.169299                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.228801                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.181192                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.113709                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.132122                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.169303                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.228801                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.181192                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.113709                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.132122                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.169303                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 58140.375000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61494.909924                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 59114.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 58394.469425                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 46501.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 63349.843376                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 60763.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 60396.997465                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 60409.201985                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        50872                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        50872                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 58140.375000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61494.909924                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 59114.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 58394.469425                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 46501.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 63349.843376                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 60763.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 60395.488435                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 60408.919410                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 58140.375000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61494.909924                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 59114.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 58394.469425                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 46501.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 63349.843376                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 60763.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 60395.488435                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 60408.919410                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                13034                       # number of writebacks
system.l2.writebacks::total                     13034                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        11346                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        11938                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         4099                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         6311                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            33750                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        11346                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        11938                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         4099                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         6312                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             33751                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        11346                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        11938                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         4099                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         6312                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            33751                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       839921                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    631977150                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       693028                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    627969681                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       569932                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    236046392                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       714891                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    344494081                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1843305076                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        45288                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        45288                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       839921                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    631977150                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       693028                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    627969681                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       569932                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    236046392                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       714891                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    344539369                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1843350364                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       839921                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    631977150                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       693028                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    627969681                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       569932                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    236046392                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       714891                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    344539369                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1843350364                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.228801                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.181192                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.113709                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.132104                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.169299                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.228801                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.181192                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.113709                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.132122                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.169303                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.228801                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.181192                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.113709                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.132122                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.169303                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 52495.062500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55700.436277                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53309.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 52602.586782                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 40709.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 57586.336180                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 54991.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 54586.290762                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 54616.446696                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        45288                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        45288                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 52495.062500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55700.436277                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 53309.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 52602.586782                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 40709.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 57586.336180                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 54991.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 54584.817649                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 54616.170306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 52495.062500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55700.436277                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 53309.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 52602.586782                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 40709.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 57586.336180                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 54991.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 54584.817649                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 54616.170306                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.979017                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016556185                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1872110.837937                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.979017                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025607                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.870159                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16524071                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16524071                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16524071                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16524071                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16524071                       # number of overall hits
system.cpu0.icache.overall_hits::total       16524071                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           20                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           20                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           20                       # number of overall misses
system.cpu0.icache.overall_misses::total           20                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1163610                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1163610                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1163610                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1163610                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1163610                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1163610                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16524091                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16524091                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16524091                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16524091                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16524091                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16524091                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 58180.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 58180.500000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 58180.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 58180.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 58180.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 58180.500000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       958454                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       958454                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       958454                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       958454                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       958454                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       958454                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 59903.375000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 59903.375000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 59903.375000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 59903.375000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 59903.375000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 59903.375000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49589                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246458031                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49845                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4944.488534                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.300818                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.699182                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825394                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174606                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20675270                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20675270                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9931                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9931                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25008762                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25008762                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25008762                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25008762                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       150651                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       150651                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       150651                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        150651                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       150651                       # number of overall misses
system.cpu0.dcache.overall_misses::total       150651                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6292645649                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6292645649                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   6292645649                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6292645649                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   6292645649                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6292645649                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20825921                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20825921                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25159413                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25159413                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25159413                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25159413                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007234                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007234                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005988                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005988                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005988                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005988                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41769.690536                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41769.690536                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41769.690536                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41769.690536                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41769.690536                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41769.690536                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        12383                       # number of writebacks
system.cpu0.dcache.writebacks::total            12383                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       101062                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       101062                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       101062                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       101062                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       101062                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       101062                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49589                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49589                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49589                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49589                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49589                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49589                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1027409651                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1027409651                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1027409651                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1027409651                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1027409651                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1027409651                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002381                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002381                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001971                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001971                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001971                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001971                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 20718.499082                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20718.499082                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 20718.499082                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20718.499082                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 20718.499082                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20718.499082                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996782                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100815011                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2219385.102823                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996782                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13841597                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13841597                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13841597                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13841597                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13841597                       # number of overall hits
system.cpu1.icache.overall_hits::total       13841597                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       969074                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       969074                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       969074                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       969074                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       969074                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       969074                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13841613                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13841613                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13841613                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13841613                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13841613                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13841613                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 60567.125000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60567.125000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 60567.125000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60567.125000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 60567.125000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60567.125000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       782162                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       782162                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       782162                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       782162                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       782162                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       782162                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 60166.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60166.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 60166.307692                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60166.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 60166.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60166.307692                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 65886                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               192162315                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 66142                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2905.299432                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.104378                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.895622                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.898845                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.101155                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9586291                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9586291                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6340175                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6340175                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20173                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20173                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14992                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14992                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15926466                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15926466                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15926466                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15926466                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       140441                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       140441                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       140441                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        140441                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       140441                       # number of overall misses
system.cpu1.dcache.overall_misses::total       140441                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4362486164                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4362486164                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4362486164                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4362486164                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4362486164                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4362486164                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9726732                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9726732                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6340175                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6340175                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14992                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14992                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16066907                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16066907                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16066907                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16066907                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014439                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014439                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008741                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008741                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008741                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008741                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 31062.767739                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 31062.767739                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 31062.767739                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 31062.767739                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 31062.767739                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 31062.767739                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        20372                       # number of writebacks
system.cpu1.dcache.writebacks::total            20372                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        74555                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        74555                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        74555                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        74555                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        74555                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        74555                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        65886                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        65886                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        65886                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        65886                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        65886                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        65886                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1193345795                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1193345795                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1193345795                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1193345795                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1193345795                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1193345795                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006774                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006774                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004101                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004101                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004101                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004101                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 18112.281744                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18112.281744                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 18112.281744                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18112.281744                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 18112.281744                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18112.281744                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.995781                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1098881442                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2373394.043197                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.995781                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022429                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741980                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14241758                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14241758                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14241758                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14241758                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14241758                       # number of overall hits
system.cpu2.icache.overall_hits::total       14241758                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       867338                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       867338                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       867338                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       867338                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       867338                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       867338                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14241774                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14241774                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14241774                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14241774                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14241774                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14241774                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 54208.625000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 54208.625000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 54208.625000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 54208.625000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 54208.625000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 54208.625000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       667030                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       667030                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       667030                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       667030                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       667030                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       667030                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst        47645                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total        47645                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst        47645                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total        47645                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst        47645                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total        47645                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 36048                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180824210                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 36304                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4980.834343                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.417370                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.582630                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.907880                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.092120                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9695599                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9695599                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6540833                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6540833                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        15668                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        15668                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15668                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15668                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16236432                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16236432                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16236432                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16236432                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        94638                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        94638                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        94638                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         94638                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        94638                       # number of overall misses
system.cpu2.dcache.overall_misses::total        94638                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3025960539                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3025960539                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3025960539                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3025960539                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3025960539                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3025960539                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9790237                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9790237                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6540833                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6540833                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        15668                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        15668                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15668                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15668                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16331070                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16331070                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16331070                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16331070                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009667                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009667                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005795                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005795                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005795                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005795                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 31974.054175                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 31974.054175                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 31974.054175                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 31974.054175                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 31974.054175                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 31974.054175                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8662                       # number of writebacks
system.cpu2.dcache.writebacks::total             8662                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        58590                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        58590                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        58590                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        58590                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        58590                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        58590                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        36048                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        36048                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        36048                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        36048                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        36048                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        36048                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    510497570                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    510497570                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    510497570                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    510497570                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    510497570                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    510497570                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002207                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002207                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002207                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002207                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 14161.605914                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 14161.605914                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 14161.605914                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 14161.605914                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 14161.605914                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 14161.605914                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996994                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1100467530                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2218684.536290                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996994                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     15414335                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15414335                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     15414335                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15414335                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     15414335                       # number of overall hits
system.cpu3.icache.overall_hits::total       15414335                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      1122942                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      1122942                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      1122942                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      1122942                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      1122942                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      1122942                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     15414354                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15414354                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     15414354                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15414354                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     15414354                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15414354                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 59102.210526                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 59102.210526                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 59102.210526                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 59102.210526                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 59102.210526                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 59102.210526                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            6                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            6                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       813297                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       813297                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       813297                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       813297                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       813297                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       813297                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 62561.307692                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 62561.307692                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 62561.307692                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 62561.307692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 62561.307692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 62561.307692                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 47774                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               185292626                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 48030                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3857.851884                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.553461                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.446539                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912318                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087682                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9579822                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9579822                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6600040                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6600040                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16271                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16271                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        15314                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        15314                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16179862                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16179862                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16179862                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16179862                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       123400                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       123400                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2562                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2562                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       125962                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        125962                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       125962                       # number of overall misses
system.cpu3.dcache.overall_misses::total       125962                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   3993576438                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   3993576438                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    165936664                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    165936664                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4159513102                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4159513102                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4159513102                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4159513102                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9703222                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9703222                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6602602                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6602602                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16271                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16271                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        15314                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        15314                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16305824                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16305824                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16305824                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16305824                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012717                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012717                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000388                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000388                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007725                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007725                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007725                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007725                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 32362.856062                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 32362.856062                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 64768.409055                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 64768.409055                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 33021.967752                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 33021.967752                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 33021.967752                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 33021.967752                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       736493                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             16                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 46030.812500                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        22848                       # number of writebacks
system.cpu3.dcache.writebacks::total            22848                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        75627                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        75627                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2561                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2561                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        78188                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        78188                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        78188                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        78188                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        47773                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        47773                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        47774                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        47774                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        47774                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        47774                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    774297722                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    774297722                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data        51872                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total        51872                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    774349594                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    774349594                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    774349594                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    774349594                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004923                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004923                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002930                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002930                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002930                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002930                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 16207.852176                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 16207.852176                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        51872                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        51872                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 16208.598694                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 16208.598694                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 16208.598694                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 16208.598694                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
