Simulator report for reg_group
Wed Dec 04 00:24:38 2024
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 434 nodes    ;
; Simulation Coverage         ;      78.34 % ;
; Total Number of Transitions ; 33824        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                         ;
+--------------------------------------------------------------------------------------------+---------------+---------------+
; Option                                                                                     ; Setting       ; Default Value ;
+--------------------------------------------------------------------------------------------+---------------+---------------+
; Simulation mode                                                                            ; Functional    ; Timing        ;
; Start time                                                                                 ; 0 ns          ; 0 ns          ;
; Simulation results format                                                                  ; CVWF          ;               ;
; Vector input source                                                                        ; reg_group.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On            ; On            ;
; Check outputs                                                                              ; Off           ; Off           ;
; Report simulation coverage                                                                 ; On            ; On            ;
; Display complete 1/0 value coverage report                                                 ; On            ; On            ;
; Display missing 1-value coverage report                                                    ; On            ; On            ;
; Display missing 0-value coverage report                                                    ; On            ; On            ;
; Detect setup and hold time violations                                                      ; Off           ; Off           ;
; Detect glitches                                                                            ; Off           ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off           ; Off           ;
; Generate Signal Activity File                                                              ; Off           ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off           ; Off           ;
; Group bus channels in simulation results                                                   ; Off           ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On            ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE    ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off           ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off           ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto          ; Auto          ;
+--------------------------------------------------------------------------------------------+---------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      78.34 % ;
; Total nodes checked                                 ; 434          ;
; Total output ports checked                          ; 434          ;
; Total output ports with complete 1/0-value coverage ; 340          ;
; Total output ports with no 1/0-value coverage       ; 94           ;
; Total output ports with no 1-value coverage         ; 94           ;
; Total output ports with no 0-value coverage         ; 94           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                            ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------------+
; Node Name                                                        ; Output Port Name                                                 ; Output Port Type ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------------+
; |reg_group|R0[5]                                                 ; |reg_group|R0[5]                                                 ; regout           ;
; |reg_group|R3~0                                                  ; |reg_group|R3~0                                                  ; out              ;
; |reg_group|R3~1                                                  ; |reg_group|R3~1                                                  ; out              ;
; |reg_group|R3~2                                                  ; |reg_group|R3~2                                                  ; out              ;
; |reg_group|R3~3                                                  ; |reg_group|R3~3                                                  ; out              ;
; |reg_group|R3~4                                                  ; |reg_group|R3~4                                                  ; out              ;
; |reg_group|R0[4]                                                 ; |reg_group|R0[4]                                                 ; regout           ;
; |reg_group|R3~5                                                  ; |reg_group|R3~5                                                  ; out              ;
; |reg_group|R3~6                                                  ; |reg_group|R3~6                                                  ; out              ;
; |reg_group|R2~0                                                  ; |reg_group|R2~0                                                  ; out              ;
; |reg_group|R2~1                                                  ; |reg_group|R2~1                                                  ; out              ;
; |reg_group|R2~2                                                  ; |reg_group|R2~2                                                  ; out              ;
; |reg_group|R0[3]                                                 ; |reg_group|R0[3]                                                 ; regout           ;
; |reg_group|R2~3                                                  ; |reg_group|R2~3                                                  ; out              ;
; |reg_group|R2~4                                                  ; |reg_group|R2~4                                                  ; out              ;
; |reg_group|R2~5                                                  ; |reg_group|R2~5                                                  ; out              ;
; |reg_group|R2~6                                                  ; |reg_group|R2~6                                                  ; out              ;
; |reg_group|R1~0                                                  ; |reg_group|R1~0                                                  ; out              ;
; |reg_group|R0[2]                                                 ; |reg_group|R0[2]                                                 ; regout           ;
; |reg_group|R1~1                                                  ; |reg_group|R1~1                                                  ; out              ;
; |reg_group|R1~2                                                  ; |reg_group|R1~2                                                  ; out              ;
; |reg_group|R1~3                                                  ; |reg_group|R1~3                                                  ; out              ;
; |reg_group|R1~4                                                  ; |reg_group|R1~4                                                  ; out              ;
; |reg_group|R1~5                                                  ; |reg_group|R1~5                                                  ; out              ;
; |reg_group|R0~0                                                  ; |reg_group|R0~0                                                  ; out              ;
; |reg_group|R0~1                                                  ; |reg_group|R0~1                                                  ; out              ;
; |reg_group|R0~2                                                  ; |reg_group|R0~2                                                  ; out              ;
; |reg_group|R0~3                                                  ; |reg_group|R0~3                                                  ; out              ;
; |reg_group|R0~4                                                  ; |reg_group|R0~4                                                  ; out              ;
; |reg_group|R0~5                                                  ; |reg_group|R0~5                                                  ; out              ;
; |reg_group|R0[6]                                                 ; |reg_group|R0[6]                                                 ; regout           ;
; |reg_group|R0[7]                                                 ; |reg_group|R0[7]                                                 ; regout           ;
; |reg_group|clk                                                   ; |reg_group|clk                                                   ; out              ;
; |reg_group|sr[0]                                                 ; |reg_group|sr[0]                                                 ; out              ;
; |reg_group|sr[1]                                                 ; |reg_group|sr[1]                                                 ; out              ;
; |reg_group|dr[0]                                                 ; |reg_group|dr[0]                                                 ; out              ;
; |reg_group|dr[1]                                                 ; |reg_group|dr[1]                                                 ; out              ;
; |reg_group|i[1]                                                  ; |reg_group|i[1]                                                  ; out              ;
; |reg_group|i[2]                                                  ; |reg_group|i[2]                                                  ; out              ;
; |reg_group|i[3]                                                  ; |reg_group|i[3]                                                  ; out              ;
; |reg_group|i[4]                                                  ; |reg_group|i[4]                                                  ; out              ;
; |reg_group|i[5]                                                  ; |reg_group|i[5]                                                  ; out              ;
; |reg_group|i[6]                                                  ; |reg_group|i[6]                                                  ; out              ;
; |reg_group|i[7]                                                  ; |reg_group|i[7]                                                  ; out              ;
; |reg_group|s[2]                                                  ; |reg_group|s[2]                                                  ; pin_out          ;
; |reg_group|s[3]                                                  ; |reg_group|s[3]                                                  ; pin_out          ;
; |reg_group|s[4]                                                  ; |reg_group|s[4]                                                  ; pin_out          ;
; |reg_group|s[5]                                                  ; |reg_group|s[5]                                                  ; pin_out          ;
; |reg_group|s[6]                                                  ; |reg_group|s[6]                                                  ; pin_out          ;
; |reg_group|s[7]                                                  ; |reg_group|s[7]                                                  ; pin_out          ;
; |reg_group|d[2]                                                  ; |reg_group|d[2]                                                  ; pin_out          ;
; |reg_group|d[3]                                                  ; |reg_group|d[3]                                                  ; pin_out          ;
; |reg_group|d[4]                                                  ; |reg_group|d[4]                                                  ; pin_out          ;
; |reg_group|d[5]                                                  ; |reg_group|d[5]                                                  ; pin_out          ;
; |reg_group|d[6]                                                  ; |reg_group|d[6]                                                  ; pin_out          ;
; |reg_group|d[7]                                                  ; |reg_group|d[7]                                                  ; pin_out          ;
; |reg_group|Decoder0~0                                            ; |reg_group|Decoder0~0                                            ; out0             ;
; |reg_group|Decoder0~1                                            ; |reg_group|Decoder0~1                                            ; out0             ;
; |reg_group|Decoder0~2                                            ; |reg_group|Decoder0~2                                            ; out0             ;
; |reg_group|Decoder0~3                                            ; |reg_group|Decoder0~3                                            ; out0             ;
; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|_~1              ; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|_~1              ; out0             ;
; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|_~3              ; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|_~3              ; out0             ;
; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|_~5              ; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|_~5              ; out0             ;
; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|_~6              ; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|_~6              ; out0             ;
; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|_~7              ; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|_~7              ; out0             ;
; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|_~8              ; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|_~8              ; out0             ;
; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|_~9              ; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|_~9              ; out0             ;
; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|_~11             ; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|_~11             ; out0             ;
; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|_~13             ; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|_~13             ; out0             ;
; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|_~14             ; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|_~14             ; out0             ;
; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|_~15             ; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|_~15             ; out0             ;
; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|_~16             ; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|_~16             ; out0             ;
; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|_~17             ; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|_~17             ; out0             ;
; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|_~1              ; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|_~1              ; out0             ;
; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|_~3              ; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|_~3              ; out0             ;
; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|_~5              ; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|_~5              ; out0             ;
; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|_~6              ; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|_~6              ; out0             ;
; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|_~7              ; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|_~7              ; out0             ;
; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|_~8              ; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|_~8              ; out0             ;
; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|_~9              ; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|_~9              ; out0             ;
; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|_~11             ; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|_~11             ; out0             ;
; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|_~13             ; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|_~13             ; out0             ;
; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|_~14             ; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|_~14             ; out0             ;
; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|_~15             ; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|_~15             ; out0             ;
; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|_~16             ; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|_~16             ; out0             ;
; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|_~17             ; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|_~17             ; out0             ;
; |reg_group|lpm_mux:Mux13|mux_umc:auto_generated|_~1              ; |reg_group|lpm_mux:Mux13|mux_umc:auto_generated|_~1              ; out0             ;
; |reg_group|lpm_mux:Mux13|mux_umc:auto_generated|_~2              ; |reg_group|lpm_mux:Mux13|mux_umc:auto_generated|_~2              ; out0             ;
; |reg_group|lpm_mux:Mux13|mux_umc:auto_generated|_~3              ; |reg_group|lpm_mux:Mux13|mux_umc:auto_generated|_~3              ; out0             ;
; |reg_group|lpm_mux:Mux13|mux_umc:auto_generated|_~4              ; |reg_group|lpm_mux:Mux13|mux_umc:auto_generated|_~4              ; out0             ;
; |reg_group|lpm_mux:Mux13|mux_umc:auto_generated|_~5              ; |reg_group|lpm_mux:Mux13|mux_umc:auto_generated|_~5              ; out0             ;
; |reg_group|lpm_mux:Mux13|mux_umc:auto_generated|_~6              ; |reg_group|lpm_mux:Mux13|mux_umc:auto_generated|_~6              ; out0             ;
; |reg_group|lpm_mux:Mux13|mux_umc:auto_generated|_~7              ; |reg_group|lpm_mux:Mux13|mux_umc:auto_generated|_~7              ; out0             ;
; |reg_group|lpm_mux:Mux13|mux_umc:auto_generated|_~8              ; |reg_group|lpm_mux:Mux13|mux_umc:auto_generated|_~8              ; out0             ;
; |reg_group|lpm_mux:Mux13|mux_umc:auto_generated|_~9              ; |reg_group|lpm_mux:Mux13|mux_umc:auto_generated|_~9              ; out0             ;
; |reg_group|lpm_mux:Mux13|mux_umc:auto_generated|_~10             ; |reg_group|lpm_mux:Mux13|mux_umc:auto_generated|_~10             ; out0             ;
; |reg_group|lpm_mux:Mux13|mux_umc:auto_generated|_~11             ; |reg_group|lpm_mux:Mux13|mux_umc:auto_generated|_~11             ; out0             ;
; |reg_group|lpm_mux:Mux13|mux_umc:auto_generated|_~12             ; |reg_group|lpm_mux:Mux13|mux_umc:auto_generated|_~12             ; out0             ;
; |reg_group|lpm_mux:Mux13|mux_umc:auto_generated|_~13             ; |reg_group|lpm_mux:Mux13|mux_umc:auto_generated|_~13             ; out0             ;
; |reg_group|lpm_mux:Mux13|mux_umc:auto_generated|_~14             ; |reg_group|lpm_mux:Mux13|mux_umc:auto_generated|_~14             ; out0             ;
; |reg_group|lpm_mux:Mux13|mux_umc:auto_generated|_~15             ; |reg_group|lpm_mux:Mux13|mux_umc:auto_generated|_~15             ; out0             ;
; |reg_group|lpm_mux:Mux13|mux_umc:auto_generated|_~16             ; |reg_group|lpm_mux:Mux13|mux_umc:auto_generated|_~16             ; out0             ;
; |reg_group|lpm_mux:Mux13|mux_umc:auto_generated|_~17             ; |reg_group|lpm_mux:Mux13|mux_umc:auto_generated|_~17             ; out0             ;
; |reg_group|lpm_mux:Mux13|mux_umc:auto_generated|result_node[0]~1 ; |reg_group|lpm_mux:Mux13|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |reg_group|lpm_mux:Mux13|mux_umc:auto_generated|result_node[0]   ; |reg_group|lpm_mux:Mux13|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |reg_group|lpm_mux:Mux12|mux_umc:auto_generated|_~1              ; |reg_group|lpm_mux:Mux12|mux_umc:auto_generated|_~1              ; out0             ;
; |reg_group|lpm_mux:Mux12|mux_umc:auto_generated|_~2              ; |reg_group|lpm_mux:Mux12|mux_umc:auto_generated|_~2              ; out0             ;
; |reg_group|lpm_mux:Mux12|mux_umc:auto_generated|_~3              ; |reg_group|lpm_mux:Mux12|mux_umc:auto_generated|_~3              ; out0             ;
; |reg_group|lpm_mux:Mux12|mux_umc:auto_generated|_~4              ; |reg_group|lpm_mux:Mux12|mux_umc:auto_generated|_~4              ; out0             ;
; |reg_group|lpm_mux:Mux12|mux_umc:auto_generated|_~5              ; |reg_group|lpm_mux:Mux12|mux_umc:auto_generated|_~5              ; out0             ;
; |reg_group|lpm_mux:Mux12|mux_umc:auto_generated|_~6              ; |reg_group|lpm_mux:Mux12|mux_umc:auto_generated|_~6              ; out0             ;
; |reg_group|lpm_mux:Mux12|mux_umc:auto_generated|_~7              ; |reg_group|lpm_mux:Mux12|mux_umc:auto_generated|_~7              ; out0             ;
; |reg_group|lpm_mux:Mux12|mux_umc:auto_generated|_~8              ; |reg_group|lpm_mux:Mux12|mux_umc:auto_generated|_~8              ; out0             ;
; |reg_group|lpm_mux:Mux12|mux_umc:auto_generated|_~9              ; |reg_group|lpm_mux:Mux12|mux_umc:auto_generated|_~9              ; out0             ;
; |reg_group|lpm_mux:Mux12|mux_umc:auto_generated|_~10             ; |reg_group|lpm_mux:Mux12|mux_umc:auto_generated|_~10             ; out0             ;
; |reg_group|lpm_mux:Mux12|mux_umc:auto_generated|_~11             ; |reg_group|lpm_mux:Mux12|mux_umc:auto_generated|_~11             ; out0             ;
; |reg_group|lpm_mux:Mux12|mux_umc:auto_generated|_~12             ; |reg_group|lpm_mux:Mux12|mux_umc:auto_generated|_~12             ; out0             ;
; |reg_group|lpm_mux:Mux12|mux_umc:auto_generated|_~13             ; |reg_group|lpm_mux:Mux12|mux_umc:auto_generated|_~13             ; out0             ;
; |reg_group|lpm_mux:Mux12|mux_umc:auto_generated|_~14             ; |reg_group|lpm_mux:Mux12|mux_umc:auto_generated|_~14             ; out0             ;
; |reg_group|lpm_mux:Mux12|mux_umc:auto_generated|_~15             ; |reg_group|lpm_mux:Mux12|mux_umc:auto_generated|_~15             ; out0             ;
; |reg_group|lpm_mux:Mux12|mux_umc:auto_generated|_~16             ; |reg_group|lpm_mux:Mux12|mux_umc:auto_generated|_~16             ; out0             ;
; |reg_group|lpm_mux:Mux12|mux_umc:auto_generated|_~17             ; |reg_group|lpm_mux:Mux12|mux_umc:auto_generated|_~17             ; out0             ;
; |reg_group|lpm_mux:Mux12|mux_umc:auto_generated|result_node[0]~1 ; |reg_group|lpm_mux:Mux12|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |reg_group|lpm_mux:Mux12|mux_umc:auto_generated|result_node[0]   ; |reg_group|lpm_mux:Mux12|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |reg_group|lpm_mux:Mux11|mux_umc:auto_generated|_~1              ; |reg_group|lpm_mux:Mux11|mux_umc:auto_generated|_~1              ; out0             ;
; |reg_group|lpm_mux:Mux11|mux_umc:auto_generated|_~2              ; |reg_group|lpm_mux:Mux11|mux_umc:auto_generated|_~2              ; out0             ;
; |reg_group|lpm_mux:Mux11|mux_umc:auto_generated|_~3              ; |reg_group|lpm_mux:Mux11|mux_umc:auto_generated|_~3              ; out0             ;
; |reg_group|lpm_mux:Mux11|mux_umc:auto_generated|_~4              ; |reg_group|lpm_mux:Mux11|mux_umc:auto_generated|_~4              ; out0             ;
; |reg_group|lpm_mux:Mux11|mux_umc:auto_generated|_~5              ; |reg_group|lpm_mux:Mux11|mux_umc:auto_generated|_~5              ; out0             ;
; |reg_group|lpm_mux:Mux11|mux_umc:auto_generated|_~6              ; |reg_group|lpm_mux:Mux11|mux_umc:auto_generated|_~6              ; out0             ;
; |reg_group|lpm_mux:Mux11|mux_umc:auto_generated|_~7              ; |reg_group|lpm_mux:Mux11|mux_umc:auto_generated|_~7              ; out0             ;
; |reg_group|lpm_mux:Mux11|mux_umc:auto_generated|_~8              ; |reg_group|lpm_mux:Mux11|mux_umc:auto_generated|_~8              ; out0             ;
; |reg_group|lpm_mux:Mux11|mux_umc:auto_generated|_~9              ; |reg_group|lpm_mux:Mux11|mux_umc:auto_generated|_~9              ; out0             ;
; |reg_group|lpm_mux:Mux11|mux_umc:auto_generated|_~10             ; |reg_group|lpm_mux:Mux11|mux_umc:auto_generated|_~10             ; out0             ;
; |reg_group|lpm_mux:Mux11|mux_umc:auto_generated|_~11             ; |reg_group|lpm_mux:Mux11|mux_umc:auto_generated|_~11             ; out0             ;
; |reg_group|lpm_mux:Mux11|mux_umc:auto_generated|_~12             ; |reg_group|lpm_mux:Mux11|mux_umc:auto_generated|_~12             ; out0             ;
; |reg_group|lpm_mux:Mux11|mux_umc:auto_generated|_~13             ; |reg_group|lpm_mux:Mux11|mux_umc:auto_generated|_~13             ; out0             ;
; |reg_group|lpm_mux:Mux11|mux_umc:auto_generated|_~14             ; |reg_group|lpm_mux:Mux11|mux_umc:auto_generated|_~14             ; out0             ;
; |reg_group|lpm_mux:Mux11|mux_umc:auto_generated|_~15             ; |reg_group|lpm_mux:Mux11|mux_umc:auto_generated|_~15             ; out0             ;
; |reg_group|lpm_mux:Mux11|mux_umc:auto_generated|_~16             ; |reg_group|lpm_mux:Mux11|mux_umc:auto_generated|_~16             ; out0             ;
; |reg_group|lpm_mux:Mux11|mux_umc:auto_generated|_~17             ; |reg_group|lpm_mux:Mux11|mux_umc:auto_generated|_~17             ; out0             ;
; |reg_group|lpm_mux:Mux11|mux_umc:auto_generated|result_node[0]~1 ; |reg_group|lpm_mux:Mux11|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |reg_group|lpm_mux:Mux11|mux_umc:auto_generated|result_node[0]   ; |reg_group|lpm_mux:Mux11|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |reg_group|lpm_mux:Mux10|mux_umc:auto_generated|_~1              ; |reg_group|lpm_mux:Mux10|mux_umc:auto_generated|_~1              ; out0             ;
; |reg_group|lpm_mux:Mux10|mux_umc:auto_generated|_~2              ; |reg_group|lpm_mux:Mux10|mux_umc:auto_generated|_~2              ; out0             ;
; |reg_group|lpm_mux:Mux10|mux_umc:auto_generated|_~3              ; |reg_group|lpm_mux:Mux10|mux_umc:auto_generated|_~3              ; out0             ;
; |reg_group|lpm_mux:Mux10|mux_umc:auto_generated|_~4              ; |reg_group|lpm_mux:Mux10|mux_umc:auto_generated|_~4              ; out0             ;
; |reg_group|lpm_mux:Mux10|mux_umc:auto_generated|_~5              ; |reg_group|lpm_mux:Mux10|mux_umc:auto_generated|_~5              ; out0             ;
; |reg_group|lpm_mux:Mux10|mux_umc:auto_generated|_~6              ; |reg_group|lpm_mux:Mux10|mux_umc:auto_generated|_~6              ; out0             ;
; |reg_group|lpm_mux:Mux10|mux_umc:auto_generated|_~7              ; |reg_group|lpm_mux:Mux10|mux_umc:auto_generated|_~7              ; out0             ;
; |reg_group|lpm_mux:Mux10|mux_umc:auto_generated|_~8              ; |reg_group|lpm_mux:Mux10|mux_umc:auto_generated|_~8              ; out0             ;
; |reg_group|lpm_mux:Mux10|mux_umc:auto_generated|_~9              ; |reg_group|lpm_mux:Mux10|mux_umc:auto_generated|_~9              ; out0             ;
; |reg_group|lpm_mux:Mux10|mux_umc:auto_generated|_~10             ; |reg_group|lpm_mux:Mux10|mux_umc:auto_generated|_~10             ; out0             ;
; |reg_group|lpm_mux:Mux10|mux_umc:auto_generated|_~11             ; |reg_group|lpm_mux:Mux10|mux_umc:auto_generated|_~11             ; out0             ;
; |reg_group|lpm_mux:Mux10|mux_umc:auto_generated|_~12             ; |reg_group|lpm_mux:Mux10|mux_umc:auto_generated|_~12             ; out0             ;
; |reg_group|lpm_mux:Mux10|mux_umc:auto_generated|_~13             ; |reg_group|lpm_mux:Mux10|mux_umc:auto_generated|_~13             ; out0             ;
; |reg_group|lpm_mux:Mux10|mux_umc:auto_generated|_~14             ; |reg_group|lpm_mux:Mux10|mux_umc:auto_generated|_~14             ; out0             ;
; |reg_group|lpm_mux:Mux10|mux_umc:auto_generated|_~15             ; |reg_group|lpm_mux:Mux10|mux_umc:auto_generated|_~15             ; out0             ;
; |reg_group|lpm_mux:Mux10|mux_umc:auto_generated|_~16             ; |reg_group|lpm_mux:Mux10|mux_umc:auto_generated|_~16             ; out0             ;
; |reg_group|lpm_mux:Mux10|mux_umc:auto_generated|_~17             ; |reg_group|lpm_mux:Mux10|mux_umc:auto_generated|_~17             ; out0             ;
; |reg_group|lpm_mux:Mux10|mux_umc:auto_generated|result_node[0]~1 ; |reg_group|lpm_mux:Mux10|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |reg_group|lpm_mux:Mux10|mux_umc:auto_generated|result_node[0]   ; |reg_group|lpm_mux:Mux10|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |reg_group|lpm_mux:Mux9|mux_umc:auto_generated|_~1               ; |reg_group|lpm_mux:Mux9|mux_umc:auto_generated|_~1               ; out0             ;
; |reg_group|lpm_mux:Mux9|mux_umc:auto_generated|_~2               ; |reg_group|lpm_mux:Mux9|mux_umc:auto_generated|_~2               ; out0             ;
; |reg_group|lpm_mux:Mux9|mux_umc:auto_generated|_~3               ; |reg_group|lpm_mux:Mux9|mux_umc:auto_generated|_~3               ; out0             ;
; |reg_group|lpm_mux:Mux9|mux_umc:auto_generated|_~4               ; |reg_group|lpm_mux:Mux9|mux_umc:auto_generated|_~4               ; out0             ;
; |reg_group|lpm_mux:Mux9|mux_umc:auto_generated|_~5               ; |reg_group|lpm_mux:Mux9|mux_umc:auto_generated|_~5               ; out0             ;
; |reg_group|lpm_mux:Mux9|mux_umc:auto_generated|_~6               ; |reg_group|lpm_mux:Mux9|mux_umc:auto_generated|_~6               ; out0             ;
; |reg_group|lpm_mux:Mux9|mux_umc:auto_generated|_~7               ; |reg_group|lpm_mux:Mux9|mux_umc:auto_generated|_~7               ; out0             ;
; |reg_group|lpm_mux:Mux9|mux_umc:auto_generated|_~8               ; |reg_group|lpm_mux:Mux9|mux_umc:auto_generated|_~8               ; out0             ;
; |reg_group|lpm_mux:Mux9|mux_umc:auto_generated|_~9               ; |reg_group|lpm_mux:Mux9|mux_umc:auto_generated|_~9               ; out0             ;
; |reg_group|lpm_mux:Mux9|mux_umc:auto_generated|_~10              ; |reg_group|lpm_mux:Mux9|mux_umc:auto_generated|_~10              ; out0             ;
; |reg_group|lpm_mux:Mux9|mux_umc:auto_generated|_~11              ; |reg_group|lpm_mux:Mux9|mux_umc:auto_generated|_~11              ; out0             ;
; |reg_group|lpm_mux:Mux9|mux_umc:auto_generated|_~12              ; |reg_group|lpm_mux:Mux9|mux_umc:auto_generated|_~12              ; out0             ;
; |reg_group|lpm_mux:Mux9|mux_umc:auto_generated|_~13              ; |reg_group|lpm_mux:Mux9|mux_umc:auto_generated|_~13              ; out0             ;
; |reg_group|lpm_mux:Mux9|mux_umc:auto_generated|_~14              ; |reg_group|lpm_mux:Mux9|mux_umc:auto_generated|_~14              ; out0             ;
; |reg_group|lpm_mux:Mux9|mux_umc:auto_generated|_~15              ; |reg_group|lpm_mux:Mux9|mux_umc:auto_generated|_~15              ; out0             ;
; |reg_group|lpm_mux:Mux9|mux_umc:auto_generated|_~16              ; |reg_group|lpm_mux:Mux9|mux_umc:auto_generated|_~16              ; out0             ;
; |reg_group|lpm_mux:Mux9|mux_umc:auto_generated|_~17              ; |reg_group|lpm_mux:Mux9|mux_umc:auto_generated|_~17              ; out0             ;
; |reg_group|lpm_mux:Mux9|mux_umc:auto_generated|result_node[0]~1  ; |reg_group|lpm_mux:Mux9|mux_umc:auto_generated|result_node[0]~1  ; out0             ;
; |reg_group|lpm_mux:Mux9|mux_umc:auto_generated|result_node[0]    ; |reg_group|lpm_mux:Mux9|mux_umc:auto_generated|result_node[0]    ; out0             ;
; |reg_group|lpm_mux:Mux8|mux_umc:auto_generated|_~1               ; |reg_group|lpm_mux:Mux8|mux_umc:auto_generated|_~1               ; out0             ;
; |reg_group|lpm_mux:Mux8|mux_umc:auto_generated|_~2               ; |reg_group|lpm_mux:Mux8|mux_umc:auto_generated|_~2               ; out0             ;
; |reg_group|lpm_mux:Mux8|mux_umc:auto_generated|_~3               ; |reg_group|lpm_mux:Mux8|mux_umc:auto_generated|_~3               ; out0             ;
; |reg_group|lpm_mux:Mux8|mux_umc:auto_generated|_~4               ; |reg_group|lpm_mux:Mux8|mux_umc:auto_generated|_~4               ; out0             ;
; |reg_group|lpm_mux:Mux8|mux_umc:auto_generated|_~5               ; |reg_group|lpm_mux:Mux8|mux_umc:auto_generated|_~5               ; out0             ;
; |reg_group|lpm_mux:Mux8|mux_umc:auto_generated|_~6               ; |reg_group|lpm_mux:Mux8|mux_umc:auto_generated|_~6               ; out0             ;
; |reg_group|lpm_mux:Mux8|mux_umc:auto_generated|_~7               ; |reg_group|lpm_mux:Mux8|mux_umc:auto_generated|_~7               ; out0             ;
; |reg_group|lpm_mux:Mux8|mux_umc:auto_generated|_~8               ; |reg_group|lpm_mux:Mux8|mux_umc:auto_generated|_~8               ; out0             ;
; |reg_group|lpm_mux:Mux8|mux_umc:auto_generated|_~9               ; |reg_group|lpm_mux:Mux8|mux_umc:auto_generated|_~9               ; out0             ;
; |reg_group|lpm_mux:Mux8|mux_umc:auto_generated|_~10              ; |reg_group|lpm_mux:Mux8|mux_umc:auto_generated|_~10              ; out0             ;
; |reg_group|lpm_mux:Mux8|mux_umc:auto_generated|_~11              ; |reg_group|lpm_mux:Mux8|mux_umc:auto_generated|_~11              ; out0             ;
; |reg_group|lpm_mux:Mux8|mux_umc:auto_generated|_~12              ; |reg_group|lpm_mux:Mux8|mux_umc:auto_generated|_~12              ; out0             ;
; |reg_group|lpm_mux:Mux8|mux_umc:auto_generated|_~13              ; |reg_group|lpm_mux:Mux8|mux_umc:auto_generated|_~13              ; out0             ;
; |reg_group|lpm_mux:Mux8|mux_umc:auto_generated|_~14              ; |reg_group|lpm_mux:Mux8|mux_umc:auto_generated|_~14              ; out0             ;
; |reg_group|lpm_mux:Mux8|mux_umc:auto_generated|_~15              ; |reg_group|lpm_mux:Mux8|mux_umc:auto_generated|_~15              ; out0             ;
; |reg_group|lpm_mux:Mux8|mux_umc:auto_generated|_~16              ; |reg_group|lpm_mux:Mux8|mux_umc:auto_generated|_~16              ; out0             ;
; |reg_group|lpm_mux:Mux8|mux_umc:auto_generated|_~17              ; |reg_group|lpm_mux:Mux8|mux_umc:auto_generated|_~17              ; out0             ;
; |reg_group|lpm_mux:Mux8|mux_umc:auto_generated|result_node[0]~1  ; |reg_group|lpm_mux:Mux8|mux_umc:auto_generated|result_node[0]~1  ; out0             ;
; |reg_group|lpm_mux:Mux8|mux_umc:auto_generated|result_node[0]    ; |reg_group|lpm_mux:Mux8|mux_umc:auto_generated|result_node[0]    ; out0             ;
; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|_~1               ; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|_~1               ; out0             ;
; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|_~3               ; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|_~3               ; out0             ;
; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|_~5               ; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|_~5               ; out0             ;
; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|_~6               ; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|_~6               ; out0             ;
; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|_~7               ; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|_~7               ; out0             ;
; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|_~8               ; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|_~8               ; out0             ;
; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|_~9               ; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|_~9               ; out0             ;
; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|_~11              ; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|_~11              ; out0             ;
; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|_~13              ; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|_~13              ; out0             ;
; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|_~14              ; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|_~14              ; out0             ;
; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|_~15              ; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|_~15              ; out0             ;
; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|_~16              ; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|_~16              ; out0             ;
; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|_~17              ; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|_~17              ; out0             ;
; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|_~1               ; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|_~1               ; out0             ;
; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|_~3               ; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|_~3               ; out0             ;
; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|_~5               ; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|_~5               ; out0             ;
; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|_~6               ; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|_~6               ; out0             ;
; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|_~7               ; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|_~7               ; out0             ;
; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|_~8               ; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|_~8               ; out0             ;
; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|_~9               ; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|_~9               ; out0             ;
; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|_~11              ; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|_~11              ; out0             ;
; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|_~13              ; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|_~13              ; out0             ;
; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|_~14              ; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|_~14              ; out0             ;
; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|_~15              ; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|_~15              ; out0             ;
; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|_~16              ; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|_~16              ; out0             ;
; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|_~17              ; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|_~17              ; out0             ;
; |reg_group|lpm_mux:Mux5|mux_umc:auto_generated|_~1               ; |reg_group|lpm_mux:Mux5|mux_umc:auto_generated|_~1               ; out0             ;
; |reg_group|lpm_mux:Mux5|mux_umc:auto_generated|_~2               ; |reg_group|lpm_mux:Mux5|mux_umc:auto_generated|_~2               ; out0             ;
; |reg_group|lpm_mux:Mux5|mux_umc:auto_generated|_~3               ; |reg_group|lpm_mux:Mux5|mux_umc:auto_generated|_~3               ; out0             ;
; |reg_group|lpm_mux:Mux5|mux_umc:auto_generated|_~4               ; |reg_group|lpm_mux:Mux5|mux_umc:auto_generated|_~4               ; out0             ;
; |reg_group|lpm_mux:Mux5|mux_umc:auto_generated|_~5               ; |reg_group|lpm_mux:Mux5|mux_umc:auto_generated|_~5               ; out0             ;
; |reg_group|lpm_mux:Mux5|mux_umc:auto_generated|_~6               ; |reg_group|lpm_mux:Mux5|mux_umc:auto_generated|_~6               ; out0             ;
; |reg_group|lpm_mux:Mux5|mux_umc:auto_generated|_~7               ; |reg_group|lpm_mux:Mux5|mux_umc:auto_generated|_~7               ; out0             ;
; |reg_group|lpm_mux:Mux5|mux_umc:auto_generated|_~8               ; |reg_group|lpm_mux:Mux5|mux_umc:auto_generated|_~8               ; out0             ;
; |reg_group|lpm_mux:Mux5|mux_umc:auto_generated|_~9               ; |reg_group|lpm_mux:Mux5|mux_umc:auto_generated|_~9               ; out0             ;
; |reg_group|lpm_mux:Mux5|mux_umc:auto_generated|_~10              ; |reg_group|lpm_mux:Mux5|mux_umc:auto_generated|_~10              ; out0             ;
; |reg_group|lpm_mux:Mux5|mux_umc:auto_generated|_~11              ; |reg_group|lpm_mux:Mux5|mux_umc:auto_generated|_~11              ; out0             ;
; |reg_group|lpm_mux:Mux5|mux_umc:auto_generated|_~12              ; |reg_group|lpm_mux:Mux5|mux_umc:auto_generated|_~12              ; out0             ;
; |reg_group|lpm_mux:Mux5|mux_umc:auto_generated|_~13              ; |reg_group|lpm_mux:Mux5|mux_umc:auto_generated|_~13              ; out0             ;
; |reg_group|lpm_mux:Mux5|mux_umc:auto_generated|_~14              ; |reg_group|lpm_mux:Mux5|mux_umc:auto_generated|_~14              ; out0             ;
; |reg_group|lpm_mux:Mux5|mux_umc:auto_generated|_~15              ; |reg_group|lpm_mux:Mux5|mux_umc:auto_generated|_~15              ; out0             ;
; |reg_group|lpm_mux:Mux5|mux_umc:auto_generated|_~16              ; |reg_group|lpm_mux:Mux5|mux_umc:auto_generated|_~16              ; out0             ;
; |reg_group|lpm_mux:Mux5|mux_umc:auto_generated|_~17              ; |reg_group|lpm_mux:Mux5|mux_umc:auto_generated|_~17              ; out0             ;
; |reg_group|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~1  ; |reg_group|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~1  ; out0             ;
; |reg_group|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]    ; |reg_group|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]    ; out0             ;
; |reg_group|lpm_mux:Mux4|mux_umc:auto_generated|_~1               ; |reg_group|lpm_mux:Mux4|mux_umc:auto_generated|_~1               ; out0             ;
; |reg_group|lpm_mux:Mux4|mux_umc:auto_generated|_~2               ; |reg_group|lpm_mux:Mux4|mux_umc:auto_generated|_~2               ; out0             ;
; |reg_group|lpm_mux:Mux4|mux_umc:auto_generated|_~3               ; |reg_group|lpm_mux:Mux4|mux_umc:auto_generated|_~3               ; out0             ;
; |reg_group|lpm_mux:Mux4|mux_umc:auto_generated|_~4               ; |reg_group|lpm_mux:Mux4|mux_umc:auto_generated|_~4               ; out0             ;
; |reg_group|lpm_mux:Mux4|mux_umc:auto_generated|_~5               ; |reg_group|lpm_mux:Mux4|mux_umc:auto_generated|_~5               ; out0             ;
; |reg_group|lpm_mux:Mux4|mux_umc:auto_generated|_~6               ; |reg_group|lpm_mux:Mux4|mux_umc:auto_generated|_~6               ; out0             ;
; |reg_group|lpm_mux:Mux4|mux_umc:auto_generated|_~7               ; |reg_group|lpm_mux:Mux4|mux_umc:auto_generated|_~7               ; out0             ;
; |reg_group|lpm_mux:Mux4|mux_umc:auto_generated|_~8               ; |reg_group|lpm_mux:Mux4|mux_umc:auto_generated|_~8               ; out0             ;
; |reg_group|lpm_mux:Mux4|mux_umc:auto_generated|_~9               ; |reg_group|lpm_mux:Mux4|mux_umc:auto_generated|_~9               ; out0             ;
; |reg_group|lpm_mux:Mux4|mux_umc:auto_generated|_~10              ; |reg_group|lpm_mux:Mux4|mux_umc:auto_generated|_~10              ; out0             ;
; |reg_group|lpm_mux:Mux4|mux_umc:auto_generated|_~11              ; |reg_group|lpm_mux:Mux4|mux_umc:auto_generated|_~11              ; out0             ;
; |reg_group|lpm_mux:Mux4|mux_umc:auto_generated|_~12              ; |reg_group|lpm_mux:Mux4|mux_umc:auto_generated|_~12              ; out0             ;
; |reg_group|lpm_mux:Mux4|mux_umc:auto_generated|_~13              ; |reg_group|lpm_mux:Mux4|mux_umc:auto_generated|_~13              ; out0             ;
; |reg_group|lpm_mux:Mux4|mux_umc:auto_generated|_~14              ; |reg_group|lpm_mux:Mux4|mux_umc:auto_generated|_~14              ; out0             ;
; |reg_group|lpm_mux:Mux4|mux_umc:auto_generated|_~15              ; |reg_group|lpm_mux:Mux4|mux_umc:auto_generated|_~15              ; out0             ;
; |reg_group|lpm_mux:Mux4|mux_umc:auto_generated|_~16              ; |reg_group|lpm_mux:Mux4|mux_umc:auto_generated|_~16              ; out0             ;
; |reg_group|lpm_mux:Mux4|mux_umc:auto_generated|_~17              ; |reg_group|lpm_mux:Mux4|mux_umc:auto_generated|_~17              ; out0             ;
; |reg_group|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~1  ; |reg_group|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~1  ; out0             ;
; |reg_group|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]    ; |reg_group|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]    ; out0             ;
; |reg_group|lpm_mux:Mux3|mux_umc:auto_generated|_~1               ; |reg_group|lpm_mux:Mux3|mux_umc:auto_generated|_~1               ; out0             ;
; |reg_group|lpm_mux:Mux3|mux_umc:auto_generated|_~2               ; |reg_group|lpm_mux:Mux3|mux_umc:auto_generated|_~2               ; out0             ;
; |reg_group|lpm_mux:Mux3|mux_umc:auto_generated|_~3               ; |reg_group|lpm_mux:Mux3|mux_umc:auto_generated|_~3               ; out0             ;
; |reg_group|lpm_mux:Mux3|mux_umc:auto_generated|_~4               ; |reg_group|lpm_mux:Mux3|mux_umc:auto_generated|_~4               ; out0             ;
; |reg_group|lpm_mux:Mux3|mux_umc:auto_generated|_~5               ; |reg_group|lpm_mux:Mux3|mux_umc:auto_generated|_~5               ; out0             ;
; |reg_group|lpm_mux:Mux3|mux_umc:auto_generated|_~6               ; |reg_group|lpm_mux:Mux3|mux_umc:auto_generated|_~6               ; out0             ;
; |reg_group|lpm_mux:Mux3|mux_umc:auto_generated|_~7               ; |reg_group|lpm_mux:Mux3|mux_umc:auto_generated|_~7               ; out0             ;
; |reg_group|lpm_mux:Mux3|mux_umc:auto_generated|_~8               ; |reg_group|lpm_mux:Mux3|mux_umc:auto_generated|_~8               ; out0             ;
; |reg_group|lpm_mux:Mux3|mux_umc:auto_generated|_~9               ; |reg_group|lpm_mux:Mux3|mux_umc:auto_generated|_~9               ; out0             ;
; |reg_group|lpm_mux:Mux3|mux_umc:auto_generated|_~10              ; |reg_group|lpm_mux:Mux3|mux_umc:auto_generated|_~10              ; out0             ;
; |reg_group|lpm_mux:Mux3|mux_umc:auto_generated|_~11              ; |reg_group|lpm_mux:Mux3|mux_umc:auto_generated|_~11              ; out0             ;
; |reg_group|lpm_mux:Mux3|mux_umc:auto_generated|_~12              ; |reg_group|lpm_mux:Mux3|mux_umc:auto_generated|_~12              ; out0             ;
; |reg_group|lpm_mux:Mux3|mux_umc:auto_generated|_~13              ; |reg_group|lpm_mux:Mux3|mux_umc:auto_generated|_~13              ; out0             ;
; |reg_group|lpm_mux:Mux3|mux_umc:auto_generated|_~14              ; |reg_group|lpm_mux:Mux3|mux_umc:auto_generated|_~14              ; out0             ;
; |reg_group|lpm_mux:Mux3|mux_umc:auto_generated|_~15              ; |reg_group|lpm_mux:Mux3|mux_umc:auto_generated|_~15              ; out0             ;
; |reg_group|lpm_mux:Mux3|mux_umc:auto_generated|_~16              ; |reg_group|lpm_mux:Mux3|mux_umc:auto_generated|_~16              ; out0             ;
; |reg_group|lpm_mux:Mux3|mux_umc:auto_generated|_~17              ; |reg_group|lpm_mux:Mux3|mux_umc:auto_generated|_~17              ; out0             ;
; |reg_group|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~1  ; |reg_group|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~1  ; out0             ;
; |reg_group|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]    ; |reg_group|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]    ; out0             ;
; |reg_group|lpm_mux:Mux2|mux_umc:auto_generated|_~1               ; |reg_group|lpm_mux:Mux2|mux_umc:auto_generated|_~1               ; out0             ;
; |reg_group|lpm_mux:Mux2|mux_umc:auto_generated|_~2               ; |reg_group|lpm_mux:Mux2|mux_umc:auto_generated|_~2               ; out0             ;
; |reg_group|lpm_mux:Mux2|mux_umc:auto_generated|_~3               ; |reg_group|lpm_mux:Mux2|mux_umc:auto_generated|_~3               ; out0             ;
; |reg_group|lpm_mux:Mux2|mux_umc:auto_generated|_~4               ; |reg_group|lpm_mux:Mux2|mux_umc:auto_generated|_~4               ; out0             ;
; |reg_group|lpm_mux:Mux2|mux_umc:auto_generated|_~5               ; |reg_group|lpm_mux:Mux2|mux_umc:auto_generated|_~5               ; out0             ;
; |reg_group|lpm_mux:Mux2|mux_umc:auto_generated|_~6               ; |reg_group|lpm_mux:Mux2|mux_umc:auto_generated|_~6               ; out0             ;
; |reg_group|lpm_mux:Mux2|mux_umc:auto_generated|_~7               ; |reg_group|lpm_mux:Mux2|mux_umc:auto_generated|_~7               ; out0             ;
; |reg_group|lpm_mux:Mux2|mux_umc:auto_generated|_~8               ; |reg_group|lpm_mux:Mux2|mux_umc:auto_generated|_~8               ; out0             ;
; |reg_group|lpm_mux:Mux2|mux_umc:auto_generated|_~9               ; |reg_group|lpm_mux:Mux2|mux_umc:auto_generated|_~9               ; out0             ;
; |reg_group|lpm_mux:Mux2|mux_umc:auto_generated|_~10              ; |reg_group|lpm_mux:Mux2|mux_umc:auto_generated|_~10              ; out0             ;
; |reg_group|lpm_mux:Mux2|mux_umc:auto_generated|_~11              ; |reg_group|lpm_mux:Mux2|mux_umc:auto_generated|_~11              ; out0             ;
; |reg_group|lpm_mux:Mux2|mux_umc:auto_generated|_~12              ; |reg_group|lpm_mux:Mux2|mux_umc:auto_generated|_~12              ; out0             ;
; |reg_group|lpm_mux:Mux2|mux_umc:auto_generated|_~13              ; |reg_group|lpm_mux:Mux2|mux_umc:auto_generated|_~13              ; out0             ;
; |reg_group|lpm_mux:Mux2|mux_umc:auto_generated|_~14              ; |reg_group|lpm_mux:Mux2|mux_umc:auto_generated|_~14              ; out0             ;
; |reg_group|lpm_mux:Mux2|mux_umc:auto_generated|_~15              ; |reg_group|lpm_mux:Mux2|mux_umc:auto_generated|_~15              ; out0             ;
; |reg_group|lpm_mux:Mux2|mux_umc:auto_generated|_~16              ; |reg_group|lpm_mux:Mux2|mux_umc:auto_generated|_~16              ; out0             ;
; |reg_group|lpm_mux:Mux2|mux_umc:auto_generated|_~17              ; |reg_group|lpm_mux:Mux2|mux_umc:auto_generated|_~17              ; out0             ;
; |reg_group|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~1  ; |reg_group|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~1  ; out0             ;
; |reg_group|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]    ; |reg_group|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]    ; out0             ;
; |reg_group|lpm_mux:Mux1|mux_umc:auto_generated|_~1               ; |reg_group|lpm_mux:Mux1|mux_umc:auto_generated|_~1               ; out0             ;
; |reg_group|lpm_mux:Mux1|mux_umc:auto_generated|_~2               ; |reg_group|lpm_mux:Mux1|mux_umc:auto_generated|_~2               ; out0             ;
; |reg_group|lpm_mux:Mux1|mux_umc:auto_generated|_~3               ; |reg_group|lpm_mux:Mux1|mux_umc:auto_generated|_~3               ; out0             ;
; |reg_group|lpm_mux:Mux1|mux_umc:auto_generated|_~4               ; |reg_group|lpm_mux:Mux1|mux_umc:auto_generated|_~4               ; out0             ;
; |reg_group|lpm_mux:Mux1|mux_umc:auto_generated|_~5               ; |reg_group|lpm_mux:Mux1|mux_umc:auto_generated|_~5               ; out0             ;
; |reg_group|lpm_mux:Mux1|mux_umc:auto_generated|_~6               ; |reg_group|lpm_mux:Mux1|mux_umc:auto_generated|_~6               ; out0             ;
; |reg_group|lpm_mux:Mux1|mux_umc:auto_generated|_~7               ; |reg_group|lpm_mux:Mux1|mux_umc:auto_generated|_~7               ; out0             ;
; |reg_group|lpm_mux:Mux1|mux_umc:auto_generated|_~8               ; |reg_group|lpm_mux:Mux1|mux_umc:auto_generated|_~8               ; out0             ;
; |reg_group|lpm_mux:Mux1|mux_umc:auto_generated|_~9               ; |reg_group|lpm_mux:Mux1|mux_umc:auto_generated|_~9               ; out0             ;
; |reg_group|lpm_mux:Mux1|mux_umc:auto_generated|_~10              ; |reg_group|lpm_mux:Mux1|mux_umc:auto_generated|_~10              ; out0             ;
; |reg_group|lpm_mux:Mux1|mux_umc:auto_generated|_~11              ; |reg_group|lpm_mux:Mux1|mux_umc:auto_generated|_~11              ; out0             ;
; |reg_group|lpm_mux:Mux1|mux_umc:auto_generated|_~12              ; |reg_group|lpm_mux:Mux1|mux_umc:auto_generated|_~12              ; out0             ;
; |reg_group|lpm_mux:Mux1|mux_umc:auto_generated|_~13              ; |reg_group|lpm_mux:Mux1|mux_umc:auto_generated|_~13              ; out0             ;
; |reg_group|lpm_mux:Mux1|mux_umc:auto_generated|_~14              ; |reg_group|lpm_mux:Mux1|mux_umc:auto_generated|_~14              ; out0             ;
; |reg_group|lpm_mux:Mux1|mux_umc:auto_generated|_~15              ; |reg_group|lpm_mux:Mux1|mux_umc:auto_generated|_~15              ; out0             ;
; |reg_group|lpm_mux:Mux1|mux_umc:auto_generated|_~16              ; |reg_group|lpm_mux:Mux1|mux_umc:auto_generated|_~16              ; out0             ;
; |reg_group|lpm_mux:Mux1|mux_umc:auto_generated|_~17              ; |reg_group|lpm_mux:Mux1|mux_umc:auto_generated|_~17              ; out0             ;
; |reg_group|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~1  ; |reg_group|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~1  ; out0             ;
; |reg_group|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]    ; |reg_group|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]    ; out0             ;
; |reg_group|lpm_mux:Mux0|mux_umc:auto_generated|_~1               ; |reg_group|lpm_mux:Mux0|mux_umc:auto_generated|_~1               ; out0             ;
; |reg_group|lpm_mux:Mux0|mux_umc:auto_generated|_~2               ; |reg_group|lpm_mux:Mux0|mux_umc:auto_generated|_~2               ; out0             ;
; |reg_group|lpm_mux:Mux0|mux_umc:auto_generated|_~3               ; |reg_group|lpm_mux:Mux0|mux_umc:auto_generated|_~3               ; out0             ;
; |reg_group|lpm_mux:Mux0|mux_umc:auto_generated|_~4               ; |reg_group|lpm_mux:Mux0|mux_umc:auto_generated|_~4               ; out0             ;
; |reg_group|lpm_mux:Mux0|mux_umc:auto_generated|_~5               ; |reg_group|lpm_mux:Mux0|mux_umc:auto_generated|_~5               ; out0             ;
; |reg_group|lpm_mux:Mux0|mux_umc:auto_generated|_~6               ; |reg_group|lpm_mux:Mux0|mux_umc:auto_generated|_~6               ; out0             ;
; |reg_group|lpm_mux:Mux0|mux_umc:auto_generated|_~7               ; |reg_group|lpm_mux:Mux0|mux_umc:auto_generated|_~7               ; out0             ;
; |reg_group|lpm_mux:Mux0|mux_umc:auto_generated|_~8               ; |reg_group|lpm_mux:Mux0|mux_umc:auto_generated|_~8               ; out0             ;
; |reg_group|lpm_mux:Mux0|mux_umc:auto_generated|_~9               ; |reg_group|lpm_mux:Mux0|mux_umc:auto_generated|_~9               ; out0             ;
; |reg_group|lpm_mux:Mux0|mux_umc:auto_generated|_~10              ; |reg_group|lpm_mux:Mux0|mux_umc:auto_generated|_~10              ; out0             ;
; |reg_group|lpm_mux:Mux0|mux_umc:auto_generated|_~11              ; |reg_group|lpm_mux:Mux0|mux_umc:auto_generated|_~11              ; out0             ;
; |reg_group|lpm_mux:Mux0|mux_umc:auto_generated|_~12              ; |reg_group|lpm_mux:Mux0|mux_umc:auto_generated|_~12              ; out0             ;
; |reg_group|lpm_mux:Mux0|mux_umc:auto_generated|_~13              ; |reg_group|lpm_mux:Mux0|mux_umc:auto_generated|_~13              ; out0             ;
; |reg_group|lpm_mux:Mux0|mux_umc:auto_generated|_~14              ; |reg_group|lpm_mux:Mux0|mux_umc:auto_generated|_~14              ; out0             ;
; |reg_group|lpm_mux:Mux0|mux_umc:auto_generated|_~15              ; |reg_group|lpm_mux:Mux0|mux_umc:auto_generated|_~15              ; out0             ;
; |reg_group|lpm_mux:Mux0|mux_umc:auto_generated|_~16              ; |reg_group|lpm_mux:Mux0|mux_umc:auto_generated|_~16              ; out0             ;
; |reg_group|lpm_mux:Mux0|mux_umc:auto_generated|_~17              ; |reg_group|lpm_mux:Mux0|mux_umc:auto_generated|_~17              ; out0             ;
; |reg_group|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~1  ; |reg_group|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~1  ; out0             ;
; |reg_group|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]    ; |reg_group|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]    ; out0             ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                               ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------------+
; Node Name                                                        ; Output Port Name                                                 ; Output Port Type ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------------+
; |reg_group|R3~7                                                  ; |reg_group|R3~7                                                  ; out              ;
; |reg_group|R2~7                                                  ; |reg_group|R2~7                                                  ; out              ;
; |reg_group|R1~6                                                  ; |reg_group|R1~6                                                  ; out              ;
; |reg_group|R0[1]                                                 ; |reg_group|R0[1]                                                 ; regout           ;
; |reg_group|R1~7                                                  ; |reg_group|R1~7                                                  ; out              ;
; |reg_group|R0[0]                                                 ; |reg_group|R0[0]                                                 ; regout           ;
; |reg_group|R0~6                                                  ; |reg_group|R0~6                                                  ; out              ;
; |reg_group|R0~7                                                  ; |reg_group|R0~7                                                  ; out              ;
; |reg_group|R1[0]                                                 ; |reg_group|R1[0]                                                 ; regout           ;
; |reg_group|R1[1]                                                 ; |reg_group|R1[1]                                                 ; regout           ;
; |reg_group|R1[2]                                                 ; |reg_group|R1[2]                                                 ; regout           ;
; |reg_group|R1[3]                                                 ; |reg_group|R1[3]                                                 ; regout           ;
; |reg_group|R1[4]                                                 ; |reg_group|R1[4]                                                 ; regout           ;
; |reg_group|R1[5]                                                 ; |reg_group|R1[5]                                                 ; regout           ;
; |reg_group|R1[6]                                                 ; |reg_group|R1[6]                                                 ; regout           ;
; |reg_group|R1[7]                                                 ; |reg_group|R1[7]                                                 ; regout           ;
; |reg_group|R2[0]                                                 ; |reg_group|R2[0]                                                 ; regout           ;
; |reg_group|R2[1]                                                 ; |reg_group|R2[1]                                                 ; regout           ;
; |reg_group|R2[2]                                                 ; |reg_group|R2[2]                                                 ; regout           ;
; |reg_group|R2[3]                                                 ; |reg_group|R2[3]                                                 ; regout           ;
; |reg_group|R2[4]                                                 ; |reg_group|R2[4]                                                 ; regout           ;
; |reg_group|R2[5]                                                 ; |reg_group|R2[5]                                                 ; regout           ;
; |reg_group|R2[6]                                                 ; |reg_group|R2[6]                                                 ; regout           ;
; |reg_group|R2[7]                                                 ; |reg_group|R2[7]                                                 ; regout           ;
; |reg_group|R3[0]                                                 ; |reg_group|R3[0]                                                 ; regout           ;
; |reg_group|R3[1]                                                 ; |reg_group|R3[1]                                                 ; regout           ;
; |reg_group|R3[2]                                                 ; |reg_group|R3[2]                                                 ; regout           ;
; |reg_group|R3[3]                                                 ; |reg_group|R3[3]                                                 ; regout           ;
; |reg_group|R3[4]                                                 ; |reg_group|R3[4]                                                 ; regout           ;
; |reg_group|R3[5]                                                 ; |reg_group|R3[5]                                                 ; regout           ;
; |reg_group|R3[6]                                                 ; |reg_group|R3[6]                                                 ; regout           ;
; |reg_group|R3[7]                                                 ; |reg_group|R3[7]                                                 ; regout           ;
; |reg_group|we                                                    ; |reg_group|we                                                    ; out              ;
; |reg_group|i[0]                                                  ; |reg_group|i[0]                                                  ; out              ;
; |reg_group|s[0]                                                  ; |reg_group|s[0]                                                  ; pin_out          ;
; |reg_group|s[1]                                                  ; |reg_group|s[1]                                                  ; pin_out          ;
; |reg_group|d[0]                                                  ; |reg_group|d[0]                                                  ; pin_out          ;
; |reg_group|d[1]                                                  ; |reg_group|d[1]                                                  ; pin_out          ;
; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|_~0              ; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|_~0              ; out0             ;
; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|_~2              ; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|_~2              ; out0             ;
; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|_~4              ; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|_~4              ; out0             ;
; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|result_node[0]~0 ; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|_~10             ; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|_~10             ; out0             ;
; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|_~12             ; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|_~12             ; out0             ;
; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|result_node[0]~1 ; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|result_node[0]   ; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|_~0              ; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|_~0              ; out0             ;
; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|_~2              ; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|_~2              ; out0             ;
; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|_~4              ; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|_~4              ; out0             ;
; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|result_node[0]~0 ; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|_~10             ; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|_~10             ; out0             ;
; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|_~12             ; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|_~12             ; out0             ;
; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|result_node[0]~1 ; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|result_node[0]   ; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |reg_group|lpm_mux:Mux13|mux_umc:auto_generated|_~0              ; |reg_group|lpm_mux:Mux13|mux_umc:auto_generated|_~0              ; out0             ;
; |reg_group|lpm_mux:Mux13|mux_umc:auto_generated|result_node[0]~0 ; |reg_group|lpm_mux:Mux13|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |reg_group|lpm_mux:Mux12|mux_umc:auto_generated|_~0              ; |reg_group|lpm_mux:Mux12|mux_umc:auto_generated|_~0              ; out0             ;
; |reg_group|lpm_mux:Mux12|mux_umc:auto_generated|result_node[0]~0 ; |reg_group|lpm_mux:Mux12|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |reg_group|lpm_mux:Mux11|mux_umc:auto_generated|_~0              ; |reg_group|lpm_mux:Mux11|mux_umc:auto_generated|_~0              ; out0             ;
; |reg_group|lpm_mux:Mux11|mux_umc:auto_generated|result_node[0]~0 ; |reg_group|lpm_mux:Mux11|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |reg_group|lpm_mux:Mux10|mux_umc:auto_generated|_~0              ; |reg_group|lpm_mux:Mux10|mux_umc:auto_generated|_~0              ; out0             ;
; |reg_group|lpm_mux:Mux10|mux_umc:auto_generated|result_node[0]~0 ; |reg_group|lpm_mux:Mux10|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |reg_group|lpm_mux:Mux9|mux_umc:auto_generated|_~0               ; |reg_group|lpm_mux:Mux9|mux_umc:auto_generated|_~0               ; out0             ;
; |reg_group|lpm_mux:Mux9|mux_umc:auto_generated|result_node[0]~0  ; |reg_group|lpm_mux:Mux9|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |reg_group|lpm_mux:Mux8|mux_umc:auto_generated|_~0               ; |reg_group|lpm_mux:Mux8|mux_umc:auto_generated|_~0               ; out0             ;
; |reg_group|lpm_mux:Mux8|mux_umc:auto_generated|result_node[0]~0  ; |reg_group|lpm_mux:Mux8|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|_~0               ; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|_~0               ; out0             ;
; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|_~2               ; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|_~2               ; out0             ;
; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|_~4               ; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|_~4               ; out0             ;
; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]~0  ; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|_~10              ; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|_~10              ; out0             ;
; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|_~12              ; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|_~12              ; out0             ;
; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]~1  ; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]~1  ; out0             ;
; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]    ; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]    ; out0             ;
; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|_~0               ; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|_~0               ; out0             ;
; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|_~2               ; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|_~2               ; out0             ;
; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|_~4               ; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|_~4               ; out0             ;
; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~0  ; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|_~10              ; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|_~10              ; out0             ;
; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|_~12              ; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|_~12              ; out0             ;
; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~1  ; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~1  ; out0             ;
; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]    ; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]    ; out0             ;
; |reg_group|lpm_mux:Mux5|mux_umc:auto_generated|_~0               ; |reg_group|lpm_mux:Mux5|mux_umc:auto_generated|_~0               ; out0             ;
; |reg_group|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~0  ; |reg_group|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |reg_group|lpm_mux:Mux4|mux_umc:auto_generated|_~0               ; |reg_group|lpm_mux:Mux4|mux_umc:auto_generated|_~0               ; out0             ;
; |reg_group|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~0  ; |reg_group|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |reg_group|lpm_mux:Mux3|mux_umc:auto_generated|_~0               ; |reg_group|lpm_mux:Mux3|mux_umc:auto_generated|_~0               ; out0             ;
; |reg_group|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~0  ; |reg_group|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |reg_group|lpm_mux:Mux2|mux_umc:auto_generated|_~0               ; |reg_group|lpm_mux:Mux2|mux_umc:auto_generated|_~0               ; out0             ;
; |reg_group|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~0  ; |reg_group|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |reg_group|lpm_mux:Mux1|mux_umc:auto_generated|_~0               ; |reg_group|lpm_mux:Mux1|mux_umc:auto_generated|_~0               ; out0             ;
; |reg_group|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~0  ; |reg_group|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |reg_group|lpm_mux:Mux0|mux_umc:auto_generated|_~0               ; |reg_group|lpm_mux:Mux0|mux_umc:auto_generated|_~0               ; out0             ;
; |reg_group|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~0  ; |reg_group|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                               ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------------+
; Node Name                                                        ; Output Port Name                                                 ; Output Port Type ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------------+
; |reg_group|R3~7                                                  ; |reg_group|R3~7                                                  ; out              ;
; |reg_group|R2~7                                                  ; |reg_group|R2~7                                                  ; out              ;
; |reg_group|R1~6                                                  ; |reg_group|R1~6                                                  ; out              ;
; |reg_group|R0[1]                                                 ; |reg_group|R0[1]                                                 ; regout           ;
; |reg_group|R1~7                                                  ; |reg_group|R1~7                                                  ; out              ;
; |reg_group|R0[0]                                                 ; |reg_group|R0[0]                                                 ; regout           ;
; |reg_group|R0~6                                                  ; |reg_group|R0~6                                                  ; out              ;
; |reg_group|R0~7                                                  ; |reg_group|R0~7                                                  ; out              ;
; |reg_group|R1[0]                                                 ; |reg_group|R1[0]                                                 ; regout           ;
; |reg_group|R1[1]                                                 ; |reg_group|R1[1]                                                 ; regout           ;
; |reg_group|R1[2]                                                 ; |reg_group|R1[2]                                                 ; regout           ;
; |reg_group|R1[3]                                                 ; |reg_group|R1[3]                                                 ; regout           ;
; |reg_group|R1[4]                                                 ; |reg_group|R1[4]                                                 ; regout           ;
; |reg_group|R1[5]                                                 ; |reg_group|R1[5]                                                 ; regout           ;
; |reg_group|R1[6]                                                 ; |reg_group|R1[6]                                                 ; regout           ;
; |reg_group|R1[7]                                                 ; |reg_group|R1[7]                                                 ; regout           ;
; |reg_group|R2[0]                                                 ; |reg_group|R2[0]                                                 ; regout           ;
; |reg_group|R2[1]                                                 ; |reg_group|R2[1]                                                 ; regout           ;
; |reg_group|R2[2]                                                 ; |reg_group|R2[2]                                                 ; regout           ;
; |reg_group|R2[3]                                                 ; |reg_group|R2[3]                                                 ; regout           ;
; |reg_group|R2[4]                                                 ; |reg_group|R2[4]                                                 ; regout           ;
; |reg_group|R2[5]                                                 ; |reg_group|R2[5]                                                 ; regout           ;
; |reg_group|R2[6]                                                 ; |reg_group|R2[6]                                                 ; regout           ;
; |reg_group|R2[7]                                                 ; |reg_group|R2[7]                                                 ; regout           ;
; |reg_group|R3[0]                                                 ; |reg_group|R3[0]                                                 ; regout           ;
; |reg_group|R3[1]                                                 ; |reg_group|R3[1]                                                 ; regout           ;
; |reg_group|R3[2]                                                 ; |reg_group|R3[2]                                                 ; regout           ;
; |reg_group|R3[3]                                                 ; |reg_group|R3[3]                                                 ; regout           ;
; |reg_group|R3[4]                                                 ; |reg_group|R3[4]                                                 ; regout           ;
; |reg_group|R3[5]                                                 ; |reg_group|R3[5]                                                 ; regout           ;
; |reg_group|R3[6]                                                 ; |reg_group|R3[6]                                                 ; regout           ;
; |reg_group|R3[7]                                                 ; |reg_group|R3[7]                                                 ; regout           ;
; |reg_group|we                                                    ; |reg_group|we                                                    ; out              ;
; |reg_group|i[0]                                                  ; |reg_group|i[0]                                                  ; out              ;
; |reg_group|s[0]                                                  ; |reg_group|s[0]                                                  ; pin_out          ;
; |reg_group|s[1]                                                  ; |reg_group|s[1]                                                  ; pin_out          ;
; |reg_group|d[0]                                                  ; |reg_group|d[0]                                                  ; pin_out          ;
; |reg_group|d[1]                                                  ; |reg_group|d[1]                                                  ; pin_out          ;
; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|_~0              ; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|_~0              ; out0             ;
; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|_~2              ; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|_~2              ; out0             ;
; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|_~4              ; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|_~4              ; out0             ;
; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|result_node[0]~0 ; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|_~10             ; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|_~10             ; out0             ;
; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|_~12             ; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|_~12             ; out0             ;
; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|result_node[0]~1 ; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|result_node[0]   ; |reg_group|lpm_mux:Mux15|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|_~0              ; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|_~0              ; out0             ;
; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|_~2              ; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|_~2              ; out0             ;
; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|_~4              ; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|_~4              ; out0             ;
; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|result_node[0]~0 ; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|_~10             ; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|_~10             ; out0             ;
; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|_~12             ; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|_~12             ; out0             ;
; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|result_node[0]~1 ; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|result_node[0]   ; |reg_group|lpm_mux:Mux14|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |reg_group|lpm_mux:Mux13|mux_umc:auto_generated|_~0              ; |reg_group|lpm_mux:Mux13|mux_umc:auto_generated|_~0              ; out0             ;
; |reg_group|lpm_mux:Mux13|mux_umc:auto_generated|result_node[0]~0 ; |reg_group|lpm_mux:Mux13|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |reg_group|lpm_mux:Mux12|mux_umc:auto_generated|_~0              ; |reg_group|lpm_mux:Mux12|mux_umc:auto_generated|_~0              ; out0             ;
; |reg_group|lpm_mux:Mux12|mux_umc:auto_generated|result_node[0]~0 ; |reg_group|lpm_mux:Mux12|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |reg_group|lpm_mux:Mux11|mux_umc:auto_generated|_~0              ; |reg_group|lpm_mux:Mux11|mux_umc:auto_generated|_~0              ; out0             ;
; |reg_group|lpm_mux:Mux11|mux_umc:auto_generated|result_node[0]~0 ; |reg_group|lpm_mux:Mux11|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |reg_group|lpm_mux:Mux10|mux_umc:auto_generated|_~0              ; |reg_group|lpm_mux:Mux10|mux_umc:auto_generated|_~0              ; out0             ;
; |reg_group|lpm_mux:Mux10|mux_umc:auto_generated|result_node[0]~0 ; |reg_group|lpm_mux:Mux10|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |reg_group|lpm_mux:Mux9|mux_umc:auto_generated|_~0               ; |reg_group|lpm_mux:Mux9|mux_umc:auto_generated|_~0               ; out0             ;
; |reg_group|lpm_mux:Mux9|mux_umc:auto_generated|result_node[0]~0  ; |reg_group|lpm_mux:Mux9|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |reg_group|lpm_mux:Mux8|mux_umc:auto_generated|_~0               ; |reg_group|lpm_mux:Mux8|mux_umc:auto_generated|_~0               ; out0             ;
; |reg_group|lpm_mux:Mux8|mux_umc:auto_generated|result_node[0]~0  ; |reg_group|lpm_mux:Mux8|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|_~0               ; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|_~0               ; out0             ;
; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|_~2               ; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|_~2               ; out0             ;
; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|_~4               ; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|_~4               ; out0             ;
; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]~0  ; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|_~10              ; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|_~10              ; out0             ;
; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|_~12              ; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|_~12              ; out0             ;
; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]~1  ; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]~1  ; out0             ;
; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]    ; |reg_group|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]    ; out0             ;
; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|_~0               ; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|_~0               ; out0             ;
; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|_~2               ; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|_~2               ; out0             ;
; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|_~4               ; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|_~4               ; out0             ;
; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~0  ; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|_~10              ; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|_~10              ; out0             ;
; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|_~12              ; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|_~12              ; out0             ;
; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~1  ; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~1  ; out0             ;
; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]    ; |reg_group|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]    ; out0             ;
; |reg_group|lpm_mux:Mux5|mux_umc:auto_generated|_~0               ; |reg_group|lpm_mux:Mux5|mux_umc:auto_generated|_~0               ; out0             ;
; |reg_group|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~0  ; |reg_group|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |reg_group|lpm_mux:Mux4|mux_umc:auto_generated|_~0               ; |reg_group|lpm_mux:Mux4|mux_umc:auto_generated|_~0               ; out0             ;
; |reg_group|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~0  ; |reg_group|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |reg_group|lpm_mux:Mux3|mux_umc:auto_generated|_~0               ; |reg_group|lpm_mux:Mux3|mux_umc:auto_generated|_~0               ; out0             ;
; |reg_group|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~0  ; |reg_group|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |reg_group|lpm_mux:Mux2|mux_umc:auto_generated|_~0               ; |reg_group|lpm_mux:Mux2|mux_umc:auto_generated|_~0               ; out0             ;
; |reg_group|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~0  ; |reg_group|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |reg_group|lpm_mux:Mux1|mux_umc:auto_generated|_~0               ; |reg_group|lpm_mux:Mux1|mux_umc:auto_generated|_~0               ; out0             ;
; |reg_group|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~0  ; |reg_group|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |reg_group|lpm_mux:Mux0|mux_umc:auto_generated|_~0               ; |reg_group|lpm_mux:Mux0|mux_umc:auto_generated|_~0               ; out0             ;
; |reg_group|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~0  ; |reg_group|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Dec 04 00:24:38 2024
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off reg_group -c reg_group
Info: Using vector source file "E:/QuartusProject/reg_group/reg_group.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning: Found clock-sensitive change during active clock edge at time 20.0 ns on register "|reg_group|R0[5]"
Warning: Found clock-sensitive change during active clock edge at time 20.0 ns on register "|reg_group|R0[4]"
Warning: Found clock-sensitive change during active clock edge at time 20.0 ns on register "|reg_group|R0[2]"
Warning: Found clock-sensitive change during active clock edge at time 20.0 ns on register "|reg_group|R0[6]"
Warning: Found clock-sensitive change during active clock edge at time 20.0 ns on register "|reg_group|R0[7]"
Warning: Found clock-sensitive change during active clock edge at time 20.0 ns on register "|reg_group|R3[1]"
Warning: Found clock-sensitive change during active clock edge at time 20.0 ns on register "|reg_group|R3[2]"
Warning: Found clock-sensitive change during active clock edge at time 20.0 ns on register "|reg_group|R3[4]"
Warning: Found clock-sensitive change during active clock edge at time 20.0 ns on register "|reg_group|R3[5]"
Warning: Found clock-sensitive change during active clock edge at time 20.0 ns on register "|reg_group|R3[6]"
Warning: Found clock-sensitive change during active clock edge at time 20.0 ns on register "|reg_group|R3[7]"
Warning: Found clock-sensitive change during active clock edge at time 40.0 ns on register "|reg_group|R0[3]"
Warning: Found clock-sensitive change during active clock edge at time 40.0 ns on register "|reg_group|R3[3]"
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      78.34 %
Info: Number of transitions in simulation is 33824
Info: Quartus II Simulator was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 160 megabytes
    Info: Processing ended: Wed Dec 04 00:24:38 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


