;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL <157, 400
	ADD 3, @20
	ADD 130, 9
	MOV -7, <-20
	CMP -7, <-420
	ADD 3, 22
	SUB 0, 0
	MOV 0, -2
	JMP @127, 406
	SUB 630, 9
	DJN <121, 106
	SUB @127, 100
	SPL <127, 100
	SPL -7, @-420
	SPL -7, @-420
	SPL -7, @-420
	SPL 7, #-420
	SPL <127, 100
	JMN 0, <-2
	MOV -1, <-20
	SPL 0
	SUB 0, 2
	ADD -7, <-420
	SLT 250, -299
	ADD -7, <-420
	SUB @127, 100
	SUB @127, 100
	SUB #0, 0
	SUB @127, 100
	SPL 0, <-2
	SPL 0, <-2
	ADD @127, 100
	SUB @121, 106
	SUB @121, 106
	DAT #0, <-9
	SUB 12, @10
	CMP #210, 30
	SPL 0, <-2
	CMP #210, 30
	DJN -7, @-420
	DJN -7, @-420
	ADD 7, 0
	DJN -7, @-420
	DJN -7, @-420
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
