/*
 * AM33XX-CM3 firmware
 *
 * Cortex-M3 (CM3) firmware for power management on Texas Instruments' AM33XX series of SoCs
 *
 * Copyright (C) 2011 Texas Instruments Incorporated - http://www.ti.com/
 *
 *  This software is licensed under the  standard terms and conditions in the Texas Instruments  Incorporated
 *  Technology and Software Publicly Available Software License Agreement , a copy of which is included in the
 *  software download.
*/

#include <cm3.h>
#include <device_cm3.h>
#include <device_common.h>
#include <io.h>
#include <prcm_core.h>
#include <msg.h>
#include <clockdomain.h>
#include <hwmod.h>
#include <powerdomain.h>
#include <dpll.h>
#include <ldo.h>
#include <pm_state_data.h>
#include <pm_handlers.h>
#include <trace.h>
#include <rtc.h>

/* Debug info */
static bool halt_on_resume;

/* Enter RTC mode */
void a8_lp_rtc_handler(struct cmd_data *data)
{
	struct rtc_data *local_cmd = &data->data->rtc;
	unsigned int timeout;

	a8_i2c_sleep_handler(data->i2c_sleep_offset);

	/* If RTC module if not already configured... cannot continue */
	rtc_enable_check();

	if (local_cmd->rtc_timeout_val != 0)
		timeout = local_cmd->rtc_timeout_val;
	else
		timeout = RTC_TIMEOUT_DEFAULT;

	/* Program the RTC_PMIC register for deasseting pmic_pwr_enable */
	rtc_reg_write(0x00010000, RTC_PMIC_REG);

	timeout += rtc_reg_read(RTC_ALARM2_SECONDS_REG);

	rtc_reg_write(timeout, RTC_ALARM2_SECONDS_REG);

	if (cmd_global_data.cmd_id == CMD_ID_RTC) {
		/* Turn off interconnect */
		interconnect_hwmods_disable();

		/* Disable the clock domains except MPU */
		clkdms_sleep();

		/* Disable MPU clock domain */
		clkdm_sleep(CLKDM_MPU);

		clkdm_sleep(CLKDM_WKUP);

		/*
		 * TODO: wait for power domain state change interrupt from
		 * PRCM
		 */
	}
}

/*
 * Enter DeepSleep0 mode
 * MOSC = OFF
 * PD_PER = RET
 * PD_MPU = RET
 */
void a8_lp_ds0_handler(struct cmd_data *data)
{
	struct deep_sleep_data *local_cmd = &data->data->deep_sleep;
	unsigned int per_st;
	unsigned int mpu_st;
	int temp;

	if (cmd_handlers[cmd_global_data.cmd_id].do_ddr)
		ds_save();

	//a8_i2c_sleep_handler(data->i2c_sleep_offset);

	configure_wake_sources(local_cmd->wake_sources);

	/* TODO: Check for valid range */
	if (local_cmd->deepsleep_count)
		configure_deepsleep_count(local_cmd->deepsleep_count);
	else
		configure_deepsleep_count(DS_COUNT_DEFAULT);

	per_st = get_pd_per_stctrl_val(local_cmd);
	mpu_st = get_pd_mpu_stctrl_val(local_cmd);

	/* VDD MPU lowering does not make sense here so ignore that field */

	/* MPU power domain state change */
	pd_state_change(mpu_st, PD_MPU);

	/* PER power domain state change */
	pd_state_change(per_st, PD_PER);

	/* XXX: New addition to resolve any issues that A8 might have */
	essential_hwmods_disable();

	interconnect_hwmods_disable();

	/* DPLL retention update for PG 2.0 */
	plls_power_down();

	clkdm_sleep(CLKDM_MPU);

	clkdms_sleep();

	/* Disable MOSC if defaults are required or if user asked for it */
	if (local_cmd->mosc_state == MOSC_OFF) {
		disable_master_oscillator();
		/* Core LDO retention for PG 2.0 if PD_PER is in RET */
		if ((soc_id == AM335X_SOC_ID && soc_rev > AM335X_REV_ES1_0) || soc_id == AM43XX_SOC_ID) {
			if (pd_read_state(PD_PER) == PD_RET) {
				/* set Auto_RAMP_EN in SMA2 Spare Register (SMA2). */
				temp = __raw_readl(SMA2_SPARE_REG);
				temp |= VSLDO_CORE_AUTO_RAMP_EN;
				__raw_writel(temp, SMA2_SPARE_REG);

				ldo_power_down(LDO_CORE);
				ldo_wait_for_ret(LDO_CORE);
			}
		}
	}

	/* TODO: wait for power domain state change interrupt from PRCM */
	clkdm_sleep(CLKDM_WKUP);
}

/*
 * Enter DeepSleep1 mode
 * MOSC = OFF
 * PD_PER = ON
 * PD_MPU = RET
 */
void a8_lp_ds1_handler(struct cmd_data *data)
{
	struct deep_sleep_data *local_cmd = &data->data->deep_sleep;
	unsigned int per_st;
	unsigned int mpu_st;

	if (cmd_handlers[cmd_global_data.cmd_id].do_ddr)
		ds_save();

	a8_i2c_sleep_handler(data->i2c_sleep_offset);

	/* Disable MOSC if possible */
	if (local_cmd->mosc_state == MOSC_OFF)
		disable_master_oscillator();

	configure_wake_sources(local_cmd->wake_sources);

	/* TODO: Check for valid range */
	if (local_cmd->deepsleep_count)
		configure_deepsleep_count(local_cmd->deepsleep_count);
	else
		configure_deepsleep_count(DS_COUNT_DEFAULT);

	per_st = get_pd_per_stctrl_val(local_cmd);
	mpu_st = get_pd_mpu_stctrl_val(local_cmd);

	/* MPU power domain state change */
	pd_state_change(mpu_st, PD_MPU);

	/* PER power domain state change */
	pd_state_change(per_st, PD_PER);

	/* DPLL retention update for PG 2.0 */
	plls_power_down();

	clkdm_sleep(CLKDM_MPU);

	clkdm_sleep(CLKDM_WKUP);

	/* TODO: wait for power domain state change interrupt from PRCM */
}

/*
 * Enter DeepSleep2 mode
 * MOSC = OFF
 * PD_PER = ON
 * PD_MPU = ON
 */
void a8_lp_ds2_handler(struct cmd_data *data)
{
	struct deep_sleep_data *local_cmd = &data->data->deep_sleep;
	unsigned int per_st;
	unsigned int mpu_st;

	if (cmd_handlers[cmd_global_data.cmd_id].do_ddr)
		ds_save();

	a8_i2c_sleep_handler(data->i2c_sleep_offset);

	/* Disable MOSC if possible */
	if (local_cmd->mosc_state == MOSC_OFF)
		disable_master_oscillator();

	configure_wake_sources(local_cmd->wake_sources);

	/* TODO: Check for valid range */
	if (local_cmd->deepsleep_count)
		configure_deepsleep_count(local_cmd->deepsleep_count);
	else
		configure_deepsleep_count(DS_COUNT_DEFAULT);

	per_st = get_pd_per_stctrl_val(local_cmd);
	mpu_st = get_pd_mpu_stctrl_val(local_cmd);

	/* MPU power domain state change */
	pd_state_change(mpu_st, PD_MPU);

	/* PER power domain state change */
	pd_state_change(per_st, PD_PER);

	/* DPLL retention update for PG 2.0 */
	plls_power_down();

	clkdm_sleep(CLKDM_WKUP);

	/*TODO: wait for power domain state change interrupt from PRCM */
}

void a8_standby_handler(struct cmd_data *data)
{
	struct deep_sleep_data *local_cmd = &data->data->deep_sleep;
	unsigned int mpu_st;

	if (cmd_handlers[cmd_global_data.cmd_id].do_ddr)
		ds_save();

	a8_i2c_sleep_handler(data->i2c_sleep_offset);

	configure_wake_sources(local_cmd->wake_sources);

	/* TODO: Check for valid range */
	if (local_cmd->deepsleep_count)
		configure_deepsleep_count(local_cmd->deepsleep_count);
	else
		configure_deepsleep_count(DS_COUNT_DEFAULT);

	mpu_st = get_pd_mpu_stctrl_val(local_cmd);

	/* MPU power domain state change */
	pd_state_change(mpu_st, PD_MPU);

	clkdm_sleep(CLKDM_MPU);
}

void a8_cpuidle_handler(struct cmd_data *data)
{
	struct deep_sleep_data *local_cmd = &data->data->deep_sleep;

	configure_wake_sources(local_cmd->wake_sources);

	clkdm_sleep(CLKDM_MPU);
}

void a8_cpuidle_v2_handler(struct cmd_data *data)
{
	struct deep_sleep_data *local_cmd = &data->data->deep_sleep;
	unsigned int per_st;
	unsigned int mpu_st;

	pll_bypass(DPLL_MPU);

	a8_i2c_sleep_handler(data->i2c_sleep_offset);

	configure_wake_sources(local_cmd->wake_sources);

	per_st = get_pd_per_stctrl_val(local_cmd);
	mpu_st = get_pd_mpu_stctrl_val(local_cmd);

	/* MPU power domain state change */
	pd_state_change(mpu_st, PD_MPU);

	/* PER power domain state change */
	pd_state_change(per_st, PD_PER);

	if (local_cmd->pd_mpu_state != PD_ON)
		hwmod_disable(HWMOD_IEEE5000);

	clkdm_sleep(CLKDM_MPU);
}

/* Standalone application handler */
void a8_standalone_handler(struct cmd_data *data)
{
	/* TBD */
}

/* All wake interrupts invoke this function */
void generic_wake_handler(int wakeup_reason)
{
	int i;

	if (halt_on_resume)
		while(1);

	/*
	 * Assuming that cmd_id is a valid reflection of what we did
	 */
	if (!msg_cmd_is_valid() ||
	    !cmd_handlers[cmd_global_data.cmd_id].wake_handler)
		while(1);

	cmd_handlers[cmd_global_data.cmd_id].wake_handler();

	msg_cmd_wakeup_reason_update(wakeup_reason);

	if (cmd_global_data.data->deep_sleep.mosc_state == MOSC_OFF)
		enable_master_oscillator();

	if (cmd_handlers[cmd_global_data.cmd_id].do_ddr)
		ds_restore();

	/*
	 * PSP kernels have a long standing bug in sleep33xx.S,
	 * they don't re-enable the EMIF hwmod in their resume
	 * path. Keep compatibily with these kernels.
	 */
	if (!cmd_handlers[cmd_global_data.cmd_id].do_ddr)
		hwmod_enable(HWMOD_EMIF);

	/* If everything is done, we init things again */
	/* Flush out NVIC interrupts */
	for (i = 0; i < CM3_NUM_EXT_INTERRUPTS; i++) {
		nvic_disable_irq(i);
		nvic_clear_irq(i);
	}

	trace_init();

	pm_reset();

	a8_i2c_wake_handler(cmd_global_data.i2c_wake_offset);

	/* Enable only the MBX IRQ */
	nvic_enable_irq(CM3_IRQ_MBINT0);
	nvic_enable_irq(53);

	/* Enable MPU only after we are sure that we are done with the wakeup */
	hwmod_enable(HWMOD_MPU);
}

/* Exit RTC mode */
void a8_wake_rtc_handler(void)
{
	/* RTC wake is a cold boot... so this doesn't make sense */
}

/*
 * Exit DeepSleep0 mode
 * MOSC = OFF
 * PD_PER = RET
 * PD_MPU = RET
 */
void a8_wake_ds0_handler(void)
{
	int result;

	if ((soc_id == AM335X_SOC_ID && soc_rev > AM335X_REV_ES1_0) || soc_id == AM43XX_SOC_ID) {
		ldo_power_up(LDO_CORE);
		ldo_wait_for_on(LDO_CORE);
	}

	result = verify_pd_transitions();

	pd_state_restore(PD_PER);
	pd_state_restore(PD_MPU);

	clkdm_wake(CLKDM_WKUP);

	clkdms_wake();

	plls_power_up();

	interconnect_hwmods_enable();

	essential_hwmods_enable();

	msg_cmd_stat_update(result);

	clear_wake_sources();

	clkdm_wake(CLKDM_MPU);
}

/*
 * Exit DeepSleep1 mode
 * MOSC = OFF
 * PD_PER = ON
 * PD_MPU = RET
 */
void a8_wake_ds1_handler(void)
{
	int result;

	result = verify_pd_transitions();

	pd_state_restore(PD_PER);
	pd_state_restore(PD_MPU);

	clkdm_wake(CLKDM_WKUP);

	plls_power_up();

	essential_hwmods_enable();

	msg_cmd_stat_update(result);

	clear_wake_sources();

	clkdm_wake(CLKDM_MPU);
}

/*
 * Exit DeepSleep2 mode
 * MOSC = OFF
 * PD_PER = ON
 * PD_MPU = ON
 */
void a8_wake_ds2_handler(void)
{
	int result;

	result = verify_pd_transitions();

	pd_state_restore(PD_PER);
	pd_state_restore(PD_MPU);

	clkdm_wake(CLKDM_WKUP);

	plls_power_up();

	msg_cmd_stat_update(result);

	/* Interrupt MPU now */
	__asm("sev");

	clear_wake_sources();
}

/* Exit Standby mode
 * MOSC = ON
 * PD_PER = ON
 * PD_MPU = OFF
 */
void a8_wake_standby_handler(void)
{
	int result;

	result = verify_pd_transitions();

	pd_state_restore(PD_MPU);

	essential_hwmods_enable();

	msg_cmd_stat_update(result);

	clear_wake_sources();

	clkdm_wake(CLKDM_MPU);
}

/* Exit cpuidle
 * MPU_MPU_CLKCTRL = OFF
 */
void a8_wake_cpuidle_handler(void)
{
	clear_wake_sources();

	clkdm_wake(CLKDM_MPU);
}

/* Exit Idle mode
 * MOSC = ON
 * PD_PER = ON
 * PD_MPU = OFF
 */
void a8_wake_cpuidle_v2_handler(void)
{
	int result;

	result = verify_pd_transitions();

	pd_state_restore(PD_PER);
	pd_state_restore(PD_MPU);

	clkdms_wake();

	essential_hwmods_enable();

	msg_cmd_stat_update(result);

	clear_wake_sources();

	clkdm_wake(CLKDM_MPU);

	pll_lock(DPLL_MPU);
}
