==27805== Cachegrind, a cache and branch-prediction profiler
==27805== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27805== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27805== Command: ./mser .
==27805== 
--27805-- warning: L3 cache found, using its data for the LL simulation.
--27805-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27805-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LIP cache replacement will be used
==27805== 
==27805== Process terminating with default action of signal 15 (SIGTERM)
==27805==    at 0x10CB1A: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27805==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27805== 
==27805== I   refs:      2,244,768,090
==27805== I1  misses:            1,206
==27805== LLi misses:            1,202
==27805== I1  miss rate:          0.00%
==27805== LLi miss rate:          0.00%
==27805== 
==27805== D   refs:        902,408,206  (610,332,501 rd   + 292,075,705 wr)
==27805== D1  misses:        2,296,268  (  1,031,760 rd   +   1,264,508 wr)
==27805== LLd misses:        2,072,024  (    841,478 rd   +   1,230,546 wr)
==27805== D1  miss rate:           0.3% (        0.2%     +         0.4%  )
==27805== LLd miss rate:           0.2% (        0.1%     +         0.4%  )
==27805== 
==27805== LL refs:           2,297,474  (  1,032,966 rd   +   1,264,508 wr)
==27805== LL misses:         2,073,226  (    842,680 rd   +   1,230,546 wr)
==27805== LL miss rate:            0.1% (        0.0%     +         0.4%  )
