// Seed: 4170126898
module module_0 (
    input tri1 id_0,
    output wor id_1,
    output tri id_2,
    output tri id_3,
    input wand id_4,
    output supply1 id_5
);
  assign id_5 = 1;
endmodule
module module_1 #(
    parameter id_1  = 32'd85,
    parameter id_18 = 32'd29,
    parameter id_2  = 32'd43,
    parameter id_30 = 32'd35
) (
    input wand id_0,
    output supply1 _id_1,
    input tri _id_2,
    output wor id_3
);
  wire [1 'b0 : id_2  !=  1] id_5;
  integer \id_6 ;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_3,
      id_3,
      id_0,
      id_3
  );
  assign modCall_1.type_8 = 0;
  wire id_7;
  logic [id_1 : -1] id_8;
  logic id_9;
  ;
  wire id_10;
  logic [7:0][1 : -1 'b0 ==  id_2]
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      _id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      _id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43;
  always @(*) begin : LABEL_0
    id_11[{!id_30{id_18}}] <= id_17;
  end
endmodule
