
*** Running vivado
    with args -log processor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source processor.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source processor.tcl -notrace
Command: synth_design -top processor -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27243
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2286.805 ; gain = 0.000 ; free physical = 841 ; free virtual = 6132
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'processor' [/media/aj/Main_drive/Main_storage/Alfred/Ubuntu_storage/RISCV-single-cyle/src_files/processor.v:3]
INFO: [Synth 8-6157] synthesizing module 'control' [/media/aj/Main_drive/Main_storage/Alfred/Ubuntu_storage/RISCV-single-cyle/src_files/control.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/media/aj/Main_drive/Main_storage/Alfred/Ubuntu_storage/RISCV-single-cyle/src_files/control.v:81]
INFO: [Synth 8-155] case statement is not full and has no default [/media/aj/Main_drive/Main_storage/Alfred/Ubuntu_storage/RISCV-single-cyle/src_files/control.v:185]
WARNING: [Synth 8-567] referenced signal 'opcode' should be on the sensitivity list [/media/aj/Main_drive/Main_storage/Alfred/Ubuntu_storage/RISCV-single-cyle/src_files/control.v:63]
WARNING: [Synth 8-567] referenced signal 'funct3' should be on the sensitivity list [/media/aj/Main_drive/Main_storage/Alfred/Ubuntu_storage/RISCV-single-cyle/src_files/control.v:63]
WARNING: [Synth 8-567] referenced signal 'funct7' should be on the sensitivity list [/media/aj/Main_drive/Main_storage/Alfred/Ubuntu_storage/RISCV-single-cyle/src_files/control.v:63]
INFO: [Synth 8-6155] done synthesizing module 'control' (1#1) [/media/aj/Main_drive/Main_storage/Alfred/Ubuntu_storage/RISCV-single-cyle/src_files/control.v:7]
WARNING: [Synth 8-7071] port 'ld' of module 'control' is unconnected for instance 'c0' [/media/aj/Main_drive/Main_storage/Alfred/Ubuntu_storage/RISCV-single-cyle/src_files/processor.v:149]
WARNING: [Synth 8-7023] instance 'c0' of module 'control' has 13 connections declared, but only 12 given [/media/aj/Main_drive/Main_storage/Alfred/Ubuntu_storage/RISCV-single-cyle/src_files/processor.v:149]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/media/aj/Main_drive/Main_storage/Alfred/Ubuntu_storage/RISCV-single-cyle/src_files/ALU.v:12]
INFO: [Synth 8-155] case statement is not full and has no default [/media/aj/Main_drive/Main_storage/Alfred/Ubuntu_storage/RISCV-single-cyle/src_files/ALU.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (2#1) [/media/aj/Main_drive/Main_storage/Alfred/Ubuntu_storage/RISCV-single-cyle/src_files/ALU.v:12]
INFO: [Synth 8-6157] synthesizing module 'regfile' [/media/aj/Main_drive/Main_storage/Alfred/Ubuntu_storage/RISCV-single-cyle/src_files/regfile.v:3]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (3#1) [/media/aj/Main_drive/Main_storage/Alfred/Ubuntu_storage/RISCV-single-cyle/src_files/regfile.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [/media/aj/Main_drive/Main_storage/Alfred/Ubuntu_storage/RISCV-single-cyle/src_files/processor.v:212]
INFO: [Synth 8-155] case statement is not full and has no default [/media/aj/Main_drive/Main_storage/Alfred/Ubuntu_storage/RISCV-single-cyle/src_files/processor.v:207]
INFO: [Synth 8-6155] done synthesizing module 'processor' (4#1) [/media/aj/Main_drive/Main_storage/Alfred/Ubuntu_storage/RISCV-single-cyle/src_files/processor.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2286.805 ; gain = 0.000 ; free physical = 898 ; free virtual = 6199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2286.805 ; gain = 0.000 ; free physical = 893 ; free virtual = 6197
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2294.730 ; gain = 7.926 ; free physical = 891 ; free virtual = 6196
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_o_reg' [/media/aj/Main_drive/Main_storage/Alfred/Ubuntu_storage/RISCV-single-cyle/src_files/control.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'wmask_o_reg' [/media/aj/Main_drive/Main_storage/Alfred/Ubuntu_storage/RISCV-single-cyle/src_files/control.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'res_o_reg' [/media/aj/Main_drive/Main_storage/Alfred/Ubuntu_storage/RISCV-single-cyle/src_files/ALU.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'reg_wrdata_reg' [/media/aj/Main_drive/Main_storage/Alfred/Ubuntu_storage/RISCV-single-cyle/src_files/processor.v:204]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2294.730 ; gain = 7.926 ; free physical = 785 ; free virtual = 6113
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   64 Bit       Adders := 3     
	   2 Input   64 Bit       Adders := 1     
	   2 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 2     
	   4 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 32    
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 4     
	   4 Input   64 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 10    
	   2 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 9     
	   2 Input    1 Bit        Muxes := 35    
	   6 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 32    
	   9 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 2294.730 ; gain = 7.926 ; free physical = 578 ; free virtual = 5933
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2294.730 ; gain = 7.926 ; free physical = 577 ; free virtual = 5933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 2294.730 ; gain = 7.926 ; free physical = 579 ; free virtual = 5935
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 2294.730 ; gain = 7.926 ; free physical = 575 ; free virtual = 5931
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 2294.730 ; gain = 7.926 ; free physical = 575 ; free virtual = 5931
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 2294.730 ; gain = 7.926 ; free physical = 574 ; free virtual = 5930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 2294.730 ; gain = 7.926 ; free physical = 574 ; free virtual = 5930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 2294.730 ; gain = 7.926 ; free physical = 573 ; free virtual = 5930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 2294.730 ; gain = 7.926 ; free physical = 573 ; free virtual = 5930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |   150|
|3     |LUT1   |    48|
|4     |LUT2   |   361|
|5     |LUT3   |   316|
|6     |LUT4   |   192|
|7     |LUT5   |   314|
|8     |LUT6   |  1812|
|9     |MUXF7  |   768|
|10    |MUXF8  |   128|
|11    |FDRE   |  2080|
|12    |LD     |   134|
|13    |IBUF   |    98|
|14    |OBUF   |   137|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |  6541|
|2     |  a0     |ALU     |   276|
|3     |  c0     |control |    34|
|4     |  r0     |regfile |  5553|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 2294.730 ; gain = 7.926 ; free physical = 573 ; free virtual = 5930
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 2294.730 ; gain = 7.926 ; free physical = 578 ; free virtual = 5935
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 2294.738 ; gain = 7.926 ; free physical = 578 ; free virtual = 5935
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2294.738 ; gain = 0.000 ; free physical = 659 ; free virtual = 6020
INFO: [Netlist 29-17] Analyzing 1180 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'processor' is not ideal for floorplanning, since the cellview 'regfile' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2318.742 ; gain = 0.000 ; free physical = 572 ; free virtual = 5949
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 134 instances were transformed.
  LD => LDCE: 134 instances

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:50 . Memory (MB): peak = 2318.742 ; gain = 32.016 ; free physical = 719 ; free virtual = 6095
INFO: [Common 17-1381] The checkpoint '/media/aj/Main_drive/Main_storage/Alfred/Ubuntu_storage/RISCV-single-cyle/MP1/MP1.runs/synth_1/processor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file processor_utilization_synth.rpt -pb processor_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 17 01:37:58 2021...
