<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\tommy\Downloads\TangNano-9K-example-main\lcd_4.3\impl\gwsynthesis\Tang_nano_9K_LCD.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\tommy\Downloads\TangNano-9K-example-main\lcd_4.3\src\Tang_nano_9K_LCD.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Jan 30 21:05:41 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>876</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>630</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>XTAL_IN</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>XTAL_IN_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>input_lcd_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>input_lcd_clk_ibuf/I </td>
</tr>
<tr>
<td>3</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>30.303</td>
<td>33.000
<td>0.000</td>
<td>15.152</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>4</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>30.303</td>
<td>33.000
<td>0.000</td>
<td>15.152</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>5</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>60.606</td>
<td>16.500
<td>0.000</td>
<td>30.303</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>6</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>90.909</td>
<td>11.000
<td>0.000</td>
<td>45.455</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>input_lcd_clk</td>
<td>50.000(MHz)</td>
<td>136.866(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>33.000(MHz)</td>
<td>129.802(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of XTAL_IN!</h4>
<h4>No timing paths to get frequency of Gowin_rPLL_9Mhz/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of Gowin_rPLL_9Mhz/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of Gowin_rPLL_9Mhz/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>XTAL_IN</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>XTAL_IN</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>input_lcd_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>input_lcd_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>12.694</td>
<td>Velo_timings_inst/hsync_prev_s1/Q</td>
<td>Velo_timings_inst/hcount_4_s1/D</td>
<td>input_lcd_clk:[R]</td>
<td>input_lcd_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.906</td>
</tr>
<tr>
<td>2</td>
<td>13.150</td>
<td>Velo_timings_inst/hsync_prev_s1/Q</td>
<td>Velo_timings_inst/hcount_7_s1/D</td>
<td>input_lcd_clk:[R]</td>
<td>input_lcd_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.450</td>
</tr>
<tr>
<td>3</td>
<td>13.150</td>
<td>Velo_timings_inst/hsync_prev_s1/Q</td>
<td>Velo_timings_inst/hcount_9_s1/D</td>
<td>input_lcd_clk:[R]</td>
<td>input_lcd_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.450</td>
</tr>
<tr>
<td>4</td>
<td>13.167</td>
<td>Velo_timings_inst/hsync_prev_s1/Q</td>
<td>Velo_timings_inst/hcount_5_s1/D</td>
<td>input_lcd_clk:[R]</td>
<td>input_lcd_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.433</td>
</tr>
<tr>
<td>5</td>
<td>13.225</td>
<td>Velo_timings_inst/hsync_prev_s1/Q</td>
<td>Velo_timings_inst/hcount_8_s1/D</td>
<td>input_lcd_clk:[R]</td>
<td>input_lcd_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.375</td>
</tr>
<tr>
<td>6</td>
<td>13.396</td>
<td>Velo_timings_inst/hsync_prev_s1/Q</td>
<td>Velo_timings_inst/vcount_6_s0/CE</td>
<td>input_lcd_clk:[R]</td>
<td>input_lcd_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.561</td>
</tr>
<tr>
<td>7</td>
<td>13.396</td>
<td>Velo_timings_inst/hsync_prev_s1/Q</td>
<td>Velo_timings_inst/vcount_7_s0/CE</td>
<td>input_lcd_clk:[R]</td>
<td>input_lcd_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.561</td>
</tr>
<tr>
<td>8</td>
<td>13.396</td>
<td>Velo_timings_inst/hsync_prev_s1/Q</td>
<td>Velo_timings_inst/vcount_8_s0/CE</td>
<td>input_lcd_clk:[R]</td>
<td>input_lcd_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.561</td>
</tr>
<tr>
<td>9</td>
<td>13.396</td>
<td>Velo_timings_inst/hsync_prev_s1/Q</td>
<td>Velo_timings_inst/vcount_9_s0/CE</td>
<td>input_lcd_clk:[R]</td>
<td>input_lcd_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.561</td>
</tr>
<tr>
<td>10</td>
<td>13.735</td>
<td>Velo_timings_inst/hsync_prev_s1/Q</td>
<td>Velo_timings_inst/vcount_0_s1/D</td>
<td>input_lcd_clk:[R]</td>
<td>input_lcd_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.865</td>
</tr>
<tr>
<td>11</td>
<td>13.768</td>
<td>Velo_timings_inst/hsync_prev_s1/Q</td>
<td>Velo_timings_inst/vcount_1_s0/CE</td>
<td>input_lcd_clk:[R]</td>
<td>input_lcd_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.189</td>
</tr>
<tr>
<td>12</td>
<td>13.768</td>
<td>Velo_timings_inst/hsync_prev_s1/Q</td>
<td>Velo_timings_inst/vcount_2_s0/CE</td>
<td>input_lcd_clk:[R]</td>
<td>input_lcd_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.189</td>
</tr>
<tr>
<td>13</td>
<td>13.768</td>
<td>Velo_timings_inst/hsync_prev_s1/Q</td>
<td>Velo_timings_inst/vcount_3_s0/CE</td>
<td>input_lcd_clk:[R]</td>
<td>input_lcd_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.189</td>
</tr>
<tr>
<td>14</td>
<td>13.768</td>
<td>Velo_timings_inst/hsync_prev_s1/Q</td>
<td>Velo_timings_inst/vcount_4_s0/CE</td>
<td>input_lcd_clk:[R]</td>
<td>input_lcd_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.189</td>
</tr>
<tr>
<td>15</td>
<td>13.768</td>
<td>Velo_timings_inst/hsync_prev_s1/Q</td>
<td>Velo_timings_inst/vcount_5_s0/CE</td>
<td>input_lcd_clk:[R]</td>
<td>input_lcd_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.189</td>
</tr>
<tr>
<td>16</td>
<td>14.157</td>
<td>Velo_timings_inst/fb_addr_14_s0/Q</td>
<td>fb_ram/sdpb_inst_18/BLKSELA[0]</td>
<td>input_lcd_clk:[R]</td>
<td>input_lcd_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.799</td>
</tr>
<tr>
<td>17</td>
<td>14.256</td>
<td>Velo_timings_inst/vcount_6_s0/Q</td>
<td>Velo_timings_inst/fb_addr_1_s0/CE</td>
<td>input_lcd_clk:[R]</td>
<td>input_lcd_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.700</td>
</tr>
<tr>
<td>18</td>
<td>14.256</td>
<td>Velo_timings_inst/vcount_6_s0/Q</td>
<td>Velo_timings_inst/fb_addr_2_s0/CE</td>
<td>input_lcd_clk:[R]</td>
<td>input_lcd_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.700</td>
</tr>
<tr>
<td>19</td>
<td>14.256</td>
<td>Velo_timings_inst/vcount_6_s0/Q</td>
<td>Velo_timings_inst/fb_addr_3_s0/CE</td>
<td>input_lcd_clk:[R]</td>
<td>input_lcd_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.700</td>
</tr>
<tr>
<td>20</td>
<td>14.256</td>
<td>Velo_timings_inst/vcount_6_s0/Q</td>
<td>Velo_timings_inst/fb_addr_4_s0/CE</td>
<td>input_lcd_clk:[R]</td>
<td>input_lcd_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.700</td>
</tr>
<tr>
<td>21</td>
<td>14.256</td>
<td>Velo_timings_inst/vcount_6_s0/Q</td>
<td>Velo_timings_inst/fb_addr_5_s0/CE</td>
<td>input_lcd_clk:[R]</td>
<td>input_lcd_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.700</td>
</tr>
<tr>
<td>22</td>
<td>14.387</td>
<td>Velo_timings_inst/vcount_6_s0/Q</td>
<td>Velo_timings_inst/fb_we_s0/D</td>
<td>input_lcd_clk:[R]</td>
<td>input_lcd_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.213</td>
</tr>
<tr>
<td>23</td>
<td>14.448</td>
<td>Velo_timings_inst/fb_addr_9_s0/Q</td>
<td>fb_ram/sdpb_inst_18/ADA[12]</td>
<td>input_lcd_clk:[R]</td>
<td>input_lcd_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.509</td>
</tr>
<tr>
<td>24</td>
<td>14.466</td>
<td>Velo_timings_inst/fb_data_0_s0/Q</td>
<td>fb_ram/sdpb_inst_2/DI[0]</td>
<td>input_lcd_clk:[R]</td>
<td>input_lcd_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.490</td>
</tr>
<tr>
<td>25</td>
<td>14.579</td>
<td>Velo_timings_inst/hsync_prev_s1/Q</td>
<td>Velo_timings_inst/hcount_6_s1/D</td>
<td>input_lcd_clk:[R]</td>
<td>input_lcd_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.021</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>Velo_timings_inst/vcount_0_s1/Q</td>
<td>Velo_timings_inst/vcount_0_s1/D</td>
<td>input_lcd_clk:[R]</td>
<td>input_lcd_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>Velo_timings_inst/hcount_2_s1/Q</td>
<td>Velo_timings_inst/hcount_2_s1/D</td>
<td>input_lcd_clk:[R]</td>
<td>input_lcd_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>Velo_timings_inst/hcount_7_s1/Q</td>
<td>Velo_timings_inst/hcount_7_s1/D</td>
<td>input_lcd_clk:[R]</td>
<td>input_lcd_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>VGA_timing_inst/V_PixelCount_7_s0/Q</td>
<td>VGA_timing_inst/V_PixelCount_7_s0/D</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>VGA_timing_inst/V_PixelCount_13_s0/Q</td>
<td>VGA_timing_inst/V_PixelCount_13_s0/D</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>VGA_timing_inst/V_PixelCount_14_s0/Q</td>
<td>VGA_timing_inst/V_PixelCount_14_s0/D</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.709</td>
<td>Velo_timings_inst/fb_addr_0_s1/Q</td>
<td>Velo_timings_inst/fb_addr_0_s1/D</td>
<td>input_lcd_clk:[R]</td>
<td>input_lcd_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>8</td>
<td>0.709</td>
<td>Velo_timings_inst/hcount_3_s1/Q</td>
<td>Velo_timings_inst/hcount_3_s1/D</td>
<td>input_lcd_clk:[R]</td>
<td>input_lcd_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>9</td>
<td>0.709</td>
<td>VGA_timing_inst/V_PixelCount_4_s0/Q</td>
<td>VGA_timing_inst/V_PixelCount_4_s0/D</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>10</td>
<td>0.709</td>
<td>VGA_timing_inst/H_PixelCount_0_s0/Q</td>
<td>VGA_timing_inst/H_PixelCount_0_s0/D</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>11</td>
<td>0.709</td>
<td>VGA_timing_inst/H_PixelCount_3_s0/Q</td>
<td>VGA_timing_inst/H_PixelCount_3_s0/D</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>12</td>
<td>0.709</td>
<td>VGA_timing_inst/H_PixelCount_6_s0/Q</td>
<td>VGA_timing_inst/H_PixelCount_6_s0/D</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>13</td>
<td>0.709</td>
<td>VGA_timing_inst/H_PixelCount_10_s0/Q</td>
<td>VGA_timing_inst/H_PixelCount_10_s0/D</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>14</td>
<td>0.709</td>
<td>VGA_timing_inst/H_PixelCount_11_s0/Q</td>
<td>VGA_timing_inst/H_PixelCount_11_s0/D</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>15</td>
<td>0.709</td>
<td>VGA_timing_inst/H_PixelCount_14_s0/Q</td>
<td>VGA_timing_inst/H_PixelCount_14_s0/D</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>16</td>
<td>0.710</td>
<td>VGA_timing_inst/fb_read_addr_6_s0/Q</td>
<td>fb_ram/sdpb_inst_3/ADB[6]</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.870</td>
</tr>
<tr>
<td>17</td>
<td>0.710</td>
<td>VGA_timing_inst/V_PixelCount_2_s0/Q</td>
<td>VGA_timing_inst/V_PixelCount_2_s0/D</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>18</td>
<td>0.710</td>
<td>VGA_timing_inst/V_PixelCount_8_s0/Q</td>
<td>VGA_timing_inst/V_PixelCount_8_s0/D</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>19</td>
<td>0.710</td>
<td>VGA_timing_inst/V_PixelCount_10_s0/Q</td>
<td>VGA_timing_inst/V_PixelCount_10_s0/D</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>20</td>
<td>0.711</td>
<td>VGA_timing_inst/H_PixelCount_4_s0/Q</td>
<td>VGA_timing_inst/H_PixelCount_4_s0/D</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>21</td>
<td>0.729</td>
<td>Velo_timings_inst/vcount_2_s0/Q</td>
<td>Velo_timings_inst/vcount_2_s0/D</td>
<td>input_lcd_clk:[R]</td>
<td>input_lcd_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
<tr>
<td>22</td>
<td>0.730</td>
<td>Velo_timings_inst/fb_addr_2_s0/Q</td>
<td>Velo_timings_inst/fb_addr_2_s0/D</td>
<td>input_lcd_clk:[R]</td>
<td>input_lcd_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>23</td>
<td>0.730</td>
<td>Velo_timings_inst/fb_addr_6_s0/Q</td>
<td>Velo_timings_inst/fb_addr_6_s0/D</td>
<td>input_lcd_clk:[R]</td>
<td>input_lcd_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>24</td>
<td>0.730</td>
<td>Velo_timings_inst/fb_addr_8_s0/Q</td>
<td>Velo_timings_inst/fb_addr_8_s0/D</td>
<td>input_lcd_clk:[R]</td>
<td>input_lcd_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>25</td>
<td>0.730</td>
<td>Velo_timings_inst/vcount_6_s0/Q</td>
<td>Velo_timings_inst/vcount_6_s0/D</td>
<td>input_lcd_clk:[R]</td>
<td>input_lcd_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>6.261</td>
<td>7.511</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>input_lcd_clk</td>
<td>fb_ram/sdpb_inst_0</td>
</tr>
<tr>
<td>2</td>
<td>6.261</td>
<td>7.511</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>input_lcd_clk</td>
<td>fb_ram/sdpb_inst_2</td>
</tr>
<tr>
<td>3</td>
<td>6.261</td>
<td>7.511</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>input_lcd_clk</td>
<td>fb_ram/sdpb_inst_6</td>
</tr>
<tr>
<td>4</td>
<td>6.261</td>
<td>7.511</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>input_lcd_clk</td>
<td>Velo_timings_inst/vcount_5_s0</td>
</tr>
<tr>
<td>5</td>
<td>6.261</td>
<td>7.511</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>input_lcd_clk</td>
<td>Velo_timings_inst/fb_addr_5_s0</td>
</tr>
<tr>
<td>6</td>
<td>6.261</td>
<td>7.511</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>input_lcd_clk</td>
<td>Velo_timings_inst/fb_addr_6_s0</td>
</tr>
<tr>
<td>7</td>
<td>6.261</td>
<td>7.511</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>input_lcd_clk</td>
<td>Velo_timings_inst/vcount_6_s0</td>
</tr>
<tr>
<td>8</td>
<td>6.261</td>
<td>7.511</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>input_lcd_clk</td>
<td>Velo_timings_inst/fb_addr_7_s0</td>
</tr>
<tr>
<td>9</td>
<td>6.261</td>
<td>7.511</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>input_lcd_clk</td>
<td>Velo_timings_inst/fb_addr_8_s0</td>
</tr>
<tr>
<td>10</td>
<td>6.261</td>
<td>7.511</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>input_lcd_clk</td>
<td>fb_ram/sdpb_inst_5</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>Velo_timings_inst/hsync_prev_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Velo_timings_inst/hcount_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>5.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB8[A]</td>
<td>Velo_timings_inst/hsync_prev_s1/CLK</td>
</tr>
<tr>
<td>6.306</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOB8[A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/hsync_prev_s1/Q</td>
</tr>
<tr>
<td>10.200</td>
<td>3.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[3][B]</td>
<td>Velo_timings_inst/hsync_rising_s1/I0</td>
</tr>
<tr>
<td>11.226</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R16C22[3][B]</td>
<td style=" background: #97FFFF;">Velo_timings_inst/hsync_rising_s1/F</td>
</tr>
<tr>
<td>11.655</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td>Velo_timings_inst/n12_s3/I3</td>
</tr>
<tr>
<td>12.754</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td style=" background: #97FFFF;">Velo_timings_inst/n12_s3/F</td>
</tr>
<tr>
<td>12.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/hcount_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>25.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td>Velo_timings_inst/hcount_4_s1/CLK</td>
</tr>
<tr>
<td>25.447</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C21[2][A]</td>
<td>Velo_timings_inst/hcount_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.125, 30.769%; route: 4.323, 62.595%; tC2Q: 0.458, 6.636%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>Velo_timings_inst/hsync_prev_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Velo_timings_inst/hcount_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>5.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB8[A]</td>
<td>Velo_timings_inst/hsync_prev_s1/CLK</td>
</tr>
<tr>
<td>6.306</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOB8[A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/hsync_prev_s1/Q</td>
</tr>
<tr>
<td>10.200</td>
<td>3.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[3][B]</td>
<td>Velo_timings_inst/hsync_rising_s1/I0</td>
</tr>
<tr>
<td>11.232</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R16C22[3][B]</td>
<td style=" background: #97FFFF;">Velo_timings_inst/hsync_rising_s1/F</td>
</tr>
<tr>
<td>11.265</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>Velo_timings_inst/n9_s1/I3</td>
</tr>
<tr>
<td>12.297</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">Velo_timings_inst/n9_s1/F</td>
</tr>
<tr>
<td>12.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/hcount_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>25.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>Velo_timings_inst/hcount_7_s1/CLK</td>
</tr>
<tr>
<td>25.447</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>Velo_timings_inst/hcount_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.064, 32.001%; route: 3.927, 60.892%; tC2Q: 0.458, 7.106%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>Velo_timings_inst/hsync_prev_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Velo_timings_inst/hcount_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>5.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB8[A]</td>
<td>Velo_timings_inst/hsync_prev_s1/CLK</td>
</tr>
<tr>
<td>6.306</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOB8[A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/hsync_prev_s1/Q</td>
</tr>
<tr>
<td>10.200</td>
<td>3.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[3][B]</td>
<td>Velo_timings_inst/hsync_rising_s1/I0</td>
</tr>
<tr>
<td>11.232</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R16C22[3][B]</td>
<td style=" background: #97FFFF;">Velo_timings_inst/hsync_rising_s1/F</td>
</tr>
<tr>
<td>11.265</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[2][A]</td>
<td>Velo_timings_inst/n7_s1/I3</td>
</tr>
<tr>
<td>12.297</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[2][A]</td>
<td style=" background: #97FFFF;">Velo_timings_inst/n7_s1/F</td>
</tr>
<tr>
<td>12.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[2][A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/hcount_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>25.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[2][A]</td>
<td>Velo_timings_inst/hcount_9_s1/CLK</td>
</tr>
<tr>
<td>25.447</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C22[2][A]</td>
<td>Velo_timings_inst/hcount_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.064, 32.001%; route: 3.927, 60.892%; tC2Q: 0.458, 7.106%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.281</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>Velo_timings_inst/hsync_prev_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Velo_timings_inst/hcount_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>5.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB8[A]</td>
<td>Velo_timings_inst/hsync_prev_s1/CLK</td>
</tr>
<tr>
<td>6.306</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOB8[A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/hsync_prev_s1/Q</td>
</tr>
<tr>
<td>10.200</td>
<td>3.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[3][B]</td>
<td>Velo_timings_inst/hsync_rising_s1/I0</td>
</tr>
<tr>
<td>11.226</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R16C22[3][B]</td>
<td style=" background: #97FFFF;">Velo_timings_inst/hsync_rising_s1/F</td>
</tr>
<tr>
<td>11.655</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td>Velo_timings_inst/n11_s1/I3</td>
</tr>
<tr>
<td>12.281</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td style=" background: #97FFFF;">Velo_timings_inst/n11_s1/F</td>
</tr>
<tr>
<td>12.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td style=" font-weight:bold;">Velo_timings_inst/hcount_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>25.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td>Velo_timings_inst/hcount_5_s1/CLK</td>
</tr>
<tr>
<td>25.447</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C21[1][B]</td>
<td>Velo_timings_inst/hcount_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.652, 25.679%; route: 4.323, 67.197%; tC2Q: 0.458, 7.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>Velo_timings_inst/hsync_prev_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Velo_timings_inst/hcount_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>5.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB8[A]</td>
<td>Velo_timings_inst/hsync_prev_s1/CLK</td>
</tr>
<tr>
<td>6.306</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOB8[A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/hsync_prev_s1/Q</td>
</tr>
<tr>
<td>10.200</td>
<td>3.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[3][B]</td>
<td>Velo_timings_inst/hsync_rising_s1/I0</td>
</tr>
<tr>
<td>11.232</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R16C22[3][B]</td>
<td style=" background: #97FFFF;">Velo_timings_inst/hsync_rising_s1/F</td>
</tr>
<tr>
<td>11.596</td>
<td>0.364</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>Velo_timings_inst/n8_s1/I3</td>
</tr>
<tr>
<td>12.222</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td style=" background: #97FFFF;">Velo_timings_inst/n8_s1/F</td>
</tr>
<tr>
<td>12.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td style=" font-weight:bold;">Velo_timings_inst/hcount_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>25.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>Velo_timings_inst/hcount_8_s1/CLK</td>
</tr>
<tr>
<td>25.447</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>Velo_timings_inst/hcount_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.658, 26.010%; route: 4.258, 66.800%; tC2Q: 0.458, 7.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.408</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>Velo_timings_inst/hsync_prev_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Velo_timings_inst/vcount_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>5.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB8[A]</td>
<td>Velo_timings_inst/hsync_prev_s1/CLK</td>
</tr>
<tr>
<td>6.306</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOB8[A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/hsync_prev_s1/Q</td>
</tr>
<tr>
<td>10.200</td>
<td>3.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[3][B]</td>
<td>Velo_timings_inst/hsync_rising_s1/I0</td>
</tr>
<tr>
<td>11.226</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R16C22[3][B]</td>
<td style=" background: #97FFFF;">Velo_timings_inst/hsync_rising_s1/F</td>
</tr>
<tr>
<td>12.408</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/vcount_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>25.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>Velo_timings_inst/vcount_6_s0/CLK</td>
</tr>
<tr>
<td>25.804</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>Velo_timings_inst/vcount_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 15.638%; route: 5.077, 77.376%; tC2Q: 0.458, 6.986%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.408</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>Velo_timings_inst/hsync_prev_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Velo_timings_inst/vcount_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>5.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB8[A]</td>
<td>Velo_timings_inst/hsync_prev_s1/CLK</td>
</tr>
<tr>
<td>6.306</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOB8[A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/hsync_prev_s1/Q</td>
</tr>
<tr>
<td>10.200</td>
<td>3.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[3][B]</td>
<td>Velo_timings_inst/hsync_rising_s1/I0</td>
</tr>
<tr>
<td>11.226</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R16C22[3][B]</td>
<td style=" background: #97FFFF;">Velo_timings_inst/hsync_rising_s1/F</td>
</tr>
<tr>
<td>12.408</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td style=" font-weight:bold;">Velo_timings_inst/vcount_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>25.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>Velo_timings_inst/vcount_7_s0/CLK</td>
</tr>
<tr>
<td>25.804</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>Velo_timings_inst/vcount_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 15.638%; route: 5.077, 77.376%; tC2Q: 0.458, 6.986%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.408</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>Velo_timings_inst/hsync_prev_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Velo_timings_inst/vcount_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>5.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB8[A]</td>
<td>Velo_timings_inst/hsync_prev_s1/CLK</td>
</tr>
<tr>
<td>6.306</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOB8[A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/hsync_prev_s1/Q</td>
</tr>
<tr>
<td>10.200</td>
<td>3.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[3][B]</td>
<td>Velo_timings_inst/hsync_rising_s1/I0</td>
</tr>
<tr>
<td>11.226</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R16C22[3][B]</td>
<td style=" background: #97FFFF;">Velo_timings_inst/hsync_rising_s1/F</td>
</tr>
<tr>
<td>12.408</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/vcount_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>25.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>Velo_timings_inst/vcount_8_s0/CLK</td>
</tr>
<tr>
<td>25.804</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>Velo_timings_inst/vcount_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 15.638%; route: 5.077, 77.376%; tC2Q: 0.458, 6.986%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.408</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>Velo_timings_inst/hsync_prev_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Velo_timings_inst/vcount_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>5.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB8[A]</td>
<td>Velo_timings_inst/hsync_prev_s1/CLK</td>
</tr>
<tr>
<td>6.306</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOB8[A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/hsync_prev_s1/Q</td>
</tr>
<tr>
<td>10.200</td>
<td>3.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[3][B]</td>
<td>Velo_timings_inst/hsync_rising_s1/I0</td>
</tr>
<tr>
<td>11.226</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R16C22[3][B]</td>
<td style=" background: #97FFFF;">Velo_timings_inst/hsync_rising_s1/F</td>
</tr>
<tr>
<td>12.408</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td style=" font-weight:bold;">Velo_timings_inst/vcount_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>25.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>Velo_timings_inst/vcount_9_s0/CLK</td>
</tr>
<tr>
<td>25.804</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>Velo_timings_inst/vcount_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 15.638%; route: 5.077, 77.376%; tC2Q: 0.458, 6.986%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.735</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.712</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>Velo_timings_inst/hsync_prev_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Velo_timings_inst/vcount_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>5.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB8[A]</td>
<td>Velo_timings_inst/hsync_prev_s1/CLK</td>
</tr>
<tr>
<td>6.306</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOB8[A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/hsync_prev_s1/Q</td>
</tr>
<tr>
<td>10.680</td>
<td>4.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>Velo_timings_inst/n46_s3/I0</td>
</tr>
<tr>
<td>11.712</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">Velo_timings_inst/n46_s3/F</td>
</tr>
<tr>
<td>11.712</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/vcount_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>25.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>Velo_timings_inst/vcount_0_s1/CLK</td>
</tr>
<tr>
<td>25.447</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>Velo_timings_inst/vcount_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 17.597%; route: 4.374, 74.589%; tC2Q: 0.458, 7.815%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.036</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>Velo_timings_inst/hsync_prev_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Velo_timings_inst/vcount_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>5.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB8[A]</td>
<td>Velo_timings_inst/hsync_prev_s1/CLK</td>
</tr>
<tr>
<td>6.306</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOB8[A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/hsync_prev_s1/Q</td>
</tr>
<tr>
<td>10.200</td>
<td>3.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[3][B]</td>
<td>Velo_timings_inst/hsync_rising_s1/I0</td>
</tr>
<tr>
<td>11.226</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R16C22[3][B]</td>
<td style=" background: #97FFFF;">Velo_timings_inst/hsync_rising_s1/F</td>
</tr>
<tr>
<td>12.036</td>
<td>0.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" font-weight:bold;">Velo_timings_inst/vcount_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>25.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>Velo_timings_inst/vcount_1_s0/CLK</td>
</tr>
<tr>
<td>25.804</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>Velo_timings_inst/vcount_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 16.579%; route: 4.704, 76.015%; tC2Q: 0.458, 7.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.036</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>Velo_timings_inst/hsync_prev_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Velo_timings_inst/vcount_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>5.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB8[A]</td>
<td>Velo_timings_inst/hsync_prev_s1/CLK</td>
</tr>
<tr>
<td>6.306</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOB8[A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/hsync_prev_s1/Q</td>
</tr>
<tr>
<td>10.200</td>
<td>3.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[3][B]</td>
<td>Velo_timings_inst/hsync_rising_s1/I0</td>
</tr>
<tr>
<td>11.226</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R16C22[3][B]</td>
<td style=" background: #97FFFF;">Velo_timings_inst/hsync_rising_s1/F</td>
</tr>
<tr>
<td>12.036</td>
<td>0.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/vcount_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>25.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>Velo_timings_inst/vcount_2_s0/CLK</td>
</tr>
<tr>
<td>25.804</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>Velo_timings_inst/vcount_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 16.579%; route: 4.704, 76.015%; tC2Q: 0.458, 7.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.036</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>Velo_timings_inst/hsync_prev_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Velo_timings_inst/vcount_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>5.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB8[A]</td>
<td>Velo_timings_inst/hsync_prev_s1/CLK</td>
</tr>
<tr>
<td>6.306</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOB8[A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/hsync_prev_s1/Q</td>
</tr>
<tr>
<td>10.200</td>
<td>3.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[3][B]</td>
<td>Velo_timings_inst/hsync_rising_s1/I0</td>
</tr>
<tr>
<td>11.226</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R16C22[3][B]</td>
<td style=" background: #97FFFF;">Velo_timings_inst/hsync_rising_s1/F</td>
</tr>
<tr>
<td>12.036</td>
<td>0.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" font-weight:bold;">Velo_timings_inst/vcount_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>25.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>Velo_timings_inst/vcount_3_s0/CLK</td>
</tr>
<tr>
<td>25.804</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>Velo_timings_inst/vcount_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 16.579%; route: 4.704, 76.015%; tC2Q: 0.458, 7.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.036</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>Velo_timings_inst/hsync_prev_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Velo_timings_inst/vcount_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>5.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB8[A]</td>
<td>Velo_timings_inst/hsync_prev_s1/CLK</td>
</tr>
<tr>
<td>6.306</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOB8[A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/hsync_prev_s1/Q</td>
</tr>
<tr>
<td>10.200</td>
<td>3.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[3][B]</td>
<td>Velo_timings_inst/hsync_rising_s1/I0</td>
</tr>
<tr>
<td>11.226</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R16C22[3][B]</td>
<td style=" background: #97FFFF;">Velo_timings_inst/hsync_rising_s1/F</td>
</tr>
<tr>
<td>12.036</td>
<td>0.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/vcount_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>25.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>Velo_timings_inst/vcount_4_s0/CLK</td>
</tr>
<tr>
<td>25.804</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>Velo_timings_inst/vcount_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 16.579%; route: 4.704, 76.015%; tC2Q: 0.458, 7.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.036</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>Velo_timings_inst/hsync_prev_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Velo_timings_inst/vcount_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>5.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB8[A]</td>
<td>Velo_timings_inst/hsync_prev_s1/CLK</td>
</tr>
<tr>
<td>6.306</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOB8[A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/hsync_prev_s1/Q</td>
</tr>
<tr>
<td>10.200</td>
<td>3.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[3][B]</td>
<td>Velo_timings_inst/hsync_rising_s1/I0</td>
</tr>
<tr>
<td>11.226</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R16C22[3][B]</td>
<td style=" background: #97FFFF;">Velo_timings_inst/hsync_rising_s1/F</td>
</tr>
<tr>
<td>12.036</td>
<td>0.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td style=" font-weight:bold;">Velo_timings_inst/vcount_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>25.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td>Velo_timings_inst/vcount_5_s0/CLK</td>
</tr>
<tr>
<td>25.804</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[2][B]</td>
<td>Velo_timings_inst/vcount_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 16.579%; route: 4.704, 76.015%; tC2Q: 0.458, 7.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.157</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>Velo_timings_inst/fb_addr_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_ram/sdpb_inst_18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>5.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>Velo_timings_inst/fb_addr_14_s0/CLK</td>
</tr>
<tr>
<td>6.306</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R16C25[1][A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/fb_addr_14_s0/Q</td>
</tr>
<tr>
<td>7.147</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3]</td>
<td>fb_ram/lut_inst_9/I3</td>
</tr>
<tr>
<td>8.395</td>
<td>1.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3]</td>
<td style=" background: #97FFFF;">fb_ram/lut_inst_9/F</td>
</tr>
<tr>
<td>11.647</td>
<td>3.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">fb_ram/sdpb_inst_18/BLKSELA[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>25.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>fb_ram/sdpb_inst_18/CLKA</td>
</tr>
<tr>
<td>25.804</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>fb_ram/sdpb_inst_18</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.248, 21.519%; route: 4.093, 70.578%; tC2Q: 0.458, 7.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.256</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>Velo_timings_inst/vcount_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Velo_timings_inst/fb_addr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>5.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>Velo_timings_inst/vcount_6_s0/CLK</td>
</tr>
<tr>
<td>6.306</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/vcount_6_s0/Q</td>
</tr>
<tr>
<td>7.129</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][B]</td>
<td>Velo_timings_inst/n244_s2/I1</td>
</tr>
<tr>
<td>8.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C22[3][B]</td>
<td style=" background: #97FFFF;">Velo_timings_inst/n244_s2/F</td>
</tr>
<tr>
<td>8.977</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][A]</td>
<td>Velo_timings_inst/in_active_area_s0/I0</td>
</tr>
<tr>
<td>10.003</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R16C23[3][A]</td>
<td style=" background: #97FFFF;">Velo_timings_inst/in_active_area_s0/F</td>
</tr>
<tr>
<td>11.547</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" font-weight:bold;">Velo_timings_inst/fb_addr_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>25.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>Velo_timings_inst/fb_addr_1_s0/CLK</td>
</tr>
<tr>
<td>25.804</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>Velo_timings_inst/fb_addr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.058, 36.104%; route: 3.184, 55.855%; tC2Q: 0.458, 8.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.256</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>Velo_timings_inst/vcount_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Velo_timings_inst/fb_addr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>5.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>Velo_timings_inst/vcount_6_s0/CLK</td>
</tr>
<tr>
<td>6.306</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/vcount_6_s0/Q</td>
</tr>
<tr>
<td>7.129</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][B]</td>
<td>Velo_timings_inst/n244_s2/I1</td>
</tr>
<tr>
<td>8.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C22[3][B]</td>
<td style=" background: #97FFFF;">Velo_timings_inst/n244_s2/F</td>
</tr>
<tr>
<td>8.977</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][A]</td>
<td>Velo_timings_inst/in_active_area_s0/I0</td>
</tr>
<tr>
<td>10.003</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R16C23[3][A]</td>
<td style=" background: #97FFFF;">Velo_timings_inst/in_active_area_s0/F</td>
</tr>
<tr>
<td>11.547</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/fb_addr_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>25.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>Velo_timings_inst/fb_addr_2_s0/CLK</td>
</tr>
<tr>
<td>25.804</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>Velo_timings_inst/fb_addr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.058, 36.104%; route: 3.184, 55.855%; tC2Q: 0.458, 8.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.256</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>Velo_timings_inst/vcount_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Velo_timings_inst/fb_addr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>5.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>Velo_timings_inst/vcount_6_s0/CLK</td>
</tr>
<tr>
<td>6.306</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/vcount_6_s0/Q</td>
</tr>
<tr>
<td>7.129</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][B]</td>
<td>Velo_timings_inst/n244_s2/I1</td>
</tr>
<tr>
<td>8.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C22[3][B]</td>
<td style=" background: #97FFFF;">Velo_timings_inst/n244_s2/F</td>
</tr>
<tr>
<td>8.977</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][A]</td>
<td>Velo_timings_inst/in_active_area_s0/I0</td>
</tr>
<tr>
<td>10.003</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R16C23[3][A]</td>
<td style=" background: #97FFFF;">Velo_timings_inst/in_active_area_s0/F</td>
</tr>
<tr>
<td>11.547</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][B]</td>
<td style=" font-weight:bold;">Velo_timings_inst/fb_addr_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>25.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][B]</td>
<td>Velo_timings_inst/fb_addr_3_s0/CLK</td>
</tr>
<tr>
<td>25.804</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C23[1][B]</td>
<td>Velo_timings_inst/fb_addr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.058, 36.104%; route: 3.184, 55.855%; tC2Q: 0.458, 8.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.256</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>Velo_timings_inst/vcount_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Velo_timings_inst/fb_addr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>5.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>Velo_timings_inst/vcount_6_s0/CLK</td>
</tr>
<tr>
<td>6.306</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/vcount_6_s0/Q</td>
</tr>
<tr>
<td>7.129</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][B]</td>
<td>Velo_timings_inst/n244_s2/I1</td>
</tr>
<tr>
<td>8.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C22[3][B]</td>
<td style=" background: #97FFFF;">Velo_timings_inst/n244_s2/F</td>
</tr>
<tr>
<td>8.977</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][A]</td>
<td>Velo_timings_inst/in_active_area_s0/I0</td>
</tr>
<tr>
<td>10.003</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R16C23[3][A]</td>
<td style=" background: #97FFFF;">Velo_timings_inst/in_active_area_s0/F</td>
</tr>
<tr>
<td>11.547</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[2][A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/fb_addr_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>25.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[2][A]</td>
<td>Velo_timings_inst/fb_addr_4_s0/CLK</td>
</tr>
<tr>
<td>25.804</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C23[2][A]</td>
<td>Velo_timings_inst/fb_addr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.058, 36.104%; route: 3.184, 55.855%; tC2Q: 0.458, 8.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.256</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>Velo_timings_inst/vcount_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Velo_timings_inst/fb_addr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>5.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>Velo_timings_inst/vcount_6_s0/CLK</td>
</tr>
<tr>
<td>6.306</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/vcount_6_s0/Q</td>
</tr>
<tr>
<td>7.129</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][B]</td>
<td>Velo_timings_inst/n244_s2/I1</td>
</tr>
<tr>
<td>8.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C22[3][B]</td>
<td style=" background: #97FFFF;">Velo_timings_inst/n244_s2/F</td>
</tr>
<tr>
<td>8.977</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][A]</td>
<td>Velo_timings_inst/in_active_area_s0/I0</td>
</tr>
<tr>
<td>10.003</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R16C23[3][A]</td>
<td style=" background: #97FFFF;">Velo_timings_inst/in_active_area_s0/F</td>
</tr>
<tr>
<td>11.547</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[2][B]</td>
<td style=" font-weight:bold;">Velo_timings_inst/fb_addr_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>25.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[2][B]</td>
<td>Velo_timings_inst/fb_addr_5_s0/CLK</td>
</tr>
<tr>
<td>25.804</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C23[2][B]</td>
<td>Velo_timings_inst/fb_addr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.058, 36.104%; route: 3.184, 55.855%; tC2Q: 0.458, 8.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.387</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.061</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>Velo_timings_inst/vcount_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Velo_timings_inst/fb_we_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>5.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>Velo_timings_inst/vcount_6_s0/CLK</td>
</tr>
<tr>
<td>6.306</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/vcount_6_s0/Q</td>
</tr>
<tr>
<td>7.129</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][B]</td>
<td>Velo_timings_inst/n244_s2/I1</td>
</tr>
<tr>
<td>8.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C22[3][B]</td>
<td style=" background: #97FFFF;">Velo_timings_inst/n244_s2/F</td>
</tr>
<tr>
<td>8.977</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][A]</td>
<td>Velo_timings_inst/in_active_area_s0/I0</td>
</tr>
<tr>
<td>10.003</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R16C23[3][A]</td>
<td style=" background: #97FFFF;">Velo_timings_inst/in_active_area_s0/F</td>
</tr>
<tr>
<td>11.061</td>
<td>1.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/fb_we_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>25.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>Velo_timings_inst/fb_we_s0/CLK</td>
</tr>
<tr>
<td>25.447</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>Velo_timings_inst/fb_we_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.058, 39.476%; route: 2.697, 51.732%; tC2Q: 0.458, 8.792%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>Velo_timings_inst/fb_addr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_ram/sdpb_inst_18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>5.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][B]</td>
<td>Velo_timings_inst/fb_addr_9_s0/CLK</td>
</tr>
<tr>
<td>6.306</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R16C24[1][B]</td>
<td style=" font-weight:bold;">Velo_timings_inst/fb_addr_9_s0/Q</td>
</tr>
<tr>
<td>11.356</td>
<td>5.051</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">fb_ram/sdpb_inst_18/ADA[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>25.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>fb_ram/sdpb_inst_18/CLKA</td>
</tr>
<tr>
<td>25.804</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>fb_ram/sdpb_inst_18</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.051, 91.680%; tC2Q: 0.458, 8.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>Velo_timings_inst/fb_data_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_ram/sdpb_inst_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>5.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td>Velo_timings_inst/fb_data_0_s0/CLK</td>
</tr>
<tr>
<td>6.306</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R13C25[0][A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/fb_data_0_s0/Q</td>
</tr>
<tr>
<td>11.338</td>
<td>5.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">fb_ram/sdpb_inst_2/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>25.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>fb_ram/sdpb_inst_2/CLKA</td>
</tr>
<tr>
<td>25.804</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>fb_ram/sdpb_inst_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.032, 91.652%; tC2Q: 0.458, 8.348%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>Velo_timings_inst/hsync_prev_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Velo_timings_inst/hcount_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>5.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB8[A]</td>
<td>Velo_timings_inst/hsync_prev_s1/CLK</td>
</tr>
<tr>
<td>6.306</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOB8[A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/hsync_prev_s1/Q</td>
</tr>
<tr>
<td>10.046</td>
<td>3.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td>Velo_timings_inst/n10_s4/I2</td>
</tr>
<tr>
<td>10.868</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td style=" background: #97FFFF;">Velo_timings_inst/n10_s4/F</td>
</tr>
<tr>
<td>10.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td style=" font-weight:bold;">Velo_timings_inst/hcount_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>25.847</td>
<td>3.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td>Velo_timings_inst/hcount_6_s1/CLK</td>
</tr>
<tr>
<td>25.447</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C21[0][B]</td>
<td>Velo_timings_inst/hcount_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.371%; route: 3.741, 74.501%; tC2Q: 0.458, 9.128%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 35.709%; route: 3.759, 64.291%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">From</td>
<td>Velo_timings_inst/vcount_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Velo_timings_inst/vcount_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>3.935</td>
<td>2.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>Velo_timings_inst/vcount_0_s1/CLK</td>
</tr>
<tr>
<td>4.269</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C22[0][A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/vcount_0_s1/Q</td>
</tr>
<tr>
<td>4.271</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>Velo_timings_inst/n46_s3/I2</td>
</tr>
<tr>
<td>4.643</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">Velo_timings_inst/n46_s3/F</td>
</tr>
<tr>
<td>4.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/vcount_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>3.935</td>
<td>2.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>Velo_timings_inst/vcount_0_s1/CLK</td>
</tr>
<tr>
<td>3.935</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>Velo_timings_inst/vcount_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 35.372%; route: 2.543, 64.628%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 35.372%; route: 2.543, 64.628%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">From</td>
<td>Velo_timings_inst/hcount_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Velo_timings_inst/hcount_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>3.935</td>
<td>2.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>Velo_timings_inst/hcount_2_s1/CLK</td>
</tr>
<tr>
<td>4.269</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/hcount_2_s1/Q</td>
</tr>
<tr>
<td>4.271</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>Velo_timings_inst/n14_s2/I0</td>
</tr>
<tr>
<td>4.643</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">Velo_timings_inst/n14_s2/F</td>
</tr>
<tr>
<td>4.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/hcount_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>3.935</td>
<td>2.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>Velo_timings_inst/hcount_2_s1/CLK</td>
</tr>
<tr>
<td>3.935</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>Velo_timings_inst/hcount_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 35.372%; route: 2.543, 64.628%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 35.372%; route: 2.543, 64.628%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">From</td>
<td>Velo_timings_inst/hcount_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Velo_timings_inst/hcount_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>3.935</td>
<td>2.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>Velo_timings_inst/hcount_7_s1/CLK</td>
</tr>
<tr>
<td>4.269</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C22[1][A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/hcount_7_s1/Q</td>
</tr>
<tr>
<td>4.271</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>Velo_timings_inst/n9_s1/I2</td>
</tr>
<tr>
<td>4.643</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">Velo_timings_inst/n9_s1/F</td>
</tr>
<tr>
<td>4.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/hcount_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>3.935</td>
<td>2.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>Velo_timings_inst/hcount_7_s1/CLK</td>
</tr>
<tr>
<td>3.935</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>Velo_timings_inst/hcount_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 35.372%; route: 2.543, 64.628%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 35.372%; route: 2.543, 64.628%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGA_timing_inst/V_PixelCount_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGA_timing_inst/V_PixelCount_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>76</td>
<td>PLL_R</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>VGA_timing_inst/V_PixelCount_7_s0/CLK</td>
</tr>
<tr>
<td>4.196</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C31[0][A]</td>
<td style=" font-weight:bold;">VGA_timing_inst/V_PixelCount_7_s0/Q</td>
</tr>
<tr>
<td>4.198</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>VGA_timing_inst/n48_s2/I2</td>
</tr>
<tr>
<td>4.570</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">VGA_timing_inst/n48_s2/F</td>
</tr>
<tr>
<td>4.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" font-weight:bold;">VGA_timing_inst/V_PixelCount_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>76</td>
<td>PLL_R</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>VGA_timing_inst/V_PixelCount_7_s0/CLK</td>
</tr>
<tr>
<td>3.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>VGA_timing_inst/V_PixelCount_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGA_timing_inst/V_PixelCount_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGA_timing_inst/V_PixelCount_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>76</td>
<td>PLL_R</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>VGA_timing_inst/V_PixelCount_13_s0/CLK</td>
</tr>
<tr>
<td>4.196</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">VGA_timing_inst/V_PixelCount_13_s0/Q</td>
</tr>
<tr>
<td>4.198</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>VGA_timing_inst/n42_s2/I3</td>
</tr>
<tr>
<td>4.570</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td style=" background: #97FFFF;">VGA_timing_inst/n42_s2/F</td>
</tr>
<tr>
<td>4.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">VGA_timing_inst/V_PixelCount_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>76</td>
<td>PLL_R</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>VGA_timing_inst/V_PixelCount_13_s0/CLK</td>
</tr>
<tr>
<td>3.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>VGA_timing_inst/V_PixelCount_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGA_timing_inst/V_PixelCount_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGA_timing_inst/V_PixelCount_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>76</td>
<td>PLL_R</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>VGA_timing_inst/V_PixelCount_14_s0/CLK</td>
</tr>
<tr>
<td>4.196</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C31[0][A]</td>
<td style=" font-weight:bold;">VGA_timing_inst/V_PixelCount_14_s0/Q</td>
</tr>
<tr>
<td>4.198</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>VGA_timing_inst/n41_s2/I3</td>
</tr>
<tr>
<td>4.570</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td style=" background: #97FFFF;">VGA_timing_inst/n41_s2/F</td>
</tr>
<tr>
<td>4.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td style=" font-weight:bold;">VGA_timing_inst/V_PixelCount_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>76</td>
<td>PLL_R</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>VGA_timing_inst/V_PixelCount_14_s0/CLK</td>
</tr>
<tr>
<td>3.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>VGA_timing_inst/V_PixelCount_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.644</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">From</td>
<td>Velo_timings_inst/fb_addr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Velo_timings_inst/fb_addr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>3.935</td>
<td>2.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>Velo_timings_inst/fb_addr_0_s1/CLK</td>
</tr>
<tr>
<td>4.269</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R16C22[0][A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/fb_addr_0_s1/Q</td>
</tr>
<tr>
<td>4.272</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>Velo_timings_inst/n119_s3/I3</td>
</tr>
<tr>
<td>4.644</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td style=" background: #97FFFF;">Velo_timings_inst/n119_s3/F</td>
</tr>
<tr>
<td>4.644</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/fb_addr_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>3.935</td>
<td>2.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>Velo_timings_inst/fb_addr_0_s1/CLK</td>
</tr>
<tr>
<td>3.935</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>Velo_timings_inst/fb_addr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 35.372%; route: 2.543, 64.628%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 35.372%; route: 2.543, 64.628%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.644</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">From</td>
<td>Velo_timings_inst/hcount_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Velo_timings_inst/hcount_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>3.935</td>
<td>2.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>Velo_timings_inst/hcount_3_s1/CLK</td>
</tr>
<tr>
<td>4.269</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C21[0][A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/hcount_3_s1/Q</td>
</tr>
<tr>
<td>4.272</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>Velo_timings_inst/n13_s2/I0</td>
</tr>
<tr>
<td>4.644</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td style=" background: #97FFFF;">Velo_timings_inst/n13_s2/F</td>
</tr>
<tr>
<td>4.644</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/hcount_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>3.935</td>
<td>2.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>Velo_timings_inst/hcount_3_s1/CLK</td>
</tr>
<tr>
<td>3.935</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>Velo_timings_inst/hcount_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 35.372%; route: 2.543, 64.628%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 35.372%; route: 2.543, 64.628%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGA_timing_inst/V_PixelCount_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGA_timing_inst/V_PixelCount_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>76</td>
<td>PLL_R</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>VGA_timing_inst/V_PixelCount_4_s0/CLK</td>
</tr>
<tr>
<td>4.196</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R14C28[1][A]</td>
<td style=" font-weight:bold;">VGA_timing_inst/V_PixelCount_4_s0/Q</td>
</tr>
<tr>
<td>4.199</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>VGA_timing_inst/n51_s2/I2</td>
</tr>
<tr>
<td>4.571</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">VGA_timing_inst/n51_s2/F</td>
</tr>
<tr>
<td>4.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" font-weight:bold;">VGA_timing_inst/V_PixelCount_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>76</td>
<td>PLL_R</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>VGA_timing_inst/V_PixelCount_4_s0/CLK</td>
</tr>
<tr>
<td>3.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>VGA_timing_inst/V_PixelCount_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGA_timing_inst/H_PixelCount_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGA_timing_inst/H_PixelCount_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>76</td>
<td>PLL_R</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td>VGA_timing_inst/H_PixelCount_0_s0/CLK</td>
</tr>
<tr>
<td>4.196</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R15C31[1][A]</td>
<td style=" font-weight:bold;">VGA_timing_inst/H_PixelCount_0_s0/Q</td>
</tr>
<tr>
<td>4.199</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td>VGA_timing_inst/n88_s4/I0</td>
</tr>
<tr>
<td>4.571</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td style=" background: #97FFFF;">VGA_timing_inst/n88_s4/F</td>
</tr>
<tr>
<td>4.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td style=" font-weight:bold;">VGA_timing_inst/H_PixelCount_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>76</td>
<td>PLL_R</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td>VGA_timing_inst/H_PixelCount_0_s0/CLK</td>
</tr>
<tr>
<td>3.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C31[1][A]</td>
<td>VGA_timing_inst/H_PixelCount_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGA_timing_inst/H_PixelCount_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGA_timing_inst/H_PixelCount_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>76</td>
<td>PLL_R</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>VGA_timing_inst/H_PixelCount_3_s0/CLK</td>
</tr>
<tr>
<td>4.196</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C31[0][A]</td>
<td style=" font-weight:bold;">VGA_timing_inst/H_PixelCount_3_s0/Q</td>
</tr>
<tr>
<td>4.199</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>VGA_timing_inst/n85_s2/I3</td>
</tr>
<tr>
<td>4.571</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td style=" background: #97FFFF;">VGA_timing_inst/n85_s2/F</td>
</tr>
<tr>
<td>4.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td style=" font-weight:bold;">VGA_timing_inst/H_PixelCount_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>76</td>
<td>PLL_R</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>VGA_timing_inst/H_PixelCount_3_s0/CLK</td>
</tr>
<tr>
<td>3.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>VGA_timing_inst/H_PixelCount_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGA_timing_inst/H_PixelCount_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGA_timing_inst/H_PixelCount_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>76</td>
<td>PLL_R</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td>VGA_timing_inst/H_PixelCount_6_s0/CLK</td>
</tr>
<tr>
<td>4.196</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R13C32[1][A]</td>
<td style=" font-weight:bold;">VGA_timing_inst/H_PixelCount_6_s0/Q</td>
</tr>
<tr>
<td>4.199</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td>VGA_timing_inst/n82_s2/I3</td>
</tr>
<tr>
<td>4.571</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td style=" background: #97FFFF;">VGA_timing_inst/n82_s2/F</td>
</tr>
<tr>
<td>4.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td style=" font-weight:bold;">VGA_timing_inst/H_PixelCount_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>76</td>
<td>PLL_R</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td>VGA_timing_inst/H_PixelCount_6_s0/CLK</td>
</tr>
<tr>
<td>3.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C32[1][A]</td>
<td>VGA_timing_inst/H_PixelCount_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGA_timing_inst/H_PixelCount_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGA_timing_inst/H_PixelCount_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>76</td>
<td>PLL_R</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>VGA_timing_inst/H_PixelCount_10_s0/CLK</td>
</tr>
<tr>
<td>4.196</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">VGA_timing_inst/H_PixelCount_10_s0/Q</td>
</tr>
<tr>
<td>4.199</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>VGA_timing_inst/n78_s3/I3</td>
</tr>
<tr>
<td>4.571</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td style=" background: #97FFFF;">VGA_timing_inst/n78_s3/F</td>
</tr>
<tr>
<td>4.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">VGA_timing_inst/H_PixelCount_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>76</td>
<td>PLL_R</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>VGA_timing_inst/H_PixelCount_10_s0/CLK</td>
</tr>
<tr>
<td>3.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>VGA_timing_inst/H_PixelCount_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGA_timing_inst/H_PixelCount_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGA_timing_inst/H_PixelCount_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>76</td>
<td>PLL_R</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>VGA_timing_inst/H_PixelCount_11_s0/CLK</td>
</tr>
<tr>
<td>4.196</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">VGA_timing_inst/H_PixelCount_11_s0/Q</td>
</tr>
<tr>
<td>4.199</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>VGA_timing_inst/n77_s2/I0</td>
</tr>
<tr>
<td>4.571</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td style=" background: #97FFFF;">VGA_timing_inst/n77_s2/F</td>
</tr>
<tr>
<td>4.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">VGA_timing_inst/H_PixelCount_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>76</td>
<td>PLL_R</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>VGA_timing_inst/H_PixelCount_11_s0/CLK</td>
</tr>
<tr>
<td>3.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>VGA_timing_inst/H_PixelCount_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGA_timing_inst/H_PixelCount_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGA_timing_inst/H_PixelCount_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>76</td>
<td>PLL_R</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>VGA_timing_inst/H_PixelCount_14_s0/CLK</td>
</tr>
<tr>
<td>4.196</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">VGA_timing_inst/H_PixelCount_14_s0/Q</td>
</tr>
<tr>
<td>4.199</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>VGA_timing_inst/n74_s2/I0</td>
</tr>
<tr>
<td>4.571</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">VGA_timing_inst/n74_s2/F</td>
</tr>
<tr>
<td>4.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">VGA_timing_inst/H_PixelCount_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>76</td>
<td>PLL_R</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>VGA_timing_inst/H_PixelCount_14_s0/CLK</td>
</tr>
<tr>
<td>3.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>VGA_timing_inst/H_PixelCount_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.732</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.022</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGA_timing_inst/fb_read_addr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_ram/sdpb_inst_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>76</td>
<td>PLL_R</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[2][B]</td>
<td>VGA_timing_inst/fb_read_addr_6_s0/CLK</td>
</tr>
<tr>
<td>4.196</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R13C32[2][B]</td>
<td style=" font-weight:bold;">VGA_timing_inst/fb_read_addr_6_s0/Q</td>
</tr>
<tr>
<td>4.732</td>
<td>0.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">fb_ram/sdpb_inst_3/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>76</td>
<td>PLL_R</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>fb_ram/sdpb_inst_3/CLKB</td>
</tr>
<tr>
<td>4.022</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>fb_ram/sdpb_inst_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.536, 61.664%; tC2Q: 0.333, 38.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGA_timing_inst/V_PixelCount_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGA_timing_inst/V_PixelCount_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>76</td>
<td>PLL_R</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>VGA_timing_inst/V_PixelCount_2_s0/CLK</td>
</tr>
<tr>
<td>4.196</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R14C29[0][A]</td>
<td style=" font-weight:bold;">VGA_timing_inst/V_PixelCount_2_s0/Q</td>
</tr>
<tr>
<td>4.200</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>VGA_timing_inst/n53_s2/I2</td>
</tr>
<tr>
<td>4.572</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">VGA_timing_inst/n53_s2/F</td>
</tr>
<tr>
<td>4.572</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" font-weight:bold;">VGA_timing_inst/V_PixelCount_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>76</td>
<td>PLL_R</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>VGA_timing_inst/V_PixelCount_2_s0/CLK</td>
</tr>
<tr>
<td>3.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>VGA_timing_inst/V_PixelCount_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGA_timing_inst/V_PixelCount_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGA_timing_inst/V_PixelCount_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>76</td>
<td>PLL_R</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>VGA_timing_inst/V_PixelCount_8_s0/CLK</td>
</tr>
<tr>
<td>4.196</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R14C31[1][A]</td>
<td style=" font-weight:bold;">VGA_timing_inst/V_PixelCount_8_s0/Q</td>
</tr>
<tr>
<td>4.200</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>VGA_timing_inst/n47_s2/I2</td>
</tr>
<tr>
<td>4.572</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">VGA_timing_inst/n47_s2/F</td>
</tr>
<tr>
<td>4.572</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" font-weight:bold;">VGA_timing_inst/V_PixelCount_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>76</td>
<td>PLL_R</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>VGA_timing_inst/V_PixelCount_8_s0/CLK</td>
</tr>
<tr>
<td>3.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>VGA_timing_inst/V_PixelCount_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGA_timing_inst/V_PixelCount_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGA_timing_inst/V_PixelCount_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>76</td>
<td>PLL_R</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>VGA_timing_inst/V_PixelCount_10_s0/CLK</td>
</tr>
<tr>
<td>4.196</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R14C29[1][A]</td>
<td style=" font-weight:bold;">VGA_timing_inst/V_PixelCount_10_s0/Q</td>
</tr>
<tr>
<td>4.200</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>VGA_timing_inst/n45_s2/I0</td>
</tr>
<tr>
<td>4.572</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">VGA_timing_inst/n45_s2/F</td>
</tr>
<tr>
<td>4.572</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" font-weight:bold;">VGA_timing_inst/V_PixelCount_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>76</td>
<td>PLL_R</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>VGA_timing_inst/V_PixelCount_10_s0/CLK</td>
</tr>
<tr>
<td>3.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>VGA_timing_inst/V_PixelCount_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGA_timing_inst/H_PixelCount_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VGA_timing_inst/H_PixelCount_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>76</td>
<td>PLL_R</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td>VGA_timing_inst/H_PixelCount_4_s0/CLK</td>
</tr>
<tr>
<td>4.196</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R14C33[1][A]</td>
<td style=" font-weight:bold;">VGA_timing_inst/H_PixelCount_4_s0/Q</td>
</tr>
<tr>
<td>4.202</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td>VGA_timing_inst/n84_s2/I1</td>
</tr>
<tr>
<td>4.574</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td style=" background: #97FFFF;">VGA_timing_inst/n84_s2/F</td>
</tr>
<tr>
<td>4.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td style=" font-weight:bold;">VGA_timing_inst/H_PixelCount_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>76</td>
<td>PLL_R</td>
<td>Gowin_rPLL_9Mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td>VGA_timing_inst/H_PixelCount_4_s0/CLK</td>
</tr>
<tr>
<td>3.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C33[1][A]</td>
<td>VGA_timing_inst/H_PixelCount_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.664</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">From</td>
<td>Velo_timings_inst/vcount_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Velo_timings_inst/vcount_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>3.935</td>
<td>2.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>Velo_timings_inst/vcount_2_s0/CLK</td>
</tr>
<tr>
<td>4.269</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/vcount_2_s0/Q</td>
</tr>
<tr>
<td>4.270</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C22[1][A]</td>
<td>Velo_timings_inst/n44_s/I1</td>
</tr>
<tr>
<td>4.664</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" background: #97FFFF;">Velo_timings_inst/n44_s/SUM</td>
</tr>
<tr>
<td>4.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/vcount_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>3.935</td>
<td>2.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>Velo_timings_inst/vcount_2_s0/CLK</td>
</tr>
<tr>
<td>3.935</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>Velo_timings_inst/vcount_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 35.372%; route: 2.543, 64.628%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 35.372%; route: 2.543, 64.628%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">From</td>
<td>Velo_timings_inst/fb_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Velo_timings_inst/fb_addr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>3.935</td>
<td>2.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>Velo_timings_inst/fb_addr_2_s0/CLK</td>
</tr>
<tr>
<td>4.269</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R16C23[1][A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/fb_addr_2_s0/Q</td>
</tr>
<tr>
<td>4.271</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C23[1][A]</td>
<td>Velo_timings_inst/n117_s/I1</td>
</tr>
<tr>
<td>4.665</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">Velo_timings_inst/n117_s/SUM</td>
</tr>
<tr>
<td>4.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/fb_addr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>3.935</td>
<td>2.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>Velo_timings_inst/fb_addr_2_s0/CLK</td>
</tr>
<tr>
<td>3.935</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>Velo_timings_inst/fb_addr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 35.372%; route: 2.543, 64.628%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 35.372%; route: 2.543, 64.628%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">From</td>
<td>Velo_timings_inst/fb_addr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Velo_timings_inst/fb_addr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>3.935</td>
<td>2.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>Velo_timings_inst/fb_addr_6_s0/CLK</td>
</tr>
<tr>
<td>4.269</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R16C24[0][A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/fb_addr_6_s0/Q</td>
</tr>
<tr>
<td>4.271</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C24[0][A]</td>
<td>Velo_timings_inst/n113_s/I1</td>
</tr>
<tr>
<td>4.665</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td style=" background: #97FFFF;">Velo_timings_inst/n113_s/SUM</td>
</tr>
<tr>
<td>4.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/fb_addr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>3.935</td>
<td>2.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>Velo_timings_inst/fb_addr_6_s0/CLK</td>
</tr>
<tr>
<td>3.935</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>Velo_timings_inst/fb_addr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 35.372%; route: 2.543, 64.628%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 35.372%; route: 2.543, 64.628%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">From</td>
<td>Velo_timings_inst/fb_addr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Velo_timings_inst/fb_addr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>3.935</td>
<td>2.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>Velo_timings_inst/fb_addr_8_s0/CLK</td>
</tr>
<tr>
<td>4.269</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R16C24[1][A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/fb_addr_8_s0/Q</td>
</tr>
<tr>
<td>4.271</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C24[1][A]</td>
<td>Velo_timings_inst/n111_s/I1</td>
</tr>
<tr>
<td>4.665</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" background: #97FFFF;">Velo_timings_inst/n111_s/SUM</td>
</tr>
<tr>
<td>4.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/fb_addr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>3.935</td>
<td>2.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>Velo_timings_inst/fb_addr_8_s0/CLK</td>
</tr>
<tr>
<td>3.935</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>Velo_timings_inst/fb_addr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 35.372%; route: 2.543, 64.628%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 35.372%; route: 2.543, 64.628%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">From</td>
<td>Velo_timings_inst/vcount_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Velo_timings_inst/vcount_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_lcd_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>3.935</td>
<td>2.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>Velo_timings_inst/vcount_6_s0/CLK</td>
</tr>
<tr>
<td>4.269</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/vcount_6_s0/Q</td>
</tr>
<tr>
<td>4.271</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C23[0][A]</td>
<td>Velo_timings_inst/n40_s/I1</td>
</tr>
<tr>
<td>4.665</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">Velo_timings_inst/n40_s/SUM</td>
</tr>
<tr>
<td>4.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">Velo_timings_inst/vcount_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>IOB11[A]</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>3.935</td>
<td>2.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>Velo_timings_inst/vcount_6_s0/CLK</td>
</tr>
<tr>
<td>3.935</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>Velo_timings_inst/vcount_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 35.372%; route: 2.543, 64.628%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 35.372%; route: 2.543, 64.628%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.261</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.511</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>fb_ram/sdpb_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>16.424</td>
<td>4.110</td>
<td>tNET</td>
<td>FF</td>
<td>fb_ram/sdpb_inst_0/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>23.935</td>
<td>2.543</td>
<td>tNET</td>
<td>RR</td>
<td>fb_ram/sdpb_inst_0/CLKA</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.261</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.511</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>fb_ram/sdpb_inst_2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>16.424</td>
<td>4.110</td>
<td>tNET</td>
<td>FF</td>
<td>fb_ram/sdpb_inst_2/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>23.935</td>
<td>2.543</td>
<td>tNET</td>
<td>RR</td>
<td>fb_ram/sdpb_inst_2/CLKA</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.261</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.511</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>fb_ram/sdpb_inst_6</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>16.424</td>
<td>4.110</td>
<td>tNET</td>
<td>FF</td>
<td>fb_ram/sdpb_inst_6/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>23.935</td>
<td>2.543</td>
<td>tNET</td>
<td>RR</td>
<td>fb_ram/sdpb_inst_6/CLKA</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.261</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.511</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>Velo_timings_inst/vcount_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>16.424</td>
<td>4.110</td>
<td>tNET</td>
<td>FF</td>
<td>Velo_timings_inst/vcount_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>23.935</td>
<td>2.543</td>
<td>tNET</td>
<td>RR</td>
<td>Velo_timings_inst/vcount_5_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.261</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.511</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>Velo_timings_inst/fb_addr_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>16.424</td>
<td>4.110</td>
<td>tNET</td>
<td>FF</td>
<td>Velo_timings_inst/fb_addr_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>23.935</td>
<td>2.543</td>
<td>tNET</td>
<td>RR</td>
<td>Velo_timings_inst/fb_addr_5_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.261</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.511</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>Velo_timings_inst/fb_addr_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>16.424</td>
<td>4.110</td>
<td>tNET</td>
<td>FF</td>
<td>Velo_timings_inst/fb_addr_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>23.935</td>
<td>2.543</td>
<td>tNET</td>
<td>RR</td>
<td>Velo_timings_inst/fb_addr_6_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.261</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.511</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>Velo_timings_inst/vcount_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>16.424</td>
<td>4.110</td>
<td>tNET</td>
<td>FF</td>
<td>Velo_timings_inst/vcount_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>23.935</td>
<td>2.543</td>
<td>tNET</td>
<td>RR</td>
<td>Velo_timings_inst/vcount_6_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.261</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.511</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>Velo_timings_inst/fb_addr_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>16.424</td>
<td>4.110</td>
<td>tNET</td>
<td>FF</td>
<td>Velo_timings_inst/fb_addr_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>23.935</td>
<td>2.543</td>
<td>tNET</td>
<td>RR</td>
<td>Velo_timings_inst/fb_addr_7_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.261</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.511</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>Velo_timings_inst/fb_addr_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>16.424</td>
<td>4.110</td>
<td>tNET</td>
<td>FF</td>
<td>Velo_timings_inst/fb_addr_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>23.935</td>
<td>2.543</td>
<td>tNET</td>
<td>RR</td>
<td>Velo_timings_inst/fb_addr_8_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.261</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.511</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>fb_ram/sdpb_inst_5</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>16.424</td>
<td>4.110</td>
<td>tNET</td>
<td>FF</td>
<td>fb_ram/sdpb_inst_5/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>input_lcd_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>input_lcd_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>input_lcd_clk_ibuf/O</td>
</tr>
<tr>
<td>23.935</td>
<td>2.543</td>
<td>tNET</td>
<td>RR</td>
<td>fb_ram/sdpb_inst_5/CLKA</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>76</td>
<td>LCD_CLK_d</td>
<td>22.599</td>
<td>3.419</td>
</tr>
<tr>
<td>50</td>
<td>input_lcd_clk_d</td>
<td>12.694</td>
<td>4.110</td>
</tr>
<tr>
<td>21</td>
<td>VGA_timing_inst/n15_12</td>
<td>22.993</td>
<td>2.290</td>
</tr>
<tr>
<td>20</td>
<td>Velo_timings_inst/in_active_area</td>
<td>14.256</td>
<td>1.822</td>
</tr>
<tr>
<td>14</td>
<td>Velo_timings_inst/hsync_rising</td>
<td>12.694</td>
<td>1.335</td>
</tr>
<tr>
<td>12</td>
<td>fb_addr_w[0]</td>
<td>15.605</td>
<td>3.894</td>
</tr>
<tr>
<td>11</td>
<td>VGA_timing_inst/n181_3</td>
<td>23.774</td>
<td>1.150</td>
</tr>
<tr>
<td>11</td>
<td>fb_addr_w[14]</td>
<td>14.157</td>
<td>0.876</td>
</tr>
<tr>
<td>11</td>
<td>fb_addr_w[15]</td>
<td>14.978</td>
<td>0.876</td>
</tr>
<tr>
<td>11</td>
<td>fb_addr_w[10]</td>
<td>15.428</td>
<td>4.070</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C25</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C12</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C31</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C24</td>
<td>100.00%</td>
</tr>
<tr>
<td>R13C19</td>
<td>100.00%</td>
</tr>
<tr>
<td>R25C32</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
