---
parsed_by: focuslocust
source: hacktricks
type: generated
---
# JTAG

[Home](../../../README.md)

## Provenance

| Field | Value |
| --- | --- |
| Source | `hacktricks` |
| Type | `hacktricks-topic` |
| Record ID | `hacktricks-todo-hardware-hacking-jtag` |
| Source file | `/home/adams/scorchederf/focuslocust/.cache/hacktricks/src/todo/hardware-hacking/jtag.md` |
| Parsed by | `focuslocust` |
| Relationship mode | `explicit / conservative inferred / manual` |

## Generated Concept Page

- [JTAG](../../topics/todo/jtag.md)

## Extracted Fields

| Field | Value |
| --- | --- |
| id | hacktricks-todo-hardware-hacking-jtag |
| name | JTAG |
| type | hacktricks-topic |
| source | hacktricks |
| url | https://github.com/HackTricks-wiki/hacktricks/blob/master/src/todo/hardware-hacking/jtag.md |

## Preserved Source Material

````yaml
_body: "# JTAG\n\n{{#include ../../banners/hacktricks-training.md}}\n\n\n{{#ref}}\nREADME.md\n{{#endref}}\n\n## JTAGenum\n\
  \n[**JTAGenum**](https://github.com/cyphunk/JTAGenum) is a tool you can load on an Arduino-compatible MCU or (experimentally)\
  \ a Raspberry Pi to brute‑force unknown JTAG pinouts and even enumerate instruction registers.\n\n- Arduino: connect digital\
  \ pins D2–D11 to up to 10 suspected JTAG pads/testpoints, and Arduino GND to target GND. Power the target separately unless\
  \ you know the rail is safe. Prefer 3.3 V logic (e.g., Arduino Due) or use a level shifter/series resistors when probing\
  \ 1.8–3.3 V targets.\n- Raspberry Pi: the Pi build exposes fewer usable GPIOs (so scans are slower); check the repo for\
  \ the current pin map and constraints.\n\nOnce flashed, open the serial monitor at 115200 baud and send `h` for help. Typical\
  \ flow:\n\n- `l` find loopbacks to avoid false positives\n- `r` toggle internal pull‑ups if needed\n- `s` scan for TCK/TMS/TDI/TDO\
  \ (and sometimes TRST/SRST)\n- `y` brute‑force IR to discover undocumented opcodes\n- `x` boundary‑scan snapshot of pin\
  \ states\n\n![](<../../images/image (939).png>)\n\n![](<../../images/image (578).png>)\n\n![](<../../images/image (774).png>)\n\
  \n\n\nIf a valid TAP is found you will see lines starting with `FOUND!` indicating discovered pins.\n\nTips\n- Always share\
  \ ground, and never drive unknown pins above target Vtref. If in doubt, add 100–470 Ω series resistors on candidate pins.\n\
  - If the device uses SWD/SWJ instead of 4‑wire JTAG, JTAGenum may not detect it; try SWD tools or an adapter that supports\
  \ SWJ‑DP.\n\n## Safer pin hunting and hardware setup\n\n- Identify Vtref and GND first with a multimeter. Many adapters\
  \ need Vtref to set I/O voltage.\n- Level shifting: prefer bidirectional level shifters designed for push‑pull signals (JTAG\
  \ lines are not open‑drain). Avoid auto‑direction I2C shifters for JTAG.\n- Useful adapters: FT2232H/FT232H boards (e.g.,\
  \ Tigard), CMSIS‑DAP, J‑Link, ST‑LINK (vendor‑specific), ESP‑USB‑JTAG (on ESP32‑Sx). Connect at minimum TCK, TMS, TDI, TDO,\
  \ GND and Vtref; optionally TRST and SRST.\n\n## First contact with OpenOCD (scan and IDCODE)\n\nOpenOCD is the de‑facto\
  \ OSS for JTAG/SWD. With a supported adapter you can scan the chain and read IDCODEs:\n\n- Generic example with a J‑Link:\n\
  ```\nopenocd -f interface/jlink.cfg -c \"transport select jtag; adapter speed 1000\" \\\n  -c \"init; scan_chain; shutdown\"\
  \n```\n- ESP32‑S3 built‑in USB‑JTAG (no external probe required):\n```\nopenocd -f board/esp32s3-builtin.cfg -c \"init;\
  \ scan_chain; shutdown\"\n```\nNotes\n- If you get \"all ones/zeros\" IDCODE, check wiring, power, Vtref, and that the port\
  \ isn’t locked by fuses/option bytes.\n- See OpenOCD low‑level `irscan`/`drscan` for manual TAP interaction when bringing\
  \ up unknown chains.\n\n## Halting the CPU and dumping memory/flash\n\nOnce the TAP is recognized and a target script is\
  \ chosen, you can halt the core and dump memory regions or internal flash. Examples (adjust target, base addresses and sizes):\n\
  \n- Generic target after init:\n```\nopenocd -f interface/jlink.cfg -f target/stm32f1x.cfg \\\n  -c \"init; reset halt;\
  \ mdw 0x08000000 4; dump_image flash.bin 0x08000000 0x00100000; shutdown\"\n```\n- RISC‑V SoC (prefer SBA when available):\n\
  ```\nopenocd -f interface/ftdi/ft232h.cfg -f target/riscv.cfg \\\n  -c \"init; riscv set_prefer_sba on; halt; dump_image\
  \ sram.bin 0x80000000 0x20000; shutdown\"\n```\n- ESP32‑S3, program or read via OpenOCD helper:\n```\nopenocd -f board/esp32s3-builtin.cfg\
  \ \\\n  -c \"program_esp app.bin 0x10000 verify exit\"\n```\n\nTips\n- Use `mdw/mdh/mdb` to sanity‑check memory before long\
  \ dumps.\n- For multi‑device chains, set BYPASS on non‑targets or use a board file that defines all TAPs.\n\n## Boundary‑scan\
  \ tricks (EXTEST/SAMPLE)\n\nEven when the CPU debug access is locked, boundary‑scan may still be exposed. With UrJTAG/OpenOCD\
  \ you can:\n- SAMPLE to snapshot pin states while the system runs (find bus activity, confirm pin mapping).\n- EXTEST to\
  \ drive pins (e.g., bit‑bang external SPI flash lines via the MCU to read it offline if board wiring allows).\n\nMinimal\
  \ UrJTAG flow with an FT2232x adapter:\n```\njtag> cable ft2232 vid=0x0403 pid=0x6010 interface=1\njtag> frequency 100000\n\
  jtag> detect\njtag> bsdl path /path/to/bsdl/files\njtag> instruction EXTEST\njtag> shift ir\njtag> dr  <bit pattern for\
  \ boundary register>\n```\nYou need the device BSDL to know boundary register bit ordering. Beware that some vendors lock\
  \ boundary‑scan cells in production.\n\n## Modern targets and notes\n\n- ESP32‑S3/C3 include a native USB‑JTAG bridge; OpenOCD\
  \ can speak directly over USB without an external probe. Very convenient for triage and dumps.\n- RISC‑V debug (v0.13+)\
  \ is widely supported by OpenOCD; prefer SBA for memory access when the core cannot be halted safely.\n- Many MCUs implement\
  \ debug authentication and lifecycle states. If JTAG appears dead but power is correct, the device may be fused to a closed\
  \ state or requires an authenticated probe.\n\n## Defenses and hardening (what to expect on real devices)\n\n- Permanently\
  \ disable or lock JTAG/SWD in production (e.g., STM32 RDP level 2, ESP eFuses that disable PAD JTAG, NXP/Nordic APPROTECT/DPAP).\n\
  - Require authenticated debug (ARMv8.2‑A ADIv6 Debug Authentication, OEM‑managed challenge‑response) while keeping manufacturing\
  \ access.\n- Don’t route easy test pads; bury test vias, remove/populate resistors to isolate TAP, use connectors with keying\
  \ or pogo‑pin fixtures.\n- Power‑on debug lock: gate the TAP behind early ROM enforcing secure boot.\n\n## References\n\n\
  - OpenOCD User’s Guide – JTAG Commands and configuration. https://openocd.org/doc-release/html/JTAG-Commands.html\n- Espressif\
  \ ESP32‑S3 JTAG debugging (USB‑JTAG, OpenOCD usage). https://docs.espressif.com/projects/esp-idf/en/latest/esp32s3/api-guides/jtag-debugging/\n\
  \n{{#include ../../banners/hacktricks-training.md}}"
_relative_path: todo/hardware-hacking/jtag.md
_source_path: /home/adams/scorchederf/focuslocust/.cache/hacktricks/src/todo/hardware-hacking/jtag.md
````
