INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpcpe/Documents/GitHub/HB_426_Lab4/TEST1/TEST1.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PC'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpcpe/Documents/GitHub/HB_426_Lab4/TEST1/top_level.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_level'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpcpe/Documents/GitHub/HB_426_Lab4/TEST1/top_level_tb.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_level_tb'
