
---------- Begin Simulation Statistics ----------
final_tick                               107387212000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 489543                       # Simulator instruction rate (inst/s)
host_mem_usage                                 684552                       # Number of bytes of host memory used
host_op_rate                                   489561                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   204.27                       # Real time elapsed on the host
host_tick_rate                              525706852                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003637                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.107387                       # Number of seconds simulated
sim_ticks                                107387212000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.469809                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  596979                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               600161                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               869                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            600226                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                168                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             461                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              293                       # Number of indirect misses.
system.cpu.branchPred.lookups                  602532                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     638                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          110                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003637                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.147744                       # CPI: cycles per instruction
system.cpu.discardedOps                          2864                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49412795                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          36901333                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13094643                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       100323080                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.465605                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        214774424                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                50006957     50.01%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::MemRead               36900878     36.90%     86.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13095693     13.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003637                       # Class of committed instruction
system.cpu.tickCycles                       114451344                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       356134                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        728392                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        93037                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          374                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       733239                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1192                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1466655                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1566                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 107387212000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                660                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       355600                       # Transaction distribution
system.membus.trans_dist::CleanEvict              160                       # Transaction distribution
system.membus.trans_dist::ReadExReq            371972                       # Transaction distribution
system.membus.trans_dist::ReadExResp           371972                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           660                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1101024                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1101024                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    186427392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               186427392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            372632                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  372632    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              372632                       # Request fanout histogram
system.membus.respLayer1.occupancy         6467917000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          6529240500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 107387212000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            186934                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       995191                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          288                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           95085                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           546483                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          546483                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           403                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       186531                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1094                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2198978                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2200072                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       176896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    351386880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              351563776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          357326                       # Total snoops (count)
system.tol2bus.snoopTraffic                  91033600                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1090743                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.087076                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.283161                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 996139     91.33%     91.33% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  94230      8.64%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    374      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1090743                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3292843500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3298563998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1813999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 107387212000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  173                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               360609                       # number of demand (read+write) hits
system.l2.demand_hits::total                   360782                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 173                       # number of overall hits
system.l2.overall_hits::.cpu.data              360609                       # number of overall hits
system.l2.overall_hits::total                  360782                       # number of overall hits
system.l2.demand_misses::.cpu.inst                230                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             372405                       # number of demand (read+write) misses
system.l2.demand_misses::total                 372635                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               230                       # number of overall misses
system.l2.overall_misses::.cpu.data            372405                       # number of overall misses
system.l2.overall_misses::total                372635                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     21825000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  38941562000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      38963387000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     21825000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  38941562000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     38963387000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              403                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           733014                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               733417                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             403                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          733014                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              733417                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.570720                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.508046                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.508081                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.570720                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.508046                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.508081                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 94891.304348                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 104567.774332                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104561.801763                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 94891.304348                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 104567.774332                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104561.801763                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              355600                       # number of writebacks
system.l2.writebacks::total                    355600                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           229                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        372403                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            372632                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          229                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       372403                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           372632                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     19453500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  35217379500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  35236833000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     19453500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  35217379500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  35236833000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.568238                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.508044                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.508077                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.568238                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.508044                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.508077                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 84949.781659                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 94567.926413                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94562.015608                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 84949.781659                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 94567.926413                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94562.015608                       # average overall mshr miss latency
system.l2.replacements                         357326                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       639591                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           639591                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       639591                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       639591                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          265                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              265                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          265                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          265                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            174511                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                174511                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          371972                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              371972                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  38898613500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   38898613500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        546483                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            546483                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.680665                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.680665                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 104574.036487                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104574.036487                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       371972                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         371972                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  35178893500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  35178893500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.680665                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.680665                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 94574.036487                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94574.036487                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            173                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                173                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          230                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              230                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     21825000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     21825000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          403                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            403                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.570720                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.570720                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 94891.304348                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94891.304348                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          229                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          229                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     19453500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     19453500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.568238                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.568238                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 84949.781659                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84949.781659                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        186098                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            186098                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          433                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             433                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     42948500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     42948500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       186531                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        186531                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.002321                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.002321                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99188.221709                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99188.221709                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          431                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          431                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     38486000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     38486000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.002311                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.002311                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 89294.663573                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89294.663573                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 107387212000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16039.452155                       # Cycle average of tags in use
system.l2.tags.total_refs                     1373615                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    373710                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.675617                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.962451                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         8.838570                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16029.651134                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000539                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.978372                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978970                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          310                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3115                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        12923                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1747328                       # Number of tag accesses
system.l2.tags.data_accesses                  1747328                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 107387212000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          58624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       95335168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95393792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        58624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         58624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     91033600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        91033600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             229                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          372403                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              372632                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       355600                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             355600                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            545912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         887770212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             888316125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       545912                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           545912                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      847713599                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            847713599                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      847713599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           545912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        887770212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1736029724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1422400.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       916.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1489612.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007722882250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        71521                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        71521                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2239783                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1357152                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      372632                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     355600                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1490528                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1422400                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             94656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             92964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            92980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            92984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            92992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            93032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             88912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             88864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             88856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             88904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             88964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            88909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            88832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            88832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            88832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            88832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            88844                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.39                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  40467128250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7452640000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             68414528250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27149.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45899.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1343974                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1277237                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1490528                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1422400                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  372576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  372576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  372577                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  372579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  69419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  69503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  71210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  71408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  71522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  71522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  71522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  71522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  71521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  71525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  71525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  71525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  71529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  71525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  71525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  71525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  71521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  71521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  69814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  69616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       291696                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    639.108771                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   509.407463                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   369.326217                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7146      2.45%      2.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5367      1.84%      4.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       112550     38.58%     42.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2893      0.99%     43.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        17069      5.85%     49.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2239      0.77%     50.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13861      4.75%     55.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2908      1.00%     56.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       127663     43.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       291696                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        71521                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.840369                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.888512                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    240.814387                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        71519    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         71521                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        71521                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      19.887599                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.881230                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.485664                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              114      0.16%      0.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              198      0.28%      0.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3414      4.77%      5.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              282      0.39%      5.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            67419     94.26%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               85      0.12%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                9      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         71521                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95393792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                91032384                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95393792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             91033600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       888.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       847.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    888.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    847.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  107387079000                       # Total gap between requests
system.mem_ctrls.avgGap                     147462.73                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        58624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     95335168                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     91032384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 545912.300991667435                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 887770212.341484427452                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 847702275.760730266571                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          916                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1489612                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1422400                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     33291000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  68381237250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2503308860500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36343.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45905.40                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1759919.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1039584000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            552544410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5315472960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3711425220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8476500240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      24544095690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      20567977440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        64207599960                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        597.907318                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  52387917500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3585660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  51413634500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1043139720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            554441910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5326896960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3713403600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8476500240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      24498348060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      20606501760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        64219232250                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        598.015639                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  52475724250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3585660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  51325827750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    107387212000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 107387212000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2983370                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2983370                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2983370                       # number of overall hits
system.cpu.icache.overall_hits::total         2983370                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          403                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            403                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          403                       # number of overall misses
system.cpu.icache.overall_misses::total           403                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     24977500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     24977500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     24977500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     24977500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2983773                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2983773                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2983773                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2983773                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000135                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000135                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000135                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000135                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61978.908189                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61978.908189                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61978.908189                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61978.908189                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          288                       # number of writebacks
system.cpu.icache.writebacks::total               288                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          403                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          403                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          403                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          403                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     24574500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     24574500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     24574500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     24574500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000135                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000135                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000135                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000135                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60978.908189                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60978.908189                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60978.908189                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60978.908189                       # average overall mshr miss latency
system.cpu.icache.replacements                    288                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2983370                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2983370                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          403                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           403                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     24977500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     24977500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2983773                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2983773                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000135                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000135                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61978.908189                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61978.908189                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          403                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          403                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     24574500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     24574500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000135                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000135                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60978.908189                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60978.908189                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 107387212000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           114.985959                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2983773                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               403                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7403.903226                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   114.985959                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.898328                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.898328                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          115                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5967949                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5967949                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 107387212000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 107387212000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 107387212000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     47532930                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         47532930                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     47532970                       # number of overall hits
system.cpu.dcache.overall_hits::total        47532970                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1273660                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1273660                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1273672                       # number of overall misses
system.cpu.dcache.overall_misses::total       1273672                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  92694504500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  92694504500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  92694504500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  92694504500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48806590                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48806590                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48806642                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48806642                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.026096                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.026096                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.026096                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.026096                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72778.060471                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72778.060471                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72777.374787                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72777.374787                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       639591                       # number of writebacks
system.cpu.dcache.writebacks::total            639591                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       540652                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       540652                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       540652                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       540652                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       733008                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       733008                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       733013                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       733013                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  48519644000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  48519644000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  48520077500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  48520077500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015019                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015019                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015019                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015019                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66192.516316                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66192.516316                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66192.656201                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66192.656201                       # average overall mshr miss latency
system.cpu.dcache.replacements                 732950                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35524466                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35524466                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       186546                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        186546                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4278730500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4278730500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35711012                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35711012                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005224                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005224                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22936.597408                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22936.597408                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           21                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       186525                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       186525                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4091362500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4091362500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005223                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005223                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21934.660233                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21934.660233                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12008464                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12008464                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1087114                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1087114                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  88415774000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  88415774000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13095578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13095578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.083014                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.083014                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81330.728884                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81330.728884                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       540631                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       540631                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       546483                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       546483                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  44428281500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  44428281500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.041730                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.041730                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81298.560980                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81298.560980                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           40                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            40                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.230769                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.230769                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       433500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       433500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.096154                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.096154                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        86700                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        86700                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        13000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        13000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 107387212000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.989552                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48266011                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            733014                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             65.845961                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            210500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    63.989552                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999837                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999837                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          49539684                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         49539684                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 107387212000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 107387212000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
