#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Mar  8 11:17:26 2018
# Process ID: 5796
# Current directory: C:/Progetto_Reti_Logiche/project_reti_logiche
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3360 C:\Progetto_Reti_Logiche\project_reti_logiche\project_reti_logiche.xpr
# Log file: C:/Progetto_Reti_Logiche/project_reti_logiche/vivado.log
# Journal file: C:/Progetto_Reti_Logiche/project_reti_logiche\vivado.jou
#-----------------------------------------------------------
start_guioopen_project C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.xpruupdate_compile_order -fileset sources_1
open_run impl_1
close_design
open_run synth_1 -name synth_1
close_design
open_run impl_1
launch_simulation -simset sim_delay_4
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
close_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_simulation -simset sim_delay_4
source project_tb.tcl
launch_simulation -simset sim_delay_3
source project_tb.tcl
launch_simulation -simset sim_delay_2
source project_tb.tcl
launch_simulation -simset sim_delay_1
source project_tb.tcl
launch_runs impl_1
wait_on_run impl_1
open_run synth_1 -name synth_1
close_design
open_run impl_1
set_property is_loc_fixed true [get_ports [list  {o_address[0]}]]
set_property is_loc_fixed false [get_ports [list  {o_address[0]}]]
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
refresh_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
current_sim simulation_1
close_sim
launch_simulation -simset sim_delay_4
source project_tb.tcl
current_sim simulation_2
close_sim
launch_simulation -simset sim_delay_3
source project_tb.tcl
current_sim simulation_3
close_sim
launch_simulation -simset sim_delay_2
source project_tb.tcl
current_sim simulation_4
close_sim
launch_simulation -simset sim_delay_1
source project_tb.tcl
set_property target_constrs_file C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/constrs_1/new/timing.xdc [current_fileset -constrset]
current_design impl_1
save_constraints -force
launch_runs impl_1
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
close_design
launch_runs impl_1
wait_on_run impl_1
close_design
open_run impl_1
reset_run synth_1
reset_run impl_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
current_sim simulation_5
close_sim
launch_simulation -simset sim_delay_4
source project_tb.tcl
current_sim simulation_6
close_sim
launch_simulation -simset sim_delay_3
source project_tb.tcl
current_sim simulation_7
close_sim
launch_simulation -simset sim_delay_2
source project_tb.tcl
current_sim simulation_8
close_sim
launch_simulation -simset sim_delay_1
source project_tb.tcl
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
reset_run synth_1
reset_run impl_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
reset_run synth_1
reset_run impl_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_simulation -simset sim_4
source project_tb.tcl
launch_simulation -simset sim_3
source project_tb.tcl
launch_simulation -simset sim_2
source project_tb.tcl
launch_simulation
source project_tb.tcl
launch_runs impl_1
wait_on_run impl_1
refresh_design
reset_run synth_1
reset_run impl_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
reset_run synth_1
reset_run impl_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
reset_run impl_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
open_run synth_1 -name synth_1
current_design impl_1
reset_run synth_1
reset_run impl_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
reset_run synth_1
reset_run impl_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
reset_run impl_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run impl_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
launch_simulation -simset sim_delay_4 -mode post-implementation -type functional
current_design synth_1
close_design
launch_simulation -simset sim_delay_4 -mode post-synthesis -type functional
source project_tb.tcl
launch_simulation -simset sim_extra_1 -mode post-synthesis -type functional
source project_tb.tcl
launch_simulation -simset sim_delay_2 -mode post-synthesis -type functional
source project_tb.tcl
launch_simulation -simset sim_delay_1 -mode post-synthesis -type functional
source project_tb.tcl
reset_simulation -simset sim_extra_1 -mode behavioral
reset_simulation -simset sim_delay_3 -mode post-synthesis -type functional
reset_simulation -simset sim_4 -mode post-synthesis -type functional
reset_simulation -simset sim_4 -mode post-synthesis -type functional
reset_simulation -simset sim_3 -mode post-synthesis -type functional
reset_simulation -simset sim_2 -mode post-synthesis -type functional
reset_simulation -simset sim_1 -mode post-synthesis -type functional
current_sim simulation_9
close_sim
close_sim
close_sim
close_sim
current_sim simulation_14
current_sim simulation_13
close_sim
current_sim simulation_20
close_sim
current_sim simulation_19
close_sim
current_sim simulation_18
close_sim
current_sim simulation_17
close_sim
current_sim simulation_16
close_sim
current_sim simulation_15
close_sim
close_sim
close_design
close_design
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
open_run impl_1
reset_run synth_1
reset_run impl_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
reset_simulation -simset sim_1 -mode behavioral
reset_simulation -simset sim_4 -mode behavioral
reset_simulation -simset sim_3 -mode behavioral
reset_simulation -simset sim_2 -mode behavioral
launch_simulation -simset sim_delay_4 -mode post-implementation -type functional
source project_tb.tcl
launch_simulation -simset sim_delay_3 -mode post-implementation -type functional
source project_tb.tcl
current_sim simulation_21
close_sim
launch_simulation -simset sim_delay_2 -mode post-implementation -type functional
source project_tb.tcl
launch_simulation -simset sim_delay_1 -mode post-implementation -type functional
source project_tb.tcl
close_sim
current_sim simulation_23
close_sim
close_sim
launch_simulation -simset sim_delay_4 -mode post-implementation -type functional
reset_simulation -simset sim_delay_4 -mode post-implementation -type functional
reset_simulation -simset sim_delay_3 -mode post-implementation -type functional
reset_simulation -simset sim_delay_2 -mode post-implementation -type functional
reset_simulation -simset sim_delay_1 -mode post-implementation -type functional
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
launch_simulation -simset sim_delay_4 -mode post-implementation -type functional
source project_tb.tcl
launch_simulation -simset sim_delay_3 -mode post-implementation -type functional
source project_tb.tcl
launch_simulation -simset sim_delay_2 -mode post-implementation -type functional
source project_tb.tcl
launch_simulation -simset sim_delay_1 -mode post-implementation -type functional
source project_tb.tcl
close_sim
current_sim simulation_27
close_sim
current_sim simulation_26
close_sim
close_sim
close_design
launch_simulation -simset sim_extra_1 -mode post-implementation -type functional
source project_tb.tcl
reset_simulation -simset sim_extra_1 -mode behavioral
close_sim
launch_simulation -simset sim_extra_1 -mode post-implementation -type functional
source project_tb.tcl
close_sim
reset_simulation -simset sim_extra_1 -mode post-implementation -type functional
