5 18 101 3 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (race1.2.vcd) 2 -o (race1.2.cdd) 2 -v (race1.2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 race1.2.v 1 27 1
2 1 1 11 e000e 1 1004 0 0 1 1 b
2 2 0 11 90009 0 1400 0 0 32 48 0 0
2 3 23 11 7000a 0 1410 0 2 1 18 0 1 0 0 0 0 c
2 4 35 11 7000e 2 6 1 3
2 5 1 12 f000f 1 1004 0 0 1 1 b
2 6 1b 12 e000e 1 1008 5 0 1 18 0 1 0 1 0 0
2 7 0 12 90009 0 1400 0 0 32 48 1 0
2 8 23 12 7000a 0 1410 0 7 1 18 0 1 0 0 0 0 c
2 9 35 12 7000f 2 a 6 8
1 a 1 3 6000b 1 0 0 0 1 17 1 1 0 0 0 0
1 c 2 4 6000b 1 0 1 0 2 17 3 3 0 0 0 0
1 d 3 5 6000b 1 0 2 0 3 17 7 7 0 0 0 0
1 b 4 6 7000b 1 0 0 0 1 17 0 1 0 0 0 0
4 4 11 7 f 4 4 4
4 9 12 7 f 9 9 9
7 4 9 9
7 4 15 15
3 1 main.$u0 "main.$u0" 0 race1.2.v 0 25 1
