// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "11/06/2023 21:40:16"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module skeleton_test (
	clock,
	reset,
	test,
	t_ctrl_writeEnable,
	t_ctrl_writeReg,
	t_ctrl_readRegA,
	t_ctrl_readRegB,
	t_data_writeReg,
	t_data_readRegA,
	t_data_readRegB,
	t_test_out,
	t_test2_out,
	t_test3_out,
	t_test4_out,
	o_ctrl_writeEnable,
	o_ctrl_writeReg,
	o_data_writeReg,
	o_address_imem,
	o_data_q_imem,
	o_stu_imem_clock,
	o_stu_processor_clock);
input 	clock;
input 	reset;
input 	test;
input 	t_ctrl_writeEnable;
input 	[4:0] t_ctrl_writeReg;
input 	[4:0] t_ctrl_readRegA;
input 	[4:0] t_ctrl_readRegB;
input 	[31:0] t_data_writeReg;
output 	[31:0] t_data_readRegA;
output 	[31:0] t_data_readRegB;
output 	t_test_out;
output 	[31:0] t_test2_out;
output 	[4:0] t_test3_out;
output 	[31:0] t_test4_out;
output 	o_ctrl_writeEnable;
output 	[4:0] o_ctrl_writeReg;
output 	[31:0] o_data_writeReg;
output 	[11:0] o_address_imem;
output 	[31:0] o_data_q_imem;
output 	o_stu_imem_clock;
output 	o_stu_processor_clock;

// Design Ports Information
// t_data_readRegA[0]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[2]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[3]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[4]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[5]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[6]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[7]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[8]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[9]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[10]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[11]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[12]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[13]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[14]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[15]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[16]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[17]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[18]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[19]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[20]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[21]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[22]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[23]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[24]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[25]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[26]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[27]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[28]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[29]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[30]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[31]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[0]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[2]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[3]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[4]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[5]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[6]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[7]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[8]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[9]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[10]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[11]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[12]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[13]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[14]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[15]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[16]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[17]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[18]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[19]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[20]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[21]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[22]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[23]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[24]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[25]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[26]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[27]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[28]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[29]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[30]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[31]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test_out	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[0]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[1]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[2]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[3]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[4]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[5]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[6]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[7]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[8]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[9]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[10]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[11]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[12]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[13]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[14]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[15]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[16]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[17]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[18]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[19]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[20]	=>  Location: PIN_E26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[21]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[22]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[23]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[24]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[25]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[26]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[27]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[28]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[29]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[30]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[31]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test3_out[0]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test3_out[1]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test3_out[2]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test3_out[3]	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test3_out[4]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[0]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[1]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[2]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[3]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[4]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[5]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[6]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[7]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[8]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[9]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[10]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[11]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[12]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[13]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[14]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[15]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[16]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[17]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[18]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[19]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[20]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[21]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[22]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[23]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[24]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[25]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[26]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[27]	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[28]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[29]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[30]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[31]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ctrl_writeEnable	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ctrl_writeReg[0]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ctrl_writeReg[1]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ctrl_writeReg[2]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ctrl_writeReg[3]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ctrl_writeReg[4]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[0]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[1]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[2]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[3]	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[4]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[5]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[6]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[7]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[8]	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[9]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[10]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[11]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[12]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[13]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[14]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[15]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[16]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[17]	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[18]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[19]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[20]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[21]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[22]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[23]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[24]	=>  Location: PIN_AD28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[25]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[26]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[27]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[28]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[29]	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[30]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[31]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_address_imem[0]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_address_imem[1]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_address_imem[2]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_address_imem[3]	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_address_imem[4]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_address_imem[5]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_address_imem[6]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_address_imem[7]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_address_imem[8]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_address_imem[9]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_address_imem[10]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_address_imem[11]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[0]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[1]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[2]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[3]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[4]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[5]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[6]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[7]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[8]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[9]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[10]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[11]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[12]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[13]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[14]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[15]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[16]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[17]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[18]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[19]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[20]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[21]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[22]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[23]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[24]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[25]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[26]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[27]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[28]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[29]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[30]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[31]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_stu_imem_clock	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_stu_processor_clock	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_ctrl_readRegA[3]	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// test	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_ctrl_readRegA[2]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_ctrl_readRegA[0]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_ctrl_readRegA[1]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_ctrl_readRegA[4]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_ctrl_writeEnable	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_ctrl_writeReg[1]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_ctrl_writeReg[2]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_ctrl_writeReg[3]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_ctrl_writeReg[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_ctrl_writeReg[4]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_ctrl_readRegB[3]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_ctrl_readRegB[2]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_ctrl_readRegB[0]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_ctrl_readRegB[1]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_ctrl_readRegB[4]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[0]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[1]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[2]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[3]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[4]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[5]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[8]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[9]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[10]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[11]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[12]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[13]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[14]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[15]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[16]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[17]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[18]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[19]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[20]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[21]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[22]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[23]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[24]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[25]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[26]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[27]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[28]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[29]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[30]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[31]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("processor_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \t_data_readRegA[0]~output_o ;
wire \t_data_readRegA[1]~output_o ;
wire \t_data_readRegA[2]~output_o ;
wire \t_data_readRegA[3]~output_o ;
wire \t_data_readRegA[4]~output_o ;
wire \t_data_readRegA[5]~output_o ;
wire \t_data_readRegA[6]~output_o ;
wire \t_data_readRegA[7]~output_o ;
wire \t_data_readRegA[8]~output_o ;
wire \t_data_readRegA[9]~output_o ;
wire \t_data_readRegA[10]~output_o ;
wire \t_data_readRegA[11]~output_o ;
wire \t_data_readRegA[12]~output_o ;
wire \t_data_readRegA[13]~output_o ;
wire \t_data_readRegA[14]~output_o ;
wire \t_data_readRegA[15]~output_o ;
wire \t_data_readRegA[16]~output_o ;
wire \t_data_readRegA[17]~output_o ;
wire \t_data_readRegA[18]~output_o ;
wire \t_data_readRegA[19]~output_o ;
wire \t_data_readRegA[20]~output_o ;
wire \t_data_readRegA[21]~output_o ;
wire \t_data_readRegA[22]~output_o ;
wire \t_data_readRegA[23]~output_o ;
wire \t_data_readRegA[24]~output_o ;
wire \t_data_readRegA[25]~output_o ;
wire \t_data_readRegA[26]~output_o ;
wire \t_data_readRegA[27]~output_o ;
wire \t_data_readRegA[28]~output_o ;
wire \t_data_readRegA[29]~output_o ;
wire \t_data_readRegA[30]~output_o ;
wire \t_data_readRegA[31]~output_o ;
wire \t_data_readRegB[0]~output_o ;
wire \t_data_readRegB[1]~output_o ;
wire \t_data_readRegB[2]~output_o ;
wire \t_data_readRegB[3]~output_o ;
wire \t_data_readRegB[4]~output_o ;
wire \t_data_readRegB[5]~output_o ;
wire \t_data_readRegB[6]~output_o ;
wire \t_data_readRegB[7]~output_o ;
wire \t_data_readRegB[8]~output_o ;
wire \t_data_readRegB[9]~output_o ;
wire \t_data_readRegB[10]~output_o ;
wire \t_data_readRegB[11]~output_o ;
wire \t_data_readRegB[12]~output_o ;
wire \t_data_readRegB[13]~output_o ;
wire \t_data_readRegB[14]~output_o ;
wire \t_data_readRegB[15]~output_o ;
wire \t_data_readRegB[16]~output_o ;
wire \t_data_readRegB[17]~output_o ;
wire \t_data_readRegB[18]~output_o ;
wire \t_data_readRegB[19]~output_o ;
wire \t_data_readRegB[20]~output_o ;
wire \t_data_readRegB[21]~output_o ;
wire \t_data_readRegB[22]~output_o ;
wire \t_data_readRegB[23]~output_o ;
wire \t_data_readRegB[24]~output_o ;
wire \t_data_readRegB[25]~output_o ;
wire \t_data_readRegB[26]~output_o ;
wire \t_data_readRegB[27]~output_o ;
wire \t_data_readRegB[28]~output_o ;
wire \t_data_readRegB[29]~output_o ;
wire \t_data_readRegB[30]~output_o ;
wire \t_data_readRegB[31]~output_o ;
wire \t_test_out~output_o ;
wire \t_test2_out[0]~output_o ;
wire \t_test2_out[1]~output_o ;
wire \t_test2_out[2]~output_o ;
wire \t_test2_out[3]~output_o ;
wire \t_test2_out[4]~output_o ;
wire \t_test2_out[5]~output_o ;
wire \t_test2_out[6]~output_o ;
wire \t_test2_out[7]~output_o ;
wire \t_test2_out[8]~output_o ;
wire \t_test2_out[9]~output_o ;
wire \t_test2_out[10]~output_o ;
wire \t_test2_out[11]~output_o ;
wire \t_test2_out[12]~output_o ;
wire \t_test2_out[13]~output_o ;
wire \t_test2_out[14]~output_o ;
wire \t_test2_out[15]~output_o ;
wire \t_test2_out[16]~output_o ;
wire \t_test2_out[17]~output_o ;
wire \t_test2_out[18]~output_o ;
wire \t_test2_out[19]~output_o ;
wire \t_test2_out[20]~output_o ;
wire \t_test2_out[21]~output_o ;
wire \t_test2_out[22]~output_o ;
wire \t_test2_out[23]~output_o ;
wire \t_test2_out[24]~output_o ;
wire \t_test2_out[25]~output_o ;
wire \t_test2_out[26]~output_o ;
wire \t_test2_out[27]~output_o ;
wire \t_test2_out[28]~output_o ;
wire \t_test2_out[29]~output_o ;
wire \t_test2_out[30]~output_o ;
wire \t_test2_out[31]~output_o ;
wire \t_test3_out[0]~output_o ;
wire \t_test3_out[1]~output_o ;
wire \t_test3_out[2]~output_o ;
wire \t_test3_out[3]~output_o ;
wire \t_test3_out[4]~output_o ;
wire \t_test4_out[0]~output_o ;
wire \t_test4_out[1]~output_o ;
wire \t_test4_out[2]~output_o ;
wire \t_test4_out[3]~output_o ;
wire \t_test4_out[4]~output_o ;
wire \t_test4_out[5]~output_o ;
wire \t_test4_out[6]~output_o ;
wire \t_test4_out[7]~output_o ;
wire \t_test4_out[8]~output_o ;
wire \t_test4_out[9]~output_o ;
wire \t_test4_out[10]~output_o ;
wire \t_test4_out[11]~output_o ;
wire \t_test4_out[12]~output_o ;
wire \t_test4_out[13]~output_o ;
wire \t_test4_out[14]~output_o ;
wire \t_test4_out[15]~output_o ;
wire \t_test4_out[16]~output_o ;
wire \t_test4_out[17]~output_o ;
wire \t_test4_out[18]~output_o ;
wire \t_test4_out[19]~output_o ;
wire \t_test4_out[20]~output_o ;
wire \t_test4_out[21]~output_o ;
wire \t_test4_out[22]~output_o ;
wire \t_test4_out[23]~output_o ;
wire \t_test4_out[24]~output_o ;
wire \t_test4_out[25]~output_o ;
wire \t_test4_out[26]~output_o ;
wire \t_test4_out[27]~output_o ;
wire \t_test4_out[28]~output_o ;
wire \t_test4_out[29]~output_o ;
wire \t_test4_out[30]~output_o ;
wire \t_test4_out[31]~output_o ;
wire \o_ctrl_writeEnable~output_o ;
wire \o_ctrl_writeReg[0]~output_o ;
wire \o_ctrl_writeReg[1]~output_o ;
wire \o_ctrl_writeReg[2]~output_o ;
wire \o_ctrl_writeReg[3]~output_o ;
wire \o_ctrl_writeReg[4]~output_o ;
wire \o_data_writeReg[0]~output_o ;
wire \o_data_writeReg[1]~output_o ;
wire \o_data_writeReg[2]~output_o ;
wire \o_data_writeReg[3]~output_o ;
wire \o_data_writeReg[4]~output_o ;
wire \o_data_writeReg[5]~output_o ;
wire \o_data_writeReg[6]~output_o ;
wire \o_data_writeReg[7]~output_o ;
wire \o_data_writeReg[8]~output_o ;
wire \o_data_writeReg[9]~output_o ;
wire \o_data_writeReg[10]~output_o ;
wire \o_data_writeReg[11]~output_o ;
wire \o_data_writeReg[12]~output_o ;
wire \o_data_writeReg[13]~output_o ;
wire \o_data_writeReg[14]~output_o ;
wire \o_data_writeReg[15]~output_o ;
wire \o_data_writeReg[16]~output_o ;
wire \o_data_writeReg[17]~output_o ;
wire \o_data_writeReg[18]~output_o ;
wire \o_data_writeReg[19]~output_o ;
wire \o_data_writeReg[20]~output_o ;
wire \o_data_writeReg[21]~output_o ;
wire \o_data_writeReg[22]~output_o ;
wire \o_data_writeReg[23]~output_o ;
wire \o_data_writeReg[24]~output_o ;
wire \o_data_writeReg[25]~output_o ;
wire \o_data_writeReg[26]~output_o ;
wire \o_data_writeReg[27]~output_o ;
wire \o_data_writeReg[28]~output_o ;
wire \o_data_writeReg[29]~output_o ;
wire \o_data_writeReg[30]~output_o ;
wire \o_data_writeReg[31]~output_o ;
wire \o_address_imem[0]~output_o ;
wire \o_address_imem[1]~output_o ;
wire \o_address_imem[2]~output_o ;
wire \o_address_imem[3]~output_o ;
wire \o_address_imem[4]~output_o ;
wire \o_address_imem[5]~output_o ;
wire \o_address_imem[6]~output_o ;
wire \o_address_imem[7]~output_o ;
wire \o_address_imem[8]~output_o ;
wire \o_address_imem[9]~output_o ;
wire \o_address_imem[10]~output_o ;
wire \o_address_imem[11]~output_o ;
wire \o_data_q_imem[0]~output_o ;
wire \o_data_q_imem[1]~output_o ;
wire \o_data_q_imem[2]~output_o ;
wire \o_data_q_imem[3]~output_o ;
wire \o_data_q_imem[4]~output_o ;
wire \o_data_q_imem[5]~output_o ;
wire \o_data_q_imem[6]~output_o ;
wire \o_data_q_imem[7]~output_o ;
wire \o_data_q_imem[8]~output_o ;
wire \o_data_q_imem[9]~output_o ;
wire \o_data_q_imem[10]~output_o ;
wire \o_data_q_imem[11]~output_o ;
wire \o_data_q_imem[12]~output_o ;
wire \o_data_q_imem[13]~output_o ;
wire \o_data_q_imem[14]~output_o ;
wire \o_data_q_imem[15]~output_o ;
wire \o_data_q_imem[16]~output_o ;
wire \o_data_q_imem[17]~output_o ;
wire \o_data_q_imem[18]~output_o ;
wire \o_data_q_imem[19]~output_o ;
wire \o_data_q_imem[20]~output_o ;
wire \o_data_q_imem[21]~output_o ;
wire \o_data_q_imem[22]~output_o ;
wire \o_data_q_imem[23]~output_o ;
wire \o_data_q_imem[24]~output_o ;
wire \o_data_q_imem[25]~output_o ;
wire \o_data_q_imem[26]~output_o ;
wire \o_data_q_imem[27]~output_o ;
wire \o_data_q_imem[28]~output_o ;
wire \o_data_q_imem[29]~output_o ;
wire \o_data_q_imem[30]~output_o ;
wire \o_data_q_imem[31]~output_o ;
wire \o_stu_imem_clock~output_o ;
wire \o_stu_processor_clock~output_o ;
wire \test~input_o ;
wire \t_ctrl_readRegA[3]~input_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \~GND~combout ;
wire \my_processor|decoder|is_bex~0_combout ;
wire \my_processor|decoder|is_bex~1_combout ;
wire \mux2|out[3]~0_combout ;
wire \t_data_writeReg[0]~input_o ;
wire \mux4|out[0]~0_combout ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \t_ctrl_writeEnable~input_o ;
wire \t_ctrl_writeReg[4]~input_o ;
wire \t_ctrl_writeReg[0]~input_o ;
wire \my_regfile|Decoder0~24_combout ;
wire \t_ctrl_writeReg[2]~input_o ;
wire \my_processor|ctrl_writeReg[4]~11_combout ;
wire \my_processor|decoder|ALUinB~0_combout ;
wire \my_processor|decoder|ALUinB~1_combout ;
wire \my_processor|ctrl_writeReg~8_combout ;
wire \my_processor|decoder|Rtar~0_combout ;
wire \mux3|out[3]~2_combout ;
wire \mux3|out[1]~16_combout ;
wire \t_ctrl_readRegB[3]~input_o ;
wire \mux3|out[3]~3_combout ;
wire \mux3|out[3]~4_combout ;
wire \t_ctrl_writeReg[3]~input_o ;
wire \mux1|out[3]~2_combout ;
wire \my_regfile|data_readRegB~34_combout ;
wire \t_ctrl_writeReg[1]~input_o ;
wire \mux1|out[1]~0_combout ;
wire \t_ctrl_readRegB[2]~input_o ;
wire \mux3|out[2]~6_combout ;
wire \mux3|out[2]~5_combout ;
wire \mux3|out[2]~7_combout ;
wire \mux3|out[1]~11_combout ;
wire \t_ctrl_readRegB[1]~input_o ;
wire \mux3|out[1]~12_combout ;
wire \mux3|out[1]~13_combout ;
wire \my_regfile|data_readRegB~33_combout ;
wire \t_ctrl_readRegB[4]~input_o ;
wire \mux3|out[4]~14_combout ;
wire \mux3|out[4]~15_combout ;
wire \t_ctrl_readRegB[0]~input_o ;
wire \mux3|out[0]~8_combout ;
wire \mux3|out[0]~9_combout ;
wire \mux3|out[0]~10_combout ;
wire \mux1|out[4]~4_combout ;
wire \my_processor|ctrl_writeReg[0]~2_combout ;
wire \my_processor|ctrl_writeReg[0]~3_combout ;
wire \mux1|out[0]~3_combout ;
wire \my_regfile|data_readRegB~32_combout ;
wire \my_regfile|data_readRegB~35_combout ;
wire \t_data_writeReg[31]~input_o ;
wire \mux4|out[31]~31_combout ;
wire \my_regfile|Decoder0~33_combout ;
wire \my_regfile|Decoder0~58_combout ;
wire \my_regfile|registers[23][31]~q ;
wire \my_regfile|Decoder0~59_combout ;
wire \my_regfile|registers[19][31]~q ;
wire \my_regfile|Decoder0~38_combout ;
wire \my_regfile|registers[27][31]~q ;
wire \my_regfile|Mux32~7_combout ;
wire \my_regfile|Decoder0~40_combout ;
wire \my_regfile|registers[31][31]~q ;
wire \my_regfile|Mux32~8_combout ;
wire \my_regfile|Decoder0~26_combout ;
wire \my_regfile|Decoder0~27_combout ;
wire \my_regfile|Decoder0~30_combout ;
wire \my_regfile|registers[29][31]~q ;
wire \my_regfile|Decoder0~28_combout ;
wire \my_regfile|registers[21][31]~q ;
wire \my_regfile|registers[25][31]~q ;
wire \my_regfile|Decoder0~53_combout ;
wire \my_regfile|registers[17][31]~q ;
wire \my_regfile|Mux32~0_combout ;
wire \my_regfile|Mux32~1_combout ;
wire \my_regfile|Decoder0~34_combout ;
wire \my_regfile|Decoder0~35_combout ;
wire \my_regfile|registers[26][31]~q ;
wire \my_regfile|Decoder0~31_combout ;
wire \my_regfile|Decoder0~32_combout ;
wire \my_regfile|registers[22][31]~q ;
wire \my_regfile|Decoder0~54_combout ;
wire \my_regfile|registers[18][31]~q ;
wire \my_regfile|Mux32~2_combout ;
wire \my_regfile|Decoder0~36_combout ;
wire \my_regfile|registers[30][31]~q ;
wire \my_regfile|Mux32~3_combout ;
wire \my_regfile|Decoder0~37_combout ;
wire \my_regfile|registers[24][31]~q ;
wire \my_regfile|Decoder0~57_combout ;
wire \my_regfile|registers[28][31]~q ;
wire \my_regfile|Decoder0~55_combout ;
wire \my_regfile|registers[20][31]~q ;
wire \my_regfile|Decoder0~56_combout ;
wire \my_regfile|registers[16][31]~q ;
wire \my_regfile|Mux32~4_combout ;
wire \my_regfile|Mux32~5_combout ;
wire \my_regfile|Mux32~6_combout ;
wire \my_regfile|Mux32~9_combout ;
wire \my_regfile|Decoder0~41_combout ;
wire \my_regfile|Decoder0~60_combout ;
wire \my_regfile|registers[5][31]~q ;
wire \my_regfile|Decoder0~43_combout ;
wire \my_regfile|Decoder0~48_combout ;
wire \my_regfile|registers[4][31]~q ;
wire \my_regfile|Mux32~10_combout ;
wire \my_regfile|Decoder0~61_combout ;
wire \my_regfile|registers[7][31]~q ;
wire \my_regfile|registers[6][31]~feeder_combout ;
wire \my_regfile|Decoder0~39_combout ;
wire \my_regfile|Decoder0~47_combout ;
wire \my_regfile|registers[6][31]~q ;
wire \my_regfile|Mux32~11_combout ;
wire \my_regfile|Decoder0~29_combout ;
wire \my_regfile|Decoder0~49_combout ;
wire \my_regfile|registers[2][31]~q ;
wire \my_regfile|Decoder0~63_combout ;
wire \my_regfile|registers[1][31]~q ;
wire \my_regfile|Decoder0~62_combout ;
wire \my_regfile|registers[3][31]~q ;
wire \my_regfile|Mux32~14_combout ;
wire \my_regfile|Mux32~15_combout ;
wire \my_regfile|Decoder0~42_combout ;
wire \my_regfile|registers[9][31]~q ;
wire \my_regfile|Decoder0~46_combout ;
wire \my_regfile|registers[11][31]~q ;
wire \my_regfile|Decoder0~44_combout ;
wire \my_regfile|registers[10][31]~q ;
wire \my_regfile|Decoder0~45_combout ;
wire \my_regfile|registers[8][31]~q ;
wire \my_regfile|Mux32~12_combout ;
wire \my_regfile|Mux32~13_combout ;
wire \my_regfile|Mux32~16_combout ;
wire \my_regfile|Decoder0~51_combout ;
wire \my_regfile|registers[13][31]~q ;
wire \my_regfile|Decoder0~64_combout ;
wire \my_regfile|registers[12][31]~q ;
wire \my_regfile|Mux32~17_combout ;
wire \my_regfile|registers[15][31]~feeder_combout ;
wire \my_regfile|Decoder0~52_combout ;
wire \my_regfile|registers[15][31]~q ;
wire \my_regfile|Decoder0~50_combout ;
wire \my_regfile|registers[14][31]~q ;
wire \my_regfile|Mux32~18_combout ;
wire \my_regfile|Mux32~19_combout ;
wire \my_regfile|Mux32~20_combout ;
wire \my_processor|data_operandB[31]~0_combout ;
wire \t_ctrl_readRegA[0]~input_o ;
wire \mux2|out[0]~2_combout ;
wire \t_ctrl_readRegA[1]~input_o ;
wire \mux2|out[1]~3_combout ;
wire \my_regfile|data_readRegA~32_combout ;
wire \t_ctrl_readRegA[2]~input_o ;
wire \mux2|out[2]~1_combout ;
wire \my_regfile|data_readRegA~33_combout ;
wire \my_regfile|data_readRegA~34_combout ;
wire \t_ctrl_readRegA[4]~input_o ;
wire \mux2|out[4]~4_combout ;
wire \my_regfile|data_readRegA~35_combout ;
wire \my_regfile|Mux0~10_combout ;
wire \my_regfile|Mux0~11_combout ;
wire \my_regfile|Mux0~17_combout ;
wire \my_regfile|Mux0~18_combout ;
wire \my_regfile|Mux0~14_combout ;
wire \my_regfile|Mux0~15_combout ;
wire \my_regfile|Mux0~12_combout ;
wire \my_regfile|Mux0~13_combout ;
wire \my_regfile|Mux0~16_combout ;
wire \my_regfile|Mux0~19_combout ;
wire \my_regfile|Mux0~0_combout ;
wire \my_regfile|Mux0~1_combout ;
wire \my_regfile|Mux0~2_combout ;
wire \my_regfile|Mux0~3_combout ;
wire \my_regfile|Mux0~4_combout ;
wire \my_regfile|Mux0~5_combout ;
wire \my_regfile|Mux0~6_combout ;
wire \my_regfile|Mux0~7_combout ;
wire \my_regfile|Mux0~8_combout ;
wire \my_regfile|Mux0~9_combout ;
wire \my_regfile|data_readRegA[31]~36_combout ;
wire \t_data_writeReg[30]~input_o ;
wire \mux4|out[30]~30_combout ;
wire \my_regfile|registers[27][30]~q ;
wire \my_regfile|registers[19][30]~feeder_combout ;
wire \my_regfile|registers[19][30]~q ;
wire \my_regfile|registers[23][30]~q ;
wire \my_regfile|Mux33~7_combout ;
wire \my_regfile|registers[31][30]~q ;
wire \my_regfile|Mux33~8_combout ;
wire \my_regfile|registers[22][30]~q ;
wire \my_regfile|registers[26][30]~q ;
wire \my_regfile|registers[18][30]~q ;
wire \my_regfile|Mux33~2_combout ;
wire \my_regfile|registers[30][30]~q ;
wire \my_regfile|Mux33~3_combout ;
wire \my_regfile|registers[20][30]~feeder_combout ;
wire \my_regfile|registers[20][30]~q ;
wire \my_regfile|registers[28][30]~q ;
wire \my_regfile|registers[24][30]~q ;
wire \my_regfile|registers[16][30]~q ;
wire \my_regfile|Mux33~4_combout ;
wire \my_regfile|Mux33~5_combout ;
wire \my_regfile|Mux33~6_combout ;
wire \my_regfile|registers[25][30]~q ;
wire \my_regfile|registers[29][30]~q ;
wire \my_regfile|registers[17][30]~feeder_combout ;
wire \my_regfile|registers[17][30]~q ;
wire \my_regfile|registers[21][30]~q ;
wire \my_regfile|Mux33~0_combout ;
wire \my_regfile|Mux33~1_combout ;
wire \my_regfile|Mux33~9_combout ;
wire \my_regfile|registers[11][30]~feeder_combout ;
wire \my_regfile|registers[11][30]~q ;
wire \my_regfile|registers[10][30]~feeder_combout ;
wire \my_regfile|registers[10][30]~q ;
wire \my_regfile|registers[8][30]~q ;
wire \my_regfile|Mux33~10_combout ;
wire \my_regfile|registers[9][30]~q ;
wire \my_regfile|Mux33~11_combout ;
wire \my_regfile|registers[15][30]~q ;
wire \my_regfile|registers[14][30]~q ;
wire \my_regfile|registers[13][30]~feeder_combout ;
wire \my_regfile|registers[13][30]~q ;
wire \my_regfile|registers[12][30]~q ;
wire \my_regfile|Mux33~17_combout ;
wire \my_regfile|Mux33~18_combout ;
wire \my_regfile|registers[1][30]~q ;
wire \my_regfile|registers[3][30]~q ;
wire \my_regfile|Mux33~14_combout ;
wire \my_regfile|registers[2][30]~q ;
wire \my_regfile|Mux33~15_combout ;
wire \my_regfile|registers[6][30]~q ;
wire \my_regfile|registers[7][30]~q ;
wire \my_regfile|registers[5][30]~q ;
wire \my_regfile|registers[4][30]~q ;
wire \my_regfile|Mux33~12_combout ;
wire \my_regfile|Mux33~13_combout ;
wire \my_regfile|Mux33~16_combout ;
wire \my_regfile|Mux33~19_combout ;
wire \my_regfile|Mux33~20_combout ;
wire \my_processor|data_operandB[30]~1_combout ;
wire \my_regfile|Mux1~0_combout ;
wire \my_regfile|Mux1~1_combout ;
wire \my_regfile|Mux1~7_combout ;
wire \my_regfile|Mux1~8_combout ;
wire \my_regfile|Mux1~2_combout ;
wire \my_regfile|Mux1~3_combout ;
wire \my_regfile|Mux1~4_combout ;
wire \my_regfile|Mux1~5_combout ;
wire \my_regfile|Mux1~6_combout ;
wire \my_regfile|Mux1~9_combout ;
wire \my_regfile|Mux1~17_combout ;
wire \my_regfile|Mux1~18_combout ;
wire \my_regfile|Mux1~12_combout ;
wire \my_regfile|Mux1~13_combout ;
wire \my_regfile|Mux1~14_combout ;
wire \my_regfile|Mux1~15_combout ;
wire \my_regfile|Mux1~16_combout ;
wire \my_regfile|Mux1~10_combout ;
wire \my_regfile|Mux1~11_combout ;
wire \my_regfile|Mux1~19_combout ;
wire \my_regfile|data_readRegA[30]~37_combout ;
wire \t_data_writeReg[29]~input_o ;
wire \mux4|out[29]~29_combout ;
wire \my_regfile|registers[15][29]~q ;
wire \my_regfile|registers[14][29]~q ;
wire \my_regfile|registers[13][29]~q ;
wire \my_regfile|registers[12][29]~q ;
wire \my_regfile|Mux34~17_combout ;
wire \my_regfile|Mux34~18_combout ;
wire \my_regfile|registers[2][29]~q ;
wire \my_regfile|registers[1][29]~q ;
wire \my_regfile|registers[3][29]~q ;
wire \my_regfile|Mux34~14_combout ;
wire \my_regfile|Mux34~15_combout ;
wire \my_regfile|registers[9][29]~q ;
wire \my_regfile|registers[11][29]~q ;
wire \my_regfile|registers[8][29]~q ;
wire \my_regfile|registers[10][29]~q ;
wire \my_regfile|Mux34~12_combout ;
wire \my_regfile|Mux34~13_combout ;
wire \my_regfile|Mux34~16_combout ;
wire \my_regfile|registers[6][29]~feeder_combout ;
wire \my_regfile|registers[6][29]~q ;
wire \my_regfile|registers[7][29]~q ;
wire \my_regfile|registers[5][29]~q ;
wire \my_regfile|registers[4][29]~q ;
wire \my_regfile|Mux34~10_combout ;
wire \my_regfile|Mux34~11_combout ;
wire \my_regfile|Mux34~19_combout ;
wire \my_regfile|registers[23][29]~q ;
wire \my_regfile|registers[31][29]~q ;
wire \my_regfile|registers[27][29]~q ;
wire \my_regfile|registers[19][29]~q ;
wire \my_regfile|Mux34~7_combout ;
wire \my_regfile|Mux34~8_combout ;
wire \my_regfile|registers[29][29]~q ;
wire \my_regfile|registers[21][29]~feeder_combout ;
wire \my_regfile|registers[21][29]~q ;
wire \my_regfile|registers[17][29]~feeder_combout ;
wire \my_regfile|registers[17][29]~q ;
wire \my_regfile|registers[25][29]~q ;
wire \my_regfile|Mux34~0_combout ;
wire \my_regfile|Mux34~1_combout ;
wire \my_regfile|registers[26][29]~q ;
wire \my_regfile|registers[22][29]~q ;
wire \my_regfile|registers[18][29]~q ;
wire \my_regfile|Mux34~2_combout ;
wire \my_regfile|registers[30][29]~q ;
wire \my_regfile|Mux34~3_combout ;
wire \my_regfile|registers[24][29]~feeder_combout ;
wire \my_regfile|registers[24][29]~q ;
wire \my_regfile|registers[28][29]~q ;
wire \my_regfile|registers[20][29]~feeder_combout ;
wire \my_regfile|registers[20][29]~q ;
wire \my_regfile|registers[16][29]~q ;
wire \my_regfile|Mux34~4_combout ;
wire \my_regfile|Mux34~5_combout ;
wire \my_regfile|Mux34~6_combout ;
wire \my_regfile|Mux34~9_combout ;
wire \my_regfile|Mux34~20_combout ;
wire \my_processor|data_operandB[29]~2_combout ;
wire \my_regfile|Mux2~10_combout ;
wire \my_regfile|Mux2~11_combout ;
wire \my_regfile|Mux2~17_combout ;
wire \my_regfile|Mux2~18_combout ;
wire \my_regfile|Mux2~14_combout ;
wire \my_regfile|Mux2~15_combout ;
wire \my_regfile|Mux2~12_combout ;
wire \my_regfile|Mux2~13_combout ;
wire \my_regfile|Mux2~16_combout ;
wire \my_regfile|Mux2~19_combout ;
wire \my_regfile|Mux2~0_combout ;
wire \my_regfile|Mux2~1_combout ;
wire \my_regfile|Mux2~2_combout ;
wire \my_regfile|Mux2~3_combout ;
wire \my_regfile|Mux2~4_combout ;
wire \my_regfile|Mux2~5_combout ;
wire \my_regfile|Mux2~6_combout ;
wire \my_regfile|Mux2~7_combout ;
wire \my_regfile|Mux2~8_combout ;
wire \my_regfile|Mux2~9_combout ;
wire \my_regfile|data_readRegA[29]~38_combout ;
wire \t_data_writeReg[28]~input_o ;
wire \mux4|out[28]~28_combout ;
wire \my_regfile|registers[15][28]~q ;
wire \my_regfile|registers[14][28]~q ;
wire \my_regfile|registers[12][28]~q ;
wire \my_regfile|registers[13][28]~q ;
wire \my_regfile|Mux3~17_combout ;
wire \my_regfile|Mux3~18_combout ;
wire \my_regfile|registers[9][28]~q ;
wire \my_regfile|registers[11][28]~q ;
wire \my_regfile|registers[8][28]~q ;
wire \my_regfile|registers[10][28]~q ;
wire \my_regfile|Mux3~10_combout ;
wire \my_regfile|Mux3~11_combout ;
wire \my_regfile|registers[2][28]~q ;
wire \my_regfile|registers[1][28]~q ;
wire \my_regfile|registers[3][28]~q ;
wire \my_regfile|Mux3~14_combout ;
wire \my_regfile|Mux3~15_combout ;
wire \my_regfile|registers[7][28]~q ;
wire \my_regfile|registers[6][28]~q ;
wire \my_regfile|registers[4][28]~q ;
wire \my_regfile|registers[5][28]~q ;
wire \my_regfile|Mux3~12_combout ;
wire \my_regfile|Mux3~13_combout ;
wire \my_regfile|Mux3~16_combout ;
wire \my_regfile|Mux3~19_combout ;
wire \my_regfile|registers[22][28]~feeder_combout ;
wire \my_regfile|registers[22][28]~q ;
wire \my_regfile|registers[18][28]~q ;
wire \my_regfile|registers[26][28]~feeder_combout ;
wire \my_regfile|registers[26][28]~q ;
wire \my_regfile|Mux3~2_combout ;
wire \my_regfile|registers[30][28]~q ;
wire \my_regfile|Mux3~3_combout ;
wire \my_regfile|registers[28][28]~q ;
wire \my_regfile|registers[20][28]~q ;
wire \my_regfile|registers[16][28]~q ;
wire \my_regfile|registers[24][28]~q ;
wire \my_regfile|Mux3~4_combout ;
wire \my_regfile|Mux3~5_combout ;
wire \my_regfile|Mux3~6_combout ;
wire \my_regfile|registers[25][28]~q ;
wire \my_regfile|registers[17][28]~q ;
wire \my_regfile|registers[21][28]~feeder_combout ;
wire \my_regfile|registers[21][28]~q ;
wire \my_regfile|Mux3~0_combout ;
wire \my_regfile|registers[29][28]~q ;
wire \my_regfile|Mux3~1_combout ;
wire \my_regfile|registers[31][28]~q ;
wire \my_regfile|registers[27][28]~q ;
wire \my_regfile|registers[19][28]~q ;
wire \my_regfile|registers[23][28]~q ;
wire \my_regfile|Mux3~7_combout ;
wire \my_regfile|Mux3~8_combout ;
wire \my_regfile|Mux3~9_combout ;
wire \my_regfile|data_readRegA[28]~39_combout ;
wire \my_regfile|Mux35~7_combout ;
wire \my_regfile|Mux35~8_combout ;
wire \my_regfile|Mux35~2_combout ;
wire \my_regfile|Mux35~3_combout ;
wire \my_regfile|Mux35~4_combout ;
wire \my_regfile|Mux35~5_combout ;
wire \my_regfile|Mux35~6_combout ;
wire \my_regfile|Mux35~0_combout ;
wire \my_regfile|Mux35~1_combout ;
wire \my_regfile|Mux35~9_combout ;
wire \my_regfile|Mux35~10_combout ;
wire \my_regfile|Mux35~11_combout ;
wire \my_regfile|Mux35~17_combout ;
wire \my_regfile|Mux35~18_combout ;
wire \my_regfile|Mux35~14_combout ;
wire \my_regfile|Mux35~15_combout ;
wire \my_regfile|Mux35~12_combout ;
wire \my_regfile|Mux35~13_combout ;
wire \my_regfile|Mux35~16_combout ;
wire \my_regfile|Mux35~19_combout ;
wire \my_regfile|Mux35~20_combout ;
wire \my_processor|data_operandB[28]~3_combout ;
wire \t_data_writeReg[27]~input_o ;
wire \mux4|out[27]~27_combout ;
wire \my_regfile|registers[17][27]~feeder_combout ;
wire \my_regfile|registers[17][27]~q ;
wire \my_regfile|registers[25][27]~q ;
wire \my_regfile|Mux36~0_combout ;
wire \my_regfile|registers[29][27]~q ;
wire \my_regfile|registers[21][27]~q ;
wire \my_regfile|Mux36~1_combout ;
wire \my_regfile|registers[26][27]~q ;
wire \my_regfile|registers[30][27]~q ;
wire \my_regfile|registers[22][27]~q ;
wire \my_regfile|registers[18][27]~q ;
wire \my_regfile|Mux36~2_combout ;
wire \my_regfile|Mux36~3_combout ;
wire \my_regfile|registers[24][27]~q ;
wire \my_regfile|registers[28][27]~q ;
wire \my_regfile|registers[20][27]~q ;
wire \my_regfile|registers[16][27]~q ;
wire \my_regfile|Mux36~4_combout ;
wire \my_regfile|Mux36~5_combout ;
wire \my_regfile|Mux36~6_combout ;
wire \my_regfile|registers[23][27]~q ;
wire \my_regfile|registers[31][27]~q ;
wire \my_regfile|registers[27][27]~q ;
wire \my_regfile|registers[19][27]~q ;
wire \my_regfile|Mux36~7_combout ;
wire \my_regfile|Mux36~8_combout ;
wire \my_regfile|Mux36~9_combout ;
wire \my_regfile|registers[15][27]~q ;
wire \my_regfile|registers[14][27]~q ;
wire \my_regfile|registers[13][27]~feeder_combout ;
wire \my_regfile|registers[13][27]~q ;
wire \my_regfile|registers[12][27]~q ;
wire \my_regfile|Mux36~17_combout ;
wire \my_regfile|Mux36~18_combout ;
wire \my_regfile|registers[6][27]~q ;
wire \my_regfile|registers[7][27]~q ;
wire \my_regfile|registers[4][27]~q ;
wire \my_regfile|registers[5][27]~q ;
wire \my_regfile|Mux36~10_combout ;
wire \my_regfile|Mux36~11_combout ;
wire \my_regfile|registers[2][27]~q ;
wire \my_regfile|registers[1][27]~q ;
wire \my_regfile|registers[3][27]~q ;
wire \my_regfile|Mux36~14_combout ;
wire \my_regfile|Mux36~15_combout ;
wire \my_regfile|registers[9][27]~q ;
wire \my_regfile|registers[11][27]~q ;
wire \my_regfile|registers[10][27]~q ;
wire \my_regfile|registers[8][27]~q ;
wire \my_regfile|Mux36~12_combout ;
wire \my_regfile|Mux36~13_combout ;
wire \my_regfile|Mux36~16_combout ;
wire \my_regfile|Mux36~19_combout ;
wire \my_regfile|Mux36~20_combout ;
wire \my_processor|data_operandB[27]~4_combout ;
wire \my_regfile|Mux4~17_combout ;
wire \my_regfile|Mux4~18_combout ;
wire \my_regfile|Mux4~14_combout ;
wire \my_regfile|Mux4~15_combout ;
wire \my_regfile|Mux4~12_combout ;
wire \my_regfile|Mux4~13_combout ;
wire \my_regfile|Mux4~16_combout ;
wire \my_regfile|Mux4~10_combout ;
wire \my_regfile|Mux4~11_combout ;
wire \my_regfile|Mux4~19_combout ;
wire \my_regfile|Mux4~7_combout ;
wire \my_regfile|Mux4~8_combout ;
wire \my_regfile|Mux4~0_combout ;
wire \my_regfile|Mux4~1_combout ;
wire \my_regfile|Mux4~2_combout ;
wire \my_regfile|Mux4~3_combout ;
wire \my_regfile|Mux4~4_combout ;
wire \my_regfile|Mux4~5_combout ;
wire \my_regfile|Mux4~6_combout ;
wire \my_regfile|Mux4~9_combout ;
wire \my_regfile|data_readRegA[27]~40_combout ;
wire \t_data_writeReg[26]~input_o ;
wire \mux4|out[26]~26_combout ;
wire \my_regfile|registers[14][26]~q ;
wire \my_regfile|registers[15][26]~q ;
wire \my_regfile|registers[12][26]~q ;
wire \my_regfile|registers[13][26]~q ;
wire \my_regfile|Mux5~17_combout ;
wire \my_regfile|Mux5~18_combout ;
wire \my_regfile|registers[9][26]~q ;
wire \my_regfile|registers[11][26]~feeder_combout ;
wire \my_regfile|registers[11][26]~q ;
wire \my_regfile|registers[10][26]~feeder_combout ;
wire \my_regfile|registers[10][26]~q ;
wire \my_regfile|registers[8][26]~q ;
wire \my_regfile|Mux5~10_combout ;
wire \my_regfile|Mux5~11_combout ;
wire \my_regfile|registers[1][26]~q ;
wire \my_regfile|registers[3][26]~q ;
wire \my_regfile|Mux5~14_combout ;
wire \my_regfile|registers[2][26]~q ;
wire \my_regfile|Mux5~15_combout ;
wire \my_regfile|registers[5][26]~q ;
wire \my_regfile|registers[4][26]~q ;
wire \my_regfile|Mux5~12_combout ;
wire \my_regfile|registers[7][26]~q ;
wire \my_regfile|registers[6][26]~q ;
wire \my_regfile|Mux5~13_combout ;
wire \my_regfile|Mux5~16_combout ;
wire \my_regfile|Mux5~19_combout ;
wire \my_regfile|registers[28][26]~q ;
wire \my_regfile|registers[20][26]~feeder_combout ;
wire \my_regfile|registers[20][26]~q ;
wire \my_regfile|registers[16][26]~q ;
wire \my_regfile|registers[24][26]~q ;
wire \my_regfile|Mux5~4_combout ;
wire \my_regfile|Mux5~5_combout ;
wire \my_regfile|registers[22][26]~q ;
wire \my_regfile|registers[30][26]~q ;
wire \my_regfile|registers[26][26]~q ;
wire \my_regfile|registers[18][26]~q ;
wire \my_regfile|Mux5~2_combout ;
wire \my_regfile|Mux5~3_combout ;
wire \my_regfile|Mux5~6_combout ;
wire \my_regfile|registers[25][26]~q ;
wire \my_regfile|registers[29][26]~q ;
wire \my_regfile|registers[21][26]~q ;
wire \my_regfile|registers[17][26]~q ;
wire \my_regfile|Mux5~0_combout ;
wire \my_regfile|Mux5~1_combout ;
wire \my_regfile|registers[31][26]~q ;
wire \my_regfile|registers[27][26]~q ;
wire \my_regfile|registers[19][26]~q ;
wire \my_regfile|registers[23][26]~q ;
wire \my_regfile|Mux5~7_combout ;
wire \my_regfile|Mux5~8_combout ;
wire \my_regfile|Mux5~9_combout ;
wire \my_regfile|data_readRegA[26]~41_combout ;
wire \my_regfile|Mux37~0_combout ;
wire \my_regfile|Mux37~1_combout ;
wire \my_regfile|Mux37~4_combout ;
wire \my_regfile|Mux37~5_combout ;
wire \my_regfile|Mux37~2_combout ;
wire \my_regfile|Mux37~3_combout ;
wire \my_regfile|Mux37~6_combout ;
wire \my_regfile|Mux37~7_combout ;
wire \my_regfile|Mux37~8_combout ;
wire \my_regfile|Mux37~9_combout ;
wire \my_regfile|Mux37~10_combout ;
wire \my_regfile|Mux37~11_combout ;
wire \my_regfile|Mux37~17_combout ;
wire \my_regfile|Mux37~18_combout ;
wire \my_regfile|Mux37~14_combout ;
wire \my_regfile|Mux37~15_combout ;
wire \my_regfile|Mux37~12_combout ;
wire \my_regfile|Mux37~13_combout ;
wire \my_regfile|Mux37~16_combout ;
wire \my_regfile|Mux37~19_combout ;
wire \my_regfile|Mux37~20_combout ;
wire \my_processor|data_operandB[26]~5_combout ;
wire \t_data_writeReg[25]~input_o ;
wire \mux4|out[25]~25_combout ;
wire \my_regfile|registers[15][25]~q ;
wire \my_regfile|registers[14][25]~q ;
wire \my_regfile|registers[12][25]~q ;
wire \my_regfile|registers[13][25]~q ;
wire \my_regfile|Mux6~17_combout ;
wire \my_regfile|Mux6~18_combout ;
wire \my_regfile|registers[6][25]~q ;
wire \my_regfile|registers[7][25]~q ;
wire \my_regfile|registers[4][25]~q ;
wire \my_regfile|registers[5][25]~q ;
wire \my_regfile|Mux6~10_combout ;
wire \my_regfile|Mux6~11_combout ;
wire \my_regfile|registers[2][25]~q ;
wire \my_regfile|registers[1][25]~q ;
wire \my_regfile|registers[3][25]~q ;
wire \my_regfile|Mux6~14_combout ;
wire \my_regfile|Mux6~15_combout ;
wire \my_regfile|registers[8][25]~q ;
wire \my_regfile|registers[10][25]~q ;
wire \my_regfile|Mux6~12_combout ;
wire \my_regfile|registers[11][25]~q ;
wire \my_regfile|registers[9][25]~q ;
wire \my_regfile|Mux6~13_combout ;
wire \my_regfile|Mux6~16_combout ;
wire \my_regfile|Mux6~19_combout ;
wire \my_regfile|registers[21][25]~q ;
wire \my_regfile|registers[29][25]~q ;
wire \my_regfile|registers[17][25]~q ;
wire \my_regfile|registers[25][25]~q ;
wire \my_regfile|Mux6~0_combout ;
wire \my_regfile|Mux6~1_combout ;
wire \my_regfile|registers[31][25]~feeder_combout ;
wire \my_regfile|registers[31][25]~q ;
wire \my_regfile|registers[23][25]~q ;
wire \my_regfile|registers[27][25]~feeder_combout ;
wire \my_regfile|registers[27][25]~q ;
wire \my_regfile|registers[19][25]~q ;
wire \my_regfile|Mux6~7_combout ;
wire \my_regfile|Mux6~8_combout ;
wire \my_regfile|registers[28][25]~feeder_combout ;
wire \my_regfile|registers[28][25]~q ;
wire \my_regfile|registers[24][25]~q ;
wire \my_regfile|registers[20][25]~feeder_combout ;
wire \my_regfile|registers[20][25]~q ;
wire \my_regfile|registers[16][25]~feeder_combout ;
wire \my_regfile|registers[16][25]~q ;
wire \my_regfile|Mux6~4_combout ;
wire \my_regfile|Mux6~5_combout ;
wire \my_regfile|registers[30][25]~q ;
wire \my_regfile|registers[26][25]~q ;
wire \my_regfile|registers[18][25]~q ;
wire \my_regfile|registers[22][25]~q ;
wire \my_regfile|Mux6~2_combout ;
wire \my_regfile|Mux6~3_combout ;
wire \my_regfile|Mux6~6_combout ;
wire \my_regfile|Mux6~9_combout ;
wire \my_regfile|data_readRegA[25]~42_combout ;
wire \my_regfile|Mux38~17_combout ;
wire \my_regfile|Mux38~18_combout ;
wire \my_regfile|Mux38~10_combout ;
wire \my_regfile|Mux38~11_combout ;
wire \my_regfile|Mux38~12_combout ;
wire \my_regfile|Mux38~13_combout ;
wire \my_regfile|Mux38~14_combout ;
wire \my_regfile|Mux38~15_combout ;
wire \my_regfile|Mux38~16_combout ;
wire \my_regfile|Mux38~19_combout ;
wire \my_regfile|Mux38~0_combout ;
wire \my_regfile|Mux38~1_combout ;
wire \my_regfile|Mux38~7_combout ;
wire \my_regfile|Mux38~8_combout ;
wire \my_regfile|Mux38~4_combout ;
wire \my_regfile|Mux38~5_combout ;
wire \my_regfile|Mux38~2_combout ;
wire \my_regfile|Mux38~3_combout ;
wire \my_regfile|Mux38~6_combout ;
wire \my_regfile|Mux38~9_combout ;
wire \my_regfile|Mux38~20_combout ;
wire \my_processor|data_operandB[25]~6_combout ;
wire \t_data_writeReg[24]~input_o ;
wire \mux4|out[24]~24_combout ;
wire \my_regfile|registers[27][24]~feeder_combout ;
wire \my_regfile|registers[27][24]~q ;
wire \my_regfile|registers[31][24]~q ;
wire \my_regfile|registers[23][24]~feeder_combout ;
wire \my_regfile|registers[23][24]~q ;
wire \my_regfile|registers[19][24]~q ;
wire \my_regfile|Mux39~7_combout ;
wire \my_regfile|Mux39~8_combout ;
wire \my_regfile|registers[20][24]~q ;
wire \my_regfile|registers[28][24]~q ;
wire \my_regfile|registers[24][24]~q ;
wire \my_regfile|registers[16][24]~q ;
wire \my_regfile|Mux39~4_combout ;
wire \my_regfile|Mux39~5_combout ;
wire \my_regfile|registers[22][24]~q ;
wire \my_regfile|registers[30][24]~q ;
wire \my_regfile|registers[18][24]~feeder_combout ;
wire \my_regfile|registers[18][24]~q ;
wire \my_regfile|registers[26][24]~q ;
wire \my_regfile|Mux39~2_combout ;
wire \my_regfile|Mux39~3_combout ;
wire \my_regfile|Mux39~6_combout ;
wire \my_regfile|registers[29][24]~q ;
wire \my_regfile|registers[25][24]~q ;
wire \my_regfile|registers[21][24]~q ;
wire \my_regfile|registers[17][24]~q ;
wire \my_regfile|Mux39~0_combout ;
wire \my_regfile|Mux39~1_combout ;
wire \my_regfile|Mux39~9_combout ;
wire \my_regfile|registers[11][24]~q ;
wire \my_regfile|registers[9][24]~q ;
wire \my_regfile|registers[8][24]~q ;
wire \my_regfile|registers[10][24]~q ;
wire \my_regfile|Mux39~10_combout ;
wire \my_regfile|Mux39~11_combout ;
wire \my_regfile|registers[15][24]~feeder_combout ;
wire \my_regfile|registers[15][24]~q ;
wire \my_regfile|registers[14][24]~q ;
wire \my_regfile|registers[13][24]~q ;
wire \my_regfile|registers[12][24]~q ;
wire \my_regfile|Mux39~17_combout ;
wire \my_regfile|Mux39~18_combout ;
wire \my_regfile|registers[6][24]~q ;
wire \my_regfile|registers[7][24]~q ;
wire \my_regfile|registers[5][24]~q ;
wire \my_regfile|registers[4][24]~q ;
wire \my_regfile|Mux39~12_combout ;
wire \my_regfile|Mux39~13_combout ;
wire \my_regfile|registers[2][24]~q ;
wire \my_regfile|registers[3][24]~q ;
wire \my_regfile|registers[1][24]~q ;
wire \my_regfile|Mux39~14_combout ;
wire \my_regfile|Mux39~15_combout ;
wire \my_regfile|Mux39~16_combout ;
wire \my_regfile|Mux39~19_combout ;
wire \my_regfile|Mux39~20_combout ;
wire \my_processor|data_operandB[24]~7_combout ;
wire \my_regfile|Mux7~0_combout ;
wire \my_regfile|Mux7~1_combout ;
wire \my_regfile|Mux7~2_combout ;
wire \my_regfile|Mux7~3_combout ;
wire \my_regfile|Mux7~4_combout ;
wire \my_regfile|Mux7~5_combout ;
wire \my_regfile|Mux7~6_combout ;
wire \my_regfile|Mux7~7_combout ;
wire \my_regfile|Mux7~8_combout ;
wire \my_regfile|Mux7~9_combout ;
wire \my_regfile|Mux7~14_combout ;
wire \my_regfile|Mux7~15_combout ;
wire \my_regfile|Mux7~12_combout ;
wire \my_regfile|Mux7~13_combout ;
wire \my_regfile|Mux7~16_combout ;
wire \my_regfile|Mux7~17_combout ;
wire \my_regfile|Mux7~18_combout ;
wire \my_regfile|Mux7~10_combout ;
wire \my_regfile|Mux7~11_combout ;
wire \my_regfile|Mux7~19_combout ;
wire \my_regfile|data_readRegA[24]~43_combout ;
wire \t_data_writeReg[23]~input_o ;
wire \mux4|out[23]~23_combout ;
wire \my_regfile|registers[7][23]~feeder_combout ;
wire \my_regfile|registers[7][23]~q ;
wire \my_regfile|registers[6][23]~q ;
wire \my_regfile|registers[4][23]~q ;
wire \my_regfile|registers[5][23]~q ;
wire \my_regfile|Mux8~10_combout ;
wire \my_regfile|Mux8~11_combout ;
wire \my_regfile|registers[14][23]~q ;
wire \my_regfile|registers[15][23]~feeder_combout ;
wire \my_regfile|registers[15][23]~q ;
wire \my_regfile|registers[12][23]~q ;
wire \my_regfile|registers[13][23]~feeder_combout ;
wire \my_regfile|registers[13][23]~q ;
wire \my_regfile|Mux8~17_combout ;
wire \my_regfile|Mux8~18_combout ;
wire \my_regfile|registers[2][23]~q ;
wire \my_regfile|registers[1][23]~q ;
wire \my_regfile|registers[3][23]~q ;
wire \my_regfile|Mux8~14_combout ;
wire \my_regfile|Mux8~15_combout ;
wire \my_regfile|registers[8][23]~q ;
wire \my_regfile|registers[10][23]~q ;
wire \my_regfile|Mux8~12_combout ;
wire \my_regfile|registers[11][23]~q ;
wire \my_regfile|registers[9][23]~q ;
wire \my_regfile|Mux8~13_combout ;
wire \my_regfile|Mux8~16_combout ;
wire \my_regfile|Mux8~19_combout ;
wire \my_regfile|registers[19][23]~q ;
wire \my_regfile|registers[27][23]~q ;
wire \my_regfile|Mux8~7_combout ;
wire \my_regfile|registers[31][23]~q ;
wire \my_regfile|registers[23][23]~q ;
wire \my_regfile|Mux8~8_combout ;
wire \my_regfile|registers[21][23]~feeder_combout ;
wire \my_regfile|registers[21][23]~q ;
wire \my_regfile|registers[29][23]~q ;
wire \my_regfile|registers[17][23]~q ;
wire \my_regfile|registers[25][23]~q ;
wire \my_regfile|Mux8~0_combout ;
wire \my_regfile|Mux8~1_combout ;
wire \my_regfile|registers[30][23]~q ;
wire \my_regfile|registers[26][23]~q ;
wire \my_regfile|registers[18][23]~q ;
wire \my_regfile|registers[22][23]~q ;
wire \my_regfile|Mux8~2_combout ;
wire \my_regfile|Mux8~3_combout ;
wire \my_regfile|registers[16][23]~q ;
wire \my_regfile|registers[20][23]~q ;
wire \my_regfile|Mux8~4_combout ;
wire \my_regfile|registers[24][23]~q ;
wire \my_regfile|registers[28][23]~q ;
wire \my_regfile|Mux8~5_combout ;
wire \my_regfile|Mux8~6_combout ;
wire \my_regfile|Mux8~9_combout ;
wire \my_regfile|data_readRegA[23]~44_combout ;
wire \my_regfile|Mux40~17_combout ;
wire \my_regfile|Mux40~18_combout ;
wire \my_regfile|Mux40~10_combout ;
wire \my_regfile|Mux40~11_combout ;
wire \my_regfile|Mux40~14_combout ;
wire \my_regfile|Mux40~15_combout ;
wire \my_regfile|Mux40~12_combout ;
wire \my_regfile|Mux40~13_combout ;
wire \my_regfile|Mux40~16_combout ;
wire \my_regfile|Mux40~19_combout ;
wire \my_regfile|Mux40~7_combout ;
wire \my_regfile|Mux40~8_combout ;
wire \my_regfile|Mux40~0_combout ;
wire \my_regfile|Mux40~1_combout ;
wire \my_regfile|Mux40~4_combout ;
wire \my_regfile|Mux40~5_combout ;
wire \my_regfile|Mux40~2_combout ;
wire \my_regfile|Mux40~3_combout ;
wire \my_regfile|Mux40~6_combout ;
wire \my_regfile|Mux40~9_combout ;
wire \my_regfile|Mux40~20_combout ;
wire \my_processor|data_operandB[23]~8_combout ;
wire \t_data_writeReg[22]~input_o ;
wire \mux4|out[22]~22_combout ;
wire \my_regfile|registers[11][22]~q ;
wire \my_regfile|registers[9][22]~q ;
wire \my_regfile|registers[10][22]~q ;
wire \my_regfile|registers[8][22]~q ;
wire \my_regfile|Mux41~10_combout ;
wire \my_regfile|Mux41~11_combout ;
wire \my_regfile|registers[6][22]~feeder_combout ;
wire \my_regfile|registers[6][22]~q ;
wire \my_regfile|registers[7][22]~q ;
wire \my_regfile|registers[5][22]~feeder_combout ;
wire \my_regfile|registers[5][22]~q ;
wire \my_regfile|registers[4][22]~q ;
wire \my_regfile|Mux41~12_combout ;
wire \my_regfile|Mux41~13_combout ;
wire \my_regfile|registers[2][22]~q ;
wire \my_regfile|registers[3][22]~q ;
wire \my_regfile|registers[1][22]~q ;
wire \my_regfile|Mux41~14_combout ;
wire \my_regfile|Mux41~15_combout ;
wire \my_regfile|Mux41~16_combout ;
wire \my_regfile|registers[15][22]~q ;
wire \my_regfile|registers[14][22]~q ;
wire \my_regfile|registers[13][22]~q ;
wire \my_regfile|registers[12][22]~q ;
wire \my_regfile|Mux41~17_combout ;
wire \my_regfile|Mux41~18_combout ;
wire \my_regfile|Mux41~19_combout ;
wire \my_regfile|registers[29][22]~q ;
wire \my_regfile|registers[25][22]~q ;
wire \my_regfile|registers[21][22]~q ;
wire \my_regfile|registers[17][22]~q ;
wire \my_regfile|Mux41~0_combout ;
wire \my_regfile|Mux41~1_combout ;
wire \my_regfile|registers[27][22]~q ;
wire \my_regfile|registers[31][22]~q ;
wire \my_regfile|registers[23][22]~q ;
wire \my_regfile|registers[19][22]~q ;
wire \my_regfile|Mux41~7_combout ;
wire \my_regfile|Mux41~8_combout ;
wire \my_regfile|registers[22][22]~q ;
wire \my_regfile|registers[30][22]~q ;
wire \my_regfile|registers[26][22]~q ;
wire \my_regfile|registers[18][22]~q ;
wire \my_regfile|Mux41~2_combout ;
wire \my_regfile|Mux41~3_combout ;
wire \my_regfile|registers[20][22]~q ;
wire \my_regfile|registers[28][22]~q ;
wire \my_regfile|registers[24][22]~q ;
wire \my_regfile|registers[16][22]~q ;
wire \my_regfile|Mux41~4_combout ;
wire \my_regfile|Mux41~5_combout ;
wire \my_regfile|Mux41~6_combout ;
wire \my_regfile|Mux41~9_combout ;
wire \my_regfile|Mux41~20_combout ;
wire \my_processor|data_operandB[22]~9_combout ;
wire \my_regfile|Mux9~7_combout ;
wire \my_regfile|Mux9~8_combout ;
wire \my_regfile|Mux9~2_combout ;
wire \my_regfile|Mux9~3_combout ;
wire \my_regfile|Mux9~4_combout ;
wire \my_regfile|Mux9~5_combout ;
wire \my_regfile|Mux9~6_combout ;
wire \my_regfile|Mux9~0_combout ;
wire \my_regfile|Mux9~1_combout ;
wire \my_regfile|Mux9~9_combout ;
wire \my_regfile|Mux9~17_combout ;
wire \my_regfile|Mux9~18_combout ;
wire \my_regfile|Mux9~10_combout ;
wire \my_regfile|Mux9~11_combout ;
wire \my_regfile|Mux9~12_combout ;
wire \my_regfile|Mux9~13_combout ;
wire \my_regfile|Mux9~14_combout ;
wire \my_regfile|Mux9~15_combout ;
wire \my_regfile|Mux9~16_combout ;
wire \my_regfile|Mux9~19_combout ;
wire \my_regfile|data_readRegA[22]~45_combout ;
wire \t_data_writeReg[21]~input_o ;
wire \mux4|out[21]~21_combout ;
wire \my_regfile|registers[18][21]~q ;
wire \my_regfile|registers[22][21]~q ;
wire \my_regfile|Mux10~2_combout ;
wire \my_regfile|registers[30][21]~q ;
wire \my_regfile|registers[26][21]~q ;
wire \my_regfile|Mux10~3_combout ;
wire \my_regfile|registers[28][21]~q ;
wire \my_regfile|registers[24][21]~q ;
wire \my_regfile|registers[20][21]~q ;
wire \my_regfile|registers[16][21]~q ;
wire \my_regfile|Mux10~4_combout ;
wire \my_regfile|Mux10~5_combout ;
wire \my_regfile|Mux10~6_combout ;
wire \my_regfile|registers[31][21]~q ;
wire \my_regfile|registers[23][21]~q ;
wire \my_regfile|registers[19][21]~q ;
wire \my_regfile|registers[27][21]~q ;
wire \my_regfile|Mux10~7_combout ;
wire \my_regfile|Mux10~8_combout ;
wire \my_regfile|registers[17][21]~q ;
wire \my_regfile|registers[25][21]~q ;
wire \my_regfile|Mux10~0_combout ;
wire \my_regfile|registers[21][21]~q ;
wire \my_regfile|registers[29][21]~q ;
wire \my_regfile|Mux10~1_combout ;
wire \my_regfile|Mux10~9_combout ;
wire \my_regfile|registers[6][21]~q ;
wire \my_regfile|registers[7][21]~feeder_combout ;
wire \my_regfile|registers[7][21]~q ;
wire \my_regfile|registers[4][21]~feeder_combout ;
wire \my_regfile|registers[4][21]~q ;
wire \my_regfile|registers[5][21]~q ;
wire \my_regfile|Mux10~10_combout ;
wire \my_regfile|Mux10~11_combout ;
wire \my_regfile|registers[15][21]~q ;
wire \my_regfile|registers[14][21]~q ;
wire \my_regfile|registers[12][21]~q ;
wire \my_regfile|registers[13][21]~q ;
wire \my_regfile|Mux10~17_combout ;
wire \my_regfile|Mux10~18_combout ;
wire \my_regfile|registers[2][21]~q ;
wire \my_regfile|registers[1][21]~q ;
wire \my_regfile|registers[3][21]~q ;
wire \my_regfile|Mux10~14_combout ;
wire \my_regfile|Mux10~15_combout ;
wire \my_regfile|registers[11][21]~q ;
wire \my_regfile|registers[8][21]~feeder_combout ;
wire \my_regfile|registers[8][21]~q ;
wire \my_regfile|registers[10][21]~q ;
wire \my_regfile|Mux10~12_combout ;
wire \my_regfile|registers[9][21]~q ;
wire \my_regfile|Mux10~13_combout ;
wire \my_regfile|Mux10~16_combout ;
wire \my_regfile|Mux10~19_combout ;
wire \my_regfile|data_readRegA[21]~46_combout ;
wire \my_regfile|Mux42~7_combout ;
wire \my_regfile|Mux42~8_combout ;
wire \my_regfile|Mux42~0_combout ;
wire \my_regfile|Mux42~1_combout ;
wire \my_regfile|Mux42~4_combout ;
wire \my_regfile|Mux42~5_combout ;
wire \my_regfile|Mux42~2_combout ;
wire \my_regfile|Mux42~3_combout ;
wire \my_regfile|Mux42~6_combout ;
wire \my_regfile|Mux42~9_combout ;
wire \my_regfile|Mux42~10_combout ;
wire \my_regfile|Mux42~11_combout ;
wire \my_regfile|Mux42~17_combout ;
wire \my_regfile|Mux42~18_combout ;
wire \my_regfile|Mux42~14_combout ;
wire \my_regfile|Mux42~15_combout ;
wire \my_regfile|Mux42~12_combout ;
wire \my_regfile|Mux42~13_combout ;
wire \my_regfile|Mux42~16_combout ;
wire \my_regfile|Mux42~19_combout ;
wire \my_regfile|Mux42~20_combout ;
wire \my_processor|data_operandB[21]~10_combout ;
wire \t_data_writeReg[20]~input_o ;
wire \mux4|out[20]~20_combout ;
wire \my_regfile|registers[19][20]~q ;
wire \my_regfile|registers[23][20]~q ;
wire \my_regfile|Mux11~7_combout ;
wire \my_regfile|registers[27][20]~q ;
wire \my_regfile|registers[31][20]~q ;
wire \my_regfile|Mux11~8_combout ;
wire \my_regfile|registers[28][20]~q ;
wire \my_regfile|registers[20][20]~q ;
wire \my_regfile|registers[16][20]~q ;
wire \my_regfile|registers[24][20]~q ;
wire \my_regfile|Mux11~4_combout ;
wire \my_regfile|Mux11~5_combout ;
wire \my_regfile|registers[30][20]~q ;
wire \my_regfile|registers[22][20]~q ;
wire \my_regfile|registers[18][20]~q ;
wire \my_regfile|registers[26][20]~q ;
wire \my_regfile|Mux11~2_combout ;
wire \my_regfile|Mux11~3_combout ;
wire \my_regfile|Mux11~6_combout ;
wire \my_regfile|registers[25][20]~q ;
wire \my_regfile|registers[29][20]~q ;
wire \my_regfile|registers[17][20]~q ;
wire \my_regfile|registers[21][20]~q ;
wire \my_regfile|Mux11~0_combout ;
wire \my_regfile|Mux11~1_combout ;
wire \my_regfile|Mux11~9_combout ;
wire \my_regfile|registers[9][20]~q ;
wire \my_regfile|registers[11][20]~feeder_combout ;
wire \my_regfile|registers[11][20]~q ;
wire \my_regfile|registers[8][20]~q ;
wire \my_regfile|registers[10][20]~q ;
wire \my_regfile|Mux11~10_combout ;
wire \my_regfile|Mux11~11_combout ;
wire \my_regfile|registers[14][20]~q ;
wire \my_regfile|registers[15][20]~q ;
wire \my_regfile|registers[12][20]~q ;
wire \my_regfile|registers[13][20]~q ;
wire \my_regfile|Mux11~17_combout ;
wire \my_regfile|Mux11~18_combout ;
wire \my_regfile|registers[7][20]~q ;
wire \my_regfile|registers[6][20]~q ;
wire \my_regfile|registers[4][20]~q ;
wire \my_regfile|registers[5][20]~q ;
wire \my_regfile|Mux11~12_combout ;
wire \my_regfile|Mux11~13_combout ;
wire \my_regfile|registers[2][20]~q ;
wire \my_regfile|registers[1][20]~q ;
wire \my_regfile|registers[3][20]~q ;
wire \my_regfile|Mux11~14_combout ;
wire \my_regfile|Mux11~15_combout ;
wire \my_regfile|Mux11~16_combout ;
wire \my_regfile|Mux11~19_combout ;
wire \my_regfile|data_readRegA[20]~47_combout ;
wire \my_regfile|Mux43~12_combout ;
wire \my_regfile|Mux43~13_combout ;
wire \my_regfile|Mux43~14_combout ;
wire \my_regfile|Mux43~15_combout ;
wire \my_regfile|Mux43~16_combout ;
wire \my_regfile|Mux43~10_combout ;
wire \my_regfile|Mux43~11_combout ;
wire \my_regfile|Mux43~17_combout ;
wire \my_regfile|Mux43~18_combout ;
wire \my_regfile|Mux43~19_combout ;
wire \my_regfile|Mux43~0_combout ;
wire \my_regfile|Mux43~1_combout ;
wire \my_regfile|Mux43~7_combout ;
wire \my_regfile|Mux43~8_combout ;
wire \my_regfile|Mux43~2_combout ;
wire \my_regfile|Mux43~3_combout ;
wire \my_regfile|Mux43~4_combout ;
wire \my_regfile|Mux43~5_combout ;
wire \my_regfile|Mux43~6_combout ;
wire \my_regfile|Mux43~9_combout ;
wire \my_regfile|Mux43~20_combout ;
wire \my_processor|data_operandB[20]~11_combout ;
wire \t_data_writeReg[19]~input_o ;
wire \mux4|out[19]~19_combout ;
wire \my_regfile|registers[15][19]~q ;
wire \my_regfile|registers[14][19]~q ;
wire \my_regfile|registers[13][19]~feeder_combout ;
wire \my_regfile|registers[13][19]~q ;
wire \my_regfile|registers[12][19]~q ;
wire \my_regfile|Mux44~17_combout ;
wire \my_regfile|Mux44~18_combout ;
wire \my_regfile|registers[7][19]~q ;
wire \my_regfile|registers[6][19]~q ;
wire \my_regfile|registers[5][19]~feeder_combout ;
wire \my_regfile|registers[5][19]~q ;
wire \my_regfile|registers[4][19]~q ;
wire \my_regfile|Mux44~10_combout ;
wire \my_regfile|Mux44~11_combout ;
wire \my_regfile|registers[2][19]~q ;
wire \my_regfile|registers[3][19]~q ;
wire \my_regfile|registers[1][19]~q ;
wire \my_regfile|Mux44~14_combout ;
wire \my_regfile|Mux44~15_combout ;
wire \my_regfile|registers[9][19]~q ;
wire \my_regfile|registers[11][19]~q ;
wire \my_regfile|registers[8][19]~q ;
wire \my_regfile|registers[10][19]~q ;
wire \my_regfile|Mux44~12_combout ;
wire \my_regfile|Mux44~13_combout ;
wire \my_regfile|Mux44~16_combout ;
wire \my_regfile|Mux44~19_combout ;
wire \my_regfile|registers[29][19]~q ;
wire \my_regfile|registers[25][19]~q ;
wire \my_regfile|registers[17][19]~q ;
wire \my_regfile|Mux44~0_combout ;
wire \my_regfile|registers[21][19]~q ;
wire \my_regfile|Mux44~1_combout ;
wire \my_regfile|registers[23][19]~q ;
wire \my_regfile|registers[31][19]~q ;
wire \my_regfile|registers[27][19]~q ;
wire \my_regfile|registers[19][19]~q ;
wire \my_regfile|Mux44~7_combout ;
wire \my_regfile|Mux44~8_combout ;
wire \my_regfile|registers[26][19]~q ;
wire \my_regfile|registers[30][19]~q ;
wire \my_regfile|registers[22][19]~q ;
wire \my_regfile|registers[18][19]~q ;
wire \my_regfile|Mux44~2_combout ;
wire \my_regfile|Mux44~3_combout ;
wire \my_regfile|registers[24][19]~q ;
wire \my_regfile|registers[28][19]~q ;
wire \my_regfile|registers[20][19]~q ;
wire \my_regfile|registers[16][19]~q ;
wire \my_regfile|Mux44~4_combout ;
wire \my_regfile|Mux44~5_combout ;
wire \my_regfile|Mux44~6_combout ;
wire \my_regfile|Mux44~9_combout ;
wire \my_regfile|Mux44~20_combout ;
wire \my_processor|data_operandB[19]~12_combout ;
wire \my_regfile|Mux12~0_combout ;
wire \my_regfile|Mux12~1_combout ;
wire \my_regfile|Mux12~7_combout ;
wire \my_regfile|Mux12~8_combout ;
wire \my_regfile|Mux12~2_combout ;
wire \my_regfile|Mux12~3_combout ;
wire \my_regfile|Mux12~4_combout ;
wire \my_regfile|Mux12~5_combout ;
wire \my_regfile|Mux12~6_combout ;
wire \my_regfile|Mux12~9_combout ;
wire \my_regfile|Mux12~17_combout ;
wire \my_regfile|Mux12~18_combout ;
wire \my_regfile|Mux12~10_combout ;
wire \my_regfile|Mux12~11_combout ;
wire \my_regfile|Mux12~14_combout ;
wire \my_regfile|Mux12~15_combout ;
wire \my_regfile|Mux12~12_combout ;
wire \my_regfile|Mux12~13_combout ;
wire \my_regfile|Mux12~16_combout ;
wire \my_regfile|Mux12~19_combout ;
wire \my_regfile|data_readRegA[19]~48_combout ;
wire \t_data_writeReg[18]~input_o ;
wire \mux4|out[18]~18_combout ;
wire \my_regfile|registers[27][18]~feeder_combout ;
wire \my_regfile|registers[27][18]~q ;
wire \my_regfile|registers[23][18]~feeder_combout ;
wire \my_regfile|registers[23][18]~q ;
wire \my_regfile|registers[19][18]~q ;
wire \my_regfile|Mux45~7_combout ;
wire \my_regfile|registers[31][18]~q ;
wire \my_regfile|Mux45~8_combout ;
wire \my_regfile|registers[29][18]~q ;
wire \my_regfile|registers[21][18]~q ;
wire \my_regfile|registers[17][18]~q ;
wire \my_regfile|Mux45~0_combout ;
wire \my_regfile|registers[25][18]~q ;
wire \my_regfile|Mux45~1_combout ;
wire \my_regfile|registers[22][18]~q ;
wire \my_regfile|registers[30][18]~q ;
wire \my_regfile|registers[26][18]~feeder_combout ;
wire \my_regfile|registers[26][18]~q ;
wire \my_regfile|registers[18][18]~q ;
wire \my_regfile|Mux45~2_combout ;
wire \my_regfile|Mux45~3_combout ;
wire \my_regfile|registers[20][18]~q ;
wire \my_regfile|registers[28][18]~q ;
wire \my_regfile|registers[24][18]~q ;
wire \my_regfile|registers[16][18]~q ;
wire \my_regfile|Mux45~4_combout ;
wire \my_regfile|Mux45~5_combout ;
wire \my_regfile|Mux45~6_combout ;
wire \my_regfile|Mux45~9_combout ;
wire \my_regfile|registers[11][18]~q ;
wire \my_regfile|registers[9][18]~q ;
wire \my_regfile|registers[10][18]~q ;
wire \my_regfile|registers[8][18]~q ;
wire \my_regfile|Mux45~10_combout ;
wire \my_regfile|Mux45~11_combout ;
wire \my_regfile|registers[2][18]~q ;
wire \my_regfile|registers[3][18]~q ;
wire \my_regfile|registers[1][18]~q ;
wire \my_regfile|Mux45~14_combout ;
wire \my_regfile|Mux45~15_combout ;
wire \my_regfile|registers[6][18]~q ;
wire \my_regfile|registers[7][18]~q ;
wire \my_regfile|registers[5][18]~q ;
wire \my_regfile|registers[4][18]~q ;
wire \my_regfile|Mux45~12_combout ;
wire \my_regfile|Mux45~13_combout ;
wire \my_regfile|Mux45~16_combout ;
wire \my_regfile|registers[15][18]~q ;
wire \my_regfile|registers[14][18]~q ;
wire \my_regfile|registers[13][18]~q ;
wire \my_regfile|registers[12][18]~q ;
wire \my_regfile|Mux45~17_combout ;
wire \my_regfile|Mux45~18_combout ;
wire \my_regfile|Mux45~19_combout ;
wire \my_regfile|Mux45~20_combout ;
wire \my_processor|data_operandB[18]~13_combout ;
wire \my_regfile|Mux13~0_combout ;
wire \my_regfile|Mux13~1_combout ;
wire \my_regfile|Mux13~7_combout ;
wire \my_regfile|Mux13~8_combout ;
wire \my_regfile|Mux13~2_combout ;
wire \my_regfile|Mux13~3_combout ;
wire \my_regfile|Mux13~4_combout ;
wire \my_regfile|Mux13~5_combout ;
wire \my_regfile|Mux13~6_combout ;
wire \my_regfile|Mux13~9_combout ;
wire \my_regfile|Mux13~17_combout ;
wire \my_regfile|Mux13~18_combout ;
wire \my_regfile|Mux13~14_combout ;
wire \my_regfile|Mux13~15_combout ;
wire \my_regfile|Mux13~12_combout ;
wire \my_regfile|Mux13~13_combout ;
wire \my_regfile|Mux13~16_combout ;
wire \my_regfile|Mux13~10_combout ;
wire \my_regfile|Mux13~11_combout ;
wire \my_regfile|Mux13~19_combout ;
wire \my_regfile|data_readRegA[18]~49_combout ;
wire \t_data_writeReg[17]~input_o ;
wire \mux4|out[17]~17_combout ;
wire \my_regfile|registers[15][17]~q ;
wire \my_regfile|registers[14][17]~q ;
wire \my_regfile|registers[12][17]~q ;
wire \my_regfile|registers[13][17]~q ;
wire \my_regfile|Mux14~17_combout ;
wire \my_regfile|Mux14~18_combout ;
wire \my_regfile|registers[2][17]~q ;
wire \my_regfile|registers[1][17]~q ;
wire \my_regfile|registers[3][17]~q ;
wire \my_regfile|Mux14~14_combout ;
wire \my_regfile|Mux14~15_combout ;
wire \my_regfile|registers[9][17]~q ;
wire \my_regfile|registers[11][17]~q ;
wire \my_regfile|registers[8][17]~q ;
wire \my_regfile|registers[10][17]~q ;
wire \my_regfile|Mux14~12_combout ;
wire \my_regfile|Mux14~13_combout ;
wire \my_regfile|Mux14~16_combout ;
wire \my_regfile|registers[6][17]~q ;
wire \my_regfile|registers[7][17]~q ;
wire \my_regfile|registers[4][17]~q ;
wire \my_regfile|registers[5][17]~q ;
wire \my_regfile|Mux14~10_combout ;
wire \my_regfile|Mux14~11_combout ;
wire \my_regfile|Mux14~19_combout ;
wire \my_regfile|registers[17][17]~q ;
wire \my_regfile|registers[25][17]~q ;
wire \my_regfile|Mux14~0_combout ;
wire \my_regfile|registers[29][17]~q ;
wire \my_regfile|registers[21][17]~q ;
wire \my_regfile|Mux14~1_combout ;
wire \my_regfile|registers[30][17]~q ;
wire \my_regfile|registers[26][17]~q ;
wire \my_regfile|registers[18][17]~q ;
wire \my_regfile|registers[22][17]~q ;
wire \my_regfile|Mux14~2_combout ;
wire \my_regfile|Mux14~3_combout ;
wire \my_regfile|registers[28][17]~q ;
wire \my_regfile|registers[24][17]~q ;
wire \my_regfile|registers[16][17]~q ;
wire \my_regfile|registers[20][17]~q ;
wire \my_regfile|Mux14~4_combout ;
wire \my_regfile|Mux14~5_combout ;
wire \my_regfile|Mux14~6_combout ;
wire \my_regfile|registers[31][17]~q ;
wire \my_regfile|registers[23][17]~q ;
wire \my_regfile|registers[19][17]~q ;
wire \my_regfile|registers[27][17]~q ;
wire \my_regfile|Mux14~7_combout ;
wire \my_regfile|Mux14~8_combout ;
wire \my_regfile|Mux14~9_combout ;
wire \my_regfile|data_readRegA[17]~50_combout ;
wire \my_regfile|Mux46~7_combout ;
wire \my_regfile|Mux46~8_combout ;
wire \my_regfile|Mux46~0_combout ;
wire \my_regfile|Mux46~1_combout ;
wire \my_regfile|Mux46~4_combout ;
wire \my_regfile|Mux46~5_combout ;
wire \my_regfile|Mux46~2_combout ;
wire \my_regfile|Mux46~3_combout ;
wire \my_regfile|Mux46~6_combout ;
wire \my_regfile|Mux46~9_combout ;
wire \my_regfile|Mux46~17_combout ;
wire \my_regfile|Mux46~18_combout ;
wire \my_regfile|Mux46~10_combout ;
wire \my_regfile|Mux46~11_combout ;
wire \my_regfile|Mux46~14_combout ;
wire \my_regfile|Mux46~15_combout ;
wire \my_regfile|Mux46~12_combout ;
wire \my_regfile|Mux46~13_combout ;
wire \my_regfile|Mux46~16_combout ;
wire \my_regfile|Mux46~19_combout ;
wire \my_regfile|Mux46~20_combout ;
wire \my_processor|data_operandB[17]~14_combout ;
wire \t_data_writeReg[16]~input_o ;
wire \mux4|out[16]~16_combout ;
wire \my_regfile|registers[27][16]~q ;
wire \my_regfile|registers[31][16]~q ;
wire \my_regfile|registers[19][16]~q ;
wire \my_regfile|registers[23][16]~q ;
wire \my_regfile|Mux47~7_combout ;
wire \my_regfile|Mux47~8_combout ;
wire \my_regfile|registers[21][16]~q ;
wire \my_regfile|registers[17][16]~q ;
wire \my_regfile|Mux47~0_combout ;
wire \my_regfile|registers[29][16]~q ;
wire \my_regfile|registers[25][16]~q ;
wire \my_regfile|Mux47~1_combout ;
wire \my_regfile|registers[22][16]~q ;
wire \my_regfile|registers[30][16]~q ;
wire \my_regfile|registers[26][16]~q ;
wire \my_regfile|registers[18][16]~q ;
wire \my_regfile|Mux47~2_combout ;
wire \my_regfile|Mux47~3_combout ;
wire \my_regfile|registers[20][16]~q ;
wire \my_regfile|registers[28][16]~q ;
wire \my_regfile|registers[24][16]~q ;
wire \my_regfile|registers[16][16]~q ;
wire \my_regfile|Mux47~4_combout ;
wire \my_regfile|Mux47~5_combout ;
wire \my_regfile|Mux47~6_combout ;
wire \my_regfile|Mux47~9_combout ;
wire \my_regfile|registers[11][16]~feeder_combout ;
wire \my_regfile|registers[11][16]~q ;
wire \my_regfile|registers[9][16]~q ;
wire \my_regfile|registers[8][16]~feeder_combout ;
wire \my_regfile|registers[8][16]~q ;
wire \my_regfile|registers[10][16]~q ;
wire \my_regfile|Mux47~10_combout ;
wire \my_regfile|Mux47~11_combout ;
wire \my_regfile|registers[6][16]~q ;
wire \my_regfile|registers[7][16]~q ;
wire \my_regfile|registers[5][16]~q ;
wire \my_regfile|registers[4][16]~q ;
wire \my_regfile|Mux47~12_combout ;
wire \my_regfile|Mux47~13_combout ;
wire \my_regfile|registers[2][16]~q ;
wire \my_regfile|registers[3][16]~q ;
wire \my_regfile|registers[1][16]~q ;
wire \my_regfile|Mux47~14_combout ;
wire \my_regfile|Mux47~15_combout ;
wire \my_regfile|Mux47~16_combout ;
wire \my_regfile|registers[15][16]~q ;
wire \my_regfile|registers[14][16]~q ;
wire \my_regfile|registers[13][16]~feeder_combout ;
wire \my_regfile|registers[13][16]~q ;
wire \my_regfile|registers[12][16]~q ;
wire \my_regfile|Mux47~17_combout ;
wire \my_regfile|Mux47~18_combout ;
wire \my_regfile|Mux47~19_combout ;
wire \my_regfile|Mux47~20_combout ;
wire \my_processor|data_operandB[16]~15_combout ;
wire \my_regfile|Mux15~10_combout ;
wire \my_regfile|Mux15~11_combout ;
wire \my_regfile|Mux15~17_combout ;
wire \my_regfile|Mux15~18_combout ;
wire \my_regfile|Mux15~12_combout ;
wire \my_regfile|Mux15~13_combout ;
wire \my_regfile|Mux15~14_combout ;
wire \my_regfile|Mux15~15_combout ;
wire \my_regfile|Mux15~16_combout ;
wire \my_regfile|Mux15~19_combout ;
wire \my_regfile|Mux15~0_combout ;
wire \my_regfile|Mux15~1_combout ;
wire \my_regfile|Mux15~7_combout ;
wire \my_regfile|Mux15~8_combout ;
wire \my_regfile|Mux15~2_combout ;
wire \my_regfile|Mux15~3_combout ;
wire \my_regfile|Mux15~4_combout ;
wire \my_regfile|Mux15~5_combout ;
wire \my_regfile|Mux15~6_combout ;
wire \my_regfile|Mux15~9_combout ;
wire \my_regfile|data_readRegA[16]~51_combout ;
wire \t_data_writeReg[15]~input_o ;
wire \mux4|out[15]~15_combout ;
wire \my_regfile|registers[29][15]~q ;
wire \my_regfile|registers[21][15]~q ;
wire \my_regfile|registers[25][15]~feeder_combout ;
wire \my_regfile|registers[25][15]~q ;
wire \my_regfile|registers[17][15]~q ;
wire \my_regfile|Mux48~0_combout ;
wire \my_regfile|Mux48~1_combout ;
wire \my_regfile|registers[23][15]~q ;
wire \my_regfile|registers[31][15]~q ;
wire \my_regfile|registers[27][15]~q ;
wire \my_regfile|registers[19][15]~q ;
wire \my_regfile|Mux48~7_combout ;
wire \my_regfile|Mux48~8_combout ;
wire \my_regfile|registers[24][15]~q ;
wire \my_regfile|registers[28][15]~q ;
wire \my_regfile|registers[16][15]~q ;
wire \my_regfile|registers[20][15]~feeder_combout ;
wire \my_regfile|registers[20][15]~q ;
wire \my_regfile|Mux48~4_combout ;
wire \my_regfile|Mux48~5_combout ;
wire \my_regfile|registers[26][15]~q ;
wire \my_regfile|registers[30][15]~q ;
wire \my_regfile|registers[22][15]~q ;
wire \my_regfile|registers[18][15]~q ;
wire \my_regfile|Mux48~2_combout ;
wire \my_regfile|Mux48~3_combout ;
wire \my_regfile|Mux48~6_combout ;
wire \my_regfile|Mux48~9_combout ;
wire \my_regfile|registers[7][15]~feeder_combout ;
wire \my_regfile|registers[7][15]~q ;
wire \my_regfile|registers[6][15]~feeder_combout ;
wire \my_regfile|registers[6][15]~q ;
wire \my_regfile|registers[5][15]~feeder_combout ;
wire \my_regfile|registers[5][15]~q ;
wire \my_regfile|registers[4][15]~feeder_combout ;
wire \my_regfile|registers[4][15]~q ;
wire \my_regfile|Mux48~10_combout ;
wire \my_regfile|Mux48~11_combout ;
wire \my_regfile|registers[15][15]~q ;
wire \my_regfile|registers[14][15]~q ;
wire \my_regfile|registers[13][15]~q ;
wire \my_regfile|registers[12][15]~q ;
wire \my_regfile|Mux48~17_combout ;
wire \my_regfile|Mux48~18_combout ;
wire \my_regfile|registers[2][15]~q ;
wire \my_regfile|registers[3][15]~q ;
wire \my_regfile|registers[1][15]~q ;
wire \my_regfile|Mux48~14_combout ;
wire \my_regfile|Mux48~15_combout ;
wire \my_regfile|registers[11][15]~feeder_combout ;
wire \my_regfile|registers[11][15]~q ;
wire \my_regfile|registers[9][15]~q ;
wire \my_regfile|registers[10][15]~q ;
wire \my_regfile|registers[8][15]~q ;
wire \my_regfile|Mux48~12_combout ;
wire \my_regfile|Mux48~13_combout ;
wire \my_regfile|Mux48~16_combout ;
wire \my_regfile|Mux48~19_combout ;
wire \my_regfile|Mux48~20_combout ;
wire \my_processor|data_operandB[15]~16_combout ;
wire \my_regfile|Mux16~0_combout ;
wire \my_regfile|Mux16~1_combout ;
wire \my_regfile|Mux16~4_combout ;
wire \my_regfile|Mux16~5_combout ;
wire \my_regfile|Mux16~2_combout ;
wire \my_regfile|Mux16~3_combout ;
wire \my_regfile|Mux16~6_combout ;
wire \my_regfile|Mux16~7_combout ;
wire \my_regfile|Mux16~8_combout ;
wire \my_regfile|Mux16~9_combout ;
wire \my_regfile|Mux16~10_combout ;
wire \my_regfile|Mux16~11_combout ;
wire \my_regfile|Mux16~17_combout ;
wire \my_regfile|Mux16~18_combout ;
wire \my_regfile|Mux16~12_combout ;
wire \my_regfile|Mux16~13_combout ;
wire \my_regfile|Mux16~14_combout ;
wire \my_regfile|Mux16~15_combout ;
wire \my_regfile|Mux16~16_combout ;
wire \my_regfile|Mux16~19_combout ;
wire \my_regfile|data_readRegA[15]~52_combout ;
wire \t_data_writeReg[14]~input_o ;
wire \mux4|out[14]~14_combout ;
wire \my_regfile|registers[31][14]~q ;
wire \my_regfile|registers[27][14]~q ;
wire \my_regfile|registers[19][14]~q ;
wire \my_regfile|registers[23][14]~q ;
wire \my_regfile|Mux17~7_combout ;
wire \my_regfile|Mux17~8_combout ;
wire \my_regfile|registers[25][14]~q ;
wire \my_regfile|registers[29][14]~q ;
wire \my_regfile|registers[17][14]~feeder_combout ;
wire \my_regfile|registers[17][14]~q ;
wire \my_regfile|registers[21][14]~q ;
wire \my_regfile|Mux17~0_combout ;
wire \my_regfile|Mux17~1_combout ;
wire \my_regfile|registers[16][14]~q ;
wire \my_regfile|registers[24][14]~q ;
wire \my_regfile|Mux17~4_combout ;
wire \my_regfile|registers[28][14]~q ;
wire \my_regfile|registers[20][14]~q ;
wire \my_regfile|Mux17~5_combout ;
wire \my_regfile|registers[30][14]~q ;
wire \my_regfile|registers[22][14]~q ;
wire \my_regfile|registers[18][14]~feeder_combout ;
wire \my_regfile|registers[18][14]~q ;
wire \my_regfile|registers[26][14]~q ;
wire \my_regfile|Mux17~2_combout ;
wire \my_regfile|Mux17~3_combout ;
wire \my_regfile|Mux17~6_combout ;
wire \my_regfile|Mux17~9_combout ;
wire \my_regfile|registers[14][14]~q ;
wire \my_regfile|registers[15][14]~q ;
wire \my_regfile|registers[12][14]~q ;
wire \my_regfile|registers[13][14]~q ;
wire \my_regfile|Mux17~17_combout ;
wire \my_regfile|Mux17~18_combout ;
wire \my_regfile|registers[7][14]~q ;
wire \my_regfile|registers[6][14]~q ;
wire \my_regfile|registers[4][14]~q ;
wire \my_regfile|registers[5][14]~q ;
wire \my_regfile|Mux17~12_combout ;
wire \my_regfile|Mux17~13_combout ;
wire \my_regfile|registers[3][14]~q ;
wire \my_regfile|registers[1][14]~q ;
wire \my_regfile|Mux17~14_combout ;
wire \my_regfile|registers[2][14]~q ;
wire \my_regfile|Mux17~15_combout ;
wire \my_regfile|Mux17~16_combout ;
wire \my_regfile|registers[9][14]~q ;
wire \my_regfile|registers[11][14]~q ;
wire \my_regfile|registers[8][14]~q ;
wire \my_regfile|registers[10][14]~q ;
wire \my_regfile|Mux17~10_combout ;
wire \my_regfile|Mux17~11_combout ;
wire \my_regfile|Mux17~19_combout ;
wire \my_regfile|data_readRegA[14]~53_combout ;
wire \my_regfile|Mux49~0_combout ;
wire \my_regfile|Mux49~1_combout ;
wire \my_regfile|Mux49~7_combout ;
wire \my_regfile|Mux49~8_combout ;
wire \my_regfile|Mux49~2_combout ;
wire \my_regfile|Mux49~3_combout ;
wire \my_regfile|Mux49~4_combout ;
wire \my_regfile|Mux49~5_combout ;
wire \my_regfile|Mux49~6_combout ;
wire \my_regfile|Mux49~9_combout ;
wire \my_regfile|Mux49~10_combout ;
wire \my_regfile|Mux49~11_combout ;
wire \my_regfile|Mux49~17_combout ;
wire \my_regfile|Mux49~18_combout ;
wire \my_regfile|Mux49~12_combout ;
wire \my_regfile|Mux49~13_combout ;
wire \my_regfile|Mux49~14_combout ;
wire \my_regfile|Mux49~15_combout ;
wire \my_regfile|Mux49~16_combout ;
wire \my_regfile|Mux49~19_combout ;
wire \my_regfile|Mux49~20_combout ;
wire \my_processor|data_operandB[14]~17_combout ;
wire \t_data_writeReg[13]~input_o ;
wire \mux4|out[13]~13_combout ;
wire \my_regfile|registers[14][13]~q ;
wire \my_regfile|registers[15][13]~q ;
wire \my_regfile|registers[12][13]~q ;
wire \my_regfile|registers[13][13]~q ;
wire \my_regfile|Mux18~17_combout ;
wire \my_regfile|Mux18~18_combout ;
wire \my_regfile|registers[6][13]~q ;
wire \my_regfile|registers[7][13]~q ;
wire \my_regfile|registers[4][13]~feeder_combout ;
wire \my_regfile|registers[4][13]~q ;
wire \my_regfile|registers[5][13]~q ;
wire \my_regfile|Mux18~10_combout ;
wire \my_regfile|Mux18~11_combout ;
wire \my_regfile|registers[1][13]~q ;
wire \my_regfile|registers[3][13]~q ;
wire \my_regfile|Mux18~14_combout ;
wire \my_regfile|registers[2][13]~q ;
wire \my_regfile|Mux18~15_combout ;
wire \my_regfile|registers[11][13]~q ;
wire \my_regfile|registers[9][13]~q ;
wire \my_regfile|registers[8][13]~q ;
wire \my_regfile|registers[10][13]~q ;
wire \my_regfile|Mux18~12_combout ;
wire \my_regfile|Mux18~13_combout ;
wire \my_regfile|Mux18~16_combout ;
wire \my_regfile|Mux18~19_combout ;
wire \my_regfile|registers[21][13]~q ;
wire \my_regfile|registers[29][13]~q ;
wire \my_regfile|registers[17][13]~q ;
wire \my_regfile|registers[25][13]~q ;
wire \my_regfile|Mux18~0_combout ;
wire \my_regfile|Mux18~1_combout ;
wire \my_regfile|registers[31][13]~q ;
wire \my_regfile|registers[23][13]~q ;
wire \my_regfile|registers[19][13]~q ;
wire \my_regfile|registers[27][13]~q ;
wire \my_regfile|Mux18~7_combout ;
wire \my_regfile|Mux18~8_combout ;
wire \my_regfile|registers[28][13]~q ;
wire \my_regfile|registers[24][13]~q ;
wire \my_regfile|registers[16][13]~q ;
wire \my_regfile|registers[20][13]~q ;
wire \my_regfile|Mux18~4_combout ;
wire \my_regfile|Mux18~5_combout ;
wire \my_regfile|registers[30][13]~q ;
wire \my_regfile|registers[26][13]~q ;
wire \my_regfile|registers[18][13]~q ;
wire \my_regfile|registers[22][13]~q ;
wire \my_regfile|Mux18~2_combout ;
wire \my_regfile|Mux18~3_combout ;
wire \my_regfile|Mux18~6_combout ;
wire \my_regfile|Mux18~9_combout ;
wire \my_regfile|data_readRegA[13]~54_combout ;
wire \my_regfile|Mux50~10_combout ;
wire \my_regfile|Mux50~11_combout ;
wire \my_regfile|Mux50~12_combout ;
wire \my_regfile|Mux50~13_combout ;
wire \my_regfile|Mux50~14_combout ;
wire \my_regfile|Mux50~15_combout ;
wire \my_regfile|Mux50~16_combout ;
wire \my_regfile|Mux50~17_combout ;
wire \my_regfile|Mux50~18_combout ;
wire \my_regfile|Mux50~19_combout ;
wire \my_regfile|Mux50~0_combout ;
wire \my_regfile|Mux50~1_combout ;
wire \my_regfile|Mux50~7_combout ;
wire \my_regfile|Mux50~8_combout ;
wire \my_regfile|Mux50~4_combout ;
wire \my_regfile|Mux50~5_combout ;
wire \my_regfile|Mux50~2_combout ;
wire \my_regfile|Mux50~3_combout ;
wire \my_regfile|Mux50~6_combout ;
wire \my_regfile|Mux50~9_combout ;
wire \my_regfile|Mux50~20_combout ;
wire \my_processor|data_operandB[13]~18_combout ;
wire \t_data_writeReg[12]~input_o ;
wire \mux4|out[12]~12_combout ;
wire \my_regfile|registers[25][12]~feeder_combout ;
wire \my_regfile|registers[25][12]~q ;
wire \my_regfile|registers[29][12]~q ;
wire \my_regfile|registers[21][12]~q ;
wire \my_regfile|registers[17][12]~q ;
wire \my_regfile|Mux51~0_combout ;
wire \my_regfile|Mux51~1_combout ;
wire \my_regfile|registers[22][12]~q ;
wire \my_regfile|registers[30][12]~q ;
wire \my_regfile|registers[26][12]~q ;
wire \my_regfile|registers[18][12]~q ;
wire \my_regfile|Mux51~2_combout ;
wire \my_regfile|Mux51~3_combout ;
wire \my_regfile|registers[20][12]~feeder_combout ;
wire \my_regfile|registers[20][12]~q ;
wire \my_regfile|registers[16][12]~q ;
wire \my_regfile|registers[28][12]~q ;
wire \my_regfile|registers[24][12]~q ;
wire \my_regfile|Mux51~4_combout ;
wire \my_regfile|Mux51~5_combout ;
wire \my_regfile|Mux51~6_combout ;
wire \my_regfile|registers[27][12]~q ;
wire \my_regfile|registers[31][12]~q ;
wire \my_regfile|registers[23][12]~q ;
wire \my_regfile|registers[19][12]~q ;
wire \my_regfile|Mux51~7_combout ;
wire \my_regfile|Mux51~8_combout ;
wire \my_regfile|Mux51~9_combout ;
wire \my_regfile|registers[9][12]~q ;
wire \my_regfile|registers[11][12]~q ;
wire \my_regfile|registers[10][12]~q ;
wire \my_regfile|registers[8][12]~q ;
wire \my_regfile|Mux51~10_combout ;
wire \my_regfile|Mux51~11_combout ;
wire \my_regfile|registers[15][12]~q ;
wire \my_regfile|registers[14][12]~q ;
wire \my_regfile|registers[13][12]~q ;
wire \my_regfile|registers[12][12]~q ;
wire \my_regfile|Mux51~17_combout ;
wire \my_regfile|Mux51~18_combout ;
wire \my_regfile|registers[6][12]~feeder_combout ;
wire \my_regfile|registers[6][12]~q ;
wire \my_regfile|registers[7][12]~q ;
wire \my_regfile|registers[4][12]~q ;
wire \my_regfile|registers[5][12]~q ;
wire \my_regfile|Mux51~12_combout ;
wire \my_regfile|Mux51~13_combout ;
wire \my_regfile|registers[2][12]~q ;
wire \my_regfile|registers[3][12]~q ;
wire \my_regfile|registers[1][12]~q ;
wire \my_regfile|Mux51~14_combout ;
wire \my_regfile|Mux51~15_combout ;
wire \my_regfile|Mux51~16_combout ;
wire \my_regfile|Mux51~19_combout ;
wire \my_regfile|Mux51~20_combout ;
wire \my_processor|data_operandB[12]~19_combout ;
wire \my_regfile|Mux19~17_combout ;
wire \my_regfile|Mux19~18_combout ;
wire \my_regfile|Mux19~10_combout ;
wire \my_regfile|Mux19~11_combout ;
wire \my_regfile|Mux19~14_combout ;
wire \my_regfile|Mux19~15_combout ;
wire \my_regfile|Mux19~12_combout ;
wire \my_regfile|Mux19~13_combout ;
wire \my_regfile|Mux19~16_combout ;
wire \my_regfile|Mux19~19_combout ;
wire \my_regfile|Mux19~7_combout ;
wire \my_regfile|Mux19~8_combout ;
wire \my_regfile|Mux19~0_combout ;
wire \my_regfile|Mux19~1_combout ;
wire \my_regfile|Mux19~2_combout ;
wire \my_regfile|Mux19~3_combout ;
wire \my_regfile|Mux19~4_combout ;
wire \my_regfile|Mux19~5_combout ;
wire \my_regfile|Mux19~6_combout ;
wire \my_regfile|Mux19~9_combout ;
wire \my_regfile|data_readRegA[12]~55_combout ;
wire \t_data_writeReg[11]~input_o ;
wire \mux4|out[11]~11_combout ;
wire \my_regfile|registers[23][11]~feeder_combout ;
wire \my_regfile|registers[23][11]~q ;
wire \my_regfile|registers[31][11]~q ;
wire \my_regfile|registers[27][11]~q ;
wire \my_regfile|registers[19][11]~q ;
wire \my_regfile|Mux52~7_combout ;
wire \my_regfile|Mux52~8_combout ;
wire \my_regfile|registers[29][11]~q ;
wire \my_regfile|registers[21][11]~q ;
wire \my_regfile|registers[25][11]~q ;
wire \my_regfile|registers[17][11]~q ;
wire \my_regfile|Mux52~0_combout ;
wire \my_regfile|Mux52~1_combout ;
wire \my_regfile|registers[24][11]~q ;
wire \my_regfile|registers[28][11]~q ;
wire \my_regfile|registers[16][11]~q ;
wire \my_regfile|registers[20][11]~q ;
wire \my_regfile|Mux52~4_combout ;
wire \my_regfile|Mux52~5_combout ;
wire \my_regfile|registers[26][11]~q ;
wire \my_regfile|registers[30][11]~q ;
wire \my_regfile|registers[22][11]~q ;
wire \my_regfile|registers[18][11]~q ;
wire \my_regfile|Mux52~2_combout ;
wire \my_regfile|Mux52~3_combout ;
wire \my_regfile|Mux52~6_combout ;
wire \my_regfile|Mux52~9_combout ;
wire \my_regfile|registers[15][11]~q ;
wire \my_regfile|registers[14][11]~q ;
wire \my_regfile|registers[13][11]~q ;
wire \my_regfile|registers[12][11]~q ;
wire \my_regfile|Mux52~17_combout ;
wire \my_regfile|Mux52~18_combout ;
wire \my_regfile|registers[9][11]~q ;
wire \my_regfile|registers[11][11]~q ;
wire \my_regfile|registers[10][11]~q ;
wire \my_regfile|registers[8][11]~q ;
wire \my_regfile|Mux52~12_combout ;
wire \my_regfile|Mux52~13_combout ;
wire \my_regfile|registers[2][11]~q ;
wire \my_regfile|registers[3][11]~q ;
wire \my_regfile|registers[1][11]~q ;
wire \my_regfile|Mux52~14_combout ;
wire \my_regfile|Mux52~15_combout ;
wire \my_regfile|Mux52~16_combout ;
wire \my_regfile|registers[7][11]~q ;
wire \my_regfile|registers[6][11]~q ;
wire \my_regfile|registers[5][11]~q ;
wire \my_regfile|registers[4][11]~q ;
wire \my_regfile|Mux52~10_combout ;
wire \my_regfile|Mux52~11_combout ;
wire \my_regfile|Mux52~19_combout ;
wire \my_regfile|Mux52~20_combout ;
wire \my_processor|data_operandB[11]~20_combout ;
wire \my_regfile|Mux20~0_combout ;
wire \my_regfile|Mux20~1_combout ;
wire \my_regfile|Mux20~7_combout ;
wire \my_regfile|Mux20~8_combout ;
wire \my_regfile|Mux20~4_combout ;
wire \my_regfile|Mux20~5_combout ;
wire \my_regfile|Mux20~2_combout ;
wire \my_regfile|Mux20~3_combout ;
wire \my_regfile|Mux20~6_combout ;
wire \my_regfile|Mux20~9_combout ;
wire \my_regfile|Mux20~17_combout ;
wire \my_regfile|Mux20~18_combout ;
wire \my_regfile|Mux20~14_combout ;
wire \my_regfile|Mux20~15_combout ;
wire \my_regfile|Mux20~12_combout ;
wire \my_regfile|Mux20~13_combout ;
wire \my_regfile|Mux20~16_combout ;
wire \my_regfile|Mux20~10_combout ;
wire \my_regfile|Mux20~11_combout ;
wire \my_regfile|Mux20~19_combout ;
wire \my_regfile|data_readRegA[11]~56_combout ;
wire \t_data_writeReg[10]~input_o ;
wire \mux4|out[10]~10_combout ;
wire \my_regfile|registers[14][10]~q ;
wire \my_regfile|registers[15][10]~feeder_combout ;
wire \my_regfile|registers[15][10]~q ;
wire \my_regfile|registers[12][10]~q ;
wire \my_regfile|registers[13][10]~q ;
wire \my_regfile|Mux21~17_combout ;
wire \my_regfile|Mux21~18_combout ;
wire \my_regfile|registers[9][10]~q ;
wire \my_regfile|registers[11][10]~q ;
wire \my_regfile|registers[8][10]~q ;
wire \my_regfile|registers[10][10]~q ;
wire \my_regfile|Mux21~10_combout ;
wire \my_regfile|Mux21~11_combout ;
wire \my_regfile|registers[7][10]~q ;
wire \my_regfile|registers[6][10]~feeder_combout ;
wire \my_regfile|registers[6][10]~q ;
wire \my_regfile|registers[4][10]~q ;
wire \my_regfile|registers[5][10]~q ;
wire \my_regfile|Mux21~12_combout ;
wire \my_regfile|Mux21~13_combout ;
wire \my_regfile|registers[2][10]~q ;
wire \my_regfile|registers[1][10]~q ;
wire \my_regfile|registers[3][10]~q ;
wire \my_regfile|Mux21~14_combout ;
wire \my_regfile|Mux21~15_combout ;
wire \my_regfile|Mux21~16_combout ;
wire \my_regfile|Mux21~19_combout ;
wire \my_regfile|registers[29][10]~q ;
wire \my_regfile|registers[25][10]~q ;
wire \my_regfile|registers[17][10]~q ;
wire \my_regfile|registers[21][10]~q ;
wire \my_regfile|Mux21~0_combout ;
wire \my_regfile|Mux21~1_combout ;
wire \my_regfile|registers[28][10]~q ;
wire \my_regfile|registers[20][10]~q ;
wire \my_regfile|registers[16][10]~q ;
wire \my_regfile|registers[24][10]~q ;
wire \my_regfile|Mux21~4_combout ;
wire \my_regfile|Mux21~5_combout ;
wire \my_regfile|registers[30][10]~q ;
wire \my_regfile|registers[22][10]~q ;
wire \my_regfile|registers[26][10]~q ;
wire \my_regfile|registers[18][10]~q ;
wire \my_regfile|Mux21~2_combout ;
wire \my_regfile|Mux21~3_combout ;
wire \my_regfile|Mux21~6_combout ;
wire \my_regfile|registers[31][10]~q ;
wire \my_regfile|registers[27][10]~feeder_combout ;
wire \my_regfile|registers[27][10]~q ;
wire \my_regfile|registers[23][10]~feeder_combout ;
wire \my_regfile|registers[23][10]~q ;
wire \my_regfile|registers[19][10]~q ;
wire \my_regfile|Mux21~7_combout ;
wire \my_regfile|Mux21~8_combout ;
wire \my_regfile|Mux21~9_combout ;
wire \my_regfile|data_readRegA[10]~57_combout ;
wire \my_regfile|Mux53~10_combout ;
wire \my_regfile|Mux53~11_combout ;
wire \my_regfile|Mux53~14_combout ;
wire \my_regfile|Mux53~15_combout ;
wire \my_regfile|Mux53~12_combout ;
wire \my_regfile|Mux53~13_combout ;
wire \my_regfile|Mux53~16_combout ;
wire \my_regfile|Mux53~17_combout ;
wire \my_regfile|Mux53~18_combout ;
wire \my_regfile|Mux53~19_combout ;
wire \my_regfile|Mux53~0_combout ;
wire \my_regfile|Mux53~1_combout ;
wire \my_regfile|Mux53~2_combout ;
wire \my_regfile|Mux53~3_combout ;
wire \my_regfile|Mux53~4_combout ;
wire \my_regfile|Mux53~5_combout ;
wire \my_regfile|Mux53~6_combout ;
wire \my_regfile|Mux53~7_combout ;
wire \my_regfile|Mux53~8_combout ;
wire \my_regfile|Mux53~9_combout ;
wire \my_regfile|Mux53~20_combout ;
wire \my_processor|data_operandB[10]~21_combout ;
wire \t_data_writeReg[9]~input_o ;
wire \mux4|out[9]~9_combout ;
wire \my_regfile|registers[23][9]~q ;
wire \my_regfile|registers[31][9]~q ;
wire \my_regfile|registers[27][9]~q ;
wire \my_regfile|registers[19][9]~q ;
wire \my_regfile|Mux54~7_combout ;
wire \my_regfile|Mux54~8_combout ;
wire \my_regfile|registers[29][9]~q ;
wire \my_regfile|registers[25][9]~q ;
wire \my_regfile|registers[17][9]~q ;
wire \my_regfile|Mux54~0_combout ;
wire \my_regfile|registers[21][9]~feeder_combout ;
wire \my_regfile|registers[21][9]~q ;
wire \my_regfile|Mux54~1_combout ;
wire \my_regfile|registers[26][9]~q ;
wire \my_regfile|registers[30][9]~q ;
wire \my_regfile|registers[22][9]~q ;
wire \my_regfile|registers[18][9]~q ;
wire \my_regfile|Mux54~2_combout ;
wire \my_regfile|Mux54~3_combout ;
wire \my_regfile|registers[24][9]~q ;
wire \my_regfile|registers[28][9]~q ;
wire \my_regfile|registers[16][9]~q ;
wire \my_regfile|registers[20][9]~q ;
wire \my_regfile|Mux54~4_combout ;
wire \my_regfile|Mux54~5_combout ;
wire \my_regfile|Mux54~6_combout ;
wire \my_regfile|Mux54~9_combout ;
wire \my_regfile|registers[15][9]~q ;
wire \my_regfile|registers[14][9]~q ;
wire \my_regfile|registers[13][9]~feeder_combout ;
wire \my_regfile|registers[13][9]~q ;
wire \my_regfile|registers[12][9]~q ;
wire \my_regfile|Mux54~17_combout ;
wire \my_regfile|Mux54~18_combout ;
wire \my_regfile|registers[9][9]~q ;
wire \my_regfile|registers[11][9]~q ;
wire \my_regfile|registers[10][9]~q ;
wire \my_regfile|registers[8][9]~q ;
wire \my_regfile|Mux54~12_combout ;
wire \my_regfile|Mux54~13_combout ;
wire \my_regfile|registers[2][9]~q ;
wire \my_regfile|registers[1][9]~q ;
wire \my_regfile|registers[3][9]~q ;
wire \my_regfile|Mux54~14_combout ;
wire \my_regfile|Mux54~15_combout ;
wire \my_regfile|Mux54~16_combout ;
wire \my_regfile|registers[7][9]~feeder_combout ;
wire \my_regfile|registers[7][9]~q ;
wire \my_regfile|registers[6][9]~q ;
wire \my_regfile|registers[5][9]~q ;
wire \my_regfile|registers[4][9]~q ;
wire \my_regfile|Mux54~10_combout ;
wire \my_regfile|Mux54~11_combout ;
wire \my_regfile|Mux54~19_combout ;
wire \my_regfile|Mux54~20_combout ;
wire \my_processor|data_operandB[9]~22_combout ;
wire \my_regfile|Mux22~17_combout ;
wire \my_regfile|Mux22~18_combout ;
wire \my_regfile|Mux22~10_combout ;
wire \my_regfile|Mux22~11_combout ;
wire \my_regfile|Mux22~14_combout ;
wire \my_regfile|Mux22~15_combout ;
wire \my_regfile|Mux22~12_combout ;
wire \my_regfile|Mux22~13_combout ;
wire \my_regfile|Mux22~16_combout ;
wire \my_regfile|Mux22~19_combout ;
wire \my_regfile|Mux22~0_combout ;
wire \my_regfile|Mux22~1_combout ;
wire \my_regfile|Mux22~7_combout ;
wire \my_regfile|Mux22~8_combout ;
wire \my_regfile|Mux22~4_combout ;
wire \my_regfile|Mux22~5_combout ;
wire \my_regfile|Mux22~2_combout ;
wire \my_regfile|Mux22~3_combout ;
wire \my_regfile|Mux22~6_combout ;
wire \my_regfile|Mux22~9_combout ;
wire \my_regfile|data_readRegA[9]~58_combout ;
wire \t_data_writeReg[8]~input_o ;
wire \mux4|out[8]~8_combout ;
wire \my_regfile|registers[25][8]~q ;
wire \my_regfile|registers[21][8]~q ;
wire \my_regfile|registers[17][8]~q ;
wire \my_regfile|Mux23~0_combout ;
wire \my_regfile|registers[29][8]~q ;
wire \my_regfile|Mux23~1_combout ;
wire \my_regfile|registers[31][8]~q ;
wire \my_regfile|registers[19][8]~q ;
wire \my_regfile|registers[23][8]~q ;
wire \my_regfile|Mux23~7_combout ;
wire \my_regfile|registers[27][8]~q ;
wire \my_regfile|Mux23~8_combout ;
wire \my_regfile|registers[30][8]~q ;
wire \my_regfile|registers[18][8]~q ;
wire \my_regfile|registers[26][8]~q ;
wire \my_regfile|Mux23~2_combout ;
wire \my_regfile|registers[22][8]~q ;
wire \my_regfile|Mux23~3_combout ;
wire \my_regfile|registers[28][8]~q ;
wire \my_regfile|registers[20][8]~q ;
wire \my_regfile|registers[16][8]~q ;
wire \my_regfile|registers[24][8]~q ;
wire \my_regfile|Mux23~4_combout ;
wire \my_regfile|Mux23~5_combout ;
wire \my_regfile|Mux23~6_combout ;
wire \my_regfile|Mux23~9_combout ;
wire \my_regfile|registers[15][8]~q ;
wire \my_regfile|registers[14][8]~q ;
wire \my_regfile|registers[12][8]~q ;
wire \my_regfile|registers[13][8]~q ;
wire \my_regfile|Mux23~17_combout ;
wire \my_regfile|Mux23~18_combout ;
wire \my_regfile|registers[9][8]~q ;
wire \my_regfile|registers[11][8]~q ;
wire \my_regfile|registers[8][8]~q ;
wire \my_regfile|registers[10][8]~q ;
wire \my_regfile|Mux23~10_combout ;
wire \my_regfile|Mux23~11_combout ;
wire \my_regfile|registers[2][8]~q ;
wire \my_regfile|registers[1][8]~q ;
wire \my_regfile|registers[3][8]~q ;
wire \my_regfile|Mux23~14_combout ;
wire \my_regfile|Mux23~15_combout ;
wire \my_regfile|registers[7][8]~q ;
wire \my_regfile|registers[6][8]~q ;
wire \my_regfile|registers[4][8]~feeder_combout ;
wire \my_regfile|registers[4][8]~q ;
wire \my_regfile|registers[5][8]~q ;
wire \my_regfile|Mux23~12_combout ;
wire \my_regfile|Mux23~13_combout ;
wire \my_regfile|Mux23~16_combout ;
wire \my_regfile|Mux23~19_combout ;
wire \my_regfile|data_readRegA[8]~59_combout ;
wire \my_regfile|Mux55~0_combout ;
wire \my_regfile|Mux55~1_combout ;
wire \my_regfile|Mux55~2_combout ;
wire \my_regfile|Mux55~3_combout ;
wire \my_regfile|Mux55~4_combout ;
wire \my_regfile|Mux55~5_combout ;
wire \my_regfile|Mux55~6_combout ;
wire \my_regfile|Mux55~7_combout ;
wire \my_regfile|Mux55~8_combout ;
wire \my_regfile|Mux55~9_combout ;
wire \my_regfile|Mux55~10_combout ;
wire \my_regfile|Mux55~11_combout ;
wire \my_regfile|Mux55~17_combout ;
wire \my_regfile|Mux55~18_combout ;
wire \my_regfile|Mux55~14_combout ;
wire \my_regfile|Mux55~15_combout ;
wire \my_regfile|Mux55~12_combout ;
wire \my_regfile|Mux55~13_combout ;
wire \my_regfile|Mux55~16_combout ;
wire \my_regfile|Mux55~19_combout ;
wire \my_regfile|Mux55~20_combout ;
wire \my_processor|data_operandB[8]~23_combout ;
wire \t_data_writeReg[7]~input_o ;
wire \mux4|out[7]~7_combout ;
wire \my_regfile|registers[26][7]~q ;
wire \my_regfile|registers[30][7]~q ;
wire \my_regfile|registers[22][7]~q ;
wire \my_regfile|registers[18][7]~q ;
wire \my_regfile|Mux56~2_combout ;
wire \my_regfile|Mux56~3_combout ;
wire \my_regfile|registers[24][7]~q ;
wire \my_regfile|registers[28][7]~q ;
wire \my_regfile|registers[20][7]~q ;
wire \my_regfile|registers[16][7]~q ;
wire \my_regfile|Mux56~4_combout ;
wire \my_regfile|Mux56~5_combout ;
wire \my_regfile|Mux56~6_combout ;
wire \my_regfile|registers[25][7]~q ;
wire \my_regfile|registers[17][7]~q ;
wire \my_regfile|Mux56~0_combout ;
wire \my_regfile|registers[29][7]~q ;
wire \my_regfile|registers[21][7]~q ;
wire \my_regfile|Mux56~1_combout ;
wire \my_regfile|registers[23][7]~q ;
wire \my_regfile|registers[27][7]~q ;
wire \my_regfile|registers[19][7]~q ;
wire \my_regfile|Mux56~7_combout ;
wire \my_regfile|registers[31][7]~q ;
wire \my_regfile|Mux56~8_combout ;
wire \my_regfile|Mux56~9_combout ;
wire \my_regfile|registers[7][7]~feeder_combout ;
wire \my_regfile|registers[7][7]~q ;
wire \my_regfile|registers[6][7]~q ;
wire \my_regfile|registers[5][7]~feeder_combout ;
wire \my_regfile|registers[5][7]~q ;
wire \my_regfile|registers[4][7]~q ;
wire \my_regfile|Mux56~10_combout ;
wire \my_regfile|Mux56~11_combout ;
wire \my_regfile|registers[15][7]~q ;
wire \my_regfile|registers[14][7]~q ;
wire \my_regfile|registers[13][7]~q ;
wire \my_regfile|registers[12][7]~q ;
wire \my_regfile|Mux56~17_combout ;
wire \my_regfile|Mux56~18_combout ;
wire \my_regfile|registers[9][7]~q ;
wire \my_regfile|registers[11][7]~q ;
wire \my_regfile|registers[10][7]~q ;
wire \my_regfile|registers[8][7]~q ;
wire \my_regfile|Mux56~12_combout ;
wire \my_regfile|Mux56~13_combout ;
wire \my_regfile|registers[2][7]~q ;
wire \my_regfile|registers[3][7]~q ;
wire \my_regfile|registers[1][7]~q ;
wire \my_regfile|Mux56~14_combout ;
wire \my_regfile|Mux56~15_combout ;
wire \my_regfile|Mux56~16_combout ;
wire \my_regfile|Mux56~19_combout ;
wire \my_regfile|Mux56~20_combout ;
wire \my_processor|data_operandB[7]~24_combout ;
wire \my_regfile|Mux24~12_combout ;
wire \my_regfile|Mux24~13_combout ;
wire \my_regfile|Mux24~14_combout ;
wire \my_regfile|Mux24~15_combout ;
wire \my_regfile|Mux24~16_combout ;
wire \my_regfile|Mux24~10_combout ;
wire \my_regfile|Mux24~11_combout ;
wire \my_regfile|Mux24~17_combout ;
wire \my_regfile|Mux24~18_combout ;
wire \my_regfile|Mux24~19_combout ;
wire \my_regfile|Mux24~2_combout ;
wire \my_regfile|Mux24~3_combout ;
wire \my_regfile|Mux24~4_combout ;
wire \my_regfile|Mux24~5_combout ;
wire \my_regfile|Mux24~6_combout ;
wire \my_regfile|Mux24~0_combout ;
wire \my_regfile|Mux24~1_combout ;
wire \my_regfile|Mux24~7_combout ;
wire \my_regfile|Mux24~8_combout ;
wire \my_regfile|Mux24~9_combout ;
wire \my_regfile|data_readRegA[7]~60_combout ;
wire \t_data_writeReg[6]~input_o ;
wire \mux4|out[6]~6_combout ;
wire \my_regfile|registers[15][6]~q ;
wire \my_regfile|registers[14][6]~q ;
wire \my_regfile|registers[12][6]~q ;
wire \my_regfile|registers[13][6]~q ;
wire \my_regfile|Mux57~17_combout ;
wire \my_regfile|Mux57~18_combout ;
wire \my_regfile|registers[11][6]~q ;
wire \my_regfile|registers[9][6]~q ;
wire \my_regfile|registers[10][6]~q ;
wire \my_regfile|registers[8][6]~feeder_combout ;
wire \my_regfile|registers[8][6]~q ;
wire \my_regfile|Mux57~10_combout ;
wire \my_regfile|Mux57~11_combout ;
wire \my_regfile|registers[2][6]~feeder_combout ;
wire \my_regfile|registers[2][6]~q ;
wire \my_regfile|registers[3][6]~q ;
wire \my_regfile|registers[1][6]~q ;
wire \my_regfile|Mux57~14_combout ;
wire \my_regfile|Mux57~15_combout ;
wire \my_regfile|registers[6][6]~q ;
wire \my_regfile|registers[7][6]~q ;
wire \my_regfile|registers[5][6]~q ;
wire \my_regfile|registers[4][6]~q ;
wire \my_regfile|Mux57~12_combout ;
wire \my_regfile|Mux57~13_combout ;
wire \my_regfile|Mux57~16_combout ;
wire \my_regfile|Mux57~19_combout ;
wire \my_regfile|registers[29][6]~q ;
wire \my_regfile|registers[25][6]~q ;
wire \my_regfile|registers[21][6]~q ;
wire \my_regfile|registers[17][6]~q ;
wire \my_regfile|Mux57~0_combout ;
wire \my_regfile|Mux57~1_combout ;
wire \my_regfile|registers[27][6]~q ;
wire \my_regfile|registers[31][6]~q ;
wire \my_regfile|registers[23][6]~q ;
wire \my_regfile|registers[19][6]~q ;
wire \my_regfile|Mux57~7_combout ;
wire \my_regfile|Mux57~8_combout ;
wire \my_regfile|registers[20][6]~q ;
wire \my_regfile|registers[16][6]~q ;
wire \my_regfile|registers[24][6]~q ;
wire \my_regfile|registers[28][6]~q ;
wire \my_regfile|Mux57~4_combout ;
wire \my_regfile|Mux57~5_combout ;
wire \my_regfile|registers[22][6]~q ;
wire \my_regfile|registers[30][6]~q ;
wire \my_regfile|registers[26][6]~q ;
wire \my_regfile|registers[18][6]~q ;
wire \my_regfile|Mux57~2_combout ;
wire \my_regfile|Mux57~3_combout ;
wire \my_regfile|Mux57~6_combout ;
wire \my_regfile|Mux57~9_combout ;
wire \my_regfile|Mux57~20_combout ;
wire \my_processor|data_operandB[6]~25_combout ;
wire \my_regfile|Mux25~0_combout ;
wire \my_regfile|Mux25~1_combout ;
wire \my_regfile|Mux25~7_combout ;
wire \my_regfile|Mux25~8_combout ;
wire \my_regfile|Mux25~2_combout ;
wire \my_regfile|Mux25~3_combout ;
wire \my_regfile|Mux25~4_combout ;
wire \my_regfile|Mux25~5_combout ;
wire \my_regfile|Mux25~6_combout ;
wire \my_regfile|Mux25~9_combout ;
wire \my_regfile|Mux25~10_combout ;
wire \my_regfile|Mux25~11_combout ;
wire \my_regfile|Mux25~12_combout ;
wire \my_regfile|Mux25~13_combout ;
wire \my_regfile|Mux25~14_combout ;
wire \my_regfile|Mux25~15_combout ;
wire \my_regfile|Mux25~16_combout ;
wire \my_regfile|Mux25~17_combout ;
wire \my_regfile|Mux25~18_combout ;
wire \my_regfile|Mux25~19_combout ;
wire \my_regfile|data_readRegA[6]~61_combout ;
wire \t_data_writeReg[5]~input_o ;
wire \mux4|out[5]~5_combout ;
wire \my_regfile|registers[29][5]~q ;
wire \my_regfile|registers[21][5]~q ;
wire \my_regfile|registers[25][5]~q ;
wire \my_regfile|registers[17][5]~q ;
wire \my_regfile|Mux58~0_combout ;
wire \my_regfile|Mux58~1_combout ;
wire \my_regfile|registers[24][5]~q ;
wire \my_regfile|registers[28][5]~q ;
wire \my_regfile|registers[20][5]~q ;
wire \my_regfile|registers[16][5]~q ;
wire \my_regfile|Mux58~4_combout ;
wire \my_regfile|Mux58~5_combout ;
wire \my_regfile|registers[26][5]~q ;
wire \my_regfile|registers[30][5]~q ;
wire \my_regfile|registers[22][5]~q ;
wire \my_regfile|registers[18][5]~q ;
wire \my_regfile|Mux58~2_combout ;
wire \my_regfile|Mux58~3_combout ;
wire \my_regfile|Mux58~6_combout ;
wire \my_regfile|registers[23][5]~q ;
wire \my_regfile|registers[31][5]~q ;
wire \my_regfile|registers[27][5]~q ;
wire \my_regfile|registers[19][5]~q ;
wire \my_regfile|Mux58~7_combout ;
wire \my_regfile|Mux58~8_combout ;
wire \my_regfile|Mux58~9_combout ;
wire \my_regfile|registers[15][5]~q ;
wire \my_regfile|registers[14][5]~q ;
wire \my_regfile|registers[13][5]~feeder_combout ;
wire \my_regfile|registers[13][5]~q ;
wire \my_regfile|registers[12][5]~q ;
wire \my_regfile|Mux58~17_combout ;
wire \my_regfile|Mux58~18_combout ;
wire \my_regfile|registers[9][5]~feeder_combout ;
wire \my_regfile|registers[9][5]~q ;
wire \my_regfile|registers[11][5]~q ;
wire \my_regfile|registers[10][5]~q ;
wire \my_regfile|registers[8][5]~q ;
wire \my_regfile|Mux58~12_combout ;
wire \my_regfile|Mux58~13_combout ;
wire \my_regfile|registers[2][5]~feeder_combout ;
wire \my_regfile|registers[2][5]~q ;
wire \my_regfile|registers[3][5]~q ;
wire \my_regfile|registers[1][5]~q ;
wire \my_regfile|Mux58~14_combout ;
wire \my_regfile|Mux58~15_combout ;
wire \my_regfile|Mux58~16_combout ;
wire \my_regfile|registers[6][5]~q ;
wire \my_regfile|registers[7][5]~q ;
wire \my_regfile|registers[5][5]~q ;
wire \my_regfile|registers[4][5]~q ;
wire \my_regfile|Mux58~10_combout ;
wire \my_regfile|Mux58~11_combout ;
wire \my_regfile|Mux58~19_combout ;
wire \my_regfile|Mux58~20_combout ;
wire \my_processor|data_operandB[5]~26_combout ;
wire \my_regfile|Mux26~2_combout ;
wire \my_regfile|Mux26~3_combout ;
wire \my_regfile|Mux26~4_combout ;
wire \my_regfile|Mux26~5_combout ;
wire \my_regfile|Mux26~6_combout ;
wire \my_regfile|Mux26~0_combout ;
wire \my_regfile|Mux26~1_combout ;
wire \my_regfile|Mux26~7_combout ;
wire \my_regfile|Mux26~8_combout ;
wire \my_regfile|Mux26~9_combout ;
wire \my_regfile|Mux26~17_combout ;
wire \my_regfile|Mux26~18_combout ;
wire \my_regfile|Mux26~14_combout ;
wire \my_regfile|Mux26~15_combout ;
wire \my_regfile|Mux26~12_combout ;
wire \my_regfile|Mux26~13_combout ;
wire \my_regfile|Mux26~16_combout ;
wire \my_regfile|Mux26~10_combout ;
wire \my_regfile|Mux26~11_combout ;
wire \my_regfile|Mux26~19_combout ;
wire \my_regfile|data_readRegA[5]~62_combout ;
wire \t_data_writeReg[4]~input_o ;
wire \mux4|out[4]~4_combout ;
wire \my_regfile|registers[15][4]~q ;
wire \my_regfile|registers[13][4]~feeder_combout ;
wire \my_regfile|registers[13][4]~q ;
wire \my_regfile|registers[12][4]~q ;
wire \my_regfile|Mux59~17_combout ;
wire \my_regfile|registers[14][4]~q ;
wire \my_regfile|Mux59~18_combout ;
wire \my_regfile|registers[10][4]~q ;
wire \my_regfile|registers[8][4]~q ;
wire \my_regfile|Mux59~10_combout ;
wire \my_regfile|registers[11][4]~q ;
wire \my_regfile|registers[9][4]~q ;
wire \my_regfile|Mux59~11_combout ;
wire \my_regfile|registers[2][4]~q ;
wire \my_regfile|registers[3][4]~q ;
wire \my_regfile|registers[1][4]~q ;
wire \my_regfile|Mux59~14_combout ;
wire \my_regfile|Mux59~15_combout ;
wire \my_regfile|registers[6][4]~feeder_combout ;
wire \my_regfile|registers[6][4]~q ;
wire \my_regfile|registers[7][4]~q ;
wire \my_regfile|registers[5][4]~q ;
wire \my_regfile|registers[4][4]~q ;
wire \my_regfile|Mux59~12_combout ;
wire \my_regfile|Mux59~13_combout ;
wire \my_regfile|Mux59~16_combout ;
wire \my_regfile|Mux59~19_combout ;
wire \my_regfile|registers[21][4]~q ;
wire \my_regfile|registers[17][4]~q ;
wire \my_regfile|Mux59~0_combout ;
wire \my_regfile|registers[25][4]~q ;
wire \my_regfile|registers[29][4]~q ;
wire \my_regfile|Mux59~1_combout ;
wire \my_regfile|registers[27][4]~feeder_combout ;
wire \my_regfile|registers[27][4]~q ;
wire \my_regfile|registers[31][4]~q ;
wire \my_regfile|registers[23][4]~q ;
wire \my_regfile|registers[19][4]~q ;
wire \my_regfile|Mux59~7_combout ;
wire \my_regfile|Mux59~8_combout ;
wire \my_regfile|registers[20][4]~q ;
wire \my_regfile|registers[28][4]~q ;
wire \my_regfile|registers[24][4]~q ;
wire \my_regfile|registers[16][4]~q ;
wire \my_regfile|Mux59~4_combout ;
wire \my_regfile|Mux59~5_combout ;
wire \my_regfile|registers[18][4]~q ;
wire \my_regfile|registers[22][4]~q ;
wire \my_regfile|registers[30][4]~q ;
wire \my_regfile|registers[26][4]~feeder_combout ;
wire \my_regfile|registers[26][4]~q ;
wire \my_regfile|Mux59~2_combout ;
wire \my_regfile|Mux59~3_combout ;
wire \my_regfile|Mux59~6_combout ;
wire \my_regfile|Mux59~9_combout ;
wire \my_regfile|Mux59~20_combout ;
wire \my_processor|data_operandB[4]~27_combout ;
wire \my_regfile|Mux27~17_combout ;
wire \my_regfile|Mux27~18_combout ;
wire \my_regfile|Mux27~14_combout ;
wire \my_regfile|Mux27~15_combout ;
wire \my_regfile|Mux27~12_combout ;
wire \my_regfile|Mux27~13_combout ;
wire \my_regfile|Mux27~16_combout ;
wire \my_regfile|Mux27~10_combout ;
wire \my_regfile|Mux27~11_combout ;
wire \my_regfile|Mux27~19_combout ;
wire \my_regfile|Mux27~7_combout ;
wire \my_regfile|Mux27~8_combout ;
wire \my_regfile|Mux27~0_combout ;
wire \my_regfile|Mux27~1_combout ;
wire \my_regfile|Mux27~2_combout ;
wire \my_regfile|Mux27~3_combout ;
wire \my_regfile|Mux27~4_combout ;
wire \my_regfile|Mux27~5_combout ;
wire \my_regfile|Mux27~6_combout ;
wire \my_regfile|Mux27~9_combout ;
wire \my_regfile|data_readRegA[4]~63_combout ;
wire \t_data_writeReg[3]~input_o ;
wire \mux4|out[3]~3_combout ;
wire \my_regfile|registers[31][3]~q ;
wire \my_regfile|registers[23][3]~q ;
wire \my_regfile|registers[27][3]~q ;
wire \my_regfile|registers[19][3]~q ;
wire \my_regfile|Mux28~7_combout ;
wire \my_regfile|Mux28~8_combout ;
wire \my_regfile|registers[21][3]~q ;
wire \my_regfile|registers[17][3]~q ;
wire \my_regfile|registers[25][3]~q ;
wire \my_regfile|Mux28~0_combout ;
wire \my_regfile|registers[29][3]~q ;
wire \my_regfile|Mux28~1_combout ;
wire \my_regfile|registers[30][3]~q ;
wire \my_regfile|registers[26][3]~q ;
wire \my_regfile|registers[18][3]~q ;
wire \my_regfile|registers[22][3]~q ;
wire \my_regfile|Mux28~2_combout ;
wire \my_regfile|Mux28~3_combout ;
wire \my_regfile|registers[28][3]~q ;
wire \my_regfile|registers[24][3]~q ;
wire \my_regfile|registers[16][3]~q ;
wire \my_regfile|registers[20][3]~q ;
wire \my_regfile|Mux28~4_combout ;
wire \my_regfile|Mux28~5_combout ;
wire \my_regfile|Mux28~6_combout ;
wire \my_regfile|Mux28~9_combout ;
wire \my_regfile|registers[6][3]~q ;
wire \my_regfile|registers[7][3]~q ;
wire \my_regfile|registers[4][3]~q ;
wire \my_regfile|registers[5][3]~q ;
wire \my_regfile|Mux28~10_combout ;
wire \my_regfile|Mux28~11_combout ;
wire \my_regfile|registers[11][3]~q ;
wire \my_regfile|registers[9][3]~q ;
wire \my_regfile|registers[8][3]~q ;
wire \my_regfile|registers[10][3]~q ;
wire \my_regfile|Mux28~12_combout ;
wire \my_regfile|Mux28~13_combout ;
wire \my_regfile|registers[2][3]~q ;
wire \my_regfile|registers[1][3]~q ;
wire \my_regfile|registers[3][3]~q ;
wire \my_regfile|Mux28~14_combout ;
wire \my_regfile|Mux28~15_combout ;
wire \my_regfile|Mux28~16_combout ;
wire \my_regfile|registers[15][3]~q ;
wire \my_regfile|registers[14][3]~q ;
wire \my_regfile|registers[12][3]~q ;
wire \my_regfile|registers[13][3]~q ;
wire \my_regfile|Mux28~17_combout ;
wire \my_regfile|Mux28~18_combout ;
wire \my_regfile|Mux28~19_combout ;
wire \my_regfile|data_readRegA[3]~64_combout ;
wire \my_regfile|Mux60~12_combout ;
wire \my_regfile|Mux60~13_combout ;
wire \my_regfile|Mux60~14_combout ;
wire \my_regfile|Mux60~15_combout ;
wire \my_regfile|Mux60~16_combout ;
wire \my_regfile|Mux60~17_combout ;
wire \my_regfile|Mux60~18_combout ;
wire \my_regfile|Mux60~10_combout ;
wire \my_regfile|Mux60~11_combout ;
wire \my_regfile|Mux60~19_combout ;
wire \my_regfile|Mux60~0_combout ;
wire \my_regfile|Mux60~1_combout ;
wire \my_regfile|Mux60~7_combout ;
wire \my_regfile|Mux60~8_combout ;
wire \my_regfile|Mux60~4_combout ;
wire \my_regfile|Mux60~5_combout ;
wire \my_regfile|Mux60~2_combout ;
wire \my_regfile|Mux60~3_combout ;
wire \my_regfile|Mux60~6_combout ;
wire \my_regfile|Mux60~9_combout ;
wire \my_regfile|Mux60~20_combout ;
wire \my_processor|data_operandB[3]~28_combout ;
wire \t_data_writeReg[2]~input_o ;
wire \mux4|out[2]~2_combout ;
wire \my_regfile|registers[27][2]~q ;
wire \my_regfile|registers[31][2]~q ;
wire \my_regfile|registers[23][2]~feeder_combout ;
wire \my_regfile|registers[23][2]~q ;
wire \my_regfile|registers[19][2]~q ;
wire \my_regfile|Mux61~7_combout ;
wire \my_regfile|Mux61~8_combout ;
wire \my_regfile|registers[21][2]~q ;
wire \my_regfile|registers[17][2]~q ;
wire \my_regfile|Mux61~0_combout ;
wire \my_regfile|registers[29][2]~q ;
wire \my_regfile|registers[25][2]~q ;
wire \my_regfile|Mux61~1_combout ;
wire \my_regfile|registers[22][2]~q ;
wire \my_regfile|registers[30][2]~q ;
wire \my_regfile|registers[26][2]~q ;
wire \my_regfile|registers[18][2]~q ;
wire \my_regfile|Mux61~2_combout ;
wire \my_regfile|Mux61~3_combout ;
wire \my_regfile|registers[20][2]~q ;
wire \my_regfile|registers[28][2]~q ;
wire \my_regfile|registers[16][2]~q ;
wire \my_regfile|registers[24][2]~q ;
wire \my_regfile|Mux61~4_combout ;
wire \my_regfile|Mux61~5_combout ;
wire \my_regfile|Mux61~6_combout ;
wire \my_regfile|Mux61~9_combout ;
wire \my_regfile|registers[11][2]~feeder_combout ;
wire \my_regfile|registers[11][2]~q ;
wire \my_regfile|registers[9][2]~q ;
wire \my_regfile|registers[10][2]~q ;
wire \my_regfile|registers[8][2]~q ;
wire \my_regfile|Mux61~10_combout ;
wire \my_regfile|Mux61~11_combout ;
wire \my_regfile|registers[3][2]~q ;
wire \my_regfile|registers[1][2]~q ;
wire \my_regfile|Mux61~14_combout ;
wire \my_regfile|registers[2][2]~q ;
wire \my_regfile|Mux61~15_combout ;
wire \my_regfile|registers[5][2]~q ;
wire \my_regfile|registers[4][2]~q ;
wire \my_regfile|Mux61~12_combout ;
wire \my_regfile|registers[7][2]~q ;
wire \my_regfile|registers[6][2]~q ;
wire \my_regfile|Mux61~13_combout ;
wire \my_regfile|Mux61~16_combout ;
wire \my_regfile|registers[15][2]~q ;
wire \my_regfile|registers[14][2]~q ;
wire \my_regfile|registers[13][2]~feeder_combout ;
wire \my_regfile|registers[13][2]~q ;
wire \my_regfile|registers[12][2]~q ;
wire \my_regfile|Mux61~17_combout ;
wire \my_regfile|Mux61~18_combout ;
wire \my_regfile|Mux61~19_combout ;
wire \my_regfile|Mux61~20_combout ;
wire \my_processor|data_operandB[2]~29_combout ;
wire \my_regfile|Mux29~10_combout ;
wire \my_regfile|Mux29~11_combout ;
wire \my_regfile|Mux29~17_combout ;
wire \my_regfile|Mux29~18_combout ;
wire \my_regfile|Mux29~14_combout ;
wire \my_regfile|Mux29~15_combout ;
wire \my_regfile|Mux29~12_combout ;
wire \my_regfile|Mux29~13_combout ;
wire \my_regfile|Mux29~16_combout ;
wire \my_regfile|Mux29~19_combout ;
wire \my_regfile|Mux29~2_combout ;
wire \my_regfile|Mux29~3_combout ;
wire \my_regfile|Mux29~4_combout ;
wire \my_regfile|Mux29~5_combout ;
wire \my_regfile|Mux29~6_combout ;
wire \my_regfile|Mux29~0_combout ;
wire \my_regfile|Mux29~1_combout ;
wire \my_regfile|Mux29~7_combout ;
wire \my_regfile|Mux29~8_combout ;
wire \my_regfile|Mux29~9_combout ;
wire \my_regfile|data_readRegA[2]~65_combout ;
wire \t_data_writeReg[1]~input_o ;
wire \mux4|out[1]~1_combout ;
wire \my_regfile|registers[29][1]~q ;
wire \my_regfile|registers[21][1]~q ;
wire \my_regfile|registers[17][1]~q ;
wire \my_regfile|registers[25][1]~q ;
wire \my_regfile|Mux62~0_combout ;
wire \my_regfile|Mux62~1_combout ;
wire \my_regfile|registers[20][1]~q ;
wire \my_regfile|registers[16][1]~q ;
wire \my_regfile|Mux62~4_combout ;
wire \my_regfile|registers[24][1]~q ;
wire \my_regfile|registers[28][1]~q ;
wire \my_regfile|Mux62~5_combout ;
wire \my_regfile|registers[26][1]~q ;
wire \my_regfile|registers[30][1]~q ;
wire \my_regfile|registers[22][1]~q ;
wire \my_regfile|registers[18][1]~q ;
wire \my_regfile|Mux62~2_combout ;
wire \my_regfile|Mux62~3_combout ;
wire \my_regfile|Mux62~6_combout ;
wire \my_regfile|registers[23][1]~q ;
wire \my_regfile|registers[31][1]~q ;
wire \my_regfile|registers[27][1]~q ;
wire \my_regfile|registers[19][1]~q ;
wire \my_regfile|Mux62~7_combout ;
wire \my_regfile|Mux62~8_combout ;
wire \my_regfile|Mux62~9_combout ;
wire \my_regfile|registers[15][1]~q ;
wire \my_regfile|registers[14][1]~q ;
wire \my_regfile|registers[13][1]~q ;
wire \my_regfile|registers[12][1]~q ;
wire \my_regfile|Mux62~17_combout ;
wire \my_regfile|Mux62~18_combout ;
wire \my_regfile|registers[7][1]~q ;
wire \my_regfile|registers[6][1]~q ;
wire \my_regfile|registers[5][1]~q ;
wire \my_regfile|registers[4][1]~q ;
wire \my_regfile|Mux62~10_combout ;
wire \my_regfile|Mux62~11_combout ;
wire \my_regfile|registers[2][1]~q ;
wire \my_regfile|registers[3][1]~q ;
wire \my_regfile|registers[1][1]~q ;
wire \my_regfile|Mux62~14_combout ;
wire \my_regfile|Mux62~15_combout ;
wire \my_regfile|registers[10][1]~q ;
wire \my_regfile|registers[8][1]~q ;
wire \my_regfile|Mux62~12_combout ;
wire \my_regfile|registers[11][1]~q ;
wire \my_regfile|registers[9][1]~q ;
wire \my_regfile|Mux62~13_combout ;
wire \my_regfile|Mux62~16_combout ;
wire \my_regfile|Mux62~19_combout ;
wire \my_regfile|Mux62~20_combout ;
wire \my_processor|data_operandB[1]~30_combout ;
wire \my_regfile|Mux30~10_combout ;
wire \my_regfile|Mux30~11_combout ;
wire \my_regfile|Mux30~17_combout ;
wire \my_regfile|Mux30~18_combout ;
wire \my_regfile|Mux30~12_combout ;
wire \my_regfile|Mux30~13_combout ;
wire \my_regfile|Mux30~14_combout ;
wire \my_regfile|Mux30~15_combout ;
wire \my_regfile|Mux30~16_combout ;
wire \my_regfile|Mux30~19_combout ;
wire \my_regfile|Mux30~4_combout ;
wire \my_regfile|Mux30~5_combout ;
wire \my_regfile|Mux30~2_combout ;
wire \my_regfile|Mux30~3_combout ;
wire \my_regfile|Mux30~6_combout ;
wire \my_regfile|Mux30~0_combout ;
wire \my_regfile|Mux30~1_combout ;
wire \my_regfile|Mux30~7_combout ;
wire \my_regfile|Mux30~8_combout ;
wire \my_regfile|Mux30~9_combout ;
wire \my_regfile|data_readRegA[1]~66_combout ;
wire \my_regfile|registers[27][0]~q ;
wire \my_regfile|registers[23][0]~q ;
wire \my_regfile|registers[19][0]~q ;
wire \my_regfile|Mux63~7_combout ;
wire \my_regfile|registers[31][0]~q ;
wire \my_regfile|Mux63~8_combout ;
wire \my_regfile|registers[29][0]~q ;
wire \my_regfile|registers[21][0]~q ;
wire \my_regfile|registers[17][0]~q ;
wire \my_regfile|Mux63~0_combout ;
wire \my_regfile|Mux63~1_combout ;
wire \my_regfile|registers[22][0]~q ;
wire \my_regfile|registers[30][0]~q ;
wire \my_regfile|registers[26][0]~q ;
wire \my_regfile|registers[18][0]~q ;
wire \my_regfile|Mux63~2_combout ;
wire \my_regfile|Mux63~3_combout ;
wire \my_regfile|registers[20][0]~q ;
wire \my_regfile|registers[28][0]~q ;
wire \my_regfile|registers[24][0]~q ;
wire \my_regfile|registers[16][0]~q ;
wire \my_regfile|Mux63~4_combout ;
wire \my_regfile|Mux63~5_combout ;
wire \my_regfile|Mux63~6_combout ;
wire \my_regfile|Mux63~9_combout ;
wire \my_regfile|registers[11][0]~q ;
wire \my_regfile|registers[9][0]~q ;
wire \my_regfile|registers[8][0]~q ;
wire \my_regfile|registers[10][0]~q ;
wire \my_regfile|Mux63~10_combout ;
wire \my_regfile|Mux63~11_combout ;
wire \my_regfile|registers[15][0]~q ;
wire \my_regfile|registers[14][0]~q ;
wire \my_regfile|registers[13][0]~q ;
wire \my_regfile|registers[12][0]~q ;
wire \my_regfile|Mux63~17_combout ;
wire \my_regfile|Mux63~18_combout ;
wire \my_regfile|registers[6][0]~feeder_combout ;
wire \my_regfile|registers[6][0]~q ;
wire \my_regfile|registers[5][0]~q ;
wire \my_regfile|registers[4][0]~q ;
wire \my_regfile|Mux63~12_combout ;
wire \my_regfile|registers[7][0]~q ;
wire \my_regfile|Mux63~13_combout ;
wire \my_regfile|registers[2][0]~q ;
wire \my_regfile|registers[3][0]~q ;
wire \my_regfile|registers[1][0]~q ;
wire \my_regfile|Mux63~14_combout ;
wire \my_regfile|Mux63~15_combout ;
wire \my_regfile|Mux63~16_combout ;
wire \my_regfile|Mux63~19_combout ;
wire \my_regfile|Mux63~20_combout ;
wire \my_processor|data_operandB[0]~31_combout ;
wire \my_regfile|Mux31~17_combout ;
wire \my_regfile|Mux31~18_combout ;
wire \my_regfile|Mux31~10_combout ;
wire \my_regfile|Mux31~11_combout ;
wire \my_regfile|Mux31~14_combout ;
wire \my_regfile|Mux31~15_combout ;
wire \my_regfile|Mux31~12_combout ;
wire \my_regfile|Mux31~13_combout ;
wire \my_regfile|Mux31~16_combout ;
wire \my_regfile|Mux31~19_combout ;
wire \my_regfile|data_readRegA[0]~67_combout ;
wire \my_processor|myalu|Add0~1_cout ;
wire \my_processor|myalu|Add0~3_cout ;
wire \my_processor|myalu|Add0~5_cout ;
wire \my_processor|myalu|Add0~7_cout ;
wire \my_processor|myalu|Add0~9_cout ;
wire \my_processor|myalu|Add0~11_cout ;
wire \my_processor|myalu|Add0~13_cout ;
wire \my_processor|myalu|Add0~15_cout ;
wire \my_processor|myalu|Add0~17_cout ;
wire \my_processor|myalu|Add0~19_cout ;
wire \my_processor|myalu|Add0~21_cout ;
wire \my_processor|myalu|Add0~23_cout ;
wire \my_processor|myalu|Add0~25_cout ;
wire \my_processor|myalu|Add0~27_cout ;
wire \my_processor|myalu|Add0~29_cout ;
wire \my_processor|myalu|Add0~31_cout ;
wire \my_processor|myalu|Add0~33_cout ;
wire \my_processor|myalu|Add0~35_cout ;
wire \my_processor|myalu|Add0~37_cout ;
wire \my_processor|myalu|Add0~39_cout ;
wire \my_processor|myalu|Add0~41_cout ;
wire \my_processor|myalu|Add0~43_cout ;
wire \my_processor|myalu|Add0~45_cout ;
wire \my_processor|myalu|Add0~47_cout ;
wire \my_processor|myalu|Add0~49_cout ;
wire \my_processor|myalu|Add0~51_cout ;
wire \my_processor|myalu|Add0~53_cout ;
wire \my_processor|myalu|Add0~55_cout ;
wire \my_processor|myalu|Add0~57_cout ;
wire \my_processor|myalu|Add0~59_cout ;
wire \my_processor|myalu|Add0~61_cout ;
wire \my_processor|myalu|Add0~62_combout ;
wire \my_processor|myalu|Add0~63 ;
wire \my_processor|myalu|Add0~64_combout ;
wire \my_processor|ctrl_writeReg[4]~9_combout ;
wire \my_processor|ctrl_writeReg[4]~10_combout ;
wire \my_processor|ctrl_writeReg[4]~12_combout ;
wire \mux1|out[2]~1_combout ;
wire \my_regfile|Decoder0~25_combout ;
wire \my_regfile|registers[25][0]~q ;
wire \my_regfile|Mux31~0_combout ;
wire \my_regfile|Mux31~1_combout ;
wire \my_regfile|Mux31~2_combout ;
wire \my_regfile|Mux31~3_combout ;
wire \my_regfile|Mux31~4_combout ;
wire \my_regfile|Mux31~5_combout ;
wire \my_regfile|Mux31~6_combout ;
wire \my_regfile|Mux31~7_combout ;
wire \my_regfile|Mux31~8_combout ;
wire \my_regfile|Mux31~9_combout ;
wire \my_regfile|Mux31~20_combout ;
wire \my_regfile|Mux30~20_combout ;
wire \my_regfile|Mux29~20_combout ;
wire \my_regfile|Mux28~20_combout ;
wire \my_regfile|Mux27~20_combout ;
wire \my_regfile|Mux26~20_combout ;
wire \my_regfile|Mux25~20_combout ;
wire \my_regfile|Mux24~20_combout ;
wire \my_regfile|Mux23~20_combout ;
wire \my_regfile|Mux22~20_combout ;
wire \my_regfile|Mux21~20_combout ;
wire \my_regfile|Mux20~20_combout ;
wire \my_regfile|Mux19~20_combout ;
wire \my_regfile|Mux18~20_combout ;
wire \my_regfile|Mux17~20_combout ;
wire \my_regfile|Mux16~20_combout ;
wire \my_regfile|Mux15~20_combout ;
wire \my_regfile|Mux14~20_combout ;
wire \my_regfile|Mux13~20_combout ;
wire \my_regfile|Mux12~20_combout ;
wire \my_regfile|Mux11~20_combout ;
wire \my_regfile|Mux10~20_combout ;
wire \my_regfile|Mux9~20_combout ;
wire \my_regfile|Mux8~20_combout ;
wire \my_regfile|Mux7~20_combout ;
wire \my_regfile|Mux6~20_combout ;
wire \my_regfile|Mux5~20_combout ;
wire \my_regfile|Mux4~20_combout ;
wire \my_regfile|Mux3~20_combout ;
wire \my_regfile|Mux2~20_combout ;
wire \my_regfile|Mux1~20_combout ;
wire \my_regfile|Mux0~20_combout ;
wire \my_processor|ctrl_writeReg[1]~4_combout ;
wire \my_processor|ctrl_writeReg[2]~5_combout ;
wire \my_processor|ctrl_writeReg[3]~6_combout ;
wire \my_processor|ctrl_writeReg[4]~7_combout ;
wire [31:0] \my_imem|altsyncram_component|auto_generated|q_a ;

wire [35:0] \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \my_imem|altsyncram_component|auto_generated|q_a [0] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [1] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \my_imem|altsyncram_component|auto_generated|q_a [2] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \my_imem|altsyncram_component|auto_generated|q_a [3] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \my_imem|altsyncram_component|auto_generated|q_a [4] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \my_imem|altsyncram_component|auto_generated|q_a [5] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \my_imem|altsyncram_component|auto_generated|q_a [6] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \my_imem|altsyncram_component|auto_generated|q_a [7] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \my_imem|altsyncram_component|auto_generated|q_a [8] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \my_imem|altsyncram_component|auto_generated|q_a [9] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \my_imem|altsyncram_component|auto_generated|q_a [10] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \my_imem|altsyncram_component|auto_generated|q_a [11] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \my_imem|altsyncram_component|auto_generated|q_a [12] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \my_imem|altsyncram_component|auto_generated|q_a [13] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \my_imem|altsyncram_component|auto_generated|q_a [14] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \my_imem|altsyncram_component|auto_generated|q_a [15] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \my_imem|altsyncram_component|auto_generated|q_a [16] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \my_imem|altsyncram_component|auto_generated|q_a [17] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \my_imem|altsyncram_component|auto_generated|q_a [18] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \my_imem|altsyncram_component|auto_generated|q_a [19] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \my_imem|altsyncram_component|auto_generated|q_a [20] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \my_imem|altsyncram_component|auto_generated|q_a [21] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \my_imem|altsyncram_component|auto_generated|q_a [22] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \my_imem|altsyncram_component|auto_generated|q_a [23] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];
assign \my_imem|altsyncram_component|auto_generated|q_a [24] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [24];
assign \my_imem|altsyncram_component|auto_generated|q_a [25] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [25];
assign \my_imem|altsyncram_component|auto_generated|q_a [26] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [26];
assign \my_imem|altsyncram_component|auto_generated|q_a [27] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [27];
assign \my_imem|altsyncram_component|auto_generated|q_a [28] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [28];
assign \my_imem|altsyncram_component|auto_generated|q_a [29] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [29];
assign \my_imem|altsyncram_component|auto_generated|q_a [30] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [30];
assign \my_imem|altsyncram_component|auto_generated|q_a [31] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [31];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \t_data_readRegA[0]~output (
	.i(\my_regfile|Mux31~20_combout ),
	.oe(\my_regfile|data_readRegA~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[0]~output .bus_hold = "false";
defparam \t_data_readRegA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \t_data_readRegA[1]~output (
	.i(\my_regfile|Mux30~20_combout ),
	.oe(\my_regfile|data_readRegA~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[1]~output .bus_hold = "false";
defparam \t_data_readRegA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \t_data_readRegA[2]~output (
	.i(\my_regfile|Mux29~20_combout ),
	.oe(\my_regfile|data_readRegA~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[2]~output .bus_hold = "false";
defparam \t_data_readRegA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \t_data_readRegA[3]~output (
	.i(\my_regfile|Mux28~20_combout ),
	.oe(\my_regfile|data_readRegA~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[3]~output .bus_hold = "false";
defparam \t_data_readRegA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \t_data_readRegA[4]~output (
	.i(\my_regfile|Mux27~20_combout ),
	.oe(\my_regfile|data_readRegA~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[4]~output .bus_hold = "false";
defparam \t_data_readRegA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \t_data_readRegA[5]~output (
	.i(\my_regfile|Mux26~20_combout ),
	.oe(\my_regfile|data_readRegA~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[5]~output .bus_hold = "false";
defparam \t_data_readRegA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \t_data_readRegA[6]~output (
	.i(\my_regfile|Mux25~20_combout ),
	.oe(\my_regfile|data_readRegA~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[6]~output .bus_hold = "false";
defparam \t_data_readRegA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \t_data_readRegA[7]~output (
	.i(\my_regfile|Mux24~20_combout ),
	.oe(\my_regfile|data_readRegA~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[7]~output .bus_hold = "false";
defparam \t_data_readRegA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \t_data_readRegA[8]~output (
	.i(\my_regfile|Mux23~20_combout ),
	.oe(\my_regfile|data_readRegA~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[8]~output .bus_hold = "false";
defparam \t_data_readRegA[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \t_data_readRegA[9]~output (
	.i(\my_regfile|Mux22~20_combout ),
	.oe(\my_regfile|data_readRegA~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[9]~output .bus_hold = "false";
defparam \t_data_readRegA[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \t_data_readRegA[10]~output (
	.i(\my_regfile|Mux21~20_combout ),
	.oe(\my_regfile|data_readRegA~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[10]~output .bus_hold = "false";
defparam \t_data_readRegA[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \t_data_readRegA[11]~output (
	.i(\my_regfile|Mux20~20_combout ),
	.oe(\my_regfile|data_readRegA~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[11]~output .bus_hold = "false";
defparam \t_data_readRegA[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \t_data_readRegA[12]~output (
	.i(\my_regfile|Mux19~20_combout ),
	.oe(\my_regfile|data_readRegA~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[12]~output .bus_hold = "false";
defparam \t_data_readRegA[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \t_data_readRegA[13]~output (
	.i(\my_regfile|Mux18~20_combout ),
	.oe(\my_regfile|data_readRegA~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[13]~output .bus_hold = "false";
defparam \t_data_readRegA[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \t_data_readRegA[14]~output (
	.i(\my_regfile|Mux17~20_combout ),
	.oe(\my_regfile|data_readRegA~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[14]~output .bus_hold = "false";
defparam \t_data_readRegA[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \t_data_readRegA[15]~output (
	.i(\my_regfile|Mux16~20_combout ),
	.oe(\my_regfile|data_readRegA~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[15]~output .bus_hold = "false";
defparam \t_data_readRegA[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \t_data_readRegA[16]~output (
	.i(\my_regfile|Mux15~20_combout ),
	.oe(\my_regfile|data_readRegA~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[16]~output .bus_hold = "false";
defparam \t_data_readRegA[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \t_data_readRegA[17]~output (
	.i(\my_regfile|Mux14~20_combout ),
	.oe(\my_regfile|data_readRegA~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[17]~output .bus_hold = "false";
defparam \t_data_readRegA[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \t_data_readRegA[18]~output (
	.i(\my_regfile|Mux13~20_combout ),
	.oe(\my_regfile|data_readRegA~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[18]~output .bus_hold = "false";
defparam \t_data_readRegA[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \t_data_readRegA[19]~output (
	.i(\my_regfile|Mux12~20_combout ),
	.oe(\my_regfile|data_readRegA~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[19]~output .bus_hold = "false";
defparam \t_data_readRegA[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \t_data_readRegA[20]~output (
	.i(\my_regfile|Mux11~20_combout ),
	.oe(\my_regfile|data_readRegA~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[20]~output .bus_hold = "false";
defparam \t_data_readRegA[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \t_data_readRegA[21]~output (
	.i(\my_regfile|Mux10~20_combout ),
	.oe(\my_regfile|data_readRegA~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[21]~output .bus_hold = "false";
defparam \t_data_readRegA[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \t_data_readRegA[22]~output (
	.i(\my_regfile|Mux9~20_combout ),
	.oe(\my_regfile|data_readRegA~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[22]~output .bus_hold = "false";
defparam \t_data_readRegA[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \t_data_readRegA[23]~output (
	.i(\my_regfile|Mux8~20_combout ),
	.oe(\my_regfile|data_readRegA~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[23]~output .bus_hold = "false";
defparam \t_data_readRegA[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \t_data_readRegA[24]~output (
	.i(\my_regfile|Mux7~20_combout ),
	.oe(\my_regfile|data_readRegA~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[24]~output .bus_hold = "false";
defparam \t_data_readRegA[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \t_data_readRegA[25]~output (
	.i(\my_regfile|Mux6~20_combout ),
	.oe(\my_regfile|data_readRegA~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[25]~output .bus_hold = "false";
defparam \t_data_readRegA[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \t_data_readRegA[26]~output (
	.i(\my_regfile|Mux5~20_combout ),
	.oe(\my_regfile|data_readRegA~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[26]~output .bus_hold = "false";
defparam \t_data_readRegA[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \t_data_readRegA[27]~output (
	.i(\my_regfile|Mux4~20_combout ),
	.oe(\my_regfile|data_readRegA~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[27]~output .bus_hold = "false";
defparam \t_data_readRegA[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \t_data_readRegA[28]~output (
	.i(\my_regfile|Mux3~20_combout ),
	.oe(\my_regfile|data_readRegA~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[28]~output .bus_hold = "false";
defparam \t_data_readRegA[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \t_data_readRegA[29]~output (
	.i(\my_regfile|Mux2~20_combout ),
	.oe(\my_regfile|data_readRegA~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[29]~output .bus_hold = "false";
defparam \t_data_readRegA[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \t_data_readRegA[30]~output (
	.i(\my_regfile|Mux1~20_combout ),
	.oe(\my_regfile|data_readRegA~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[30]~output .bus_hold = "false";
defparam \t_data_readRegA[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y42_N16
cycloneive_io_obuf \t_data_readRegA[31]~output (
	.i(\my_regfile|Mux0~20_combout ),
	.oe(\my_regfile|data_readRegA~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[31]~output .bus_hold = "false";
defparam \t_data_readRegA[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \t_data_readRegB[0]~output (
	.i(\my_regfile|Mux63~20_combout ),
	.oe(\my_regfile|data_readRegB~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[0]~output .bus_hold = "false";
defparam \t_data_readRegB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \t_data_readRegB[1]~output (
	.i(\my_regfile|Mux62~20_combout ),
	.oe(\my_regfile|data_readRegB~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[1]~output .bus_hold = "false";
defparam \t_data_readRegB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \t_data_readRegB[2]~output (
	.i(\my_regfile|Mux61~20_combout ),
	.oe(\my_regfile|data_readRegB~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[2]~output .bus_hold = "false";
defparam \t_data_readRegB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \t_data_readRegB[3]~output (
	.i(\my_regfile|Mux60~20_combout ),
	.oe(\my_regfile|data_readRegB~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[3]~output .bus_hold = "false";
defparam \t_data_readRegB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \t_data_readRegB[4]~output (
	.i(\my_regfile|Mux59~20_combout ),
	.oe(\my_regfile|data_readRegB~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[4]~output .bus_hold = "false";
defparam \t_data_readRegB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \t_data_readRegB[5]~output (
	.i(\my_regfile|Mux58~20_combout ),
	.oe(\my_regfile|data_readRegB~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[5]~output .bus_hold = "false";
defparam \t_data_readRegB[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \t_data_readRegB[6]~output (
	.i(\my_regfile|Mux57~20_combout ),
	.oe(\my_regfile|data_readRegB~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[6]~output .bus_hold = "false";
defparam \t_data_readRegB[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \t_data_readRegB[7]~output (
	.i(\my_regfile|Mux56~20_combout ),
	.oe(\my_regfile|data_readRegB~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[7]~output .bus_hold = "false";
defparam \t_data_readRegB[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \t_data_readRegB[8]~output (
	.i(\my_regfile|Mux55~20_combout ),
	.oe(\my_regfile|data_readRegB~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[8]~output .bus_hold = "false";
defparam \t_data_readRegB[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \t_data_readRegB[9]~output (
	.i(\my_regfile|Mux54~20_combout ),
	.oe(\my_regfile|data_readRegB~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[9]~output .bus_hold = "false";
defparam \t_data_readRegB[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \t_data_readRegB[10]~output (
	.i(\my_regfile|Mux53~20_combout ),
	.oe(\my_regfile|data_readRegB~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[10]~output .bus_hold = "false";
defparam \t_data_readRegB[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \t_data_readRegB[11]~output (
	.i(\my_regfile|Mux52~20_combout ),
	.oe(\my_regfile|data_readRegB~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[11]~output .bus_hold = "false";
defparam \t_data_readRegB[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \t_data_readRegB[12]~output (
	.i(\my_regfile|Mux51~20_combout ),
	.oe(\my_regfile|data_readRegB~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[12]~output .bus_hold = "false";
defparam \t_data_readRegB[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \t_data_readRegB[13]~output (
	.i(\my_regfile|Mux50~20_combout ),
	.oe(\my_regfile|data_readRegB~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[13]~output .bus_hold = "false";
defparam \t_data_readRegB[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \t_data_readRegB[14]~output (
	.i(\my_regfile|Mux49~20_combout ),
	.oe(\my_regfile|data_readRegB~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[14]~output .bus_hold = "false";
defparam \t_data_readRegB[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \t_data_readRegB[15]~output (
	.i(\my_regfile|Mux48~20_combout ),
	.oe(\my_regfile|data_readRegB~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[15]~output .bus_hold = "false";
defparam \t_data_readRegB[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \t_data_readRegB[16]~output (
	.i(\my_regfile|Mux47~20_combout ),
	.oe(\my_regfile|data_readRegB~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[16]~output .bus_hold = "false";
defparam \t_data_readRegB[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \t_data_readRegB[17]~output (
	.i(\my_regfile|Mux46~20_combout ),
	.oe(\my_regfile|data_readRegB~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[17]~output .bus_hold = "false";
defparam \t_data_readRegB[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \t_data_readRegB[18]~output (
	.i(\my_regfile|Mux45~20_combout ),
	.oe(\my_regfile|data_readRegB~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[18]~output .bus_hold = "false";
defparam \t_data_readRegB[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \t_data_readRegB[19]~output (
	.i(\my_regfile|Mux44~20_combout ),
	.oe(\my_regfile|data_readRegB~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[19]~output .bus_hold = "false";
defparam \t_data_readRegB[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \t_data_readRegB[20]~output (
	.i(\my_regfile|Mux43~20_combout ),
	.oe(\my_regfile|data_readRegB~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[20]~output .bus_hold = "false";
defparam \t_data_readRegB[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \t_data_readRegB[21]~output (
	.i(\my_regfile|Mux42~20_combout ),
	.oe(\my_regfile|data_readRegB~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[21]~output .bus_hold = "false";
defparam \t_data_readRegB[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \t_data_readRegB[22]~output (
	.i(\my_regfile|Mux41~20_combout ),
	.oe(\my_regfile|data_readRegB~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[22]~output .bus_hold = "false";
defparam \t_data_readRegB[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \t_data_readRegB[23]~output (
	.i(\my_regfile|Mux40~20_combout ),
	.oe(\my_regfile|data_readRegB~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[23]~output .bus_hold = "false";
defparam \t_data_readRegB[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \t_data_readRegB[24]~output (
	.i(\my_regfile|Mux39~20_combout ),
	.oe(\my_regfile|data_readRegB~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[24]~output .bus_hold = "false";
defparam \t_data_readRegB[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \t_data_readRegB[25]~output (
	.i(\my_regfile|Mux38~20_combout ),
	.oe(\my_regfile|data_readRegB~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[25]~output .bus_hold = "false";
defparam \t_data_readRegB[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \t_data_readRegB[26]~output (
	.i(\my_regfile|Mux37~20_combout ),
	.oe(\my_regfile|data_readRegB~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[26]~output .bus_hold = "false";
defparam \t_data_readRegB[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \t_data_readRegB[27]~output (
	.i(\my_regfile|Mux36~20_combout ),
	.oe(\my_regfile|data_readRegB~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[27]~output .bus_hold = "false";
defparam \t_data_readRegB[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \t_data_readRegB[28]~output (
	.i(\my_regfile|Mux35~20_combout ),
	.oe(\my_regfile|data_readRegB~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[28]~output .bus_hold = "false";
defparam \t_data_readRegB[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \t_data_readRegB[29]~output (
	.i(\my_regfile|Mux34~20_combout ),
	.oe(\my_regfile|data_readRegB~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[29]~output .bus_hold = "false";
defparam \t_data_readRegB[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \t_data_readRegB[30]~output (
	.i(\my_regfile|Mux33~20_combout ),
	.oe(\my_regfile|data_readRegB~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[30]~output .bus_hold = "false";
defparam \t_data_readRegB[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \t_data_readRegB[31]~output (
	.i(\my_regfile|Mux32~20_combout ),
	.oe(\my_regfile|data_readRegB~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[31]~output .bus_hold = "false";
defparam \t_data_readRegB[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N9
cycloneive_io_obuf \t_test_out~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test_out~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test_out~output .bus_hold = "false";
defparam \t_test_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N23
cycloneive_io_obuf \t_test2_out[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[0]~output .bus_hold = "false";
defparam \t_test2_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N16
cycloneive_io_obuf \t_test2_out[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[1]~output .bus_hold = "false";
defparam \t_test2_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \t_test2_out[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[2]~output .bus_hold = "false";
defparam \t_test2_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \t_test2_out[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[3]~output .bus_hold = "false";
defparam \t_test2_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \t_test2_out[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[4]~output .bus_hold = "false";
defparam \t_test2_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N16
cycloneive_io_obuf \t_test2_out[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[5]~output .bus_hold = "false";
defparam \t_test2_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N2
cycloneive_io_obuf \t_test2_out[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[6]~output .bus_hold = "false";
defparam \t_test2_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \t_test2_out[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[7]~output .bus_hold = "false";
defparam \t_test2_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \t_test2_out[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[8]~output .bus_hold = "false";
defparam \t_test2_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \t_test2_out[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[9]~output .bus_hold = "false";
defparam \t_test2_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N2
cycloneive_io_obuf \t_test2_out[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[10]~output .bus_hold = "false";
defparam \t_test2_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N9
cycloneive_io_obuf \t_test2_out[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[11]~output .bus_hold = "false";
defparam \t_test2_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \t_test2_out[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[12]~output .bus_hold = "false";
defparam \t_test2_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \t_test2_out[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[13]~output .bus_hold = "false";
defparam \t_test2_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \t_test2_out[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[14]~output .bus_hold = "false";
defparam \t_test2_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N23
cycloneive_io_obuf \t_test2_out[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[15]~output .bus_hold = "false";
defparam \t_test2_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \t_test2_out[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[16]~output .bus_hold = "false";
defparam \t_test2_out[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \t_test2_out[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[17]~output .bus_hold = "false";
defparam \t_test2_out[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \t_test2_out[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[18]~output .bus_hold = "false";
defparam \t_test2_out[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \t_test2_out[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[19]~output .bus_hold = "false";
defparam \t_test2_out[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N23
cycloneive_io_obuf \t_test2_out[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[20]~output .bus_hold = "false";
defparam \t_test2_out[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \t_test2_out[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[21]~output .bus_hold = "false";
defparam \t_test2_out[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N16
cycloneive_io_obuf \t_test2_out[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[22]~output .bus_hold = "false";
defparam \t_test2_out[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \t_test2_out[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[23]~output .bus_hold = "false";
defparam \t_test2_out[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N2
cycloneive_io_obuf \t_test2_out[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[24]~output .bus_hold = "false";
defparam \t_test2_out[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \t_test2_out[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[25]~output .bus_hold = "false";
defparam \t_test2_out[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \t_test2_out[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[26]~output .bus_hold = "false";
defparam \t_test2_out[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \t_test2_out[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[27]~output .bus_hold = "false";
defparam \t_test2_out[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N16
cycloneive_io_obuf \t_test2_out[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[28]~output .bus_hold = "false";
defparam \t_test2_out[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N9
cycloneive_io_obuf \t_test2_out[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[29]~output .bus_hold = "false";
defparam \t_test2_out[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \t_test2_out[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[30]~output .bus_hold = "false";
defparam \t_test2_out[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \t_test2_out[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[31]~output .bus_hold = "false";
defparam \t_test2_out[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \t_test3_out[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test3_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test3_out[0]~output .bus_hold = "false";
defparam \t_test3_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N2
cycloneive_io_obuf \t_test3_out[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test3_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test3_out[1]~output .bus_hold = "false";
defparam \t_test3_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \t_test3_out[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test3_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test3_out[2]~output .bus_hold = "false";
defparam \t_test3_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N23
cycloneive_io_obuf \t_test3_out[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test3_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test3_out[3]~output .bus_hold = "false";
defparam \t_test3_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cycloneive_io_obuf \t_test3_out[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test3_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test3_out[4]~output .bus_hold = "false";
defparam \t_test3_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \t_test4_out[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[0]~output .bus_hold = "false";
defparam \t_test4_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N2
cycloneive_io_obuf \t_test4_out[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[1]~output .bus_hold = "false";
defparam \t_test4_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \t_test4_out[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[2]~output .bus_hold = "false";
defparam \t_test4_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \t_test4_out[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[3]~output .bus_hold = "false";
defparam \t_test4_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N9
cycloneive_io_obuf \t_test4_out[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[4]~output .bus_hold = "false";
defparam \t_test4_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N9
cycloneive_io_obuf \t_test4_out[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[5]~output .bus_hold = "false";
defparam \t_test4_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N2
cycloneive_io_obuf \t_test4_out[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[6]~output .bus_hold = "false";
defparam \t_test4_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \t_test4_out[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[7]~output .bus_hold = "false";
defparam \t_test4_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N23
cycloneive_io_obuf \t_test4_out[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[8]~output .bus_hold = "false";
defparam \t_test4_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \t_test4_out[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[9]~output .bus_hold = "false";
defparam \t_test4_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N2
cycloneive_io_obuf \t_test4_out[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[10]~output .bus_hold = "false";
defparam \t_test4_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N9
cycloneive_io_obuf \t_test4_out[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[11]~output .bus_hold = "false";
defparam \t_test4_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \t_test4_out[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[12]~output .bus_hold = "false";
defparam \t_test4_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y73_N16
cycloneive_io_obuf \t_test4_out[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[13]~output .bus_hold = "false";
defparam \t_test4_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \t_test4_out[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[14]~output .bus_hold = "false";
defparam \t_test4_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N16
cycloneive_io_obuf \t_test4_out[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[15]~output .bus_hold = "false";
defparam \t_test4_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \t_test4_out[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[16]~output .bus_hold = "false";
defparam \t_test4_out[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N23
cycloneive_io_obuf \t_test4_out[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[17]~output .bus_hold = "false";
defparam \t_test4_out[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \t_test4_out[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[18]~output .bus_hold = "false";
defparam \t_test4_out[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N2
cycloneive_io_obuf \t_test4_out[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[19]~output .bus_hold = "false";
defparam \t_test4_out[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N16
cycloneive_io_obuf \t_test4_out[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[20]~output .bus_hold = "false";
defparam \t_test4_out[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \t_test4_out[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[21]~output .bus_hold = "false";
defparam \t_test4_out[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \t_test4_out[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[22]~output .bus_hold = "false";
defparam \t_test4_out[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \t_test4_out[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[23]~output .bus_hold = "false";
defparam \t_test4_out[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N9
cycloneive_io_obuf \t_test4_out[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[24]~output .bus_hold = "false";
defparam \t_test4_out[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \t_test4_out[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[25]~output .bus_hold = "false";
defparam \t_test4_out[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \t_test4_out[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[26]~output .bus_hold = "false";
defparam \t_test4_out[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N23
cycloneive_io_obuf \t_test4_out[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[27]~output .bus_hold = "false";
defparam \t_test4_out[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N2
cycloneive_io_obuf \t_test4_out[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[28]~output .bus_hold = "false";
defparam \t_test4_out[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \t_test4_out[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[29]~output .bus_hold = "false";
defparam \t_test4_out[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \t_test4_out[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[30]~output .bus_hold = "false";
defparam \t_test4_out[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \t_test4_out[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[31]~output .bus_hold = "false";
defparam \t_test4_out[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \o_ctrl_writeEnable~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ctrl_writeEnable~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ctrl_writeEnable~output .bus_hold = "false";
defparam \o_ctrl_writeEnable~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \o_ctrl_writeReg[0]~output (
	.i(\my_processor|ctrl_writeReg[0]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ctrl_writeReg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ctrl_writeReg[0]~output .bus_hold = "false";
defparam \o_ctrl_writeReg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \o_ctrl_writeReg[1]~output (
	.i(\my_processor|ctrl_writeReg[1]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ctrl_writeReg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ctrl_writeReg[1]~output .bus_hold = "false";
defparam \o_ctrl_writeReg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \o_ctrl_writeReg[2]~output (
	.i(\my_processor|ctrl_writeReg[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ctrl_writeReg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ctrl_writeReg[2]~output .bus_hold = "false";
defparam \o_ctrl_writeReg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \o_ctrl_writeReg[3]~output (
	.i(\my_processor|ctrl_writeReg[3]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ctrl_writeReg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ctrl_writeReg[3]~output .bus_hold = "false";
defparam \o_ctrl_writeReg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \o_ctrl_writeReg[4]~output (
	.i(\my_processor|ctrl_writeReg[4]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ctrl_writeReg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ctrl_writeReg[4]~output .bus_hold = "false";
defparam \o_ctrl_writeReg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \o_data_writeReg[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[0]~output .bus_hold = "false";
defparam \o_data_writeReg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \o_data_writeReg[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[1]~output .bus_hold = "false";
defparam \o_data_writeReg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N9
cycloneive_io_obuf \o_data_writeReg[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[2]~output .bus_hold = "false";
defparam \o_data_writeReg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N16
cycloneive_io_obuf \o_data_writeReg[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[3]~output .bus_hold = "false";
defparam \o_data_writeReg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \o_data_writeReg[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[4]~output .bus_hold = "false";
defparam \o_data_writeReg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N9
cycloneive_io_obuf \o_data_writeReg[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[5]~output .bus_hold = "false";
defparam \o_data_writeReg[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \o_data_writeReg[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[6]~output .bus_hold = "false";
defparam \o_data_writeReg[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \o_data_writeReg[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[7]~output .bus_hold = "false";
defparam \o_data_writeReg[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N9
cycloneive_io_obuf \o_data_writeReg[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[8]~output .bus_hold = "false";
defparam \o_data_writeReg[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N16
cycloneive_io_obuf \o_data_writeReg[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[9]~output .bus_hold = "false";
defparam \o_data_writeReg[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N23
cycloneive_io_obuf \o_data_writeReg[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[10]~output .bus_hold = "false";
defparam \o_data_writeReg[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N16
cycloneive_io_obuf \o_data_writeReg[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[11]~output .bus_hold = "false";
defparam \o_data_writeReg[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N23
cycloneive_io_obuf \o_data_writeReg[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[12]~output .bus_hold = "false";
defparam \o_data_writeReg[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y8_N16
cycloneive_io_obuf \o_data_writeReg[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[13]~output .bus_hold = "false";
defparam \o_data_writeReg[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N16
cycloneive_io_obuf \o_data_writeReg[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[14]~output .bus_hold = "false";
defparam \o_data_writeReg[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \o_data_writeReg[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[15]~output .bus_hold = "false";
defparam \o_data_writeReg[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \o_data_writeReg[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[16]~output .bus_hold = "false";
defparam \o_data_writeReg[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \o_data_writeReg[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[17]~output .bus_hold = "false";
defparam \o_data_writeReg[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N9
cycloneive_io_obuf \o_data_writeReg[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[18]~output .bus_hold = "false";
defparam \o_data_writeReg[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N23
cycloneive_io_obuf \o_data_writeReg[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[19]~output .bus_hold = "false";
defparam \o_data_writeReg[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \o_data_writeReg[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[20]~output .bus_hold = "false";
defparam \o_data_writeReg[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N23
cycloneive_io_obuf \o_data_writeReg[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[21]~output .bus_hold = "false";
defparam \o_data_writeReg[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N16
cycloneive_io_obuf \o_data_writeReg[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[22]~output .bus_hold = "false";
defparam \o_data_writeReg[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N16
cycloneive_io_obuf \o_data_writeReg[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[23]~output .bus_hold = "false";
defparam \o_data_writeReg[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N2
cycloneive_io_obuf \o_data_writeReg[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[24]~output .bus_hold = "false";
defparam \o_data_writeReg[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N9
cycloneive_io_obuf \o_data_writeReg[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[25]~output .bus_hold = "false";
defparam \o_data_writeReg[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N9
cycloneive_io_obuf \o_data_writeReg[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[26]~output .bus_hold = "false";
defparam \o_data_writeReg[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N23
cycloneive_io_obuf \o_data_writeReg[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[27]~output .bus_hold = "false";
defparam \o_data_writeReg[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \o_data_writeReg[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[28]~output .bus_hold = "false";
defparam \o_data_writeReg[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \o_data_writeReg[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[29]~output .bus_hold = "false";
defparam \o_data_writeReg[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N9
cycloneive_io_obuf \o_data_writeReg[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[30]~output .bus_hold = "false";
defparam \o_data_writeReg[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \o_data_writeReg[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[31]~output .bus_hold = "false";
defparam \o_data_writeReg[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \o_address_imem[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_address_imem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_address_imem[0]~output .bus_hold = "false";
defparam \o_address_imem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N23
cycloneive_io_obuf \o_address_imem[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_address_imem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_address_imem[1]~output .bus_hold = "false";
defparam \o_address_imem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \o_address_imem[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_address_imem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_address_imem[2]~output .bus_hold = "false";
defparam \o_address_imem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y8_N23
cycloneive_io_obuf \o_address_imem[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_address_imem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_address_imem[3]~output .bus_hold = "false";
defparam \o_address_imem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N23
cycloneive_io_obuf \o_address_imem[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_address_imem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_address_imem[4]~output .bus_hold = "false";
defparam \o_address_imem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \o_address_imem[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_address_imem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_address_imem[5]~output .bus_hold = "false";
defparam \o_address_imem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N2
cycloneive_io_obuf \o_address_imem[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_address_imem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_address_imem[6]~output .bus_hold = "false";
defparam \o_address_imem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N9
cycloneive_io_obuf \o_address_imem[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_address_imem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_address_imem[7]~output .bus_hold = "false";
defparam \o_address_imem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \o_address_imem[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_address_imem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_address_imem[8]~output .bus_hold = "false";
defparam \o_address_imem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \o_address_imem[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_address_imem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_address_imem[9]~output .bus_hold = "false";
defparam \o_address_imem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \o_address_imem[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_address_imem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_address_imem[10]~output .bus_hold = "false";
defparam \o_address_imem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \o_address_imem[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_address_imem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_address_imem[11]~output .bus_hold = "false";
defparam \o_address_imem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \o_data_q_imem[0]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[0]~output .bus_hold = "false";
defparam \o_data_q_imem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \o_data_q_imem[1]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[1]~output .bus_hold = "false";
defparam \o_data_q_imem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N23
cycloneive_io_obuf \o_data_q_imem[2]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[2]~output .bus_hold = "false";
defparam \o_data_q_imem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \o_data_q_imem[3]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[3]~output .bus_hold = "false";
defparam \o_data_q_imem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \o_data_q_imem[4]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[4]~output .bus_hold = "false";
defparam \o_data_q_imem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \o_data_q_imem[5]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[5]~output .bus_hold = "false";
defparam \o_data_q_imem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y51_N16
cycloneive_io_obuf \o_data_q_imem[6]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[6]~output .bus_hold = "false";
defparam \o_data_q_imem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \o_data_q_imem[7]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[7]~output .bus_hold = "false";
defparam \o_data_q_imem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N9
cycloneive_io_obuf \o_data_q_imem[8]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[8]~output .bus_hold = "false";
defparam \o_data_q_imem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \o_data_q_imem[9]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[9]~output .bus_hold = "false";
defparam \o_data_q_imem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \o_data_q_imem[10]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[10]~output .bus_hold = "false";
defparam \o_data_q_imem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \o_data_q_imem[11]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[11]~output .bus_hold = "false";
defparam \o_data_q_imem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \o_data_q_imem[12]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[12]~output .bus_hold = "false";
defparam \o_data_q_imem[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \o_data_q_imem[13]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[13]~output .bus_hold = "false";
defparam \o_data_q_imem[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N2
cycloneive_io_obuf \o_data_q_imem[14]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[14]~output .bus_hold = "false";
defparam \o_data_q_imem[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \o_data_q_imem[15]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[15]~output .bus_hold = "false";
defparam \o_data_q_imem[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \o_data_q_imem[16]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[16]~output .bus_hold = "false";
defparam \o_data_q_imem[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \o_data_q_imem[17]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[17]~output .bus_hold = "false";
defparam \o_data_q_imem[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \o_data_q_imem[18]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[18]~output .bus_hold = "false";
defparam \o_data_q_imem[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \o_data_q_imem[19]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[19]~output .bus_hold = "false";
defparam \o_data_q_imem[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \o_data_q_imem[20]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[20]~output .bus_hold = "false";
defparam \o_data_q_imem[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \o_data_q_imem[21]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[21]~output .bus_hold = "false";
defparam \o_data_q_imem[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \o_data_q_imem[22]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[22]~output .bus_hold = "false";
defparam \o_data_q_imem[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \o_data_q_imem[23]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[23]~output .bus_hold = "false";
defparam \o_data_q_imem[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \o_data_q_imem[24]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[24]~output .bus_hold = "false";
defparam \o_data_q_imem[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \o_data_q_imem[25]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[25]~output .bus_hold = "false";
defparam \o_data_q_imem[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \o_data_q_imem[26]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[26]~output .bus_hold = "false";
defparam \o_data_q_imem[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \o_data_q_imem[27]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[27]~output .bus_hold = "false";
defparam \o_data_q_imem[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \o_data_q_imem[28]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[28]~output .bus_hold = "false";
defparam \o_data_q_imem[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \o_data_q_imem[29]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[29]~output .bus_hold = "false";
defparam \o_data_q_imem[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N9
cycloneive_io_obuf \o_data_q_imem[30]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[30]~output .bus_hold = "false";
defparam \o_data_q_imem[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \o_data_q_imem[31]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[31]~output .bus_hold = "false";
defparam \o_data_q_imem[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \o_stu_imem_clock~output (
	.i(\clock~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_stu_imem_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \o_stu_imem_clock~output .bus_hold = "false";
defparam \o_stu_imem_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \o_stu_processor_clock~output (
	.i(\clock~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_stu_processor_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \o_stu_processor_clock~output .bus_hold = "false";
defparam \o_stu_processor_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N1
cycloneive_io_ibuf \test~input (
	.i(test),
	.ibar(gnd),
	.o(\test~input_o ));
// synopsys translate_off
defparam \test~input .bus_hold = "false";
defparam \test~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N8
cycloneive_io_ibuf \t_ctrl_readRegA[3]~input (
	.i(t_ctrl_readRegA[3]),
	.ibar(gnd),
	.o(\t_ctrl_readRegA[3]~input_o ));
// synopsys translate_off
defparam \t_ctrl_readRegA[3]~input .bus_hold = "false";
defparam \t_ctrl_readRegA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N30
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "imem.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_m591:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 72'h000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N12
cycloneive_lcell_comb \my_processor|decoder|is_bex~0 (
// Equation(s):
// \my_processor|decoder|is_bex~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [27] & (\my_imem|altsyncram_component|auto_generated|q_a [29] & (!\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// \my_imem|altsyncram_component|auto_generated|q_a [28])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|decoder|is_bex~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|decoder|is_bex~0 .lut_mask = 16'h0400;
defparam \my_processor|decoder|is_bex~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N18
cycloneive_lcell_comb \my_processor|decoder|is_bex~1 (
// Equation(s):
// \my_processor|decoder|is_bex~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [31] & \my_processor|decoder|is_bex~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datad(\my_processor|decoder|is_bex~0_combout ),
	.cin(gnd),
	.combout(\my_processor|decoder|is_bex~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|decoder|is_bex~1 .lut_mask = 16'hF000;
defparam \my_processor|decoder|is_bex~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N16
cycloneive_lcell_comb \mux2|out[3]~0 (
// Equation(s):
// \mux2|out[3]~0_combout  = (\test~input_o  & (\t_ctrl_readRegA[3]~input_o )) # (!\test~input_o  & (((\my_imem|altsyncram_component|auto_generated|q_a [20] & !\my_processor|decoder|is_bex~1_combout ))))

	.dataa(\test~input_o ),
	.datab(\t_ctrl_readRegA[3]~input_o ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_processor|decoder|is_bex~1_combout ),
	.cin(gnd),
	.combout(\mux2|out[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|out[3]~0 .lut_mask = 16'h88D8;
defparam \mux2|out[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N8
cycloneive_io_ibuf \t_data_writeReg[0]~input (
	.i(t_data_writeReg[0]),
	.ibar(gnd),
	.o(\t_data_writeReg[0]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[0]~input .bus_hold = "false";
defparam \t_data_writeReg[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N26
cycloneive_lcell_comb \mux4|out[0]~0 (
// Equation(s):
// \mux4|out[0]~0_combout  = (\test~input_o  & \t_data_writeReg[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\test~input_o ),
	.datad(\t_data_writeReg[0]~input_o ),
	.cin(gnd),
	.combout(\mux4|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux4|out[0]~0 .lut_mask = 16'hF000;
defparam \mux4|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N15
cycloneive_io_ibuf \t_ctrl_writeEnable~input (
	.i(t_ctrl_writeEnable),
	.ibar(gnd),
	.o(\t_ctrl_writeEnable~input_o ));
// synopsys translate_off
defparam \t_ctrl_writeEnable~input .bus_hold = "false";
defparam \t_ctrl_writeEnable~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N15
cycloneive_io_ibuf \t_ctrl_writeReg[4]~input (
	.i(t_ctrl_writeReg[4]),
	.ibar(gnd),
	.o(\t_ctrl_writeReg[4]~input_o ));
// synopsys translate_off
defparam \t_ctrl_writeReg[4]~input .bus_hold = "false";
defparam \t_ctrl_writeReg[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y73_N1
cycloneive_io_ibuf \t_ctrl_writeReg[0]~input (
	.i(t_ctrl_writeReg[0]),
	.ibar(gnd),
	.o(\t_ctrl_writeReg[0]~input_o ));
// synopsys translate_off
defparam \t_ctrl_writeReg[0]~input .bus_hold = "false";
defparam \t_ctrl_writeReg[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N12
cycloneive_lcell_comb \my_regfile|Decoder0~24 (
// Equation(s):
// \my_regfile|Decoder0~24_combout  = (\t_ctrl_writeEnable~input_o  & (\t_ctrl_writeReg[4]~input_o  & (\t_ctrl_writeReg[0]~input_o  & \test~input_o )))

	.dataa(\t_ctrl_writeEnable~input_o ),
	.datab(\t_ctrl_writeReg[4]~input_o ),
	.datac(\t_ctrl_writeReg[0]~input_o ),
	.datad(\test~input_o ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~24 .lut_mask = 16'h8000;
defparam \my_regfile|Decoder0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N1
cycloneive_io_ibuf \t_ctrl_writeReg[2]~input (
	.i(t_ctrl_writeReg[2]),
	.ibar(gnd),
	.o(\t_ctrl_writeReg[2]~input_o ));
// synopsys translate_off
defparam \t_ctrl_writeReg[2]~input .bus_hold = "false";
defparam \t_ctrl_writeReg[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N30
cycloneive_lcell_comb \my_processor|ctrl_writeReg[4]~11 (
// Equation(s):
// \my_processor|ctrl_writeReg[4]~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [27] & (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [29] $ 
// (!\my_imem|altsyncram_component|auto_generated|q_a [31]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[4]~11 .lut_mask = 16'h0802;
defparam \my_processor|ctrl_writeReg[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N12
cycloneive_lcell_comb \my_processor|decoder|ALUinB~0 (
// Equation(s):
// \my_processor|decoder|ALUinB~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [27] & (((!\my_imem|altsyncram_component|auto_generated|q_a [30] & \my_imem|altsyncram_component|auto_generated|q_a [29])))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [27] & (!\my_imem|altsyncram_component|auto_generated|q_a [28] & (\my_imem|altsyncram_component|auto_generated|q_a [30] & !\my_imem|altsyncram_component|auto_generated|q_a [29])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\my_processor|decoder|ALUinB~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|decoder|ALUinB~0 .lut_mask = 16'h0A10;
defparam \my_processor|decoder|ALUinB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N22
cycloneive_lcell_comb \my_processor|decoder|ALUinB~1 (
// Equation(s):
// \my_processor|decoder|ALUinB~1_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [31] & \my_processor|decoder|ALUinB~0_combout )

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datac(gnd),
	.datad(\my_processor|decoder|ALUinB~0_combout ),
	.cin(gnd),
	.combout(\my_processor|decoder|ALUinB~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|decoder|ALUinB~1 .lut_mask = 16'h3300;
defparam \my_processor|decoder|ALUinB~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N22
cycloneive_lcell_comb \my_processor|ctrl_writeReg~8 (
// Equation(s):
// \my_processor|ctrl_writeReg~8_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [30] & !\my_imem|altsyncram_component|auto_generated|q_a [31])

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg~8 .lut_mask = 16'h0033;
defparam \my_processor|ctrl_writeReg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N24
cycloneive_lcell_comb \my_processor|decoder|Rtar~0 (
// Equation(s):
// \my_processor|decoder|Rtar~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [29] & ((\my_imem|altsyncram_component|auto_generated|q_a [28]) # (!\my_imem|altsyncram_component|auto_generated|q_a [27]))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [29] & (!\my_imem|altsyncram_component|auto_generated|q_a [27] & \my_imem|altsyncram_component|auto_generated|q_a [28]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|decoder|Rtar~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|decoder|Rtar~0 .lut_mask = 16'hAF0A;
defparam \my_processor|decoder|Rtar~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N10
cycloneive_lcell_comb \mux3|out[3]~2 (
// Equation(s):
// \mux3|out[3]~2_combout  = (!\test~input_o  & (\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_processor|ctrl_writeReg~8_combout  & \my_processor|decoder|Rtar~0_combout )))

	.dataa(\test~input_o ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_processor|ctrl_writeReg~8_combout ),
	.datad(\my_processor|decoder|Rtar~0_combout ),
	.cin(gnd),
	.combout(\mux3|out[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux3|out[3]~2 .lut_mask = 16'h4000;
defparam \mux3|out[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N26
cycloneive_lcell_comb \mux3|out[1]~16 (
// Equation(s):
// \mux3|out[1]~16_combout  = (!\test~input_o  & ((\my_imem|altsyncram_component|auto_generated|q_a [31]) # ((\my_imem|altsyncram_component|auto_generated|q_a [30]) # (!\my_processor|decoder|Rtar~0_combout ))))

	.dataa(\test~input_o ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_processor|decoder|Rtar~0_combout ),
	.cin(gnd),
	.combout(\mux3|out[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mux3|out[1]~16 .lut_mask = 16'h5455;
defparam \mux3|out[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N15
cycloneive_io_ibuf \t_ctrl_readRegB[3]~input (
	.i(t_ctrl_readRegB[3]),
	.ibar(gnd),
	.o(\t_ctrl_readRegB[3]~input_o ));
// synopsys translate_off
defparam \t_ctrl_readRegB[3]~input .bus_hold = "false";
defparam \t_ctrl_readRegB[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N16
cycloneive_lcell_comb \mux3|out[3]~3 (
// Equation(s):
// \mux3|out[3]~3_combout  = (\test~input_o  & (\t_ctrl_readRegB[3]~input_o )) # (!\test~input_o  & (((\my_imem|altsyncram_component|auto_generated|q_a [31] & \my_processor|decoder|is_bex~0_combout ))))

	.dataa(\test~input_o ),
	.datab(\t_ctrl_readRegB[3]~input_o ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datad(\my_processor|decoder|is_bex~0_combout ),
	.cin(gnd),
	.combout(\mux3|out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux3|out[3]~3 .lut_mask = 16'hD888;
defparam \mux3|out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N18
cycloneive_lcell_comb \mux3|out[3]~4 (
// Equation(s):
// \mux3|out[3]~4_combout  = (\mux3|out[3]~2_combout ) # ((\mux3|out[3]~3_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [15] & \mux3|out[1]~16_combout )))

	.dataa(\mux3|out[3]~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datac(\mux3|out[1]~16_combout ),
	.datad(\mux3|out[3]~3_combout ),
	.cin(gnd),
	.combout(\mux3|out[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux3|out[3]~4 .lut_mask = 16'hFFEA;
defparam \mux3|out[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cycloneive_io_ibuf \t_ctrl_writeReg[3]~input (
	.i(t_ctrl_writeReg[3]),
	.ibar(gnd),
	.o(\t_ctrl_writeReg[3]~input_o ));
// synopsys translate_off
defparam \t_ctrl_writeReg[3]~input .bus_hold = "false";
defparam \t_ctrl_writeReg[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N2
cycloneive_lcell_comb \mux1|out[3]~2 (
// Equation(s):
// \mux1|out[3]~2_combout  = (\test~input_o  & (((\t_ctrl_writeReg[3]~input_o )))) # (!\test~input_o  & ((\my_imem|altsyncram_component|auto_generated|q_a [25]) # ((!\my_processor|ctrl_writeReg[4]~12_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\test~input_o ),
	.datac(\my_processor|ctrl_writeReg[4]~12_combout ),
	.datad(\t_ctrl_writeReg[3]~input_o ),
	.cin(gnd),
	.combout(\mux1|out[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|out[3]~2 .lut_mask = 16'hEF23;
defparam \mux1|out[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N12
cycloneive_lcell_comb \my_regfile|data_readRegB~34 (
// Equation(s):
// \my_regfile|data_readRegB~34_combout  = (\t_ctrl_writeEnable~input_o  & (\test~input_o  & (\mux3|out[3]~4_combout  $ (!\mux1|out[3]~2_combout ))))

	.dataa(\t_ctrl_writeEnable~input_o ),
	.datab(\test~input_o ),
	.datac(\mux3|out[3]~4_combout ),
	.datad(\mux1|out[3]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB~34 .lut_mask = 16'h8008;
defparam \my_regfile|data_readRegB~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X40_Y73_N1
cycloneive_io_ibuf \t_ctrl_writeReg[1]~input (
	.i(t_ctrl_writeReg[1]),
	.ibar(gnd),
	.o(\t_ctrl_writeReg[1]~input_o ));
// synopsys translate_off
defparam \t_ctrl_writeReg[1]~input .bus_hold = "false";
defparam \t_ctrl_writeReg[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N6
cycloneive_lcell_comb \mux1|out[1]~0 (
// Equation(s):
// \mux1|out[1]~0_combout  = (\test~input_o  & (\t_ctrl_writeReg[1]~input_o )) # (!\test~input_o  & (((\my_imem|altsyncram_component|auto_generated|q_a [23]) # (!\my_processor|ctrl_writeReg[4]~12_combout ))))

	.dataa(\t_ctrl_writeReg[1]~input_o ),
	.datab(\test~input_o ),
	.datac(\my_processor|ctrl_writeReg[4]~12_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\mux1|out[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|out[1]~0 .lut_mask = 16'hBB8B;
defparam \mux1|out[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X29_Y73_N1
cycloneive_io_ibuf \t_ctrl_readRegB[2]~input (
	.i(t_ctrl_readRegB[2]),
	.ibar(gnd),
	.o(\t_ctrl_readRegB[2]~input_o ));
// synopsys translate_off
defparam \t_ctrl_readRegB[2]~input .bus_hold = "false";
defparam \t_ctrl_readRegB[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N14
cycloneive_lcell_comb \mux3|out[2]~6 (
// Equation(s):
// \mux3|out[2]~6_combout  = (\test~input_o  & (\t_ctrl_readRegB[2]~input_o )) # (!\test~input_o  & (((\my_imem|altsyncram_component|auto_generated|q_a [31] & \my_processor|decoder|is_bex~0_combout ))))

	.dataa(\test~input_o ),
	.datab(\t_ctrl_readRegB[2]~input_o ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datad(\my_processor|decoder|is_bex~0_combout ),
	.cin(gnd),
	.combout(\mux3|out[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mux3|out[2]~6 .lut_mask = 16'hD888;
defparam \mux3|out[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N20
cycloneive_lcell_comb \mux3|out[2]~5 (
// Equation(s):
// \mux3|out[2]~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [24] & (!\test~input_o  & (\my_processor|ctrl_writeReg~8_combout  & \my_processor|decoder|Rtar~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\test~input_o ),
	.datac(\my_processor|ctrl_writeReg~8_combout ),
	.datad(\my_processor|decoder|Rtar~0_combout ),
	.cin(gnd),
	.combout(\mux3|out[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux3|out[2]~5 .lut_mask = 16'h2000;
defparam \mux3|out[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N28
cycloneive_lcell_comb \mux3|out[2]~7 (
// Equation(s):
// \mux3|out[2]~7_combout  = (\mux3|out[2]~6_combout ) # ((\mux3|out[2]~5_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [14] & \mux3|out[1]~16_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datab(\mux3|out[2]~6_combout ),
	.datac(\mux3|out[1]~16_combout ),
	.datad(\mux3|out[2]~5_combout ),
	.cin(gnd),
	.combout(\mux3|out[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mux3|out[2]~7 .lut_mask = 16'hFFEC;
defparam \mux3|out[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N0
cycloneive_lcell_comb \mux3|out[1]~11 (
// Equation(s):
// \mux3|out[1]~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [23] & (!\test~input_o  & (\my_processor|ctrl_writeReg~8_combout  & \my_processor|decoder|Rtar~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\test~input_o ),
	.datac(\my_processor|ctrl_writeReg~8_combout ),
	.datad(\my_processor|decoder|Rtar~0_combout ),
	.cin(gnd),
	.combout(\mux3|out[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mux3|out[1]~11 .lut_mask = 16'h2000;
defparam \mux3|out[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N1
cycloneive_io_ibuf \t_ctrl_readRegB[1]~input (
	.i(t_ctrl_readRegB[1]),
	.ibar(gnd),
	.o(\t_ctrl_readRegB[1]~input_o ));
// synopsys translate_off
defparam \t_ctrl_readRegB[1]~input .bus_hold = "false";
defparam \t_ctrl_readRegB[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N6
cycloneive_lcell_comb \mux3|out[1]~12 (
// Equation(s):
// \mux3|out[1]~12_combout  = (\test~input_o  & (\t_ctrl_readRegB[1]~input_o )) # (!\test~input_o  & (((\my_imem|altsyncram_component|auto_generated|q_a [31] & \my_processor|decoder|is_bex~0_combout ))))

	.dataa(\test~input_o ),
	.datab(\t_ctrl_readRegB[1]~input_o ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datad(\my_processor|decoder|is_bex~0_combout ),
	.cin(gnd),
	.combout(\mux3|out[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mux3|out[1]~12 .lut_mask = 16'hD888;
defparam \mux3|out[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N8
cycloneive_lcell_comb \mux3|out[1]~13 (
// Equation(s):
// \mux3|out[1]~13_combout  = (\mux3|out[1]~11_combout ) # ((\mux3|out[1]~12_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [13] & \mux3|out[1]~16_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datab(\mux3|out[1]~11_combout ),
	.datac(\mux3|out[1]~16_combout ),
	.datad(\mux3|out[1]~12_combout ),
	.cin(gnd),
	.combout(\mux3|out[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mux3|out[1]~13 .lut_mask = 16'hFFEC;
defparam \mux3|out[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N14
cycloneive_lcell_comb \my_regfile|data_readRegB~33 (
// Equation(s):
// \my_regfile|data_readRegB~33_combout  = (\mux1|out[1]~0_combout  & (\mux3|out[1]~13_combout  & (\mux3|out[2]~7_combout  $ (!\mux1|out[2]~1_combout )))) # (!\mux1|out[1]~0_combout  & (!\mux3|out[1]~13_combout  & (\mux3|out[2]~7_combout  $ 
// (!\mux1|out[2]~1_combout ))))

	.dataa(\mux1|out[1]~0_combout ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\mux3|out[1]~13_combout ),
	.datad(\mux1|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB~33 .lut_mask = 16'h8421;
defparam \my_regfile|data_readRegB~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X40_Y73_N8
cycloneive_io_ibuf \t_ctrl_readRegB[4]~input (
	.i(t_ctrl_readRegB[4]),
	.ibar(gnd),
	.o(\t_ctrl_readRegB[4]~input_o ));
// synopsys translate_off
defparam \t_ctrl_readRegB[4]~input .bus_hold = "false";
defparam \t_ctrl_readRegB[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N30
cycloneive_lcell_comb \mux3|out[4]~14 (
// Equation(s):
// \mux3|out[4]~14_combout  = (\my_processor|decoder|Rtar~0_combout  & ((\my_processor|ctrl_writeReg~8_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [26])) # (!\my_processor|ctrl_writeReg~8_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [16]))))) # (!\my_processor|decoder|Rtar~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\my_processor|decoder|Rtar~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_processor|ctrl_writeReg~8_combout ),
	.cin(gnd),
	.combout(\mux3|out[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mux3|out[4]~14 .lut_mask = 16'hD8F0;
defparam \mux3|out[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N0
cycloneive_lcell_comb \mux3|out[4]~15 (
// Equation(s):
// \mux3|out[4]~15_combout  = (\test~input_o  & (\t_ctrl_readRegB[4]~input_o )) # (!\test~input_o  & (((\mux3|out[4]~14_combout ) # (\my_processor|decoder|is_bex~1_combout ))))

	.dataa(\test~input_o ),
	.datab(\t_ctrl_readRegB[4]~input_o ),
	.datac(\mux3|out[4]~14_combout ),
	.datad(\my_processor|decoder|is_bex~1_combout ),
	.cin(gnd),
	.combout(\mux3|out[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mux3|out[4]~15 .lut_mask = 16'hDDD8;
defparam \mux3|out[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N8
cycloneive_io_ibuf \t_ctrl_readRegB[0]~input (
	.i(t_ctrl_readRegB[0]),
	.ibar(gnd),
	.o(\t_ctrl_readRegB[0]~input_o ));
// synopsys translate_off
defparam \t_ctrl_readRegB[0]~input .bus_hold = "false";
defparam \t_ctrl_readRegB[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N2
cycloneive_lcell_comb \mux3|out[0]~8 (
// Equation(s):
// \mux3|out[0]~8_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_processor|decoder|Rtar~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [22] $ (\my_imem|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_processor|decoder|Rtar~0_combout ),
	.cin(gnd),
	.combout(\mux3|out[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mux3|out[0]~8 .lut_mask = 16'h0600;
defparam \mux3|out[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N12
cycloneive_lcell_comb \mux3|out[0]~9 (
// Equation(s):
// \mux3|out[0]~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [31] & (\my_imem|altsyncram_component|auto_generated|q_a [12] & (!\my_processor|decoder|is_bex~0_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [31] & 
// (\my_imem|altsyncram_component|auto_generated|q_a [12] $ (((\mux3|out[0]~8_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datac(\my_processor|decoder|is_bex~0_combout ),
	.datad(\mux3|out[0]~8_combout ),
	.cin(gnd),
	.combout(\mux3|out[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mux3|out[0]~9 .lut_mask = 16'h194C;
defparam \mux3|out[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N30
cycloneive_lcell_comb \mux3|out[0]~10 (
// Equation(s):
// \mux3|out[0]~10_combout  = (\test~input_o  & (\t_ctrl_readRegB[0]~input_o )) # (!\test~input_o  & ((\mux3|out[0]~9_combout )))

	.dataa(\test~input_o ),
	.datab(\t_ctrl_readRegB[0]~input_o ),
	.datac(gnd),
	.datad(\mux3|out[0]~9_combout ),
	.cin(gnd),
	.combout(\mux3|out[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mux3|out[0]~10 .lut_mask = 16'hDD88;
defparam \mux3|out[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N4
cycloneive_lcell_comb \mux1|out[4]~4 (
// Equation(s):
// \mux1|out[4]~4_combout  = (\test~input_o  & (\t_ctrl_writeReg[4]~input_o )) # (!\test~input_o  & (((\my_imem|altsyncram_component|auto_generated|q_a [26]) # (!\my_processor|ctrl_writeReg[4]~12_combout ))))

	.dataa(\t_ctrl_writeReg[4]~input_o ),
	.datab(\test~input_o ),
	.datac(\my_processor|ctrl_writeReg[4]~12_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\mux1|out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|out[4]~4 .lut_mask = 16'hBB8B;
defparam \mux1|out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N20
cycloneive_lcell_comb \my_processor|ctrl_writeReg[0]~2 (
// Equation(s):
// \my_processor|ctrl_writeReg[0]~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [27] & (\my_imem|altsyncram_component|auto_generated|q_a [28] & (!\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// !\my_imem|altsyncram_component|auto_generated|q_a [31])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[0]~2 .lut_mask = 16'h0008;
defparam \my_processor|ctrl_writeReg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N8
cycloneive_lcell_comb \my_processor|ctrl_writeReg[0]~3 (
// Equation(s):
// \my_processor|ctrl_writeReg[0]~3_combout  = (\my_processor|ctrl_writeReg[4]~12_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [22])))) # (!\my_processor|ctrl_writeReg[4]~12_combout  & (\my_processor|ctrl_writeReg[0]~2_combout  & 
// ((!\my_imem|altsyncram_component|auto_generated|q_a [29]))))

	.dataa(\my_processor|ctrl_writeReg[0]~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\my_processor|ctrl_writeReg[4]~12_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[0]~3 .lut_mask = 16'hC0CA;
defparam \my_processor|ctrl_writeReg[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N0
cycloneive_lcell_comb \mux1|out[0]~3 (
// Equation(s):
// \mux1|out[0]~3_combout  = (\test~input_o  & (\t_ctrl_writeReg[0]~input_o )) # (!\test~input_o  & ((\my_processor|ctrl_writeReg[0]~3_combout )))

	.dataa(\test~input_o ),
	.datab(\t_ctrl_writeReg[0]~input_o ),
	.datac(gnd),
	.datad(\my_processor|ctrl_writeReg[0]~3_combout ),
	.cin(gnd),
	.combout(\mux1|out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|out[0]~3 .lut_mask = 16'hDD88;
defparam \mux1|out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N0
cycloneive_lcell_comb \my_regfile|data_readRegB~32 (
// Equation(s):
// \my_regfile|data_readRegB~32_combout  = (\mux3|out[4]~15_combout  & (\mux1|out[4]~4_combout  & (\mux3|out[0]~10_combout  $ (!\mux1|out[0]~3_combout )))) # (!\mux3|out[4]~15_combout  & (!\mux1|out[4]~4_combout  & (\mux3|out[0]~10_combout  $ 
// (!\mux1|out[0]~3_combout ))))

	.dataa(\mux3|out[4]~15_combout ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\mux1|out[4]~4_combout ),
	.datad(\mux1|out[0]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB~32 .lut_mask = 16'h8421;
defparam \my_regfile|data_readRegB~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N8
cycloneive_lcell_comb \my_regfile|data_readRegB~35 (
// Equation(s):
// \my_regfile|data_readRegB~35_combout  = ((!\my_regfile|data_readRegB~32_combout ) # (!\my_regfile|data_readRegB~33_combout )) # (!\my_regfile|data_readRegB~34_combout )

	.dataa(\my_regfile|data_readRegB~34_combout ),
	.datab(\my_regfile|data_readRegB~33_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB~35 .lut_mask = 16'h77FF;
defparam \my_regfile|data_readRegB~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N1
cycloneive_io_ibuf \t_data_writeReg[31]~input (
	.i(t_data_writeReg[31]),
	.ibar(gnd),
	.o(\t_data_writeReg[31]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[31]~input .bus_hold = "false";
defparam \t_data_writeReg[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N16
cycloneive_lcell_comb \mux4|out[31]~31 (
// Equation(s):
// \mux4|out[31]~31_combout  = (\test~input_o  & \t_data_writeReg[31]~input_o )

	.dataa(\test~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\t_data_writeReg[31]~input_o ),
	.cin(gnd),
	.combout(\mux4|out[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mux4|out[31]~31 .lut_mask = 16'hAA00;
defparam \mux4|out[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N26
cycloneive_lcell_comb \my_regfile|Decoder0~33 (
// Equation(s):
// \my_regfile|Decoder0~33_combout  = (\t_ctrl_writeEnable~input_o  & (\test~input_o  & (\mux1|out[4]~4_combout  & \mux1|out[1]~0_combout )))

	.dataa(\t_ctrl_writeEnable~input_o ),
	.datab(\test~input_o ),
	.datac(\mux1|out[4]~4_combout ),
	.datad(\mux1|out[1]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~33 .lut_mask = 16'h8000;
defparam \my_regfile|Decoder0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N30
cycloneive_lcell_comb \my_regfile|Decoder0~58 (
// Equation(s):
// \my_regfile|Decoder0~58_combout  = (\mux1|out[2]~1_combout  & (\mux1|out[0]~3_combout  & (!\mux1|out[3]~2_combout  & \my_regfile|Decoder0~33_combout )))

	.dataa(\mux1|out[2]~1_combout ),
	.datab(\mux1|out[0]~3_combout ),
	.datac(\mux1|out[3]~2_combout ),
	.datad(\my_regfile|Decoder0~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~58 .lut_mask = 16'h0800;
defparam \my_regfile|Decoder0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N5
dffeas \my_regfile|registers[23][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N14
cycloneive_lcell_comb \my_regfile|Decoder0~59 (
// Equation(s):
// \my_regfile|Decoder0~59_combout  = (\mux1|out[0]~3_combout  & (!\mux1|out[2]~1_combout  & (!\mux1|out[3]~2_combout  & \my_regfile|Decoder0~33_combout )))

	.dataa(\mux1|out[0]~3_combout ),
	.datab(\mux1|out[2]~1_combout ),
	.datac(\mux1|out[3]~2_combout ),
	.datad(\my_regfile|Decoder0~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~59 .lut_mask = 16'h0200;
defparam \my_regfile|Decoder0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N19
dffeas \my_regfile|registers[19][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N2
cycloneive_lcell_comb \my_regfile|Decoder0~38 (
// Equation(s):
// \my_regfile|Decoder0~38_combout  = (\mux1|out[0]~3_combout  & (!\mux1|out[2]~1_combout  & (\mux1|out[3]~2_combout  & \my_regfile|Decoder0~33_combout )))

	.dataa(\mux1|out[0]~3_combout ),
	.datab(\mux1|out[2]~1_combout ),
	.datac(\mux1|out[3]~2_combout ),
	.datad(\my_regfile|Decoder0~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~38 .lut_mask = 16'h2000;
defparam \my_regfile|Decoder0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N1
dffeas \my_regfile|registers[27][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N0
cycloneive_lcell_comb \my_regfile|Mux32~7 (
// Equation(s):
// \my_regfile|Mux32~7_combout  = (\mux3|out[3]~4_combout  & (((\my_regfile|registers[27][31]~q ) # (\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & (\my_regfile|registers[19][31]~q  & ((!\mux3|out[2]~7_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[19][31]~q ),
	.datac(\my_regfile|registers[27][31]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux32~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux32~7 .lut_mask = 16'hAAE4;
defparam \my_regfile|Mux32~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N0
cycloneive_lcell_comb \my_regfile|Decoder0~40 (
// Equation(s):
// \my_regfile|Decoder0~40_combout  = (\mux1|out[0]~3_combout  & (\mux1|out[2]~1_combout  & (\mux1|out[3]~2_combout  & \my_regfile|Decoder0~33_combout )))

	.dataa(\mux1|out[0]~3_combout ),
	.datab(\mux1|out[2]~1_combout ),
	.datac(\mux1|out[3]~2_combout ),
	.datad(\my_regfile|Decoder0~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~40 .lut_mask = 16'h8000;
defparam \my_regfile|Decoder0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N3
dffeas \my_regfile|registers[31][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N2
cycloneive_lcell_comb \my_regfile|Mux32~8 (
// Equation(s):
// \my_regfile|Mux32~8_combout  = (\my_regfile|Mux32~7_combout  & (((\my_regfile|registers[31][31]~q ) # (!\mux3|out[2]~7_combout )))) # (!\my_regfile|Mux32~7_combout  & (\my_regfile|registers[23][31]~q  & ((\mux3|out[2]~7_combout ))))

	.dataa(\my_regfile|registers[23][31]~q ),
	.datab(\my_regfile|Mux32~7_combout ),
	.datac(\my_regfile|registers[31][31]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux32~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux32~8 .lut_mask = 16'hE2CC;
defparam \my_regfile|Mux32~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N4
cycloneive_lcell_comb \my_regfile|Decoder0~26 (
// Equation(s):
// \my_regfile|Decoder0~26_combout  = (\t_ctrl_writeEnable~input_o  & (\t_ctrl_writeReg[4]~input_o  & \test~input_o ))

	.dataa(\t_ctrl_writeEnable~input_o ),
	.datab(\t_ctrl_writeReg[4]~input_o ),
	.datac(gnd),
	.datad(\test~input_o ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~26 .lut_mask = 16'h8800;
defparam \my_regfile|Decoder0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N22
cycloneive_lcell_comb \my_regfile|Decoder0~27 (
// Equation(s):
// \my_regfile|Decoder0~27_combout  = (!\mux1|out[1]~0_combout  & \mux1|out[2]~1_combout )

	.dataa(\mux1|out[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux1|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~27 .lut_mask = 16'h5500;
defparam \my_regfile|Decoder0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N26
cycloneive_lcell_comb \my_regfile|Decoder0~30 (
// Equation(s):
// \my_regfile|Decoder0~30_combout  = (\mux1|out[3]~2_combout  & (\mux1|out[0]~3_combout  & (\my_regfile|Decoder0~26_combout  & \my_regfile|Decoder0~27_combout )))

	.dataa(\mux1|out[3]~2_combout ),
	.datab(\mux1|out[0]~3_combout ),
	.datac(\my_regfile|Decoder0~26_combout ),
	.datad(\my_regfile|Decoder0~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~30 .lut_mask = 16'h8000;
defparam \my_regfile|Decoder0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N27
dffeas \my_regfile|registers[29][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N22
cycloneive_lcell_comb \my_regfile|Decoder0~28 (
// Equation(s):
// \my_regfile|Decoder0~28_combout  = (!\mux1|out[3]~2_combout  & (\mux1|out[0]~3_combout  & (\my_regfile|Decoder0~26_combout  & \my_regfile|Decoder0~27_combout )))

	.dataa(\mux1|out[3]~2_combout ),
	.datab(\mux1|out[0]~3_combout ),
	.datac(\my_regfile|Decoder0~26_combout ),
	.datad(\my_regfile|Decoder0~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~28 .lut_mask = 16'h4000;
defparam \my_regfile|Decoder0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N15
dffeas \my_regfile|registers[21][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y39_N21
dffeas \my_regfile|registers[25][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N30
cycloneive_lcell_comb \my_regfile|Decoder0~53 (
// Equation(s):
// \my_regfile|Decoder0~53_combout  = (!\mux1|out[1]~0_combout  & (!\mux1|out[2]~1_combout  & (\my_regfile|Decoder0~24_combout  & !\mux1|out[3]~2_combout )))

	.dataa(\mux1|out[1]~0_combout ),
	.datab(\mux1|out[2]~1_combout ),
	.datac(\my_regfile|Decoder0~24_combout ),
	.datad(\mux1|out[3]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~53 .lut_mask = 16'h0010;
defparam \my_regfile|Decoder0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N3
dffeas \my_regfile|registers[17][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N2
cycloneive_lcell_comb \my_regfile|Mux32~0 (
// Equation(s):
// \my_regfile|Mux32~0_combout  = (\mux3|out[2]~7_combout  & (((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & ((\mux3|out[3]~4_combout  & (\my_regfile|registers[25][31]~q )) # (!\mux3|out[3]~4_combout  & ((\my_regfile|registers[17][31]~q )))))

	.dataa(\my_regfile|registers[25][31]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[17][31]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux32~0 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N6
cycloneive_lcell_comb \my_regfile|Mux32~1 (
// Equation(s):
// \my_regfile|Mux32~1_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux32~0_combout  & (\my_regfile|registers[29][31]~q )) # (!\my_regfile|Mux32~0_combout  & ((\my_regfile|registers[21][31]~q ))))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux32~0_combout ))))

	.dataa(\my_regfile|registers[29][31]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[21][31]~q ),
	.datad(\my_regfile|Mux32~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux32~1 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N28
cycloneive_lcell_comb \my_regfile|Decoder0~34 (
// Equation(s):
// \my_regfile|Decoder0~34_combout  = (\mux1|out[3]~2_combout  & ((\test~input_o  & (!\t_ctrl_writeReg[0]~input_o )) # (!\test~input_o  & ((!\my_processor|ctrl_writeReg[0]~3_combout )))))

	.dataa(\t_ctrl_writeReg[0]~input_o ),
	.datab(\test~input_o ),
	.datac(\my_processor|ctrl_writeReg[0]~3_combout ),
	.datad(\mux1|out[3]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~34 .lut_mask = 16'h4700;
defparam \my_regfile|Decoder0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N30
cycloneive_lcell_comb \my_regfile|Decoder0~35 (
// Equation(s):
// \my_regfile|Decoder0~35_combout  = (!\mux1|out[2]~1_combout  & (\my_regfile|Decoder0~33_combout  & \my_regfile|Decoder0~34_combout ))

	.dataa(\mux1|out[2]~1_combout ),
	.datab(gnd),
	.datac(\my_regfile|Decoder0~33_combout ),
	.datad(\my_regfile|Decoder0~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~35 .lut_mask = 16'h5000;
defparam \my_regfile|Decoder0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N13
dffeas \my_regfile|registers[26][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N14
cycloneive_lcell_comb \my_regfile|Decoder0~31 (
// Equation(s):
// \my_regfile|Decoder0~31_combout  = (\my_regfile|Decoder0~26_combout  & ((\test~input_o  & (!\t_ctrl_writeReg[0]~input_o )) # (!\test~input_o  & ((!\my_processor|ctrl_writeReg[0]~3_combout )))))

	.dataa(\t_ctrl_writeReg[0]~input_o ),
	.datab(\test~input_o ),
	.datac(\my_processor|ctrl_writeReg[0]~3_combout ),
	.datad(\my_regfile|Decoder0~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~31 .lut_mask = 16'h4700;
defparam \my_regfile|Decoder0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N24
cycloneive_lcell_comb \my_regfile|Decoder0~32 (
// Equation(s):
// \my_regfile|Decoder0~32_combout  = (\mux1|out[1]~0_combout  & (\mux1|out[2]~1_combout  & (\my_regfile|Decoder0~31_combout  & !\mux1|out[3]~2_combout )))

	.dataa(\mux1|out[1]~0_combout ),
	.datab(\mux1|out[2]~1_combout ),
	.datac(\my_regfile|Decoder0~31_combout ),
	.datad(\mux1|out[3]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~32 .lut_mask = 16'h0080;
defparam \my_regfile|Decoder0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N11
dffeas \my_regfile|registers[22][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N18
cycloneive_lcell_comb \my_regfile|Decoder0~54 (
// Equation(s):
// \my_regfile|Decoder0~54_combout  = (\mux1|out[1]~0_combout  & (!\mux1|out[2]~1_combout  & (\my_regfile|Decoder0~31_combout  & !\mux1|out[3]~2_combout )))

	.dataa(\mux1|out[1]~0_combout ),
	.datab(\mux1|out[2]~1_combout ),
	.datac(\my_regfile|Decoder0~31_combout ),
	.datad(\mux1|out[3]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~54 .lut_mask = 16'h0020;
defparam \my_regfile|Decoder0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N21
dffeas \my_regfile|registers[18][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N20
cycloneive_lcell_comb \my_regfile|Mux32~2 (
// Equation(s):
// \my_regfile|Mux32~2_combout  = (\mux3|out[3]~4_combout  & (((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & ((\mux3|out[2]~7_combout  & (\my_regfile|registers[22][31]~q )) # (!\mux3|out[2]~7_combout  & ((\my_regfile|registers[18][31]~q )))))

	.dataa(\my_regfile|registers[22][31]~q ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|registers[18][31]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux32~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux32~2 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N0
cycloneive_lcell_comb \my_regfile|Decoder0~36 (
// Equation(s):
// \my_regfile|Decoder0~36_combout  = (\my_regfile|Decoder0~33_combout  & (\mux1|out[2]~1_combout  & \my_regfile|Decoder0~34_combout ))

	.dataa(\my_regfile|Decoder0~33_combout ),
	.datab(\mux1|out[2]~1_combout ),
	.datac(gnd),
	.datad(\my_regfile|Decoder0~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~36 .lut_mask = 16'h8800;
defparam \my_regfile|Decoder0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N15
dffeas \my_regfile|registers[30][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N14
cycloneive_lcell_comb \my_regfile|Mux32~3 (
// Equation(s):
// \my_regfile|Mux32~3_combout  = (\my_regfile|Mux32~2_combout  & (((\my_regfile|registers[30][31]~q ) # (!\mux3|out[3]~4_combout )))) # (!\my_regfile|Mux32~2_combout  & (\my_regfile|registers[26][31]~q  & ((\mux3|out[3]~4_combout ))))

	.dataa(\my_regfile|registers[26][31]~q ),
	.datab(\my_regfile|Mux32~2_combout ),
	.datac(\my_regfile|registers[30][31]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux32~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux32~3 .lut_mask = 16'hE2CC;
defparam \my_regfile|Mux32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N30
cycloneive_lcell_comb \my_regfile|Decoder0~37 (
// Equation(s):
// \my_regfile|Decoder0~37_combout  = (!\mux1|out[2]~1_combout  & (\my_regfile|Decoder0~26_combout  & (!\mux1|out[1]~0_combout  & \my_regfile|Decoder0~34_combout )))

	.dataa(\mux1|out[2]~1_combout ),
	.datab(\my_regfile|Decoder0~26_combout ),
	.datac(\mux1|out[1]~0_combout ),
	.datad(\my_regfile|Decoder0~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~37 .lut_mask = 16'h0400;
defparam \my_regfile|Decoder0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N3
dffeas \my_regfile|registers[24][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N10
cycloneive_lcell_comb \my_regfile|Decoder0~57 (
// Equation(s):
// \my_regfile|Decoder0~57_combout  = (\my_regfile|Decoder0~26_combout  & (!\mux1|out[1]~0_combout  & (\my_regfile|Decoder0~34_combout  & \mux1|out[2]~1_combout )))

	.dataa(\my_regfile|Decoder0~26_combout ),
	.datab(\mux1|out[1]~0_combout ),
	.datac(\my_regfile|Decoder0~34_combout ),
	.datad(\mux1|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~57 .lut_mask = 16'h2000;
defparam \my_regfile|Decoder0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N31
dffeas \my_regfile|registers[28][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N12
cycloneive_lcell_comb \my_regfile|Decoder0~55 (
// Equation(s):
// \my_regfile|Decoder0~55_combout  = (!\mux1|out[1]~0_combout  & (\mux1|out[2]~1_combout  & (\my_regfile|Decoder0~31_combout  & !\mux1|out[3]~2_combout )))

	.dataa(\mux1|out[1]~0_combout ),
	.datab(\mux1|out[2]~1_combout ),
	.datac(\my_regfile|Decoder0~31_combout ),
	.datad(\mux1|out[3]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~55 .lut_mask = 16'h0040;
defparam \my_regfile|Decoder0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N25
dffeas \my_regfile|registers[20][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N30
cycloneive_lcell_comb \my_regfile|Decoder0~56 (
// Equation(s):
// \my_regfile|Decoder0~56_combout  = (!\mux1|out[1]~0_combout  & (!\mux1|out[3]~2_combout  & (\my_regfile|Decoder0~31_combout  & !\mux1|out[2]~1_combout )))

	.dataa(\mux1|out[1]~0_combout ),
	.datab(\mux1|out[3]~2_combout ),
	.datac(\my_regfile|Decoder0~31_combout ),
	.datad(\mux1|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~56 .lut_mask = 16'h0010;
defparam \my_regfile|Decoder0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N21
dffeas \my_regfile|registers[16][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N20
cycloneive_lcell_comb \my_regfile|Mux32~4 (
// Equation(s):
// \my_regfile|Mux32~4_combout  = (\mux3|out[3]~4_combout  & (((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & ((\mux3|out[2]~7_combout  & (\my_regfile|registers[20][31]~q )) # (!\mux3|out[2]~7_combout  & ((\my_regfile|registers[16][31]~q )))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[20][31]~q ),
	.datac(\my_regfile|registers[16][31]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux32~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux32~4 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux32~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N30
cycloneive_lcell_comb \my_regfile|Mux32~5 (
// Equation(s):
// \my_regfile|Mux32~5_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux32~4_combout  & ((\my_regfile|registers[28][31]~q ))) # (!\my_regfile|Mux32~4_combout  & (\my_regfile|registers[24][31]~q )))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux32~4_combout ))))

	.dataa(\my_regfile|registers[24][31]~q ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|registers[28][31]~q ),
	.datad(\my_regfile|Mux32~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux32~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux32~5 .lut_mask = 16'hF388;
defparam \my_regfile|Mux32~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N2
cycloneive_lcell_comb \my_regfile|Mux32~6 (
// Equation(s):
// \my_regfile|Mux32~6_combout  = (\mux3|out[0]~10_combout  & (\mux3|out[1]~13_combout )) # (!\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & (\my_regfile|Mux32~3_combout )) # (!\mux3|out[1]~13_combout  & ((\my_regfile|Mux32~5_combout )))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|Mux32~3_combout ),
	.datad(\my_regfile|Mux32~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux32~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux32~6 .lut_mask = 16'hD9C8;
defparam \my_regfile|Mux32~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N8
cycloneive_lcell_comb \my_regfile|Mux32~9 (
// Equation(s):
// \my_regfile|Mux32~9_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux32~6_combout  & (\my_regfile|Mux32~8_combout )) # (!\my_regfile|Mux32~6_combout  & ((\my_regfile|Mux32~1_combout ))))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux32~6_combout ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|Mux32~8_combout ),
	.datac(\my_regfile|Mux32~1_combout ),
	.datad(\my_regfile|Mux32~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux32~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux32~9 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux32~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N10
cycloneive_lcell_comb \my_regfile|Decoder0~41 (
// Equation(s):
// \my_regfile|Decoder0~41_combout  = (\t_ctrl_writeEnable~input_o  & (!\t_ctrl_writeReg[4]~input_o  & (\t_ctrl_writeReg[0]~input_o  & \test~input_o )))

	.dataa(\t_ctrl_writeEnable~input_o ),
	.datab(\t_ctrl_writeReg[4]~input_o ),
	.datac(\t_ctrl_writeReg[0]~input_o ),
	.datad(\test~input_o ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~41 .lut_mask = 16'h2000;
defparam \my_regfile|Decoder0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N2
cycloneive_lcell_comb \my_regfile|Decoder0~60 (
// Equation(s):
// \my_regfile|Decoder0~60_combout  = (\mux1|out[2]~1_combout  & (\my_regfile|Decoder0~41_combout  & (!\mux1|out[3]~2_combout  & !\mux1|out[1]~0_combout )))

	.dataa(\mux1|out[2]~1_combout ),
	.datab(\my_regfile|Decoder0~41_combout ),
	.datac(\mux1|out[3]~2_combout ),
	.datad(\mux1|out[1]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~60 .lut_mask = 16'h0008;
defparam \my_regfile|Decoder0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N5
dffeas \my_regfile|registers[5][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N24
cycloneive_lcell_comb \my_regfile|Decoder0~43 (
// Equation(s):
// \my_regfile|Decoder0~43_combout  = (\t_ctrl_writeEnable~input_o  & (!\t_ctrl_writeReg[4]~input_o  & \test~input_o ))

	.dataa(\t_ctrl_writeEnable~input_o ),
	.datab(\t_ctrl_writeReg[4]~input_o ),
	.datac(gnd),
	.datad(\test~input_o ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~43 .lut_mask = 16'h2200;
defparam \my_regfile|Decoder0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N4
cycloneive_lcell_comb \my_regfile|Decoder0~48 (
// Equation(s):
// \my_regfile|Decoder0~48_combout  = (!\mux1|out[3]~2_combout  & (!\mux1|out[0]~3_combout  & (\my_regfile|Decoder0~43_combout  & \my_regfile|Decoder0~27_combout )))

	.dataa(\mux1|out[3]~2_combout ),
	.datab(\mux1|out[0]~3_combout ),
	.datac(\my_regfile|Decoder0~43_combout ),
	.datad(\my_regfile|Decoder0~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~48 .lut_mask = 16'h1000;
defparam \my_regfile|Decoder0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N27
dffeas \my_regfile|registers[4][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N26
cycloneive_lcell_comb \my_regfile|Mux32~10 (
// Equation(s):
// \my_regfile|Mux32~10_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & (\my_regfile|registers[5][31]~q )) # (!\mux3|out[0]~10_combout  & ((\my_regfile|registers[4][31]~q 
// )))))

	.dataa(\my_regfile|registers[5][31]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[4][31]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux32~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux32~10 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux32~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N0
cycloneive_lcell_comb \my_regfile|Decoder0~61 (
// Equation(s):
// \my_regfile|Decoder0~61_combout  = (\mux1|out[2]~1_combout  & (\my_regfile|Decoder0~41_combout  & (\mux1|out[1]~0_combout  & !\mux1|out[3]~2_combout )))

	.dataa(\mux1|out[2]~1_combout ),
	.datab(\my_regfile|Decoder0~41_combout ),
	.datac(\mux1|out[1]~0_combout ),
	.datad(\mux1|out[3]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~61 .lut_mask = 16'h0080;
defparam \my_regfile|Decoder0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N21
dffeas \my_regfile|registers[7][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N4
cycloneive_lcell_comb \my_regfile|registers[6][31]~feeder (
// Equation(s):
// \my_regfile|registers[6][31]~feeder_combout  = \mux4|out[31]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[31]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[6][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[6][31]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[6][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N28
cycloneive_lcell_comb \my_regfile|Decoder0~39 (
// Equation(s):
// \my_regfile|Decoder0~39_combout  = (!\mux1|out[3]~2_combout  & \mux1|out[2]~1_combout )

	.dataa(\mux1|out[3]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux1|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~39 .lut_mask = 16'h5500;
defparam \my_regfile|Decoder0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N14
cycloneive_lcell_comb \my_regfile|Decoder0~47 (
// Equation(s):
// \my_regfile|Decoder0~47_combout  = (\mux1|out[1]~0_combout  & (!\mux1|out[0]~3_combout  & (\my_regfile|Decoder0~43_combout  & \my_regfile|Decoder0~39_combout )))

	.dataa(\mux1|out[1]~0_combout ),
	.datab(\mux1|out[0]~3_combout ),
	.datac(\my_regfile|Decoder0~43_combout ),
	.datad(\my_regfile|Decoder0~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~47 .lut_mask = 16'h2000;
defparam \my_regfile|Decoder0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N5
dffeas \my_regfile|registers[6][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[6][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N20
cycloneive_lcell_comb \my_regfile|Mux32~11 (
// Equation(s):
// \my_regfile|Mux32~11_combout  = (\my_regfile|Mux32~10_combout  & (((\my_regfile|registers[7][31]~q )) # (!\mux3|out[1]~13_combout ))) # (!\my_regfile|Mux32~10_combout  & (\mux3|out[1]~13_combout  & ((\my_regfile|registers[6][31]~q ))))

	.dataa(\my_regfile|Mux32~10_combout ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[7][31]~q ),
	.datad(\my_regfile|registers[6][31]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux32~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux32~11 .lut_mask = 16'hE6A2;
defparam \my_regfile|Mux32~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N20
cycloneive_lcell_comb \my_regfile|Decoder0~29 (
// Equation(s):
// \my_regfile|Decoder0~29_combout  = (!\mux1|out[3]~2_combout  & !\mux1|out[2]~1_combout )

	.dataa(\mux1|out[3]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux1|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~29 .lut_mask = 16'h0055;
defparam \my_regfile|Decoder0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N2
cycloneive_lcell_comb \my_regfile|Decoder0~49 (
// Equation(s):
// \my_regfile|Decoder0~49_combout  = (\mux1|out[1]~0_combout  & (!\mux1|out[0]~3_combout  & (\my_regfile|Decoder0~43_combout  & \my_regfile|Decoder0~29_combout )))

	.dataa(\mux1|out[1]~0_combout ),
	.datab(\mux1|out[0]~3_combout ),
	.datac(\my_regfile|Decoder0~43_combout ),
	.datad(\my_regfile|Decoder0~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~49 .lut_mask = 16'h2000;
defparam \my_regfile|Decoder0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N7
dffeas \my_regfile|registers[2][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N26
cycloneive_lcell_comb \my_regfile|Decoder0~63 (
// Equation(s):
// \my_regfile|Decoder0~63_combout  = (\my_regfile|Decoder0~41_combout  & (!\mux1|out[3]~2_combout  & (!\mux1|out[1]~0_combout  & !\mux1|out[2]~1_combout )))

	.dataa(\my_regfile|Decoder0~41_combout ),
	.datab(\mux1|out[3]~2_combout ),
	.datac(\mux1|out[1]~0_combout ),
	.datad(\mux1|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~63 .lut_mask = 16'h0002;
defparam \my_regfile|Decoder0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N29
dffeas \my_regfile|registers[1][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N14
cycloneive_lcell_comb \my_regfile|Decoder0~62 (
// Equation(s):
// \my_regfile|Decoder0~62_combout  = (!\mux1|out[2]~1_combout  & (\my_regfile|Decoder0~41_combout  & (\mux1|out[1]~0_combout  & !\mux1|out[3]~2_combout )))

	.dataa(\mux1|out[2]~1_combout ),
	.datab(\my_regfile|Decoder0~41_combout ),
	.datac(\mux1|out[1]~0_combout ),
	.datad(\mux1|out[3]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~62 .lut_mask = 16'h0040;
defparam \my_regfile|Decoder0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N19
dffeas \my_regfile|registers[3][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N28
cycloneive_lcell_comb \my_regfile|Mux32~14 (
// Equation(s):
// \my_regfile|Mux32~14_combout  = (\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & ((\my_regfile|registers[3][31]~q ))) # (!\mux3|out[1]~13_combout  & (\my_regfile|registers[1][31]~q ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[1][31]~q ),
	.datad(\my_regfile|registers[3][31]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux32~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux32~14 .lut_mask = 16'hA820;
defparam \my_regfile|Mux32~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N6
cycloneive_lcell_comb \my_regfile|Mux32~15 (
// Equation(s):
// \my_regfile|Mux32~15_combout  = (\my_regfile|Mux32~14_combout ) # ((!\mux3|out[0]~10_combout  & (\mux3|out[1]~13_combout  & \my_regfile|registers[2][31]~q )))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[2][31]~q ),
	.datad(\my_regfile|Mux32~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux32~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux32~15 .lut_mask = 16'hFF40;
defparam \my_regfile|Mux32~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N30
cycloneive_lcell_comb \my_regfile|Decoder0~42 (
// Equation(s):
// \my_regfile|Decoder0~42_combout  = (!\mux1|out[1]~0_combout  & (\my_regfile|Decoder0~41_combout  & (\mux1|out[3]~2_combout  & !\mux1|out[2]~1_combout )))

	.dataa(\mux1|out[1]~0_combout ),
	.datab(\my_regfile|Decoder0~41_combout ),
	.datac(\mux1|out[3]~2_combout ),
	.datad(\mux1|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~42 .lut_mask = 16'h0040;
defparam \my_regfile|Decoder0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N23
dffeas \my_regfile|registers[9][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N14
cycloneive_lcell_comb \my_regfile|Decoder0~46 (
// Equation(s):
// \my_regfile|Decoder0~46_combout  = (\mux1|out[1]~0_combout  & (\my_regfile|Decoder0~41_combout  & (\mux1|out[3]~2_combout  & !\mux1|out[2]~1_combout )))

	.dataa(\mux1|out[1]~0_combout ),
	.datab(\my_regfile|Decoder0~41_combout ),
	.datac(\mux1|out[3]~2_combout ),
	.datad(\mux1|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~46 .lut_mask = 16'h0080;
defparam \my_regfile|Decoder0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N31
dffeas \my_regfile|registers[11][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N18
cycloneive_lcell_comb \my_regfile|Decoder0~44 (
// Equation(s):
// \my_regfile|Decoder0~44_combout  = (\mux1|out[1]~0_combout  & (\my_regfile|Decoder0~43_combout  & (\my_regfile|Decoder0~34_combout  & !\mux1|out[2]~1_combout )))

	.dataa(\mux1|out[1]~0_combout ),
	.datab(\my_regfile|Decoder0~43_combout ),
	.datac(\my_regfile|Decoder0~34_combout ),
	.datad(\mux1|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~44 .lut_mask = 16'h0080;
defparam \my_regfile|Decoder0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N11
dffeas \my_regfile|registers[10][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N26
cycloneive_lcell_comb \my_regfile|Decoder0~45 (
// Equation(s):
// \my_regfile|Decoder0~45_combout  = (\my_regfile|Decoder0~43_combout  & (!\mux1|out[1]~0_combout  & (!\mux1|out[2]~1_combout  & \my_regfile|Decoder0~34_combout )))

	.dataa(\my_regfile|Decoder0~43_combout ),
	.datab(\mux1|out[1]~0_combout ),
	.datac(\mux1|out[2]~1_combout ),
	.datad(\my_regfile|Decoder0~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~45 .lut_mask = 16'h0200;
defparam \my_regfile|Decoder0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N1
dffeas \my_regfile|registers[8][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N0
cycloneive_lcell_comb \my_regfile|Mux32~12 (
// Equation(s):
// \my_regfile|Mux32~12_combout  = (\mux3|out[0]~10_combout  & (((\mux3|out[1]~13_combout )))) # (!\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & (\my_regfile|registers[10][31]~q )) # (!\mux3|out[1]~13_combout  & ((\my_regfile|registers[8][31]~q 
// )))))

	.dataa(\my_regfile|registers[10][31]~q ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|registers[8][31]~q ),
	.datad(\mux3|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux32~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux32~12 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux32~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N30
cycloneive_lcell_comb \my_regfile|Mux32~13 (
// Equation(s):
// \my_regfile|Mux32~13_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux32~12_combout  & ((\my_regfile|registers[11][31]~q ))) # (!\my_regfile|Mux32~12_combout  & (\my_regfile|registers[9][31]~q )))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux32~12_combout ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|registers[9][31]~q ),
	.datac(\my_regfile|registers[11][31]~q ),
	.datad(\my_regfile|Mux32~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux32~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux32~13 .lut_mask = 16'hF588;
defparam \my_regfile|Mux32~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N22
cycloneive_lcell_comb \my_regfile|Mux32~16 (
// Equation(s):
// \my_regfile|Mux32~16_combout  = (\mux3|out[3]~4_combout  & ((\mux3|out[2]~7_combout ) # ((\my_regfile|Mux32~13_combout )))) # (!\mux3|out[3]~4_combout  & (!\mux3|out[2]~7_combout  & (\my_regfile|Mux32~15_combout )))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|Mux32~15_combout ),
	.datad(\my_regfile|Mux32~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux32~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux32~16 .lut_mask = 16'hBA98;
defparam \my_regfile|Mux32~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N24
cycloneive_lcell_comb \my_regfile|Decoder0~51 (
// Equation(s):
// \my_regfile|Decoder0~51_combout  = (\my_regfile|Decoder0~41_combout  & (\mux1|out[3]~2_combout  & (\mux1|out[2]~1_combout  & !\mux1|out[1]~0_combout )))

	.dataa(\my_regfile|Decoder0~41_combout ),
	.datab(\mux1|out[3]~2_combout ),
	.datac(\mux1|out[2]~1_combout ),
	.datad(\mux1|out[1]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~51 .lut_mask = 16'h0080;
defparam \my_regfile|Decoder0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N25
dffeas \my_regfile|registers[13][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N10
cycloneive_lcell_comb \my_regfile|Decoder0~64 (
// Equation(s):
// \my_regfile|Decoder0~64_combout  = (\mux1|out[2]~1_combout  & (\my_regfile|Decoder0~43_combout  & (!\mux1|out[1]~0_combout  & \my_regfile|Decoder0~34_combout )))

	.dataa(\mux1|out[2]~1_combout ),
	.datab(\my_regfile|Decoder0~43_combout ),
	.datac(\mux1|out[1]~0_combout ),
	.datad(\my_regfile|Decoder0~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~64 .lut_mask = 16'h0800;
defparam \my_regfile|Decoder0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N27
dffeas \my_regfile|registers[12][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N26
cycloneive_lcell_comb \my_regfile|Mux32~17 (
// Equation(s):
// \my_regfile|Mux32~17_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|registers[13][31]~q ) # ((\mux3|out[1]~13_combout )))) # (!\mux3|out[0]~10_combout  & (((\my_regfile|registers[12][31]~q  & !\mux3|out[1]~13_combout ))))

	.dataa(\my_regfile|registers[13][31]~q ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|registers[12][31]~q ),
	.datad(\mux3|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux32~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux32~17 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux32~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N28
cycloneive_lcell_comb \my_regfile|registers[15][31]~feeder (
// Equation(s):
// \my_regfile|registers[15][31]~feeder_combout  = \mux4|out[31]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[31]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[15][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[15][31]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[15][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N20
cycloneive_lcell_comb \my_regfile|Decoder0~52 (
// Equation(s):
// \my_regfile|Decoder0~52_combout  = (\mux1|out[1]~0_combout  & (\mux1|out[2]~1_combout  & (\my_regfile|Decoder0~41_combout  & \mux1|out[3]~2_combout )))

	.dataa(\mux1|out[1]~0_combout ),
	.datab(\mux1|out[2]~1_combout ),
	.datac(\my_regfile|Decoder0~41_combout ),
	.datad(\mux1|out[3]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~52 .lut_mask = 16'h8000;
defparam \my_regfile|Decoder0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N29
dffeas \my_regfile|registers[15][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[15][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N10
cycloneive_lcell_comb \my_regfile|Decoder0~50 (
// Equation(s):
// \my_regfile|Decoder0~50_combout  = (\mux1|out[1]~0_combout  & (\my_regfile|Decoder0~34_combout  & (\my_regfile|Decoder0~43_combout  & \mux1|out[2]~1_combout )))

	.dataa(\mux1|out[1]~0_combout ),
	.datab(\my_regfile|Decoder0~34_combout ),
	.datac(\my_regfile|Decoder0~43_combout ),
	.datad(\mux1|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~50 .lut_mask = 16'h8000;
defparam \my_regfile|Decoder0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N29
dffeas \my_regfile|registers[14][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N28
cycloneive_lcell_comb \my_regfile|Mux32~18 (
// Equation(s):
// \my_regfile|Mux32~18_combout  = (\my_regfile|Mux32~17_combout  & ((\my_regfile|registers[15][31]~q ) # ((!\mux3|out[1]~13_combout )))) # (!\my_regfile|Mux32~17_combout  & (((\my_regfile|registers[14][31]~q  & \mux3|out[1]~13_combout ))))

	.dataa(\my_regfile|Mux32~17_combout ),
	.datab(\my_regfile|registers[15][31]~q ),
	.datac(\my_regfile|registers[14][31]~q ),
	.datad(\mux3|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux32~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux32~18 .lut_mask = 16'hD8AA;
defparam \my_regfile|Mux32~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N0
cycloneive_lcell_comb \my_regfile|Mux32~19 (
// Equation(s):
// \my_regfile|Mux32~19_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux32~16_combout  & ((\my_regfile|Mux32~18_combout ))) # (!\my_regfile|Mux32~16_combout  & (\my_regfile|Mux32~11_combout )))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux32~16_combout ))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|Mux32~11_combout ),
	.datac(\my_regfile|Mux32~16_combout ),
	.datad(\my_regfile|Mux32~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux32~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux32~19 .lut_mask = 16'hF858;
defparam \my_regfile|Mux32~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N10
cycloneive_lcell_comb \my_regfile|Mux32~20 (
// Equation(s):
// \my_regfile|Mux32~20_combout  = (\mux3|out[4]~15_combout  & (\my_regfile|Mux32~9_combout )) # (!\mux3|out[4]~15_combout  & ((\my_regfile|Mux32~19_combout )))

	.dataa(gnd),
	.datab(\mux3|out[4]~15_combout ),
	.datac(\my_regfile|Mux32~9_combout ),
	.datad(\my_regfile|Mux32~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux32~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux32~20 .lut_mask = 16'hF3C0;
defparam \my_regfile|Mux32~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N24
cycloneive_lcell_comb \my_processor|data_operandB[31]~0 (
// Equation(s):
// \my_processor|data_operandB[31]~0_combout  = (\my_processor|decoder|ALUinB~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|decoder|ALUinB~1_combout  & (((\my_regfile|Mux32~20_combout ) # 
// (!\my_regfile|data_readRegB~35_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|decoder|ALUinB~1_combout ),
	.datac(\my_regfile|data_readRegB~35_combout ),
	.datad(\my_regfile|Mux32~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[31]~0 .lut_mask = 16'hBB8B;
defparam \my_processor|data_operandB[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X83_Y0_N1
cycloneive_io_ibuf \t_ctrl_readRegA[0]~input (
	.i(t_ctrl_readRegA[0]),
	.ibar(gnd),
	.o(\t_ctrl_readRegA[0]~input_o ));
// synopsys translate_off
defparam \t_ctrl_readRegA[0]~input .bus_hold = "false";
defparam \t_ctrl_readRegA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N4
cycloneive_lcell_comb \mux2|out[0]~2 (
// Equation(s):
// \mux2|out[0]~2_combout  = (\test~input_o  & (\t_ctrl_readRegA[0]~input_o )) # (!\test~input_o  & (((\my_imem|altsyncram_component|auto_generated|q_a [17] & !\my_processor|decoder|is_bex~1_combout ))))

	.dataa(\t_ctrl_readRegA[0]~input_o ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\test~input_o ),
	.datad(\my_processor|decoder|is_bex~1_combout ),
	.cin(gnd),
	.combout(\mux2|out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|out[0]~2 .lut_mask = 16'hA0AC;
defparam \mux2|out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N15
cycloneive_io_ibuf \t_ctrl_readRegA[1]~input (
	.i(t_ctrl_readRegA[1]),
	.ibar(gnd),
	.o(\t_ctrl_readRegA[1]~input_o ));
// synopsys translate_off
defparam \t_ctrl_readRegA[1]~input .bus_hold = "false";
defparam \t_ctrl_readRegA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N28
cycloneive_lcell_comb \mux2|out[1]~3 (
// Equation(s):
// \mux2|out[1]~3_combout  = (\test~input_o  & (((\t_ctrl_readRegA[1]~input_o )))) # (!\test~input_o  & (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((!\my_processor|decoder|is_bex~1_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\t_ctrl_readRegA[1]~input_o ),
	.datac(\test~input_o ),
	.datad(\my_processor|decoder|is_bex~1_combout ),
	.cin(gnd),
	.combout(\mux2|out[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|out[1]~3 .lut_mask = 16'hC0CA;
defparam \mux2|out[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N8
cycloneive_lcell_comb \my_regfile|data_readRegA~32 (
// Equation(s):
// \my_regfile|data_readRegA~32_combout  = (\test~input_o  & (\t_ctrl_writeEnable~input_o  & (\mux2|out[1]~3_combout  $ (!\mux1|out[1]~0_combout ))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\test~input_o ),
	.datac(\mux1|out[1]~0_combout ),
	.datad(\t_ctrl_writeEnable~input_o ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA~32 .lut_mask = 16'h8400;
defparam \my_regfile|data_readRegA~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N22
cycloneive_io_ibuf \t_ctrl_readRegA[2]~input (
	.i(t_ctrl_readRegA[2]),
	.ibar(gnd),
	.o(\t_ctrl_readRegA[2]~input_o ));
// synopsys translate_off
defparam \t_ctrl_readRegA[2]~input .bus_hold = "false";
defparam \t_ctrl_readRegA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N10
cycloneive_lcell_comb \mux2|out[2]~1 (
// Equation(s):
// \mux2|out[2]~1_combout  = (\test~input_o  & (\t_ctrl_readRegA[2]~input_o )) # (!\test~input_o  & (((\my_imem|altsyncram_component|auto_generated|q_a [19] & !\my_processor|decoder|is_bex~1_combout ))))

	.dataa(\t_ctrl_readRegA[2]~input_o ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\test~input_o ),
	.datad(\my_processor|decoder|is_bex~1_combout ),
	.cin(gnd),
	.combout(\mux2|out[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|out[2]~1 .lut_mask = 16'hA0AC;
defparam \mux2|out[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N18
cycloneive_lcell_comb \my_regfile|data_readRegA~33 (
// Equation(s):
// \my_regfile|data_readRegA~33_combout  = (\mux1|out[2]~1_combout  & (\mux2|out[2]~1_combout  & (\mux1|out[3]~2_combout  $ (!\mux2|out[3]~0_combout )))) # (!\mux1|out[2]~1_combout  & (!\mux2|out[2]~1_combout  & (\mux1|out[3]~2_combout  $ 
// (!\mux2|out[3]~0_combout ))))

	.dataa(\mux1|out[2]~1_combout ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\mux1|out[3]~2_combout ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA~33 .lut_mask = 16'h9009;
defparam \my_regfile|data_readRegA~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N14
cycloneive_lcell_comb \my_regfile|data_readRegA~34 (
// Equation(s):
// \my_regfile|data_readRegA~34_combout  = (\my_regfile|data_readRegA~32_combout  & (\my_regfile|data_readRegA~33_combout  & (\mux2|out[0]~2_combout  $ (!\mux1|out[0]~3_combout ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|data_readRegA~32_combout ),
	.datac(\mux1|out[0]~3_combout ),
	.datad(\my_regfile|data_readRegA~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA~34 .lut_mask = 16'h8400;
defparam \my_regfile|data_readRegA~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y27_N8
cycloneive_io_ibuf \t_ctrl_readRegA[4]~input (
	.i(t_ctrl_readRegA[4]),
	.ibar(gnd),
	.o(\t_ctrl_readRegA[4]~input_o ));
// synopsys translate_off
defparam \t_ctrl_readRegA[4]~input .bus_hold = "false";
defparam \t_ctrl_readRegA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N0
cycloneive_lcell_comb \mux2|out[4]~4 (
// Equation(s):
// \mux2|out[4]~4_combout  = (\test~input_o  & (\t_ctrl_readRegA[4]~input_o )) # (!\test~input_o  & (((\my_imem|altsyncram_component|auto_generated|q_a [21] & !\my_processor|decoder|is_bex~1_combout ))))

	.dataa(\t_ctrl_readRegA[4]~input_o ),
	.datab(\test~input_o ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_processor|decoder|is_bex~1_combout ),
	.cin(gnd),
	.combout(\mux2|out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|out[4]~4 .lut_mask = 16'h88B8;
defparam \mux2|out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N12
cycloneive_lcell_comb \my_regfile|data_readRegA~35 (
// Equation(s):
// \my_regfile|data_readRegA~35_combout  = (\mux2|out[4]~4_combout  $ (\mux1|out[4]~4_combout )) # (!\my_regfile|data_readRegA~34_combout )

	.dataa(\my_regfile|data_readRegA~34_combout ),
	.datab(\mux2|out[4]~4_combout ),
	.datac(gnd),
	.datad(\mux1|out[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA~35 .lut_mask = 16'h77DD;
defparam \my_regfile|data_readRegA~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N4
cycloneive_lcell_comb \my_regfile|Mux0~10 (
// Equation(s):
// \my_regfile|Mux0~10_combout  = (\mux2|out[0]~2_combout  & (((\my_regfile|registers[5][31]~q ) # (\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[4][31]~q  & ((!\mux2|out[1]~3_combout ))))

	.dataa(\my_regfile|registers[4][31]~q ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|registers[5][31]~q ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~10 .lut_mask = 16'hCCE2;
defparam \my_regfile|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N10
cycloneive_lcell_comb \my_regfile|Mux0~11 (
// Equation(s):
// \my_regfile|Mux0~11_combout  = (\my_regfile|Mux0~10_combout  & (((\my_regfile|registers[7][31]~q ) # (!\mux2|out[1]~3_combout )))) # (!\my_regfile|Mux0~10_combout  & (\my_regfile|registers[6][31]~q  & ((\mux2|out[1]~3_combout ))))

	.dataa(\my_regfile|registers[6][31]~q ),
	.datab(\my_regfile|registers[7][31]~q ),
	.datac(\my_regfile|Mux0~10_combout ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~11 .lut_mask = 16'hCAF0;
defparam \my_regfile|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N22
cycloneive_lcell_comb \my_regfile|Mux0~17 (
// Equation(s):
// \my_regfile|Mux0~17_combout  = (\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout ) # ((\my_regfile|registers[13][31]~q )))) # (!\mux2|out[0]~2_combout  & (!\mux2|out[1]~3_combout  & (\my_regfile|registers[12][31]~q )))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[12][31]~q ),
	.datad(\my_regfile|registers[13][31]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~17 .lut_mask = 16'hBA98;
defparam \my_regfile|Mux0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N14
cycloneive_lcell_comb \my_regfile|Mux0~18 (
// Equation(s):
// \my_regfile|Mux0~18_combout  = (\my_regfile|Mux0~17_combout  & (((\my_regfile|registers[15][31]~q ) # (!\mux2|out[1]~3_combout )))) # (!\my_regfile|Mux0~17_combout  & (\my_regfile|registers[14][31]~q  & ((\mux2|out[1]~3_combout ))))

	.dataa(\my_regfile|registers[14][31]~q ),
	.datab(\my_regfile|registers[15][31]~q ),
	.datac(\my_regfile|Mux0~17_combout ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~18 .lut_mask = 16'hCAF0;
defparam \my_regfile|Mux0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N18
cycloneive_lcell_comb \my_regfile|Mux0~14 (
// Equation(s):
// \my_regfile|Mux0~14_combout  = (\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[3][31]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[1][31]~q ))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|registers[1][31]~q ),
	.datac(\my_regfile|registers[3][31]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~14 .lut_mask = 16'hE400;
defparam \my_regfile|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N14
cycloneive_lcell_comb \my_regfile|Mux0~15 (
// Equation(s):
// \my_regfile|Mux0~15_combout  = (\my_regfile|Mux0~14_combout ) # ((\my_regfile|registers[2][31]~q  & (\mux2|out[1]~3_combout  & !\mux2|out[0]~2_combout )))

	.dataa(\my_regfile|registers[2][31]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\mux2|out[0]~2_combout ),
	.datad(\my_regfile|Mux0~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~15 .lut_mask = 16'hFF08;
defparam \my_regfile|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N12
cycloneive_lcell_comb \my_regfile|Mux0~12 (
// Equation(s):
// \my_regfile|Mux0~12_combout  = (\mux2|out[1]~3_combout  & (((\my_regfile|registers[10][31]~q ) # (\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[8][31]~q  & ((!\mux2|out[0]~2_combout ))))

	.dataa(\my_regfile|registers[8][31]~q ),
	.datab(\my_regfile|registers[10][31]~q ),
	.datac(\mux2|out[1]~3_combout ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~12 .lut_mask = 16'hF0CA;
defparam \my_regfile|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N22
cycloneive_lcell_comb \my_regfile|Mux0~13 (
// Equation(s):
// \my_regfile|Mux0~13_combout  = (\my_regfile|Mux0~12_combout  & ((\my_regfile|registers[11][31]~q ) # ((!\mux2|out[0]~2_combout )))) # (!\my_regfile|Mux0~12_combout  & (((\my_regfile|registers[9][31]~q  & \mux2|out[0]~2_combout ))))

	.dataa(\my_regfile|Mux0~12_combout ),
	.datab(\my_regfile|registers[11][31]~q ),
	.datac(\my_regfile|registers[9][31]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~13 .lut_mask = 16'hD8AA;
defparam \my_regfile|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N12
cycloneive_lcell_comb \my_regfile|Mux0~16 (
// Equation(s):
// \my_regfile|Mux0~16_combout  = (\mux2|out[3]~0_combout  & ((\mux2|out[2]~1_combout ) # ((\my_regfile|Mux0~13_combout )))) # (!\mux2|out[3]~0_combout  & (!\mux2|out[2]~1_combout  & (\my_regfile|Mux0~15_combout )))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|Mux0~15_combout ),
	.datad(\my_regfile|Mux0~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~16 .lut_mask = 16'hBA98;
defparam \my_regfile|Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N30
cycloneive_lcell_comb \my_regfile|Mux0~19 (
// Equation(s):
// \my_regfile|Mux0~19_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux0~16_combout  & ((\my_regfile|Mux0~18_combout ))) # (!\my_regfile|Mux0~16_combout  & (\my_regfile|Mux0~11_combout )))) # (!\mux2|out[2]~1_combout  & (((\my_regfile|Mux0~16_combout 
// ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|Mux0~11_combout ),
	.datac(\my_regfile|Mux0~18_combout ),
	.datad(\my_regfile|Mux0~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~19 .lut_mask = 16'hF588;
defparam \my_regfile|Mux0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N18
cycloneive_lcell_comb \my_regfile|Mux0~0 (
// Equation(s):
// \my_regfile|Mux0~0_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & (\my_regfile|registers[25][31]~q )) # (!\mux2|out[3]~0_combout  & ((\my_regfile|registers[17][31]~q )))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[25][31]~q ),
	.datac(\mux2|out[3]~0_combout ),
	.datad(\my_regfile|registers[17][31]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N26
cycloneive_lcell_comb \my_regfile|Mux0~1 (
// Equation(s):
// \my_regfile|Mux0~1_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux0~0_combout  & ((\my_regfile|registers[29][31]~q ))) # (!\my_regfile|Mux0~0_combout  & (\my_regfile|registers[21][31]~q )))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux0~0_combout ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[21][31]~q ),
	.datac(\my_regfile|registers[29][31]~q ),
	.datad(\my_regfile|Mux0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~1 .lut_mask = 16'hF588;
defparam \my_regfile|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N16
cycloneive_lcell_comb \my_regfile|Mux0~2 (
// Equation(s):
// \my_regfile|Mux0~2_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|registers[22][31]~q ) # ((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & (((\my_regfile|registers[18][31]~q  & !\mux2|out[3]~0_combout ))))

	.dataa(\my_regfile|registers[22][31]~q ),
	.datab(\my_regfile|registers[18][31]~q ),
	.datac(\mux2|out[2]~1_combout ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~2 .lut_mask = 16'hF0AC;
defparam \my_regfile|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N12
cycloneive_lcell_comb \my_regfile|Mux0~3 (
// Equation(s):
// \my_regfile|Mux0~3_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux0~2_combout  & (\my_regfile|registers[30][31]~q )) # (!\my_regfile|Mux0~2_combout  & ((\my_regfile|registers[26][31]~q ))))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux0~2_combout ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|registers[30][31]~q ),
	.datac(\my_regfile|registers[26][31]~q ),
	.datad(\my_regfile|Mux0~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~3 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N24
cycloneive_lcell_comb \my_regfile|Mux0~4 (
// Equation(s):
// \my_regfile|Mux0~4_combout  = (\mux2|out[2]~1_combout  & (((\my_regfile|registers[20][31]~q ) # (\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[16][31]~q  & ((!\mux2|out[3]~0_combout ))))

	.dataa(\my_regfile|registers[16][31]~q ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|registers[20][31]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~4 .lut_mask = 16'hCCE2;
defparam \my_regfile|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N2
cycloneive_lcell_comb \my_regfile|Mux0~5 (
// Equation(s):
// \my_regfile|Mux0~5_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux0~4_combout  & (\my_regfile|registers[28][31]~q )) # (!\my_regfile|Mux0~4_combout  & ((\my_regfile|registers[24][31]~q ))))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux0~4_combout ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|registers[28][31]~q ),
	.datac(\my_regfile|registers[24][31]~q ),
	.datad(\my_regfile|Mux0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~5 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N22
cycloneive_lcell_comb \my_regfile|Mux0~6 (
// Equation(s):
// \my_regfile|Mux0~6_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux0~3_combout ) # ((\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & (((!\mux2|out[0]~2_combout  & \my_regfile|Mux0~5_combout ))))

	.dataa(\my_regfile|Mux0~3_combout ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\mux2|out[0]~2_combout ),
	.datad(\my_regfile|Mux0~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~6 .lut_mask = 16'hCBC8;
defparam \my_regfile|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N18
cycloneive_lcell_comb \my_regfile|Mux0~7 (
// Equation(s):
// \my_regfile|Mux0~7_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & (\my_regfile|registers[27][31]~q )) # (!\mux2|out[3]~0_combout  & ((\my_regfile|registers[19][31]~q )))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[27][31]~q ),
	.datac(\my_regfile|registers[19][31]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~7 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N4
cycloneive_lcell_comb \my_regfile|Mux0~8 (
// Equation(s):
// \my_regfile|Mux0~8_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux0~7_combout  & (\my_regfile|registers[31][31]~q )) # (!\my_regfile|Mux0~7_combout  & ((\my_regfile|registers[23][31]~q ))))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux0~7_combout ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[31][31]~q ),
	.datac(\my_regfile|registers[23][31]~q ),
	.datad(\my_regfile|Mux0~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~8 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N16
cycloneive_lcell_comb \my_regfile|Mux0~9 (
// Equation(s):
// \my_regfile|Mux0~9_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux0~6_combout  & ((\my_regfile|Mux0~8_combout ))) # (!\my_regfile|Mux0~6_combout  & (\my_regfile|Mux0~1_combout )))) # (!\mux2|out[0]~2_combout  & (((\my_regfile|Mux0~6_combout ))))

	.dataa(\my_regfile|Mux0~1_combout ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|Mux0~6_combout ),
	.datad(\my_regfile|Mux0~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~36 (
// Equation(s):
// \my_regfile|data_readRegA[31]~36_combout  = ((\mux2|out[4]~4_combout  & ((\my_regfile|Mux0~9_combout ))) # (!\mux2|out[4]~4_combout  & (\my_regfile|Mux0~19_combout ))) # (!\my_regfile|data_readRegA~35_combout )

	.dataa(\my_regfile|data_readRegA~35_combout ),
	.datab(\mux2|out[4]~4_combout ),
	.datac(\my_regfile|Mux0~19_combout ),
	.datad(\my_regfile|Mux0~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~36 .lut_mask = 16'hFD75;
defparam \my_regfile|data_readRegA[31]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y42_N1
cycloneive_io_ibuf \t_data_writeReg[30]~input (
	.i(t_data_writeReg[30]),
	.ibar(gnd),
	.o(\t_data_writeReg[30]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[30]~input .bus_hold = "false";
defparam \t_data_writeReg[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N28
cycloneive_lcell_comb \mux4|out[30]~30 (
// Equation(s):
// \mux4|out[30]~30_combout  = (\test~input_o  & \t_data_writeReg[30]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\test~input_o ),
	.datad(\t_data_writeReg[30]~input_o ),
	.cin(gnd),
	.combout(\mux4|out[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mux4|out[30]~30 .lut_mask = 16'hF000;
defparam \mux4|out[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N9
dffeas \my_regfile|registers[27][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N26
cycloneive_lcell_comb \my_regfile|registers[19][30]~feeder (
// Equation(s):
// \my_regfile|registers[19][30]~feeder_combout  = \mux4|out[30]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[30]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[19][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[19][30]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[19][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N27
dffeas \my_regfile|registers[19][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[19][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N13
dffeas \my_regfile|registers[23][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N4
cycloneive_lcell_comb \my_regfile|Mux33~7 (
// Equation(s):
// \my_regfile|Mux33~7_combout  = (\mux3|out[3]~4_combout  & (((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & ((\mux3|out[2]~7_combout  & ((\my_regfile|registers[23][30]~q ))) # (!\mux3|out[2]~7_combout  & (\my_regfile|registers[19][30]~q ))))

	.dataa(\my_regfile|registers[19][30]~q ),
	.datab(\my_regfile|registers[23][30]~q ),
	.datac(\mux3|out[3]~4_combout ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux33~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux33~7 .lut_mask = 16'hFC0A;
defparam \my_regfile|Mux33~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N19
dffeas \my_regfile|registers[31][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N6
cycloneive_lcell_comb \my_regfile|Mux33~8 (
// Equation(s):
// \my_regfile|Mux33~8_combout  = (\my_regfile|Mux33~7_combout  & (((\my_regfile|registers[31][30]~q ) # (!\mux3|out[3]~4_combout )))) # (!\my_regfile|Mux33~7_combout  & (\my_regfile|registers[27][30]~q  & (\mux3|out[3]~4_combout )))

	.dataa(\my_regfile|registers[27][30]~q ),
	.datab(\my_regfile|Mux33~7_combout ),
	.datac(\mux3|out[3]~4_combout ),
	.datad(\my_regfile|registers[31][30]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux33~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux33~8 .lut_mask = 16'hEC2C;
defparam \my_regfile|Mux33~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N25
dffeas \my_regfile|registers[22][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N3
dffeas \my_regfile|registers[26][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N25
dffeas \my_regfile|registers[18][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N24
cycloneive_lcell_comb \my_regfile|Mux33~2 (
// Equation(s):
// \my_regfile|Mux33~2_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|registers[26][30]~q ) # ((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & (((\my_regfile|registers[18][30]~q  & !\mux3|out[2]~7_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[26][30]~q ),
	.datac(\my_regfile|registers[18][30]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux33~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux33~2 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N27
dffeas \my_regfile|registers[30][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N26
cycloneive_lcell_comb \my_regfile|Mux33~3 (
// Equation(s):
// \my_regfile|Mux33~3_combout  = (\my_regfile|Mux33~2_combout  & (((\my_regfile|registers[30][30]~q ) # (!\mux3|out[2]~7_combout )))) # (!\my_regfile|Mux33~2_combout  & (\my_regfile|registers[22][30]~q  & ((\mux3|out[2]~7_combout ))))

	.dataa(\my_regfile|registers[22][30]~q ),
	.datab(\my_regfile|Mux33~2_combout ),
	.datac(\my_regfile|registers[30][30]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux33~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux33~3 .lut_mask = 16'hE2CC;
defparam \my_regfile|Mux33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N0
cycloneive_lcell_comb \my_regfile|registers[20][30]~feeder (
// Equation(s):
// \my_regfile|registers[20][30]~feeder_combout  = \mux4|out[30]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[30]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[20][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[20][30]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[20][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N1
dffeas \my_regfile|registers[20][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[20][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N3
dffeas \my_regfile|registers[28][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N29
dffeas \my_regfile|registers[24][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N17
dffeas \my_regfile|registers[16][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N16
cycloneive_lcell_comb \my_regfile|Mux33~4 (
// Equation(s):
// \my_regfile|Mux33~4_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|registers[24][30]~q ) # ((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & (((\my_regfile|registers[16][30]~q  & !\mux3|out[2]~7_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[24][30]~q ),
	.datac(\my_regfile|registers[16][30]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux33~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux33~4 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux33~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N2
cycloneive_lcell_comb \my_regfile|Mux33~5 (
// Equation(s):
// \my_regfile|Mux33~5_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux33~4_combout  & ((\my_regfile|registers[28][30]~q ))) # (!\my_regfile|Mux33~4_combout  & (\my_regfile|registers[20][30]~q )))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux33~4_combout ))))

	.dataa(\my_regfile|registers[20][30]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[28][30]~q ),
	.datad(\my_regfile|Mux33~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux33~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux33~5 .lut_mask = 16'hF388;
defparam \my_regfile|Mux33~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N30
cycloneive_lcell_comb \my_regfile|Mux33~6 (
// Equation(s):
// \my_regfile|Mux33~6_combout  = (\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout ) # ((\my_regfile|Mux33~3_combout )))) # (!\mux3|out[1]~13_combout  & (!\mux3|out[0]~10_combout  & ((\my_regfile|Mux33~5_combout ))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|Mux33~3_combout ),
	.datad(\my_regfile|Mux33~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux33~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux33~6 .lut_mask = 16'hB9A8;
defparam \my_regfile|Mux33~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N31
dffeas \my_regfile|registers[25][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y39_N17
dffeas \my_regfile|registers[29][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N18
cycloneive_lcell_comb \my_regfile|registers[17][30]~feeder (
// Equation(s):
// \my_regfile|registers[17][30]~feeder_combout  = \mux4|out[30]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[30]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[17][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[17][30]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[17][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N19
dffeas \my_regfile|registers[17][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[17][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y39_N7
dffeas \my_regfile|registers[21][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N8
cycloneive_lcell_comb \my_regfile|Mux33~0 (
// Equation(s):
// \my_regfile|Mux33~0_combout  = (\mux3|out[2]~7_combout  & (((\my_regfile|registers[21][30]~q ) # (\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & (\my_regfile|registers[17][30]~q  & ((!\mux3|out[3]~4_combout ))))

	.dataa(\my_regfile|registers[17][30]~q ),
	.datab(\my_regfile|registers[21][30]~q ),
	.datac(\mux3|out[2]~7_combout ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux33~0 .lut_mask = 16'hF0CA;
defparam \my_regfile|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N22
cycloneive_lcell_comb \my_regfile|Mux33~1 (
// Equation(s):
// \my_regfile|Mux33~1_combout  = (\my_regfile|Mux33~0_combout  & (((\my_regfile|registers[29][30]~q ) # (!\mux3|out[3]~4_combout )))) # (!\my_regfile|Mux33~0_combout  & (\my_regfile|registers[25][30]~q  & ((\mux3|out[3]~4_combout ))))

	.dataa(\my_regfile|registers[25][30]~q ),
	.datab(\my_regfile|registers[29][30]~q ),
	.datac(\my_regfile|Mux33~0_combout ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux33~1 .lut_mask = 16'hCAF0;
defparam \my_regfile|Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N8
cycloneive_lcell_comb \my_regfile|Mux33~9 (
// Equation(s):
// \my_regfile|Mux33~9_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux33~6_combout  & (\my_regfile|Mux33~8_combout )) # (!\my_regfile|Mux33~6_combout  & ((\my_regfile|Mux33~1_combout ))))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux33~6_combout ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|Mux33~8_combout ),
	.datac(\my_regfile|Mux33~6_combout ),
	.datad(\my_regfile|Mux33~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux33~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux33~9 .lut_mask = 16'hDAD0;
defparam \my_regfile|Mux33~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N4
cycloneive_lcell_comb \my_regfile|registers[11][30]~feeder (
// Equation(s):
// \my_regfile|registers[11][30]~feeder_combout  = \mux4|out[30]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[30]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[11][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[11][30]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[11][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N5
dffeas \my_regfile|registers[11][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[11][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N4
cycloneive_lcell_comb \my_regfile|registers[10][30]~feeder (
// Equation(s):
// \my_regfile|registers[10][30]~feeder_combout  = \mux4|out[30]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[30]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[10][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[10][30]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[10][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N5
dffeas \my_regfile|registers[10][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[10][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N17
dffeas \my_regfile|registers[8][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N16
cycloneive_lcell_comb \my_regfile|Mux33~10 (
// Equation(s):
// \my_regfile|Mux33~10_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|registers[10][30]~q ) # ((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & (((\my_regfile|registers[8][30]~q  & !\mux3|out[0]~10_combout ))))

	.dataa(\my_regfile|registers[10][30]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[8][30]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux33~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux33~10 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux33~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N3
dffeas \my_regfile|registers[9][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N2
cycloneive_lcell_comb \my_regfile|Mux33~11 (
// Equation(s):
// \my_regfile|Mux33~11_combout  = (\my_regfile|Mux33~10_combout  & ((\my_regfile|registers[11][30]~q ) # ((!\mux3|out[0]~10_combout )))) # (!\my_regfile|Mux33~10_combout  & (((\my_regfile|registers[9][30]~q  & \mux3|out[0]~10_combout ))))

	.dataa(\my_regfile|registers[11][30]~q ),
	.datab(\my_regfile|Mux33~10_combout ),
	.datac(\my_regfile|registers[9][30]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux33~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux33~11 .lut_mask = 16'hB8CC;
defparam \my_regfile|Mux33~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N29
dffeas \my_regfile|registers[15][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux4|out[30]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y37_N25
dffeas \my_regfile|registers[14][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N4
cycloneive_lcell_comb \my_regfile|registers[13][30]~feeder (
// Equation(s):
// \my_regfile|registers[13][30]~feeder_combout  = \mux4|out[30]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[30]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[13][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[13][30]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[13][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N5
dffeas \my_regfile|registers[13][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[13][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y37_N31
dffeas \my_regfile|registers[12][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N30
cycloneive_lcell_comb \my_regfile|Mux33~17 (
// Equation(s):
// \my_regfile|Mux33~17_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & (\my_regfile|registers[13][30]~q )) # (!\mux3|out[0]~10_combout  & ((\my_regfile|registers[12][30]~q 
// )))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[13][30]~q ),
	.datac(\my_regfile|registers[12][30]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux33~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux33~17 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux33~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N24
cycloneive_lcell_comb \my_regfile|Mux33~18 (
// Equation(s):
// \my_regfile|Mux33~18_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux33~17_combout  & (\my_regfile|registers[15][30]~q )) # (!\my_regfile|Mux33~17_combout  & ((\my_regfile|registers[14][30]~q ))))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux33~17_combout ))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[15][30]~q ),
	.datac(\my_regfile|registers[14][30]~q ),
	.datad(\my_regfile|Mux33~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux33~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux33~18 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux33~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N5
dffeas \my_regfile|registers[1][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N29
dffeas \my_regfile|registers[3][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N4
cycloneive_lcell_comb \my_regfile|Mux33~14 (
// Equation(s):
// \my_regfile|Mux33~14_combout  = (\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & ((\my_regfile|registers[3][30]~q ))) # (!\mux3|out[1]~13_combout  & (\my_regfile|registers[1][30]~q ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[1][30]~q ),
	.datad(\my_regfile|registers[3][30]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux33~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux33~14 .lut_mask = 16'hA820;
defparam \my_regfile|Mux33~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N15
dffeas \my_regfile|registers[2][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N14
cycloneive_lcell_comb \my_regfile|Mux33~15 (
// Equation(s):
// \my_regfile|Mux33~15_combout  = (\my_regfile|Mux33~14_combout ) # ((\mux3|out[1]~13_combout  & (\my_regfile|registers[2][30]~q  & !\mux3|out[0]~10_combout )))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|Mux33~14_combout ),
	.datac(\my_regfile|registers[2][30]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux33~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux33~15 .lut_mask = 16'hCCEC;
defparam \my_regfile|Mux33~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N13
dffeas \my_regfile|registers[6][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N13
dffeas \my_regfile|registers[7][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N7
dffeas \my_regfile|registers[5][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N11
dffeas \my_regfile|registers[4][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N10
cycloneive_lcell_comb \my_regfile|Mux33~12 (
// Equation(s):
// \my_regfile|Mux33~12_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & (\my_regfile|registers[5][30]~q )) # (!\mux3|out[0]~10_combout  & ((\my_regfile|registers[4][30]~q 
// )))))

	.dataa(\my_regfile|registers[5][30]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[4][30]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux33~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux33~12 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux33~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N12
cycloneive_lcell_comb \my_regfile|Mux33~13 (
// Equation(s):
// \my_regfile|Mux33~13_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux33~12_combout  & ((\my_regfile|registers[7][30]~q ))) # (!\my_regfile|Mux33~12_combout  & (\my_regfile|registers[6][30]~q )))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux33~12_combout ))))

	.dataa(\my_regfile|registers[6][30]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[7][30]~q ),
	.datad(\my_regfile|Mux33~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux33~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux33~13 .lut_mask = 16'hF388;
defparam \my_regfile|Mux33~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N18
cycloneive_lcell_comb \my_regfile|Mux33~16 (
// Equation(s):
// \my_regfile|Mux33~16_combout  = (\mux3|out[3]~4_combout  & (\mux3|out[2]~7_combout )) # (!\mux3|out[3]~4_combout  & ((\mux3|out[2]~7_combout  & ((\my_regfile|Mux33~13_combout ))) # (!\mux3|out[2]~7_combout  & (\my_regfile|Mux33~15_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|Mux33~15_combout ),
	.datad(\my_regfile|Mux33~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux33~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux33~16 .lut_mask = 16'hDC98;
defparam \my_regfile|Mux33~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N20
cycloneive_lcell_comb \my_regfile|Mux33~19 (
// Equation(s):
// \my_regfile|Mux33~19_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux33~16_combout  & ((\my_regfile|Mux33~18_combout ))) # (!\my_regfile|Mux33~16_combout  & (\my_regfile|Mux33~11_combout )))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux33~16_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|Mux33~11_combout ),
	.datac(\my_regfile|Mux33~18_combout ),
	.datad(\my_regfile|Mux33~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux33~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux33~19 .lut_mask = 16'hF588;
defparam \my_regfile|Mux33~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N2
cycloneive_lcell_comb \my_regfile|Mux33~20 (
// Equation(s):
// \my_regfile|Mux33~20_combout  = (\mux3|out[4]~15_combout  & (\my_regfile|Mux33~9_combout )) # (!\mux3|out[4]~15_combout  & ((\my_regfile|Mux33~19_combout )))

	.dataa(gnd),
	.datab(\mux3|out[4]~15_combout ),
	.datac(\my_regfile|Mux33~9_combout ),
	.datad(\my_regfile|Mux33~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux33~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux33~20 .lut_mask = 16'hF3C0;
defparam \my_regfile|Mux33~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N4
cycloneive_lcell_comb \my_processor|data_operandB[30]~1 (
// Equation(s):
// \my_processor|data_operandB[30]~1_combout  = (\my_processor|decoder|ALUinB~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|decoder|ALUinB~1_combout  & (((\my_regfile|Mux33~20_combout ) # 
// (!\my_regfile|data_readRegB~35_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|decoder|ALUinB~1_combout ),
	.datac(\my_regfile|data_readRegB~35_combout ),
	.datad(\my_regfile|Mux33~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[30]~1 .lut_mask = 16'hBB8B;
defparam \my_processor|data_operandB[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N6
cycloneive_lcell_comb \my_regfile|Mux1~0 (
// Equation(s):
// \my_regfile|Mux1~0_combout  = (\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout ) # ((\my_regfile|registers[21][30]~q )))) # (!\mux2|out[2]~1_combout  & (!\mux2|out[3]~0_combout  & ((\my_regfile|registers[17][30]~q ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|registers[21][30]~q ),
	.datad(\my_regfile|registers[17][30]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~0 .lut_mask = 16'hB9A8;
defparam \my_regfile|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N16
cycloneive_lcell_comb \my_regfile|Mux1~1 (
// Equation(s):
// \my_regfile|Mux1~1_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux1~0_combout  & ((\my_regfile|registers[29][30]~q ))) # (!\my_regfile|Mux1~0_combout  & (\my_regfile|registers[25][30]~q )))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux1~0_combout ))))

	.dataa(\my_regfile|registers[25][30]~q ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|registers[29][30]~q ),
	.datad(\my_regfile|Mux1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~1 .lut_mask = 16'hF388;
defparam \my_regfile|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N12
cycloneive_lcell_comb \my_regfile|Mux1~7 (
// Equation(s):
// \my_regfile|Mux1~7_combout  = (\mux2|out[3]~0_combout  & (((\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & ((\mux2|out[2]~1_combout  & ((\my_regfile|registers[23][30]~q ))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[19][30]~q ))))

	.dataa(\my_regfile|registers[19][30]~q ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|registers[23][30]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~7 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N8
cycloneive_lcell_comb \my_regfile|Mux1~8 (
// Equation(s):
// \my_regfile|Mux1~8_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux1~7_combout  & (\my_regfile|registers[31][30]~q )) # (!\my_regfile|Mux1~7_combout  & ((\my_regfile|registers[27][30]~q ))))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux1~7_combout ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|registers[31][30]~q ),
	.datac(\my_regfile|registers[27][30]~q ),
	.datad(\my_regfile|Mux1~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~8 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N2
cycloneive_lcell_comb \my_regfile|Mux1~2 (
// Equation(s):
// \my_regfile|Mux1~2_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & ((\my_regfile|registers[26][30]~q ))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[18][30]~q ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[18][30]~q ),
	.datac(\my_regfile|registers[26][30]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~2 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N24
cycloneive_lcell_comb \my_regfile|Mux1~3 (
// Equation(s):
// \my_regfile|Mux1~3_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux1~2_combout  & (\my_regfile|registers[30][30]~q )) # (!\my_regfile|Mux1~2_combout  & ((\my_regfile|registers[22][30]~q ))))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux1~2_combout ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[30][30]~q ),
	.datac(\my_regfile|registers[22][30]~q ),
	.datad(\my_regfile|Mux1~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~3 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N28
cycloneive_lcell_comb \my_regfile|Mux1~4 (
// Equation(s):
// \my_regfile|Mux1~4_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & ((\my_regfile|registers[24][30]~q ))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[16][30]~q ))))

	.dataa(\my_regfile|registers[16][30]~q ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|registers[24][30]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~4 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N2
cycloneive_lcell_comb \my_regfile|Mux1~5 (
// Equation(s):
// \my_regfile|Mux1~5_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux1~4_combout  & (\my_regfile|registers[28][30]~q )) # (!\my_regfile|Mux1~4_combout  & ((\my_regfile|registers[20][30]~q ))))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux1~4_combout ))))

	.dataa(\my_regfile|registers[28][30]~q ),
	.datab(\my_regfile|registers[20][30]~q ),
	.datac(\mux2|out[2]~1_combout ),
	.datad(\my_regfile|Mux1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~5 .lut_mask = 16'hAFC0;
defparam \my_regfile|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N20
cycloneive_lcell_comb \my_regfile|Mux1~6 (
// Equation(s):
// \my_regfile|Mux1~6_combout  = (\mux2|out[0]~2_combout  & (((\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & (\my_regfile|Mux1~3_combout )) # (!\mux2|out[1]~3_combout  & ((\my_regfile|Mux1~5_combout )))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|Mux1~3_combout ),
	.datac(\mux2|out[1]~3_combout ),
	.datad(\my_regfile|Mux1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N14
cycloneive_lcell_comb \my_regfile|Mux1~9 (
// Equation(s):
// \my_regfile|Mux1~9_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux1~6_combout  & ((\my_regfile|Mux1~8_combout ))) # (!\my_regfile|Mux1~6_combout  & (\my_regfile|Mux1~1_combout )))) # (!\mux2|out[0]~2_combout  & (((\my_regfile|Mux1~6_combout ))))

	.dataa(\my_regfile|Mux1~1_combout ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|Mux1~8_combout ),
	.datad(\my_regfile|Mux1~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~9 .lut_mask = 16'hF388;
defparam \my_regfile|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N4
cycloneive_lcell_comb \my_regfile|Mux1~17 (
// Equation(s):
// \my_regfile|Mux1~17_combout  = (\mux2|out[1]~3_combout  & (((\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout  & (\my_regfile|registers[13][30]~q )) # (!\mux2|out[0]~2_combout  & ((\my_regfile|registers[12][30]~q )))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|registers[13][30]~q ),
	.datac(\mux2|out[0]~2_combout ),
	.datad(\my_regfile|registers[12][30]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N18
cycloneive_lcell_comb \my_regfile|Mux1~18 (
// Equation(s):
// \my_regfile|Mux1~18_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux1~17_combout  & ((\my_regfile|registers[15][30]~q ))) # (!\my_regfile|Mux1~17_combout  & (\my_regfile|registers[14][30]~q )))) # (!\mux2|out[1]~3_combout  & 
// (((\my_regfile|Mux1~17_combout ))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|registers[14][30]~q ),
	.datac(\my_regfile|Mux1~17_combout ),
	.datad(\my_regfile|registers[15][30]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~18 .lut_mask = 16'hF858;
defparam \my_regfile|Mux1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N6
cycloneive_lcell_comb \my_regfile|Mux1~12 (
// Equation(s):
// \my_regfile|Mux1~12_combout  = (\mux2|out[1]~3_combout  & (((\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout  & ((\my_regfile|registers[5][30]~q ))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[4][30]~q ))))

	.dataa(\my_regfile|registers[4][30]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[5][30]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~12 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N12
cycloneive_lcell_comb \my_regfile|Mux1~13 (
// Equation(s):
// \my_regfile|Mux1~13_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux1~12_combout  & (\my_regfile|registers[7][30]~q )) # (!\my_regfile|Mux1~12_combout  & ((\my_regfile|registers[6][30]~q ))))) # (!\mux2|out[1]~3_combout  & 
// (((\my_regfile|Mux1~12_combout ))))

	.dataa(\my_regfile|registers[7][30]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[6][30]~q ),
	.datad(\my_regfile|Mux1~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~13 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N28
cycloneive_lcell_comb \my_regfile|Mux1~14 (
// Equation(s):
// \my_regfile|Mux1~14_combout  = (\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[3][30]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[1][30]~q ))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|registers[1][30]~q ),
	.datac(\my_regfile|registers[3][30]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~14 .lut_mask = 16'hE400;
defparam \my_regfile|Mux1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N12
cycloneive_lcell_comb \my_regfile|Mux1~15 (
// Equation(s):
// \my_regfile|Mux1~15_combout  = (\my_regfile|Mux1~14_combout ) # ((\mux2|out[1]~3_combout  & (\my_regfile|registers[2][30]~q  & !\mux2|out[0]~2_combout )))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|registers[2][30]~q ),
	.datac(\mux2|out[0]~2_combout ),
	.datad(\my_regfile|Mux1~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~15 .lut_mask = 16'hFF08;
defparam \my_regfile|Mux1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N26
cycloneive_lcell_comb \my_regfile|Mux1~16 (
// Equation(s):
// \my_regfile|Mux1~16_combout  = (\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout ) # ((\my_regfile|Mux1~13_combout )))) # (!\mux2|out[2]~1_combout  & (!\mux2|out[3]~0_combout  & ((\my_regfile|Mux1~15_combout ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|Mux1~13_combout ),
	.datad(\my_regfile|Mux1~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~16 .lut_mask = 16'hB9A8;
defparam \my_regfile|Mux1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N14
cycloneive_lcell_comb \my_regfile|Mux1~10 (
// Equation(s):
// \my_regfile|Mux1~10_combout  = (\mux2|out[1]~3_combout  & (((\my_regfile|registers[10][30]~q ) # (\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[8][30]~q  & ((!\mux2|out[0]~2_combout ))))

	.dataa(\my_regfile|registers[8][30]~q ),
	.datab(\my_regfile|registers[10][30]~q ),
	.datac(\mux2|out[1]~3_combout ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~10 .lut_mask = 16'hF0CA;
defparam \my_regfile|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N0
cycloneive_lcell_comb \my_regfile|Mux1~11 (
// Equation(s):
// \my_regfile|Mux1~11_combout  = (\my_regfile|Mux1~10_combout  & (((\my_regfile|registers[11][30]~q ) # (!\mux2|out[0]~2_combout )))) # (!\my_regfile|Mux1~10_combout  & (\my_regfile|registers[9][30]~q  & ((\mux2|out[0]~2_combout ))))

	.dataa(\my_regfile|registers[9][30]~q ),
	.datab(\my_regfile|registers[11][30]~q ),
	.datac(\my_regfile|Mux1~10_combout ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~11 .lut_mask = 16'hCAF0;
defparam \my_regfile|Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N28
cycloneive_lcell_comb \my_regfile|Mux1~19 (
// Equation(s):
// \my_regfile|Mux1~19_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux1~16_combout  & (\my_regfile|Mux1~18_combout )) # (!\my_regfile|Mux1~16_combout  & ((\my_regfile|Mux1~11_combout ))))) # (!\mux2|out[3]~0_combout  & (((\my_regfile|Mux1~16_combout 
// ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|Mux1~18_combout ),
	.datac(\my_regfile|Mux1~16_combout ),
	.datad(\my_regfile|Mux1~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~19 .lut_mask = 16'hDAD0;
defparam \my_regfile|Mux1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~37 (
// Equation(s):
// \my_regfile|data_readRegA[30]~37_combout  = ((\mux2|out[4]~4_combout  & (\my_regfile|Mux1~9_combout )) # (!\mux2|out[4]~4_combout  & ((\my_regfile|Mux1~19_combout )))) # (!\my_regfile|data_readRegA~35_combout )

	.dataa(\mux2|out[4]~4_combout ),
	.datab(\my_regfile|data_readRegA~35_combout ),
	.datac(\my_regfile|Mux1~9_combout ),
	.datad(\my_regfile|Mux1~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~37 .lut_mask = 16'hF7B3;
defparam \my_regfile|data_readRegA[30]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X69_Y73_N22
cycloneive_io_ibuf \t_data_writeReg[29]~input (
	.i(t_data_writeReg[29]),
	.ibar(gnd),
	.o(\t_data_writeReg[29]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[29]~input .bus_hold = "false";
defparam \t_data_writeReg[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X70_Y49_N24
cycloneive_lcell_comb \mux4|out[29]~29 (
// Equation(s):
// \mux4|out[29]~29_combout  = (\test~input_o  & \t_data_writeReg[29]~input_o )

	.dataa(gnd),
	.datab(\test~input_o ),
	.datac(gnd),
	.datad(\t_data_writeReg[29]~input_o ),
	.cin(gnd),
	.combout(\mux4|out[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mux4|out[29]~29 .lut_mask = 16'hCC00;
defparam \mux4|out[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N15
dffeas \my_regfile|registers[15][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N21
dffeas \my_regfile|registers[14][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y40_N21
dffeas \my_regfile|registers[13][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N3
dffeas \my_regfile|registers[12][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N2
cycloneive_lcell_comb \my_regfile|Mux34~17 (
// Equation(s):
// \my_regfile|Mux34~17_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & (\my_regfile|registers[13][29]~q )) # (!\mux3|out[0]~10_combout  & ((\my_regfile|registers[12][29]~q 
// )))))

	.dataa(\my_regfile|registers[13][29]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[12][29]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux34~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux34~17 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux34~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N20
cycloneive_lcell_comb \my_regfile|Mux34~18 (
// Equation(s):
// \my_regfile|Mux34~18_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux34~17_combout  & (\my_regfile|registers[15][29]~q )) # (!\my_regfile|Mux34~17_combout  & ((\my_regfile|registers[14][29]~q ))))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux34~17_combout ))))

	.dataa(\my_regfile|registers[15][29]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[14][29]~q ),
	.datad(\my_regfile|Mux34~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux34~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux34~18 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux34~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N23
dffeas \my_regfile|registers[2][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y40_N25
dffeas \my_regfile|registers[1][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y41_N31
dffeas \my_regfile|registers[3][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N24
cycloneive_lcell_comb \my_regfile|Mux34~14 (
// Equation(s):
// \my_regfile|Mux34~14_combout  = (\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & ((\my_regfile|registers[3][29]~q ))) # (!\mux3|out[1]~13_combout  & (\my_regfile|registers[1][29]~q ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[1][29]~q ),
	.datad(\my_regfile|registers[3][29]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux34~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux34~14 .lut_mask = 16'hA820;
defparam \my_regfile|Mux34~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N22
cycloneive_lcell_comb \my_regfile|Mux34~15 (
// Equation(s):
// \my_regfile|Mux34~15_combout  = (\my_regfile|Mux34~14_combout ) # ((!\mux3|out[0]~10_combout  & (\mux3|out[1]~13_combout  & \my_regfile|registers[2][29]~q )))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[2][29]~q ),
	.datad(\my_regfile|Mux34~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux34~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux34~15 .lut_mask = 16'hFF40;
defparam \my_regfile|Mux34~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N5
dffeas \my_regfile|registers[9][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y38_N17
dffeas \my_regfile|registers[11][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N25
dffeas \my_regfile|registers[8][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N25
dffeas \my_regfile|registers[10][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N24
cycloneive_lcell_comb \my_regfile|Mux34~12 (
// Equation(s):
// \my_regfile|Mux34~12_combout  = (\mux3|out[0]~10_combout  & (\mux3|out[1]~13_combout )) # (!\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & ((\my_regfile|registers[10][29]~q ))) # (!\mux3|out[1]~13_combout  & (\my_regfile|registers[8][29]~q ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[8][29]~q ),
	.datad(\my_regfile|registers[10][29]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux34~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux34~12 .lut_mask = 16'hDC98;
defparam \my_regfile|Mux34~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N16
cycloneive_lcell_comb \my_regfile|Mux34~13 (
// Equation(s):
// \my_regfile|Mux34~13_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux34~12_combout  & ((\my_regfile|registers[11][29]~q ))) # (!\my_regfile|Mux34~12_combout  & (\my_regfile|registers[9][29]~q )))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux34~12_combout ))))

	.dataa(\my_regfile|registers[9][29]~q ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|registers[11][29]~q ),
	.datad(\my_regfile|Mux34~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux34~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux34~13 .lut_mask = 16'hF388;
defparam \my_regfile|Mux34~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N22
cycloneive_lcell_comb \my_regfile|Mux34~16 (
// Equation(s):
// \my_regfile|Mux34~16_combout  = (\mux3|out[3]~4_combout  & ((\mux3|out[2]~7_combout ) # ((\my_regfile|Mux34~13_combout )))) # (!\mux3|out[3]~4_combout  & (!\mux3|out[2]~7_combout  & (\my_regfile|Mux34~15_combout )))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|Mux34~15_combout ),
	.datad(\my_regfile|Mux34~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux34~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux34~16 .lut_mask = 16'hBA98;
defparam \my_regfile|Mux34~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N8
cycloneive_lcell_comb \my_regfile|registers[6][29]~feeder (
// Equation(s):
// \my_regfile|registers[6][29]~feeder_combout  = \mux4|out[29]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[29]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[6][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[6][29]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[6][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N9
dffeas \my_regfile|registers[6][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[6][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N9
dffeas \my_regfile|registers[7][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N19
dffeas \my_regfile|registers[5][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N15
dffeas \my_regfile|registers[4][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N14
cycloneive_lcell_comb \my_regfile|Mux34~10 (
// Equation(s):
// \my_regfile|Mux34~10_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & (\my_regfile|registers[5][29]~q )) # (!\mux3|out[0]~10_combout  & ((\my_regfile|registers[4][29]~q 
// )))))

	.dataa(\my_regfile|registers[5][29]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[4][29]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux34~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux34~10 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux34~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N2
cycloneive_lcell_comb \my_regfile|Mux34~11 (
// Equation(s):
// \my_regfile|Mux34~11_combout  = (\my_regfile|Mux34~10_combout  & (((\my_regfile|registers[7][29]~q ) # (!\mux3|out[1]~13_combout )))) # (!\my_regfile|Mux34~10_combout  & (\my_regfile|registers[6][29]~q  & ((\mux3|out[1]~13_combout ))))

	.dataa(\my_regfile|registers[6][29]~q ),
	.datab(\my_regfile|registers[7][29]~q ),
	.datac(\my_regfile|Mux34~10_combout ),
	.datad(\mux3|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux34~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux34~11 .lut_mask = 16'hCAF0;
defparam \my_regfile|Mux34~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N8
cycloneive_lcell_comb \my_regfile|Mux34~19 (
// Equation(s):
// \my_regfile|Mux34~19_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux34~16_combout  & (\my_regfile|Mux34~18_combout )) # (!\my_regfile|Mux34~16_combout  & ((\my_regfile|Mux34~11_combout ))))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux34~16_combout ))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|Mux34~18_combout ),
	.datac(\my_regfile|Mux34~16_combout ),
	.datad(\my_regfile|Mux34~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux34~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux34~19 .lut_mask = 16'hDAD0;
defparam \my_regfile|Mux34~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N15
dffeas \my_regfile|registers[23][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N15
dffeas \my_regfile|registers[31][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N17
dffeas \my_regfile|registers[27][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N15
dffeas \my_regfile|registers[19][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N14
cycloneive_lcell_comb \my_regfile|Mux34~7 (
// Equation(s):
// \my_regfile|Mux34~7_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|registers[27][29]~q ) # ((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & (((\my_regfile|registers[19][29]~q  & !\mux3|out[2]~7_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[27][29]~q ),
	.datac(\my_regfile|registers[19][29]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux34~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux34~7 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux34~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N14
cycloneive_lcell_comb \my_regfile|Mux34~8 (
// Equation(s):
// \my_regfile|Mux34~8_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux34~7_combout  & ((\my_regfile|registers[31][29]~q ))) # (!\my_regfile|Mux34~7_combout  & (\my_regfile|registers[23][29]~q )))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux34~7_combout ))))

	.dataa(\my_regfile|registers[23][29]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[31][29]~q ),
	.datad(\my_regfile|Mux34~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux34~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux34~8 .lut_mask = 16'hF388;
defparam \my_regfile|Mux34~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N1
dffeas \my_regfile|registers[29][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N20
cycloneive_lcell_comb \my_regfile|registers[21][29]~feeder (
// Equation(s):
// \my_regfile|registers[21][29]~feeder_combout  = \mux4|out[29]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[29]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[21][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[21][29]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[21][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N21
dffeas \my_regfile|registers[21][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[21][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N26
cycloneive_lcell_comb \my_regfile|registers[17][29]~feeder (
// Equation(s):
// \my_regfile|registers[17][29]~feeder_combout  = \mux4|out[29]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[29]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[17][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[17][29]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[17][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N27
dffeas \my_regfile|registers[17][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[17][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N3
dffeas \my_regfile|registers[25][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N24
cycloneive_lcell_comb \my_regfile|Mux34~0 (
// Equation(s):
// \my_regfile|Mux34~0_combout  = (\mux3|out[2]~7_combout  & (((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & ((\mux3|out[3]~4_combout  & ((\my_regfile|registers[25][29]~q ))) # (!\mux3|out[3]~4_combout  & (\my_regfile|registers[17][29]~q ))))

	.dataa(\my_regfile|registers[17][29]~q ),
	.datab(\my_regfile|registers[25][29]~q ),
	.datac(\mux3|out[2]~7_combout ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux34~0 .lut_mask = 16'hFC0A;
defparam \my_regfile|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N30
cycloneive_lcell_comb \my_regfile|Mux34~1 (
// Equation(s):
// \my_regfile|Mux34~1_combout  = (\my_regfile|Mux34~0_combout  & ((\my_regfile|registers[29][29]~q ) # ((!\mux3|out[2]~7_combout )))) # (!\my_regfile|Mux34~0_combout  & (((\my_regfile|registers[21][29]~q  & \mux3|out[2]~7_combout ))))

	.dataa(\my_regfile|registers[29][29]~q ),
	.datab(\my_regfile|registers[21][29]~q ),
	.datac(\my_regfile|Mux34~0_combout ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux34~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux34~1 .lut_mask = 16'hACF0;
defparam \my_regfile|Mux34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N15
dffeas \my_regfile|registers[26][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N21
dffeas \my_regfile|registers[22][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N1
dffeas \my_regfile|registers[18][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N0
cycloneive_lcell_comb \my_regfile|Mux34~2 (
// Equation(s):
// \my_regfile|Mux34~2_combout  = (\mux3|out[3]~4_combout  & (((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & ((\mux3|out[2]~7_combout  & (\my_regfile|registers[22][29]~q )) # (!\mux3|out[2]~7_combout  & ((\my_regfile|registers[18][29]~q )))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[22][29]~q ),
	.datac(\my_regfile|registers[18][29]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux34~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux34~2 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N31
dffeas \my_regfile|registers[30][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N30
cycloneive_lcell_comb \my_regfile|Mux34~3 (
// Equation(s):
// \my_regfile|Mux34~3_combout  = (\my_regfile|Mux34~2_combout  & (((\my_regfile|registers[30][29]~q ) # (!\mux3|out[3]~4_combout )))) # (!\my_regfile|Mux34~2_combout  & (\my_regfile|registers[26][29]~q  & ((\mux3|out[3]~4_combout ))))

	.dataa(\my_regfile|registers[26][29]~q ),
	.datab(\my_regfile|Mux34~2_combout ),
	.datac(\my_regfile|registers[30][29]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux34~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux34~3 .lut_mask = 16'hE2CC;
defparam \my_regfile|Mux34~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N24
cycloneive_lcell_comb \my_regfile|registers[24][29]~feeder (
// Equation(s):
// \my_regfile|registers[24][29]~feeder_combout  = \mux4|out[29]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[29]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[24][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[24][29]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[24][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N25
dffeas \my_regfile|registers[24][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[24][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N27
dffeas \my_regfile|registers[28][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N28
cycloneive_lcell_comb \my_regfile|registers[20][29]~feeder (
// Equation(s):
// \my_regfile|registers[20][29]~feeder_combout  = \mux4|out[29]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[29]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[20][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[20][29]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[20][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N29
dffeas \my_regfile|registers[20][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[20][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N29
dffeas \my_regfile|registers[16][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N28
cycloneive_lcell_comb \my_regfile|Mux34~4 (
// Equation(s):
// \my_regfile|Mux34~4_combout  = (\mux3|out[3]~4_combout  & (((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & ((\mux3|out[2]~7_combout  & (\my_regfile|registers[20][29]~q )) # (!\mux3|out[2]~7_combout  & ((\my_regfile|registers[16][29]~q )))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[20][29]~q ),
	.datac(\my_regfile|registers[16][29]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux34~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux34~4 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux34~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N26
cycloneive_lcell_comb \my_regfile|Mux34~5 (
// Equation(s):
// \my_regfile|Mux34~5_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux34~4_combout  & ((\my_regfile|registers[28][29]~q ))) # (!\my_regfile|Mux34~4_combout  & (\my_regfile|registers[24][29]~q )))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux34~4_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[24][29]~q ),
	.datac(\my_regfile|registers[28][29]~q ),
	.datad(\my_regfile|Mux34~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux34~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux34~5 .lut_mask = 16'hF588;
defparam \my_regfile|Mux34~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N6
cycloneive_lcell_comb \my_regfile|Mux34~6 (
// Equation(s):
// \my_regfile|Mux34~6_combout  = (\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout ) # ((\my_regfile|Mux34~3_combout )))) # (!\mux3|out[1]~13_combout  & (!\mux3|out[0]~10_combout  & ((\my_regfile|Mux34~5_combout ))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|Mux34~3_combout ),
	.datad(\my_regfile|Mux34~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux34~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux34~6 .lut_mask = 16'hB9A8;
defparam \my_regfile|Mux34~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N28
cycloneive_lcell_comb \my_regfile|Mux34~9 (
// Equation(s):
// \my_regfile|Mux34~9_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux34~6_combout  & (\my_regfile|Mux34~8_combout )) # (!\my_regfile|Mux34~6_combout  & ((\my_regfile|Mux34~1_combout ))))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux34~6_combout ))))

	.dataa(\my_regfile|Mux34~8_combout ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|Mux34~1_combout ),
	.datad(\my_regfile|Mux34~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux34~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux34~9 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux34~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N2
cycloneive_lcell_comb \my_regfile|Mux34~20 (
// Equation(s):
// \my_regfile|Mux34~20_combout  = (\mux3|out[4]~15_combout  & ((\my_regfile|Mux34~9_combout ))) # (!\mux3|out[4]~15_combout  & (\my_regfile|Mux34~19_combout ))

	.dataa(\mux3|out[4]~15_combout ),
	.datab(gnd),
	.datac(\my_regfile|Mux34~19_combout ),
	.datad(\my_regfile|Mux34~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux34~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux34~20 .lut_mask = 16'hFA50;
defparam \my_regfile|Mux34~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N4
cycloneive_lcell_comb \my_processor|data_operandB[29]~2 (
// Equation(s):
// \my_processor|data_operandB[29]~2_combout  = (\my_processor|decoder|ALUinB~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|decoder|ALUinB~1_combout  & (((\my_regfile|Mux34~20_combout ) # 
// (!\my_regfile|data_readRegB~35_combout ))))

	.dataa(\my_processor|decoder|ALUinB~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_regfile|data_readRegB~35_combout ),
	.datad(\my_regfile|Mux34~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[29]~2 .lut_mask = 16'hDD8D;
defparam \my_processor|data_operandB[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N18
cycloneive_lcell_comb \my_regfile|Mux2~10 (
// Equation(s):
// \my_regfile|Mux2~10_combout  = (\mux2|out[1]~3_combout  & (((\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout  & ((\my_regfile|registers[5][29]~q ))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[4][29]~q ))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|registers[4][29]~q ),
	.datac(\my_regfile|registers[5][29]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~10 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N8
cycloneive_lcell_comb \my_regfile|Mux2~11 (
// Equation(s):
// \my_regfile|Mux2~11_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux2~10_combout  & (\my_regfile|registers[7][29]~q )) # (!\my_regfile|Mux2~10_combout  & ((\my_regfile|registers[6][29]~q ))))) # (!\mux2|out[1]~3_combout  & 
// (((\my_regfile|Mux2~10_combout ))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|registers[7][29]~q ),
	.datac(\my_regfile|registers[6][29]~q ),
	.datad(\my_regfile|Mux2~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~11 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N26
cycloneive_lcell_comb \my_regfile|Mux2~17 (
// Equation(s):
// \my_regfile|Mux2~17_combout  = (\mux2|out[1]~3_combout  & (((\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout  & ((\my_regfile|registers[13][29]~q ))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[12][29]~q ))))

	.dataa(\my_regfile|registers[12][29]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[13][29]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~17 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N20
cycloneive_lcell_comb \my_regfile|Mux2~18 (
// Equation(s):
// \my_regfile|Mux2~18_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux2~17_combout  & ((\my_regfile|registers[15][29]~q ))) # (!\my_regfile|Mux2~17_combout  & (\my_regfile|registers[14][29]~q )))) # (!\mux2|out[1]~3_combout  & 
// (((\my_regfile|Mux2~17_combout ))))

	.dataa(\my_regfile|registers[14][29]~q ),
	.datab(\my_regfile|registers[15][29]~q ),
	.datac(\mux2|out[1]~3_combout ),
	.datad(\my_regfile|Mux2~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~18 .lut_mask = 16'hCFA0;
defparam \my_regfile|Mux2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N12
cycloneive_lcell_comb \my_regfile|Mux2~14 (
// Equation(s):
// \my_regfile|Mux2~14_combout  = (\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & (\my_regfile|registers[3][29]~q )) # (!\mux2|out[1]~3_combout  & ((\my_regfile|registers[1][29]~q )))))

	.dataa(\my_regfile|registers[3][29]~q ),
	.datab(\my_regfile|registers[1][29]~q ),
	.datac(\mux2|out[1]~3_combout ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~14 .lut_mask = 16'hAC00;
defparam \my_regfile|Mux2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N30
cycloneive_lcell_comb \my_regfile|Mux2~15 (
// Equation(s):
// \my_regfile|Mux2~15_combout  = (\my_regfile|Mux2~14_combout ) # ((\mux2|out[1]~3_combout  & (!\mux2|out[0]~2_combout  & \my_regfile|registers[2][29]~q )))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|registers[2][29]~q ),
	.datad(\my_regfile|Mux2~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~15 .lut_mask = 16'hFF20;
defparam \my_regfile|Mux2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N24
cycloneive_lcell_comb \my_regfile|Mux2~12 (
// Equation(s):
// \my_regfile|Mux2~12_combout  = (\mux2|out[0]~2_combout  & (((\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[10][29]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[8][29]~q ))))

	.dataa(\my_regfile|registers[8][29]~q ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|registers[10][29]~q ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~12 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N4
cycloneive_lcell_comb \my_regfile|Mux2~13 (
// Equation(s):
// \my_regfile|Mux2~13_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux2~12_combout  & (\my_regfile|registers[11][29]~q )) # (!\my_regfile|Mux2~12_combout  & ((\my_regfile|registers[9][29]~q ))))) # (!\mux2|out[0]~2_combout  & 
// (((\my_regfile|Mux2~12_combout ))))

	.dataa(\my_regfile|registers[11][29]~q ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|registers[9][29]~q ),
	.datad(\my_regfile|Mux2~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~13 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N0
cycloneive_lcell_comb \my_regfile|Mux2~16 (
// Equation(s):
// \my_regfile|Mux2~16_combout  = (\mux2|out[3]~0_combout  & ((\mux2|out[2]~1_combout ) # ((\my_regfile|Mux2~13_combout )))) # (!\mux2|out[3]~0_combout  & (!\mux2|out[2]~1_combout  & (\my_regfile|Mux2~15_combout )))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|Mux2~15_combout ),
	.datad(\my_regfile|Mux2~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~16 .lut_mask = 16'hBA98;
defparam \my_regfile|Mux2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N26
cycloneive_lcell_comb \my_regfile|Mux2~19 (
// Equation(s):
// \my_regfile|Mux2~19_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux2~16_combout  & ((\my_regfile|Mux2~18_combout ))) # (!\my_regfile|Mux2~16_combout  & (\my_regfile|Mux2~11_combout )))) # (!\mux2|out[2]~1_combout  & (((\my_regfile|Mux2~16_combout 
// ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|Mux2~11_combout ),
	.datac(\my_regfile|Mux2~18_combout ),
	.datad(\my_regfile|Mux2~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~19 .lut_mask = 16'hF588;
defparam \my_regfile|Mux2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N2
cycloneive_lcell_comb \my_regfile|Mux2~0 (
// Equation(s):
// \my_regfile|Mux2~0_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & ((\my_regfile|registers[25][29]~q ))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[17][29]~q ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[17][29]~q ),
	.datac(\my_regfile|registers[25][29]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~0 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N0
cycloneive_lcell_comb \my_regfile|Mux2~1 (
// Equation(s):
// \my_regfile|Mux2~1_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux2~0_combout  & ((\my_regfile|registers[29][29]~q ))) # (!\my_regfile|Mux2~0_combout  & (\my_regfile|registers[21][29]~q )))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux2~0_combout ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[21][29]~q ),
	.datac(\my_regfile|registers[29][29]~q ),
	.datad(\my_regfile|Mux2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~1 .lut_mask = 16'hF588;
defparam \my_regfile|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N18
cycloneive_lcell_comb \my_regfile|Mux2~2 (
// Equation(s):
// \my_regfile|Mux2~2_combout  = (\mux2|out[2]~1_combout  & (((\my_regfile|registers[22][29]~q ) # (\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[18][29]~q  & ((!\mux2|out[3]~0_combout ))))

	.dataa(\my_regfile|registers[18][29]~q ),
	.datab(\my_regfile|registers[22][29]~q ),
	.datac(\mux2|out[2]~1_combout ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~2 .lut_mask = 16'hF0CA;
defparam \my_regfile|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N14
cycloneive_lcell_comb \my_regfile|Mux2~3 (
// Equation(s):
// \my_regfile|Mux2~3_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux2~2_combout  & (\my_regfile|registers[30][29]~q )) # (!\my_regfile|Mux2~2_combout  & ((\my_regfile|registers[26][29]~q ))))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux2~2_combout ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|registers[30][29]~q ),
	.datac(\my_regfile|registers[26][29]~q ),
	.datad(\my_regfile|Mux2~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~3 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N18
cycloneive_lcell_comb \my_regfile|Mux2~4 (
// Equation(s):
// \my_regfile|Mux2~4_combout  = (\mux2|out[2]~1_combout  & (((\my_regfile|registers[20][29]~q ) # (\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[16][29]~q  & ((!\mux2|out[3]~0_combout ))))

	.dataa(\my_regfile|registers[16][29]~q ),
	.datab(\my_regfile|registers[20][29]~q ),
	.datac(\mux2|out[2]~1_combout ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~4 .lut_mask = 16'hF0CA;
defparam \my_regfile|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N12
cycloneive_lcell_comb \my_regfile|Mux2~5 (
// Equation(s):
// \my_regfile|Mux2~5_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux2~4_combout  & (\my_regfile|registers[28][29]~q )) # (!\my_regfile|Mux2~4_combout  & ((\my_regfile|registers[24][29]~q ))))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux2~4_combout ))))

	.dataa(\my_regfile|registers[28][29]~q ),
	.datab(\my_regfile|registers[24][29]~q ),
	.datac(\mux2|out[3]~0_combout ),
	.datad(\my_regfile|Mux2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~5 .lut_mask = 16'hAFC0;
defparam \my_regfile|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N4
cycloneive_lcell_comb \my_regfile|Mux2~6 (
// Equation(s):
// \my_regfile|Mux2~6_combout  = (\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout ) # ((\my_regfile|Mux2~3_combout )))) # (!\mux2|out[1]~3_combout  & (!\mux2|out[0]~2_combout  & ((\my_regfile|Mux2~5_combout ))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|Mux2~3_combout ),
	.datad(\my_regfile|Mux2~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~6 .lut_mask = 16'hB9A8;
defparam \my_regfile|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N16
cycloneive_lcell_comb \my_regfile|Mux2~7 (
// Equation(s):
// \my_regfile|Mux2~7_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & ((\my_regfile|registers[27][29]~q ))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[19][29]~q ))))

	.dataa(\my_regfile|registers[19][29]~q ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|registers[27][29]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~7 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N14
cycloneive_lcell_comb \my_regfile|Mux2~8 (
// Equation(s):
// \my_regfile|Mux2~8_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux2~7_combout  & (\my_regfile|registers[31][29]~q )) # (!\my_regfile|Mux2~7_combout  & ((\my_regfile|registers[23][29]~q ))))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux2~7_combout ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[31][29]~q ),
	.datac(\my_regfile|registers[23][29]~q ),
	.datad(\my_regfile|Mux2~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~8 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N6
cycloneive_lcell_comb \my_regfile|Mux2~9 (
// Equation(s):
// \my_regfile|Mux2~9_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux2~6_combout  & ((\my_regfile|Mux2~8_combout ))) # (!\my_regfile|Mux2~6_combout  & (\my_regfile|Mux2~1_combout )))) # (!\mux2|out[0]~2_combout  & (((\my_regfile|Mux2~6_combout ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|Mux2~1_combout ),
	.datac(\my_regfile|Mux2~6_combout ),
	.datad(\my_regfile|Mux2~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~9 .lut_mask = 16'hF858;
defparam \my_regfile|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~38 (
// Equation(s):
// \my_regfile|data_readRegA[29]~38_combout  = ((\mux2|out[4]~4_combout  & ((\my_regfile|Mux2~9_combout ))) # (!\mux2|out[4]~4_combout  & (\my_regfile|Mux2~19_combout ))) # (!\my_regfile|data_readRegA~35_combout )

	.dataa(\my_regfile|Mux2~19_combout ),
	.datab(\my_regfile|data_readRegA~35_combout ),
	.datac(\mux2|out[4]~4_combout ),
	.datad(\my_regfile|Mux2~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~38 .lut_mask = 16'hFB3B;
defparam \my_regfile|data_readRegA[29]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N15
cycloneive_io_ibuf \t_data_writeReg[28]~input (
	.i(t_data_writeReg[28]),
	.ibar(gnd),
	.o(\t_data_writeReg[28]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[28]~input .bus_hold = "false";
defparam \t_data_writeReg[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N8
cycloneive_lcell_comb \mux4|out[28]~28 (
// Equation(s):
// \mux4|out[28]~28_combout  = (\test~input_o  & \t_data_writeReg[28]~input_o )

	.dataa(\test~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\t_data_writeReg[28]~input_o ),
	.cin(gnd),
	.combout(\mux4|out[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mux4|out[28]~28 .lut_mask = 16'hAA00;
defparam \mux4|out[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N23
dffeas \my_regfile|registers[15][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N15
dffeas \my_regfile|registers[14][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N19
dffeas \my_regfile|registers[12][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y40_N9
dffeas \my_regfile|registers[13][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux4|out[28]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N6
cycloneive_lcell_comb \my_regfile|Mux3~17 (
// Equation(s):
// \my_regfile|Mux3~17_combout  = (\mux2|out[1]~3_combout  & (((\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout  & ((\my_regfile|registers[13][28]~q ))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[12][28]~q ))))

	.dataa(\my_regfile|registers[12][28]~q ),
	.datab(\my_regfile|registers[13][28]~q ),
	.datac(\mux2|out[1]~3_combout ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~17 .lut_mask = 16'hFC0A;
defparam \my_regfile|Mux3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N2
cycloneive_lcell_comb \my_regfile|Mux3~18 (
// Equation(s):
// \my_regfile|Mux3~18_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux3~17_combout  & (\my_regfile|registers[15][28]~q )) # (!\my_regfile|Mux3~17_combout  & ((\my_regfile|registers[14][28]~q ))))) # (!\mux2|out[1]~3_combout  & 
// (((\my_regfile|Mux3~17_combout ))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|registers[15][28]~q ),
	.datac(\my_regfile|registers[14][28]~q ),
	.datad(\my_regfile|Mux3~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~18 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N1
dffeas \my_regfile|registers[9][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y38_N9
dffeas \my_regfile|registers[11][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N19
dffeas \my_regfile|registers[8][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N11
dffeas \my_regfile|registers[10][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N10
cycloneive_lcell_comb \my_regfile|Mux3~10 (
// Equation(s):
// \my_regfile|Mux3~10_combout  = (\mux2|out[0]~2_combout  & (((\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[10][28]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[8][28]~q ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|registers[8][28]~q ),
	.datac(\my_regfile|registers[10][28]~q ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~10 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N8
cycloneive_lcell_comb \my_regfile|Mux3~11 (
// Equation(s):
// \my_regfile|Mux3~11_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux3~10_combout  & ((\my_regfile|registers[11][28]~q ))) # (!\my_regfile|Mux3~10_combout  & (\my_regfile|registers[9][28]~q )))) # (!\mux2|out[0]~2_combout  & 
// (((\my_regfile|Mux3~10_combout ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|registers[9][28]~q ),
	.datac(\my_regfile|registers[11][28]~q ),
	.datad(\my_regfile|Mux3~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~11 .lut_mask = 16'hF588;
defparam \my_regfile|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N19
dffeas \my_regfile|registers[2][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y40_N1
dffeas \my_regfile|registers[1][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N11
dffeas \my_regfile|registers[3][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N10
cycloneive_lcell_comb \my_regfile|Mux3~14 (
// Equation(s):
// \my_regfile|Mux3~14_combout  = (\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[3][28]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[1][28]~q ))))

	.dataa(\my_regfile|registers[1][28]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[3][28]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~14 .lut_mask = 16'hE200;
defparam \my_regfile|Mux3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N26
cycloneive_lcell_comb \my_regfile|Mux3~15 (
// Equation(s):
// \my_regfile|Mux3~15_combout  = (\my_regfile|Mux3~14_combout ) # ((\mux2|out[1]~3_combout  & (\my_regfile|registers[2][28]~q  & !\mux2|out[0]~2_combout )))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|registers[2][28]~q ),
	.datac(\mux2|out[0]~2_combout ),
	.datad(\my_regfile|Mux3~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~15 .lut_mask = 16'hFF08;
defparam \my_regfile|Mux3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N17
dffeas \my_regfile|registers[7][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N11
dffeas \my_regfile|registers[6][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N19
dffeas \my_regfile|registers[4][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N17
dffeas \my_regfile|registers[5][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N16
cycloneive_lcell_comb \my_regfile|Mux3~12 (
// Equation(s):
// \my_regfile|Mux3~12_combout  = (\mux2|out[1]~3_combout  & (((\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout  & ((\my_regfile|registers[5][28]~q ))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[4][28]~q ))))

	.dataa(\my_regfile|registers[4][28]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[5][28]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~12 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N10
cycloneive_lcell_comb \my_regfile|Mux3~13 (
// Equation(s):
// \my_regfile|Mux3~13_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux3~12_combout  & (\my_regfile|registers[7][28]~q )) # (!\my_regfile|Mux3~12_combout  & ((\my_regfile|registers[6][28]~q ))))) # (!\mux2|out[1]~3_combout  & 
// (((\my_regfile|Mux3~12_combout ))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|registers[7][28]~q ),
	.datac(\my_regfile|registers[6][28]~q ),
	.datad(\my_regfile|Mux3~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~13 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N0
cycloneive_lcell_comb \my_regfile|Mux3~16 (
// Equation(s):
// \my_regfile|Mux3~16_combout  = (\mux2|out[3]~0_combout  & (\mux2|out[2]~1_combout )) # (!\mux2|out[3]~0_combout  & ((\mux2|out[2]~1_combout  & ((\my_regfile|Mux3~13_combout ))) # (!\mux2|out[2]~1_combout  & (\my_regfile|Mux3~15_combout ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|Mux3~15_combout ),
	.datad(\my_regfile|Mux3~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~16 .lut_mask = 16'hDC98;
defparam \my_regfile|Mux3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N4
cycloneive_lcell_comb \my_regfile|Mux3~19 (
// Equation(s):
// \my_regfile|Mux3~19_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux3~16_combout  & (\my_regfile|Mux3~18_combout )) # (!\my_regfile|Mux3~16_combout  & ((\my_regfile|Mux3~11_combout ))))) # (!\mux2|out[3]~0_combout  & (((\my_regfile|Mux3~16_combout 
// ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|Mux3~18_combout ),
	.datac(\my_regfile|Mux3~11_combout ),
	.datad(\my_regfile|Mux3~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~19 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N28
cycloneive_lcell_comb \my_regfile|registers[22][28]~feeder (
// Equation(s):
// \my_regfile|registers[22][28]~feeder_combout  = \mux4|out[28]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[28]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[22][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[22][28]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[22][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N29
dffeas \my_regfile|registers[22][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[22][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y36_N29
dffeas \my_regfile|registers[18][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N28
cycloneive_lcell_comb \my_regfile|registers[26][28]~feeder (
// Equation(s):
// \my_regfile|registers[26][28]~feeder_combout  = \mux4|out[28]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[28]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[26][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[26][28]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[26][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N29
dffeas \my_regfile|registers[26][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[26][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N18
cycloneive_lcell_comb \my_regfile|Mux3~2 (
// Equation(s):
// \my_regfile|Mux3~2_combout  = (\mux2|out[3]~0_combout  & (((\my_regfile|registers[26][28]~q ) # (\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[18][28]~q  & ((!\mux2|out[2]~1_combout ))))

	.dataa(\my_regfile|registers[18][28]~q ),
	.datab(\my_regfile|registers[26][28]~q ),
	.datac(\mux2|out[3]~0_combout ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~2 .lut_mask = 16'hF0CA;
defparam \my_regfile|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N31
dffeas \my_regfile|registers[30][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N8
cycloneive_lcell_comb \my_regfile|Mux3~3 (
// Equation(s):
// \my_regfile|Mux3~3_combout  = (\my_regfile|Mux3~2_combout  & (((\my_regfile|registers[30][28]~q ) # (!\mux2|out[2]~1_combout )))) # (!\my_regfile|Mux3~2_combout  & (\my_regfile|registers[22][28]~q  & ((\mux2|out[2]~1_combout ))))

	.dataa(\my_regfile|registers[22][28]~q ),
	.datab(\my_regfile|Mux3~2_combout ),
	.datac(\my_regfile|registers[30][28]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~3 .lut_mask = 16'hE2CC;
defparam \my_regfile|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N11
dffeas \my_regfile|registers[28][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y39_N25
dffeas \my_regfile|registers[20][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N25
dffeas \my_regfile|registers[16][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N15
dffeas \my_regfile|registers[24][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N2
cycloneive_lcell_comb \my_regfile|Mux3~4 (
// Equation(s):
// \my_regfile|Mux3~4_combout  = (\mux2|out[3]~0_combout  & (((\my_regfile|registers[24][28]~q ) # (\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[16][28]~q  & ((!\mux2|out[2]~1_combout ))))

	.dataa(\my_regfile|registers[16][28]~q ),
	.datab(\my_regfile|registers[24][28]~q ),
	.datac(\mux2|out[3]~0_combout ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~4 .lut_mask = 16'hF0CA;
defparam \my_regfile|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N24
cycloneive_lcell_comb \my_regfile|Mux3~5 (
// Equation(s):
// \my_regfile|Mux3~5_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux3~4_combout  & (\my_regfile|registers[28][28]~q )) # (!\my_regfile|Mux3~4_combout  & ((\my_regfile|registers[20][28]~q ))))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux3~4_combout ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[28][28]~q ),
	.datac(\my_regfile|registers[20][28]~q ),
	.datad(\my_regfile|Mux3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~5 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N6
cycloneive_lcell_comb \my_regfile|Mux3~6 (
// Equation(s):
// \my_regfile|Mux3~6_combout  = (\mux2|out[0]~2_combout  & (((\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & (\my_regfile|Mux3~3_combout )) # (!\mux2|out[1]~3_combout  & ((\my_regfile|Mux3~5_combout )))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|Mux3~3_combout ),
	.datac(\mux2|out[1]~3_combout ),
	.datad(\my_regfile|Mux3~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N31
dffeas \my_regfile|registers[25][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y38_N7
dffeas \my_regfile|registers[17][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N18
cycloneive_lcell_comb \my_regfile|registers[21][28]~feeder (
// Equation(s):
// \my_regfile|registers[21][28]~feeder_combout  = \mux4|out[28]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[28]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[21][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[21][28]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[21][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N19
dffeas \my_regfile|registers[21][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[21][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N16
cycloneive_lcell_comb \my_regfile|Mux3~0 (
// Equation(s):
// \my_regfile|Mux3~0_combout  = (\mux2|out[2]~1_combout  & (((\my_regfile|registers[21][28]~q ) # (\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[17][28]~q  & ((!\mux2|out[3]~0_combout ))))

	.dataa(\my_regfile|registers[17][28]~q ),
	.datab(\my_regfile|registers[21][28]~q ),
	.datac(\mux2|out[2]~1_combout ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~0 .lut_mask = 16'hF0CA;
defparam \my_regfile|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N29
dffeas \my_regfile|registers[29][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N14
cycloneive_lcell_comb \my_regfile|Mux3~1 (
// Equation(s):
// \my_regfile|Mux3~1_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux3~0_combout  & ((\my_regfile|registers[29][28]~q ))) # (!\my_regfile|Mux3~0_combout  & (\my_regfile|registers[25][28]~q )))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux3~0_combout ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|registers[25][28]~q ),
	.datac(\my_regfile|Mux3~0_combout ),
	.datad(\my_regfile|registers[29][28]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~1 .lut_mask = 16'hF858;
defparam \my_regfile|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N31
dffeas \my_regfile|registers[31][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N25
dffeas \my_regfile|registers[27][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N21
dffeas \my_regfile|registers[19][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N11
dffeas \my_regfile|registers[23][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N10
cycloneive_lcell_comb \my_regfile|Mux3~7 (
// Equation(s):
// \my_regfile|Mux3~7_combout  = (\mux2|out[3]~0_combout  & (((\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & ((\mux2|out[2]~1_combout  & ((\my_regfile|registers[23][28]~q ))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[19][28]~q ))))

	.dataa(\my_regfile|registers[19][28]~q ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|registers[23][28]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~7 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N24
cycloneive_lcell_comb \my_regfile|Mux3~8 (
// Equation(s):
// \my_regfile|Mux3~8_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux3~7_combout  & (\my_regfile|registers[31][28]~q )) # (!\my_regfile|Mux3~7_combout  & ((\my_regfile|registers[27][28]~q ))))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux3~7_combout ))))

	.dataa(\my_regfile|registers[31][28]~q ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|registers[27][28]~q ),
	.datad(\my_regfile|Mux3~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~8 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N16
cycloneive_lcell_comb \my_regfile|Mux3~9 (
// Equation(s):
// \my_regfile|Mux3~9_combout  = (\my_regfile|Mux3~6_combout  & (((\my_regfile|Mux3~8_combout )) # (!\mux2|out[0]~2_combout ))) # (!\my_regfile|Mux3~6_combout  & (\mux2|out[0]~2_combout  & (\my_regfile|Mux3~1_combout )))

	.dataa(\my_regfile|Mux3~6_combout ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|Mux3~1_combout ),
	.datad(\my_regfile|Mux3~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~9 .lut_mask = 16'hEA62;
defparam \my_regfile|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~39 (
// Equation(s):
// \my_regfile|data_readRegA[28]~39_combout  = ((\mux2|out[4]~4_combout  & ((\my_regfile|Mux3~9_combout ))) # (!\mux2|out[4]~4_combout  & (\my_regfile|Mux3~19_combout ))) # (!\my_regfile|data_readRegA~35_combout )

	.dataa(\mux2|out[4]~4_combout ),
	.datab(\my_regfile|data_readRegA~35_combout ),
	.datac(\my_regfile|Mux3~19_combout ),
	.datad(\my_regfile|Mux3~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~39 .lut_mask = 16'hFB73;
defparam \my_regfile|data_readRegA[28]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N20
cycloneive_lcell_comb \my_regfile|Mux35~7 (
// Equation(s):
// \my_regfile|Mux35~7_combout  = (\mux3|out[3]~4_combout  & (((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & ((\mux3|out[2]~7_combout  & (\my_regfile|registers[23][28]~q )) # (!\mux3|out[2]~7_combout  & ((\my_regfile|registers[19][28]~q )))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[23][28]~q ),
	.datac(\my_regfile|registers[19][28]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux35~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux35~7 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux35~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N30
cycloneive_lcell_comb \my_regfile|Mux35~8 (
// Equation(s):
// \my_regfile|Mux35~8_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux35~7_combout  & ((\my_regfile|registers[31][28]~q ))) # (!\my_regfile|Mux35~7_combout  & (\my_regfile|registers[27][28]~q )))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux35~7_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[27][28]~q ),
	.datac(\my_regfile|registers[31][28]~q ),
	.datad(\my_regfile|Mux35~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux35~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux35~8 .lut_mask = 16'hF588;
defparam \my_regfile|Mux35~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N28
cycloneive_lcell_comb \my_regfile|Mux35~2 (
// Equation(s):
// \my_regfile|Mux35~2_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|registers[26][28]~q ) # ((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & (((\my_regfile|registers[18][28]~q  & !\mux3|out[2]~7_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[26][28]~q ),
	.datac(\my_regfile|registers[18][28]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux35~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux35~2 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux35~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N30
cycloneive_lcell_comb \my_regfile|Mux35~3 (
// Equation(s):
// \my_regfile|Mux35~3_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux35~2_combout  & ((\my_regfile|registers[30][28]~q ))) # (!\my_regfile|Mux35~2_combout  & (\my_regfile|registers[22][28]~q )))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux35~2_combout ))))

	.dataa(\my_regfile|registers[22][28]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[30][28]~q ),
	.datad(\my_regfile|Mux35~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux35~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux35~3 .lut_mask = 16'hF388;
defparam \my_regfile|Mux35~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N24
cycloneive_lcell_comb \my_regfile|Mux35~4 (
// Equation(s):
// \my_regfile|Mux35~4_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|registers[24][28]~q ) # ((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & (((\my_regfile|registers[16][28]~q  & !\mux3|out[2]~7_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[24][28]~q ),
	.datac(\my_regfile|registers[16][28]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux35~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux35~4 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux35~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N10
cycloneive_lcell_comb \my_regfile|Mux35~5 (
// Equation(s):
// \my_regfile|Mux35~5_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux35~4_combout  & ((\my_regfile|registers[28][28]~q ))) # (!\my_regfile|Mux35~4_combout  & (\my_regfile|registers[20][28]~q )))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux35~4_combout ))))

	.dataa(\my_regfile|registers[20][28]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[28][28]~q ),
	.datad(\my_regfile|Mux35~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux35~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux35~5 .lut_mask = 16'hF388;
defparam \my_regfile|Mux35~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N26
cycloneive_lcell_comb \my_regfile|Mux35~6 (
// Equation(s):
// \my_regfile|Mux35~6_combout  = (\mux3|out[0]~10_combout  & (\mux3|out[1]~13_combout )) # (!\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & (\my_regfile|Mux35~3_combout )) # (!\mux3|out[1]~13_combout  & ((\my_regfile|Mux35~5_combout )))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|Mux35~3_combout ),
	.datad(\my_regfile|Mux35~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux35~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux35~6 .lut_mask = 16'hD9C8;
defparam \my_regfile|Mux35~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N6
cycloneive_lcell_comb \my_regfile|Mux35~0 (
// Equation(s):
// \my_regfile|Mux35~0_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|registers[21][28]~q ) # ((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & (((\my_regfile|registers[17][28]~q  & !\mux3|out[3]~4_combout ))))

	.dataa(\my_regfile|registers[21][28]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[17][28]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux35~0 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N30
cycloneive_lcell_comb \my_regfile|Mux35~1 (
// Equation(s):
// \my_regfile|Mux35~1_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux35~0_combout  & (\my_regfile|registers[29][28]~q )) # (!\my_regfile|Mux35~0_combout  & ((\my_regfile|registers[25][28]~q ))))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux35~0_combout ))))

	.dataa(\my_regfile|registers[29][28]~q ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|registers[25][28]~q ),
	.datad(\my_regfile|Mux35~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux35~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux35~1 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N4
cycloneive_lcell_comb \my_regfile|Mux35~9 (
// Equation(s):
// \my_regfile|Mux35~9_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux35~6_combout  & (\my_regfile|Mux35~8_combout )) # (!\my_regfile|Mux35~6_combout  & ((\my_regfile|Mux35~1_combout ))))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux35~6_combout ))))

	.dataa(\my_regfile|Mux35~8_combout ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|Mux35~6_combout ),
	.datad(\my_regfile|Mux35~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux35~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux35~9 .lut_mask = 16'hBCB0;
defparam \my_regfile|Mux35~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N18
cycloneive_lcell_comb \my_regfile|Mux35~10 (
// Equation(s):
// \my_regfile|Mux35~10_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|registers[10][28]~q ) # ((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & (((\my_regfile|registers[8][28]~q  & !\mux3|out[0]~10_combout ))))

	.dataa(\my_regfile|registers[10][28]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[8][28]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux35~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux35~10 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux35~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N0
cycloneive_lcell_comb \my_regfile|Mux35~11 (
// Equation(s):
// \my_regfile|Mux35~11_combout  = (\my_regfile|Mux35~10_combout  & ((\my_regfile|registers[11][28]~q ) # ((!\mux3|out[0]~10_combout )))) # (!\my_regfile|Mux35~10_combout  & (((\my_regfile|registers[9][28]~q  & \mux3|out[0]~10_combout ))))

	.dataa(\my_regfile|registers[11][28]~q ),
	.datab(\my_regfile|Mux35~10_combout ),
	.datac(\my_regfile|registers[9][28]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux35~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux35~11 .lut_mask = 16'hB8CC;
defparam \my_regfile|Mux35~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N18
cycloneive_lcell_comb \my_regfile|Mux35~17 (
// Equation(s):
// \my_regfile|Mux35~17_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & (\my_regfile|registers[13][28]~q )) # (!\mux3|out[0]~10_combout  & ((\my_regfile|registers[12][28]~q 
// )))))

	.dataa(\my_regfile|registers[13][28]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[12][28]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux35~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux35~17 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux35~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N14
cycloneive_lcell_comb \my_regfile|Mux35~18 (
// Equation(s):
// \my_regfile|Mux35~18_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux35~17_combout  & (\my_regfile|registers[15][28]~q )) # (!\my_regfile|Mux35~17_combout  & ((\my_regfile|registers[14][28]~q ))))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux35~17_combout ))))

	.dataa(\my_regfile|registers[15][28]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[14][28]~q ),
	.datad(\my_regfile|Mux35~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux35~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux35~18 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux35~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N2
cycloneive_lcell_comb \my_regfile|Mux35~14 (
// Equation(s):
// \my_regfile|Mux35~14_combout  = (\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & ((\my_regfile|registers[3][28]~q ))) # (!\mux3|out[1]~13_combout  & (\my_regfile|registers[1][28]~q ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|registers[1][28]~q ),
	.datac(\mux3|out[1]~13_combout ),
	.datad(\my_regfile|registers[3][28]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux35~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux35~14 .lut_mask = 16'hA808;
defparam \my_regfile|Mux35~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N18
cycloneive_lcell_comb \my_regfile|Mux35~15 (
// Equation(s):
// \my_regfile|Mux35~15_combout  = (\my_regfile|Mux35~14_combout ) # ((!\mux3|out[0]~10_combout  & (\mux3|out[1]~13_combout  & \my_regfile|registers[2][28]~q )))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[2][28]~q ),
	.datad(\my_regfile|Mux35~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux35~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux35~15 .lut_mask = 16'hFF40;
defparam \my_regfile|Mux35~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N2
cycloneive_lcell_comb \my_regfile|Mux35~12 (
// Equation(s):
// \my_regfile|Mux35~12_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & (\my_regfile|registers[5][28]~q )) # (!\mux3|out[0]~10_combout  & ((\my_regfile|registers[4][28]~q 
// )))))

	.dataa(\my_regfile|registers[5][28]~q ),
	.datab(\my_regfile|registers[4][28]~q ),
	.datac(\mux3|out[1]~13_combout ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux35~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux35~12 .lut_mask = 16'hFA0C;
defparam \my_regfile|Mux35~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N16
cycloneive_lcell_comb \my_regfile|Mux35~13 (
// Equation(s):
// \my_regfile|Mux35~13_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux35~12_combout  & ((\my_regfile|registers[7][28]~q ))) # (!\my_regfile|Mux35~12_combout  & (\my_regfile|registers[6][28]~q )))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux35~12_combout ))))

	.dataa(\my_regfile|registers[6][28]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[7][28]~q ),
	.datad(\my_regfile|Mux35~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux35~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux35~13 .lut_mask = 16'hF388;
defparam \my_regfile|Mux35~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N6
cycloneive_lcell_comb \my_regfile|Mux35~16 (
// Equation(s):
// \my_regfile|Mux35~16_combout  = (\mux3|out[3]~4_combout  & (\mux3|out[2]~7_combout )) # (!\mux3|out[3]~4_combout  & ((\mux3|out[2]~7_combout  & ((\my_regfile|Mux35~13_combout ))) # (!\mux3|out[2]~7_combout  & (\my_regfile|Mux35~15_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|Mux35~15_combout ),
	.datad(\my_regfile|Mux35~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux35~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux35~16 .lut_mask = 16'hDC98;
defparam \my_regfile|Mux35~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N12
cycloneive_lcell_comb \my_regfile|Mux35~19 (
// Equation(s):
// \my_regfile|Mux35~19_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux35~16_combout  & ((\my_regfile|Mux35~18_combout ))) # (!\my_regfile|Mux35~16_combout  & (\my_regfile|Mux35~11_combout )))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux35~16_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|Mux35~11_combout ),
	.datac(\my_regfile|Mux35~18_combout ),
	.datad(\my_regfile|Mux35~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux35~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux35~19 .lut_mask = 16'hF588;
defparam \my_regfile|Mux35~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N10
cycloneive_lcell_comb \my_regfile|Mux35~20 (
// Equation(s):
// \my_regfile|Mux35~20_combout  = (\mux3|out[4]~15_combout  & (\my_regfile|Mux35~9_combout )) # (!\mux3|out[4]~15_combout  & ((\my_regfile|Mux35~19_combout )))

	.dataa(gnd),
	.datab(\mux3|out[4]~15_combout ),
	.datac(\my_regfile|Mux35~9_combout ),
	.datad(\my_regfile|Mux35~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux35~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux35~20 .lut_mask = 16'hF3C0;
defparam \my_regfile|Mux35~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N16
cycloneive_lcell_comb \my_processor|data_operandB[28]~3 (
// Equation(s):
// \my_processor|data_operandB[28]~3_combout  = (\my_processor|decoder|ALUinB~1_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [16])))) # (!\my_processor|decoder|ALUinB~1_combout  & (((\my_regfile|Mux35~20_combout )) # 
// (!\my_regfile|data_readRegB~35_combout )))

	.dataa(\my_regfile|data_readRegB~35_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_processor|decoder|ALUinB~1_combout ),
	.datad(\my_regfile|Mux35~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[28]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[28]~3 .lut_mask = 16'hCFC5;
defparam \my_processor|data_operandB[28]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X45_Y73_N8
cycloneive_io_ibuf \t_data_writeReg[27]~input (
	.i(t_data_writeReg[27]),
	.ibar(gnd),
	.o(\t_data_writeReg[27]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[27]~input .bus_hold = "false";
defparam \t_data_writeReg[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N24
cycloneive_lcell_comb \mux4|out[27]~27 (
// Equation(s):
// \mux4|out[27]~27_combout  = (\test~input_o  & \t_data_writeReg[27]~input_o )

	.dataa(gnd),
	.datab(\test~input_o ),
	.datac(gnd),
	.datad(\t_data_writeReg[27]~input_o ),
	.cin(gnd),
	.combout(\mux4|out[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mux4|out[27]~27 .lut_mask = 16'hCC00;
defparam \mux4|out[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N16
cycloneive_lcell_comb \my_regfile|registers[17][27]~feeder (
// Equation(s):
// \my_regfile|registers[17][27]~feeder_combout  = \mux4|out[27]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[27]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[17][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[17][27]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[17][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N17
dffeas \my_regfile|registers[17][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[17][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y39_N7
dffeas \my_regfile|registers[25][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N26
cycloneive_lcell_comb \my_regfile|Mux36~0 (
// Equation(s):
// \my_regfile|Mux36~0_combout  = (\mux3|out[3]~4_combout  & (((\my_regfile|registers[25][27]~q ) # (\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & (\my_regfile|registers[17][27]~q  & ((!\mux3|out[2]~7_combout ))))

	.dataa(\my_regfile|registers[17][27]~q ),
	.datab(\my_regfile|registers[25][27]~q ),
	.datac(\mux3|out[3]~4_combout ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux36~0 .lut_mask = 16'hF0CA;
defparam \my_regfile|Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N27
dffeas \my_regfile|registers[29][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N11
dffeas \my_regfile|registers[21][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N10
cycloneive_lcell_comb \my_regfile|Mux36~1 (
// Equation(s):
// \my_regfile|Mux36~1_combout  = (\my_regfile|Mux36~0_combout  & ((\my_regfile|registers[29][27]~q ) # ((!\mux3|out[2]~7_combout )))) # (!\my_regfile|Mux36~0_combout  & (((\my_regfile|registers[21][27]~q  & \mux3|out[2]~7_combout ))))

	.dataa(\my_regfile|Mux36~0_combout ),
	.datab(\my_regfile|registers[29][27]~q ),
	.datac(\my_regfile|registers[21][27]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux36~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux36~1 .lut_mask = 16'hD8AA;
defparam \my_regfile|Mux36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N9
dffeas \my_regfile|registers[26][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N15
dffeas \my_regfile|registers[30][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N21
dffeas \my_regfile|registers[22][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N21
dffeas \my_regfile|registers[18][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N20
cycloneive_lcell_comb \my_regfile|Mux36~2 (
// Equation(s):
// \my_regfile|Mux36~2_combout  = (\mux3|out[3]~4_combout  & (((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & ((\mux3|out[2]~7_combout  & (\my_regfile|registers[22][27]~q )) # (!\mux3|out[2]~7_combout  & ((\my_regfile|registers[18][27]~q )))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[22][27]~q ),
	.datac(\my_regfile|registers[18][27]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux36~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux36~2 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N14
cycloneive_lcell_comb \my_regfile|Mux36~3 (
// Equation(s):
// \my_regfile|Mux36~3_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux36~2_combout  & ((\my_regfile|registers[30][27]~q ))) # (!\my_regfile|Mux36~2_combout  & (\my_regfile|registers[26][27]~q )))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux36~2_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[26][27]~q ),
	.datac(\my_regfile|registers[30][27]~q ),
	.datad(\my_regfile|Mux36~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux36~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux36~3 .lut_mask = 16'hF588;
defparam \my_regfile|Mux36~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N31
dffeas \my_regfile|registers[24][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N23
dffeas \my_regfile|registers[28][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N9
dffeas \my_regfile|registers[20][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N9
dffeas \my_regfile|registers[16][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N18
cycloneive_lcell_comb \my_regfile|Mux36~4 (
// Equation(s):
// \my_regfile|Mux36~4_combout  = (\mux3|out[3]~4_combout  & (((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & ((\mux3|out[2]~7_combout  & (\my_regfile|registers[20][27]~q )) # (!\mux3|out[2]~7_combout  & ((\my_regfile|registers[16][27]~q )))))

	.dataa(\my_regfile|registers[20][27]~q ),
	.datab(\my_regfile|registers[16][27]~q ),
	.datac(\mux3|out[3]~4_combout ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux36~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux36~4 .lut_mask = 16'hFA0C;
defparam \my_regfile|Mux36~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N22
cycloneive_lcell_comb \my_regfile|Mux36~5 (
// Equation(s):
// \my_regfile|Mux36~5_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux36~4_combout  & ((\my_regfile|registers[28][27]~q ))) # (!\my_regfile|Mux36~4_combout  & (\my_regfile|registers[24][27]~q )))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux36~4_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[24][27]~q ),
	.datac(\my_regfile|registers[28][27]~q ),
	.datad(\my_regfile|Mux36~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux36~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux36~5 .lut_mask = 16'hF588;
defparam \my_regfile|Mux36~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N22
cycloneive_lcell_comb \my_regfile|Mux36~6 (
// Equation(s):
// \my_regfile|Mux36~6_combout  = (\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout ) # ((\my_regfile|Mux36~3_combout )))) # (!\mux3|out[1]~13_combout  & (!\mux3|out[0]~10_combout  & ((\my_regfile|Mux36~5_combout ))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|Mux36~3_combout ),
	.datad(\my_regfile|Mux36~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux36~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux36~6 .lut_mask = 16'hB9A8;
defparam \my_regfile|Mux36~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N7
dffeas \my_regfile|registers[23][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y36_N15
dffeas \my_regfile|registers[31][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y36_N17
dffeas \my_regfile|registers[27][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N1
dffeas \my_regfile|registers[19][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N6
cycloneive_lcell_comb \my_regfile|Mux36~7 (
// Equation(s):
// \my_regfile|Mux36~7_combout  = (\mux3|out[2]~7_combout  & (((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & ((\mux3|out[3]~4_combout  & (\my_regfile|registers[27][27]~q )) # (!\mux3|out[3]~4_combout  & ((\my_regfile|registers[19][27]~q )))))

	.dataa(\my_regfile|registers[27][27]~q ),
	.datab(\my_regfile|registers[19][27]~q ),
	.datac(\mux3|out[2]~7_combout ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux36~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux36~7 .lut_mask = 16'hFA0C;
defparam \my_regfile|Mux36~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N14
cycloneive_lcell_comb \my_regfile|Mux36~8 (
// Equation(s):
// \my_regfile|Mux36~8_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux36~7_combout  & ((\my_regfile|registers[31][27]~q ))) # (!\my_regfile|Mux36~7_combout  & (\my_regfile|registers[23][27]~q )))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux36~7_combout ))))

	.dataa(\my_regfile|registers[23][27]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[31][27]~q ),
	.datad(\my_regfile|Mux36~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux36~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux36~8 .lut_mask = 16'hF388;
defparam \my_regfile|Mux36~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N8
cycloneive_lcell_comb \my_regfile|Mux36~9 (
// Equation(s):
// \my_regfile|Mux36~9_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux36~6_combout  & ((\my_regfile|Mux36~8_combout ))) # (!\my_regfile|Mux36~6_combout  & (\my_regfile|Mux36~1_combout )))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux36~6_combout ))))

	.dataa(\my_regfile|Mux36~1_combout ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|Mux36~6_combout ),
	.datad(\my_regfile|Mux36~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux36~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux36~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux36~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N3
dffeas \my_regfile|registers[15][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N27
dffeas \my_regfile|registers[14][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N8
cycloneive_lcell_comb \my_regfile|registers[13][27]~feeder (
// Equation(s):
// \my_regfile|registers[13][27]~feeder_combout  = \mux4|out[27]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[27]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[13][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[13][27]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[13][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N9
dffeas \my_regfile|registers[13][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[13][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N5
dffeas \my_regfile|registers[12][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N4
cycloneive_lcell_comb \my_regfile|Mux36~17 (
// Equation(s):
// \my_regfile|Mux36~17_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & (\my_regfile|registers[13][27]~q )) # (!\mux3|out[0]~10_combout  & ((\my_regfile|registers[12][27]~q 
// )))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[13][27]~q ),
	.datac(\my_regfile|registers[12][27]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux36~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux36~17 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux36~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N26
cycloneive_lcell_comb \my_regfile|Mux36~18 (
// Equation(s):
// \my_regfile|Mux36~18_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux36~17_combout  & (\my_regfile|registers[15][27]~q )) # (!\my_regfile|Mux36~17_combout  & ((\my_regfile|registers[14][27]~q ))))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux36~17_combout ))))

	.dataa(\my_regfile|registers[15][27]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[14][27]~q ),
	.datad(\my_regfile|Mux36~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux36~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux36~18 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux36~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N17
dffeas \my_regfile|registers[6][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N27
dffeas \my_regfile|registers[7][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N27
dffeas \my_regfile|registers[4][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N7
dffeas \my_regfile|registers[5][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N18
cycloneive_lcell_comb \my_regfile|Mux36~10 (
// Equation(s):
// \my_regfile|Mux36~10_combout  = (\mux3|out[0]~10_combout  & (((\my_regfile|registers[5][27]~q ) # (\mux3|out[1]~13_combout )))) # (!\mux3|out[0]~10_combout  & (\my_regfile|registers[4][27]~q  & ((!\mux3|out[1]~13_combout ))))

	.dataa(\my_regfile|registers[4][27]~q ),
	.datab(\my_regfile|registers[5][27]~q ),
	.datac(\mux3|out[0]~10_combout ),
	.datad(\mux3|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux36~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux36~10 .lut_mask = 16'hF0CA;
defparam \my_regfile|Mux36~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N12
cycloneive_lcell_comb \my_regfile|Mux36~11 (
// Equation(s):
// \my_regfile|Mux36~11_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux36~10_combout  & ((\my_regfile|registers[7][27]~q ))) # (!\my_regfile|Mux36~10_combout  & (\my_regfile|registers[6][27]~q )))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux36~10_combout ))))

	.dataa(\my_regfile|registers[6][27]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[7][27]~q ),
	.datad(\my_regfile|Mux36~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux36~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux36~11 .lut_mask = 16'hF388;
defparam \my_regfile|Mux36~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N27
dffeas \my_regfile|registers[2][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y40_N21
dffeas \my_regfile|registers[1][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N7
dffeas \my_regfile|registers[3][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N20
cycloneive_lcell_comb \my_regfile|Mux36~14 (
// Equation(s):
// \my_regfile|Mux36~14_combout  = (\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & ((\my_regfile|registers[3][27]~q ))) # (!\mux3|out[1]~13_combout  & (\my_regfile|registers[1][27]~q ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[1][27]~q ),
	.datad(\my_regfile|registers[3][27]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux36~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux36~14 .lut_mask = 16'hA820;
defparam \my_regfile|Mux36~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N26
cycloneive_lcell_comb \my_regfile|Mux36~15 (
// Equation(s):
// \my_regfile|Mux36~15_combout  = (\my_regfile|Mux36~14_combout ) # ((!\mux3|out[0]~10_combout  & (\mux3|out[1]~13_combout  & \my_regfile|registers[2][27]~q )))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[2][27]~q ),
	.datad(\my_regfile|Mux36~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux36~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux36~15 .lut_mask = 16'hFF40;
defparam \my_regfile|Mux36~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N27
dffeas \my_regfile|registers[9][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y38_N21
dffeas \my_regfile|registers[11][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N9
dffeas \my_regfile|registers[10][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N21
dffeas \my_regfile|registers[8][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N20
cycloneive_lcell_comb \my_regfile|Mux36~12 (
// Equation(s):
// \my_regfile|Mux36~12_combout  = (\mux3|out[0]~10_combout  & (((\mux3|out[1]~13_combout )))) # (!\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & (\my_regfile|registers[10][27]~q )) # (!\mux3|out[1]~13_combout  & ((\my_regfile|registers[8][27]~q 
// )))))

	.dataa(\my_regfile|registers[10][27]~q ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|registers[8][27]~q ),
	.datad(\mux3|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux36~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux36~12 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux36~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N20
cycloneive_lcell_comb \my_regfile|Mux36~13 (
// Equation(s):
// \my_regfile|Mux36~13_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux36~12_combout  & ((\my_regfile|registers[11][27]~q ))) # (!\my_regfile|Mux36~12_combout  & (\my_regfile|registers[9][27]~q )))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux36~12_combout ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|registers[9][27]~q ),
	.datac(\my_regfile|registers[11][27]~q ),
	.datad(\my_regfile|Mux36~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux36~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux36~13 .lut_mask = 16'hF588;
defparam \my_regfile|Mux36~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N2
cycloneive_lcell_comb \my_regfile|Mux36~16 (
// Equation(s):
// \my_regfile|Mux36~16_combout  = (\mux3|out[3]~4_combout  & ((\mux3|out[2]~7_combout ) # ((\my_regfile|Mux36~13_combout )))) # (!\mux3|out[3]~4_combout  & (!\mux3|out[2]~7_combout  & (\my_regfile|Mux36~15_combout )))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|Mux36~15_combout ),
	.datad(\my_regfile|Mux36~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux36~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux36~16 .lut_mask = 16'hBA98;
defparam \my_regfile|Mux36~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N0
cycloneive_lcell_comb \my_regfile|Mux36~19 (
// Equation(s):
// \my_regfile|Mux36~19_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux36~16_combout  & (\my_regfile|Mux36~18_combout )) # (!\my_regfile|Mux36~16_combout  & ((\my_regfile|Mux36~11_combout ))))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux36~16_combout ))))

	.dataa(\my_regfile|Mux36~18_combout ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|Mux36~11_combout ),
	.datad(\my_regfile|Mux36~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux36~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux36~19 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux36~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N6
cycloneive_lcell_comb \my_regfile|Mux36~20 (
// Equation(s):
// \my_regfile|Mux36~20_combout  = (\mux3|out[4]~15_combout  & (\my_regfile|Mux36~9_combout )) # (!\mux3|out[4]~15_combout  & ((\my_regfile|Mux36~19_combout )))

	.dataa(gnd),
	.datab(\mux3|out[4]~15_combout ),
	.datac(\my_regfile|Mux36~9_combout ),
	.datad(\my_regfile|Mux36~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux36~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux36~20 .lut_mask = 16'hF3C0;
defparam \my_regfile|Mux36~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N28
cycloneive_lcell_comb \my_processor|data_operandB[27]~4 (
// Equation(s):
// \my_processor|data_operandB[27]~4_combout  = (\my_processor|decoder|ALUinB~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|decoder|ALUinB~1_combout  & (((\my_regfile|Mux36~20_combout ) # 
// (!\my_regfile|data_readRegB~35_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|decoder|ALUinB~1_combout ),
	.datac(\my_regfile|data_readRegB~35_combout ),
	.datad(\my_regfile|Mux36~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[27]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[27]~4 .lut_mask = 16'hBB8B;
defparam \my_processor|data_operandB[27]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N30
cycloneive_lcell_comb \my_regfile|Mux4~17 (
// Equation(s):
// \my_regfile|Mux4~17_combout  = (\mux2|out[1]~3_combout  & (((\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout  & (\my_regfile|registers[13][27]~q )) # (!\mux2|out[0]~2_combout  & ((\my_regfile|registers[12][27]~q )))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|registers[13][27]~q ),
	.datac(\my_regfile|registers[12][27]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~17 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N6
cycloneive_lcell_comb \my_regfile|Mux4~18 (
// Equation(s):
// \my_regfile|Mux4~18_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux4~17_combout  & ((\my_regfile|registers[15][27]~q ))) # (!\my_regfile|Mux4~17_combout  & (\my_regfile|registers[14][27]~q )))) # (!\mux2|out[1]~3_combout  & 
// (((\my_regfile|Mux4~17_combout ))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|registers[14][27]~q ),
	.datac(\my_regfile|registers[15][27]~q ),
	.datad(\my_regfile|Mux4~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~18 .lut_mask = 16'hF588;
defparam \my_regfile|Mux4~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N6
cycloneive_lcell_comb \my_regfile|Mux4~14 (
// Equation(s):
// \my_regfile|Mux4~14_combout  = (\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[3][27]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[1][27]~q ))))

	.dataa(\my_regfile|registers[1][27]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[3][27]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~14 .lut_mask = 16'hE200;
defparam \my_regfile|Mux4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N14
cycloneive_lcell_comb \my_regfile|Mux4~15 (
// Equation(s):
// \my_regfile|Mux4~15_combout  = (\my_regfile|Mux4~14_combout ) # ((\my_regfile|registers[2][27]~q  & (!\mux2|out[0]~2_combout  & \mux2|out[1]~3_combout )))

	.dataa(\my_regfile|registers[2][27]~q ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\mux2|out[1]~3_combout ),
	.datad(\my_regfile|Mux4~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~15 .lut_mask = 16'hFF20;
defparam \my_regfile|Mux4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N8
cycloneive_lcell_comb \my_regfile|Mux4~12 (
// Equation(s):
// \my_regfile|Mux4~12_combout  = (\mux2|out[0]~2_combout  & (((\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[10][27]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[8][27]~q ))))

	.dataa(\my_regfile|registers[8][27]~q ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|registers[10][27]~q ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~12 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N26
cycloneive_lcell_comb \my_regfile|Mux4~13 (
// Equation(s):
// \my_regfile|Mux4~13_combout  = (\my_regfile|Mux4~12_combout  & ((\my_regfile|registers[11][27]~q ) # ((!\mux2|out[0]~2_combout )))) # (!\my_regfile|Mux4~12_combout  & (((\my_regfile|registers[9][27]~q  & \mux2|out[0]~2_combout ))))

	.dataa(\my_regfile|registers[11][27]~q ),
	.datab(\my_regfile|Mux4~12_combout ),
	.datac(\my_regfile|registers[9][27]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~13 .lut_mask = 16'hB8CC;
defparam \my_regfile|Mux4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N28
cycloneive_lcell_comb \my_regfile|Mux4~16 (
// Equation(s):
// \my_regfile|Mux4~16_combout  = (\mux2|out[3]~0_combout  & (((\my_regfile|Mux4~13_combout ) # (\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & (\my_regfile|Mux4~15_combout  & ((!\mux2|out[2]~1_combout ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|Mux4~15_combout ),
	.datac(\my_regfile|Mux4~13_combout ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~16 .lut_mask = 16'hAAE4;
defparam \my_regfile|Mux4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N6
cycloneive_lcell_comb \my_regfile|Mux4~10 (
// Equation(s):
// \my_regfile|Mux4~10_combout  = (\mux2|out[0]~2_combout  & (((\my_regfile|registers[5][27]~q ) # (\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[4][27]~q  & ((!\mux2|out[1]~3_combout ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|registers[4][27]~q ),
	.datac(\my_regfile|registers[5][27]~q ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~10 .lut_mask = 16'hAAE4;
defparam \my_regfile|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N26
cycloneive_lcell_comb \my_regfile|Mux4~11 (
// Equation(s):
// \my_regfile|Mux4~11_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux4~10_combout  & ((\my_regfile|registers[7][27]~q ))) # (!\my_regfile|Mux4~10_combout  & (\my_regfile|registers[6][27]~q )))) # (!\mux2|out[1]~3_combout  & 
// (((\my_regfile|Mux4~10_combout ))))

	.dataa(\my_regfile|registers[6][27]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[7][27]~q ),
	.datad(\my_regfile|Mux4~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~11 .lut_mask = 16'hF388;
defparam \my_regfile|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N20
cycloneive_lcell_comb \my_regfile|Mux4~19 (
// Equation(s):
// \my_regfile|Mux4~19_combout  = (\my_regfile|Mux4~16_combout  & ((\my_regfile|Mux4~18_combout ) # ((!\mux2|out[2]~1_combout )))) # (!\my_regfile|Mux4~16_combout  & (((\my_regfile|Mux4~11_combout  & \mux2|out[2]~1_combout ))))

	.dataa(\my_regfile|Mux4~18_combout ),
	.datab(\my_regfile|Mux4~16_combout ),
	.datac(\my_regfile|Mux4~11_combout ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~19 .lut_mask = 16'hB8CC;
defparam \my_regfile|Mux4~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N0
cycloneive_lcell_comb \my_regfile|Mux4~7 (
// Equation(s):
// \my_regfile|Mux4~7_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|registers[27][27]~q ) # ((\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & (((\my_regfile|registers[19][27]~q  & !\mux2|out[2]~1_combout ))))

	.dataa(\my_regfile|registers[27][27]~q ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|registers[19][27]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~7 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N6
cycloneive_lcell_comb \my_regfile|Mux4~8 (
// Equation(s):
// \my_regfile|Mux4~8_combout  = (\my_regfile|Mux4~7_combout  & ((\my_regfile|registers[31][27]~q ) # ((!\mux2|out[2]~1_combout )))) # (!\my_regfile|Mux4~7_combout  & (((\my_regfile|registers[23][27]~q  & \mux2|out[2]~1_combout ))))

	.dataa(\my_regfile|registers[31][27]~q ),
	.datab(\my_regfile|Mux4~7_combout ),
	.datac(\my_regfile|registers[23][27]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~8 .lut_mask = 16'hB8CC;
defparam \my_regfile|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N6
cycloneive_lcell_comb \my_regfile|Mux4~0 (
// Equation(s):
// \my_regfile|Mux4~0_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & ((\my_regfile|registers[25][27]~q ))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[17][27]~q ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[17][27]~q ),
	.datac(\my_regfile|registers[25][27]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~0 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N26
cycloneive_lcell_comb \my_regfile|Mux4~1 (
// Equation(s):
// \my_regfile|Mux4~1_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux4~0_combout  & ((\my_regfile|registers[29][27]~q ))) # (!\my_regfile|Mux4~0_combout  & (\my_regfile|registers[21][27]~q )))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux4~0_combout ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[21][27]~q ),
	.datac(\my_regfile|registers[29][27]~q ),
	.datad(\my_regfile|Mux4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~1 .lut_mask = 16'hF588;
defparam \my_regfile|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N20
cycloneive_lcell_comb \my_regfile|Mux4~2 (
// Equation(s):
// \my_regfile|Mux4~2_combout  = (\mux2|out[3]~0_combout  & (((\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & ((\mux2|out[2]~1_combout  & ((\my_regfile|registers[22][27]~q ))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[18][27]~q ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|registers[18][27]~q ),
	.datac(\my_regfile|registers[22][27]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~2 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N8
cycloneive_lcell_comb \my_regfile|Mux4~3 (
// Equation(s):
// \my_regfile|Mux4~3_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux4~2_combout  & (\my_regfile|registers[30][27]~q )) # (!\my_regfile|Mux4~2_combout  & ((\my_regfile|registers[26][27]~q ))))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux4~2_combout ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|registers[30][27]~q ),
	.datac(\my_regfile|registers[26][27]~q ),
	.datad(\my_regfile|Mux4~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~3 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N8
cycloneive_lcell_comb \my_regfile|Mux4~4 (
// Equation(s):
// \my_regfile|Mux4~4_combout  = (\mux2|out[2]~1_combout  & (((\my_regfile|registers[20][27]~q ) # (\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[16][27]~q  & ((!\mux2|out[3]~0_combout ))))

	.dataa(\my_regfile|registers[16][27]~q ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|registers[20][27]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~4 .lut_mask = 16'hCCE2;
defparam \my_regfile|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N30
cycloneive_lcell_comb \my_regfile|Mux4~5 (
// Equation(s):
// \my_regfile|Mux4~5_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux4~4_combout  & (\my_regfile|registers[28][27]~q )) # (!\my_regfile|Mux4~4_combout  & ((\my_regfile|registers[24][27]~q ))))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux4~4_combout ))))

	.dataa(\my_regfile|registers[28][27]~q ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|registers[24][27]~q ),
	.datad(\my_regfile|Mux4~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~5 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N18
cycloneive_lcell_comb \my_regfile|Mux4~6 (
// Equation(s):
// \my_regfile|Mux4~6_combout  = (\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout ) # ((\my_regfile|Mux4~3_combout )))) # (!\mux2|out[1]~3_combout  & (!\mux2|out[0]~2_combout  & ((\my_regfile|Mux4~5_combout ))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|Mux4~3_combout ),
	.datad(\my_regfile|Mux4~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~6 .lut_mask = 16'hB9A8;
defparam \my_regfile|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N0
cycloneive_lcell_comb \my_regfile|Mux4~9 (
// Equation(s):
// \my_regfile|Mux4~9_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux4~6_combout  & (\my_regfile|Mux4~8_combout )) # (!\my_regfile|Mux4~6_combout  & ((\my_regfile|Mux4~1_combout ))))) # (!\mux2|out[0]~2_combout  & (((\my_regfile|Mux4~6_combout ))))

	.dataa(\my_regfile|Mux4~8_combout ),
	.datab(\my_regfile|Mux4~1_combout ),
	.datac(\mux2|out[0]~2_combout ),
	.datad(\my_regfile|Mux4~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~9 .lut_mask = 16'hAFC0;
defparam \my_regfile|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~40 (
// Equation(s):
// \my_regfile|data_readRegA[27]~40_combout  = ((\mux2|out[4]~4_combout  & ((\my_regfile|Mux4~9_combout ))) # (!\mux2|out[4]~4_combout  & (\my_regfile|Mux4~19_combout ))) # (!\my_regfile|data_readRegA~35_combout )

	.dataa(\mux2|out[4]~4_combout ),
	.datab(\my_regfile|Mux4~19_combout ),
	.datac(\my_regfile|data_readRegA~35_combout ),
	.datad(\my_regfile|Mux4~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~40 .lut_mask = 16'hEF4F;
defparam \my_regfile|data_readRegA[27]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y33_N8
cycloneive_io_ibuf \t_data_writeReg[26]~input (
	.i(t_data_writeReg[26]),
	.ibar(gnd),
	.o(\t_data_writeReg[26]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[26]~input .bus_hold = "false";
defparam \t_data_writeReg[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N12
cycloneive_lcell_comb \mux4|out[26]~26 (
// Equation(s):
// \mux4|out[26]~26_combout  = (\test~input_o  & \t_data_writeReg[26]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\test~input_o ),
	.datad(\t_data_writeReg[26]~input_o ),
	.cin(gnd),
	.combout(\mux4|out[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mux4|out[26]~26 .lut_mask = 16'hF000;
defparam \mux4|out[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N19
dffeas \my_regfile|registers[14][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N13
dffeas \my_regfile|registers[15][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux4|out[26]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N29
dffeas \my_regfile|registers[12][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N7
dffeas \my_regfile|registers[13][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N6
cycloneive_lcell_comb \my_regfile|Mux5~17 (
// Equation(s):
// \my_regfile|Mux5~17_combout  = (\mux2|out[1]~3_combout  & (((\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout  & ((\my_regfile|registers[13][26]~q ))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[12][26]~q ))))

	.dataa(\my_regfile|registers[12][26]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[13][26]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~17 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux5~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N20
cycloneive_lcell_comb \my_regfile|Mux5~18 (
// Equation(s):
// \my_regfile|Mux5~18_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux5~17_combout  & ((\my_regfile|registers[15][26]~q ))) # (!\my_regfile|Mux5~17_combout  & (\my_regfile|registers[14][26]~q )))) # (!\mux2|out[1]~3_combout  & 
// (((\my_regfile|Mux5~17_combout ))))

	.dataa(\my_regfile|registers[14][26]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[15][26]~q ),
	.datad(\my_regfile|Mux5~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~18 .lut_mask = 16'hF388;
defparam \my_regfile|Mux5~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N15
dffeas \my_regfile|registers[9][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N22
cycloneive_lcell_comb \my_regfile|registers[11][26]~feeder (
// Equation(s):
// \my_regfile|registers[11][26]~feeder_combout  = \mux4|out[26]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[26]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[11][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[11][26]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[11][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N23
dffeas \my_regfile|registers[11][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[11][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N2
cycloneive_lcell_comb \my_regfile|registers[10][26]~feeder (
// Equation(s):
// \my_regfile|registers[10][26]~feeder_combout  = \mux4|out[26]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[26]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[10][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[10][26]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[10][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N3
dffeas \my_regfile|registers[10][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[10][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N9
dffeas \my_regfile|registers[8][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N16
cycloneive_lcell_comb \my_regfile|Mux5~10 (
// Equation(s):
// \my_regfile|Mux5~10_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|registers[10][26]~q ) # ((\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & (((\my_regfile|registers[8][26]~q  & !\mux2|out[0]~2_combout ))))

	.dataa(\my_regfile|registers[10][26]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[8][26]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~10 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N30
cycloneive_lcell_comb \my_regfile|Mux5~11 (
// Equation(s):
// \my_regfile|Mux5~11_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux5~10_combout  & ((\my_regfile|registers[11][26]~q ))) # (!\my_regfile|Mux5~10_combout  & (\my_regfile|registers[9][26]~q )))) # (!\mux2|out[0]~2_combout  & 
// (((\my_regfile|Mux5~10_combout ))))

	.dataa(\my_regfile|registers[9][26]~q ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|registers[11][26]~q ),
	.datad(\my_regfile|Mux5~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~11 .lut_mask = 16'hF388;
defparam \my_regfile|Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N17
dffeas \my_regfile|registers[1][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N17
dffeas \my_regfile|registers[3][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N22
cycloneive_lcell_comb \my_regfile|Mux5~14 (
// Equation(s):
// \my_regfile|Mux5~14_combout  = (\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[3][26]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[1][26]~q ))))

	.dataa(\my_regfile|registers[1][26]~q ),
	.datab(\my_regfile|registers[3][26]~q ),
	.datac(\mux2|out[0]~2_combout ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~14 .lut_mask = 16'hC0A0;
defparam \my_regfile|Mux5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N31
dffeas \my_regfile|registers[2][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N4
cycloneive_lcell_comb \my_regfile|Mux5~15 (
// Equation(s):
// \my_regfile|Mux5~15_combout  = (\my_regfile|Mux5~14_combout ) # ((\my_regfile|registers[2][26]~q  & (!\mux2|out[0]~2_combout  & \mux2|out[1]~3_combout )))

	.dataa(\my_regfile|Mux5~14_combout ),
	.datab(\my_regfile|registers[2][26]~q ),
	.datac(\mux2|out[0]~2_combout ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~15 .lut_mask = 16'hAEAA;
defparam \my_regfile|Mux5~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N25
dffeas \my_regfile|registers[5][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N23
dffeas \my_regfile|registers[4][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N22
cycloneive_lcell_comb \my_regfile|Mux5~12 (
// Equation(s):
// \my_regfile|Mux5~12_combout  = (\mux2|out[1]~3_combout  & (((\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout  & (\my_regfile|registers[5][26]~q )) # (!\mux2|out[0]~2_combout  & ((\my_regfile|registers[4][26]~q )))))

	.dataa(\my_regfile|registers[5][26]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[4][26]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~12 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N5
dffeas \my_regfile|registers[7][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N3
dffeas \my_regfile|registers[6][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N4
cycloneive_lcell_comb \my_regfile|Mux5~13 (
// Equation(s):
// \my_regfile|Mux5~13_combout  = (\my_regfile|Mux5~12_combout  & (((\my_regfile|registers[7][26]~q )) # (!\mux2|out[1]~3_combout ))) # (!\my_regfile|Mux5~12_combout  & (\mux2|out[1]~3_combout  & ((\my_regfile|registers[6][26]~q ))))

	.dataa(\my_regfile|Mux5~12_combout ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[7][26]~q ),
	.datad(\my_regfile|registers[6][26]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~13 .lut_mask = 16'hE6A2;
defparam \my_regfile|Mux5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N18
cycloneive_lcell_comb \my_regfile|Mux5~16 (
// Equation(s):
// \my_regfile|Mux5~16_combout  = (\mux2|out[3]~0_combout  & (\mux2|out[2]~1_combout )) # (!\mux2|out[3]~0_combout  & ((\mux2|out[2]~1_combout  & ((\my_regfile|Mux5~13_combout ))) # (!\mux2|out[2]~1_combout  & (\my_regfile|Mux5~15_combout ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|Mux5~15_combout ),
	.datad(\my_regfile|Mux5~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~16 .lut_mask = 16'hDC98;
defparam \my_regfile|Mux5~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N26
cycloneive_lcell_comb \my_regfile|Mux5~19 (
// Equation(s):
// \my_regfile|Mux5~19_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux5~16_combout  & (\my_regfile|Mux5~18_combout )) # (!\my_regfile|Mux5~16_combout  & ((\my_regfile|Mux5~11_combout ))))) # (!\mux2|out[3]~0_combout  & (((\my_regfile|Mux5~16_combout 
// ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|Mux5~18_combout ),
	.datac(\my_regfile|Mux5~11_combout ),
	.datad(\my_regfile|Mux5~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~19 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux5~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N23
dffeas \my_regfile|registers[28][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N28
cycloneive_lcell_comb \my_regfile|registers[20][26]~feeder (
// Equation(s):
// \my_regfile|registers[20][26]~feeder_combout  = \mux4|out[26]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[26]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[20][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[20][26]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[20][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N29
dffeas \my_regfile|registers[20][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[20][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N1
dffeas \my_regfile|registers[16][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N25
dffeas \my_regfile|registers[24][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N10
cycloneive_lcell_comb \my_regfile|Mux5~4 (
// Equation(s):
// \my_regfile|Mux5~4_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & ((\my_regfile|registers[24][26]~q ))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[16][26]~q ))))

	.dataa(\my_regfile|registers[16][26]~q ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|registers[24][26]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~4 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N8
cycloneive_lcell_comb \my_regfile|Mux5~5 (
// Equation(s):
// \my_regfile|Mux5~5_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux5~4_combout  & (\my_regfile|registers[28][26]~q )) # (!\my_regfile|Mux5~4_combout  & ((\my_regfile|registers[20][26]~q ))))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux5~4_combout ))))

	.dataa(\my_regfile|registers[28][26]~q ),
	.datab(\my_regfile|registers[20][26]~q ),
	.datac(\mux2|out[2]~1_combout ),
	.datad(\my_regfile|Mux5~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~5 .lut_mask = 16'hAFC0;
defparam \my_regfile|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N31
dffeas \my_regfile|registers[22][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N27
dffeas \my_regfile|registers[30][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N3
dffeas \my_regfile|registers[26][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N15
dffeas \my_regfile|registers[18][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N12
cycloneive_lcell_comb \my_regfile|Mux5~2 (
// Equation(s):
// \my_regfile|Mux5~2_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|registers[26][26]~q ) # ((\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & (((\my_regfile|registers[18][26]~q  & !\mux2|out[2]~1_combout ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|registers[26][26]~q ),
	.datac(\my_regfile|registers[18][26]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~2 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N24
cycloneive_lcell_comb \my_regfile|Mux5~3 (
// Equation(s):
// \my_regfile|Mux5~3_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux5~2_combout  & ((\my_regfile|registers[30][26]~q ))) # (!\my_regfile|Mux5~2_combout  & (\my_regfile|registers[22][26]~q )))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux5~2_combout ))))

	.dataa(\my_regfile|registers[22][26]~q ),
	.datab(\my_regfile|registers[30][26]~q ),
	.datac(\mux2|out[2]~1_combout ),
	.datad(\my_regfile|Mux5~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~3 .lut_mask = 16'hCFA0;
defparam \my_regfile|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N6
cycloneive_lcell_comb \my_regfile|Mux5~6 (
// Equation(s):
// \my_regfile|Mux5~6_combout  = (\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout ) # ((\my_regfile|Mux5~3_combout )))) # (!\mux2|out[1]~3_combout  & (!\mux2|out[0]~2_combout  & (\my_regfile|Mux5~5_combout )))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|Mux5~5_combout ),
	.datad(\my_regfile|Mux5~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~6 .lut_mask = 16'hBA98;
defparam \my_regfile|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N7
dffeas \my_regfile|registers[25][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N25
dffeas \my_regfile|registers[29][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y38_N1
dffeas \my_regfile|registers[21][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N11
dffeas \my_regfile|registers[17][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N10
cycloneive_lcell_comb \my_regfile|Mux5~0 (
// Equation(s):
// \my_regfile|Mux5~0_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|registers[21][26]~q ) # ((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & (((\my_regfile|registers[17][26]~q  & !\mux2|out[3]~0_combout ))))

	.dataa(\my_regfile|registers[21][26]~q ),
	.datab(\my_regfile|registers[17][26]~q ),
	.datac(\mux2|out[2]~1_combout ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~0 .lut_mask = 16'hF0AC;
defparam \my_regfile|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N24
cycloneive_lcell_comb \my_regfile|Mux5~1 (
// Equation(s):
// \my_regfile|Mux5~1_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux5~0_combout  & ((\my_regfile|registers[29][26]~q ))) # (!\my_regfile|Mux5~0_combout  & (\my_regfile|registers[25][26]~q )))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux5~0_combout ))))

	.dataa(\my_regfile|registers[25][26]~q ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|registers[29][26]~q ),
	.datad(\my_regfile|Mux5~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~1 .lut_mask = 16'hF388;
defparam \my_regfile|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N27
dffeas \my_regfile|registers[31][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N29
dffeas \my_regfile|registers[27][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N29
dffeas \my_regfile|registers[19][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N3
dffeas \my_regfile|registers[23][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N2
cycloneive_lcell_comb \my_regfile|Mux5~7 (
// Equation(s):
// \my_regfile|Mux5~7_combout  = (\mux2|out[3]~0_combout  & (((\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & ((\mux2|out[2]~1_combout  & ((\my_regfile|registers[23][26]~q ))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[19][26]~q ))))

	.dataa(\my_regfile|registers[19][26]~q ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|registers[23][26]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~7 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N28
cycloneive_lcell_comb \my_regfile|Mux5~8 (
// Equation(s):
// \my_regfile|Mux5~8_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux5~7_combout  & (\my_regfile|registers[31][26]~q )) # (!\my_regfile|Mux5~7_combout  & ((\my_regfile|registers[27][26]~q ))))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux5~7_combout ))))

	.dataa(\my_regfile|registers[31][26]~q ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|registers[27][26]~q ),
	.datad(\my_regfile|Mux5~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~8 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N12
cycloneive_lcell_comb \my_regfile|Mux5~9 (
// Equation(s):
// \my_regfile|Mux5~9_combout  = (\my_regfile|Mux5~6_combout  & (((\my_regfile|Mux5~8_combout )) # (!\mux2|out[0]~2_combout ))) # (!\my_regfile|Mux5~6_combout  & (\mux2|out[0]~2_combout  & (\my_regfile|Mux5~1_combout )))

	.dataa(\my_regfile|Mux5~6_combout ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|Mux5~1_combout ),
	.datad(\my_regfile|Mux5~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~9 .lut_mask = 16'hEA62;
defparam \my_regfile|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~41 (
// Equation(s):
// \my_regfile|data_readRegA[26]~41_combout  = ((\mux2|out[4]~4_combout  & ((\my_regfile|Mux5~9_combout ))) # (!\mux2|out[4]~4_combout  & (\my_regfile|Mux5~19_combout ))) # (!\my_regfile|data_readRegA~35_combout )

	.dataa(\my_regfile|data_readRegA~35_combout ),
	.datab(\mux2|out[4]~4_combout ),
	.datac(\my_regfile|Mux5~19_combout ),
	.datad(\my_regfile|Mux5~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~41 .lut_mask = 16'hFD75;
defparam \my_regfile|data_readRegA[26]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N10
cycloneive_lcell_comb \my_regfile|Mux37~0 (
// Equation(s):
// \my_regfile|Mux37~0_combout  = (\mux3|out[3]~4_combout  & (((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & ((\mux3|out[2]~7_combout  & (\my_regfile|registers[21][26]~q )) # (!\mux3|out[2]~7_combout  & ((\my_regfile|registers[17][26]~q )))))

	.dataa(\my_regfile|registers[21][26]~q ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|registers[17][26]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux37~0 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N6
cycloneive_lcell_comb \my_regfile|Mux37~1 (
// Equation(s):
// \my_regfile|Mux37~1_combout  = (\my_regfile|Mux37~0_combout  & ((\my_regfile|registers[29][26]~q ) # ((!\mux3|out[3]~4_combout )))) # (!\my_regfile|Mux37~0_combout  & (((\my_regfile|registers[25][26]~q  & \mux3|out[3]~4_combout ))))

	.dataa(\my_regfile|Mux37~0_combout ),
	.datab(\my_regfile|registers[29][26]~q ),
	.datac(\my_regfile|registers[25][26]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux37~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux37~1 .lut_mask = 16'hD8AA;
defparam \my_regfile|Mux37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N0
cycloneive_lcell_comb \my_regfile|Mux37~4 (
// Equation(s):
// \my_regfile|Mux37~4_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|registers[24][26]~q ) # ((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & (((\my_regfile|registers[16][26]~q  & !\mux3|out[2]~7_combout ))))

	.dataa(\my_regfile|registers[24][26]~q ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|registers[16][26]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux37~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux37~4 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux37~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N22
cycloneive_lcell_comb \my_regfile|Mux37~5 (
// Equation(s):
// \my_regfile|Mux37~5_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux37~4_combout  & ((\my_regfile|registers[28][26]~q ))) # (!\my_regfile|Mux37~4_combout  & (\my_regfile|registers[20][26]~q )))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux37~4_combout ))))

	.dataa(\my_regfile|registers[20][26]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[28][26]~q ),
	.datad(\my_regfile|Mux37~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux37~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux37~5 .lut_mask = 16'hF388;
defparam \my_regfile|Mux37~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N14
cycloneive_lcell_comb \my_regfile|Mux37~2 (
// Equation(s):
// \my_regfile|Mux37~2_combout  = (\mux3|out[2]~7_combout  & (((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & ((\mux3|out[3]~4_combout  & (\my_regfile|registers[26][26]~q )) # (!\mux3|out[3]~4_combout  & ((\my_regfile|registers[18][26]~q )))))

	.dataa(\my_regfile|registers[26][26]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[18][26]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux37~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux37~2 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N26
cycloneive_lcell_comb \my_regfile|Mux37~3 (
// Equation(s):
// \my_regfile|Mux37~3_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux37~2_combout  & ((\my_regfile|registers[30][26]~q ))) # (!\my_regfile|Mux37~2_combout  & (\my_regfile|registers[22][26]~q )))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux37~2_combout ))))

	.dataa(\my_regfile|registers[22][26]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[30][26]~q ),
	.datad(\my_regfile|Mux37~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux37~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux37~3 .lut_mask = 16'hF388;
defparam \my_regfile|Mux37~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N14
cycloneive_lcell_comb \my_regfile|Mux37~6 (
// Equation(s):
// \my_regfile|Mux37~6_combout  = (\mux3|out[0]~10_combout  & (\mux3|out[1]~13_combout )) # (!\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & ((\my_regfile|Mux37~3_combout ))) # (!\mux3|out[1]~13_combout  & (\my_regfile|Mux37~5_combout ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|Mux37~5_combout ),
	.datad(\my_regfile|Mux37~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux37~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux37~6 .lut_mask = 16'hDC98;
defparam \my_regfile|Mux37~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N28
cycloneive_lcell_comb \my_regfile|Mux37~7 (
// Equation(s):
// \my_regfile|Mux37~7_combout  = (\mux3|out[3]~4_combout  & (((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & ((\mux3|out[2]~7_combout  & (\my_regfile|registers[23][26]~q )) # (!\mux3|out[2]~7_combout  & ((\my_regfile|registers[19][26]~q )))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[23][26]~q ),
	.datac(\my_regfile|registers[19][26]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux37~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux37~7 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux37~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N26
cycloneive_lcell_comb \my_regfile|Mux37~8 (
// Equation(s):
// \my_regfile|Mux37~8_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux37~7_combout  & ((\my_regfile|registers[31][26]~q ))) # (!\my_regfile|Mux37~7_combout  & (\my_regfile|registers[27][26]~q )))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux37~7_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[27][26]~q ),
	.datac(\my_regfile|registers[31][26]~q ),
	.datad(\my_regfile|Mux37~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux37~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux37~8 .lut_mask = 16'hF588;
defparam \my_regfile|Mux37~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N4
cycloneive_lcell_comb \my_regfile|Mux37~9 (
// Equation(s):
// \my_regfile|Mux37~9_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux37~6_combout  & ((\my_regfile|Mux37~8_combout ))) # (!\my_regfile|Mux37~6_combout  & (\my_regfile|Mux37~1_combout )))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux37~6_combout ))))

	.dataa(\my_regfile|Mux37~1_combout ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|Mux37~6_combout ),
	.datad(\my_regfile|Mux37~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux37~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux37~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux37~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N8
cycloneive_lcell_comb \my_regfile|Mux37~10 (
// Equation(s):
// \my_regfile|Mux37~10_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|registers[10][26]~q ) # ((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & (((\my_regfile|registers[8][26]~q  & !\mux3|out[0]~10_combout ))))

	.dataa(\my_regfile|registers[10][26]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[8][26]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux37~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux37~10 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux37~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N14
cycloneive_lcell_comb \my_regfile|Mux37~11 (
// Equation(s):
// \my_regfile|Mux37~11_combout  = (\my_regfile|Mux37~10_combout  & ((\my_regfile|registers[11][26]~q ) # ((!\mux3|out[0]~10_combout )))) # (!\my_regfile|Mux37~10_combout  & (((\my_regfile|registers[9][26]~q  & \mux3|out[0]~10_combout ))))

	.dataa(\my_regfile|registers[11][26]~q ),
	.datab(\my_regfile|Mux37~10_combout ),
	.datac(\my_regfile|registers[9][26]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux37~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux37~11 .lut_mask = 16'hB8CC;
defparam \my_regfile|Mux37~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N28
cycloneive_lcell_comb \my_regfile|Mux37~17 (
// Equation(s):
// \my_regfile|Mux37~17_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & (\my_regfile|registers[13][26]~q )) # (!\mux3|out[0]~10_combout  & ((\my_regfile|registers[12][26]~q 
// )))))

	.dataa(\my_regfile|registers[13][26]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[12][26]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux37~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux37~17 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux37~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N18
cycloneive_lcell_comb \my_regfile|Mux37~18 (
// Equation(s):
// \my_regfile|Mux37~18_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux37~17_combout  & (\my_regfile|registers[15][26]~q )) # (!\my_regfile|Mux37~17_combout  & ((\my_regfile|registers[14][26]~q ))))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux37~17_combout ))))

	.dataa(\my_regfile|registers[15][26]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[14][26]~q ),
	.datad(\my_regfile|Mux37~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux37~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux37~18 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux37~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N16
cycloneive_lcell_comb \my_regfile|Mux37~14 (
// Equation(s):
// \my_regfile|Mux37~14_combout  = (\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & ((\my_regfile|registers[3][26]~q ))) # (!\mux3|out[1]~13_combout  & (\my_regfile|registers[1][26]~q ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[1][26]~q ),
	.datad(\my_regfile|registers[3][26]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux37~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux37~14 .lut_mask = 16'hA820;
defparam \my_regfile|Mux37~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N30
cycloneive_lcell_comb \my_regfile|Mux37~15 (
// Equation(s):
// \my_regfile|Mux37~15_combout  = (\my_regfile|Mux37~14_combout ) # ((!\mux3|out[0]~10_combout  & (\mux3|out[1]~13_combout  & \my_regfile|registers[2][26]~q )))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[2][26]~q ),
	.datad(\my_regfile|Mux37~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux37~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux37~15 .lut_mask = 16'hFF40;
defparam \my_regfile|Mux37~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N24
cycloneive_lcell_comb \my_regfile|Mux37~12 (
// Equation(s):
// \my_regfile|Mux37~12_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|registers[7][26]~q ) # ((!\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & (((\my_regfile|registers[5][26]~q  & \mux3|out[0]~10_combout ))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[7][26]~q ),
	.datac(\my_regfile|registers[5][26]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux37~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux37~12 .lut_mask = 16'hD8AA;
defparam \my_regfile|Mux37~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N2
cycloneive_lcell_comb \my_regfile|Mux37~13 (
// Equation(s):
// \my_regfile|Mux37~13_combout  = (\mux3|out[0]~10_combout  & (((\my_regfile|Mux37~12_combout )))) # (!\mux3|out[0]~10_combout  & ((\my_regfile|Mux37~12_combout  & ((\my_regfile|registers[6][26]~q ))) # (!\my_regfile|Mux37~12_combout  & 
// (\my_regfile|registers[4][26]~q ))))

	.dataa(\my_regfile|registers[4][26]~q ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|registers[6][26]~q ),
	.datad(\my_regfile|Mux37~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux37~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux37~13 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux37~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N10
cycloneive_lcell_comb \my_regfile|Mux37~16 (
// Equation(s):
// \my_regfile|Mux37~16_combout  = (\mux3|out[2]~7_combout  & ((\mux3|out[3]~4_combout ) # ((\my_regfile|Mux37~13_combout )))) # (!\mux3|out[2]~7_combout  & (!\mux3|out[3]~4_combout  & (\my_regfile|Mux37~15_combout )))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|Mux37~15_combout ),
	.datad(\my_regfile|Mux37~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux37~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux37~16 .lut_mask = 16'hBA98;
defparam \my_regfile|Mux37~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N16
cycloneive_lcell_comb \my_regfile|Mux37~19 (
// Equation(s):
// \my_regfile|Mux37~19_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux37~16_combout  & ((\my_regfile|Mux37~18_combout ))) # (!\my_regfile|Mux37~16_combout  & (\my_regfile|Mux37~11_combout )))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux37~16_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|Mux37~11_combout ),
	.datac(\my_regfile|Mux37~18_combout ),
	.datad(\my_regfile|Mux37~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux37~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux37~19 .lut_mask = 16'hF588;
defparam \my_regfile|Mux37~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N10
cycloneive_lcell_comb \my_regfile|Mux37~20 (
// Equation(s):
// \my_regfile|Mux37~20_combout  = (\mux3|out[4]~15_combout  & (\my_regfile|Mux37~9_combout )) # (!\mux3|out[4]~15_combout  & ((\my_regfile|Mux37~19_combout )))

	.dataa(gnd),
	.datab(\mux3|out[4]~15_combout ),
	.datac(\my_regfile|Mux37~9_combout ),
	.datad(\my_regfile|Mux37~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux37~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux37~20 .lut_mask = 16'hF3C0;
defparam \my_regfile|Mux37~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N8
cycloneive_lcell_comb \my_processor|data_operandB[26]~5 (
// Equation(s):
// \my_processor|data_operandB[26]~5_combout  = (\my_processor|decoder|ALUinB~1_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [16])))) # (!\my_processor|decoder|ALUinB~1_combout  & (((\my_regfile|Mux37~20_combout )) # 
// (!\my_regfile|data_readRegB~35_combout )))

	.dataa(\my_regfile|data_readRegB~35_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_processor|decoder|ALUinB~1_combout ),
	.datad(\my_regfile|Mux37~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[26]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[26]~5 .lut_mask = 16'hCFC5;
defparam \my_processor|data_operandB[26]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \t_data_writeReg[25]~input (
	.i(t_data_writeReg[25]),
	.ibar(gnd),
	.o(\t_data_writeReg[25]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[25]~input .bus_hold = "false";
defparam \t_data_writeReg[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N6
cycloneive_lcell_comb \mux4|out[25]~25 (
// Equation(s):
// \mux4|out[25]~25_combout  = (\test~input_o  & \t_data_writeReg[25]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\test~input_o ),
	.datad(\t_data_writeReg[25]~input_o ),
	.cin(gnd),
	.combout(\mux4|out[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mux4|out[25]~25 .lut_mask = 16'hF000;
defparam \mux4|out[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N7
dffeas \my_regfile|registers[15][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux4|out[25]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N23
dffeas \my_regfile|registers[14][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N5
dffeas \my_regfile|registers[12][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N17
dffeas \my_regfile|registers[13][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N16
cycloneive_lcell_comb \my_regfile|Mux6~17 (
// Equation(s):
// \my_regfile|Mux6~17_combout  = (\mux2|out[0]~2_combout  & (((\my_regfile|registers[13][25]~q ) # (\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[12][25]~q  & ((!\mux2|out[1]~3_combout ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|registers[12][25]~q ),
	.datac(\my_regfile|registers[13][25]~q ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~17 .lut_mask = 16'hAAE4;
defparam \my_regfile|Mux6~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N10
cycloneive_lcell_comb \my_regfile|Mux6~18 (
// Equation(s):
// \my_regfile|Mux6~18_combout  = (\my_regfile|Mux6~17_combout  & ((\my_regfile|registers[15][25]~q ) # ((!\mux2|out[1]~3_combout )))) # (!\my_regfile|Mux6~17_combout  & (((\my_regfile|registers[14][25]~q  & \mux2|out[1]~3_combout ))))

	.dataa(\my_regfile|registers[15][25]~q ),
	.datab(\my_regfile|registers[14][25]~q ),
	.datac(\my_regfile|Mux6~17_combout ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~18 .lut_mask = 16'hACF0;
defparam \my_regfile|Mux6~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N15
dffeas \my_regfile|registers[6][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N25
dffeas \my_regfile|registers[7][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N31
dffeas \my_regfile|registers[4][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N29
dffeas \my_regfile|registers[5][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N28
cycloneive_lcell_comb \my_regfile|Mux6~10 (
// Equation(s):
// \my_regfile|Mux6~10_combout  = (\mux2|out[0]~2_combout  & (((\my_regfile|registers[5][25]~q ) # (\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[4][25]~q  & ((!\mux2|out[1]~3_combout ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|registers[4][25]~q ),
	.datac(\my_regfile|registers[5][25]~q ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~10 .lut_mask = 16'hAAE4;
defparam \my_regfile|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N24
cycloneive_lcell_comb \my_regfile|Mux6~11 (
// Equation(s):
// \my_regfile|Mux6~11_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux6~10_combout  & ((\my_regfile|registers[7][25]~q ))) # (!\my_regfile|Mux6~10_combout  & (\my_regfile|registers[6][25]~q )))) # (!\mux2|out[1]~3_combout  & 
// (((\my_regfile|Mux6~10_combout ))))

	.dataa(\my_regfile|registers[6][25]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[7][25]~q ),
	.datad(\my_regfile|Mux6~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~11 .lut_mask = 16'hF388;
defparam \my_regfile|Mux6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N3
dffeas \my_regfile|registers[2][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N25
dffeas \my_regfile|registers[1][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N25
dffeas \my_regfile|registers[3][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N24
cycloneive_lcell_comb \my_regfile|Mux6~14 (
// Equation(s):
// \my_regfile|Mux6~14_combout  = (\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[3][25]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[1][25]~q ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|registers[1][25]~q ),
	.datac(\my_regfile|registers[3][25]~q ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~14 .lut_mask = 16'hA088;
defparam \my_regfile|Mux6~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N14
cycloneive_lcell_comb \my_regfile|Mux6~15 (
// Equation(s):
// \my_regfile|Mux6~15_combout  = (\my_regfile|Mux6~14_combout ) # ((!\mux2|out[0]~2_combout  & (\mux2|out[1]~3_combout  & \my_regfile|registers[2][25]~q )))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[2][25]~q ),
	.datad(\my_regfile|Mux6~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~15 .lut_mask = 16'hFF40;
defparam \my_regfile|Mux6~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N19
dffeas \my_regfile|registers[8][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N5
dffeas \my_regfile|registers[10][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N4
cycloneive_lcell_comb \my_regfile|Mux6~12 (
// Equation(s):
// \my_regfile|Mux6~12_combout  = (\mux2|out[0]~2_combout  & (((\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[10][25]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[8][25]~q ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|registers[8][25]~q ),
	.datac(\my_regfile|registers[10][25]~q ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~12 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N9
dffeas \my_regfile|registers[11][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N3
dffeas \my_regfile|registers[9][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N2
cycloneive_lcell_comb \my_regfile|Mux6~13 (
// Equation(s):
// \my_regfile|Mux6~13_combout  = (\my_regfile|Mux6~12_combout  & ((\my_regfile|registers[11][25]~q ) # ((!\mux2|out[0]~2_combout )))) # (!\my_regfile|Mux6~12_combout  & (((\my_regfile|registers[9][25]~q  & \mux2|out[0]~2_combout ))))

	.dataa(\my_regfile|Mux6~12_combout ),
	.datab(\my_regfile|registers[11][25]~q ),
	.datac(\my_regfile|registers[9][25]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~13 .lut_mask = 16'hD8AA;
defparam \my_regfile|Mux6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N20
cycloneive_lcell_comb \my_regfile|Mux6~16 (
// Equation(s):
// \my_regfile|Mux6~16_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & ((\my_regfile|Mux6~13_combout ))) # (!\mux2|out[3]~0_combout  & (\my_regfile|Mux6~15_combout ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|Mux6~15_combout ),
	.datac(\mux2|out[3]~0_combout ),
	.datad(\my_regfile|Mux6~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~16 .lut_mask = 16'hF4A4;
defparam \my_regfile|Mux6~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N28
cycloneive_lcell_comb \my_regfile|Mux6~19 (
// Equation(s):
// \my_regfile|Mux6~19_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux6~16_combout  & (\my_regfile|Mux6~18_combout )) # (!\my_regfile|Mux6~16_combout  & ((\my_regfile|Mux6~11_combout ))))) # (!\mux2|out[2]~1_combout  & (((\my_regfile|Mux6~16_combout 
// ))))

	.dataa(\my_regfile|Mux6~18_combout ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|Mux6~11_combout ),
	.datad(\my_regfile|Mux6~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~19 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux6~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N3
dffeas \my_regfile|registers[21][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N29
dffeas \my_regfile|registers[29][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N13
dffeas \my_regfile|registers[17][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N19
dffeas \my_regfile|registers[25][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N18
cycloneive_lcell_comb \my_regfile|Mux6~0 (
// Equation(s):
// \my_regfile|Mux6~0_combout  = (\mux2|out[3]~0_combout  & (((\my_regfile|registers[25][25]~q ) # (\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[17][25]~q  & ((!\mux2|out[2]~1_combout ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|registers[17][25]~q ),
	.datac(\my_regfile|registers[25][25]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~0 .lut_mask = 16'hAAE4;
defparam \my_regfile|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N28
cycloneive_lcell_comb \my_regfile|Mux6~1 (
// Equation(s):
// \my_regfile|Mux6~1_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux6~0_combout  & ((\my_regfile|registers[29][25]~q ))) # (!\my_regfile|Mux6~0_combout  & (\my_regfile|registers[21][25]~q )))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux6~0_combout ))))

	.dataa(\my_regfile|registers[21][25]~q ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|registers[29][25]~q ),
	.datad(\my_regfile|Mux6~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~1 .lut_mask = 16'hF388;
defparam \my_regfile|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N26
cycloneive_lcell_comb \my_regfile|registers[31][25]~feeder (
// Equation(s):
// \my_regfile|registers[31][25]~feeder_combout  = \mux4|out[25]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[25]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[31][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[31][25]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[31][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N27
dffeas \my_regfile|registers[31][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[31][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N23
dffeas \my_regfile|registers[23][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N30
cycloneive_lcell_comb \my_regfile|registers[27][25]~feeder (
// Equation(s):
// \my_regfile|registers[27][25]~feeder_combout  = \mux4|out[25]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[25]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[27][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[27][25]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[27][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N31
dffeas \my_regfile|registers[27][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[27][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N17
dffeas \my_regfile|registers[19][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N28
cycloneive_lcell_comb \my_regfile|Mux6~7 (
// Equation(s):
// \my_regfile|Mux6~7_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & (\my_regfile|registers[27][25]~q )) # (!\mux2|out[3]~0_combout  & ((\my_regfile|registers[19][25]~q )))))

	.dataa(\my_regfile|registers[27][25]~q ),
	.datab(\my_regfile|registers[19][25]~q ),
	.datac(\mux2|out[2]~1_combout ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~7 .lut_mask = 16'hFA0C;
defparam \my_regfile|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N22
cycloneive_lcell_comb \my_regfile|Mux6~8 (
// Equation(s):
// \my_regfile|Mux6~8_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux6~7_combout  & (\my_regfile|registers[31][25]~q )) # (!\my_regfile|Mux6~7_combout  & ((\my_regfile|registers[23][25]~q ))))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux6~7_combout ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[31][25]~q ),
	.datac(\my_regfile|registers[23][25]~q ),
	.datad(\my_regfile|Mux6~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~8 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N2
cycloneive_lcell_comb \my_regfile|registers[28][25]~feeder (
// Equation(s):
// \my_regfile|registers[28][25]~feeder_combout  = \mux4|out[25]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[25]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[28][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[28][25]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[28][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N3
dffeas \my_regfile|registers[28][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[28][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N25
dffeas \my_regfile|registers[24][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N30
cycloneive_lcell_comb \my_regfile|registers[20][25]~feeder (
// Equation(s):
// \my_regfile|registers[20][25]~feeder_combout  = \mux4|out[25]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[25]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[20][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[20][25]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[20][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N31
dffeas \my_regfile|registers[20][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[20][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N8
cycloneive_lcell_comb \my_regfile|registers[16][25]~feeder (
// Equation(s):
// \my_regfile|registers[16][25]~feeder_combout  = \mux4|out[25]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[25]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[16][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[16][25]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[16][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N9
dffeas \my_regfile|registers[16][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[16][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N16
cycloneive_lcell_comb \my_regfile|Mux6~4 (
// Equation(s):
// \my_regfile|Mux6~4_combout  = (\mux2|out[3]~0_combout  & (((\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & ((\mux2|out[2]~1_combout  & (\my_regfile|registers[20][25]~q )) # (!\mux2|out[2]~1_combout  & ((\my_regfile|registers[16][25]~q )))))

	.dataa(\my_regfile|registers[20][25]~q ),
	.datab(\my_regfile|registers[16][25]~q ),
	.datac(\mux2|out[3]~0_combout ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~4 .lut_mask = 16'hFA0C;
defparam \my_regfile|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N24
cycloneive_lcell_comb \my_regfile|Mux6~5 (
// Equation(s):
// \my_regfile|Mux6~5_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux6~4_combout  & (\my_regfile|registers[28][25]~q )) # (!\my_regfile|Mux6~4_combout  & ((\my_regfile|registers[24][25]~q ))))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux6~4_combout ))))

	.dataa(\my_regfile|registers[28][25]~q ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|registers[24][25]~q ),
	.datad(\my_regfile|Mux6~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~5 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N5
dffeas \my_regfile|registers[30][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N31
dffeas \my_regfile|registers[26][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N11
dffeas \my_regfile|registers[18][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N9
dffeas \my_regfile|registers[22][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N8
cycloneive_lcell_comb \my_regfile|Mux6~2 (
// Equation(s):
// \my_regfile|Mux6~2_combout  = (\mux2|out[3]~0_combout  & (((\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & ((\mux2|out[2]~1_combout  & ((\my_regfile|registers[22][25]~q ))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[18][25]~q ))))

	.dataa(\my_regfile|registers[18][25]~q ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|registers[22][25]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~2 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N8
cycloneive_lcell_comb \my_regfile|Mux6~3 (
// Equation(s):
// \my_regfile|Mux6~3_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux6~2_combout  & (\my_regfile|registers[30][25]~q )) # (!\my_regfile|Mux6~2_combout  & ((\my_regfile|registers[26][25]~q ))))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux6~2_combout ))))

	.dataa(\my_regfile|registers[30][25]~q ),
	.datab(\my_regfile|registers[26][25]~q ),
	.datac(\mux2|out[3]~0_combout ),
	.datad(\my_regfile|Mux6~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~3 .lut_mask = 16'hAFC0;
defparam \my_regfile|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N2
cycloneive_lcell_comb \my_regfile|Mux6~6 (
// Equation(s):
// \my_regfile|Mux6~6_combout  = (\mux2|out[0]~2_combout  & (((\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|Mux6~3_combout ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|Mux6~5_combout ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|Mux6~5_combout ),
	.datac(\mux2|out[1]~3_combout ),
	.datad(\my_regfile|Mux6~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~6 .lut_mask = 16'hF4A4;
defparam \my_regfile|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N0
cycloneive_lcell_comb \my_regfile|Mux6~9 (
// Equation(s):
// \my_regfile|Mux6~9_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux6~6_combout  & ((\my_regfile|Mux6~8_combout ))) # (!\my_regfile|Mux6~6_combout  & (\my_regfile|Mux6~1_combout )))) # (!\mux2|out[0]~2_combout  & (((\my_regfile|Mux6~6_combout ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|Mux6~1_combout ),
	.datac(\my_regfile|Mux6~8_combout ),
	.datad(\my_regfile|Mux6~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~9 .lut_mask = 16'hF588;
defparam \my_regfile|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~42 (
// Equation(s):
// \my_regfile|data_readRegA[25]~42_combout  = ((\mux2|out[4]~4_combout  & ((\my_regfile|Mux6~9_combout ))) # (!\mux2|out[4]~4_combout  & (\my_regfile|Mux6~19_combout ))) # (!\my_regfile|data_readRegA~35_combout )

	.dataa(\mux2|out[4]~4_combout ),
	.datab(\my_regfile|Mux6~19_combout ),
	.datac(\my_regfile|data_readRegA~35_combout ),
	.datad(\my_regfile|Mux6~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~42 .lut_mask = 16'hEF4F;
defparam \my_regfile|data_readRegA[25]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N4
cycloneive_lcell_comb \my_regfile|Mux38~17 (
// Equation(s):
// \my_regfile|Mux38~17_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & (\my_regfile|registers[13][25]~q )) # (!\mux3|out[0]~10_combout  & ((\my_regfile|registers[12][25]~q 
// )))))

	.dataa(\my_regfile|registers[13][25]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[12][25]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux38~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux38~17 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux38~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N22
cycloneive_lcell_comb \my_regfile|Mux38~18 (
// Equation(s):
// \my_regfile|Mux38~18_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux38~17_combout  & ((\my_regfile|registers[15][25]~q ))) # (!\my_regfile|Mux38~17_combout  & (\my_regfile|registers[14][25]~q )))) # (!\mux3|out[1]~13_combout  & 
// (\my_regfile|Mux38~17_combout ))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|Mux38~17_combout ),
	.datac(\my_regfile|registers[14][25]~q ),
	.datad(\my_regfile|registers[15][25]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux38~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux38~18 .lut_mask = 16'hEC64;
defparam \my_regfile|Mux38~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N30
cycloneive_lcell_comb \my_regfile|Mux38~10 (
// Equation(s):
// \my_regfile|Mux38~10_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & (\my_regfile|registers[5][25]~q )) # (!\mux3|out[0]~10_combout  & ((\my_regfile|registers[4][25]~q 
// )))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[5][25]~q ),
	.datac(\my_regfile|registers[4][25]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux38~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux38~10 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux38~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N14
cycloneive_lcell_comb \my_regfile|Mux38~11 (
// Equation(s):
// \my_regfile|Mux38~11_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux38~10_combout  & (\my_regfile|registers[7][25]~q )) # (!\my_regfile|Mux38~10_combout  & ((\my_regfile|registers[6][25]~q ))))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux38~10_combout ))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[7][25]~q ),
	.datac(\my_regfile|registers[6][25]~q ),
	.datad(\my_regfile|Mux38~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux38~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux38~11 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux38~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N18
cycloneive_lcell_comb \my_regfile|Mux38~12 (
// Equation(s):
// \my_regfile|Mux38~12_combout  = (\mux3|out[0]~10_combout  & (((\mux3|out[1]~13_combout )))) # (!\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & (\my_regfile|registers[10][25]~q )) # (!\mux3|out[1]~13_combout  & ((\my_regfile|registers[8][25]~q 
// )))))

	.dataa(\my_regfile|registers[10][25]~q ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|registers[8][25]~q ),
	.datad(\mux3|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux38~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux38~12 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux38~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N8
cycloneive_lcell_comb \my_regfile|Mux38~13 (
// Equation(s):
// \my_regfile|Mux38~13_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux38~12_combout  & ((\my_regfile|registers[11][25]~q ))) # (!\my_regfile|Mux38~12_combout  & (\my_regfile|registers[9][25]~q )))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux38~12_combout ))))

	.dataa(\my_regfile|registers[9][25]~q ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|registers[11][25]~q ),
	.datad(\my_regfile|Mux38~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux38~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux38~13 .lut_mask = 16'hF388;
defparam \my_regfile|Mux38~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N24
cycloneive_lcell_comb \my_regfile|Mux38~14 (
// Equation(s):
// \my_regfile|Mux38~14_combout  = (\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & (\my_regfile|registers[3][25]~q )) # (!\mux3|out[1]~13_combout  & ((\my_regfile|registers[1][25]~q )))))

	.dataa(\my_regfile|registers[3][25]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[1][25]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux38~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux38~14 .lut_mask = 16'hB800;
defparam \my_regfile|Mux38~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N2
cycloneive_lcell_comb \my_regfile|Mux38~15 (
// Equation(s):
// \my_regfile|Mux38~15_combout  = (\my_regfile|Mux38~14_combout ) # ((\mux3|out[1]~13_combout  & (!\mux3|out[0]~10_combout  & \my_regfile|registers[2][25]~q )))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|registers[2][25]~q ),
	.datad(\my_regfile|Mux38~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux38~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux38~15 .lut_mask = 16'hFF20;
defparam \my_regfile|Mux38~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N24
cycloneive_lcell_comb \my_regfile|Mux38~16 (
// Equation(s):
// \my_regfile|Mux38~16_combout  = (\mux3|out[2]~7_combout  & (\mux3|out[3]~4_combout )) # (!\mux3|out[2]~7_combout  & ((\mux3|out[3]~4_combout  & (\my_regfile|Mux38~13_combout )) # (!\mux3|out[3]~4_combout  & ((\my_regfile|Mux38~15_combout )))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|Mux38~13_combout ),
	.datad(\my_regfile|Mux38~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux38~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux38~16 .lut_mask = 16'hD9C8;
defparam \my_regfile|Mux38~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N30
cycloneive_lcell_comb \my_regfile|Mux38~19 (
// Equation(s):
// \my_regfile|Mux38~19_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux38~16_combout  & (\my_regfile|Mux38~18_combout )) # (!\my_regfile|Mux38~16_combout  & ((\my_regfile|Mux38~11_combout ))))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux38~16_combout ))))

	.dataa(\my_regfile|Mux38~18_combout ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|Mux38~11_combout ),
	.datad(\my_regfile|Mux38~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux38~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux38~19 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux38~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N12
cycloneive_lcell_comb \my_regfile|Mux38~0 (
// Equation(s):
// \my_regfile|Mux38~0_combout  = (\mux3|out[2]~7_combout  & (((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & ((\mux3|out[3]~4_combout  & (\my_regfile|registers[25][25]~q )) # (!\mux3|out[3]~4_combout  & ((\my_regfile|registers[17][25]~q )))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|registers[25][25]~q ),
	.datac(\my_regfile|registers[17][25]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux38~0 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N24
cycloneive_lcell_comb \my_regfile|Mux38~1 (
// Equation(s):
// \my_regfile|Mux38~1_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux38~0_combout  & (\my_regfile|registers[29][25]~q )) # (!\my_regfile|Mux38~0_combout  & ((\my_regfile|registers[21][25]~q ))))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux38~0_combout ))))

	.dataa(\my_regfile|registers[29][25]~q ),
	.datab(\my_regfile|registers[21][25]~q ),
	.datac(\mux3|out[2]~7_combout ),
	.datad(\my_regfile|Mux38~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux38~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux38~1 .lut_mask = 16'hAFC0;
defparam \my_regfile|Mux38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N16
cycloneive_lcell_comb \my_regfile|Mux38~7 (
// Equation(s):
// \my_regfile|Mux38~7_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|registers[27][25]~q ) # ((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & (((\my_regfile|registers[19][25]~q  & !\mux3|out[2]~7_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[27][25]~q ),
	.datac(\my_regfile|registers[19][25]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux38~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux38~7 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux38~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N20
cycloneive_lcell_comb \my_regfile|Mux38~8 (
// Equation(s):
// \my_regfile|Mux38~8_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux38~7_combout  & (\my_regfile|registers[31][25]~q )) # (!\my_regfile|Mux38~7_combout  & ((\my_regfile|registers[23][25]~q ))))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux38~7_combout ))))

	.dataa(\my_regfile|registers[31][25]~q ),
	.datab(\my_regfile|registers[23][25]~q ),
	.datac(\mux3|out[2]~7_combout ),
	.datad(\my_regfile|Mux38~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux38~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux38~8 .lut_mask = 16'hAFC0;
defparam \my_regfile|Mux38~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N20
cycloneive_lcell_comb \my_regfile|Mux38~4 (
// Equation(s):
// \my_regfile|Mux38~4_combout  = (\mux3|out[3]~4_combout  & (((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & ((\mux3|out[2]~7_combout  & (\my_regfile|registers[20][25]~q )) # (!\mux3|out[2]~7_combout  & ((\my_regfile|registers[16][25]~q )))))

	.dataa(\my_regfile|registers[20][25]~q ),
	.datab(\my_regfile|registers[16][25]~q ),
	.datac(\mux3|out[3]~4_combout ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux38~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux38~4 .lut_mask = 16'hFA0C;
defparam \my_regfile|Mux38~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N18
cycloneive_lcell_comb \my_regfile|Mux38~5 (
// Equation(s):
// \my_regfile|Mux38~5_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux38~4_combout  & ((\my_regfile|registers[28][25]~q ))) # (!\my_regfile|Mux38~4_combout  & (\my_regfile|registers[24][25]~q )))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux38~4_combout ))))

	.dataa(\my_regfile|registers[24][25]~q ),
	.datab(\my_regfile|registers[28][25]~q ),
	.datac(\mux3|out[3]~4_combout ),
	.datad(\my_regfile|Mux38~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux38~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux38~5 .lut_mask = 16'hCFA0;
defparam \my_regfile|Mux38~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N10
cycloneive_lcell_comb \my_regfile|Mux38~2 (
// Equation(s):
// \my_regfile|Mux38~2_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|registers[22][25]~q ) # ((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & (((\my_regfile|registers[18][25]~q  & !\mux3|out[3]~4_combout ))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|registers[22][25]~q ),
	.datac(\my_regfile|registers[18][25]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux38~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux38~2 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N4
cycloneive_lcell_comb \my_regfile|Mux38~3 (
// Equation(s):
// \my_regfile|Mux38~3_combout  = (\my_regfile|Mux38~2_combout  & (((\my_regfile|registers[30][25]~q ) # (!\mux3|out[3]~4_combout )))) # (!\my_regfile|Mux38~2_combout  & (\my_regfile|registers[26][25]~q  & ((\mux3|out[3]~4_combout ))))

	.dataa(\my_regfile|registers[26][25]~q ),
	.datab(\my_regfile|Mux38~2_combout ),
	.datac(\my_regfile|registers[30][25]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux38~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux38~3 .lut_mask = 16'hE2CC;
defparam \my_regfile|Mux38~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N20
cycloneive_lcell_comb \my_regfile|Mux38~6 (
// Equation(s):
// \my_regfile|Mux38~6_combout  = (\mux3|out[0]~10_combout  & (\mux3|out[1]~13_combout )) # (!\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & ((\my_regfile|Mux38~3_combout ))) # (!\mux3|out[1]~13_combout  & (\my_regfile|Mux38~5_combout ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|Mux38~5_combout ),
	.datad(\my_regfile|Mux38~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux38~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux38~6 .lut_mask = 16'hDC98;
defparam \my_regfile|Mux38~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N18
cycloneive_lcell_comb \my_regfile|Mux38~9 (
// Equation(s):
// \my_regfile|Mux38~9_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux38~6_combout  & ((\my_regfile|Mux38~8_combout ))) # (!\my_regfile|Mux38~6_combout  & (\my_regfile|Mux38~1_combout )))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux38~6_combout ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|Mux38~1_combout ),
	.datac(\my_regfile|Mux38~8_combout ),
	.datad(\my_regfile|Mux38~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux38~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux38~9 .lut_mask = 16'hF588;
defparam \my_regfile|Mux38~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N12
cycloneive_lcell_comb \my_regfile|Mux38~20 (
// Equation(s):
// \my_regfile|Mux38~20_combout  = (\mux3|out[4]~15_combout  & ((\my_regfile|Mux38~9_combout ))) # (!\mux3|out[4]~15_combout  & (\my_regfile|Mux38~19_combout ))

	.dataa(gnd),
	.datab(\mux3|out[4]~15_combout ),
	.datac(\my_regfile|Mux38~19_combout ),
	.datad(\my_regfile|Mux38~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux38~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux38~20 .lut_mask = 16'hFC30;
defparam \my_regfile|Mux38~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N2
cycloneive_lcell_comb \my_processor|data_operandB[25]~6 (
// Equation(s):
// \my_processor|data_operandB[25]~6_combout  = (\my_processor|decoder|ALUinB~1_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [16])))) # (!\my_processor|decoder|ALUinB~1_combout  & (((\my_regfile|Mux38~20_combout )) # 
// (!\my_regfile|data_readRegB~35_combout )))

	.dataa(\my_regfile|data_readRegB~35_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_processor|decoder|ALUinB~1_combout ),
	.datad(\my_regfile|Mux38~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[25]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[25]~6 .lut_mask = 16'hCFC5;
defparam \my_processor|data_operandB[25]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N15
cycloneive_io_ibuf \t_data_writeReg[24]~input (
	.i(t_data_writeReg[24]),
	.ibar(gnd),
	.o(\t_data_writeReg[24]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[24]~input .bus_hold = "false";
defparam \t_data_writeReg[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N28
cycloneive_lcell_comb \mux4|out[24]~24 (
// Equation(s):
// \mux4|out[24]~24_combout  = (\test~input_o  & \t_data_writeReg[24]~input_o )

	.dataa(\test~input_o ),
	.datab(\t_data_writeReg[24]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mux4|out[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mux4|out[24]~24 .lut_mask = 16'h8888;
defparam \mux4|out[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N24
cycloneive_lcell_comb \my_regfile|registers[27][24]~feeder (
// Equation(s):
// \my_regfile|registers[27][24]~feeder_combout  = \mux4|out[24]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[24]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[27][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[27][24]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[27][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N25
dffeas \my_regfile|registers[27][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[27][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N7
dffeas \my_regfile|registers[31][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N24
cycloneive_lcell_comb \my_regfile|registers[23][24]~feeder (
// Equation(s):
// \my_regfile|registers[23][24]~feeder_combout  = \mux4|out[24]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[24]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[23][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[23][24]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[23][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N25
dffeas \my_regfile|registers[23][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[23][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N17
dffeas \my_regfile|registers[19][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N16
cycloneive_lcell_comb \my_regfile|Mux39~7 (
// Equation(s):
// \my_regfile|Mux39~7_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|registers[23][24]~q ) # ((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & (((\my_regfile|registers[19][24]~q  & !\mux3|out[3]~4_combout ))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|registers[23][24]~q ),
	.datac(\my_regfile|registers[19][24]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux39~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux39~7 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux39~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N6
cycloneive_lcell_comb \my_regfile|Mux39~8 (
// Equation(s):
// \my_regfile|Mux39~8_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux39~7_combout  & ((\my_regfile|registers[31][24]~q ))) # (!\my_regfile|Mux39~7_combout  & (\my_regfile|registers[27][24]~q )))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux39~7_combout ))))

	.dataa(\my_regfile|registers[27][24]~q ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|registers[31][24]~q ),
	.datad(\my_regfile|Mux39~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux39~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux39~8 .lut_mask = 16'hF388;
defparam \my_regfile|Mux39~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N9
dffeas \my_regfile|registers[20][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N7
dffeas \my_regfile|registers[28][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N27
dffeas \my_regfile|registers[24][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N17
dffeas \my_regfile|registers[16][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N16
cycloneive_lcell_comb \my_regfile|Mux39~4 (
// Equation(s):
// \my_regfile|Mux39~4_combout  = (\mux3|out[2]~7_combout  & (((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & ((\mux3|out[3]~4_combout  & (\my_regfile|registers[24][24]~q )) # (!\mux3|out[3]~4_combout  & ((\my_regfile|registers[16][24]~q )))))

	.dataa(\my_regfile|registers[24][24]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[16][24]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux39~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux39~4 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux39~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N6
cycloneive_lcell_comb \my_regfile|Mux39~5 (
// Equation(s):
// \my_regfile|Mux39~5_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux39~4_combout  & ((\my_regfile|registers[28][24]~q ))) # (!\my_regfile|Mux39~4_combout  & (\my_regfile|registers[20][24]~q )))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux39~4_combout ))))

	.dataa(\my_regfile|registers[20][24]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[28][24]~q ),
	.datad(\my_regfile|Mux39~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux39~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux39~5 .lut_mask = 16'hF388;
defparam \my_regfile|Mux39~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N25
dffeas \my_regfile|registers[22][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N23
dffeas \my_regfile|registers[30][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N24
cycloneive_lcell_comb \my_regfile|registers[18][24]~feeder (
// Equation(s):
// \my_regfile|registers[18][24]~feeder_combout  = \mux4|out[24]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[24]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[18][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[18][24]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[18][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N25
dffeas \my_regfile|registers[18][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[18][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N19
dffeas \my_regfile|registers[26][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N2
cycloneive_lcell_comb \my_regfile|Mux39~2 (
// Equation(s):
// \my_regfile|Mux39~2_combout  = (\mux3|out[2]~7_combout  & (((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & ((\mux3|out[3]~4_combout  & ((\my_regfile|registers[26][24]~q ))) # (!\mux3|out[3]~4_combout  & (\my_regfile|registers[18][24]~q ))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|registers[18][24]~q ),
	.datac(\mux3|out[3]~4_combout ),
	.datad(\my_regfile|registers[26][24]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux39~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux39~2 .lut_mask = 16'hF4A4;
defparam \my_regfile|Mux39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N22
cycloneive_lcell_comb \my_regfile|Mux39~3 (
// Equation(s):
// \my_regfile|Mux39~3_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux39~2_combout  & ((\my_regfile|registers[30][24]~q ))) # (!\my_regfile|Mux39~2_combout  & (\my_regfile|registers[22][24]~q )))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux39~2_combout ))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|registers[22][24]~q ),
	.datac(\my_regfile|registers[30][24]~q ),
	.datad(\my_regfile|Mux39~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux39~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux39~3 .lut_mask = 16'hF588;
defparam \my_regfile|Mux39~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N8
cycloneive_lcell_comb \my_regfile|Mux39~6 (
// Equation(s):
// \my_regfile|Mux39~6_combout  = (\mux3|out[0]~10_combout  & (\mux3|out[1]~13_combout )) # (!\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & ((\my_regfile|Mux39~3_combout ))) # (!\mux3|out[1]~13_combout  & (\my_regfile|Mux39~5_combout ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|Mux39~5_combout ),
	.datad(\my_regfile|Mux39~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux39~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux39~6 .lut_mask = 16'hDC98;
defparam \my_regfile|Mux39~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N21
dffeas \my_regfile|registers[29][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y39_N13
dffeas \my_regfile|registers[25][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N29
dffeas \my_regfile|registers[21][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N3
dffeas \my_regfile|registers[17][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N2
cycloneive_lcell_comb \my_regfile|Mux39~0 (
// Equation(s):
// \my_regfile|Mux39~0_combout  = (\mux3|out[3]~4_combout  & (((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & ((\mux3|out[2]~7_combout  & (\my_regfile|registers[21][24]~q )) # (!\mux3|out[2]~7_combout  & ((\my_regfile|registers[17][24]~q )))))

	.dataa(\my_regfile|registers[21][24]~q ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|registers[17][24]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux39~0 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N12
cycloneive_lcell_comb \my_regfile|Mux39~1 (
// Equation(s):
// \my_regfile|Mux39~1_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux39~0_combout  & (\my_regfile|registers[29][24]~q )) # (!\my_regfile|Mux39~0_combout  & ((\my_regfile|registers[25][24]~q ))))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux39~0_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[29][24]~q ),
	.datac(\my_regfile|registers[25][24]~q ),
	.datad(\my_regfile|Mux39~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux39~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux39~1 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N14
cycloneive_lcell_comb \my_regfile|Mux39~9 (
// Equation(s):
// \my_regfile|Mux39~9_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux39~6_combout  & (\my_regfile|Mux39~8_combout )) # (!\my_regfile|Mux39~6_combout  & ((\my_regfile|Mux39~1_combout ))))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux39~6_combout ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|Mux39~8_combout ),
	.datac(\my_regfile|Mux39~6_combout ),
	.datad(\my_regfile|Mux39~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux39~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux39~9 .lut_mask = 16'hDAD0;
defparam \my_regfile|Mux39~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N13
dffeas \my_regfile|registers[11][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N21
dffeas \my_regfile|registers[9][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N7
dffeas \my_regfile|registers[8][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N31
dffeas \my_regfile|registers[10][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N2
cycloneive_lcell_comb \my_regfile|Mux39~10 (
// Equation(s):
// \my_regfile|Mux39~10_combout  = (\mux3|out[1]~13_combout  & (((\my_regfile|registers[10][24]~q ) # (\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & (\my_regfile|registers[8][24]~q  & ((!\mux3|out[0]~10_combout ))))

	.dataa(\my_regfile|registers[8][24]~q ),
	.datab(\my_regfile|registers[10][24]~q ),
	.datac(\mux3|out[1]~13_combout ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux39~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux39~10 .lut_mask = 16'hF0CA;
defparam \my_regfile|Mux39~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N20
cycloneive_lcell_comb \my_regfile|Mux39~11 (
// Equation(s):
// \my_regfile|Mux39~11_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux39~10_combout  & (\my_regfile|registers[11][24]~q )) # (!\my_regfile|Mux39~10_combout  & ((\my_regfile|registers[9][24]~q ))))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux39~10_combout ))))

	.dataa(\my_regfile|registers[11][24]~q ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|registers[9][24]~q ),
	.datad(\my_regfile|Mux39~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux39~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux39~11 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux39~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N12
cycloneive_lcell_comb \my_regfile|registers[15][24]~feeder (
// Equation(s):
// \my_regfile|registers[15][24]~feeder_combout  = \mux4|out[24]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[24]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[15][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[15][24]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[15][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N13
dffeas \my_regfile|registers[15][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[15][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N31
dffeas \my_regfile|registers[14][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N11
dffeas \my_regfile|registers[13][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N17
dffeas \my_regfile|registers[12][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N16
cycloneive_lcell_comb \my_regfile|Mux39~17 (
// Equation(s):
// \my_regfile|Mux39~17_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & (\my_regfile|registers[13][24]~q )) # (!\mux3|out[0]~10_combout  & ((\my_regfile|registers[12][24]~q 
// )))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[13][24]~q ),
	.datac(\my_regfile|registers[12][24]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux39~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux39~17 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux39~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N30
cycloneive_lcell_comb \my_regfile|Mux39~18 (
// Equation(s):
// \my_regfile|Mux39~18_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux39~17_combout  & (\my_regfile|registers[15][24]~q )) # (!\my_regfile|Mux39~17_combout  & ((\my_regfile|registers[14][24]~q ))))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux39~17_combout ))))

	.dataa(\my_regfile|registers[15][24]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[14][24]~q ),
	.datad(\my_regfile|Mux39~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux39~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux39~18 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux39~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N23
dffeas \my_regfile|registers[6][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N13
dffeas \my_regfile|registers[7][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N17
dffeas \my_regfile|registers[5][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N19
dffeas \my_regfile|registers[4][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N18
cycloneive_lcell_comb \my_regfile|Mux39~12 (
// Equation(s):
// \my_regfile|Mux39~12_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|registers[5][24]~q ) # ((\mux3|out[1]~13_combout )))) # (!\mux3|out[0]~10_combout  & (((\my_regfile|registers[4][24]~q  & !\mux3|out[1]~13_combout ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|registers[5][24]~q ),
	.datac(\my_regfile|registers[4][24]~q ),
	.datad(\mux3|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux39~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux39~12 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux39~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N12
cycloneive_lcell_comb \my_regfile|Mux39~13 (
// Equation(s):
// \my_regfile|Mux39~13_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux39~12_combout  & ((\my_regfile|registers[7][24]~q ))) # (!\my_regfile|Mux39~12_combout  & (\my_regfile|registers[6][24]~q )))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux39~12_combout ))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[6][24]~q ),
	.datac(\my_regfile|registers[7][24]~q ),
	.datad(\my_regfile|Mux39~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux39~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux39~13 .lut_mask = 16'hF588;
defparam \my_regfile|Mux39~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N7
dffeas \my_regfile|registers[2][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N29
dffeas \my_regfile|registers[3][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N13
dffeas \my_regfile|registers[1][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N12
cycloneive_lcell_comb \my_regfile|Mux39~14 (
// Equation(s):
// \my_regfile|Mux39~14_combout  = (\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & (\my_regfile|registers[3][24]~q )) # (!\mux3|out[1]~13_combout  & ((\my_regfile|registers[1][24]~q )))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[3][24]~q ),
	.datac(\my_regfile|registers[1][24]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux39~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux39~14 .lut_mask = 16'hD800;
defparam \my_regfile|Mux39~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N6
cycloneive_lcell_comb \my_regfile|Mux39~15 (
// Equation(s):
// \my_regfile|Mux39~15_combout  = (\my_regfile|Mux39~14_combout ) # ((\mux3|out[1]~13_combout  & (!\mux3|out[0]~10_combout  & \my_regfile|registers[2][24]~q )))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|registers[2][24]~q ),
	.datad(\my_regfile|Mux39~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux39~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux39~15 .lut_mask = 16'hFF20;
defparam \my_regfile|Mux39~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N22
cycloneive_lcell_comb \my_regfile|Mux39~16 (
// Equation(s):
// \my_regfile|Mux39~16_combout  = (\mux3|out[2]~7_combout  & ((\mux3|out[3]~4_combout ) # ((\my_regfile|Mux39~13_combout )))) # (!\mux3|out[2]~7_combout  & (!\mux3|out[3]~4_combout  & ((\my_regfile|Mux39~15_combout ))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|Mux39~13_combout ),
	.datad(\my_regfile|Mux39~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux39~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux39~16 .lut_mask = 16'hB9A8;
defparam \my_regfile|Mux39~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N20
cycloneive_lcell_comb \my_regfile|Mux39~19 (
// Equation(s):
// \my_regfile|Mux39~19_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux39~16_combout  & ((\my_regfile|Mux39~18_combout ))) # (!\my_regfile|Mux39~16_combout  & (\my_regfile|Mux39~11_combout )))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux39~16_combout ))))

	.dataa(\my_regfile|Mux39~11_combout ),
	.datab(\my_regfile|Mux39~18_combout ),
	.datac(\mux3|out[3]~4_combout ),
	.datad(\my_regfile|Mux39~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux39~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux39~19 .lut_mask = 16'hCFA0;
defparam \my_regfile|Mux39~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N18
cycloneive_lcell_comb \my_regfile|Mux39~20 (
// Equation(s):
// \my_regfile|Mux39~20_combout  = (\mux3|out[4]~15_combout  & (\my_regfile|Mux39~9_combout )) # (!\mux3|out[4]~15_combout  & ((\my_regfile|Mux39~19_combout )))

	.dataa(gnd),
	.datab(\mux3|out[4]~15_combout ),
	.datac(\my_regfile|Mux39~9_combout ),
	.datad(\my_regfile|Mux39~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux39~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux39~20 .lut_mask = 16'hF3C0;
defparam \my_regfile|Mux39~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N28
cycloneive_lcell_comb \my_processor|data_operandB[24]~7 (
// Equation(s):
// \my_processor|data_operandB[24]~7_combout  = (\my_processor|decoder|ALUinB~1_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [16])))) # (!\my_processor|decoder|ALUinB~1_combout  & (((\my_regfile|Mux39~20_combout )) # 
// (!\my_regfile|data_readRegB~35_combout )))

	.dataa(\my_regfile|data_readRegB~35_combout ),
	.datab(\my_processor|decoder|ALUinB~1_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_regfile|Mux39~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[24]~7 .lut_mask = 16'hF3D1;
defparam \my_processor|data_operandB[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N28
cycloneive_lcell_comb \my_regfile|Mux7~0 (
// Equation(s):
// \my_regfile|Mux7~0_combout  = (\mux2|out[2]~1_combout  & (((\my_regfile|registers[21][24]~q ) # (\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[17][24]~q  & ((!\mux2|out[3]~0_combout ))))

	.dataa(\my_regfile|registers[17][24]~q ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|registers[21][24]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~0 .lut_mask = 16'hCCE2;
defparam \my_regfile|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N20
cycloneive_lcell_comb \my_regfile|Mux7~1 (
// Equation(s):
// \my_regfile|Mux7~1_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux7~0_combout  & ((\my_regfile|registers[29][24]~q ))) # (!\my_regfile|Mux7~0_combout  & (\my_regfile|registers[25][24]~q )))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux7~0_combout ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|registers[25][24]~q ),
	.datac(\my_regfile|registers[29][24]~q ),
	.datad(\my_regfile|Mux7~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~1 .lut_mask = 16'hF588;
defparam \my_regfile|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N18
cycloneive_lcell_comb \my_regfile|Mux7~2 (
// Equation(s):
// \my_regfile|Mux7~2_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & ((\my_regfile|registers[26][24]~q ))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[18][24]~q ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[18][24]~q ),
	.datac(\my_regfile|registers[26][24]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~2 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N24
cycloneive_lcell_comb \my_regfile|Mux7~3 (
// Equation(s):
// \my_regfile|Mux7~3_combout  = (\my_regfile|Mux7~2_combout  & ((\my_regfile|registers[30][24]~q ) # ((!\mux2|out[2]~1_combout )))) # (!\my_regfile|Mux7~2_combout  & (((\my_regfile|registers[22][24]~q  & \mux2|out[2]~1_combout ))))

	.dataa(\my_regfile|registers[30][24]~q ),
	.datab(\my_regfile|Mux7~2_combout ),
	.datac(\my_regfile|registers[22][24]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~3 .lut_mask = 16'hB8CC;
defparam \my_regfile|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N4
cycloneive_lcell_comb \my_regfile|Mux7~4 (
// Equation(s):
// \my_regfile|Mux7~4_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|registers[24][24]~q ) # ((\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & (((\my_regfile|registers[16][24]~q  & !\mux2|out[2]~1_combout ))))

	.dataa(\my_regfile|registers[24][24]~q ),
	.datab(\my_regfile|registers[16][24]~q ),
	.datac(\mux2|out[3]~0_combout ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~4 .lut_mask = 16'hF0AC;
defparam \my_regfile|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N6
cycloneive_lcell_comb \my_regfile|Mux7~5 (
// Equation(s):
// \my_regfile|Mux7~5_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux7~4_combout  & ((\my_regfile|registers[28][24]~q ))) # (!\my_regfile|Mux7~4_combout  & (\my_regfile|registers[20][24]~q )))) # (!\mux2|out[2]~1_combout  & 
// (\my_regfile|Mux7~4_combout ))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|Mux7~4_combout ),
	.datac(\my_regfile|registers[20][24]~q ),
	.datad(\my_regfile|registers[28][24]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~5 .lut_mask = 16'hEC64;
defparam \my_regfile|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N4
cycloneive_lcell_comb \my_regfile|Mux7~6 (
// Equation(s):
// \my_regfile|Mux7~6_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux7~3_combout ) # ((\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & (((!\mux2|out[0]~2_combout  & \my_regfile|Mux7~5_combout ))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|Mux7~3_combout ),
	.datac(\mux2|out[0]~2_combout ),
	.datad(\my_regfile|Mux7~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~6 .lut_mask = 16'hADA8;
defparam \my_regfile|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N18
cycloneive_lcell_comb \my_regfile|Mux7~7 (
// Equation(s):
// \my_regfile|Mux7~7_combout  = (\mux2|out[2]~1_combout  & (((\my_regfile|registers[23][24]~q ) # (\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[19][24]~q  & ((!\mux2|out[3]~0_combout ))))

	.dataa(\my_regfile|registers[19][24]~q ),
	.datab(\my_regfile|registers[23][24]~q ),
	.datac(\mux2|out[2]~1_combout ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~7 .lut_mask = 16'hF0CA;
defparam \my_regfile|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N12
cycloneive_lcell_comb \my_regfile|Mux7~8 (
// Equation(s):
// \my_regfile|Mux7~8_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux7~7_combout  & (\my_regfile|registers[31][24]~q )) # (!\my_regfile|Mux7~7_combout  & ((\my_regfile|registers[27][24]~q ))))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux7~7_combout ))))

	.dataa(\my_regfile|registers[31][24]~q ),
	.datab(\my_regfile|registers[27][24]~q ),
	.datac(\mux2|out[3]~0_combout ),
	.datad(\my_regfile|Mux7~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~8 .lut_mask = 16'hAFC0;
defparam \my_regfile|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N14
cycloneive_lcell_comb \my_regfile|Mux7~9 (
// Equation(s):
// \my_regfile|Mux7~9_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux7~6_combout  & ((\my_regfile|Mux7~8_combout ))) # (!\my_regfile|Mux7~6_combout  & (\my_regfile|Mux7~1_combout )))) # (!\mux2|out[0]~2_combout  & (((\my_regfile|Mux7~6_combout ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|Mux7~1_combout ),
	.datac(\my_regfile|Mux7~6_combout ),
	.datad(\my_regfile|Mux7~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~9 .lut_mask = 16'hF858;
defparam \my_regfile|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N28
cycloneive_lcell_comb \my_regfile|Mux7~14 (
// Equation(s):
// \my_regfile|Mux7~14_combout  = (\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[3][24]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[1][24]~q ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|registers[1][24]~q ),
	.datac(\my_regfile|registers[3][24]~q ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~14 .lut_mask = 16'hA088;
defparam \my_regfile|Mux7~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N30
cycloneive_lcell_comb \my_regfile|Mux7~15 (
// Equation(s):
// \my_regfile|Mux7~15_combout  = (\my_regfile|Mux7~14_combout ) # ((!\mux2|out[0]~2_combout  & (\my_regfile|registers[2][24]~q  & \mux2|out[1]~3_combout )))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|registers[2][24]~q ),
	.datac(\mux2|out[1]~3_combout ),
	.datad(\my_regfile|Mux7~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~15 .lut_mask = 16'hFF40;
defparam \my_regfile|Mux7~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N16
cycloneive_lcell_comb \my_regfile|Mux7~12 (
// Equation(s):
// \my_regfile|Mux7~12_combout  = (\mux2|out[0]~2_combout  & (((\my_regfile|registers[5][24]~q ) # (\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[4][24]~q  & ((!\mux2|out[1]~3_combout ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|registers[4][24]~q ),
	.datac(\my_regfile|registers[5][24]~q ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~12 .lut_mask = 16'hAAE4;
defparam \my_regfile|Mux7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N22
cycloneive_lcell_comb \my_regfile|Mux7~13 (
// Equation(s):
// \my_regfile|Mux7~13_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux7~12_combout  & (\my_regfile|registers[7][24]~q )) # (!\my_regfile|Mux7~12_combout  & ((\my_regfile|registers[6][24]~q ))))) # (!\mux2|out[1]~3_combout  & 
// (((\my_regfile|Mux7~12_combout ))))

	.dataa(\my_regfile|registers[7][24]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[6][24]~q ),
	.datad(\my_regfile|Mux7~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~13 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux7~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N28
cycloneive_lcell_comb \my_regfile|Mux7~16 (
// Equation(s):
// \my_regfile|Mux7~16_combout  = (\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout ) # ((\my_regfile|Mux7~13_combout )))) # (!\mux2|out[2]~1_combout  & (!\mux2|out[3]~0_combout  & (\my_regfile|Mux7~15_combout )))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|Mux7~15_combout ),
	.datad(\my_regfile|Mux7~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~16 .lut_mask = 16'hBA98;
defparam \my_regfile|Mux7~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N10
cycloneive_lcell_comb \my_regfile|Mux7~17 (
// Equation(s):
// \my_regfile|Mux7~17_combout  = (\mux2|out[1]~3_combout  & (((\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout  & ((\my_regfile|registers[13][24]~q ))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[12][24]~q ))))

	.dataa(\my_regfile|registers[12][24]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[13][24]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~17 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux7~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N14
cycloneive_lcell_comb \my_regfile|Mux7~18 (
// Equation(s):
// \my_regfile|Mux7~18_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux7~17_combout  & ((\my_regfile|registers[15][24]~q ))) # (!\my_regfile|Mux7~17_combout  & (\my_regfile|registers[14][24]~q )))) # (!\mux2|out[1]~3_combout  & 
// (((\my_regfile|Mux7~17_combout ))))

	.dataa(\my_regfile|registers[14][24]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[15][24]~q ),
	.datad(\my_regfile|Mux7~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~18 .lut_mask = 16'hF388;
defparam \my_regfile|Mux7~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N30
cycloneive_lcell_comb \my_regfile|Mux7~10 (
// Equation(s):
// \my_regfile|Mux7~10_combout  = (\mux2|out[0]~2_combout  & (((\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[10][24]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[8][24]~q ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|registers[8][24]~q ),
	.datac(\my_regfile|registers[10][24]~q ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~10 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N12
cycloneive_lcell_comb \my_regfile|Mux7~11 (
// Equation(s):
// \my_regfile|Mux7~11_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux7~10_combout  & ((\my_regfile|registers[11][24]~q ))) # (!\my_regfile|Mux7~10_combout  & (\my_regfile|registers[9][24]~q )))) # (!\mux2|out[0]~2_combout  & 
// (((\my_regfile|Mux7~10_combout ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|registers[9][24]~q ),
	.datac(\my_regfile|registers[11][24]~q ),
	.datad(\my_regfile|Mux7~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~11 .lut_mask = 16'hF588;
defparam \my_regfile|Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N2
cycloneive_lcell_comb \my_regfile|Mux7~19 (
// Equation(s):
// \my_regfile|Mux7~19_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux7~16_combout  & (\my_regfile|Mux7~18_combout )) # (!\my_regfile|Mux7~16_combout  & ((\my_regfile|Mux7~11_combout ))))) # (!\mux2|out[3]~0_combout  & (\my_regfile|Mux7~16_combout ))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|Mux7~16_combout ),
	.datac(\my_regfile|Mux7~18_combout ),
	.datad(\my_regfile|Mux7~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~19 .lut_mask = 16'hE6C4;
defparam \my_regfile|Mux7~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~43 (
// Equation(s):
// \my_regfile|data_readRegA[24]~43_combout  = ((\mux2|out[4]~4_combout  & (\my_regfile|Mux7~9_combout )) # (!\mux2|out[4]~4_combout  & ((\my_regfile|Mux7~19_combout )))) # (!\my_regfile|data_readRegA~35_combout )

	.dataa(\mux2|out[4]~4_combout ),
	.datab(\my_regfile|data_readRegA~35_combout ),
	.datac(\my_regfile|Mux7~9_combout ),
	.datad(\my_regfile|Mux7~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~43 .lut_mask = 16'hF7B3;
defparam \my_regfile|data_readRegA[24]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X47_Y0_N8
cycloneive_io_ibuf \t_data_writeReg[23]~input (
	.i(t_data_writeReg[23]),
	.ibar(gnd),
	.o(\t_data_writeReg[23]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[23]~input .bus_hold = "false";
defparam \t_data_writeReg[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N10
cycloneive_lcell_comb \mux4|out[23]~23 (
// Equation(s):
// \mux4|out[23]~23_combout  = (\test~input_o  & \t_data_writeReg[23]~input_o )

	.dataa(\test~input_o ),
	.datab(gnd),
	.datac(\t_data_writeReg[23]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mux4|out[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mux4|out[23]~23 .lut_mask = 16'hA0A0;
defparam \mux4|out[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N8
cycloneive_lcell_comb \my_regfile|registers[7][23]~feeder (
// Equation(s):
// \my_regfile|registers[7][23]~feeder_combout  = \mux4|out[23]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[23]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[7][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[7][23]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[7][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N9
dffeas \my_regfile|registers[7][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[7][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N5
dffeas \my_regfile|registers[6][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N15
dffeas \my_regfile|registers[4][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N5
dffeas \my_regfile|registers[5][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N4
cycloneive_lcell_comb \my_regfile|Mux8~10 (
// Equation(s):
// \my_regfile|Mux8~10_combout  = (\mux2|out[0]~2_combout  & (((\my_regfile|registers[5][23]~q ) # (\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[4][23]~q  & ((!\mux2|out[1]~3_combout ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|registers[4][23]~q ),
	.datac(\my_regfile|registers[5][23]~q ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~10 .lut_mask = 16'hAAE4;
defparam \my_regfile|Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N16
cycloneive_lcell_comb \my_regfile|Mux8~11 (
// Equation(s):
// \my_regfile|Mux8~11_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux8~10_combout  & (\my_regfile|registers[7][23]~q )) # (!\my_regfile|Mux8~10_combout  & ((\my_regfile|registers[6][23]~q ))))) # (!\mux2|out[1]~3_combout  & 
// (((\my_regfile|Mux8~10_combout ))))

	.dataa(\my_regfile|registers[7][23]~q ),
	.datab(\my_regfile|registers[6][23]~q ),
	.datac(\mux2|out[1]~3_combout ),
	.datad(\my_regfile|Mux8~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~11 .lut_mask = 16'hAFC0;
defparam \my_regfile|Mux8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N27
dffeas \my_regfile|registers[14][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N4
cycloneive_lcell_comb \my_regfile|registers[15][23]~feeder (
// Equation(s):
// \my_regfile|registers[15][23]~feeder_combout  = \mux4|out[23]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[23]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[15][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[15][23]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[15][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N5
dffeas \my_regfile|registers[15][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[15][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N29
dffeas \my_regfile|registers[12][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N8
cycloneive_lcell_comb \my_regfile|registers[13][23]~feeder (
// Equation(s):
// \my_regfile|registers[13][23]~feeder_combout  = \mux4|out[23]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[23]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[13][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[13][23]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[13][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N9
dffeas \my_regfile|registers[13][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[13][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N18
cycloneive_lcell_comb \my_regfile|Mux8~17 (
// Equation(s):
// \my_regfile|Mux8~17_combout  = (\mux2|out[0]~2_combout  & (((\my_regfile|registers[13][23]~q ) # (\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[12][23]~q  & ((!\mux2|out[1]~3_combout ))))

	.dataa(\my_regfile|registers[12][23]~q ),
	.datab(\my_regfile|registers[13][23]~q ),
	.datac(\mux2|out[0]~2_combout ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~17 .lut_mask = 16'hF0CA;
defparam \my_regfile|Mux8~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N10
cycloneive_lcell_comb \my_regfile|Mux8~18 (
// Equation(s):
// \my_regfile|Mux8~18_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux8~17_combout  & ((\my_regfile|registers[15][23]~q ))) # (!\my_regfile|Mux8~17_combout  & (\my_regfile|registers[14][23]~q )))) # (!\mux2|out[1]~3_combout  & 
// (((\my_regfile|Mux8~17_combout ))))

	.dataa(\my_regfile|registers[14][23]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[15][23]~q ),
	.datad(\my_regfile|Mux8~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~18 .lut_mask = 16'hF388;
defparam \my_regfile|Mux8~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N31
dffeas \my_regfile|registers[2][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N1
dffeas \my_regfile|registers[1][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N9
dffeas \my_regfile|registers[3][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N8
cycloneive_lcell_comb \my_regfile|Mux8~14 (
// Equation(s):
// \my_regfile|Mux8~14_combout  = (\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[3][23]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[1][23]~q ))))

	.dataa(\my_regfile|registers[1][23]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[3][23]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~14 .lut_mask = 16'hE200;
defparam \my_regfile|Mux8~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N22
cycloneive_lcell_comb \my_regfile|Mux8~15 (
// Equation(s):
// \my_regfile|Mux8~15_combout  = (\my_regfile|Mux8~14_combout ) # ((\my_regfile|registers[2][23]~q  & (!\mux2|out[0]~2_combout  & \mux2|out[1]~3_combout )))

	.dataa(\my_regfile|registers[2][23]~q ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|Mux8~14_combout ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~15 .lut_mask = 16'hF2F0;
defparam \my_regfile|Mux8~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N29
dffeas \my_regfile|registers[8][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N21
dffeas \my_regfile|registers[10][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N20
cycloneive_lcell_comb \my_regfile|Mux8~12 (
// Equation(s):
// \my_regfile|Mux8~12_combout  = (\mux2|out[0]~2_combout  & (((\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[10][23]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[8][23]~q ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|registers[8][23]~q ),
	.datac(\my_regfile|registers[10][23]~q ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~12 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux8~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N31
dffeas \my_regfile|registers[11][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N27
dffeas \my_regfile|registers[9][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N26
cycloneive_lcell_comb \my_regfile|Mux8~13 (
// Equation(s):
// \my_regfile|Mux8~13_combout  = (\my_regfile|Mux8~12_combout  & ((\my_regfile|registers[11][23]~q ) # ((!\mux2|out[0]~2_combout )))) # (!\my_regfile|Mux8~12_combout  & (((\my_regfile|registers[9][23]~q  & \mux2|out[0]~2_combout ))))

	.dataa(\my_regfile|Mux8~12_combout ),
	.datab(\my_regfile|registers[11][23]~q ),
	.datac(\my_regfile|registers[9][23]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~13 .lut_mask = 16'hD8AA;
defparam \my_regfile|Mux8~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N0
cycloneive_lcell_comb \my_regfile|Mux8~16 (
// Equation(s):
// \my_regfile|Mux8~16_combout  = (\mux2|out[2]~1_combout  & (\mux2|out[3]~0_combout )) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & ((\my_regfile|Mux8~13_combout ))) # (!\mux2|out[3]~0_combout  & (\my_regfile|Mux8~15_combout ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|Mux8~15_combout ),
	.datad(\my_regfile|Mux8~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~16 .lut_mask = 16'hDC98;
defparam \my_regfile|Mux8~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N26
cycloneive_lcell_comb \my_regfile|Mux8~19 (
// Equation(s):
// \my_regfile|Mux8~19_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux8~16_combout  & ((\my_regfile|Mux8~18_combout ))) # (!\my_regfile|Mux8~16_combout  & (\my_regfile|Mux8~11_combout )))) # (!\mux2|out[2]~1_combout  & (((\my_regfile|Mux8~16_combout 
// ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|Mux8~11_combout ),
	.datac(\my_regfile|Mux8~18_combout ),
	.datad(\my_regfile|Mux8~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~19 .lut_mask = 16'hF588;
defparam \my_regfile|Mux8~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N29
dffeas \my_regfile|registers[19][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N23
dffeas \my_regfile|registers[27][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N22
cycloneive_lcell_comb \my_regfile|Mux8~7 (
// Equation(s):
// \my_regfile|Mux8~7_combout  = (\mux2|out[3]~0_combout  & (((\my_regfile|registers[27][23]~q ) # (\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[19][23]~q  & ((!\mux2|out[2]~1_combout ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|registers[19][23]~q ),
	.datac(\my_regfile|registers[27][23]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~7 .lut_mask = 16'hAAE4;
defparam \my_regfile|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N19
dffeas \my_regfile|registers[31][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N13
dffeas \my_regfile|registers[23][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N12
cycloneive_lcell_comb \my_regfile|Mux8~8 (
// Equation(s):
// \my_regfile|Mux8~8_combout  = (\my_regfile|Mux8~7_combout  & ((\my_regfile|registers[31][23]~q ) # ((!\mux2|out[2]~1_combout )))) # (!\my_regfile|Mux8~7_combout  & (((\my_regfile|registers[23][23]~q  & \mux2|out[2]~1_combout ))))

	.dataa(\my_regfile|Mux8~7_combout ),
	.datab(\my_regfile|registers[31][23]~q ),
	.datac(\my_regfile|registers[23][23]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~8 .lut_mask = 16'hD8AA;
defparam \my_regfile|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N12
cycloneive_lcell_comb \my_regfile|registers[21][23]~feeder (
// Equation(s):
// \my_regfile|registers[21][23]~feeder_combout  = \mux4|out[23]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[23]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[21][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[21][23]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[21][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N13
dffeas \my_regfile|registers[21][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[21][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N9
dffeas \my_regfile|registers[29][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N5
dffeas \my_regfile|registers[17][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N3
dffeas \my_regfile|registers[25][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N2
cycloneive_lcell_comb \my_regfile|Mux8~0 (
// Equation(s):
// \my_regfile|Mux8~0_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & ((\my_regfile|registers[25][23]~q ))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[17][23]~q ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[17][23]~q ),
	.datac(\my_regfile|registers[25][23]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~0 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N8
cycloneive_lcell_comb \my_regfile|Mux8~1 (
// Equation(s):
// \my_regfile|Mux8~1_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux8~0_combout  & ((\my_regfile|registers[29][23]~q ))) # (!\my_regfile|Mux8~0_combout  & (\my_regfile|registers[21][23]~q )))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux8~0_combout ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[21][23]~q ),
	.datac(\my_regfile|registers[29][23]~q ),
	.datad(\my_regfile|Mux8~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~1 .lut_mask = 16'hF588;
defparam \my_regfile|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N13
dffeas \my_regfile|registers[30][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N13
dffeas \my_regfile|registers[26][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N23
dffeas \my_regfile|registers[18][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N11
dffeas \my_regfile|registers[22][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N10
cycloneive_lcell_comb \my_regfile|Mux8~2 (
// Equation(s):
// \my_regfile|Mux8~2_combout  = (\mux2|out[2]~1_combout  & (((\my_regfile|registers[22][23]~q ) # (\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[18][23]~q  & ((!\mux2|out[3]~0_combout ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[18][23]~q ),
	.datac(\my_regfile|registers[22][23]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~2 .lut_mask = 16'hAAE4;
defparam \my_regfile|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N12
cycloneive_lcell_comb \my_regfile|Mux8~3 (
// Equation(s):
// \my_regfile|Mux8~3_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux8~2_combout  & (\my_regfile|registers[30][23]~q )) # (!\my_regfile|Mux8~2_combout  & ((\my_regfile|registers[26][23]~q ))))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux8~2_combout ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|registers[30][23]~q ),
	.datac(\my_regfile|registers[26][23]~q ),
	.datad(\my_regfile|Mux8~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~3 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N5
dffeas \my_regfile|registers[16][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N9
dffeas \my_regfile|registers[20][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N8
cycloneive_lcell_comb \my_regfile|Mux8~4 (
// Equation(s):
// \my_regfile|Mux8~4_combout  = (\mux2|out[3]~0_combout  & (((\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & ((\mux2|out[2]~1_combout  & ((\my_regfile|registers[20][23]~q ))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[16][23]~q ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|registers[16][23]~q ),
	.datac(\my_regfile|registers[20][23]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~4 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N11
dffeas \my_regfile|registers[24][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N23
dffeas \my_regfile|registers[28][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N10
cycloneive_lcell_comb \my_regfile|Mux8~5 (
// Equation(s):
// \my_regfile|Mux8~5_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux8~4_combout  & ((\my_regfile|registers[28][23]~q ))) # (!\my_regfile|Mux8~4_combout  & (\my_regfile|registers[24][23]~q )))) # (!\mux2|out[3]~0_combout  & 
// (\my_regfile|Mux8~4_combout ))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|Mux8~4_combout ),
	.datac(\my_regfile|registers[24][23]~q ),
	.datad(\my_regfile|registers[28][23]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~5 .lut_mask = 16'hEC64;
defparam \my_regfile|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N20
cycloneive_lcell_comb \my_regfile|Mux8~6 (
// Equation(s):
// \my_regfile|Mux8~6_combout  = (\mux2|out[0]~2_combout  & (((\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & (\my_regfile|Mux8~3_combout )) # (!\mux2|out[1]~3_combout  & ((\my_regfile|Mux8~5_combout )))))

	.dataa(\my_regfile|Mux8~3_combout ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\mux2|out[1]~3_combout ),
	.datad(\my_regfile|Mux8~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~6 .lut_mask = 16'hE3E0;
defparam \my_regfile|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N6
cycloneive_lcell_comb \my_regfile|Mux8~9 (
// Equation(s):
// \my_regfile|Mux8~9_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux8~6_combout  & (\my_regfile|Mux8~8_combout )) # (!\my_regfile|Mux8~6_combout  & ((\my_regfile|Mux8~1_combout ))))) # (!\mux2|out[0]~2_combout  & (((\my_regfile|Mux8~6_combout ))))

	.dataa(\my_regfile|Mux8~8_combout ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|Mux8~1_combout ),
	.datad(\my_regfile|Mux8~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~9 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~44 (
// Equation(s):
// \my_regfile|data_readRegA[23]~44_combout  = ((\mux2|out[4]~4_combout  & ((\my_regfile|Mux8~9_combout ))) # (!\mux2|out[4]~4_combout  & (\my_regfile|Mux8~19_combout ))) # (!\my_regfile|data_readRegA~35_combout )

	.dataa(\mux2|out[4]~4_combout ),
	.datab(\my_regfile|data_readRegA~35_combout ),
	.datac(\my_regfile|Mux8~19_combout ),
	.datad(\my_regfile|Mux8~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~44 .lut_mask = 16'hFB73;
defparam \my_regfile|data_readRegA[23]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N28
cycloneive_lcell_comb \my_regfile|Mux40~17 (
// Equation(s):
// \my_regfile|Mux40~17_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & (\my_regfile|registers[13][23]~q )) # (!\mux3|out[0]~10_combout  & ((\my_regfile|registers[12][23]~q 
// )))))

	.dataa(\my_regfile|registers[13][23]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[12][23]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux40~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux40~17 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux40~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N26
cycloneive_lcell_comb \my_regfile|Mux40~18 (
// Equation(s):
// \my_regfile|Mux40~18_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux40~17_combout  & (\my_regfile|registers[15][23]~q )) # (!\my_regfile|Mux40~17_combout  & ((\my_regfile|registers[14][23]~q ))))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux40~17_combout ))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[15][23]~q ),
	.datac(\my_regfile|registers[14][23]~q ),
	.datad(\my_regfile|Mux40~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux40~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux40~18 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux40~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N14
cycloneive_lcell_comb \my_regfile|Mux40~10 (
// Equation(s):
// \my_regfile|Mux40~10_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & (\my_regfile|registers[5][23]~q )) # (!\mux3|out[0]~10_combout  & ((\my_regfile|registers[4][23]~q 
// )))))

	.dataa(\my_regfile|registers[5][23]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[4][23]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux40~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux40~10 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux40~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N4
cycloneive_lcell_comb \my_regfile|Mux40~11 (
// Equation(s):
// \my_regfile|Mux40~11_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux40~10_combout  & (\my_regfile|registers[7][23]~q )) # (!\my_regfile|Mux40~10_combout  & ((\my_regfile|registers[6][23]~q ))))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux40~10_combout ))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[7][23]~q ),
	.datac(\my_regfile|registers[6][23]~q ),
	.datad(\my_regfile|Mux40~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux40~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux40~11 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux40~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N0
cycloneive_lcell_comb \my_regfile|Mux40~14 (
// Equation(s):
// \my_regfile|Mux40~14_combout  = (\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & (\my_regfile|registers[3][23]~q )) # (!\mux3|out[1]~13_combout  & ((\my_regfile|registers[1][23]~q )))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|registers[3][23]~q ),
	.datac(\my_regfile|registers[1][23]~q ),
	.datad(\mux3|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux40~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux40~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux40~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N30
cycloneive_lcell_comb \my_regfile|Mux40~15 (
// Equation(s):
// \my_regfile|Mux40~15_combout  = (\my_regfile|Mux40~14_combout ) # ((!\mux3|out[0]~10_combout  & (\mux3|out[1]~13_combout  & \my_regfile|registers[2][23]~q )))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[2][23]~q ),
	.datad(\my_regfile|Mux40~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux40~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux40~15 .lut_mask = 16'hFF40;
defparam \my_regfile|Mux40~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N28
cycloneive_lcell_comb \my_regfile|Mux40~12 (
// Equation(s):
// \my_regfile|Mux40~12_combout  = (\mux3|out[0]~10_combout  & (((\mux3|out[1]~13_combout )))) # (!\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & (\my_regfile|registers[10][23]~q )) # (!\mux3|out[1]~13_combout  & ((\my_regfile|registers[8][23]~q 
// )))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|registers[10][23]~q ),
	.datac(\my_regfile|registers[8][23]~q ),
	.datad(\mux3|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux40~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux40~12 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux40~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N30
cycloneive_lcell_comb \my_regfile|Mux40~13 (
// Equation(s):
// \my_regfile|Mux40~13_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux40~12_combout  & ((\my_regfile|registers[11][23]~q ))) # (!\my_regfile|Mux40~12_combout  & (\my_regfile|registers[9][23]~q )))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux40~12_combout ))))

	.dataa(\my_regfile|registers[9][23]~q ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|registers[11][23]~q ),
	.datad(\my_regfile|Mux40~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux40~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux40~13 .lut_mask = 16'hF388;
defparam \my_regfile|Mux40~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N10
cycloneive_lcell_comb \my_regfile|Mux40~16 (
// Equation(s):
// \my_regfile|Mux40~16_combout  = (\mux3|out[3]~4_combout  & ((\mux3|out[2]~7_combout ) # ((\my_regfile|Mux40~13_combout )))) # (!\mux3|out[3]~4_combout  & (!\mux3|out[2]~7_combout  & (\my_regfile|Mux40~15_combout )))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|Mux40~15_combout ),
	.datad(\my_regfile|Mux40~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux40~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux40~16 .lut_mask = 16'hBA98;
defparam \my_regfile|Mux40~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N4
cycloneive_lcell_comb \my_regfile|Mux40~19 (
// Equation(s):
// \my_regfile|Mux40~19_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux40~16_combout  & (\my_regfile|Mux40~18_combout )) # (!\my_regfile|Mux40~16_combout  & ((\my_regfile|Mux40~11_combout ))))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux40~16_combout ))))

	.dataa(\my_regfile|Mux40~18_combout ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|Mux40~11_combout ),
	.datad(\my_regfile|Mux40~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux40~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux40~19 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux40~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N28
cycloneive_lcell_comb \my_regfile|Mux40~7 (
// Equation(s):
// \my_regfile|Mux40~7_combout  = (\mux3|out[2]~7_combout  & (((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & ((\mux3|out[3]~4_combout  & (\my_regfile|registers[27][23]~q )) # (!\mux3|out[3]~4_combout  & ((\my_regfile|registers[19][23]~q )))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|registers[27][23]~q ),
	.datac(\my_regfile|registers[19][23]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux40~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux40~7 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux40~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N18
cycloneive_lcell_comb \my_regfile|Mux40~8 (
// Equation(s):
// \my_regfile|Mux40~8_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux40~7_combout  & ((\my_regfile|registers[31][23]~q ))) # (!\my_regfile|Mux40~7_combout  & (\my_regfile|registers[23][23]~q )))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux40~7_combout ))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|registers[23][23]~q ),
	.datac(\my_regfile|registers[31][23]~q ),
	.datad(\my_regfile|Mux40~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux40~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux40~8 .lut_mask = 16'hF588;
defparam \my_regfile|Mux40~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N4
cycloneive_lcell_comb \my_regfile|Mux40~0 (
// Equation(s):
// \my_regfile|Mux40~0_combout  = (\mux3|out[2]~7_combout  & (((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & ((\mux3|out[3]~4_combout  & (\my_regfile|registers[25][23]~q )) # (!\mux3|out[3]~4_combout  & ((\my_regfile|registers[17][23]~q )))))

	.dataa(\my_regfile|registers[25][23]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[17][23]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux40~0 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N30
cycloneive_lcell_comb \my_regfile|Mux40~1 (
// Equation(s):
// \my_regfile|Mux40~1_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux40~0_combout  & ((\my_regfile|registers[29][23]~q ))) # (!\my_regfile|Mux40~0_combout  & (\my_regfile|registers[21][23]~q )))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux40~0_combout ))))

	.dataa(\my_regfile|registers[21][23]~q ),
	.datab(\my_regfile|registers[29][23]~q ),
	.datac(\mux3|out[2]~7_combout ),
	.datad(\my_regfile|Mux40~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux40~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux40~1 .lut_mask = 16'hCFA0;
defparam \my_regfile|Mux40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N4
cycloneive_lcell_comb \my_regfile|Mux40~4 (
// Equation(s):
// \my_regfile|Mux40~4_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|registers[20][23]~q ) # ((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & (((\my_regfile|registers[16][23]~q  & !\mux3|out[3]~4_combout ))))

	.dataa(\my_regfile|registers[20][23]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[16][23]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux40~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux40~4 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux40~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N22
cycloneive_lcell_comb \my_regfile|Mux40~5 (
// Equation(s):
// \my_regfile|Mux40~5_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux40~4_combout  & (\my_regfile|registers[28][23]~q )) # (!\my_regfile|Mux40~4_combout  & ((\my_regfile|registers[24][23]~q ))))) # (!\mux3|out[3]~4_combout  & 
// (\my_regfile|Mux40~4_combout ))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|Mux40~4_combout ),
	.datac(\my_regfile|registers[28][23]~q ),
	.datad(\my_regfile|registers[24][23]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux40~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux40~5 .lut_mask = 16'hE6C4;
defparam \my_regfile|Mux40~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N22
cycloneive_lcell_comb \my_regfile|Mux40~2 (
// Equation(s):
// \my_regfile|Mux40~2_combout  = (\mux3|out[3]~4_combout  & (((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & ((\mux3|out[2]~7_combout  & (\my_regfile|registers[22][23]~q )) # (!\mux3|out[2]~7_combout  & ((\my_regfile|registers[18][23]~q )))))

	.dataa(\my_regfile|registers[22][23]~q ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|registers[18][23]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux40~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux40~2 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N12
cycloneive_lcell_comb \my_regfile|Mux40~3 (
// Equation(s):
// \my_regfile|Mux40~3_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux40~2_combout  & ((\my_regfile|registers[30][23]~q ))) # (!\my_regfile|Mux40~2_combout  & (\my_regfile|registers[26][23]~q )))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux40~2_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[26][23]~q ),
	.datac(\my_regfile|registers[30][23]~q ),
	.datad(\my_regfile|Mux40~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux40~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux40~3 .lut_mask = 16'hF588;
defparam \my_regfile|Mux40~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N28
cycloneive_lcell_comb \my_regfile|Mux40~6 (
// Equation(s):
// \my_regfile|Mux40~6_combout  = (\mux3|out[0]~10_combout  & (\mux3|out[1]~13_combout )) # (!\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & ((\my_regfile|Mux40~3_combout ))) # (!\mux3|out[1]~13_combout  & (\my_regfile|Mux40~5_combout ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|Mux40~5_combout ),
	.datad(\my_regfile|Mux40~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux40~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux40~6 .lut_mask = 16'hDC98;
defparam \my_regfile|Mux40~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N10
cycloneive_lcell_comb \my_regfile|Mux40~9 (
// Equation(s):
// \my_regfile|Mux40~9_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux40~6_combout  & (\my_regfile|Mux40~8_combout )) # (!\my_regfile|Mux40~6_combout  & ((\my_regfile|Mux40~1_combout ))))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux40~6_combout ))))

	.dataa(\my_regfile|Mux40~8_combout ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|Mux40~1_combout ),
	.datad(\my_regfile|Mux40~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux40~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux40~9 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux40~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N2
cycloneive_lcell_comb \my_regfile|Mux40~20 (
// Equation(s):
// \my_regfile|Mux40~20_combout  = (\mux3|out[4]~15_combout  & ((\my_regfile|Mux40~9_combout ))) # (!\mux3|out[4]~15_combout  & (\my_regfile|Mux40~19_combout ))

	.dataa(gnd),
	.datab(\mux3|out[4]~15_combout ),
	.datac(\my_regfile|Mux40~19_combout ),
	.datad(\my_regfile|Mux40~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux40~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux40~20 .lut_mask = 16'hFC30;
defparam \my_regfile|Mux40~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N30
cycloneive_lcell_comb \my_processor|data_operandB[23]~8 (
// Equation(s):
// \my_processor|data_operandB[23]~8_combout  = (\my_processor|decoder|ALUinB~1_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [16])))) # (!\my_processor|decoder|ALUinB~1_combout  & (((\my_regfile|Mux40~20_combout )) # 
// (!\my_regfile|data_readRegB~35_combout )))

	.dataa(\my_regfile|data_readRegB~35_combout ),
	.datab(\my_processor|decoder|ALUinB~1_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_regfile|Mux40~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[23]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[23]~8 .lut_mask = 16'hF3D1;
defparam \my_processor|data_operandB[23]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N1
cycloneive_io_ibuf \t_data_writeReg[22]~input (
	.i(t_data_writeReg[22]),
	.ibar(gnd),
	.o(\t_data_writeReg[22]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[22]~input .bus_hold = "false";
defparam \t_data_writeReg[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N24
cycloneive_lcell_comb \mux4|out[22]~22 (
// Equation(s):
// \mux4|out[22]~22_combout  = (\test~input_o  & \t_data_writeReg[22]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\test~input_o ),
	.datad(\t_data_writeReg[22]~input_o ),
	.cin(gnd),
	.combout(\mux4|out[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mux4|out[22]~22 .lut_mask = 16'hF000;
defparam \mux4|out[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N29
dffeas \my_regfile|registers[11][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N11
dffeas \my_regfile|registers[9][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N15
dffeas \my_regfile|registers[10][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N21
dffeas \my_regfile|registers[8][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N20
cycloneive_lcell_comb \my_regfile|Mux41~10 (
// Equation(s):
// \my_regfile|Mux41~10_combout  = (\mux3|out[0]~10_combout  & (((\mux3|out[1]~13_combout )))) # (!\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & (\my_regfile|registers[10][22]~q )) # (!\mux3|out[1]~13_combout  & ((\my_regfile|registers[8][22]~q 
// )))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|registers[10][22]~q ),
	.datac(\my_regfile|registers[8][22]~q ),
	.datad(\mux3|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux41~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux41~10 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux41~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N10
cycloneive_lcell_comb \my_regfile|Mux41~11 (
// Equation(s):
// \my_regfile|Mux41~11_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux41~10_combout  & (\my_regfile|registers[11][22]~q )) # (!\my_regfile|Mux41~10_combout  & ((\my_regfile|registers[9][22]~q ))))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux41~10_combout ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|registers[11][22]~q ),
	.datac(\my_regfile|registers[9][22]~q ),
	.datad(\my_regfile|Mux41~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux41~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux41~11 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux41~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N6
cycloneive_lcell_comb \my_regfile|registers[6][22]~feeder (
// Equation(s):
// \my_regfile|registers[6][22]~feeder_combout  = \mux4|out[22]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[22]~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[6][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[6][22]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[6][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N7
dffeas \my_regfile|registers[6][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[6][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N21
dffeas \my_regfile|registers[7][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N18
cycloneive_lcell_comb \my_regfile|registers[5][22]~feeder (
// Equation(s):
// \my_regfile|registers[5][22]~feeder_combout  = \mux4|out[22]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[22]~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[5][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[5][22]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[5][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N19
dffeas \my_regfile|registers[5][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[5][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N3
dffeas \my_regfile|registers[4][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N2
cycloneive_lcell_comb \my_regfile|Mux41~12 (
// Equation(s):
// \my_regfile|Mux41~12_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|registers[5][22]~q ) # ((\mux3|out[1]~13_combout )))) # (!\mux3|out[0]~10_combout  & (((\my_regfile|registers[4][22]~q  & !\mux3|out[1]~13_combout ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|registers[5][22]~q ),
	.datac(\my_regfile|registers[4][22]~q ),
	.datad(\mux3|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux41~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux41~12 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux41~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N20
cycloneive_lcell_comb \my_regfile|Mux41~13 (
// Equation(s):
// \my_regfile|Mux41~13_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux41~12_combout  & ((\my_regfile|registers[7][22]~q ))) # (!\my_regfile|Mux41~12_combout  & (\my_regfile|registers[6][22]~q )))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux41~12_combout ))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[6][22]~q ),
	.datac(\my_regfile|registers[7][22]~q ),
	.datad(\my_regfile|Mux41~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux41~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux41~13 .lut_mask = 16'hF588;
defparam \my_regfile|Mux41~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N19
dffeas \my_regfile|registers[2][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N3
dffeas \my_regfile|registers[3][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N1
dffeas \my_regfile|registers[1][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N0
cycloneive_lcell_comb \my_regfile|Mux41~14 (
// Equation(s):
// \my_regfile|Mux41~14_combout  = (\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & (\my_regfile|registers[3][22]~q )) # (!\mux3|out[1]~13_combout  & ((\my_regfile|registers[1][22]~q )))))

	.dataa(\my_regfile|registers[3][22]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[1][22]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux41~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux41~14 .lut_mask = 16'hB800;
defparam \my_regfile|Mux41~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N18
cycloneive_lcell_comb \my_regfile|Mux41~15 (
// Equation(s):
// \my_regfile|Mux41~15_combout  = (\my_regfile|Mux41~14_combout ) # ((\mux3|out[1]~13_combout  & (!\mux3|out[0]~10_combout  & \my_regfile|registers[2][22]~q )))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|registers[2][22]~q ),
	.datad(\my_regfile|Mux41~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux41~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux41~15 .lut_mask = 16'hFF20;
defparam \my_regfile|Mux41~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N4
cycloneive_lcell_comb \my_regfile|Mux41~16 (
// Equation(s):
// \my_regfile|Mux41~16_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux41~13_combout ) # ((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & (((!\mux3|out[3]~4_combout  & \my_regfile|Mux41~15_combout ))))

	.dataa(\my_regfile|Mux41~13_combout ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\mux3|out[3]~4_combout ),
	.datad(\my_regfile|Mux41~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux41~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux41~16 .lut_mask = 16'hCBC8;
defparam \my_regfile|Mux41~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N31
dffeas \my_regfile|registers[15][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N3
dffeas \my_regfile|registers[14][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N13
dffeas \my_regfile|registers[13][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N13
dffeas \my_regfile|registers[12][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N12
cycloneive_lcell_comb \my_regfile|Mux41~17 (
// Equation(s):
// \my_regfile|Mux41~17_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & (\my_regfile|registers[13][22]~q )) # (!\mux3|out[0]~10_combout  & ((\my_regfile|registers[12][22]~q 
// )))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[13][22]~q ),
	.datac(\my_regfile|registers[12][22]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux41~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux41~17 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux41~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N2
cycloneive_lcell_comb \my_regfile|Mux41~18 (
// Equation(s):
// \my_regfile|Mux41~18_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux41~17_combout  & (\my_regfile|registers[15][22]~q )) # (!\my_regfile|Mux41~17_combout  & ((\my_regfile|registers[14][22]~q ))))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux41~17_combout ))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[15][22]~q ),
	.datac(\my_regfile|registers[14][22]~q ),
	.datad(\my_regfile|Mux41~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux41~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux41~18 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux41~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N26
cycloneive_lcell_comb \my_regfile|Mux41~19 (
// Equation(s):
// \my_regfile|Mux41~19_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux41~16_combout  & ((\my_regfile|Mux41~18_combout ))) # (!\my_regfile|Mux41~16_combout  & (\my_regfile|Mux41~11_combout )))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux41~16_combout ))))

	.dataa(\my_regfile|Mux41~11_combout ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|Mux41~16_combout ),
	.datad(\my_regfile|Mux41~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux41~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux41~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux41~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N25
dffeas \my_regfile|registers[29][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux4|out[22]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y39_N23
dffeas \my_regfile|registers[25][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N23
dffeas \my_regfile|registers[21][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N25
dffeas \my_regfile|registers[17][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N24
cycloneive_lcell_comb \my_regfile|Mux41~0 (
// Equation(s):
// \my_regfile|Mux41~0_combout  = (\mux3|out[3]~4_combout  & (((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & ((\mux3|out[2]~7_combout  & (\my_regfile|registers[21][22]~q )) # (!\mux3|out[2]~7_combout  & ((\my_regfile|registers[17][22]~q )))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[21][22]~q ),
	.datac(\my_regfile|registers[17][22]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux41~0 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N22
cycloneive_lcell_comb \my_regfile|Mux41~1 (
// Equation(s):
// \my_regfile|Mux41~1_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux41~0_combout  & (\my_regfile|registers[29][22]~q )) # (!\my_regfile|Mux41~0_combout  & ((\my_regfile|registers[25][22]~q ))))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux41~0_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[29][22]~q ),
	.datac(\my_regfile|registers[25][22]~q ),
	.datad(\my_regfile|Mux41~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux41~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux41~1 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N1
dffeas \my_regfile|registers[27][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N7
dffeas \my_regfile|registers[31][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N3
dffeas \my_regfile|registers[23][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N23
dffeas \my_regfile|registers[19][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N22
cycloneive_lcell_comb \my_regfile|Mux41~7 (
// Equation(s):
// \my_regfile|Mux41~7_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|registers[23][22]~q ) # ((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & (((\my_regfile|registers[19][22]~q  & !\mux3|out[3]~4_combout ))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|registers[23][22]~q ),
	.datac(\my_regfile|registers[19][22]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux41~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux41~7 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux41~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N6
cycloneive_lcell_comb \my_regfile|Mux41~8 (
// Equation(s):
// \my_regfile|Mux41~8_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux41~7_combout  & ((\my_regfile|registers[31][22]~q ))) # (!\my_regfile|Mux41~7_combout  & (\my_regfile|registers[27][22]~q )))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux41~7_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[27][22]~q ),
	.datac(\my_regfile|registers[31][22]~q ),
	.datad(\my_regfile|Mux41~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux41~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux41~8 .lut_mask = 16'hF588;
defparam \my_regfile|Mux41~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N21
dffeas \my_regfile|registers[22][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N31
dffeas \my_regfile|registers[30][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N7
dffeas \my_regfile|registers[26][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N17
dffeas \my_regfile|registers[18][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N16
cycloneive_lcell_comb \my_regfile|Mux41~2 (
// Equation(s):
// \my_regfile|Mux41~2_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|registers[26][22]~q ) # ((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & (((\my_regfile|registers[18][22]~q  & !\mux3|out[2]~7_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[26][22]~q ),
	.datac(\my_regfile|registers[18][22]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux41~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux41~2 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux41~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N30
cycloneive_lcell_comb \my_regfile|Mux41~3 (
// Equation(s):
// \my_regfile|Mux41~3_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux41~2_combout  & ((\my_regfile|registers[30][22]~q ))) # (!\my_regfile|Mux41~2_combout  & (\my_regfile|registers[22][22]~q )))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux41~2_combout ))))

	.dataa(\my_regfile|registers[22][22]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[30][22]~q ),
	.datad(\my_regfile|Mux41~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux41~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux41~3 .lut_mask = 16'hF388;
defparam \my_regfile|Mux41~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N29
dffeas \my_regfile|registers[20][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N7
dffeas \my_regfile|registers[28][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N19
dffeas \my_regfile|registers[24][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N1
dffeas \my_regfile|registers[16][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N0
cycloneive_lcell_comb \my_regfile|Mux41~4 (
// Equation(s):
// \my_regfile|Mux41~4_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|registers[24][22]~q ) # ((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & (((\my_regfile|registers[16][22]~q  & !\mux3|out[2]~7_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[24][22]~q ),
	.datac(\my_regfile|registers[16][22]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux41~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux41~4 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux41~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N6
cycloneive_lcell_comb \my_regfile|Mux41~5 (
// Equation(s):
// \my_regfile|Mux41~5_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux41~4_combout  & ((\my_regfile|registers[28][22]~q ))) # (!\my_regfile|Mux41~4_combout  & (\my_regfile|registers[20][22]~q )))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux41~4_combout ))))

	.dataa(\my_regfile|registers[20][22]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[28][22]~q ),
	.datad(\my_regfile|Mux41~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux41~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux41~5 .lut_mask = 16'hF388;
defparam \my_regfile|Mux41~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N24
cycloneive_lcell_comb \my_regfile|Mux41~6 (
// Equation(s):
// \my_regfile|Mux41~6_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux41~3_combout ) # ((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & (((!\mux3|out[0]~10_combout  & \my_regfile|Mux41~5_combout ))))

	.dataa(\my_regfile|Mux41~3_combout ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\mux3|out[0]~10_combout ),
	.datad(\my_regfile|Mux41~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux41~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux41~6 .lut_mask = 16'hCBC8;
defparam \my_regfile|Mux41~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N18
cycloneive_lcell_comb \my_regfile|Mux41~9 (
// Equation(s):
// \my_regfile|Mux41~9_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux41~6_combout  & ((\my_regfile|Mux41~8_combout ))) # (!\my_regfile|Mux41~6_combout  & (\my_regfile|Mux41~1_combout )))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux41~6_combout ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|Mux41~1_combout ),
	.datac(\my_regfile|Mux41~8_combout ),
	.datad(\my_regfile|Mux41~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux41~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux41~9 .lut_mask = 16'hF588;
defparam \my_regfile|Mux41~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N12
cycloneive_lcell_comb \my_regfile|Mux41~20 (
// Equation(s):
// \my_regfile|Mux41~20_combout  = (\mux3|out[4]~15_combout  & ((\my_regfile|Mux41~9_combout ))) # (!\mux3|out[4]~15_combout  & (\my_regfile|Mux41~19_combout ))

	.dataa(gnd),
	.datab(\mux3|out[4]~15_combout ),
	.datac(\my_regfile|Mux41~19_combout ),
	.datad(\my_regfile|Mux41~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux41~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux41~20 .lut_mask = 16'hFC30;
defparam \my_regfile|Mux41~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N10
cycloneive_lcell_comb \my_processor|data_operandB[22]~9 (
// Equation(s):
// \my_processor|data_operandB[22]~9_combout  = (\my_processor|decoder|ALUinB~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|decoder|ALUinB~1_combout  & (((\my_regfile|Mux41~20_combout ) # 
// (!\my_regfile|data_readRegB~35_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|decoder|ALUinB~1_combout ),
	.datac(\my_regfile|data_readRegB~35_combout ),
	.datad(\my_regfile|Mux41~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[22]~9 .lut_mask = 16'hBB8B;
defparam \my_processor|data_operandB[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N2
cycloneive_lcell_comb \my_regfile|Mux9~7 (
// Equation(s):
// \my_regfile|Mux9~7_combout  = (\mux2|out[3]~0_combout  & (((\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & ((\mux2|out[2]~1_combout  & ((\my_regfile|registers[23][22]~q ))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[19][22]~q ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|registers[19][22]~q ),
	.datac(\my_regfile|registers[23][22]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~7 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N0
cycloneive_lcell_comb \my_regfile|Mux9~8 (
// Equation(s):
// \my_regfile|Mux9~8_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux9~7_combout  & (\my_regfile|registers[31][22]~q )) # (!\my_regfile|Mux9~7_combout  & ((\my_regfile|registers[27][22]~q ))))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux9~7_combout ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|registers[31][22]~q ),
	.datac(\my_regfile|registers[27][22]~q ),
	.datad(\my_regfile|Mux9~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~8 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N6
cycloneive_lcell_comb \my_regfile|Mux9~2 (
// Equation(s):
// \my_regfile|Mux9~2_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & ((\my_regfile|registers[26][22]~q ))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[18][22]~q ))))

	.dataa(\my_regfile|registers[18][22]~q ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|registers[26][22]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~2 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N20
cycloneive_lcell_comb \my_regfile|Mux9~3 (
// Equation(s):
// \my_regfile|Mux9~3_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux9~2_combout  & (\my_regfile|registers[30][22]~q )) # (!\my_regfile|Mux9~2_combout  & ((\my_regfile|registers[22][22]~q ))))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux9~2_combout ))))

	.dataa(\my_regfile|registers[30][22]~q ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|registers[22][22]~q ),
	.datad(\my_regfile|Mux9~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~3 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N18
cycloneive_lcell_comb \my_regfile|Mux9~4 (
// Equation(s):
// \my_regfile|Mux9~4_combout  = (\mux2|out[3]~0_combout  & (((\my_regfile|registers[24][22]~q ) # (\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[16][22]~q  & ((!\mux2|out[2]~1_combout ))))

	.dataa(\my_regfile|registers[16][22]~q ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|registers[24][22]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~4 .lut_mask = 16'hCCE2;
defparam \my_regfile|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N28
cycloneive_lcell_comb \my_regfile|Mux9~5 (
// Equation(s):
// \my_regfile|Mux9~5_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux9~4_combout  & (\my_regfile|registers[28][22]~q )) # (!\my_regfile|Mux9~4_combout  & ((\my_regfile|registers[20][22]~q ))))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux9~4_combout ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[28][22]~q ),
	.datac(\my_regfile|registers[20][22]~q ),
	.datad(\my_regfile|Mux9~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~5 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N4
cycloneive_lcell_comb \my_regfile|Mux9~6 (
// Equation(s):
// \my_regfile|Mux9~6_combout  = (\mux2|out[0]~2_combout  & (((\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & (\my_regfile|Mux9~3_combout )) # (!\mux2|out[1]~3_combout  & ((\my_regfile|Mux9~5_combout )))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|Mux9~3_combout ),
	.datac(\my_regfile|Mux9~5_combout ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~6 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N22
cycloneive_lcell_comb \my_regfile|Mux9~0 (
// Equation(s):
// \my_regfile|Mux9~0_combout  = (\mux2|out[2]~1_combout  & (((\my_regfile|registers[21][22]~q ) # (\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[17][22]~q  & ((!\mux2|out[3]~0_combout ))))

	.dataa(\my_regfile|registers[17][22]~q ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|registers[21][22]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~0 .lut_mask = 16'hCCE2;
defparam \my_regfile|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N6
cycloneive_lcell_comb \my_regfile|Mux9~1 (
// Equation(s):
// \my_regfile|Mux9~1_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux9~0_combout  & (\my_regfile|registers[29][22]~q )) # (!\my_regfile|Mux9~0_combout  & ((\my_regfile|registers[25][22]~q ))))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux9~0_combout ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|registers[29][22]~q ),
	.datac(\my_regfile|registers[25][22]~q ),
	.datad(\my_regfile|Mux9~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~1 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N14
cycloneive_lcell_comb \my_regfile|Mux9~9 (
// Equation(s):
// \my_regfile|Mux9~9_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux9~6_combout  & (\my_regfile|Mux9~8_combout )) # (!\my_regfile|Mux9~6_combout  & ((\my_regfile|Mux9~1_combout ))))) # (!\mux2|out[0]~2_combout  & (((\my_regfile|Mux9~6_combout ))))

	.dataa(\my_regfile|Mux9~8_combout ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|Mux9~6_combout ),
	.datad(\my_regfile|Mux9~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~9 .lut_mask = 16'hBCB0;
defparam \my_regfile|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N22
cycloneive_lcell_comb \my_regfile|Mux9~17 (
// Equation(s):
// \my_regfile|Mux9~17_combout  = (\mux2|out[1]~3_combout  & (((\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout  & ((\my_regfile|registers[13][22]~q ))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[12][22]~q ))))

	.dataa(\my_regfile|registers[12][22]~q ),
	.datab(\my_regfile|registers[13][22]~q ),
	.datac(\mux2|out[1]~3_combout ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~17 .lut_mask = 16'hFC0A;
defparam \my_regfile|Mux9~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N28
cycloneive_lcell_comb \my_regfile|Mux9~18 (
// Equation(s):
// \my_regfile|Mux9~18_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux9~17_combout  & (\my_regfile|registers[15][22]~q )) # (!\my_regfile|Mux9~17_combout  & ((\my_regfile|registers[14][22]~q ))))) # (!\mux2|out[1]~3_combout  & 
// (((\my_regfile|Mux9~17_combout ))))

	.dataa(\my_regfile|registers[15][22]~q ),
	.datab(\my_regfile|registers[14][22]~q ),
	.datac(\mux2|out[1]~3_combout ),
	.datad(\my_regfile|Mux9~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~18 .lut_mask = 16'hAFC0;
defparam \my_regfile|Mux9~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N14
cycloneive_lcell_comb \my_regfile|Mux9~10 (
// Equation(s):
// \my_regfile|Mux9~10_combout  = (\mux2|out[0]~2_combout  & (((\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[10][22]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[8][22]~q ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|registers[8][22]~q ),
	.datac(\my_regfile|registers[10][22]~q ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~10 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N28
cycloneive_lcell_comb \my_regfile|Mux9~11 (
// Equation(s):
// \my_regfile|Mux9~11_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux9~10_combout  & ((\my_regfile|registers[11][22]~q ))) # (!\my_regfile|Mux9~10_combout  & (\my_regfile|registers[9][22]~q )))) # (!\mux2|out[0]~2_combout  & 
// (((\my_regfile|Mux9~10_combout ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|registers[9][22]~q ),
	.datac(\my_regfile|registers[11][22]~q ),
	.datad(\my_regfile|Mux9~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~11 .lut_mask = 16'hF588;
defparam \my_regfile|Mux9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N4
cycloneive_lcell_comb \my_regfile|Mux9~12 (
// Equation(s):
// \my_regfile|Mux9~12_combout  = (\mux2|out[1]~3_combout  & (((\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout  & ((\my_regfile|registers[5][22]~q ))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[4][22]~q ))))

	.dataa(\my_regfile|registers[4][22]~q ),
	.datab(\my_regfile|registers[5][22]~q ),
	.datac(\mux2|out[1]~3_combout ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~12 .lut_mask = 16'hFC0A;
defparam \my_regfile|Mux9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N28
cycloneive_lcell_comb \my_regfile|Mux9~13 (
// Equation(s):
// \my_regfile|Mux9~13_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux9~12_combout  & ((\my_regfile|registers[7][22]~q ))) # (!\my_regfile|Mux9~12_combout  & (\my_regfile|registers[6][22]~q )))) # (!\mux2|out[1]~3_combout  & 
// (((\my_regfile|Mux9~12_combout ))))

	.dataa(\my_regfile|registers[6][22]~q ),
	.datab(\my_regfile|registers[7][22]~q ),
	.datac(\mux2|out[1]~3_combout ),
	.datad(\my_regfile|Mux9~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~13 .lut_mask = 16'hCFA0;
defparam \my_regfile|Mux9~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N2
cycloneive_lcell_comb \my_regfile|Mux9~14 (
// Equation(s):
// \my_regfile|Mux9~14_combout  = (\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[3][22]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[1][22]~q ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|registers[1][22]~q ),
	.datac(\my_regfile|registers[3][22]~q ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~14 .lut_mask = 16'hA088;
defparam \my_regfile|Mux9~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N12
cycloneive_lcell_comb \my_regfile|Mux9~15 (
// Equation(s):
// \my_regfile|Mux9~15_combout  = (\my_regfile|Mux9~14_combout ) # ((!\mux2|out[0]~2_combout  & (\mux2|out[1]~3_combout  & \my_regfile|registers[2][22]~q )))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[2][22]~q ),
	.datad(\my_regfile|Mux9~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~15 .lut_mask = 16'hFF40;
defparam \my_regfile|Mux9~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N18
cycloneive_lcell_comb \my_regfile|Mux9~16 (
// Equation(s):
// \my_regfile|Mux9~16_combout  = (\mux2|out[3]~0_combout  & (\mux2|out[2]~1_combout )) # (!\mux2|out[3]~0_combout  & ((\mux2|out[2]~1_combout  & (\my_regfile|Mux9~13_combout )) # (!\mux2|out[2]~1_combout  & ((\my_regfile|Mux9~15_combout )))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|Mux9~13_combout ),
	.datad(\my_regfile|Mux9~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~16 .lut_mask = 16'hD9C8;
defparam \my_regfile|Mux9~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N22
cycloneive_lcell_comb \my_regfile|Mux9~19 (
// Equation(s):
// \my_regfile|Mux9~19_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux9~16_combout  & (\my_regfile|Mux9~18_combout )) # (!\my_regfile|Mux9~16_combout  & ((\my_regfile|Mux9~11_combout ))))) # (!\mux2|out[3]~0_combout  & (((\my_regfile|Mux9~16_combout 
// ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|Mux9~18_combout ),
	.datac(\my_regfile|Mux9~11_combout ),
	.datad(\my_regfile|Mux9~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~19 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux9~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~45 (
// Equation(s):
// \my_regfile|data_readRegA[22]~45_combout  = ((\mux2|out[4]~4_combout  & (\my_regfile|Mux9~9_combout )) # (!\mux2|out[4]~4_combout  & ((\my_regfile|Mux9~19_combout )))) # (!\my_regfile|data_readRegA~35_combout )

	.dataa(\my_regfile|data_readRegA~35_combout ),
	.datab(\my_regfile|Mux9~9_combout ),
	.datac(\my_regfile|Mux9~19_combout ),
	.datad(\mux2|out[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~45 .lut_mask = 16'hDDF5;
defparam \my_regfile|data_readRegA[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y31_N1
cycloneive_io_ibuf \t_data_writeReg[21]~input (
	.i(t_data_writeReg[21]),
	.ibar(gnd),
	.o(\t_data_writeReg[21]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[21]~input .bus_hold = "false";
defparam \t_data_writeReg[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N16
cycloneive_lcell_comb \mux4|out[21]~21 (
// Equation(s):
// \mux4|out[21]~21_combout  = (\t_data_writeReg[21]~input_o  & \test~input_o )

	.dataa(gnd),
	.datab(\t_data_writeReg[21]~input_o ),
	.datac(\test~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mux4|out[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mux4|out[21]~21 .lut_mask = 16'hC0C0;
defparam \mux4|out[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N9
dffeas \my_regfile|registers[18][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N23
dffeas \my_regfile|registers[22][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N22
cycloneive_lcell_comb \my_regfile|Mux10~2 (
// Equation(s):
// \my_regfile|Mux10~2_combout  = (\mux2|out[2]~1_combout  & (((\my_regfile|registers[22][21]~q ) # (\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[18][21]~q  & ((!\mux2|out[3]~0_combout ))))

	.dataa(\my_regfile|registers[18][21]~q ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|registers[22][21]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~2 .lut_mask = 16'hCCE2;
defparam \my_regfile|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N3
dffeas \my_regfile|registers[30][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N13
dffeas \my_regfile|registers[26][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N12
cycloneive_lcell_comb \my_regfile|Mux10~3 (
// Equation(s):
// \my_regfile|Mux10~3_combout  = (\my_regfile|Mux10~2_combout  & ((\my_regfile|registers[30][21]~q ) # ((!\mux2|out[3]~0_combout )))) # (!\my_regfile|Mux10~2_combout  & (((\my_regfile|registers[26][21]~q  & \mux2|out[3]~0_combout ))))

	.dataa(\my_regfile|Mux10~2_combout ),
	.datab(\my_regfile|registers[30][21]~q ),
	.datac(\my_regfile|registers[26][21]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~3 .lut_mask = 16'hD8AA;
defparam \my_regfile|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N3
dffeas \my_regfile|registers[28][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N9
dffeas \my_regfile|registers[24][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N27
dffeas \my_regfile|registers[20][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N13
dffeas \my_regfile|registers[16][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N18
cycloneive_lcell_comb \my_regfile|Mux10~4 (
// Equation(s):
// \my_regfile|Mux10~4_combout  = (\mux2|out[3]~0_combout  & (((\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & ((\mux2|out[2]~1_combout  & (\my_regfile|registers[20][21]~q )) # (!\mux2|out[2]~1_combout  & ((\my_regfile|registers[16][21]~q )))))

	.dataa(\my_regfile|registers[20][21]~q ),
	.datab(\my_regfile|registers[16][21]~q ),
	.datac(\mux2|out[3]~0_combout ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~4 .lut_mask = 16'hFA0C;
defparam \my_regfile|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N8
cycloneive_lcell_comb \my_regfile|Mux10~5 (
// Equation(s):
// \my_regfile|Mux10~5_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux10~4_combout  & (\my_regfile|registers[28][21]~q )) # (!\my_regfile|Mux10~4_combout  & ((\my_regfile|registers[24][21]~q ))))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux10~4_combout ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|registers[28][21]~q ),
	.datac(\my_regfile|registers[24][21]~q ),
	.datad(\my_regfile|Mux10~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~5 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N28
cycloneive_lcell_comb \my_regfile|Mux10~6 (
// Equation(s):
// \my_regfile|Mux10~6_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux10~3_combout ) # ((\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & (((!\mux2|out[0]~2_combout  & \my_regfile|Mux10~5_combout ))))

	.dataa(\my_regfile|Mux10~3_combout ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\mux2|out[0]~2_combout ),
	.datad(\my_regfile|Mux10~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~6 .lut_mask = 16'hCBC8;
defparam \my_regfile|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N1
dffeas \my_regfile|registers[31][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N17
dffeas \my_regfile|registers[23][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N3
dffeas \my_regfile|registers[19][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N7
dffeas \my_regfile|registers[27][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N6
cycloneive_lcell_comb \my_regfile|Mux10~7 (
// Equation(s):
// \my_regfile|Mux10~7_combout  = (\mux2|out[3]~0_combout  & (((\my_regfile|registers[27][21]~q ) # (\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[19][21]~q  & ((!\mux2|out[2]~1_combout ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|registers[19][21]~q ),
	.datac(\my_regfile|registers[27][21]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~7 .lut_mask = 16'hAAE4;
defparam \my_regfile|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N16
cycloneive_lcell_comb \my_regfile|Mux10~8 (
// Equation(s):
// \my_regfile|Mux10~8_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux10~7_combout  & (\my_regfile|registers[31][21]~q )) # (!\my_regfile|Mux10~7_combout  & ((\my_regfile|registers[23][21]~q ))))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux10~7_combout ))))

	.dataa(\my_regfile|registers[31][21]~q ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|registers[23][21]~q ),
	.datad(\my_regfile|Mux10~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~8 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N27
dffeas \my_regfile|registers[17][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N7
dffeas \my_regfile|registers[25][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N6
cycloneive_lcell_comb \my_regfile|Mux10~0 (
// Equation(s):
// \my_regfile|Mux10~0_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & ((\my_regfile|registers[25][21]~q ))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[17][21]~q ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[17][21]~q ),
	.datac(\my_regfile|registers[25][21]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~0 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N21
dffeas \my_regfile|registers[21][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N17
dffeas \my_regfile|registers[29][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N16
cycloneive_lcell_comb \my_regfile|Mux10~1 (
// Equation(s):
// \my_regfile|Mux10~1_combout  = (\my_regfile|Mux10~0_combout  & (((\my_regfile|registers[29][21]~q ) # (!\mux2|out[2]~1_combout )))) # (!\my_regfile|Mux10~0_combout  & (\my_regfile|registers[21][21]~q  & ((\mux2|out[2]~1_combout ))))

	.dataa(\my_regfile|Mux10~0_combout ),
	.datab(\my_regfile|registers[21][21]~q ),
	.datac(\my_regfile|registers[29][21]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~1 .lut_mask = 16'hE4AA;
defparam \my_regfile|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N26
cycloneive_lcell_comb \my_regfile|Mux10~9 (
// Equation(s):
// \my_regfile|Mux10~9_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux10~6_combout  & (\my_regfile|Mux10~8_combout )) # (!\my_regfile|Mux10~6_combout  & ((\my_regfile|Mux10~1_combout ))))) # (!\mux2|out[0]~2_combout  & (\my_regfile|Mux10~6_combout ))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|Mux10~6_combout ),
	.datac(\my_regfile|Mux10~8_combout ),
	.datad(\my_regfile|Mux10~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~9 .lut_mask = 16'hE6C4;
defparam \my_regfile|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N11
dffeas \my_regfile|registers[6][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N4
cycloneive_lcell_comb \my_regfile|registers[7][21]~feeder (
// Equation(s):
// \my_regfile|registers[7][21]~feeder_combout  = \mux4|out[21]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[21]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[7][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[7][21]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[7][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N5
dffeas \my_regfile|registers[7][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[7][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N6
cycloneive_lcell_comb \my_regfile|registers[4][21]~feeder (
// Equation(s):
// \my_regfile|registers[4][21]~feeder_combout  = \mux4|out[21]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[21]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[4][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[4][21]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[4][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N7
dffeas \my_regfile|registers[4][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[4][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N9
dffeas \my_regfile|registers[5][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N8
cycloneive_lcell_comb \my_regfile|Mux10~10 (
// Equation(s):
// \my_regfile|Mux10~10_combout  = (\mux2|out[0]~2_combout  & (((\my_regfile|registers[5][21]~q ) # (\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[4][21]~q  & ((!\mux2|out[1]~3_combout ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|registers[4][21]~q ),
	.datac(\my_regfile|registers[5][21]~q ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~10 .lut_mask = 16'hAAE4;
defparam \my_regfile|Mux10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N18
cycloneive_lcell_comb \my_regfile|Mux10~11 (
// Equation(s):
// \my_regfile|Mux10~11_combout  = (\my_regfile|Mux10~10_combout  & (((\my_regfile|registers[7][21]~q ) # (!\mux2|out[1]~3_combout )))) # (!\my_regfile|Mux10~10_combout  & (\my_regfile|registers[6][21]~q  & ((\mux2|out[1]~3_combout ))))

	.dataa(\my_regfile|registers[6][21]~q ),
	.datab(\my_regfile|registers[7][21]~q ),
	.datac(\my_regfile|Mux10~10_combout ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~11 .lut_mask = 16'hCAF0;
defparam \my_regfile|Mux10~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N17
dffeas \my_regfile|registers[15][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux4|out[21]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N1
dffeas \my_regfile|registers[14][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N25
dffeas \my_regfile|registers[12][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N5
dffeas \my_regfile|registers[13][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N4
cycloneive_lcell_comb \my_regfile|Mux10~17 (
// Equation(s):
// \my_regfile|Mux10~17_combout  = (\mux2|out[0]~2_combout  & (((\my_regfile|registers[13][21]~q ) # (\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[12][21]~q  & ((!\mux2|out[1]~3_combout ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|registers[12][21]~q ),
	.datac(\my_regfile|registers[13][21]~q ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~17 .lut_mask = 16'hAAE4;
defparam \my_regfile|Mux10~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N24
cycloneive_lcell_comb \my_regfile|Mux10~18 (
// Equation(s):
// \my_regfile|Mux10~18_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux10~17_combout  & (\my_regfile|registers[15][21]~q )) # (!\my_regfile|Mux10~17_combout  & ((\my_regfile|registers[14][21]~q ))))) # (!\mux2|out[1]~3_combout  & 
// (((\my_regfile|Mux10~17_combout ))))

	.dataa(\my_regfile|registers[15][21]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[14][21]~q ),
	.datad(\my_regfile|Mux10~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~18 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux10~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N23
dffeas \my_regfile|registers[2][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N29
dffeas \my_regfile|registers[1][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N3
dffeas \my_regfile|registers[3][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N2
cycloneive_lcell_comb \my_regfile|Mux10~14 (
// Equation(s):
// \my_regfile|Mux10~14_combout  = (\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[3][21]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[1][21]~q ))))

	.dataa(\my_regfile|registers[1][21]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[3][21]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~14 .lut_mask = 16'hE200;
defparam \my_regfile|Mux10~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N16
cycloneive_lcell_comb \my_regfile|Mux10~15 (
// Equation(s):
// \my_regfile|Mux10~15_combout  = (\my_regfile|Mux10~14_combout ) # ((!\mux2|out[0]~2_combout  & (\mux2|out[1]~3_combout  & \my_regfile|registers[2][21]~q )))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[2][21]~q ),
	.datad(\my_regfile|Mux10~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~15 .lut_mask = 16'hFF40;
defparam \my_regfile|Mux10~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N23
dffeas \my_regfile|registers[11][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N18
cycloneive_lcell_comb \my_regfile|registers[8][21]~feeder (
// Equation(s):
// \my_regfile|registers[8][21]~feeder_combout  = \mux4|out[21]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[21]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[8][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[8][21]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[8][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N19
dffeas \my_regfile|registers[8][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[8][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N1
dffeas \my_regfile|registers[10][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N0
cycloneive_lcell_comb \my_regfile|Mux10~12 (
// Equation(s):
// \my_regfile|Mux10~12_combout  = (\mux2|out[0]~2_combout  & (((\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[10][21]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[8][21]~q ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|registers[8][21]~q ),
	.datac(\my_regfile|registers[10][21]~q ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~12 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux10~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N29
dffeas \my_regfile|registers[9][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N28
cycloneive_lcell_comb \my_regfile|Mux10~13 (
// Equation(s):
// \my_regfile|Mux10~13_combout  = (\my_regfile|Mux10~12_combout  & ((\my_regfile|registers[11][21]~q ) # ((!\mux2|out[0]~2_combout )))) # (!\my_regfile|Mux10~12_combout  & (((\my_regfile|registers[9][21]~q  & \mux2|out[0]~2_combout ))))

	.dataa(\my_regfile|registers[11][21]~q ),
	.datab(\my_regfile|Mux10~12_combout ),
	.datac(\my_regfile|registers[9][21]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~13 .lut_mask = 16'hB8CC;
defparam \my_regfile|Mux10~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N18
cycloneive_lcell_comb \my_regfile|Mux10~16 (
// Equation(s):
// \my_regfile|Mux10~16_combout  = (\mux2|out[3]~0_combout  & (((\mux2|out[2]~1_combout ) # (\my_regfile|Mux10~13_combout )))) # (!\mux2|out[3]~0_combout  & (\my_regfile|Mux10~15_combout  & (!\mux2|out[2]~1_combout )))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|Mux10~15_combout ),
	.datac(\mux2|out[2]~1_combout ),
	.datad(\my_regfile|Mux10~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~16 .lut_mask = 16'hAEA4;
defparam \my_regfile|Mux10~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N2
cycloneive_lcell_comb \my_regfile|Mux10~19 (
// Equation(s):
// \my_regfile|Mux10~19_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux10~16_combout  & ((\my_regfile|Mux10~18_combout ))) # (!\my_regfile|Mux10~16_combout  & (\my_regfile|Mux10~11_combout )))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux10~16_combout ))))

	.dataa(\my_regfile|Mux10~11_combout ),
	.datab(\my_regfile|Mux10~18_combout ),
	.datac(\mux2|out[2]~1_combout ),
	.datad(\my_regfile|Mux10~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~19 .lut_mask = 16'hCFA0;
defparam \my_regfile|Mux10~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~46 (
// Equation(s):
// \my_regfile|data_readRegA[21]~46_combout  = ((\mux2|out[4]~4_combout  & (\my_regfile|Mux10~9_combout )) # (!\mux2|out[4]~4_combout  & ((\my_regfile|Mux10~19_combout )))) # (!\my_regfile|data_readRegA~35_combout )

	.dataa(\mux2|out[4]~4_combout ),
	.datab(\my_regfile|data_readRegA~35_combout ),
	.datac(\my_regfile|Mux10~9_combout ),
	.datad(\my_regfile|Mux10~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~46 .lut_mask = 16'hF7B3;
defparam \my_regfile|data_readRegA[21]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N2
cycloneive_lcell_comb \my_regfile|Mux42~7 (
// Equation(s):
// \my_regfile|Mux42~7_combout  = (\mux3|out[2]~7_combout  & (((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & ((\mux3|out[3]~4_combout  & (\my_regfile|registers[27][21]~q )) # (!\mux3|out[3]~4_combout  & ((\my_regfile|registers[19][21]~q )))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|registers[27][21]~q ),
	.datac(\my_regfile|registers[19][21]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux42~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux42~7 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux42~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N0
cycloneive_lcell_comb \my_regfile|Mux42~8 (
// Equation(s):
// \my_regfile|Mux42~8_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux42~7_combout  & ((\my_regfile|registers[31][21]~q ))) # (!\my_regfile|Mux42~7_combout  & (\my_regfile|registers[23][21]~q )))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux42~7_combout ))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|registers[23][21]~q ),
	.datac(\my_regfile|registers[31][21]~q ),
	.datad(\my_regfile|Mux42~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux42~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux42~8 .lut_mask = 16'hF588;
defparam \my_regfile|Mux42~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N26
cycloneive_lcell_comb \my_regfile|Mux42~0 (
// Equation(s):
// \my_regfile|Mux42~0_combout  = (\mux3|out[2]~7_combout  & (((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & ((\mux3|out[3]~4_combout  & (\my_regfile|registers[25][21]~q )) # (!\mux3|out[3]~4_combout  & ((\my_regfile|registers[17][21]~q )))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|registers[25][21]~q ),
	.datac(\my_regfile|registers[17][21]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux42~0 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N20
cycloneive_lcell_comb \my_regfile|Mux42~1 (
// Equation(s):
// \my_regfile|Mux42~1_combout  = (\my_regfile|Mux42~0_combout  & ((\my_regfile|registers[29][21]~q ) # ((!\mux3|out[2]~7_combout )))) # (!\my_regfile|Mux42~0_combout  & (((\my_regfile|registers[21][21]~q  & \mux3|out[2]~7_combout ))))

	.dataa(\my_regfile|Mux42~0_combout ),
	.datab(\my_regfile|registers[29][21]~q ),
	.datac(\my_regfile|registers[21][21]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux42~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux42~1 .lut_mask = 16'hD8AA;
defparam \my_regfile|Mux42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N12
cycloneive_lcell_comb \my_regfile|Mux42~4 (
// Equation(s):
// \my_regfile|Mux42~4_combout  = (\mux3|out[3]~4_combout  & (((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & ((\mux3|out[2]~7_combout  & (\my_regfile|registers[20][21]~q )) # (!\mux3|out[2]~7_combout  & ((\my_regfile|registers[16][21]~q )))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[20][21]~q ),
	.datac(\my_regfile|registers[16][21]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux42~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux42~4 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux42~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N2
cycloneive_lcell_comb \my_regfile|Mux42~5 (
// Equation(s):
// \my_regfile|Mux42~5_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux42~4_combout  & ((\my_regfile|registers[28][21]~q ))) # (!\my_regfile|Mux42~4_combout  & (\my_regfile|registers[24][21]~q )))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux42~4_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[24][21]~q ),
	.datac(\my_regfile|registers[28][21]~q ),
	.datad(\my_regfile|Mux42~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux42~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux42~5 .lut_mask = 16'hF588;
defparam \my_regfile|Mux42~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N8
cycloneive_lcell_comb \my_regfile|Mux42~2 (
// Equation(s):
// \my_regfile|Mux42~2_combout  = (\mux3|out[3]~4_combout  & (((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & ((\mux3|out[2]~7_combout  & (\my_regfile|registers[22][21]~q )) # (!\mux3|out[2]~7_combout  & ((\my_regfile|registers[18][21]~q )))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[22][21]~q ),
	.datac(\my_regfile|registers[18][21]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux42~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux42~2 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N2
cycloneive_lcell_comb \my_regfile|Mux42~3 (
// Equation(s):
// \my_regfile|Mux42~3_combout  = (\my_regfile|Mux42~2_combout  & (((\my_regfile|registers[30][21]~q ) # (!\mux3|out[3]~4_combout )))) # (!\my_regfile|Mux42~2_combout  & (\my_regfile|registers[26][21]~q  & ((\mux3|out[3]~4_combout ))))

	.dataa(\my_regfile|registers[26][21]~q ),
	.datab(\my_regfile|Mux42~2_combout ),
	.datac(\my_regfile|registers[30][21]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux42~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux42~3 .lut_mask = 16'hE2CC;
defparam \my_regfile|Mux42~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N24
cycloneive_lcell_comb \my_regfile|Mux42~6 (
// Equation(s):
// \my_regfile|Mux42~6_combout  = (\mux3|out[0]~10_combout  & (\mux3|out[1]~13_combout )) # (!\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & ((\my_regfile|Mux42~3_combout ))) # (!\mux3|out[1]~13_combout  & (\my_regfile|Mux42~5_combout ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|Mux42~5_combout ),
	.datad(\my_regfile|Mux42~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux42~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux42~6 .lut_mask = 16'hDC98;
defparam \my_regfile|Mux42~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N14
cycloneive_lcell_comb \my_regfile|Mux42~9 (
// Equation(s):
// \my_regfile|Mux42~9_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux42~6_combout  & (\my_regfile|Mux42~8_combout )) # (!\my_regfile|Mux42~6_combout  & ((\my_regfile|Mux42~1_combout ))))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux42~6_combout ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|Mux42~8_combout ),
	.datac(\my_regfile|Mux42~1_combout ),
	.datad(\my_regfile|Mux42~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux42~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux42~9 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux42~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N28
cycloneive_lcell_comb \my_regfile|Mux42~10 (
// Equation(s):
// \my_regfile|Mux42~10_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & ((\my_regfile|registers[5][21]~q ))) # (!\mux3|out[0]~10_combout  & (\my_regfile|registers[4][21]~q 
// ))))

	.dataa(\my_regfile|registers[4][21]~q ),
	.datab(\my_regfile|registers[5][21]~q ),
	.datac(\mux3|out[1]~13_combout ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux42~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux42~10 .lut_mask = 16'hFC0A;
defparam \my_regfile|Mux42~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N30
cycloneive_lcell_comb \my_regfile|Mux42~11 (
// Equation(s):
// \my_regfile|Mux42~11_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux42~10_combout  & (\my_regfile|registers[7][21]~q )) # (!\my_regfile|Mux42~10_combout  & ((\my_regfile|registers[6][21]~q ))))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux42~10_combout ))))

	.dataa(\my_regfile|registers[7][21]~q ),
	.datab(\my_regfile|registers[6][21]~q ),
	.datac(\mux3|out[1]~13_combout ),
	.datad(\my_regfile|Mux42~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux42~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux42~11 .lut_mask = 16'hAFC0;
defparam \my_regfile|Mux42~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N24
cycloneive_lcell_comb \my_regfile|Mux42~17 (
// Equation(s):
// \my_regfile|Mux42~17_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & (\my_regfile|registers[13][21]~q )) # (!\mux3|out[0]~10_combout  & ((\my_regfile|registers[12][21]~q 
// )))))

	.dataa(\my_regfile|registers[13][21]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[12][21]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux42~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux42~17 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux42~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N0
cycloneive_lcell_comb \my_regfile|Mux42~18 (
// Equation(s):
// \my_regfile|Mux42~18_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux42~17_combout  & (\my_regfile|registers[15][21]~q )) # (!\my_regfile|Mux42~17_combout  & ((\my_regfile|registers[14][21]~q ))))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux42~17_combout ))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[15][21]~q ),
	.datac(\my_regfile|registers[14][21]~q ),
	.datad(\my_regfile|Mux42~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux42~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux42~18 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux42~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N28
cycloneive_lcell_comb \my_regfile|Mux42~14 (
// Equation(s):
// \my_regfile|Mux42~14_combout  = (\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & (\my_regfile|registers[3][21]~q )) # (!\mux3|out[1]~13_combout  & ((\my_regfile|registers[1][21]~q )))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[3][21]~q ),
	.datac(\my_regfile|registers[1][21]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux42~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux42~14 .lut_mask = 16'hD800;
defparam \my_regfile|Mux42~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N22
cycloneive_lcell_comb \my_regfile|Mux42~15 (
// Equation(s):
// \my_regfile|Mux42~15_combout  = (\my_regfile|Mux42~14_combout ) # ((\mux3|out[1]~13_combout  & (!\mux3|out[0]~10_combout  & \my_regfile|registers[2][21]~q )))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|registers[2][21]~q ),
	.datad(\my_regfile|Mux42~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux42~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux42~15 .lut_mask = 16'hFF20;
defparam \my_regfile|Mux42~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N6
cycloneive_lcell_comb \my_regfile|Mux42~12 (
// Equation(s):
// \my_regfile|Mux42~12_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|registers[10][21]~q ) # ((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & (((\my_regfile|registers[8][21]~q  & !\mux3|out[0]~10_combout ))))

	.dataa(\my_regfile|registers[10][21]~q ),
	.datab(\my_regfile|registers[8][21]~q ),
	.datac(\mux3|out[1]~13_combout ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux42~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux42~12 .lut_mask = 16'hF0AC;
defparam \my_regfile|Mux42~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N22
cycloneive_lcell_comb \my_regfile|Mux42~13 (
// Equation(s):
// \my_regfile|Mux42~13_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux42~12_combout  & ((\my_regfile|registers[11][21]~q ))) # (!\my_regfile|Mux42~12_combout  & (\my_regfile|registers[9][21]~q )))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux42~12_combout ))))

	.dataa(\my_regfile|registers[9][21]~q ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|registers[11][21]~q ),
	.datad(\my_regfile|Mux42~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux42~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux42~13 .lut_mask = 16'hF388;
defparam \my_regfile|Mux42~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N0
cycloneive_lcell_comb \my_regfile|Mux42~16 (
// Equation(s):
// \my_regfile|Mux42~16_combout  = (\mux3|out[3]~4_combout  & ((\mux3|out[2]~7_combout ) # ((\my_regfile|Mux42~13_combout )))) # (!\mux3|out[3]~4_combout  & (!\mux3|out[2]~7_combout  & (\my_regfile|Mux42~15_combout )))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|Mux42~15_combout ),
	.datad(\my_regfile|Mux42~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux42~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux42~16 .lut_mask = 16'hBA98;
defparam \my_regfile|Mux42~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N18
cycloneive_lcell_comb \my_regfile|Mux42~19 (
// Equation(s):
// \my_regfile|Mux42~19_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux42~16_combout  & ((\my_regfile|Mux42~18_combout ))) # (!\my_regfile|Mux42~16_combout  & (\my_regfile|Mux42~11_combout )))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux42~16_combout ))))

	.dataa(\my_regfile|Mux42~11_combout ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|Mux42~18_combout ),
	.datad(\my_regfile|Mux42~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux42~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux42~19 .lut_mask = 16'hF388;
defparam \my_regfile|Mux42~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N20
cycloneive_lcell_comb \my_regfile|Mux42~20 (
// Equation(s):
// \my_regfile|Mux42~20_combout  = (\mux3|out[4]~15_combout  & (\my_regfile|Mux42~9_combout )) # (!\mux3|out[4]~15_combout  & ((\my_regfile|Mux42~19_combout )))

	.dataa(gnd),
	.datab(\mux3|out[4]~15_combout ),
	.datac(\my_regfile|Mux42~9_combout ),
	.datad(\my_regfile|Mux42~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux42~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux42~20 .lut_mask = 16'hF3C0;
defparam \my_regfile|Mux42~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N22
cycloneive_lcell_comb \my_processor|data_operandB[21]~10 (
// Equation(s):
// \my_processor|data_operandB[21]~10_combout  = (\my_processor|decoder|ALUinB~1_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [16])))) # (!\my_processor|decoder|ALUinB~1_combout  & (((\my_regfile|Mux42~20_combout )) # 
// (!\my_regfile|data_readRegB~35_combout )))

	.dataa(\my_regfile|data_readRegB~35_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_processor|decoder|ALUinB~1_combout ),
	.datad(\my_regfile|Mux42~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[21]~10 .lut_mask = 16'hCFC5;
defparam \my_processor|data_operandB[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y73_N8
cycloneive_io_ibuf \t_data_writeReg[20]~input (
	.i(t_data_writeReg[20]),
	.ibar(gnd),
	.o(\t_data_writeReg[20]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[20]~input .bus_hold = "false";
defparam \t_data_writeReg[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N4
cycloneive_lcell_comb \mux4|out[20]~20 (
// Equation(s):
// \mux4|out[20]~20_combout  = (\test~input_o  & \t_data_writeReg[20]~input_o )

	.dataa(gnd),
	.datab(\test~input_o ),
	.datac(gnd),
	.datad(\t_data_writeReg[20]~input_o ),
	.cin(gnd),
	.combout(\mux4|out[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mux4|out[20]~20 .lut_mask = 16'hCC00;
defparam \mux4|out[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N25
dffeas \my_regfile|registers[19][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N15
dffeas \my_regfile|registers[23][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N14
cycloneive_lcell_comb \my_regfile|Mux11~7 (
// Equation(s):
// \my_regfile|Mux11~7_combout  = (\mux2|out[3]~0_combout  & (((\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & ((\mux2|out[2]~1_combout  & ((\my_regfile|registers[23][20]~q ))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[19][20]~q ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|registers[19][20]~q ),
	.datac(\my_regfile|registers[23][20]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~7 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N21
dffeas \my_regfile|registers[27][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N21
dffeas \my_regfile|registers[31][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N20
cycloneive_lcell_comb \my_regfile|Mux11~8 (
// Equation(s):
// \my_regfile|Mux11~8_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux11~7_combout  & ((\my_regfile|registers[31][20]~q ))) # (!\my_regfile|Mux11~7_combout  & (\my_regfile|registers[27][20]~q )))) # (!\mux2|out[3]~0_combout  & 
// (\my_regfile|Mux11~7_combout ))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|Mux11~7_combout ),
	.datac(\my_regfile|registers[27][20]~q ),
	.datad(\my_regfile|registers[31][20]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~8 .lut_mask = 16'hEC64;
defparam \my_regfile|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N23
dffeas \my_regfile|registers[28][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y37_N15
dffeas \my_regfile|registers[20][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y34_N29
dffeas \my_regfile|registers[16][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y37_N29
dffeas \my_regfile|registers[24][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N28
cycloneive_lcell_comb \my_regfile|Mux11~4 (
// Equation(s):
// \my_regfile|Mux11~4_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & ((\my_regfile|registers[24][20]~q ))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[16][20]~q ))))

	.dataa(\my_regfile|registers[16][20]~q ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|registers[24][20]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~4 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N14
cycloneive_lcell_comb \my_regfile|Mux11~5 (
// Equation(s):
// \my_regfile|Mux11~5_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux11~4_combout  & (\my_regfile|registers[28][20]~q )) # (!\my_regfile|Mux11~4_combout  & ((\my_regfile|registers[20][20]~q ))))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux11~4_combout ))))

	.dataa(\my_regfile|registers[28][20]~q ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|registers[20][20]~q ),
	.datad(\my_regfile|Mux11~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~5 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N15
dffeas \my_regfile|registers[30][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y34_N7
dffeas \my_regfile|registers[22][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N25
dffeas \my_regfile|registers[18][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y34_N17
dffeas \my_regfile|registers[26][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N16
cycloneive_lcell_comb \my_regfile|Mux11~2 (
// Equation(s):
// \my_regfile|Mux11~2_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & ((\my_regfile|registers[26][20]~q ))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[18][20]~q ))))

	.dataa(\my_regfile|registers[18][20]~q ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|registers[26][20]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~2 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N6
cycloneive_lcell_comb \my_regfile|Mux11~3 (
// Equation(s):
// \my_regfile|Mux11~3_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux11~2_combout  & (\my_regfile|registers[30][20]~q )) # (!\my_regfile|Mux11~2_combout  & ((\my_regfile|registers[22][20]~q ))))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux11~2_combout ))))

	.dataa(\my_regfile|registers[30][20]~q ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|registers[22][20]~q ),
	.datad(\my_regfile|Mux11~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~3 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N30
cycloneive_lcell_comb \my_regfile|Mux11~6 (
// Equation(s):
// \my_regfile|Mux11~6_combout  = (\mux2|out[0]~2_combout  & (\mux2|out[1]~3_combout )) # (!\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|Mux11~3_combout ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|Mux11~5_combout ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|Mux11~5_combout ),
	.datad(\my_regfile|Mux11~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~6 .lut_mask = 16'hDC98;
defparam \my_regfile|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N5
dffeas \my_regfile|registers[25][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N19
dffeas \my_regfile|registers[29][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N1
dffeas \my_regfile|registers[17][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y38_N25
dffeas \my_regfile|registers[21][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N8
cycloneive_lcell_comb \my_regfile|Mux11~0 (
// Equation(s):
// \my_regfile|Mux11~0_combout  = (\mux2|out[2]~1_combout  & (((\my_regfile|registers[21][20]~q ) # (\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[17][20]~q  & ((!\mux2|out[3]~0_combout ))))

	.dataa(\my_regfile|registers[17][20]~q ),
	.datab(\my_regfile|registers[21][20]~q ),
	.datac(\mux2|out[2]~1_combout ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~0 .lut_mask = 16'hF0CA;
defparam \my_regfile|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N18
cycloneive_lcell_comb \my_regfile|Mux11~1 (
// Equation(s):
// \my_regfile|Mux11~1_combout  = (\my_regfile|Mux11~0_combout  & (((\my_regfile|registers[29][20]~q ) # (!\mux2|out[3]~0_combout )))) # (!\my_regfile|Mux11~0_combout  & (\my_regfile|registers[25][20]~q  & ((\mux2|out[3]~0_combout ))))

	.dataa(\my_regfile|registers[25][20]~q ),
	.datab(\my_regfile|registers[29][20]~q ),
	.datac(\my_regfile|Mux11~0_combout ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~1 .lut_mask = 16'hCAF0;
defparam \my_regfile|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N8
cycloneive_lcell_comb \my_regfile|Mux11~9 (
// Equation(s):
// \my_regfile|Mux11~9_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux11~6_combout  & (\my_regfile|Mux11~8_combout )) # (!\my_regfile|Mux11~6_combout  & ((\my_regfile|Mux11~1_combout ))))) # (!\mux2|out[0]~2_combout  & (((\my_regfile|Mux11~6_combout 
// ))))

	.dataa(\my_regfile|Mux11~8_combout ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|Mux11~6_combout ),
	.datad(\my_regfile|Mux11~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~9 .lut_mask = 16'hBCB0;
defparam \my_regfile|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N19
dffeas \my_regfile|registers[9][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N4
cycloneive_lcell_comb \my_regfile|registers[11][20]~feeder (
// Equation(s):
// \my_regfile|registers[11][20]~feeder_combout  = \mux4|out[20]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[20]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[11][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[11][20]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[11][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N5
dffeas \my_regfile|registers[11][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[11][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N17
dffeas \my_regfile|registers[8][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N7
dffeas \my_regfile|registers[10][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N6
cycloneive_lcell_comb \my_regfile|Mux11~10 (
// Equation(s):
// \my_regfile|Mux11~10_combout  = (\mux2|out[0]~2_combout  & (((\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[10][20]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[8][20]~q ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|registers[8][20]~q ),
	.datac(\my_regfile|registers[10][20]~q ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~10 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N6
cycloneive_lcell_comb \my_regfile|Mux11~11 (
// Equation(s):
// \my_regfile|Mux11~11_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux11~10_combout  & ((\my_regfile|registers[11][20]~q ))) # (!\my_regfile|Mux11~10_combout  & (\my_regfile|registers[9][20]~q )))) # (!\mux2|out[0]~2_combout  & 
// (((\my_regfile|Mux11~10_combout ))))

	.dataa(\my_regfile|registers[9][20]~q ),
	.datab(\my_regfile|registers[11][20]~q ),
	.datac(\mux2|out[0]~2_combout ),
	.datad(\my_regfile|Mux11~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~11 .lut_mask = 16'hCFA0;
defparam \my_regfile|Mux11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N13
dffeas \my_regfile|registers[14][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N1
dffeas \my_regfile|registers[15][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N7
dffeas \my_regfile|registers[12][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N21
dffeas \my_regfile|registers[13][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N20
cycloneive_lcell_comb \my_regfile|Mux11~17 (
// Equation(s):
// \my_regfile|Mux11~17_combout  = (\mux2|out[1]~3_combout  & (((\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout  & ((\my_regfile|registers[13][20]~q ))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[12][20]~q ))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|registers[12][20]~q ),
	.datac(\my_regfile|registers[13][20]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~17 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux11~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N22
cycloneive_lcell_comb \my_regfile|Mux11~18 (
// Equation(s):
// \my_regfile|Mux11~18_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux11~17_combout  & ((\my_regfile|registers[15][20]~q ))) # (!\my_regfile|Mux11~17_combout  & (\my_regfile|registers[14][20]~q )))) # (!\mux2|out[1]~3_combout  & 
// (((\my_regfile|Mux11~17_combout ))))

	.dataa(\my_regfile|registers[14][20]~q ),
	.datab(\my_regfile|registers[15][20]~q ),
	.datac(\mux2|out[1]~3_combout ),
	.datad(\my_regfile|Mux11~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~18 .lut_mask = 16'hCFA0;
defparam \my_regfile|Mux11~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N17
dffeas \my_regfile|registers[7][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N27
dffeas \my_regfile|registers[6][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N7
dffeas \my_regfile|registers[4][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N21
dffeas \my_regfile|registers[5][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N20
cycloneive_lcell_comb \my_regfile|Mux11~12 (
// Equation(s):
// \my_regfile|Mux11~12_combout  = (\mux2|out[0]~2_combout  & (((\my_regfile|registers[5][20]~q ) # (\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[4][20]~q  & ((!\mux2|out[1]~3_combout ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|registers[4][20]~q ),
	.datac(\my_regfile|registers[5][20]~q ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~12 .lut_mask = 16'hAAE4;
defparam \my_regfile|Mux11~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N26
cycloneive_lcell_comb \my_regfile|Mux11~13 (
// Equation(s):
// \my_regfile|Mux11~13_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux11~12_combout  & (\my_regfile|registers[7][20]~q )) # (!\my_regfile|Mux11~12_combout  & ((\my_regfile|registers[6][20]~q ))))) # (!\mux2|out[1]~3_combout  & 
// (((\my_regfile|Mux11~12_combout ))))

	.dataa(\my_regfile|registers[7][20]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[6][20]~q ),
	.datad(\my_regfile|Mux11~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~13 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux11~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N15
dffeas \my_regfile|registers[2][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N21
dffeas \my_regfile|registers[1][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N15
dffeas \my_regfile|registers[3][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N14
cycloneive_lcell_comb \my_regfile|Mux11~14 (
// Equation(s):
// \my_regfile|Mux11~14_combout  = (\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[3][20]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[1][20]~q ))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|registers[1][20]~q ),
	.datac(\my_regfile|registers[3][20]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~14 .lut_mask = 16'hE400;
defparam \my_regfile|Mux11~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N2
cycloneive_lcell_comb \my_regfile|Mux11~15 (
// Equation(s):
// \my_regfile|Mux11~15_combout  = (\my_regfile|Mux11~14_combout ) # ((!\mux2|out[0]~2_combout  & (\my_regfile|registers[2][20]~q  & \mux2|out[1]~3_combout )))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|registers[2][20]~q ),
	.datac(\my_regfile|Mux11~14_combout ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~15 .lut_mask = 16'hF4F0;
defparam \my_regfile|Mux11~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N12
cycloneive_lcell_comb \my_regfile|Mux11~16 (
// Equation(s):
// \my_regfile|Mux11~16_combout  = (\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout ) # ((\my_regfile|Mux11~13_combout )))) # (!\mux2|out[2]~1_combout  & (!\mux2|out[3]~0_combout  & ((\my_regfile|Mux11~15_combout ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|Mux11~13_combout ),
	.datad(\my_regfile|Mux11~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~16 .lut_mask = 16'hB9A8;
defparam \my_regfile|Mux11~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N0
cycloneive_lcell_comb \my_regfile|Mux11~19 (
// Equation(s):
// \my_regfile|Mux11~19_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux11~16_combout  & ((\my_regfile|Mux11~18_combout ))) # (!\my_regfile|Mux11~16_combout  & (\my_regfile|Mux11~11_combout )))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux11~16_combout ))))

	.dataa(\my_regfile|Mux11~11_combout ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|Mux11~18_combout ),
	.datad(\my_regfile|Mux11~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~19 .lut_mask = 16'hF388;
defparam \my_regfile|Mux11~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~47 (
// Equation(s):
// \my_regfile|data_readRegA[20]~47_combout  = ((\mux2|out[4]~4_combout  & (\my_regfile|Mux11~9_combout )) # (!\mux2|out[4]~4_combout  & ((\my_regfile|Mux11~19_combout )))) # (!\my_regfile|data_readRegA~35_combout )

	.dataa(\mux2|out[4]~4_combout ),
	.datab(\my_regfile|data_readRegA~35_combout ),
	.datac(\my_regfile|Mux11~9_combout ),
	.datad(\my_regfile|Mux11~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~47 .lut_mask = 16'hF7B3;
defparam \my_regfile|data_readRegA[20]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N6
cycloneive_lcell_comb \my_regfile|Mux43~12 (
// Equation(s):
// \my_regfile|Mux43~12_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|registers[5][20]~q ) # ((\mux3|out[1]~13_combout )))) # (!\mux3|out[0]~10_combout  & (((\my_regfile|registers[4][20]~q  & !\mux3|out[1]~13_combout ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|registers[5][20]~q ),
	.datac(\my_regfile|registers[4][20]~q ),
	.datad(\mux3|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux43~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux43~12 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux43~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N16
cycloneive_lcell_comb \my_regfile|Mux43~13 (
// Equation(s):
// \my_regfile|Mux43~13_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux43~12_combout  & ((\my_regfile|registers[7][20]~q ))) # (!\my_regfile|Mux43~12_combout  & (\my_regfile|registers[6][20]~q )))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux43~12_combout ))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[6][20]~q ),
	.datac(\my_regfile|registers[7][20]~q ),
	.datad(\my_regfile|Mux43~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux43~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux43~13 .lut_mask = 16'hF588;
defparam \my_regfile|Mux43~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N20
cycloneive_lcell_comb \my_regfile|Mux43~14 (
// Equation(s):
// \my_regfile|Mux43~14_combout  = (\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & (\my_regfile|registers[3][20]~q )) # (!\mux3|out[1]~13_combout  & ((\my_regfile|registers[1][20]~q )))))

	.dataa(\my_regfile|registers[3][20]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[1][20]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux43~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux43~14 .lut_mask = 16'hB800;
defparam \my_regfile|Mux43~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N14
cycloneive_lcell_comb \my_regfile|Mux43~15 (
// Equation(s):
// \my_regfile|Mux43~15_combout  = (\my_regfile|Mux43~14_combout ) # ((\mux3|out[1]~13_combout  & (!\mux3|out[0]~10_combout  & \my_regfile|registers[2][20]~q )))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|registers[2][20]~q ),
	.datad(\my_regfile|Mux43~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux43~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux43~15 .lut_mask = 16'hFF20;
defparam \my_regfile|Mux43~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N20
cycloneive_lcell_comb \my_regfile|Mux43~16 (
// Equation(s):
// \my_regfile|Mux43~16_combout  = (\mux3|out[3]~4_combout  & (\mux3|out[2]~7_combout )) # (!\mux3|out[3]~4_combout  & ((\mux3|out[2]~7_combout  & (\my_regfile|Mux43~13_combout )) # (!\mux3|out[2]~7_combout  & ((\my_regfile|Mux43~15_combout )))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|Mux43~13_combout ),
	.datad(\my_regfile|Mux43~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux43~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux43~16 .lut_mask = 16'hD9C8;
defparam \my_regfile|Mux43~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N16
cycloneive_lcell_comb \my_regfile|Mux43~10 (
// Equation(s):
// \my_regfile|Mux43~10_combout  = (\mux3|out[0]~10_combout  & (((\mux3|out[1]~13_combout )))) # (!\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & (\my_regfile|registers[10][20]~q )) # (!\mux3|out[1]~13_combout  & ((\my_regfile|registers[8][20]~q 
// )))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|registers[10][20]~q ),
	.datac(\my_regfile|registers[8][20]~q ),
	.datad(\mux3|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux43~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux43~10 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux43~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N18
cycloneive_lcell_comb \my_regfile|Mux43~11 (
// Equation(s):
// \my_regfile|Mux43~11_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux43~10_combout  & (\my_regfile|registers[11][20]~q )) # (!\my_regfile|Mux43~10_combout  & ((\my_regfile|registers[9][20]~q ))))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux43~10_combout ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|registers[11][20]~q ),
	.datac(\my_regfile|registers[9][20]~q ),
	.datad(\my_regfile|Mux43~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux43~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux43~11 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux43~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N6
cycloneive_lcell_comb \my_regfile|Mux43~17 (
// Equation(s):
// \my_regfile|Mux43~17_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & (\my_regfile|registers[13][20]~q )) # (!\mux3|out[0]~10_combout  & ((\my_regfile|registers[12][20]~q 
// )))))

	.dataa(\my_regfile|registers[13][20]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[12][20]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux43~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux43~17 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux43~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N12
cycloneive_lcell_comb \my_regfile|Mux43~18 (
// Equation(s):
// \my_regfile|Mux43~18_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux43~17_combout  & (\my_regfile|registers[15][20]~q )) # (!\my_regfile|Mux43~17_combout  & ((\my_regfile|registers[14][20]~q ))))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux43~17_combout ))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[15][20]~q ),
	.datac(\my_regfile|registers[14][20]~q ),
	.datad(\my_regfile|Mux43~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux43~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux43~18 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux43~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N26
cycloneive_lcell_comb \my_regfile|Mux43~19 (
// Equation(s):
// \my_regfile|Mux43~19_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux43~16_combout  & ((\my_regfile|Mux43~18_combout ))) # (!\my_regfile|Mux43~16_combout  & (\my_regfile|Mux43~11_combout )))) # (!\mux3|out[3]~4_combout  & 
// (\my_regfile|Mux43~16_combout ))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|Mux43~16_combout ),
	.datac(\my_regfile|Mux43~11_combout ),
	.datad(\my_regfile|Mux43~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux43~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux43~19 .lut_mask = 16'hEC64;
defparam \my_regfile|Mux43~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N0
cycloneive_lcell_comb \my_regfile|Mux43~0 (
// Equation(s):
// \my_regfile|Mux43~0_combout  = (\mux3|out[3]~4_combout  & (((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & ((\mux3|out[2]~7_combout  & (\my_regfile|registers[21][20]~q )) # (!\mux3|out[2]~7_combout  & ((\my_regfile|registers[17][20]~q )))))

	.dataa(\my_regfile|registers[21][20]~q ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|registers[17][20]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux43~0 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N4
cycloneive_lcell_comb \my_regfile|Mux43~1 (
// Equation(s):
// \my_regfile|Mux43~1_combout  = (\my_regfile|Mux43~0_combout  & ((\my_regfile|registers[29][20]~q ) # ((!\mux3|out[3]~4_combout )))) # (!\my_regfile|Mux43~0_combout  & (((\my_regfile|registers[25][20]~q  & \mux3|out[3]~4_combout ))))

	.dataa(\my_regfile|Mux43~0_combout ),
	.datab(\my_regfile|registers[29][20]~q ),
	.datac(\my_regfile|registers[25][20]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux43~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux43~1 .lut_mask = 16'hD8AA;
defparam \my_regfile|Mux43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N24
cycloneive_lcell_comb \my_regfile|Mux43~7 (
// Equation(s):
// \my_regfile|Mux43~7_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|registers[23][20]~q ) # ((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & (((\my_regfile|registers[19][20]~q  & !\mux3|out[3]~4_combout ))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|registers[23][20]~q ),
	.datac(\my_regfile|registers[19][20]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux43~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux43~7 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux43~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N20
cycloneive_lcell_comb \my_regfile|Mux43~8 (
// Equation(s):
// \my_regfile|Mux43~8_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux43~7_combout  & ((\my_regfile|registers[31][20]~q ))) # (!\my_regfile|Mux43~7_combout  & (\my_regfile|registers[27][20]~q )))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux43~7_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[27][20]~q ),
	.datac(\my_regfile|registers[31][20]~q ),
	.datad(\my_regfile|Mux43~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux43~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux43~8 .lut_mask = 16'hF588;
defparam \my_regfile|Mux43~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N24
cycloneive_lcell_comb \my_regfile|Mux43~2 (
// Equation(s):
// \my_regfile|Mux43~2_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|registers[26][20]~q ) # ((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & (((\my_regfile|registers[18][20]~q  & !\mux3|out[2]~7_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[26][20]~q ),
	.datac(\my_regfile|registers[18][20]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux43~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux43~2 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N14
cycloneive_lcell_comb \my_regfile|Mux43~3 (
// Equation(s):
// \my_regfile|Mux43~3_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux43~2_combout  & ((\my_regfile|registers[30][20]~q ))) # (!\my_regfile|Mux43~2_combout  & (\my_regfile|registers[22][20]~q )))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux43~2_combout ))))

	.dataa(\my_regfile|registers[22][20]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[30][20]~q ),
	.datad(\my_regfile|Mux43~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux43~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux43~3 .lut_mask = 16'hF388;
defparam \my_regfile|Mux43~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N28
cycloneive_lcell_comb \my_regfile|Mux43~4 (
// Equation(s):
// \my_regfile|Mux43~4_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|registers[24][20]~q ) # ((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & (((\my_regfile|registers[16][20]~q  & !\mux3|out[2]~7_combout ))))

	.dataa(\my_regfile|registers[24][20]~q ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|registers[16][20]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux43~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux43~4 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux43~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N22
cycloneive_lcell_comb \my_regfile|Mux43~5 (
// Equation(s):
// \my_regfile|Mux43~5_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux43~4_combout  & ((\my_regfile|registers[28][20]~q ))) # (!\my_regfile|Mux43~4_combout  & (\my_regfile|registers[20][20]~q )))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux43~4_combout ))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|registers[20][20]~q ),
	.datac(\my_regfile|registers[28][20]~q ),
	.datad(\my_regfile|Mux43~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux43~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux43~5 .lut_mask = 16'hF588;
defparam \my_regfile|Mux43~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N16
cycloneive_lcell_comb \my_regfile|Mux43~6 (
// Equation(s):
// \my_regfile|Mux43~6_combout  = (\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout ) # ((\my_regfile|Mux43~3_combout )))) # (!\mux3|out[1]~13_combout  & (!\mux3|out[0]~10_combout  & ((\my_regfile|Mux43~5_combout ))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|Mux43~3_combout ),
	.datad(\my_regfile|Mux43~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux43~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux43~6 .lut_mask = 16'hB9A8;
defparam \my_regfile|Mux43~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N18
cycloneive_lcell_comb \my_regfile|Mux43~9 (
// Equation(s):
// \my_regfile|Mux43~9_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux43~6_combout  & ((\my_regfile|Mux43~8_combout ))) # (!\my_regfile|Mux43~6_combout  & (\my_regfile|Mux43~1_combout )))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux43~6_combout ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|Mux43~1_combout ),
	.datac(\my_regfile|Mux43~8_combout ),
	.datad(\my_regfile|Mux43~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux43~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux43~9 .lut_mask = 16'hF588;
defparam \my_regfile|Mux43~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N12
cycloneive_lcell_comb \my_regfile|Mux43~20 (
// Equation(s):
// \my_regfile|Mux43~20_combout  = (\mux3|out[4]~15_combout  & ((\my_regfile|Mux43~9_combout ))) # (!\mux3|out[4]~15_combout  & (\my_regfile|Mux43~19_combout ))

	.dataa(\mux3|out[4]~15_combout ),
	.datab(gnd),
	.datac(\my_regfile|Mux43~19_combout ),
	.datad(\my_regfile|Mux43~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux43~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux43~20 .lut_mask = 16'hFA50;
defparam \my_regfile|Mux43~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N10
cycloneive_lcell_comb \my_processor|data_operandB[20]~11 (
// Equation(s):
// \my_processor|data_operandB[20]~11_combout  = (\my_processor|decoder|ALUinB~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|decoder|ALUinB~1_combout  & (((\my_regfile|Mux43~20_combout ) # 
// (!\my_regfile|data_readRegB~35_combout ))))

	.dataa(\my_processor|decoder|ALUinB~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_regfile|data_readRegB~35_combout ),
	.datad(\my_regfile|Mux43~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[20]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[20]~11 .lut_mask = 16'hDD8D;
defparam \my_processor|data_operandB[20]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y33_N1
cycloneive_io_ibuf \t_data_writeReg[19]~input (
	.i(t_data_writeReg[19]),
	.ibar(gnd),
	.o(\t_data_writeReg[19]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[19]~input .bus_hold = "false";
defparam \t_data_writeReg[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N30
cycloneive_lcell_comb \mux4|out[19]~19 (
// Equation(s):
// \mux4|out[19]~19_combout  = (\test~input_o  & \t_data_writeReg[19]~input_o )

	.dataa(\test~input_o ),
	.datab(gnd),
	.datac(\t_data_writeReg[19]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mux4|out[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mux4|out[19]~19 .lut_mask = 16'hA0A0;
defparam \mux4|out[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N31
dffeas \my_regfile|registers[15][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux4|out[19]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N9
dffeas \my_regfile|registers[14][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N4
cycloneive_lcell_comb \my_regfile|registers[13][19]~feeder (
// Equation(s):
// \my_regfile|registers[13][19]~feeder_combout  = \mux4|out[19]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[19]~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[13][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[13][19]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[13][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N5
dffeas \my_regfile|registers[13][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[13][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N11
dffeas \my_regfile|registers[12][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N10
cycloneive_lcell_comb \my_regfile|Mux44~17 (
// Equation(s):
// \my_regfile|Mux44~17_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & (\my_regfile|registers[13][19]~q )) # (!\mux3|out[0]~10_combout  & ((\my_regfile|registers[12][19]~q 
// )))))

	.dataa(\my_regfile|registers[13][19]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[12][19]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux44~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux44~17 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux44~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N8
cycloneive_lcell_comb \my_regfile|Mux44~18 (
// Equation(s):
// \my_regfile|Mux44~18_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux44~17_combout  & (\my_regfile|registers[15][19]~q )) # (!\my_regfile|Mux44~17_combout  & ((\my_regfile|registers[14][19]~q ))))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux44~17_combout ))))

	.dataa(\my_regfile|registers[15][19]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[14][19]~q ),
	.datad(\my_regfile|Mux44~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux44~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux44~18 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux44~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N17
dffeas \my_regfile|registers[7][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N25
dffeas \my_regfile|registers[6][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N14
cycloneive_lcell_comb \my_regfile|registers[5][19]~feeder (
// Equation(s):
// \my_regfile|registers[5][19]~feeder_combout  = \mux4|out[19]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[19]~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[5][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[5][19]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[5][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N15
dffeas \my_regfile|registers[5][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[5][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N29
dffeas \my_regfile|registers[4][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N28
cycloneive_lcell_comb \my_regfile|Mux44~10 (
// Equation(s):
// \my_regfile|Mux44~10_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & (\my_regfile|registers[5][19]~q )) # (!\mux3|out[0]~10_combout  & ((\my_regfile|registers[4][19]~q 
// )))))

	.dataa(\my_regfile|registers[5][19]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[4][19]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux44~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux44~10 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux44~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N24
cycloneive_lcell_comb \my_regfile|Mux44~11 (
// Equation(s):
// \my_regfile|Mux44~11_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux44~10_combout  & (\my_regfile|registers[7][19]~q )) # (!\my_regfile|Mux44~10_combout  & ((\my_regfile|registers[6][19]~q ))))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux44~10_combout ))))

	.dataa(\my_regfile|registers[7][19]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[6][19]~q ),
	.datad(\my_regfile|Mux44~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux44~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux44~11 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux44~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N11
dffeas \my_regfile|registers[2][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N17
dffeas \my_regfile|registers[3][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N17
dffeas \my_regfile|registers[1][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N16
cycloneive_lcell_comb \my_regfile|Mux44~14 (
// Equation(s):
// \my_regfile|Mux44~14_combout  = (\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & (\my_regfile|registers[3][19]~q )) # (!\mux3|out[1]~13_combout  & ((\my_regfile|registers[1][19]~q )))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[3][19]~q ),
	.datac(\my_regfile|registers[1][19]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux44~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux44~14 .lut_mask = 16'hD800;
defparam \my_regfile|Mux44~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N10
cycloneive_lcell_comb \my_regfile|Mux44~15 (
// Equation(s):
// \my_regfile|Mux44~15_combout  = (\my_regfile|Mux44~14_combout ) # ((\mux3|out[1]~13_combout  & (!\mux3|out[0]~10_combout  & \my_regfile|registers[2][19]~q )))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|registers[2][19]~q ),
	.datad(\my_regfile|Mux44~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux44~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux44~15 .lut_mask = 16'hFF20;
defparam \my_regfile|Mux44~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N9
dffeas \my_regfile|registers[9][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N29
dffeas \my_regfile|registers[11][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N3
dffeas \my_regfile|registers[8][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N17
dffeas \my_regfile|registers[10][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N2
cycloneive_lcell_comb \my_regfile|Mux44~12 (
// Equation(s):
// \my_regfile|Mux44~12_combout  = (\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout ) # ((\my_regfile|registers[10][19]~q )))) # (!\mux3|out[1]~13_combout  & (!\mux3|out[0]~10_combout  & (\my_regfile|registers[8][19]~q )))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|registers[8][19]~q ),
	.datad(\my_regfile|registers[10][19]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux44~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux44~12 .lut_mask = 16'hBA98;
defparam \my_regfile|Mux44~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N28
cycloneive_lcell_comb \my_regfile|Mux44~13 (
// Equation(s):
// \my_regfile|Mux44~13_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux44~12_combout  & ((\my_regfile|registers[11][19]~q ))) # (!\my_regfile|Mux44~12_combout  & (\my_regfile|registers[9][19]~q )))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux44~12_combout ))))

	.dataa(\my_regfile|registers[9][19]~q ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|registers[11][19]~q ),
	.datad(\my_regfile|Mux44~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux44~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux44~13 .lut_mask = 16'hF388;
defparam \my_regfile|Mux44~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N16
cycloneive_lcell_comb \my_regfile|Mux44~16 (
// Equation(s):
// \my_regfile|Mux44~16_combout  = (\mux3|out[3]~4_combout  & ((\mux3|out[2]~7_combout ) # ((\my_regfile|Mux44~13_combout )))) # (!\mux3|out[3]~4_combout  & (!\mux3|out[2]~7_combout  & (\my_regfile|Mux44~15_combout )))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|Mux44~15_combout ),
	.datad(\my_regfile|Mux44~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux44~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux44~16 .lut_mask = 16'hBA98;
defparam \my_regfile|Mux44~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N22
cycloneive_lcell_comb \my_regfile|Mux44~19 (
// Equation(s):
// \my_regfile|Mux44~19_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux44~16_combout  & (\my_regfile|Mux44~18_combout )) # (!\my_regfile|Mux44~16_combout  & ((\my_regfile|Mux44~11_combout ))))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux44~16_combout ))))

	.dataa(\my_regfile|Mux44~18_combout ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|Mux44~11_combout ),
	.datad(\my_regfile|Mux44~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux44~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux44~19 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux44~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N1
dffeas \my_regfile|registers[29][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N15
dffeas \my_regfile|registers[25][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N23
dffeas \my_regfile|registers[17][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N22
cycloneive_lcell_comb \my_regfile|Mux44~0 (
// Equation(s):
// \my_regfile|Mux44~0_combout  = (\mux3|out[2]~7_combout  & (((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & ((\mux3|out[3]~4_combout  & (\my_regfile|registers[25][19]~q )) # (!\mux3|out[3]~4_combout  & ((\my_regfile|registers[17][19]~q )))))

	.dataa(\my_regfile|registers[25][19]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[17][19]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux44~0 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N19
dffeas \my_regfile|registers[21][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N18
cycloneive_lcell_comb \my_regfile|Mux44~1 (
// Equation(s):
// \my_regfile|Mux44~1_combout  = (\my_regfile|Mux44~0_combout  & ((\my_regfile|registers[29][19]~q ) # ((!\mux3|out[2]~7_combout )))) # (!\my_regfile|Mux44~0_combout  & (((\my_regfile|registers[21][19]~q  & \mux3|out[2]~7_combout ))))

	.dataa(\my_regfile|registers[29][19]~q ),
	.datab(\my_regfile|Mux44~0_combout ),
	.datac(\my_regfile|registers[21][19]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux44~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux44~1 .lut_mask = 16'hB8CC;
defparam \my_regfile|Mux44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N5
dffeas \my_regfile|registers[23][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N27
dffeas \my_regfile|registers[31][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N27
dffeas \my_regfile|registers[27][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N9
dffeas \my_regfile|registers[19][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N8
cycloneive_lcell_comb \my_regfile|Mux44~7 (
// Equation(s):
// \my_regfile|Mux44~7_combout  = (\mux3|out[2]~7_combout  & (((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & ((\mux3|out[3]~4_combout  & (\my_regfile|registers[27][19]~q )) # (!\mux3|out[3]~4_combout  & ((\my_regfile|registers[19][19]~q )))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|registers[27][19]~q ),
	.datac(\my_regfile|registers[19][19]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux44~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux44~7 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux44~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N26
cycloneive_lcell_comb \my_regfile|Mux44~8 (
// Equation(s):
// \my_regfile|Mux44~8_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux44~7_combout  & ((\my_regfile|registers[31][19]~q ))) # (!\my_regfile|Mux44~7_combout  & (\my_regfile|registers[23][19]~q )))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux44~7_combout ))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|registers[23][19]~q ),
	.datac(\my_regfile|registers[31][19]~q ),
	.datad(\my_regfile|Mux44~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux44~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux44~8 .lut_mask = 16'hF588;
defparam \my_regfile|Mux44~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N23
dffeas \my_regfile|registers[26][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N7
dffeas \my_regfile|registers[30][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N29
dffeas \my_regfile|registers[22][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N29
dffeas \my_regfile|registers[18][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N28
cycloneive_lcell_comb \my_regfile|Mux44~2 (
// Equation(s):
// \my_regfile|Mux44~2_combout  = (\mux3|out[3]~4_combout  & (((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & ((\mux3|out[2]~7_combout  & (\my_regfile|registers[22][19]~q )) # (!\mux3|out[2]~7_combout  & ((\my_regfile|registers[18][19]~q )))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[22][19]~q ),
	.datac(\my_regfile|registers[18][19]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux44~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux44~2 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux44~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N6
cycloneive_lcell_comb \my_regfile|Mux44~3 (
// Equation(s):
// \my_regfile|Mux44~3_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux44~2_combout  & ((\my_regfile|registers[30][19]~q ))) # (!\my_regfile|Mux44~2_combout  & (\my_regfile|registers[26][19]~q )))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux44~2_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[26][19]~q ),
	.datac(\my_regfile|registers[30][19]~q ),
	.datad(\my_regfile|Mux44~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux44~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux44~3 .lut_mask = 16'hF588;
defparam \my_regfile|Mux44~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N27
dffeas \my_regfile|registers[24][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N31
dffeas \my_regfile|registers[28][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N5
dffeas \my_regfile|registers[20][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N21
dffeas \my_regfile|registers[16][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N20
cycloneive_lcell_comb \my_regfile|Mux44~4 (
// Equation(s):
// \my_regfile|Mux44~4_combout  = (\mux3|out[3]~4_combout  & (((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & ((\mux3|out[2]~7_combout  & (\my_regfile|registers[20][19]~q )) # (!\mux3|out[2]~7_combout  & ((\my_regfile|registers[16][19]~q )))))

	.dataa(\my_regfile|registers[20][19]~q ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|registers[16][19]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux44~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux44~4 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux44~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N30
cycloneive_lcell_comb \my_regfile|Mux44~5 (
// Equation(s):
// \my_regfile|Mux44~5_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux44~4_combout  & ((\my_regfile|registers[28][19]~q ))) # (!\my_regfile|Mux44~4_combout  & (\my_regfile|registers[24][19]~q )))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux44~4_combout ))))

	.dataa(\my_regfile|registers[24][19]~q ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|registers[28][19]~q ),
	.datad(\my_regfile|Mux44~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux44~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux44~5 .lut_mask = 16'hF388;
defparam \my_regfile|Mux44~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N12
cycloneive_lcell_comb \my_regfile|Mux44~6 (
// Equation(s):
// \my_regfile|Mux44~6_combout  = (\mux3|out[0]~10_combout  & (((\mux3|out[1]~13_combout )))) # (!\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & (\my_regfile|Mux44~3_combout )) # (!\mux3|out[1]~13_combout  & ((\my_regfile|Mux44~5_combout )))))

	.dataa(\my_regfile|Mux44~3_combout ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\mux3|out[1]~13_combout ),
	.datad(\my_regfile|Mux44~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux44~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux44~6 .lut_mask = 16'hE3E0;
defparam \my_regfile|Mux44~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N10
cycloneive_lcell_comb \my_regfile|Mux44~9 (
// Equation(s):
// \my_regfile|Mux44~9_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux44~6_combout  & ((\my_regfile|Mux44~8_combout ))) # (!\my_regfile|Mux44~6_combout  & (\my_regfile|Mux44~1_combout )))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux44~6_combout ))))

	.dataa(\my_regfile|Mux44~1_combout ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|Mux44~8_combout ),
	.datad(\my_regfile|Mux44~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux44~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux44~9 .lut_mask = 16'hF388;
defparam \my_regfile|Mux44~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N0
cycloneive_lcell_comb \my_regfile|Mux44~20 (
// Equation(s):
// \my_regfile|Mux44~20_combout  = (\mux3|out[4]~15_combout  & ((\my_regfile|Mux44~9_combout ))) # (!\mux3|out[4]~15_combout  & (\my_regfile|Mux44~19_combout ))

	.dataa(gnd),
	.datab(\mux3|out[4]~15_combout ),
	.datac(\my_regfile|Mux44~19_combout ),
	.datad(\my_regfile|Mux44~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux44~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux44~20 .lut_mask = 16'hFC30;
defparam \my_regfile|Mux44~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N14
cycloneive_lcell_comb \my_processor|data_operandB[19]~12 (
// Equation(s):
// \my_processor|data_operandB[19]~12_combout  = (\my_processor|decoder|ALUinB~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|decoder|ALUinB~1_combout  & (((\my_regfile|Mux44~20_combout ) # 
// (!\my_regfile|data_readRegB~35_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|decoder|ALUinB~1_combout ),
	.datac(\my_regfile|data_readRegB~35_combout ),
	.datad(\my_regfile|Mux44~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[19]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[19]~12 .lut_mask = 16'hBB8B;
defparam \my_processor|data_operandB[19]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N14
cycloneive_lcell_comb \my_regfile|Mux12~0 (
// Equation(s):
// \my_regfile|Mux12~0_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & ((\my_regfile|registers[25][19]~q ))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[17][19]~q ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[17][19]~q ),
	.datac(\my_regfile|registers[25][19]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~0 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N0
cycloneive_lcell_comb \my_regfile|Mux12~1 (
// Equation(s):
// \my_regfile|Mux12~1_combout  = (\my_regfile|Mux12~0_combout  & (((\my_regfile|registers[29][19]~q ) # (!\mux2|out[2]~1_combout )))) # (!\my_regfile|Mux12~0_combout  & (\my_regfile|registers[21][19]~q  & ((\mux2|out[2]~1_combout ))))

	.dataa(\my_regfile|registers[21][19]~q ),
	.datab(\my_regfile|Mux12~0_combout ),
	.datac(\my_regfile|registers[29][19]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~1 .lut_mask = 16'hE2CC;
defparam \my_regfile|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N26
cycloneive_lcell_comb \my_regfile|Mux12~7 (
// Equation(s):
// \my_regfile|Mux12~7_combout  = (\mux2|out[3]~0_combout  & (((\my_regfile|registers[27][19]~q ) # (\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[19][19]~q  & ((!\mux2|out[2]~1_combout ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|registers[19][19]~q ),
	.datac(\my_regfile|registers[27][19]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~7 .lut_mask = 16'hAAE4;
defparam \my_regfile|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N4
cycloneive_lcell_comb \my_regfile|Mux12~8 (
// Equation(s):
// \my_regfile|Mux12~8_combout  = (\my_regfile|Mux12~7_combout  & ((\my_regfile|registers[31][19]~q ) # ((!\mux2|out[2]~1_combout )))) # (!\my_regfile|Mux12~7_combout  & (((\my_regfile|registers[23][19]~q  & \mux2|out[2]~1_combout ))))

	.dataa(\my_regfile|Mux12~7_combout ),
	.datab(\my_regfile|registers[31][19]~q ),
	.datac(\my_regfile|registers[23][19]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~8 .lut_mask = 16'hD8AA;
defparam \my_regfile|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N18
cycloneive_lcell_comb \my_regfile|Mux12~2 (
// Equation(s):
// \my_regfile|Mux12~2_combout  = (\mux2|out[3]~0_combout  & (((\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & ((\mux2|out[2]~1_combout  & (\my_regfile|registers[22][19]~q )) # (!\mux2|out[2]~1_combout  & ((\my_regfile|registers[18][19]~q )))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|registers[22][19]~q ),
	.datac(\my_regfile|registers[18][19]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~2 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N22
cycloneive_lcell_comb \my_regfile|Mux12~3 (
// Equation(s):
// \my_regfile|Mux12~3_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux12~2_combout  & (\my_regfile|registers[30][19]~q )) # (!\my_regfile|Mux12~2_combout  & ((\my_regfile|registers[26][19]~q ))))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux12~2_combout ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|registers[30][19]~q ),
	.datac(\my_regfile|registers[26][19]~q ),
	.datad(\my_regfile|Mux12~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~3 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N24
cycloneive_lcell_comb \my_regfile|Mux12~4 (
// Equation(s):
// \my_regfile|Mux12~4_combout  = (\mux2|out[3]~0_combout  & (((\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & ((\mux2|out[2]~1_combout  & ((\my_regfile|registers[20][19]~q ))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[16][19]~q ))))

	.dataa(\my_regfile|registers[16][19]~q ),
	.datab(\my_regfile|registers[20][19]~q ),
	.datac(\mux2|out[3]~0_combout ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~4 .lut_mask = 16'hFC0A;
defparam \my_regfile|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N26
cycloneive_lcell_comb \my_regfile|Mux12~5 (
// Equation(s):
// \my_regfile|Mux12~5_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux12~4_combout  & (\my_regfile|registers[28][19]~q )) # (!\my_regfile|Mux12~4_combout  & ((\my_regfile|registers[24][19]~q ))))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux12~4_combout ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|registers[28][19]~q ),
	.datac(\my_regfile|registers[24][19]~q ),
	.datad(\my_regfile|Mux12~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~5 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N12
cycloneive_lcell_comb \my_regfile|Mux12~6 (
// Equation(s):
// \my_regfile|Mux12~6_combout  = (\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout ) # ((\my_regfile|Mux12~3_combout )))) # (!\mux2|out[1]~3_combout  & (!\mux2|out[0]~2_combout  & ((\my_regfile|Mux12~5_combout ))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|Mux12~3_combout ),
	.datad(\my_regfile|Mux12~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~6 .lut_mask = 16'hB9A8;
defparam \my_regfile|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N26
cycloneive_lcell_comb \my_regfile|Mux12~9 (
// Equation(s):
// \my_regfile|Mux12~9_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux12~6_combout  & ((\my_regfile|Mux12~8_combout ))) # (!\my_regfile|Mux12~6_combout  & (\my_regfile|Mux12~1_combout )))) # (!\mux2|out[0]~2_combout  & (((\my_regfile|Mux12~6_combout 
// ))))

	.dataa(\my_regfile|Mux12~1_combout ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|Mux12~8_combout ),
	.datad(\my_regfile|Mux12~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~9 .lut_mask = 16'hF388;
defparam \my_regfile|Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N14
cycloneive_lcell_comb \my_regfile|Mux12~17 (
// Equation(s):
// \my_regfile|Mux12~17_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|registers[13][19]~q ) # ((\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & (((\my_regfile|registers[12][19]~q  & !\mux2|out[1]~3_combout ))))

	.dataa(\my_regfile|registers[13][19]~q ),
	.datab(\my_regfile|registers[12][19]~q ),
	.datac(\mux2|out[0]~2_combout ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~17 .lut_mask = 16'hF0AC;
defparam \my_regfile|Mux12~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N0
cycloneive_lcell_comb \my_regfile|Mux12~18 (
// Equation(s):
// \my_regfile|Mux12~18_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux12~17_combout  & (\my_regfile|registers[15][19]~q )) # (!\my_regfile|Mux12~17_combout  & ((\my_regfile|registers[14][19]~q ))))) # (!\mux2|out[1]~3_combout  & 
// (((\my_regfile|Mux12~17_combout ))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|registers[15][19]~q ),
	.datac(\my_regfile|registers[14][19]~q ),
	.datad(\my_regfile|Mux12~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~18 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux12~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N18
cycloneive_lcell_comb \my_regfile|Mux12~10 (
// Equation(s):
// \my_regfile|Mux12~10_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|registers[5][19]~q ) # ((\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & (((\my_regfile|registers[4][19]~q  & !\mux2|out[1]~3_combout ))))

	.dataa(\my_regfile|registers[5][19]~q ),
	.datab(\my_regfile|registers[4][19]~q ),
	.datac(\mux2|out[0]~2_combout ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~10 .lut_mask = 16'hF0AC;
defparam \my_regfile|Mux12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N16
cycloneive_lcell_comb \my_regfile|Mux12~11 (
// Equation(s):
// \my_regfile|Mux12~11_combout  = (\my_regfile|Mux12~10_combout  & (((\my_regfile|registers[7][19]~q ) # (!\mux2|out[1]~3_combout )))) # (!\my_regfile|Mux12~10_combout  & (\my_regfile|registers[6][19]~q  & ((\mux2|out[1]~3_combout ))))

	.dataa(\my_regfile|registers[6][19]~q ),
	.datab(\my_regfile|Mux12~10_combout ),
	.datac(\my_regfile|registers[7][19]~q ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~11 .lut_mask = 16'hE2CC;
defparam \my_regfile|Mux12~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N16
cycloneive_lcell_comb \my_regfile|Mux12~14 (
// Equation(s):
// \my_regfile|Mux12~14_combout  = (\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[3][19]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[1][19]~q ))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|registers[1][19]~q ),
	.datac(\my_regfile|registers[3][19]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~14 .lut_mask = 16'hE400;
defparam \my_regfile|Mux12~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N4
cycloneive_lcell_comb \my_regfile|Mux12~15 (
// Equation(s):
// \my_regfile|Mux12~15_combout  = (\my_regfile|Mux12~14_combout ) # ((\mux2|out[1]~3_combout  & (\my_regfile|registers[2][19]~q  & !\mux2|out[0]~2_combout )))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|registers[2][19]~q ),
	.datac(\mux2|out[0]~2_combout ),
	.datad(\my_regfile|Mux12~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~15 .lut_mask = 16'hFF08;
defparam \my_regfile|Mux12~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N16
cycloneive_lcell_comb \my_regfile|Mux12~12 (
// Equation(s):
// \my_regfile|Mux12~12_combout  = (\mux2|out[0]~2_combout  & (((\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[10][19]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[8][19]~q ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|registers[8][19]~q ),
	.datac(\my_regfile|registers[10][19]~q ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~12 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux12~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N8
cycloneive_lcell_comb \my_regfile|Mux12~13 (
// Equation(s):
// \my_regfile|Mux12~13_combout  = (\my_regfile|Mux12~12_combout  & ((\my_regfile|registers[11][19]~q ) # ((!\mux2|out[0]~2_combout )))) # (!\my_regfile|Mux12~12_combout  & (((\my_regfile|registers[9][19]~q  & \mux2|out[0]~2_combout ))))

	.dataa(\my_regfile|Mux12~12_combout ),
	.datab(\my_regfile|registers[11][19]~q ),
	.datac(\my_regfile|registers[9][19]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~13 .lut_mask = 16'hD8AA;
defparam \my_regfile|Mux12~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N6
cycloneive_lcell_comb \my_regfile|Mux12~16 (
// Equation(s):
// \my_regfile|Mux12~16_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & ((\my_regfile|Mux12~13_combout ))) # (!\mux2|out[3]~0_combout  & (\my_regfile|Mux12~15_combout ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|Mux12~15_combout ),
	.datac(\my_regfile|Mux12~13_combout ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~16 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux12~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N2
cycloneive_lcell_comb \my_regfile|Mux12~19 (
// Equation(s):
// \my_regfile|Mux12~19_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux12~16_combout  & (\my_regfile|Mux12~18_combout )) # (!\my_regfile|Mux12~16_combout  & ((\my_regfile|Mux12~11_combout ))))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux12~16_combout ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|Mux12~18_combout ),
	.datac(\my_regfile|Mux12~11_combout ),
	.datad(\my_regfile|Mux12~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~19 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux12~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~48 (
// Equation(s):
// \my_regfile|data_readRegA[19]~48_combout  = ((\mux2|out[4]~4_combout  & (\my_regfile|Mux12~9_combout )) # (!\mux2|out[4]~4_combout  & ((\my_regfile|Mux12~19_combout )))) # (!\my_regfile|data_readRegA~35_combout )

	.dataa(\my_regfile|data_readRegA~35_combout ),
	.datab(\mux2|out[4]~4_combout ),
	.datac(\my_regfile|Mux12~9_combout ),
	.datad(\my_regfile|Mux12~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~48 .lut_mask = 16'hF7D5;
defparam \my_regfile|data_readRegA[19]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X74_Y73_N22
cycloneive_io_ibuf \t_data_writeReg[18]~input (
	.i(t_data_writeReg[18]),
	.ibar(gnd),
	.o(\t_data_writeReg[18]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[18]~input .bus_hold = "false";
defparam \t_data_writeReg[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N4
cycloneive_lcell_comb \mux4|out[18]~18 (
// Equation(s):
// \mux4|out[18]~18_combout  = (\test~input_o  & \t_data_writeReg[18]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\test~input_o ),
	.datad(\t_data_writeReg[18]~input_o ),
	.cin(gnd),
	.combout(\mux4|out[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mux4|out[18]~18 .lut_mask = 16'hF000;
defparam \mux4|out[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N12
cycloneive_lcell_comb \my_regfile|registers[27][18]~feeder (
// Equation(s):
// \my_regfile|registers[27][18]~feeder_combout  = \mux4|out[18]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[18]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[27][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[27][18]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[27][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N13
dffeas \my_regfile|registers[27][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[27][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N26
cycloneive_lcell_comb \my_regfile|registers[23][18]~feeder (
// Equation(s):
// \my_regfile|registers[23][18]~feeder_combout  = \mux4|out[18]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[18]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[23][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[23][18]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[23][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N27
dffeas \my_regfile|registers[23][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[23][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N5
dffeas \my_regfile|registers[19][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N4
cycloneive_lcell_comb \my_regfile|Mux45~7 (
// Equation(s):
// \my_regfile|Mux45~7_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|registers[23][18]~q ) # ((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & (((\my_regfile|registers[19][18]~q  & !\mux3|out[3]~4_combout ))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|registers[23][18]~q ),
	.datac(\my_regfile|registers[19][18]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux45~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux45~7 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux45~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N11
dffeas \my_regfile|registers[31][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N10
cycloneive_lcell_comb \my_regfile|Mux45~8 (
// Equation(s):
// \my_regfile|Mux45~8_combout  = (\my_regfile|Mux45~7_combout  & (((\my_regfile|registers[31][18]~q ) # (!\mux3|out[3]~4_combout )))) # (!\my_regfile|Mux45~7_combout  & (\my_regfile|registers[27][18]~q  & ((\mux3|out[3]~4_combout ))))

	.dataa(\my_regfile|registers[27][18]~q ),
	.datab(\my_regfile|Mux45~7_combout ),
	.datac(\my_regfile|registers[31][18]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux45~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux45~8 .lut_mask = 16'hE2CC;
defparam \my_regfile|Mux45~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N31
dffeas \my_regfile|registers[29][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N17
dffeas \my_regfile|registers[21][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N9
dffeas \my_regfile|registers[17][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N8
cycloneive_lcell_comb \my_regfile|Mux45~0 (
// Equation(s):
// \my_regfile|Mux45~0_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|registers[21][18]~q ) # ((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & (((\my_regfile|registers[17][18]~q  & !\mux3|out[3]~4_combout ))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|registers[21][18]~q ),
	.datac(\my_regfile|registers[17][18]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux45~0 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N13
dffeas \my_regfile|registers[25][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N12
cycloneive_lcell_comb \my_regfile|Mux45~1 (
// Equation(s):
// \my_regfile|Mux45~1_combout  = (\my_regfile|Mux45~0_combout  & ((\my_regfile|registers[29][18]~q ) # ((!\mux3|out[3]~4_combout )))) # (!\my_regfile|Mux45~0_combout  & (((\my_regfile|registers[25][18]~q  & \mux3|out[3]~4_combout ))))

	.dataa(\my_regfile|registers[29][18]~q ),
	.datab(\my_regfile|Mux45~0_combout ),
	.datac(\my_regfile|registers[25][18]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux45~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux45~1 .lut_mask = 16'hB8CC;
defparam \my_regfile|Mux45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N13
dffeas \my_regfile|registers[22][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N31
dffeas \my_regfile|registers[30][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N10
cycloneive_lcell_comb \my_regfile|registers[26][18]~feeder (
// Equation(s):
// \my_regfile|registers[26][18]~feeder_combout  = \mux4|out[18]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[18]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[26][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[26][18]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[26][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N11
dffeas \my_regfile|registers[26][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[26][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N29
dffeas \my_regfile|registers[18][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N28
cycloneive_lcell_comb \my_regfile|Mux45~2 (
// Equation(s):
// \my_regfile|Mux45~2_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|registers[26][18]~q ) # ((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & (((\my_regfile|registers[18][18]~q  & !\mux3|out[2]~7_combout ))))

	.dataa(\my_regfile|registers[26][18]~q ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|registers[18][18]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux45~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux45~2 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux45~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N30
cycloneive_lcell_comb \my_regfile|Mux45~3 (
// Equation(s):
// \my_regfile|Mux45~3_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux45~2_combout  & ((\my_regfile|registers[30][18]~q ))) # (!\my_regfile|Mux45~2_combout  & (\my_regfile|registers[22][18]~q )))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux45~2_combout ))))

	.dataa(\my_regfile|registers[22][18]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[30][18]~q ),
	.datad(\my_regfile|Mux45~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux45~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux45~3 .lut_mask = 16'hF388;
defparam \my_regfile|Mux45~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N21
dffeas \my_regfile|registers[20][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N3
dffeas \my_regfile|registers[28][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N15
dffeas \my_regfile|registers[24][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N21
dffeas \my_regfile|registers[16][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N20
cycloneive_lcell_comb \my_regfile|Mux45~4 (
// Equation(s):
// \my_regfile|Mux45~4_combout  = (\mux3|out[2]~7_combout  & (((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & ((\mux3|out[3]~4_combout  & (\my_regfile|registers[24][18]~q )) # (!\mux3|out[3]~4_combout  & ((\my_regfile|registers[16][18]~q )))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|registers[24][18]~q ),
	.datac(\my_regfile|registers[16][18]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux45~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux45~4 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux45~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N2
cycloneive_lcell_comb \my_regfile|Mux45~5 (
// Equation(s):
// \my_regfile|Mux45~5_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux45~4_combout  & ((\my_regfile|registers[28][18]~q ))) # (!\my_regfile|Mux45~4_combout  & (\my_regfile|registers[20][18]~q )))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux45~4_combout ))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|registers[20][18]~q ),
	.datac(\my_regfile|registers[28][18]~q ),
	.datad(\my_regfile|Mux45~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux45~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux45~5 .lut_mask = 16'hF588;
defparam \my_regfile|Mux45~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N16
cycloneive_lcell_comb \my_regfile|Mux45~6 (
// Equation(s):
// \my_regfile|Mux45~6_combout  = (\mux3|out[0]~10_combout  & (\mux3|out[1]~13_combout )) # (!\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & (\my_regfile|Mux45~3_combout )) # (!\mux3|out[1]~13_combout  & ((\my_regfile|Mux45~5_combout )))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|Mux45~3_combout ),
	.datad(\my_regfile|Mux45~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux45~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux45~6 .lut_mask = 16'hD9C8;
defparam \my_regfile|Mux45~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N26
cycloneive_lcell_comb \my_regfile|Mux45~9 (
// Equation(s):
// \my_regfile|Mux45~9_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux45~6_combout  & (\my_regfile|Mux45~8_combout )) # (!\my_regfile|Mux45~6_combout  & ((\my_regfile|Mux45~1_combout ))))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux45~6_combout ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|Mux45~8_combout ),
	.datac(\my_regfile|Mux45~1_combout ),
	.datad(\my_regfile|Mux45~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux45~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux45~9 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux45~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N23
dffeas \my_regfile|registers[11][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N1
dffeas \my_regfile|registers[9][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y38_N9
dffeas \my_regfile|registers[10][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N7
dffeas \my_regfile|registers[8][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N6
cycloneive_lcell_comb \my_regfile|Mux45~10 (
// Equation(s):
// \my_regfile|Mux45~10_combout  = (\mux3|out[0]~10_combout  & (((\mux3|out[1]~13_combout )))) # (!\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & (\my_regfile|registers[10][18]~q )) # (!\mux3|out[1]~13_combout  & ((\my_regfile|registers[8][18]~q 
// )))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|registers[10][18]~q ),
	.datac(\my_regfile|registers[8][18]~q ),
	.datad(\mux3|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux45~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux45~10 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux45~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N0
cycloneive_lcell_comb \my_regfile|Mux45~11 (
// Equation(s):
// \my_regfile|Mux45~11_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux45~10_combout  & (\my_regfile|registers[11][18]~q )) # (!\my_regfile|Mux45~10_combout  & ((\my_regfile|registers[9][18]~q ))))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux45~10_combout ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|registers[11][18]~q ),
	.datac(\my_regfile|registers[9][18]~q ),
	.datad(\my_regfile|Mux45~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux45~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux45~11 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux45~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N31
dffeas \my_regfile|registers[2][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N15
dffeas \my_regfile|registers[3][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N9
dffeas \my_regfile|registers[1][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N8
cycloneive_lcell_comb \my_regfile|Mux45~14 (
// Equation(s):
// \my_regfile|Mux45~14_combout  = (\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & (\my_regfile|registers[3][18]~q )) # (!\mux3|out[1]~13_combout  & ((\my_regfile|registers[1][18]~q )))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[3][18]~q ),
	.datac(\my_regfile|registers[1][18]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux45~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux45~14 .lut_mask = 16'hD800;
defparam \my_regfile|Mux45~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N30
cycloneive_lcell_comb \my_regfile|Mux45~15 (
// Equation(s):
// \my_regfile|Mux45~15_combout  = (\my_regfile|Mux45~14_combout ) # ((\mux3|out[1]~13_combout  & (!\mux3|out[0]~10_combout  & \my_regfile|registers[2][18]~q )))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|registers[2][18]~q ),
	.datad(\my_regfile|Mux45~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux45~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux45~15 .lut_mask = 16'hFF20;
defparam \my_regfile|Mux45~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N9
dffeas \my_regfile|registers[6][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N25
dffeas \my_regfile|registers[7][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N1
dffeas \my_regfile|registers[5][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N11
dffeas \my_regfile|registers[4][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N10
cycloneive_lcell_comb \my_regfile|Mux45~12 (
// Equation(s):
// \my_regfile|Mux45~12_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|registers[5][18]~q ) # ((\mux3|out[1]~13_combout )))) # (!\mux3|out[0]~10_combout  & (((\my_regfile|registers[4][18]~q  & !\mux3|out[1]~13_combout ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|registers[5][18]~q ),
	.datac(\my_regfile|registers[4][18]~q ),
	.datad(\mux3|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux45~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux45~12 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux45~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N24
cycloneive_lcell_comb \my_regfile|Mux45~13 (
// Equation(s):
// \my_regfile|Mux45~13_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux45~12_combout  & ((\my_regfile|registers[7][18]~q ))) # (!\my_regfile|Mux45~12_combout  & (\my_regfile|registers[6][18]~q )))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux45~12_combout ))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[6][18]~q ),
	.datac(\my_regfile|registers[7][18]~q ),
	.datad(\my_regfile|Mux45~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux45~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux45~13 .lut_mask = 16'hF588;
defparam \my_regfile|Mux45~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N4
cycloneive_lcell_comb \my_regfile|Mux45~16 (
// Equation(s):
// \my_regfile|Mux45~16_combout  = (\mux3|out[3]~4_combout  & (\mux3|out[2]~7_combout )) # (!\mux3|out[3]~4_combout  & ((\mux3|out[2]~7_combout  & ((\my_regfile|Mux45~13_combout ))) # (!\mux3|out[2]~7_combout  & (\my_regfile|Mux45~15_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|Mux45~15_combout ),
	.datad(\my_regfile|Mux45~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux45~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux45~16 .lut_mask = 16'hDC98;
defparam \my_regfile|Mux45~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N5
dffeas \my_regfile|registers[15][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux4|out[18]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N23
dffeas \my_regfile|registers[14][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N31
dffeas \my_regfile|registers[13][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N1
dffeas \my_regfile|registers[12][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N0
cycloneive_lcell_comb \my_regfile|Mux45~17 (
// Equation(s):
// \my_regfile|Mux45~17_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & (\my_regfile|registers[13][18]~q )) # (!\mux3|out[0]~10_combout  & ((\my_regfile|registers[12][18]~q 
// )))))

	.dataa(\my_regfile|registers[13][18]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[12][18]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux45~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux45~17 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux45~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N22
cycloneive_lcell_comb \my_regfile|Mux45~18 (
// Equation(s):
// \my_regfile|Mux45~18_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux45~17_combout  & (\my_regfile|registers[15][18]~q )) # (!\my_regfile|Mux45~17_combout  & ((\my_regfile|registers[14][18]~q ))))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux45~17_combout ))))

	.dataa(\my_regfile|registers[15][18]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[14][18]~q ),
	.datad(\my_regfile|Mux45~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux45~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux45~18 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux45~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N18
cycloneive_lcell_comb \my_regfile|Mux45~19 (
// Equation(s):
// \my_regfile|Mux45~19_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux45~16_combout  & ((\my_regfile|Mux45~18_combout ))) # (!\my_regfile|Mux45~16_combout  & (\my_regfile|Mux45~11_combout )))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux45~16_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|Mux45~11_combout ),
	.datac(\my_regfile|Mux45~16_combout ),
	.datad(\my_regfile|Mux45~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux45~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux45~19 .lut_mask = 16'hF858;
defparam \my_regfile|Mux45~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N12
cycloneive_lcell_comb \my_regfile|Mux45~20 (
// Equation(s):
// \my_regfile|Mux45~20_combout  = (\mux3|out[4]~15_combout  & (\my_regfile|Mux45~9_combout )) # (!\mux3|out[4]~15_combout  & ((\my_regfile|Mux45~19_combout )))

	.dataa(gnd),
	.datab(\mux3|out[4]~15_combout ),
	.datac(\my_regfile|Mux45~9_combout ),
	.datad(\my_regfile|Mux45~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux45~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux45~20 .lut_mask = 16'hF3C0;
defparam \my_regfile|Mux45~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N6
cycloneive_lcell_comb \my_processor|data_operandB[18]~13 (
// Equation(s):
// \my_processor|data_operandB[18]~13_combout  = (\my_processor|decoder|ALUinB~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|decoder|ALUinB~1_combout  & (((\my_regfile|Mux45~20_combout ) # 
// (!\my_regfile|data_readRegB~35_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|decoder|ALUinB~1_combout ),
	.datac(\my_regfile|data_readRegB~35_combout ),
	.datad(\my_regfile|Mux45~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[18]~13 .lut_mask = 16'hBB8B;
defparam \my_processor|data_operandB[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N16
cycloneive_lcell_comb \my_regfile|Mux13~0 (
// Equation(s):
// \my_regfile|Mux13~0_combout  = (\mux2|out[2]~1_combout  & (((\my_regfile|registers[21][18]~q ) # (\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[17][18]~q  & ((!\mux2|out[3]~0_combout ))))

	.dataa(\my_regfile|registers[17][18]~q ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|registers[21][18]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~0 .lut_mask = 16'hCCE2;
defparam \my_regfile|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N30
cycloneive_lcell_comb \my_regfile|Mux13~1 (
// Equation(s):
// \my_regfile|Mux13~1_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux13~0_combout  & ((\my_regfile|registers[29][18]~q ))) # (!\my_regfile|Mux13~0_combout  & (\my_regfile|registers[25][18]~q )))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux13~0_combout ))))

	.dataa(\my_regfile|registers[25][18]~q ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|registers[29][18]~q ),
	.datad(\my_regfile|Mux13~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~1 .lut_mask = 16'hF388;
defparam \my_regfile|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N20
cycloneive_lcell_comb \my_regfile|Mux13~7 (
// Equation(s):
// \my_regfile|Mux13~7_combout  = (\mux2|out[2]~1_combout  & (((\my_regfile|registers[23][18]~q ) # (\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[19][18]~q  & ((!\mux2|out[3]~0_combout ))))

	.dataa(\my_regfile|registers[19][18]~q ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|registers[23][18]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~7 .lut_mask = 16'hCCE2;
defparam \my_regfile|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N6
cycloneive_lcell_comb \my_regfile|Mux13~8 (
// Equation(s):
// \my_regfile|Mux13~8_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux13~7_combout  & ((\my_regfile|registers[31][18]~q ))) # (!\my_regfile|Mux13~7_combout  & (\my_regfile|registers[27][18]~q )))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux13~7_combout ))))

	.dataa(\my_regfile|registers[27][18]~q ),
	.datab(\my_regfile|registers[31][18]~q ),
	.datac(\mux2|out[3]~0_combout ),
	.datad(\my_regfile|Mux13~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~8 .lut_mask = 16'hCFA0;
defparam \my_regfile|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N0
cycloneive_lcell_comb \my_regfile|Mux13~2 (
// Equation(s):
// \my_regfile|Mux13~2_combout  = (\mux2|out[3]~0_combout  & (((\mux2|out[2]~1_combout ) # (\my_regfile|registers[26][18]~q )))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[18][18]~q  & (!\mux2|out[2]~1_combout )))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|registers[18][18]~q ),
	.datac(\mux2|out[2]~1_combout ),
	.datad(\my_regfile|registers[26][18]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~2 .lut_mask = 16'hAEA4;
defparam \my_regfile|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N30
cycloneive_lcell_comb \my_regfile|Mux13~3 (
// Equation(s):
// \my_regfile|Mux13~3_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux13~2_combout  & ((\my_regfile|registers[30][18]~q ))) # (!\my_regfile|Mux13~2_combout  & (\my_regfile|registers[22][18]~q )))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux13~2_combout ))))

	.dataa(\my_regfile|registers[22][18]~q ),
	.datab(\my_regfile|registers[30][18]~q ),
	.datac(\mux2|out[2]~1_combout ),
	.datad(\my_regfile|Mux13~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~3 .lut_mask = 16'hCFA0;
defparam \my_regfile|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N14
cycloneive_lcell_comb \my_regfile|Mux13~4 (
// Equation(s):
// \my_regfile|Mux13~4_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & ((\my_regfile|registers[24][18]~q ))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[16][18]~q ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[16][18]~q ),
	.datac(\my_regfile|registers[24][18]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~4 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N20
cycloneive_lcell_comb \my_regfile|Mux13~5 (
// Equation(s):
// \my_regfile|Mux13~5_combout  = (\my_regfile|Mux13~4_combout  & ((\my_regfile|registers[28][18]~q ) # ((!\mux2|out[2]~1_combout )))) # (!\my_regfile|Mux13~4_combout  & (((\my_regfile|registers[20][18]~q  & \mux2|out[2]~1_combout ))))

	.dataa(\my_regfile|registers[28][18]~q ),
	.datab(\my_regfile|Mux13~4_combout ),
	.datac(\my_regfile|registers[20][18]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~5 .lut_mask = 16'hB8CC;
defparam \my_regfile|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N16
cycloneive_lcell_comb \my_regfile|Mux13~6 (
// Equation(s):
// \my_regfile|Mux13~6_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux13~3_combout ) # ((\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & (((\my_regfile|Mux13~5_combout  & !\mux2|out[0]~2_combout ))))

	.dataa(\my_regfile|Mux13~3_combout ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|Mux13~5_combout ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~6 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N14
cycloneive_lcell_comb \my_regfile|Mux13~9 (
// Equation(s):
// \my_regfile|Mux13~9_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux13~6_combout  & ((\my_regfile|Mux13~8_combout ))) # (!\my_regfile|Mux13~6_combout  & (\my_regfile|Mux13~1_combout )))) # (!\mux2|out[0]~2_combout  & (((\my_regfile|Mux13~6_combout 
// ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|Mux13~1_combout ),
	.datac(\my_regfile|Mux13~8_combout ),
	.datad(\my_regfile|Mux13~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~9 .lut_mask = 16'hF588;
defparam \my_regfile|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N30
cycloneive_lcell_comb \my_regfile|Mux13~17 (
// Equation(s):
// \my_regfile|Mux13~17_combout  = (\mux2|out[1]~3_combout  & (((\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout  & ((\my_regfile|registers[13][18]~q ))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[12][18]~q ))))

	.dataa(\my_regfile|registers[12][18]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[13][18]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~17 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux13~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N18
cycloneive_lcell_comb \my_regfile|Mux13~18 (
// Equation(s):
// \my_regfile|Mux13~18_combout  = (\my_regfile|Mux13~17_combout  & (((\my_regfile|registers[15][18]~q ) # (!\mux2|out[1]~3_combout )))) # (!\my_regfile|Mux13~17_combout  & (\my_regfile|registers[14][18]~q  & ((\mux2|out[1]~3_combout ))))

	.dataa(\my_regfile|registers[14][18]~q ),
	.datab(\my_regfile|registers[15][18]~q ),
	.datac(\my_regfile|Mux13~17_combout ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~18 .lut_mask = 16'hCAF0;
defparam \my_regfile|Mux13~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N14
cycloneive_lcell_comb \my_regfile|Mux13~14 (
// Equation(s):
// \my_regfile|Mux13~14_combout  = (\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[3][18]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[1][18]~q ))))

	.dataa(\my_regfile|registers[1][18]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[3][18]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~14 .lut_mask = 16'hE200;
defparam \my_regfile|Mux13~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N2
cycloneive_lcell_comb \my_regfile|Mux13~15 (
// Equation(s):
// \my_regfile|Mux13~15_combout  = (\my_regfile|Mux13~14_combout ) # ((\my_regfile|registers[2][18]~q  & (\mux2|out[1]~3_combout  & !\mux2|out[0]~2_combout )))

	.dataa(\my_regfile|registers[2][18]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|Mux13~14_combout ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~15 .lut_mask = 16'hF0F8;
defparam \my_regfile|Mux13~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N0
cycloneive_lcell_comb \my_regfile|Mux13~12 (
// Equation(s):
// \my_regfile|Mux13~12_combout  = (\mux2|out[0]~2_combout  & (((\my_regfile|registers[5][18]~q ) # (\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[4][18]~q  & ((!\mux2|out[1]~3_combout ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|registers[4][18]~q ),
	.datac(\my_regfile|registers[5][18]~q ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~12 .lut_mask = 16'hAAE4;
defparam \my_regfile|Mux13~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N24
cycloneive_lcell_comb \my_regfile|Mux13~13 (
// Equation(s):
// \my_regfile|Mux13~13_combout  = (\my_regfile|Mux13~12_combout  & (((\my_regfile|registers[7][18]~q ) # (!\mux2|out[1]~3_combout )))) # (!\my_regfile|Mux13~12_combout  & (\my_regfile|registers[6][18]~q  & ((\mux2|out[1]~3_combout ))))

	.dataa(\my_regfile|registers[6][18]~q ),
	.datab(\my_regfile|registers[7][18]~q ),
	.datac(\my_regfile|Mux13~12_combout ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~13 .lut_mask = 16'hCAF0;
defparam \my_regfile|Mux13~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N4
cycloneive_lcell_comb \my_regfile|Mux13~16 (
// Equation(s):
// \my_regfile|Mux13~16_combout  = (\mux2|out[3]~0_combout  & (((\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & ((\mux2|out[2]~1_combout  & ((\my_regfile|Mux13~13_combout ))) # (!\mux2|out[2]~1_combout  & (\my_regfile|Mux13~15_combout ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|Mux13~15_combout ),
	.datac(\mux2|out[2]~1_combout ),
	.datad(\my_regfile|Mux13~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~16 .lut_mask = 16'hF4A4;
defparam \my_regfile|Mux13~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N22
cycloneive_lcell_comb \my_regfile|Mux13~10 (
// Equation(s):
// \my_regfile|Mux13~10_combout  = (\mux2|out[1]~3_combout  & (((\my_regfile|registers[10][18]~q ) # (\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[8][18]~q  & ((!\mux2|out[0]~2_combout ))))

	.dataa(\my_regfile|registers[8][18]~q ),
	.datab(\my_regfile|registers[10][18]~q ),
	.datac(\mux2|out[1]~3_combout ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~10 .lut_mask = 16'hF0CA;
defparam \my_regfile|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N22
cycloneive_lcell_comb \my_regfile|Mux13~11 (
// Equation(s):
// \my_regfile|Mux13~11_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux13~10_combout  & ((\my_regfile|registers[11][18]~q ))) # (!\my_regfile|Mux13~10_combout  & (\my_regfile|registers[9][18]~q )))) # (!\mux2|out[0]~2_combout  & 
// (((\my_regfile|Mux13~10_combout ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|registers[9][18]~q ),
	.datac(\my_regfile|registers[11][18]~q ),
	.datad(\my_regfile|Mux13~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~11 .lut_mask = 16'hF588;
defparam \my_regfile|Mux13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N18
cycloneive_lcell_comb \my_regfile|Mux13~19 (
// Equation(s):
// \my_regfile|Mux13~19_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux13~16_combout  & (\my_regfile|Mux13~18_combout )) # (!\my_regfile|Mux13~16_combout  & ((\my_regfile|Mux13~11_combout ))))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux13~16_combout ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|Mux13~18_combout ),
	.datac(\my_regfile|Mux13~16_combout ),
	.datad(\my_regfile|Mux13~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~19 .lut_mask = 16'hDAD0;
defparam \my_regfile|Mux13~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~49 (
// Equation(s):
// \my_regfile|data_readRegA[18]~49_combout  = ((\mux2|out[4]~4_combout  & (\my_regfile|Mux13~9_combout )) # (!\mux2|out[4]~4_combout  & ((\my_regfile|Mux13~19_combout )))) # (!\my_regfile|data_readRegA~35_combout )

	.dataa(\my_regfile|data_readRegA~35_combout ),
	.datab(\mux2|out[4]~4_combout ),
	.datac(\my_regfile|Mux13~9_combout ),
	.datad(\my_regfile|Mux13~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~49 .lut_mask = 16'hF7D5;
defparam \my_regfile|data_readRegA[18]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y0_N15
cycloneive_io_ibuf \t_data_writeReg[17]~input (
	.i(t_data_writeReg[17]),
	.ibar(gnd),
	.o(\t_data_writeReg[17]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[17]~input .bus_hold = "false";
defparam \t_data_writeReg[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N18
cycloneive_lcell_comb \mux4|out[17]~17 (
// Equation(s):
// \mux4|out[17]~17_combout  = (\test~input_o  & \t_data_writeReg[17]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\test~input_o ),
	.datad(\t_data_writeReg[17]~input_o ),
	.cin(gnd),
	.combout(\mux4|out[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mux4|out[17]~17 .lut_mask = 16'hF000;
defparam \mux4|out[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N19
dffeas \my_regfile|registers[15][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux4|out[17]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N31
dffeas \my_regfile|registers[14][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N13
dffeas \my_regfile|registers[12][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N27
dffeas \my_regfile|registers[13][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N26
cycloneive_lcell_comb \my_regfile|Mux14~17 (
// Equation(s):
// \my_regfile|Mux14~17_combout  = (\mux2|out[0]~2_combout  & (((\my_regfile|registers[13][17]~q ) # (\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[12][17]~q  & ((!\mux2|out[1]~3_combout ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|registers[12][17]~q ),
	.datac(\my_regfile|registers[13][17]~q ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~17 .lut_mask = 16'hAAE4;
defparam \my_regfile|Mux14~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N6
cycloneive_lcell_comb \my_regfile|Mux14~18 (
// Equation(s):
// \my_regfile|Mux14~18_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux14~17_combout  & (\my_regfile|registers[15][17]~q )) # (!\my_regfile|Mux14~17_combout  & ((\my_regfile|registers[14][17]~q ))))) # (!\mux2|out[1]~3_combout  & 
// (((\my_regfile|Mux14~17_combout ))))

	.dataa(\my_regfile|registers[15][17]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[14][17]~q ),
	.datad(\my_regfile|Mux14~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~18 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux14~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N31
dffeas \my_regfile|registers[2][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N11
dffeas \my_regfile|registers[1][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N7
dffeas \my_regfile|registers[3][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N6
cycloneive_lcell_comb \my_regfile|Mux14~14 (
// Equation(s):
// \my_regfile|Mux14~14_combout  = (\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[3][17]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[1][17]~q ))))

	.dataa(\my_regfile|registers[1][17]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[3][17]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~14 .lut_mask = 16'hE200;
defparam \my_regfile|Mux14~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N10
cycloneive_lcell_comb \my_regfile|Mux14~15 (
// Equation(s):
// \my_regfile|Mux14~15_combout  = (\my_regfile|Mux14~14_combout ) # ((\my_regfile|registers[2][17]~q  & (\mux2|out[1]~3_combout  & !\mux2|out[0]~2_combout )))

	.dataa(\my_regfile|registers[2][17]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\mux2|out[0]~2_combout ),
	.datad(\my_regfile|Mux14~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~15 .lut_mask = 16'hFF08;
defparam \my_regfile|Mux14~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N7
dffeas \my_regfile|registers[9][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y38_N5
dffeas \my_regfile|registers[11][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y38_N7
dffeas \my_regfile|registers[8][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N3
dffeas \my_regfile|registers[10][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N2
cycloneive_lcell_comb \my_regfile|Mux14~12 (
// Equation(s):
// \my_regfile|Mux14~12_combout  = (\mux2|out[0]~2_combout  & (((\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[10][17]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[8][17]~q ))))

	.dataa(\my_regfile|registers[8][17]~q ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|registers[10][17]~q ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~12 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux14~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N28
cycloneive_lcell_comb \my_regfile|Mux14~13 (
// Equation(s):
// \my_regfile|Mux14~13_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux14~12_combout  & ((\my_regfile|registers[11][17]~q ))) # (!\my_regfile|Mux14~12_combout  & (\my_regfile|registers[9][17]~q )))) # (!\mux2|out[0]~2_combout  & 
// (((\my_regfile|Mux14~12_combout ))))

	.dataa(\my_regfile|registers[9][17]~q ),
	.datab(\my_regfile|registers[11][17]~q ),
	.datac(\mux2|out[0]~2_combout ),
	.datad(\my_regfile|Mux14~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~13 .lut_mask = 16'hCFA0;
defparam \my_regfile|Mux14~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N8
cycloneive_lcell_comb \my_regfile|Mux14~16 (
// Equation(s):
// \my_regfile|Mux14~16_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & ((\my_regfile|Mux14~13_combout ))) # (!\mux2|out[3]~0_combout  & (\my_regfile|Mux14~15_combout ))))

	.dataa(\my_regfile|Mux14~15_combout ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\mux2|out[3]~0_combout ),
	.datad(\my_regfile|Mux14~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~16 .lut_mask = 16'hF2C2;
defparam \my_regfile|Mux14~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N25
dffeas \my_regfile|registers[6][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y40_N25
dffeas \my_regfile|registers[7][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N21
dffeas \my_regfile|registers[4][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N17
dffeas \my_regfile|registers[5][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N16
cycloneive_lcell_comb \my_regfile|Mux14~10 (
// Equation(s):
// \my_regfile|Mux14~10_combout  = (\mux2|out[0]~2_combout  & (((\my_regfile|registers[5][17]~q ) # (\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[4][17]~q  & ((!\mux2|out[1]~3_combout ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|registers[4][17]~q ),
	.datac(\my_regfile|registers[5][17]~q ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~10 .lut_mask = 16'hAAE4;
defparam \my_regfile|Mux14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N24
cycloneive_lcell_comb \my_regfile|Mux14~11 (
// Equation(s):
// \my_regfile|Mux14~11_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux14~10_combout  & ((\my_regfile|registers[7][17]~q ))) # (!\my_regfile|Mux14~10_combout  & (\my_regfile|registers[6][17]~q )))) # (!\mux2|out[1]~3_combout  & 
// (((\my_regfile|Mux14~10_combout ))))

	.dataa(\my_regfile|registers[6][17]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[7][17]~q ),
	.datad(\my_regfile|Mux14~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~11 .lut_mask = 16'hF388;
defparam \my_regfile|Mux14~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N26
cycloneive_lcell_comb \my_regfile|Mux14~19 (
// Equation(s):
// \my_regfile|Mux14~19_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux14~16_combout  & (\my_regfile|Mux14~18_combout )) # (!\my_regfile|Mux14~16_combout  & ((\my_regfile|Mux14~11_combout ))))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux14~16_combout ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|Mux14~18_combout ),
	.datac(\my_regfile|Mux14~16_combout ),
	.datad(\my_regfile|Mux14~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~19 .lut_mask = 16'hDAD0;
defparam \my_regfile|Mux14~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N19
dffeas \my_regfile|registers[17][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N21
dffeas \my_regfile|registers[25][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N20
cycloneive_lcell_comb \my_regfile|Mux14~0 (
// Equation(s):
// \my_regfile|Mux14~0_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & ((\my_regfile|registers[25][17]~q ))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[17][17]~q ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[17][17]~q ),
	.datac(\my_regfile|registers[25][17]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~0 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N1
dffeas \my_regfile|registers[29][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y39_N11
dffeas \my_regfile|registers[21][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N0
cycloneive_lcell_comb \my_regfile|Mux14~1 (
// Equation(s):
// \my_regfile|Mux14~1_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux14~0_combout  & (\my_regfile|registers[29][17]~q )) # (!\my_regfile|Mux14~0_combout  & ((\my_regfile|registers[21][17]~q ))))) # (!\mux2|out[2]~1_combout  & 
// (\my_regfile|Mux14~0_combout ))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|Mux14~0_combout ),
	.datac(\my_regfile|registers[29][17]~q ),
	.datad(\my_regfile|registers[21][17]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~1 .lut_mask = 16'hE6C4;
defparam \my_regfile|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N25
dffeas \my_regfile|registers[30][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N25
dffeas \my_regfile|registers[26][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N27
dffeas \my_regfile|registers[18][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N13
dffeas \my_regfile|registers[22][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N12
cycloneive_lcell_comb \my_regfile|Mux14~2 (
// Equation(s):
// \my_regfile|Mux14~2_combout  = (\mux2|out[3]~0_combout  & (((\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & ((\mux2|out[2]~1_combout  & ((\my_regfile|registers[22][17]~q ))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[18][17]~q ))))

	.dataa(\my_regfile|registers[18][17]~q ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|registers[22][17]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~2 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N24
cycloneive_lcell_comb \my_regfile|Mux14~3 (
// Equation(s):
// \my_regfile|Mux14~3_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux14~2_combout  & (\my_regfile|registers[30][17]~q )) # (!\my_regfile|Mux14~2_combout  & ((\my_regfile|registers[26][17]~q ))))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux14~2_combout ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|registers[30][17]~q ),
	.datac(\my_regfile|registers[26][17]~q ),
	.datad(\my_regfile|Mux14~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~3 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N31
dffeas \my_regfile|registers[28][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N5
dffeas \my_regfile|registers[24][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N21
dffeas \my_regfile|registers[16][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N3
dffeas \my_regfile|registers[20][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N2
cycloneive_lcell_comb \my_regfile|Mux14~4 (
// Equation(s):
// \my_regfile|Mux14~4_combout  = (\mux2|out[3]~0_combout  & (((\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & ((\mux2|out[2]~1_combout  & ((\my_regfile|registers[20][17]~q ))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[16][17]~q ))))

	.dataa(\my_regfile|registers[16][17]~q ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|registers[20][17]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~4 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N4
cycloneive_lcell_comb \my_regfile|Mux14~5 (
// Equation(s):
// \my_regfile|Mux14~5_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux14~4_combout  & (\my_regfile|registers[28][17]~q )) # (!\my_regfile|Mux14~4_combout  & ((\my_regfile|registers[24][17]~q ))))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux14~4_combout ))))

	.dataa(\my_regfile|registers[28][17]~q ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|registers[24][17]~q ),
	.datad(\my_regfile|Mux14~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~5 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N4
cycloneive_lcell_comb \my_regfile|Mux14~6 (
// Equation(s):
// \my_regfile|Mux14~6_combout  = (\mux2|out[0]~2_combout  & (((\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & (\my_regfile|Mux14~3_combout )) # (!\mux2|out[1]~3_combout  & ((\my_regfile|Mux14~5_combout )))))

	.dataa(\my_regfile|Mux14~3_combout ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\mux2|out[1]~3_combout ),
	.datad(\my_regfile|Mux14~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~6 .lut_mask = 16'hE3E0;
defparam \my_regfile|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N7
dffeas \my_regfile|registers[31][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N7
dffeas \my_regfile|registers[23][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N13
dffeas \my_regfile|registers[19][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N5
dffeas \my_regfile|registers[27][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N4
cycloneive_lcell_comb \my_regfile|Mux14~7 (
// Equation(s):
// \my_regfile|Mux14~7_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & ((\my_regfile|registers[27][17]~q ))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[19][17]~q ))))

	.dataa(\my_regfile|registers[19][17]~q ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|registers[27][17]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~7 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N6
cycloneive_lcell_comb \my_regfile|Mux14~8 (
// Equation(s):
// \my_regfile|Mux14~8_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux14~7_combout  & (\my_regfile|registers[31][17]~q )) # (!\my_regfile|Mux14~7_combout  & ((\my_regfile|registers[23][17]~q ))))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux14~7_combout ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[31][17]~q ),
	.datac(\my_regfile|registers[23][17]~q ),
	.datad(\my_regfile|Mux14~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~8 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N18
cycloneive_lcell_comb \my_regfile|Mux14~9 (
// Equation(s):
// \my_regfile|Mux14~9_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux14~6_combout  & ((\my_regfile|Mux14~8_combout ))) # (!\my_regfile|Mux14~6_combout  & (\my_regfile|Mux14~1_combout )))) # (!\mux2|out[0]~2_combout  & (((\my_regfile|Mux14~6_combout 
// ))))

	.dataa(\my_regfile|Mux14~1_combout ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|Mux14~6_combout ),
	.datad(\my_regfile|Mux14~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~50 (
// Equation(s):
// \my_regfile|data_readRegA[17]~50_combout  = ((\mux2|out[4]~4_combout  & ((\my_regfile|Mux14~9_combout ))) # (!\mux2|out[4]~4_combout  & (\my_regfile|Mux14~19_combout ))) # (!\my_regfile|data_readRegA~35_combout )

	.dataa(\my_regfile|data_readRegA~35_combout ),
	.datab(\mux2|out[4]~4_combout ),
	.datac(\my_regfile|Mux14~19_combout ),
	.datad(\my_regfile|Mux14~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~50 .lut_mask = 16'hFD75;
defparam \my_regfile|data_readRegA[17]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N12
cycloneive_lcell_comb \my_regfile|Mux46~7 (
// Equation(s):
// \my_regfile|Mux46~7_combout  = (\mux3|out[2]~7_combout  & (((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & ((\mux3|out[3]~4_combout  & (\my_regfile|registers[27][17]~q )) # (!\mux3|out[3]~4_combout  & ((\my_regfile|registers[19][17]~q )))))

	.dataa(\my_regfile|registers[27][17]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[19][17]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux46~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux46~7 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux46~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N6
cycloneive_lcell_comb \my_regfile|Mux46~8 (
// Equation(s):
// \my_regfile|Mux46~8_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux46~7_combout  & ((\my_regfile|registers[31][17]~q ))) # (!\my_regfile|Mux46~7_combout  & (\my_regfile|registers[23][17]~q )))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux46~7_combout ))))

	.dataa(\my_regfile|registers[23][17]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[31][17]~q ),
	.datad(\my_regfile|Mux46~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux46~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux46~8 .lut_mask = 16'hF388;
defparam \my_regfile|Mux46~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N18
cycloneive_lcell_comb \my_regfile|Mux46~0 (
// Equation(s):
// \my_regfile|Mux46~0_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|registers[25][17]~q ) # ((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & (((\my_regfile|registers[17][17]~q  & !\mux3|out[2]~7_combout ))))

	.dataa(\my_regfile|registers[25][17]~q ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|registers[17][17]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux46~0 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N10
cycloneive_lcell_comb \my_regfile|Mux46~1 (
// Equation(s):
// \my_regfile|Mux46~1_combout  = (\my_regfile|Mux46~0_combout  & (((\my_regfile|registers[29][17]~q )) # (!\mux3|out[2]~7_combout ))) # (!\my_regfile|Mux46~0_combout  & (\mux3|out[2]~7_combout  & (\my_regfile|registers[21][17]~q )))

	.dataa(\my_regfile|Mux46~0_combout ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[21][17]~q ),
	.datad(\my_regfile|registers[29][17]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux46~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux46~1 .lut_mask = 16'hEA62;
defparam \my_regfile|Mux46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N20
cycloneive_lcell_comb \my_regfile|Mux46~4 (
// Equation(s):
// \my_regfile|Mux46~4_combout  = (\mux3|out[3]~4_combout  & (\mux3|out[2]~7_combout )) # (!\mux3|out[3]~4_combout  & ((\mux3|out[2]~7_combout  & ((\my_regfile|registers[20][17]~q ))) # (!\mux3|out[2]~7_combout  & (\my_regfile|registers[16][17]~q ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[16][17]~q ),
	.datad(\my_regfile|registers[20][17]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux46~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux46~4 .lut_mask = 16'hDC98;
defparam \my_regfile|Mux46~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N30
cycloneive_lcell_comb \my_regfile|Mux46~5 (
// Equation(s):
// \my_regfile|Mux46~5_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux46~4_combout  & ((\my_regfile|registers[28][17]~q ))) # (!\my_regfile|Mux46~4_combout  & (\my_regfile|registers[24][17]~q )))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux46~4_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[24][17]~q ),
	.datac(\my_regfile|registers[28][17]~q ),
	.datad(\my_regfile|Mux46~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux46~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux46~5 .lut_mask = 16'hF588;
defparam \my_regfile|Mux46~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N26
cycloneive_lcell_comb \my_regfile|Mux46~2 (
// Equation(s):
// \my_regfile|Mux46~2_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|registers[22][17]~q ) # ((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & (((\my_regfile|registers[18][17]~q  & !\mux3|out[3]~4_combout ))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|registers[22][17]~q ),
	.datac(\my_regfile|registers[18][17]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux46~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux46~2 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux46~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N24
cycloneive_lcell_comb \my_regfile|Mux46~3 (
// Equation(s):
// \my_regfile|Mux46~3_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux46~2_combout  & ((\my_regfile|registers[30][17]~q ))) # (!\my_regfile|Mux46~2_combout  & (\my_regfile|registers[26][17]~q )))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux46~2_combout ))))

	.dataa(\my_regfile|registers[26][17]~q ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|registers[30][17]~q ),
	.datad(\my_regfile|Mux46~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux46~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux46~3 .lut_mask = 16'hF388;
defparam \my_regfile|Mux46~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N16
cycloneive_lcell_comb \my_regfile|Mux46~6 (
// Equation(s):
// \my_regfile|Mux46~6_combout  = (\mux3|out[0]~10_combout  & (\mux3|out[1]~13_combout )) # (!\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & ((\my_regfile|Mux46~3_combout ))) # (!\mux3|out[1]~13_combout  & (\my_regfile|Mux46~5_combout ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|Mux46~5_combout ),
	.datad(\my_regfile|Mux46~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux46~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux46~6 .lut_mask = 16'hDC98;
defparam \my_regfile|Mux46~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N10
cycloneive_lcell_comb \my_regfile|Mux46~9 (
// Equation(s):
// \my_regfile|Mux46~9_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux46~6_combout  & (\my_regfile|Mux46~8_combout )) # (!\my_regfile|Mux46~6_combout  & ((\my_regfile|Mux46~1_combout ))))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux46~6_combout ))))

	.dataa(\my_regfile|Mux46~8_combout ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|Mux46~1_combout ),
	.datad(\my_regfile|Mux46~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux46~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux46~9 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux46~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N12
cycloneive_lcell_comb \my_regfile|Mux46~17 (
// Equation(s):
// \my_regfile|Mux46~17_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & (\my_regfile|registers[13][17]~q )) # (!\mux3|out[0]~10_combout  & ((\my_regfile|registers[12][17]~q 
// )))))

	.dataa(\my_regfile|registers[13][17]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[12][17]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux46~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux46~17 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux46~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N30
cycloneive_lcell_comb \my_regfile|Mux46~18 (
// Equation(s):
// \my_regfile|Mux46~18_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux46~17_combout  & (\my_regfile|registers[15][17]~q )) # (!\my_regfile|Mux46~17_combout  & ((\my_regfile|registers[14][17]~q ))))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux46~17_combout ))))

	.dataa(\my_regfile|registers[15][17]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[14][17]~q ),
	.datad(\my_regfile|Mux46~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux46~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux46~18 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux46~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N20
cycloneive_lcell_comb \my_regfile|Mux46~10 (
// Equation(s):
// \my_regfile|Mux46~10_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & (\my_regfile|registers[5][17]~q )) # (!\mux3|out[0]~10_combout  & ((\my_regfile|registers[4][17]~q 
// )))))

	.dataa(\my_regfile|registers[5][17]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[4][17]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux46~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux46~10 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux46~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N24
cycloneive_lcell_comb \my_regfile|Mux46~11 (
// Equation(s):
// \my_regfile|Mux46~11_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux46~10_combout  & (\my_regfile|registers[7][17]~q )) # (!\my_regfile|Mux46~10_combout  & ((\my_regfile|registers[6][17]~q ))))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux46~10_combout ))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[7][17]~q ),
	.datac(\my_regfile|registers[6][17]~q ),
	.datad(\my_regfile|Mux46~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux46~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux46~11 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux46~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N10
cycloneive_lcell_comb \my_regfile|Mux46~14 (
// Equation(s):
// \my_regfile|Mux46~14_combout  = (\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & (\my_regfile|registers[3][17]~q )) # (!\mux3|out[1]~13_combout  & ((\my_regfile|registers[1][17]~q )))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|registers[3][17]~q ),
	.datac(\my_regfile|registers[1][17]~q ),
	.datad(\mux3|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux46~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux46~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux46~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N30
cycloneive_lcell_comb \my_regfile|Mux46~15 (
// Equation(s):
// \my_regfile|Mux46~15_combout  = (\my_regfile|Mux46~14_combout ) # ((!\mux3|out[0]~10_combout  & (\mux3|out[1]~13_combout  & \my_regfile|registers[2][17]~q )))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[2][17]~q ),
	.datad(\my_regfile|Mux46~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux46~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux46~15 .lut_mask = 16'hFF40;
defparam \my_regfile|Mux46~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N6
cycloneive_lcell_comb \my_regfile|Mux46~12 (
// Equation(s):
// \my_regfile|Mux46~12_combout  = (\mux3|out[0]~10_combout  & (((\mux3|out[1]~13_combout )))) # (!\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & (\my_regfile|registers[10][17]~q )) # (!\mux3|out[1]~13_combout  & ((\my_regfile|registers[8][17]~q 
// )))))

	.dataa(\my_regfile|registers[10][17]~q ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|registers[8][17]~q ),
	.datad(\mux3|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux46~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux46~12 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux46~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N4
cycloneive_lcell_comb \my_regfile|Mux46~13 (
// Equation(s):
// \my_regfile|Mux46~13_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux46~12_combout  & ((\my_regfile|registers[11][17]~q ))) # (!\my_regfile|Mux46~12_combout  & (\my_regfile|registers[9][17]~q )))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux46~12_combout ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|registers[9][17]~q ),
	.datac(\my_regfile|registers[11][17]~q ),
	.datad(\my_regfile|Mux46~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux46~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux46~13 .lut_mask = 16'hF588;
defparam \my_regfile|Mux46~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N12
cycloneive_lcell_comb \my_regfile|Mux46~16 (
// Equation(s):
// \my_regfile|Mux46~16_combout  = (\mux3|out[2]~7_combout  & (\mux3|out[3]~4_combout )) # (!\mux3|out[2]~7_combout  & ((\mux3|out[3]~4_combout  & ((\my_regfile|Mux46~13_combout ))) # (!\mux3|out[3]~4_combout  & (\my_regfile|Mux46~15_combout ))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|Mux46~15_combout ),
	.datad(\my_regfile|Mux46~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux46~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux46~16 .lut_mask = 16'hDC98;
defparam \my_regfile|Mux46~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N6
cycloneive_lcell_comb \my_regfile|Mux46~19 (
// Equation(s):
// \my_regfile|Mux46~19_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux46~16_combout  & (\my_regfile|Mux46~18_combout )) # (!\my_regfile|Mux46~16_combout  & ((\my_regfile|Mux46~11_combout ))))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux46~16_combout ))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|Mux46~18_combout ),
	.datac(\my_regfile|Mux46~11_combout ),
	.datad(\my_regfile|Mux46~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux46~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux46~19 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux46~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N18
cycloneive_lcell_comb \my_regfile|Mux46~20 (
// Equation(s):
// \my_regfile|Mux46~20_combout  = (\mux3|out[4]~15_combout  & (\my_regfile|Mux46~9_combout )) # (!\mux3|out[4]~15_combout  & ((\my_regfile|Mux46~19_combout )))

	.dataa(\my_regfile|Mux46~9_combout ),
	.datab(\mux3|out[4]~15_combout ),
	.datac(gnd),
	.datad(\my_regfile|Mux46~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux46~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux46~20 .lut_mask = 16'hBB88;
defparam \my_regfile|Mux46~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N8
cycloneive_lcell_comb \my_processor|data_operandB[17]~14 (
// Equation(s):
// \my_processor|data_operandB[17]~14_combout  = (\my_processor|decoder|ALUinB~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|decoder|ALUinB~1_combout  & (((\my_regfile|Mux46~20_combout ) # 
// (!\my_regfile|data_readRegB~35_combout ))))

	.dataa(\my_processor|decoder|ALUinB~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_regfile|data_readRegB~35_combout ),
	.datad(\my_regfile|Mux46~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[17]~14 .lut_mask = 16'hDD8D;
defparam \my_processor|data_operandB[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N8
cycloneive_io_ibuf \t_data_writeReg[16]~input (
	.i(t_data_writeReg[16]),
	.ibar(gnd),
	.o(\t_data_writeReg[16]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[16]~input .bus_hold = "false";
defparam \t_data_writeReg[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N30
cycloneive_lcell_comb \mux4|out[16]~16 (
// Equation(s):
// \mux4|out[16]~16_combout  = (\test~input_o  & \t_data_writeReg[16]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\test~input_o ),
	.datad(\t_data_writeReg[16]~input_o ),
	.cin(gnd),
	.combout(\mux4|out[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mux4|out[16]~16 .lut_mask = 16'hF000;
defparam \mux4|out[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N11
dffeas \my_regfile|registers[27][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N15
dffeas \my_regfile|registers[31][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N21
dffeas \my_regfile|registers[19][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N9
dffeas \my_regfile|registers[23][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N20
cycloneive_lcell_comb \my_regfile|Mux47~7 (
// Equation(s):
// \my_regfile|Mux47~7_combout  = (\mux3|out[2]~7_combout  & ((\mux3|out[3]~4_combout ) # ((\my_regfile|registers[23][16]~q )))) # (!\mux3|out[2]~7_combout  & (!\mux3|out[3]~4_combout  & (\my_regfile|registers[19][16]~q )))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|registers[19][16]~q ),
	.datad(\my_regfile|registers[23][16]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux47~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux47~7 .lut_mask = 16'hBA98;
defparam \my_regfile|Mux47~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N14
cycloneive_lcell_comb \my_regfile|Mux47~8 (
// Equation(s):
// \my_regfile|Mux47~8_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux47~7_combout  & ((\my_regfile|registers[31][16]~q ))) # (!\my_regfile|Mux47~7_combout  & (\my_regfile|registers[27][16]~q )))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux47~7_combout ))))

	.dataa(\my_regfile|registers[27][16]~q ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|registers[31][16]~q ),
	.datad(\my_regfile|Mux47~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux47~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux47~8 .lut_mask = 16'hF388;
defparam \my_regfile|Mux47~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N31
dffeas \my_regfile|registers[21][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N25
dffeas \my_regfile|registers[17][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N24
cycloneive_lcell_comb \my_regfile|Mux47~0 (
// Equation(s):
// \my_regfile|Mux47~0_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|registers[21][16]~q ) # ((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & (((\my_regfile|registers[17][16]~q  & !\mux3|out[3]~4_combout ))))

	.dataa(\my_regfile|registers[21][16]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[17][16]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux47~0 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N15
dffeas \my_regfile|registers[29][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N17
dffeas \my_regfile|registers[25][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N16
cycloneive_lcell_comb \my_regfile|Mux47~1 (
// Equation(s):
// \my_regfile|Mux47~1_combout  = (\my_regfile|Mux47~0_combout  & ((\my_regfile|registers[29][16]~q ) # ((!\mux3|out[3]~4_combout )))) # (!\my_regfile|Mux47~0_combout  & (((\my_regfile|registers[25][16]~q  & \mux3|out[3]~4_combout ))))

	.dataa(\my_regfile|Mux47~0_combout ),
	.datab(\my_regfile|registers[29][16]~q ),
	.datac(\my_regfile|registers[25][16]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux47~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux47~1 .lut_mask = 16'hD8AA;
defparam \my_regfile|Mux47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N9
dffeas \my_regfile|registers[22][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N1
dffeas \my_regfile|registers[30][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N3
dffeas \my_regfile|registers[26][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N7
dffeas \my_regfile|registers[18][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N6
cycloneive_lcell_comb \my_regfile|Mux47~2 (
// Equation(s):
// \my_regfile|Mux47~2_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|registers[26][16]~q ) # ((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & (((\my_regfile|registers[18][16]~q  & !\mux3|out[2]~7_combout ))))

	.dataa(\my_regfile|registers[26][16]~q ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|registers[18][16]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux47~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux47~2 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux47~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N0
cycloneive_lcell_comb \my_regfile|Mux47~3 (
// Equation(s):
// \my_regfile|Mux47~3_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux47~2_combout  & ((\my_regfile|registers[30][16]~q ))) # (!\my_regfile|Mux47~2_combout  & (\my_regfile|registers[22][16]~q )))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux47~2_combout ))))

	.dataa(\my_regfile|registers[22][16]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[30][16]~q ),
	.datad(\my_regfile|Mux47~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux47~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux47~3 .lut_mask = 16'hF388;
defparam \my_regfile|Mux47~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N29
dffeas \my_regfile|registers[20][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N27
dffeas \my_regfile|registers[28][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N1
dffeas \my_regfile|registers[24][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N9
dffeas \my_regfile|registers[16][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N8
cycloneive_lcell_comb \my_regfile|Mux47~4 (
// Equation(s):
// \my_regfile|Mux47~4_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|registers[24][16]~q ) # ((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & (((\my_regfile|registers[16][16]~q  & !\mux3|out[2]~7_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[24][16]~q ),
	.datac(\my_regfile|registers[16][16]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux47~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux47~4 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux47~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N26
cycloneive_lcell_comb \my_regfile|Mux47~5 (
// Equation(s):
// \my_regfile|Mux47~5_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux47~4_combout  & ((\my_regfile|registers[28][16]~q ))) # (!\my_regfile|Mux47~4_combout  & (\my_regfile|registers[20][16]~q )))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux47~4_combout ))))

	.dataa(\my_regfile|registers[20][16]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[28][16]~q ),
	.datad(\my_regfile|Mux47~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux47~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux47~5 .lut_mask = 16'hF388;
defparam \my_regfile|Mux47~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N0
cycloneive_lcell_comb \my_regfile|Mux47~6 (
// Equation(s):
// \my_regfile|Mux47~6_combout  = (\mux3|out[0]~10_combout  & (\mux3|out[1]~13_combout )) # (!\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & (\my_regfile|Mux47~3_combout )) # (!\mux3|out[1]~13_combout  & ((\my_regfile|Mux47~5_combout )))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|Mux47~3_combout ),
	.datad(\my_regfile|Mux47~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux47~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux47~6 .lut_mask = 16'hD9C8;
defparam \my_regfile|Mux47~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N26
cycloneive_lcell_comb \my_regfile|Mux47~9 (
// Equation(s):
// \my_regfile|Mux47~9_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux47~6_combout  & (\my_regfile|Mux47~8_combout )) # (!\my_regfile|Mux47~6_combout  & ((\my_regfile|Mux47~1_combout ))))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux47~6_combout ))))

	.dataa(\my_regfile|Mux47~8_combout ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|Mux47~1_combout ),
	.datad(\my_regfile|Mux47~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux47~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux47~9 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux47~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N10
cycloneive_lcell_comb \my_regfile|registers[11][16]~feeder (
// Equation(s):
// \my_regfile|registers[11][16]~feeder_combout  = \mux4|out[16]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[16]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[11][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[11][16]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[11][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N11
dffeas \my_regfile|registers[11][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[11][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N31
dffeas \my_regfile|registers[9][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N0
cycloneive_lcell_comb \my_regfile|registers[8][16]~feeder (
// Equation(s):
// \my_regfile|registers[8][16]~feeder_combout  = \mux4|out[16]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[16]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[8][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[8][16]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[8][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N1
dffeas \my_regfile|registers[8][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[8][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N23
dffeas \my_regfile|registers[10][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N0
cycloneive_lcell_comb \my_regfile|Mux47~10 (
// Equation(s):
// \my_regfile|Mux47~10_combout  = (\mux3|out[1]~13_combout  & (((\my_regfile|registers[10][16]~q ) # (\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & (\my_regfile|registers[8][16]~q  & ((!\mux3|out[0]~10_combout ))))

	.dataa(\my_regfile|registers[8][16]~q ),
	.datab(\my_regfile|registers[10][16]~q ),
	.datac(\mux3|out[1]~13_combout ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux47~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux47~10 .lut_mask = 16'hF0CA;
defparam \my_regfile|Mux47~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N30
cycloneive_lcell_comb \my_regfile|Mux47~11 (
// Equation(s):
// \my_regfile|Mux47~11_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux47~10_combout  & (\my_regfile|registers[11][16]~q )) # (!\my_regfile|Mux47~10_combout  & ((\my_regfile|registers[9][16]~q ))))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux47~10_combout ))))

	.dataa(\my_regfile|registers[11][16]~q ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|registers[9][16]~q ),
	.datad(\my_regfile|Mux47~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux47~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux47~11 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux47~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N31
dffeas \my_regfile|registers[6][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N27
dffeas \my_regfile|registers[7][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N25
dffeas \my_regfile|registers[5][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N13
dffeas \my_regfile|registers[4][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N12
cycloneive_lcell_comb \my_regfile|Mux47~12 (
// Equation(s):
// \my_regfile|Mux47~12_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & (\my_regfile|registers[5][16]~q )) # (!\mux3|out[0]~10_combout  & ((\my_regfile|registers[4][16]~q 
// )))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[5][16]~q ),
	.datac(\my_regfile|registers[4][16]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux47~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux47~12 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux47~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N26
cycloneive_lcell_comb \my_regfile|Mux47~13 (
// Equation(s):
// \my_regfile|Mux47~13_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux47~12_combout  & ((\my_regfile|registers[7][16]~q ))) # (!\my_regfile|Mux47~12_combout  & (\my_regfile|registers[6][16]~q )))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux47~12_combout ))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[6][16]~q ),
	.datac(\my_regfile|registers[7][16]~q ),
	.datad(\my_regfile|Mux47~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux47~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux47~13 .lut_mask = 16'hF588;
defparam \my_regfile|Mux47~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N19
dffeas \my_regfile|registers[2][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N11
dffeas \my_regfile|registers[3][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N1
dffeas \my_regfile|registers[1][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N0
cycloneive_lcell_comb \my_regfile|Mux47~14 (
// Equation(s):
// \my_regfile|Mux47~14_combout  = (\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & (\my_regfile|registers[3][16]~q )) # (!\mux3|out[1]~13_combout  & ((\my_regfile|registers[1][16]~q )))))

	.dataa(\my_regfile|registers[3][16]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[1][16]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux47~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux47~14 .lut_mask = 16'hB800;
defparam \my_regfile|Mux47~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N18
cycloneive_lcell_comb \my_regfile|Mux47~15 (
// Equation(s):
// \my_regfile|Mux47~15_combout  = (\my_regfile|Mux47~14_combout ) # ((\mux3|out[1]~13_combout  & (!\mux3|out[0]~10_combout  & \my_regfile|registers[2][16]~q )))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|registers[2][16]~q ),
	.datad(\my_regfile|Mux47~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux47~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux47~15 .lut_mask = 16'hFF20;
defparam \my_regfile|Mux47~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N8
cycloneive_lcell_comb \my_regfile|Mux47~16 (
// Equation(s):
// \my_regfile|Mux47~16_combout  = (\mux3|out[2]~7_combout  & ((\mux3|out[3]~4_combout ) # ((\my_regfile|Mux47~13_combout )))) # (!\mux3|out[2]~7_combout  & (!\mux3|out[3]~4_combout  & ((\my_regfile|Mux47~15_combout ))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|Mux47~13_combout ),
	.datad(\my_regfile|Mux47~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux47~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux47~16 .lut_mask = 16'hB9A8;
defparam \my_regfile|Mux47~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N31
dffeas \my_regfile|registers[15][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux4|out[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y37_N5
dffeas \my_regfile|registers[14][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N18
cycloneive_lcell_comb \my_regfile|registers[13][16]~feeder (
// Equation(s):
// \my_regfile|registers[13][16]~feeder_combout  = \mux4|out[16]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[16]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[13][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[13][16]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[13][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N19
dffeas \my_regfile|registers[13][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[13][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y37_N3
dffeas \my_regfile|registers[12][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N2
cycloneive_lcell_comb \my_regfile|Mux47~17 (
// Equation(s):
// \my_regfile|Mux47~17_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|registers[13][16]~q ) # ((\mux3|out[1]~13_combout )))) # (!\mux3|out[0]~10_combout  & (((\my_regfile|registers[12][16]~q  & !\mux3|out[1]~13_combout ))))

	.dataa(\my_regfile|registers[13][16]~q ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|registers[12][16]~q ),
	.datad(\mux3|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux47~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux47~17 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux47~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N4
cycloneive_lcell_comb \my_regfile|Mux47~18 (
// Equation(s):
// \my_regfile|Mux47~18_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux47~17_combout  & (\my_regfile|registers[15][16]~q )) # (!\my_regfile|Mux47~17_combout  & ((\my_regfile|registers[14][16]~q ))))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux47~17_combout ))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[15][16]~q ),
	.datac(\my_regfile|registers[14][16]~q ),
	.datad(\my_regfile|Mux47~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux47~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux47~18 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux47~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N10
cycloneive_lcell_comb \my_regfile|Mux47~19 (
// Equation(s):
// \my_regfile|Mux47~19_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux47~16_combout  & ((\my_regfile|Mux47~18_combout ))) # (!\my_regfile|Mux47~16_combout  & (\my_regfile|Mux47~11_combout )))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux47~16_combout ))))

	.dataa(\my_regfile|Mux47~11_combout ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|Mux47~16_combout ),
	.datad(\my_regfile|Mux47~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux47~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux47~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux47~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N20
cycloneive_lcell_comb \my_regfile|Mux47~20 (
// Equation(s):
// \my_regfile|Mux47~20_combout  = (\mux3|out[4]~15_combout  & (\my_regfile|Mux47~9_combout )) # (!\mux3|out[4]~15_combout  & ((\my_regfile|Mux47~19_combout )))

	.dataa(\mux3|out[4]~15_combout ),
	.datab(gnd),
	.datac(\my_regfile|Mux47~9_combout ),
	.datad(\my_regfile|Mux47~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux47~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux47~20 .lut_mask = 16'hF5A0;
defparam \my_regfile|Mux47~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N22
cycloneive_lcell_comb \my_processor|data_operandB[16]~15 (
// Equation(s):
// \my_processor|data_operandB[16]~15_combout  = (\my_processor|decoder|ALUinB~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|decoder|ALUinB~1_combout  & (((\my_regfile|Mux47~20_combout ) # 
// (!\my_regfile|data_readRegB~35_combout ))))

	.dataa(\my_processor|decoder|ALUinB~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_regfile|data_readRegB~35_combout ),
	.datad(\my_regfile|Mux47~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[16]~15 .lut_mask = 16'hDD8D;
defparam \my_processor|data_operandB[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N22
cycloneive_lcell_comb \my_regfile|Mux15~10 (
// Equation(s):
// \my_regfile|Mux15~10_combout  = (\mux2|out[0]~2_combout  & (((\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[10][16]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[8][16]~q ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|registers[8][16]~q ),
	.datac(\my_regfile|registers[10][16]~q ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~10 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N20
cycloneive_lcell_comb \my_regfile|Mux15~11 (
// Equation(s):
// \my_regfile|Mux15~11_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux15~10_combout  & (\my_regfile|registers[11][16]~q )) # (!\my_regfile|Mux15~10_combout  & ((\my_regfile|registers[9][16]~q ))))) # (!\mux2|out[0]~2_combout  & 
// (((\my_regfile|Mux15~10_combout ))))

	.dataa(\my_regfile|registers[11][16]~q ),
	.datab(\my_regfile|registers[9][16]~q ),
	.datac(\mux2|out[0]~2_combout ),
	.datad(\my_regfile|Mux15~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~11 .lut_mask = 16'hAFC0;
defparam \my_regfile|Mux15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N24
cycloneive_lcell_comb \my_regfile|Mux15~17 (
// Equation(s):
// \my_regfile|Mux15~17_combout  = (\mux2|out[1]~3_combout  & (((\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout  & ((\my_regfile|registers[13][16]~q ))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[12][16]~q ))))

	.dataa(\my_regfile|registers[12][16]~q ),
	.datab(\my_regfile|registers[13][16]~q ),
	.datac(\mux2|out[1]~3_combout ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~17 .lut_mask = 16'hFC0A;
defparam \my_regfile|Mux15~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N26
cycloneive_lcell_comb \my_regfile|Mux15~18 (
// Equation(s):
// \my_regfile|Mux15~18_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux15~17_combout  & (\my_regfile|registers[15][16]~q )) # (!\my_regfile|Mux15~17_combout  & ((\my_regfile|registers[14][16]~q ))))) # (!\mux2|out[1]~3_combout  & 
// (((\my_regfile|Mux15~17_combout ))))

	.dataa(\my_regfile|registers[15][16]~q ),
	.datab(\my_regfile|registers[14][16]~q ),
	.datac(\mux2|out[1]~3_combout ),
	.datad(\my_regfile|Mux15~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~18 .lut_mask = 16'hAFC0;
defparam \my_regfile|Mux15~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N24
cycloneive_lcell_comb \my_regfile|Mux15~12 (
// Equation(s):
// \my_regfile|Mux15~12_combout  = (\mux2|out[1]~3_combout  & (((\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout  & ((\my_regfile|registers[5][16]~q ))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[4][16]~q ))))

	.dataa(\my_regfile|registers[4][16]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[5][16]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~12 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux15~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N30
cycloneive_lcell_comb \my_regfile|Mux15~13 (
// Equation(s):
// \my_regfile|Mux15~13_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux15~12_combout  & (\my_regfile|registers[7][16]~q )) # (!\my_regfile|Mux15~12_combout  & ((\my_regfile|registers[6][16]~q ))))) # (!\mux2|out[1]~3_combout  & 
// (((\my_regfile|Mux15~12_combout ))))

	.dataa(\my_regfile|registers[7][16]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[6][16]~q ),
	.datad(\my_regfile|Mux15~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~13 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux15~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N10
cycloneive_lcell_comb \my_regfile|Mux15~14 (
// Equation(s):
// \my_regfile|Mux15~14_combout  = (\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[3][16]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[1][16]~q ))))

	.dataa(\my_regfile|registers[1][16]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[3][16]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~14 .lut_mask = 16'hE200;
defparam \my_regfile|Mux15~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N0
cycloneive_lcell_comb \my_regfile|Mux15~15 (
// Equation(s):
// \my_regfile|Mux15~15_combout  = (\my_regfile|Mux15~14_combout ) # ((!\mux2|out[0]~2_combout  & (\mux2|out[1]~3_combout  & \my_regfile|registers[2][16]~q )))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[2][16]~q ),
	.datad(\my_regfile|Mux15~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~15 .lut_mask = 16'hFF40;
defparam \my_regfile|Mux15~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N0
cycloneive_lcell_comb \my_regfile|Mux15~16 (
// Equation(s):
// \my_regfile|Mux15~16_combout  = (\mux2|out[3]~0_combout  & (\mux2|out[2]~1_combout )) # (!\mux2|out[3]~0_combout  & ((\mux2|out[2]~1_combout  & (\my_regfile|Mux15~13_combout )) # (!\mux2|out[2]~1_combout  & ((\my_regfile|Mux15~15_combout )))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|Mux15~13_combout ),
	.datad(\my_regfile|Mux15~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~16 .lut_mask = 16'hD9C8;
defparam \my_regfile|Mux15~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N26
cycloneive_lcell_comb \my_regfile|Mux15~19 (
// Equation(s):
// \my_regfile|Mux15~19_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux15~16_combout  & ((\my_regfile|Mux15~18_combout ))) # (!\my_regfile|Mux15~16_combout  & (\my_regfile|Mux15~11_combout )))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux15~16_combout ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|Mux15~11_combout ),
	.datac(\my_regfile|Mux15~18_combout ),
	.datad(\my_regfile|Mux15~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~19 .lut_mask = 16'hF588;
defparam \my_regfile|Mux15~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N30
cycloneive_lcell_comb \my_regfile|Mux15~0 (
// Equation(s):
// \my_regfile|Mux15~0_combout  = (\mux2|out[2]~1_combout  & (((\my_regfile|registers[21][16]~q ) # (\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[17][16]~q  & ((!\mux2|out[3]~0_combout ))))

	.dataa(\my_regfile|registers[17][16]~q ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|registers[21][16]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~0 .lut_mask = 16'hCCE2;
defparam \my_regfile|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N14
cycloneive_lcell_comb \my_regfile|Mux15~1 (
// Equation(s):
// \my_regfile|Mux15~1_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux15~0_combout  & ((\my_regfile|registers[29][16]~q ))) # (!\my_regfile|Mux15~0_combout  & (\my_regfile|registers[25][16]~q )))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux15~0_combout ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|registers[25][16]~q ),
	.datac(\my_regfile|registers[29][16]~q ),
	.datad(\my_regfile|Mux15~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~1 .lut_mask = 16'hF588;
defparam \my_regfile|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N8
cycloneive_lcell_comb \my_regfile|Mux15~7 (
// Equation(s):
// \my_regfile|Mux15~7_combout  = (\mux2|out[3]~0_combout  & (((\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & ((\mux2|out[2]~1_combout  & ((\my_regfile|registers[23][16]~q ))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[19][16]~q ))))

	.dataa(\my_regfile|registers[19][16]~q ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|registers[23][16]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~7 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N10
cycloneive_lcell_comb \my_regfile|Mux15~8 (
// Equation(s):
// \my_regfile|Mux15~8_combout  = (\my_regfile|Mux15~7_combout  & ((\my_regfile|registers[31][16]~q ) # ((!\mux2|out[3]~0_combout )))) # (!\my_regfile|Mux15~7_combout  & (((\my_regfile|registers[27][16]~q  & \mux2|out[3]~0_combout ))))

	.dataa(\my_regfile|Mux15~7_combout ),
	.datab(\my_regfile|registers[31][16]~q ),
	.datac(\my_regfile|registers[27][16]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~8 .lut_mask = 16'hD8AA;
defparam \my_regfile|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N16
cycloneive_lcell_comb \my_regfile|Mux15~2 (
// Equation(s):
// \my_regfile|Mux15~2_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & ((\my_regfile|registers[26][16]~q ))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[18][16]~q ))))

	.dataa(\my_regfile|registers[18][16]~q ),
	.datab(\my_regfile|registers[26][16]~q ),
	.datac(\mux2|out[2]~1_combout ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~2 .lut_mask = 16'hFC0A;
defparam \my_regfile|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N8
cycloneive_lcell_comb \my_regfile|Mux15~3 (
// Equation(s):
// \my_regfile|Mux15~3_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux15~2_combout  & (\my_regfile|registers[30][16]~q )) # (!\my_regfile|Mux15~2_combout  & ((\my_regfile|registers[22][16]~q ))))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux15~2_combout ))))

	.dataa(\my_regfile|registers[30][16]~q ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|registers[22][16]~q ),
	.datad(\my_regfile|Mux15~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~3 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N0
cycloneive_lcell_comb \my_regfile|Mux15~4 (
// Equation(s):
// \my_regfile|Mux15~4_combout  = (\mux2|out[3]~0_combout  & (((\my_regfile|registers[24][16]~q ) # (\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[16][16]~q  & ((!\mux2|out[2]~1_combout ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|registers[16][16]~q ),
	.datac(\my_regfile|registers[24][16]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~4 .lut_mask = 16'hAAE4;
defparam \my_regfile|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N28
cycloneive_lcell_comb \my_regfile|Mux15~5 (
// Equation(s):
// \my_regfile|Mux15~5_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux15~4_combout  & (\my_regfile|registers[28][16]~q )) # (!\my_regfile|Mux15~4_combout  & ((\my_regfile|registers[20][16]~q ))))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux15~4_combout ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[28][16]~q ),
	.datac(\my_regfile|registers[20][16]~q ),
	.datad(\my_regfile|Mux15~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~5 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N18
cycloneive_lcell_comb \my_regfile|Mux15~6 (
// Equation(s):
// \my_regfile|Mux15~6_combout  = (\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout ) # ((\my_regfile|Mux15~3_combout )))) # (!\mux2|out[1]~3_combout  & (!\mux2|out[0]~2_combout  & ((\my_regfile|Mux15~5_combout ))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|Mux15~3_combout ),
	.datad(\my_regfile|Mux15~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~6 .lut_mask = 16'hB9A8;
defparam \my_regfile|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N10
cycloneive_lcell_comb \my_regfile|Mux15~9 (
// Equation(s):
// \my_regfile|Mux15~9_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux15~6_combout  & ((\my_regfile|Mux15~8_combout ))) # (!\my_regfile|Mux15~6_combout  & (\my_regfile|Mux15~1_combout )))) # (!\mux2|out[0]~2_combout  & (((\my_regfile|Mux15~6_combout 
// ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|Mux15~1_combout ),
	.datac(\my_regfile|Mux15~8_combout ),
	.datad(\my_regfile|Mux15~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~9 .lut_mask = 16'hF588;
defparam \my_regfile|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~51 (
// Equation(s):
// \my_regfile|data_readRegA[16]~51_combout  = ((\mux2|out[4]~4_combout  & ((\my_regfile|Mux15~9_combout ))) # (!\mux2|out[4]~4_combout  & (\my_regfile|Mux15~19_combout ))) # (!\my_regfile|data_readRegA~35_combout )

	.dataa(\my_regfile|data_readRegA~35_combout ),
	.datab(\mux2|out[4]~4_combout ),
	.datac(\my_regfile|Mux15~19_combout ),
	.datad(\my_regfile|Mux15~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~51 .lut_mask = 16'hFD75;
defparam \my_regfile|data_readRegA[16]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y0_N8
cycloneive_io_ibuf \t_data_writeReg[15]~input (
	.i(t_data_writeReg[15]),
	.ibar(gnd),
	.o(\t_data_writeReg[15]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[15]~input .bus_hold = "false";
defparam \t_data_writeReg[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N24
cycloneive_lcell_comb \mux4|out[15]~15 (
// Equation(s):
// \mux4|out[15]~15_combout  = (\test~input_o  & \t_data_writeReg[15]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\test~input_o ),
	.datad(\t_data_writeReg[15]~input_o ),
	.cin(gnd),
	.combout(\mux4|out[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mux4|out[15]~15 .lut_mask = 16'hF000;
defparam \mux4|out[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N5
dffeas \my_regfile|registers[29][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N29
dffeas \my_regfile|registers[21][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N14
cycloneive_lcell_comb \my_regfile|registers[25][15]~feeder (
// Equation(s):
// \my_regfile|registers[25][15]~feeder_combout  = \mux4|out[15]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[15]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[25][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[25][15]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[25][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N15
dffeas \my_regfile|registers[25][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[25][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N7
dffeas \my_regfile|registers[17][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N6
cycloneive_lcell_comb \my_regfile|Mux48~0 (
// Equation(s):
// \my_regfile|Mux48~0_combout  = (\mux3|out[2]~7_combout  & (((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & ((\mux3|out[3]~4_combout  & (\my_regfile|registers[25][15]~q )) # (!\mux3|out[3]~4_combout  & ((\my_regfile|registers[17][15]~q )))))

	.dataa(\my_regfile|registers[25][15]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[17][15]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux48~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux48~0 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N28
cycloneive_lcell_comb \my_regfile|Mux48~1 (
// Equation(s):
// \my_regfile|Mux48~1_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux48~0_combout  & (\my_regfile|registers[29][15]~q )) # (!\my_regfile|Mux48~0_combout  & ((\my_regfile|registers[21][15]~q ))))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux48~0_combout ))))

	.dataa(\my_regfile|registers[29][15]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[21][15]~q ),
	.datad(\my_regfile|Mux48~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux48~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux48~1 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N29
dffeas \my_regfile|registers[23][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N31
dffeas \my_regfile|registers[31][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N11
dffeas \my_regfile|registers[27][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N13
dffeas \my_regfile|registers[19][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N12
cycloneive_lcell_comb \my_regfile|Mux48~7 (
// Equation(s):
// \my_regfile|Mux48~7_combout  = (\mux3|out[2]~7_combout  & (((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & ((\mux3|out[3]~4_combout  & (\my_regfile|registers[27][15]~q )) # (!\mux3|out[3]~4_combout  & ((\my_regfile|registers[19][15]~q )))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|registers[27][15]~q ),
	.datac(\my_regfile|registers[19][15]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux48~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux48~7 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux48~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N30
cycloneive_lcell_comb \my_regfile|Mux48~8 (
// Equation(s):
// \my_regfile|Mux48~8_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux48~7_combout  & ((\my_regfile|registers[31][15]~q ))) # (!\my_regfile|Mux48~7_combout  & (\my_regfile|registers[23][15]~q )))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux48~7_combout ))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|registers[23][15]~q ),
	.datac(\my_regfile|registers[31][15]~q ),
	.datad(\my_regfile|Mux48~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux48~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux48~8 .lut_mask = 16'hF588;
defparam \my_regfile|Mux48~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N11
dffeas \my_regfile|registers[24][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N15
dffeas \my_regfile|registers[28][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N21
dffeas \my_regfile|registers[16][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N12
cycloneive_lcell_comb \my_regfile|registers[20][15]~feeder (
// Equation(s):
// \my_regfile|registers[20][15]~feeder_combout  = \mux4|out[15]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[15]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[20][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[20][15]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[20][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N13
dffeas \my_regfile|registers[20][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[20][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N20
cycloneive_lcell_comb \my_regfile|Mux48~4 (
// Equation(s):
// \my_regfile|Mux48~4_combout  = (\mux3|out[3]~4_combout  & (\mux3|out[2]~7_combout )) # (!\mux3|out[3]~4_combout  & ((\mux3|out[2]~7_combout  & ((\my_regfile|registers[20][15]~q ))) # (!\mux3|out[2]~7_combout  & (\my_regfile|registers[16][15]~q ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[16][15]~q ),
	.datad(\my_regfile|registers[20][15]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux48~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux48~4 .lut_mask = 16'hDC98;
defparam \my_regfile|Mux48~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N14
cycloneive_lcell_comb \my_regfile|Mux48~5 (
// Equation(s):
// \my_regfile|Mux48~5_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux48~4_combout  & ((\my_regfile|registers[28][15]~q ))) # (!\my_regfile|Mux48~4_combout  & (\my_regfile|registers[24][15]~q )))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux48~4_combout ))))

	.dataa(\my_regfile|registers[24][15]~q ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|registers[28][15]~q ),
	.datad(\my_regfile|Mux48~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux48~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux48~5 .lut_mask = 16'hF388;
defparam \my_regfile|Mux48~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N29
dffeas \my_regfile|registers[26][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N7
dffeas \my_regfile|registers[30][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N25
dffeas \my_regfile|registers[22][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N19
dffeas \my_regfile|registers[18][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N18
cycloneive_lcell_comb \my_regfile|Mux48~2 (
// Equation(s):
// \my_regfile|Mux48~2_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|registers[22][15]~q ) # ((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & (((\my_regfile|registers[18][15]~q  & !\mux3|out[3]~4_combout ))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|registers[22][15]~q ),
	.datac(\my_regfile|registers[18][15]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux48~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux48~2 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux48~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N6
cycloneive_lcell_comb \my_regfile|Mux48~3 (
// Equation(s):
// \my_regfile|Mux48~3_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux48~2_combout  & ((\my_regfile|registers[30][15]~q ))) # (!\my_regfile|Mux48~2_combout  & (\my_regfile|registers[26][15]~q )))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux48~2_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[26][15]~q ),
	.datac(\my_regfile|registers[30][15]~q ),
	.datad(\my_regfile|Mux48~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux48~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux48~3 .lut_mask = 16'hF588;
defparam \my_regfile|Mux48~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N16
cycloneive_lcell_comb \my_regfile|Mux48~6 (
// Equation(s):
// \my_regfile|Mux48~6_combout  = (\mux3|out[0]~10_combout  & (\mux3|out[1]~13_combout )) # (!\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & ((\my_regfile|Mux48~3_combout ))) # (!\mux3|out[1]~13_combout  & (\my_regfile|Mux48~5_combout ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|Mux48~5_combout ),
	.datad(\my_regfile|Mux48~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux48~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux48~6 .lut_mask = 16'hDC98;
defparam \my_regfile|Mux48~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N30
cycloneive_lcell_comb \my_regfile|Mux48~9 (
// Equation(s):
// \my_regfile|Mux48~9_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux48~6_combout  & ((\my_regfile|Mux48~8_combout ))) # (!\my_regfile|Mux48~6_combout  & (\my_regfile|Mux48~1_combout )))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux48~6_combout ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|Mux48~1_combout ),
	.datac(\my_regfile|Mux48~8_combout ),
	.datad(\my_regfile|Mux48~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux48~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux48~9 .lut_mask = 16'hF588;
defparam \my_regfile|Mux48~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N24
cycloneive_lcell_comb \my_regfile|registers[7][15]~feeder (
// Equation(s):
// \my_regfile|registers[7][15]~feeder_combout  = \mux4|out[15]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[15]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[7][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[7][15]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[7][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N25
dffeas \my_regfile|registers[7][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[7][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N14
cycloneive_lcell_comb \my_regfile|registers[6][15]~feeder (
// Equation(s):
// \my_regfile|registers[6][15]~feeder_combout  = \mux4|out[15]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[15]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[6][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[6][15]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[6][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N15
dffeas \my_regfile|registers[6][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[6][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N4
cycloneive_lcell_comb \my_regfile|registers[5][15]~feeder (
// Equation(s):
// \my_regfile|registers[5][15]~feeder_combout  = \mux4|out[15]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[15]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[5][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[5][15]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[5][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N5
dffeas \my_regfile|registers[5][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[5][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N30
cycloneive_lcell_comb \my_regfile|registers[4][15]~feeder (
// Equation(s):
// \my_regfile|registers[4][15]~feeder_combout  = \mux4|out[15]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[15]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[4][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[4][15]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[4][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N31
dffeas \my_regfile|registers[4][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[4][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N12
cycloneive_lcell_comb \my_regfile|Mux48~10 (
// Equation(s):
// \my_regfile|Mux48~10_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & (\my_regfile|registers[5][15]~q )) # (!\mux3|out[0]~10_combout  & ((\my_regfile|registers[4][15]~q 
// )))))

	.dataa(\my_regfile|registers[5][15]~q ),
	.datab(\my_regfile|registers[4][15]~q ),
	.datac(\mux3|out[1]~13_combout ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux48~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux48~10 .lut_mask = 16'hFA0C;
defparam \my_regfile|Mux48~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N10
cycloneive_lcell_comb \my_regfile|Mux48~11 (
// Equation(s):
// \my_regfile|Mux48~11_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux48~10_combout  & (\my_regfile|registers[7][15]~q )) # (!\my_regfile|Mux48~10_combout  & ((\my_regfile|registers[6][15]~q ))))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux48~10_combout ))))

	.dataa(\my_regfile|registers[7][15]~q ),
	.datab(\my_regfile|registers[6][15]~q ),
	.datac(\mux3|out[1]~13_combout ),
	.datad(\my_regfile|Mux48~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux48~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux48~11 .lut_mask = 16'hAFC0;
defparam \my_regfile|Mux48~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N25
dffeas \my_regfile|registers[15][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux4|out[15]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N15
dffeas \my_regfile|registers[14][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N29
dffeas \my_regfile|registers[13][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N5
dffeas \my_regfile|registers[12][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N4
cycloneive_lcell_comb \my_regfile|Mux48~17 (
// Equation(s):
// \my_regfile|Mux48~17_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & (\my_regfile|registers[13][15]~q )) # (!\mux3|out[0]~10_combout  & ((\my_regfile|registers[12][15]~q 
// )))))

	.dataa(\my_regfile|registers[13][15]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[12][15]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux48~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux48~17 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux48~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N14
cycloneive_lcell_comb \my_regfile|Mux48~18 (
// Equation(s):
// \my_regfile|Mux48~18_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux48~17_combout  & (\my_regfile|registers[15][15]~q )) # (!\my_regfile|Mux48~17_combout  & ((\my_regfile|registers[14][15]~q ))))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux48~17_combout ))))

	.dataa(\my_regfile|registers[15][15]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[14][15]~q ),
	.datad(\my_regfile|Mux48~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux48~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux48~18 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux48~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N11
dffeas \my_regfile|registers[2][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N25
dffeas \my_regfile|registers[3][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N21
dffeas \my_regfile|registers[1][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N20
cycloneive_lcell_comb \my_regfile|Mux48~14 (
// Equation(s):
// \my_regfile|Mux48~14_combout  = (\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & (\my_regfile|registers[3][15]~q )) # (!\mux3|out[1]~13_combout  & ((\my_regfile|registers[1][15]~q )))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[3][15]~q ),
	.datac(\my_regfile|registers[1][15]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux48~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux48~14 .lut_mask = 16'hD800;
defparam \my_regfile|Mux48~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N10
cycloneive_lcell_comb \my_regfile|Mux48~15 (
// Equation(s):
// \my_regfile|Mux48~15_combout  = (\my_regfile|Mux48~14_combout ) # ((\mux3|out[1]~13_combout  & (!\mux3|out[0]~10_combout  & \my_regfile|registers[2][15]~q )))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|registers[2][15]~q ),
	.datad(\my_regfile|Mux48~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux48~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux48~15 .lut_mask = 16'hFF20;
defparam \my_regfile|Mux48~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N30
cycloneive_lcell_comb \my_regfile|registers[11][15]~feeder (
// Equation(s):
// \my_regfile|registers[11][15]~feeder_combout  = \mux4|out[15]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[15]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[11][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[11][15]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[11][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N31
dffeas \my_regfile|registers[11][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[11][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N29
dffeas \my_regfile|registers[9][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N29
dffeas \my_regfile|registers[10][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N31
dffeas \my_regfile|registers[8][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N30
cycloneive_lcell_comb \my_regfile|Mux48~12 (
// Equation(s):
// \my_regfile|Mux48~12_combout  = (\mux3|out[0]~10_combout  & (((\mux3|out[1]~13_combout )))) # (!\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & (\my_regfile|registers[10][15]~q )) # (!\mux3|out[1]~13_combout  & ((\my_regfile|registers[8][15]~q 
// )))))

	.dataa(\my_regfile|registers[10][15]~q ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|registers[8][15]~q ),
	.datad(\mux3|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux48~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux48~12 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux48~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N14
cycloneive_lcell_comb \my_regfile|Mux48~13 (
// Equation(s):
// \my_regfile|Mux48~13_combout  = (\my_regfile|Mux48~12_combout  & ((\my_regfile|registers[11][15]~q ) # ((!\mux3|out[0]~10_combout )))) # (!\my_regfile|Mux48~12_combout  & (((\my_regfile|registers[9][15]~q  & \mux3|out[0]~10_combout ))))

	.dataa(\my_regfile|registers[11][15]~q ),
	.datab(\my_regfile|registers[9][15]~q ),
	.datac(\my_regfile|Mux48~12_combout ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux48~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux48~13 .lut_mask = 16'hACF0;
defparam \my_regfile|Mux48~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N6
cycloneive_lcell_comb \my_regfile|Mux48~16 (
// Equation(s):
// \my_regfile|Mux48~16_combout  = (\mux3|out[2]~7_combout  & (\mux3|out[3]~4_combout )) # (!\mux3|out[2]~7_combout  & ((\mux3|out[3]~4_combout  & ((\my_regfile|Mux48~13_combout ))) # (!\mux3|out[3]~4_combout  & (\my_regfile|Mux48~15_combout ))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|Mux48~15_combout ),
	.datad(\my_regfile|Mux48~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux48~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux48~16 .lut_mask = 16'hDC98;
defparam \my_regfile|Mux48~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N24
cycloneive_lcell_comb \my_regfile|Mux48~19 (
// Equation(s):
// \my_regfile|Mux48~19_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux48~16_combout  & ((\my_regfile|Mux48~18_combout ))) # (!\my_regfile|Mux48~16_combout  & (\my_regfile|Mux48~11_combout )))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux48~16_combout ))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|Mux48~11_combout ),
	.datac(\my_regfile|Mux48~18_combout ),
	.datad(\my_regfile|Mux48~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux48~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux48~19 .lut_mask = 16'hF588;
defparam \my_regfile|Mux48~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N2
cycloneive_lcell_comb \my_regfile|Mux48~20 (
// Equation(s):
// \my_regfile|Mux48~20_combout  = (\mux3|out[4]~15_combout  & (\my_regfile|Mux48~9_combout )) # (!\mux3|out[4]~15_combout  & ((\my_regfile|Mux48~19_combout )))

	.dataa(\mux3|out[4]~15_combout ),
	.datab(gnd),
	.datac(\my_regfile|Mux48~9_combout ),
	.datad(\my_regfile|Mux48~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux48~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux48~20 .lut_mask = 16'hF5A0;
defparam \my_regfile|Mux48~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N28
cycloneive_lcell_comb \my_processor|data_operandB[15]~16 (
// Equation(s):
// \my_processor|data_operandB[15]~16_combout  = (\my_processor|decoder|ALUinB~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [15])) # (!\my_processor|decoder|ALUinB~1_combout  & (((\my_regfile|Mux48~20_combout ) # 
// (!\my_regfile|data_readRegB~35_combout ))))

	.dataa(\my_processor|decoder|ALUinB~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datac(\my_regfile|data_readRegB~35_combout ),
	.datad(\my_regfile|Mux48~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[15]~16 .lut_mask = 16'hDD8D;
defparam \my_processor|data_operandB[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N4
cycloneive_lcell_comb \my_regfile|Mux16~0 (
// Equation(s):
// \my_regfile|Mux16~0_combout  = (\mux2|out[3]~0_combout  & (((\my_regfile|registers[25][15]~q ) # (\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[17][15]~q  & ((!\mux2|out[2]~1_combout ))))

	.dataa(\my_regfile|registers[17][15]~q ),
	.datab(\my_regfile|registers[25][15]~q ),
	.datac(\mux2|out[3]~0_combout ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~0 .lut_mask = 16'hF0CA;
defparam \my_regfile|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N4
cycloneive_lcell_comb \my_regfile|Mux16~1 (
// Equation(s):
// \my_regfile|Mux16~1_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux16~0_combout  & ((\my_regfile|registers[29][15]~q ))) # (!\my_regfile|Mux16~0_combout  & (\my_regfile|registers[21][15]~q )))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux16~0_combout ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[21][15]~q ),
	.datac(\my_regfile|registers[29][15]~q ),
	.datad(\my_regfile|Mux16~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~1 .lut_mask = 16'hF588;
defparam \my_regfile|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N28
cycloneive_lcell_comb \my_regfile|Mux16~4 (
// Equation(s):
// \my_regfile|Mux16~4_combout  = (\mux2|out[3]~0_combout  & (((\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & ((\mux2|out[2]~1_combout  & ((\my_regfile|registers[20][15]~q ))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[16][15]~q ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|registers[16][15]~q ),
	.datac(\my_regfile|registers[20][15]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~4 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N10
cycloneive_lcell_comb \my_regfile|Mux16~5 (
// Equation(s):
// \my_regfile|Mux16~5_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux16~4_combout  & (\my_regfile|registers[28][15]~q )) # (!\my_regfile|Mux16~4_combout  & ((\my_regfile|registers[24][15]~q ))))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux16~4_combout ))))

	.dataa(\my_regfile|registers[28][15]~q ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|registers[24][15]~q ),
	.datad(\my_regfile|Mux16~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~5 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N24
cycloneive_lcell_comb \my_regfile|Mux16~2 (
// Equation(s):
// \my_regfile|Mux16~2_combout  = (\mux2|out[3]~0_combout  & (((\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & ((\mux2|out[2]~1_combout  & ((\my_regfile|registers[22][15]~q ))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[18][15]~q ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|registers[18][15]~q ),
	.datac(\my_regfile|registers[22][15]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~2 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N28
cycloneive_lcell_comb \my_regfile|Mux16~3 (
// Equation(s):
// \my_regfile|Mux16~3_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux16~2_combout  & (\my_regfile|registers[30][15]~q )) # (!\my_regfile|Mux16~2_combout  & ((\my_regfile|registers[26][15]~q ))))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux16~2_combout ))))

	.dataa(\my_regfile|registers[30][15]~q ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|registers[26][15]~q ),
	.datad(\my_regfile|Mux16~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~3 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N30
cycloneive_lcell_comb \my_regfile|Mux16~6 (
// Equation(s):
// \my_regfile|Mux16~6_combout  = (\mux2|out[0]~2_combout  & (((\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|Mux16~3_combout ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|Mux16~5_combout ))))

	.dataa(\my_regfile|Mux16~5_combout ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\mux2|out[1]~3_combout ),
	.datad(\my_regfile|Mux16~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~6 .lut_mask = 16'hF2C2;
defparam \my_regfile|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N10
cycloneive_lcell_comb \my_regfile|Mux16~7 (
// Equation(s):
// \my_regfile|Mux16~7_combout  = (\mux2|out[3]~0_combout  & (((\my_regfile|registers[27][15]~q ) # (\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[19][15]~q  & ((!\mux2|out[2]~1_combout ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|registers[19][15]~q ),
	.datac(\my_regfile|registers[27][15]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~7 .lut_mask = 16'hAAE4;
defparam \my_regfile|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N28
cycloneive_lcell_comb \my_regfile|Mux16~8 (
// Equation(s):
// \my_regfile|Mux16~8_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux16~7_combout  & (\my_regfile|registers[31][15]~q )) # (!\my_regfile|Mux16~7_combout  & ((\my_regfile|registers[23][15]~q ))))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux16~7_combout ))))

	.dataa(\my_regfile|registers[31][15]~q ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|registers[23][15]~q ),
	.datad(\my_regfile|Mux16~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~8 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N4
cycloneive_lcell_comb \my_regfile|Mux16~9 (
// Equation(s):
// \my_regfile|Mux16~9_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux16~6_combout  & ((\my_regfile|Mux16~8_combout ))) # (!\my_regfile|Mux16~6_combout  & (\my_regfile|Mux16~1_combout )))) # (!\mux2|out[0]~2_combout  & (((\my_regfile|Mux16~6_combout 
// ))))

	.dataa(\my_regfile|Mux16~1_combout ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|Mux16~6_combout ),
	.datad(\my_regfile|Mux16~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N30
cycloneive_lcell_comb \my_regfile|Mux16~10 (
// Equation(s):
// \my_regfile|Mux16~10_combout  = (\mux2|out[0]~2_combout  & (((\my_regfile|registers[5][15]~q ) # (\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[4][15]~q  & ((!\mux2|out[1]~3_combout ))))

	.dataa(\my_regfile|registers[4][15]~q ),
	.datab(\my_regfile|registers[5][15]~q ),
	.datac(\mux2|out[0]~2_combout ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~10 .lut_mask = 16'hF0CA;
defparam \my_regfile|Mux16~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N26
cycloneive_lcell_comb \my_regfile|Mux16~11 (
// Equation(s):
// \my_regfile|Mux16~11_combout  = (\my_regfile|Mux16~10_combout  & (((\my_regfile|registers[7][15]~q ) # (!\mux2|out[1]~3_combout )))) # (!\my_regfile|Mux16~10_combout  & (\my_regfile|registers[6][15]~q  & ((\mux2|out[1]~3_combout ))))

	.dataa(\my_regfile|registers[6][15]~q ),
	.datab(\my_regfile|registers[7][15]~q ),
	.datac(\my_regfile|Mux16~10_combout ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~11 .lut_mask = 16'hCAF0;
defparam \my_regfile|Mux16~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N28
cycloneive_lcell_comb \my_regfile|Mux16~17 (
// Equation(s):
// \my_regfile|Mux16~17_combout  = (\mux2|out[0]~2_combout  & (((\my_regfile|registers[13][15]~q ) # (\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[12][15]~q  & ((!\mux2|out[1]~3_combout ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|registers[12][15]~q ),
	.datac(\my_regfile|registers[13][15]~q ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~17 .lut_mask = 16'hAAE4;
defparam \my_regfile|Mux16~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N14
cycloneive_lcell_comb \my_regfile|Mux16~18 (
// Equation(s):
// \my_regfile|Mux16~18_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux16~17_combout  & ((\my_regfile|registers[15][15]~q ))) # (!\my_regfile|Mux16~17_combout  & (\my_regfile|registers[14][15]~q )))) # (!\mux2|out[1]~3_combout  & 
// (((\my_regfile|Mux16~17_combout ))))

	.dataa(\my_regfile|registers[14][15]~q ),
	.datab(\my_regfile|registers[15][15]~q ),
	.datac(\mux2|out[1]~3_combout ),
	.datad(\my_regfile|Mux16~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~18 .lut_mask = 16'hCFA0;
defparam \my_regfile|Mux16~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N28
cycloneive_lcell_comb \my_regfile|Mux16~12 (
// Equation(s):
// \my_regfile|Mux16~12_combout  = (\mux2|out[0]~2_combout  & (((\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[10][15]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[8][15]~q ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|registers[8][15]~q ),
	.datac(\my_regfile|registers[10][15]~q ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~12 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux16~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N28
cycloneive_lcell_comb \my_regfile|Mux16~13 (
// Equation(s):
// \my_regfile|Mux16~13_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux16~12_combout  & (\my_regfile|registers[11][15]~q )) # (!\my_regfile|Mux16~12_combout  & ((\my_regfile|registers[9][15]~q ))))) # (!\mux2|out[0]~2_combout  & 
// (((\my_regfile|Mux16~12_combout ))))

	.dataa(\my_regfile|registers[11][15]~q ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|registers[9][15]~q ),
	.datad(\my_regfile|Mux16~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~13 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux16~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N24
cycloneive_lcell_comb \my_regfile|Mux16~14 (
// Equation(s):
// \my_regfile|Mux16~14_combout  = (\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[3][15]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[1][15]~q ))))

	.dataa(\my_regfile|registers[1][15]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[3][15]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~14 .lut_mask = 16'hE200;
defparam \my_regfile|Mux16~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N6
cycloneive_lcell_comb \my_regfile|Mux16~15 (
// Equation(s):
// \my_regfile|Mux16~15_combout  = (\my_regfile|Mux16~14_combout ) # ((\my_regfile|registers[2][15]~q  & (!\mux2|out[0]~2_combout  & \mux2|out[1]~3_combout )))

	.dataa(\my_regfile|registers[2][15]~q ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\mux2|out[1]~3_combout ),
	.datad(\my_regfile|Mux16~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~15 .lut_mask = 16'hFF20;
defparam \my_regfile|Mux16~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N12
cycloneive_lcell_comb \my_regfile|Mux16~16 (
// Equation(s):
// \my_regfile|Mux16~16_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux16~13_combout ) # ((\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & (((!\mux2|out[2]~1_combout  & \my_regfile|Mux16~15_combout ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|Mux16~13_combout ),
	.datac(\mux2|out[2]~1_combout ),
	.datad(\my_regfile|Mux16~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~16 .lut_mask = 16'hADA8;
defparam \my_regfile|Mux16~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N16
cycloneive_lcell_comb \my_regfile|Mux16~19 (
// Equation(s):
// \my_regfile|Mux16~19_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux16~16_combout  & ((\my_regfile|Mux16~18_combout ))) # (!\my_regfile|Mux16~16_combout  & (\my_regfile|Mux16~11_combout )))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux16~16_combout ))))

	.dataa(\my_regfile|Mux16~11_combout ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|Mux16~18_combout ),
	.datad(\my_regfile|Mux16~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~19 .lut_mask = 16'hF388;
defparam \my_regfile|Mux16~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~52 (
// Equation(s):
// \my_regfile|data_readRegA[15]~52_combout  = ((\mux2|out[4]~4_combout  & (\my_regfile|Mux16~9_combout )) # (!\mux2|out[4]~4_combout  & ((\my_regfile|Mux16~19_combout )))) # (!\my_regfile|data_readRegA~35_combout )

	.dataa(\mux2|out[4]~4_combout ),
	.datab(\my_regfile|data_readRegA~35_combout ),
	.datac(\my_regfile|Mux16~9_combout ),
	.datad(\my_regfile|Mux16~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~52 .lut_mask = 16'hF7B3;
defparam \my_regfile|data_readRegA[15]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X42_Y73_N8
cycloneive_io_ibuf \t_data_writeReg[14]~input (
	.i(t_data_writeReg[14]),
	.ibar(gnd),
	.o(\t_data_writeReg[14]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[14]~input .bus_hold = "false";
defparam \t_data_writeReg[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N8
cycloneive_lcell_comb \mux4|out[14]~14 (
// Equation(s):
// \mux4|out[14]~14_combout  = (\test~input_o  & \t_data_writeReg[14]~input_o )

	.dataa(\test~input_o ),
	.datab(gnd),
	.datac(\t_data_writeReg[14]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mux4|out[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mux4|out[14]~14 .lut_mask = 16'hA0A0;
defparam \mux4|out[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N15
dffeas \my_regfile|registers[31][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N5
dffeas \my_regfile|registers[27][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y35_N9
dffeas \my_regfile|registers[19][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N31
dffeas \my_regfile|registers[23][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N30
cycloneive_lcell_comb \my_regfile|Mux17~7 (
// Equation(s):
// \my_regfile|Mux17~7_combout  = (\mux2|out[3]~0_combout  & (((\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & ((\mux2|out[2]~1_combout  & ((\my_regfile|registers[23][14]~q ))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[19][14]~q ))))

	.dataa(\my_regfile|registers[19][14]~q ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|registers[23][14]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~7 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N4
cycloneive_lcell_comb \my_regfile|Mux17~8 (
// Equation(s):
// \my_regfile|Mux17~8_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux17~7_combout  & (\my_regfile|registers[31][14]~q )) # (!\my_regfile|Mux17~7_combout  & ((\my_regfile|registers[27][14]~q ))))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux17~7_combout ))))

	.dataa(\my_regfile|registers[31][14]~q ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|registers[27][14]~q ),
	.datad(\my_regfile|Mux17~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~8 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N29
dffeas \my_regfile|registers[25][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N3
dffeas \my_regfile|registers[29][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N14
cycloneive_lcell_comb \my_regfile|registers[17][14]~feeder (
// Equation(s):
// \my_regfile|registers[17][14]~feeder_combout  = \mux4|out[14]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[14]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[17][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[17][14]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[17][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N15
dffeas \my_regfile|registers[17][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[17][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N21
dffeas \my_regfile|registers[21][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N20
cycloneive_lcell_comb \my_regfile|Mux17~0 (
// Equation(s):
// \my_regfile|Mux17~0_combout  = (\mux2|out[2]~1_combout  & (((\my_regfile|registers[21][14]~q ) # (\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[17][14]~q  & ((!\mux2|out[3]~0_combout ))))

	.dataa(\my_regfile|registers[17][14]~q ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|registers[21][14]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~0 .lut_mask = 16'hCCE2;
defparam \my_regfile|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N2
cycloneive_lcell_comb \my_regfile|Mux17~1 (
// Equation(s):
// \my_regfile|Mux17~1_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux17~0_combout  & ((\my_regfile|registers[29][14]~q ))) # (!\my_regfile|Mux17~0_combout  & (\my_regfile|registers[25][14]~q )))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux17~0_combout ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|registers[25][14]~q ),
	.datac(\my_regfile|registers[29][14]~q ),
	.datad(\my_regfile|Mux17~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~1 .lut_mask = 16'hF588;
defparam \my_regfile|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N25
dffeas \my_regfile|registers[16][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N23
dffeas \my_regfile|registers[24][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N22
cycloneive_lcell_comb \my_regfile|Mux17~4 (
// Equation(s):
// \my_regfile|Mux17~4_combout  = (\mux2|out[3]~0_combout  & (((\my_regfile|registers[24][14]~q ) # (\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[16][14]~q  & ((!\mux2|out[2]~1_combout ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|registers[16][14]~q ),
	.datac(\my_regfile|registers[24][14]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~4 .lut_mask = 16'hAAE4;
defparam \my_regfile|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N19
dffeas \my_regfile|registers[28][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N1
dffeas \my_regfile|registers[20][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N0
cycloneive_lcell_comb \my_regfile|Mux17~5 (
// Equation(s):
// \my_regfile|Mux17~5_combout  = (\my_regfile|Mux17~4_combout  & ((\my_regfile|registers[28][14]~q ) # ((!\mux2|out[2]~1_combout )))) # (!\my_regfile|Mux17~4_combout  & (((\my_regfile|registers[20][14]~q  & \mux2|out[2]~1_combout ))))

	.dataa(\my_regfile|Mux17~4_combout ),
	.datab(\my_regfile|registers[28][14]~q ),
	.datac(\my_regfile|registers[20][14]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~5 .lut_mask = 16'hD8AA;
defparam \my_regfile|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N11
dffeas \my_regfile|registers[30][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N21
dffeas \my_regfile|registers[22][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N12
cycloneive_lcell_comb \my_regfile|registers[18][14]~feeder (
// Equation(s):
// \my_regfile|registers[18][14]~feeder_combout  = \mux4|out[14]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[14]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[18][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[18][14]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[18][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N13
dffeas \my_regfile|registers[18][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[18][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N11
dffeas \my_regfile|registers[26][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N10
cycloneive_lcell_comb \my_regfile|Mux17~2 (
// Equation(s):
// \my_regfile|Mux17~2_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & ((\my_regfile|registers[26][14]~q ))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[18][14]~q ))))

	.dataa(\my_regfile|registers[18][14]~q ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|registers[26][14]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~2 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N20
cycloneive_lcell_comb \my_regfile|Mux17~3 (
// Equation(s):
// \my_regfile|Mux17~3_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux17~2_combout  & (\my_regfile|registers[30][14]~q )) # (!\my_regfile|Mux17~2_combout  & ((\my_regfile|registers[22][14]~q ))))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux17~2_combout ))))

	.dataa(\my_regfile|registers[30][14]~q ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|registers[22][14]~q ),
	.datad(\my_regfile|Mux17~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~3 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N20
cycloneive_lcell_comb \my_regfile|Mux17~6 (
// Equation(s):
// \my_regfile|Mux17~6_combout  = (\mux2|out[1]~3_combout  & (((\my_regfile|Mux17~3_combout ) # (\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & (\my_regfile|Mux17~5_combout  & ((!\mux2|out[0]~2_combout ))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|Mux17~5_combout ),
	.datac(\my_regfile|Mux17~3_combout ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~6 .lut_mask = 16'hAAE4;
defparam \my_regfile|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N4
cycloneive_lcell_comb \my_regfile|Mux17~9 (
// Equation(s):
// \my_regfile|Mux17~9_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux17~6_combout  & (\my_regfile|Mux17~8_combout )) # (!\my_regfile|Mux17~6_combout  & ((\my_regfile|Mux17~1_combout ))))) # (!\mux2|out[0]~2_combout  & (((\my_regfile|Mux17~6_combout 
// ))))

	.dataa(\my_regfile|Mux17~8_combout ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|Mux17~1_combout ),
	.datad(\my_regfile|Mux17~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~9 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux17~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N7
dffeas \my_regfile|registers[14][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y38_N9
dffeas \my_regfile|registers[15][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux4|out[14]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N21
dffeas \my_regfile|registers[12][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N15
dffeas \my_regfile|registers[13][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N14
cycloneive_lcell_comb \my_regfile|Mux17~17 (
// Equation(s):
// \my_regfile|Mux17~17_combout  = (\mux2|out[1]~3_combout  & (((\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout  & ((\my_regfile|registers[13][14]~q ))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[12][14]~q ))))

	.dataa(\my_regfile|registers[12][14]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[13][14]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~17 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux17~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N0
cycloneive_lcell_comb \my_regfile|Mux17~18 (
// Equation(s):
// \my_regfile|Mux17~18_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux17~17_combout  & ((\my_regfile|registers[15][14]~q ))) # (!\my_regfile|Mux17~17_combout  & (\my_regfile|registers[14][14]~q )))) # (!\mux2|out[1]~3_combout  & 
// (((\my_regfile|Mux17~17_combout ))))

	.dataa(\my_regfile|registers[14][14]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[15][14]~q ),
	.datad(\my_regfile|Mux17~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~18 .lut_mask = 16'hF388;
defparam \my_regfile|Mux17~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N27
dffeas \my_regfile|registers[7][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N13
dffeas \my_regfile|registers[6][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N11
dffeas \my_regfile|registers[4][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N3
dffeas \my_regfile|registers[5][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N2
cycloneive_lcell_comb \my_regfile|Mux17~12 (
// Equation(s):
// \my_regfile|Mux17~12_combout  = (\mux2|out[1]~3_combout  & (((\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout  & ((\my_regfile|registers[5][14]~q ))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[4][14]~q ))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|registers[4][14]~q ),
	.datac(\my_regfile|registers[5][14]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~12 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux17~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N12
cycloneive_lcell_comb \my_regfile|Mux17~13 (
// Equation(s):
// \my_regfile|Mux17~13_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux17~12_combout  & (\my_regfile|registers[7][14]~q )) # (!\my_regfile|Mux17~12_combout  & ((\my_regfile|registers[6][14]~q ))))) # (!\mux2|out[1]~3_combout  & 
// (((\my_regfile|Mux17~12_combout ))))

	.dataa(\my_regfile|registers[7][14]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[6][14]~q ),
	.datad(\my_regfile|Mux17~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~13 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux17~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N9
dffeas \my_regfile|registers[3][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y40_N13
dffeas \my_regfile|registers[1][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N12
cycloneive_lcell_comb \my_regfile|Mux17~14 (
// Equation(s):
// \my_regfile|Mux17~14_combout  = (\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & (\my_regfile|registers[3][14]~q )) # (!\mux2|out[1]~3_combout  & ((\my_regfile|registers[1][14]~q )))))

	.dataa(\my_regfile|registers[3][14]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[1][14]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~14 .lut_mask = 16'hB800;
defparam \my_regfile|Mux17~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N11
dffeas \my_regfile|registers[2][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N10
cycloneive_lcell_comb \my_regfile|Mux17~15 (
// Equation(s):
// \my_regfile|Mux17~15_combout  = (\my_regfile|Mux17~14_combout ) # ((\mux2|out[1]~3_combout  & (\my_regfile|registers[2][14]~q  & !\mux2|out[0]~2_combout )))

	.dataa(\my_regfile|Mux17~14_combout ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[2][14]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux17~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N14
cycloneive_lcell_comb \my_regfile|Mux17~16 (
// Equation(s):
// \my_regfile|Mux17~16_combout  = (\mux2|out[3]~0_combout  & (((\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & ((\mux2|out[2]~1_combout  & (\my_regfile|Mux17~13_combout )) # (!\mux2|out[2]~1_combout  & ((\my_regfile|Mux17~15_combout )))))

	.dataa(\my_regfile|Mux17~13_combout ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\mux2|out[2]~1_combout ),
	.datad(\my_regfile|Mux17~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~16 .lut_mask = 16'hE3E0;
defparam \my_regfile|Mux17~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N13
dffeas \my_regfile|registers[9][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y38_N23
dffeas \my_regfile|registers[11][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N23
dffeas \my_regfile|registers[8][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N27
dffeas \my_regfile|registers[10][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N26
cycloneive_lcell_comb \my_regfile|Mux17~10 (
// Equation(s):
// \my_regfile|Mux17~10_combout  = (\mux2|out[0]~2_combout  & (((\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[10][14]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[8][14]~q ))))

	.dataa(\my_regfile|registers[8][14]~q ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|registers[10][14]~q ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~10 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux17~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N22
cycloneive_lcell_comb \my_regfile|Mux17~11 (
// Equation(s):
// \my_regfile|Mux17~11_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux17~10_combout  & ((\my_regfile|registers[11][14]~q ))) # (!\my_regfile|Mux17~10_combout  & (\my_regfile|registers[9][14]~q )))) # (!\mux2|out[0]~2_combout  & 
// (((\my_regfile|Mux17~10_combout ))))

	.dataa(\my_regfile|registers[9][14]~q ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|registers[11][14]~q ),
	.datad(\my_regfile|Mux17~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~11 .lut_mask = 16'hF388;
defparam \my_regfile|Mux17~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N6
cycloneive_lcell_comb \my_regfile|Mux17~19 (
// Equation(s):
// \my_regfile|Mux17~19_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux17~16_combout  & (\my_regfile|Mux17~18_combout )) # (!\my_regfile|Mux17~16_combout  & ((\my_regfile|Mux17~11_combout ))))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux17~16_combout ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|Mux17~18_combout ),
	.datac(\my_regfile|Mux17~16_combout ),
	.datad(\my_regfile|Mux17~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~19 .lut_mask = 16'hDAD0;
defparam \my_regfile|Mux17~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~53 (
// Equation(s):
// \my_regfile|data_readRegA[14]~53_combout  = ((\mux2|out[4]~4_combout  & (\my_regfile|Mux17~9_combout )) # (!\mux2|out[4]~4_combout  & ((\my_regfile|Mux17~19_combout )))) # (!\my_regfile|data_readRegA~35_combout )

	.dataa(\mux2|out[4]~4_combout ),
	.datab(\my_regfile|data_readRegA~35_combout ),
	.datac(\my_regfile|Mux17~9_combout ),
	.datad(\my_regfile|Mux17~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~53 .lut_mask = 16'hF7B3;
defparam \my_regfile|data_readRegA[14]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N10
cycloneive_lcell_comb \my_regfile|Mux49~0 (
// Equation(s):
// \my_regfile|Mux49~0_combout  = (\mux3|out[2]~7_combout  & (((\my_regfile|registers[21][14]~q ) # (\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & (\my_regfile|registers[17][14]~q  & ((!\mux3|out[3]~4_combout ))))

	.dataa(\my_regfile|registers[17][14]~q ),
	.datab(\my_regfile|registers[21][14]~q ),
	.datac(\mux3|out[2]~7_combout ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux49~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux49~0 .lut_mask = 16'hF0CA;
defparam \my_regfile|Mux49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N28
cycloneive_lcell_comb \my_regfile|Mux49~1 (
// Equation(s):
// \my_regfile|Mux49~1_combout  = (\my_regfile|Mux49~0_combout  & ((\my_regfile|registers[29][14]~q ) # ((!\mux3|out[3]~4_combout )))) # (!\my_regfile|Mux49~0_combout  & (((\my_regfile|registers[25][14]~q  & \mux3|out[3]~4_combout ))))

	.dataa(\my_regfile|Mux49~0_combout ),
	.datab(\my_regfile|registers[29][14]~q ),
	.datac(\my_regfile|registers[25][14]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux49~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux49~1 .lut_mask = 16'hD8AA;
defparam \my_regfile|Mux49~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N8
cycloneive_lcell_comb \my_regfile|Mux49~7 (
// Equation(s):
// \my_regfile|Mux49~7_combout  = (\mux3|out[3]~4_combout  & (((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & ((\mux3|out[2]~7_combout  & (\my_regfile|registers[23][14]~q )) # (!\mux3|out[2]~7_combout  & ((\my_regfile|registers[19][14]~q )))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[23][14]~q ),
	.datac(\my_regfile|registers[19][14]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux49~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux49~7 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux49~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N14
cycloneive_lcell_comb \my_regfile|Mux49~8 (
// Equation(s):
// \my_regfile|Mux49~8_combout  = (\my_regfile|Mux49~7_combout  & (((\my_regfile|registers[31][14]~q ) # (!\mux3|out[3]~4_combout )))) # (!\my_regfile|Mux49~7_combout  & (\my_regfile|registers[27][14]~q  & ((\mux3|out[3]~4_combout ))))

	.dataa(\my_regfile|registers[27][14]~q ),
	.datab(\my_regfile|Mux49~7_combout ),
	.datac(\my_regfile|registers[31][14]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux49~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux49~8 .lut_mask = 16'hE2CC;
defparam \my_regfile|Mux49~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N20
cycloneive_lcell_comb \my_regfile|Mux49~2 (
// Equation(s):
// \my_regfile|Mux49~2_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|registers[26][14]~q ) # ((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & (((!\mux3|out[2]~7_combout  & \my_regfile|registers[18][14]~q ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[26][14]~q ),
	.datac(\mux3|out[2]~7_combout ),
	.datad(\my_regfile|registers[18][14]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux49~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux49~2 .lut_mask = 16'hADA8;
defparam \my_regfile|Mux49~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N10
cycloneive_lcell_comb \my_regfile|Mux49~3 (
// Equation(s):
// \my_regfile|Mux49~3_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux49~2_combout  & ((\my_regfile|registers[30][14]~q ))) # (!\my_regfile|Mux49~2_combout  & (\my_regfile|registers[22][14]~q )))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux49~2_combout ))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|registers[22][14]~q ),
	.datac(\my_regfile|registers[30][14]~q ),
	.datad(\my_regfile|Mux49~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux49~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux49~3 .lut_mask = 16'hF588;
defparam \my_regfile|Mux49~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N24
cycloneive_lcell_comb \my_regfile|Mux49~4 (
// Equation(s):
// \my_regfile|Mux49~4_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|registers[24][14]~q ) # ((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & (((\my_regfile|registers[16][14]~q  & !\mux3|out[2]~7_combout ))))

	.dataa(\my_regfile|registers[24][14]~q ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|registers[16][14]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux49~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux49~4 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux49~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N18
cycloneive_lcell_comb \my_regfile|Mux49~5 (
// Equation(s):
// \my_regfile|Mux49~5_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux49~4_combout  & ((\my_regfile|registers[28][14]~q ))) # (!\my_regfile|Mux49~4_combout  & (\my_regfile|registers[20][14]~q )))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux49~4_combout ))))

	.dataa(\my_regfile|registers[20][14]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[28][14]~q ),
	.datad(\my_regfile|Mux49~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux49~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux49~5 .lut_mask = 16'hF388;
defparam \my_regfile|Mux49~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N6
cycloneive_lcell_comb \my_regfile|Mux49~6 (
// Equation(s):
// \my_regfile|Mux49~6_combout  = (\mux3|out[0]~10_combout  & (\mux3|out[1]~13_combout )) # (!\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & (\my_regfile|Mux49~3_combout )) # (!\mux3|out[1]~13_combout  & ((\my_regfile|Mux49~5_combout )))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|Mux49~3_combout ),
	.datad(\my_regfile|Mux49~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux49~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux49~6 .lut_mask = 16'hD9C8;
defparam \my_regfile|Mux49~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N12
cycloneive_lcell_comb \my_regfile|Mux49~9 (
// Equation(s):
// \my_regfile|Mux49~9_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux49~6_combout  & ((\my_regfile|Mux49~8_combout ))) # (!\my_regfile|Mux49~6_combout  & (\my_regfile|Mux49~1_combout )))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux49~6_combout ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|Mux49~1_combout ),
	.datac(\my_regfile|Mux49~8_combout ),
	.datad(\my_regfile|Mux49~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux49~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux49~9 .lut_mask = 16'hF588;
defparam \my_regfile|Mux49~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N22
cycloneive_lcell_comb \my_regfile|Mux49~10 (
// Equation(s):
// \my_regfile|Mux49~10_combout  = (\mux3|out[0]~10_combout  & (((\mux3|out[1]~13_combout )))) # (!\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & (\my_regfile|registers[10][14]~q )) # (!\mux3|out[1]~13_combout  & ((\my_regfile|registers[8][14]~q 
// )))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|registers[10][14]~q ),
	.datac(\my_regfile|registers[8][14]~q ),
	.datad(\mux3|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux49~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux49~10 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux49~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N12
cycloneive_lcell_comb \my_regfile|Mux49~11 (
// Equation(s):
// \my_regfile|Mux49~11_combout  = (\my_regfile|Mux49~10_combout  & ((\my_regfile|registers[11][14]~q ) # ((!\mux3|out[0]~10_combout )))) # (!\my_regfile|Mux49~10_combout  & (((\my_regfile|registers[9][14]~q  & \mux3|out[0]~10_combout ))))

	.dataa(\my_regfile|Mux49~10_combout ),
	.datab(\my_regfile|registers[11][14]~q ),
	.datac(\my_regfile|registers[9][14]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux49~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux49~11 .lut_mask = 16'hD8AA;
defparam \my_regfile|Mux49~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N20
cycloneive_lcell_comb \my_regfile|Mux49~17 (
// Equation(s):
// \my_regfile|Mux49~17_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & (\my_regfile|registers[13][14]~q )) # (!\mux3|out[0]~10_combout  & ((\my_regfile|registers[12][14]~q 
// )))))

	.dataa(\my_regfile|registers[13][14]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[12][14]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux49~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux49~17 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux49~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N6
cycloneive_lcell_comb \my_regfile|Mux49~18 (
// Equation(s):
// \my_regfile|Mux49~18_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux49~17_combout  & (\my_regfile|registers[15][14]~q )) # (!\my_regfile|Mux49~17_combout  & ((\my_regfile|registers[14][14]~q ))))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux49~17_combout ))))

	.dataa(\my_regfile|registers[15][14]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[14][14]~q ),
	.datad(\my_regfile|Mux49~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux49~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux49~18 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux49~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N10
cycloneive_lcell_comb \my_regfile|Mux49~12 (
// Equation(s):
// \my_regfile|Mux49~12_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & (\my_regfile|registers[5][14]~q )) # (!\mux3|out[0]~10_combout  & ((\my_regfile|registers[4][14]~q 
// )))))

	.dataa(\my_regfile|registers[5][14]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[4][14]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux49~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux49~12 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux49~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N26
cycloneive_lcell_comb \my_regfile|Mux49~13 (
// Equation(s):
// \my_regfile|Mux49~13_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux49~12_combout  & ((\my_regfile|registers[7][14]~q ))) # (!\my_regfile|Mux49~12_combout  & (\my_regfile|registers[6][14]~q )))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux49~12_combout ))))

	.dataa(\my_regfile|registers[6][14]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[7][14]~q ),
	.datad(\my_regfile|Mux49~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux49~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux49~13 .lut_mask = 16'hF388;
defparam \my_regfile|Mux49~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N8
cycloneive_lcell_comb \my_regfile|Mux49~14 (
// Equation(s):
// \my_regfile|Mux49~14_combout  = (\mux3|out[0]~10_combout  & (\my_regfile|registers[3][14]~q )) # (!\mux3|out[0]~10_combout  & ((\my_regfile|registers[2][14]~q )))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(gnd),
	.datac(\my_regfile|registers[3][14]~q ),
	.datad(\my_regfile|registers[2][14]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux49~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux49~14 .lut_mask = 16'hF5A0;
defparam \my_regfile|Mux49~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N18
cycloneive_lcell_comb \my_regfile|Mux49~15 (
// Equation(s):
// \my_regfile|Mux49~15_combout  = (\mux3|out[1]~13_combout  & (((\my_regfile|Mux49~14_combout )))) # (!\mux3|out[1]~13_combout  & (\mux3|out[0]~10_combout  & ((\my_regfile|registers[1][14]~q ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|Mux49~14_combout ),
	.datad(\my_regfile|registers[1][14]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux49~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux49~15 .lut_mask = 16'hE2C0;
defparam \my_regfile|Mux49~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N20
cycloneive_lcell_comb \my_regfile|Mux49~16 (
// Equation(s):
// \my_regfile|Mux49~16_combout  = (\mux3|out[2]~7_combout  & ((\mux3|out[3]~4_combout ) # ((\my_regfile|Mux49~13_combout )))) # (!\mux3|out[2]~7_combout  & (!\mux3|out[3]~4_combout  & ((\my_regfile|Mux49~15_combout ))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|Mux49~13_combout ),
	.datad(\my_regfile|Mux49~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux49~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux49~16 .lut_mask = 16'hB9A8;
defparam \my_regfile|Mux49~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N10
cycloneive_lcell_comb \my_regfile|Mux49~19 (
// Equation(s):
// \my_regfile|Mux49~19_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux49~16_combout  & ((\my_regfile|Mux49~18_combout ))) # (!\my_regfile|Mux49~16_combout  & (\my_regfile|Mux49~11_combout )))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux49~16_combout ))))

	.dataa(\my_regfile|Mux49~11_combout ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|Mux49~18_combout ),
	.datad(\my_regfile|Mux49~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux49~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux49~19 .lut_mask = 16'hF388;
defparam \my_regfile|Mux49~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N2
cycloneive_lcell_comb \my_regfile|Mux49~20 (
// Equation(s):
// \my_regfile|Mux49~20_combout  = (\mux3|out[4]~15_combout  & (\my_regfile|Mux49~9_combout )) # (!\mux3|out[4]~15_combout  & ((\my_regfile|Mux49~19_combout )))

	.dataa(\my_regfile|Mux49~9_combout ),
	.datab(\mux3|out[4]~15_combout ),
	.datac(gnd),
	.datad(\my_regfile|Mux49~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux49~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux49~20 .lut_mask = 16'hBB88;
defparam \my_regfile|Mux49~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N24
cycloneive_lcell_comb \my_processor|data_operandB[14]~17 (
// Equation(s):
// \my_processor|data_operandB[14]~17_combout  = (\my_processor|decoder|ALUinB~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [14])) # (!\my_processor|decoder|ALUinB~1_combout  & (((\my_regfile|Mux49~20_combout ) # 
// (!\my_regfile|data_readRegB~35_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datab(\my_regfile|data_readRegB~35_combout ),
	.datac(\my_processor|decoder|ALUinB~1_combout ),
	.datad(\my_regfile|Mux49~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[14]~17 .lut_mask = 16'hAFA3;
defparam \my_processor|data_operandB[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X47_Y0_N1
cycloneive_io_ibuf \t_data_writeReg[13]~input (
	.i(t_data_writeReg[13]),
	.ibar(gnd),
	.o(\t_data_writeReg[13]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[13]~input .bus_hold = "false";
defparam \t_data_writeReg[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N22
cycloneive_lcell_comb \mux4|out[13]~13 (
// Equation(s):
// \mux4|out[13]~13_combout  = (\test~input_o  & \t_data_writeReg[13]~input_o )

	.dataa(\test~input_o ),
	.datab(gnd),
	.datac(\t_data_writeReg[13]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mux4|out[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mux4|out[13]~13 .lut_mask = 16'hA0A0;
defparam \mux4|out[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N27
dffeas \my_regfile|registers[14][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y38_N23
dffeas \my_regfile|registers[15][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux4|out[13]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N17
dffeas \my_regfile|registers[12][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N27
dffeas \my_regfile|registers[13][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N26
cycloneive_lcell_comb \my_regfile|Mux18~17 (
// Equation(s):
// \my_regfile|Mux18~17_combout  = (\mux2|out[1]~3_combout  & (((\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout  & ((\my_regfile|registers[13][13]~q ))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[12][13]~q ))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|registers[12][13]~q ),
	.datac(\my_regfile|registers[13][13]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~17 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux18~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N26
cycloneive_lcell_comb \my_regfile|Mux18~18 (
// Equation(s):
// \my_regfile|Mux18~18_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux18~17_combout  & ((\my_regfile|registers[15][13]~q ))) # (!\my_regfile|Mux18~17_combout  & (\my_regfile|registers[14][13]~q )))) # (!\mux2|out[1]~3_combout  & 
// (((\my_regfile|Mux18~17_combout ))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|registers[14][13]~q ),
	.datac(\my_regfile|registers[15][13]~q ),
	.datad(\my_regfile|Mux18~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~18 .lut_mask = 16'hF588;
defparam \my_regfile|Mux18~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N17
dffeas \my_regfile|registers[6][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N1
dffeas \my_regfile|registers[7][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N4
cycloneive_lcell_comb \my_regfile|registers[4][13]~feeder (
// Equation(s):
// \my_regfile|registers[4][13]~feeder_combout  = \mux4|out[13]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[13]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[4][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[4][13]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[4][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N5
dffeas \my_regfile|registers[4][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[4][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N29
dffeas \my_regfile|registers[5][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N28
cycloneive_lcell_comb \my_regfile|Mux18~10 (
// Equation(s):
// \my_regfile|Mux18~10_combout  = (\mux2|out[1]~3_combout  & (((\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout  & ((\my_regfile|registers[5][13]~q ))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[4][13]~q ))))

	.dataa(\my_regfile|registers[4][13]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[5][13]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~10 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux18~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N0
cycloneive_lcell_comb \my_regfile|Mux18~11 (
// Equation(s):
// \my_regfile|Mux18~11_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux18~10_combout  & ((\my_regfile|registers[7][13]~q ))) # (!\my_regfile|Mux18~10_combout  & (\my_regfile|registers[6][13]~q )))) # (!\mux2|out[1]~3_combout  & 
// (((\my_regfile|Mux18~10_combout ))))

	.dataa(\my_regfile|registers[6][13]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[7][13]~q ),
	.datad(\my_regfile|Mux18~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~11 .lut_mask = 16'hF388;
defparam \my_regfile|Mux18~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N29
dffeas \my_regfile|registers[1][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N13
dffeas \my_regfile|registers[3][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N12
cycloneive_lcell_comb \my_regfile|Mux18~14 (
// Equation(s):
// \my_regfile|Mux18~14_combout  = (\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[3][13]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[1][13]~q ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|registers[1][13]~q ),
	.datac(\my_regfile|registers[3][13]~q ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~14 .lut_mask = 16'hA088;
defparam \my_regfile|Mux18~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N31
dffeas \my_regfile|registers[2][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N22
cycloneive_lcell_comb \my_regfile|Mux18~15 (
// Equation(s):
// \my_regfile|Mux18~15_combout  = (\my_regfile|Mux18~14_combout ) # ((\my_regfile|registers[2][13]~q  & (!\mux2|out[0]~2_combout  & \mux2|out[1]~3_combout )))

	.dataa(\my_regfile|Mux18~14_combout ),
	.datab(\my_regfile|registers[2][13]~q ),
	.datac(\mux2|out[0]~2_combout ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~15 .lut_mask = 16'hAEAA;
defparam \my_regfile|Mux18~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N17
dffeas \my_regfile|registers[11][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y38_N15
dffeas \my_regfile|registers[9][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N11
dffeas \my_regfile|registers[8][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N23
dffeas \my_regfile|registers[10][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N22
cycloneive_lcell_comb \my_regfile|Mux18~12 (
// Equation(s):
// \my_regfile|Mux18~12_combout  = (\mux2|out[0]~2_combout  & (((\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[10][13]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[8][13]~q ))))

	.dataa(\my_regfile|registers[8][13]~q ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|registers[10][13]~q ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~12 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux18~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N20
cycloneive_lcell_comb \my_regfile|Mux18~13 (
// Equation(s):
// \my_regfile|Mux18~13_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux18~12_combout  & (\my_regfile|registers[11][13]~q )) # (!\my_regfile|Mux18~12_combout  & ((\my_regfile|registers[9][13]~q ))))) # (!\mux2|out[0]~2_combout  & 
// (((\my_regfile|Mux18~12_combout ))))

	.dataa(\my_regfile|registers[11][13]~q ),
	.datab(\my_regfile|registers[9][13]~q ),
	.datac(\mux2|out[0]~2_combout ),
	.datad(\my_regfile|Mux18~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~13 .lut_mask = 16'hAFC0;
defparam \my_regfile|Mux18~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N20
cycloneive_lcell_comb \my_regfile|Mux18~16 (
// Equation(s):
// \my_regfile|Mux18~16_combout  = (\mux2|out[3]~0_combout  & (((\mux2|out[2]~1_combout ) # (\my_regfile|Mux18~13_combout )))) # (!\mux2|out[3]~0_combout  & (\my_regfile|Mux18~15_combout  & (!\mux2|out[2]~1_combout )))

	.dataa(\my_regfile|Mux18~15_combout ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\mux2|out[2]~1_combout ),
	.datad(\my_regfile|Mux18~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~16 .lut_mask = 16'hCEC2;
defparam \my_regfile|Mux18~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N12
cycloneive_lcell_comb \my_regfile|Mux18~19 (
// Equation(s):
// \my_regfile|Mux18~19_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux18~16_combout  & (\my_regfile|Mux18~18_combout )) # (!\my_regfile|Mux18~16_combout  & ((\my_regfile|Mux18~11_combout ))))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux18~16_combout ))))

	.dataa(\my_regfile|Mux18~18_combout ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|Mux18~11_combout ),
	.datad(\my_regfile|Mux18~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~19 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux18~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N25
dffeas \my_regfile|registers[21][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y39_N15
dffeas \my_regfile|registers[29][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N11
dffeas \my_regfile|registers[17][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N23
dffeas \my_regfile|registers[25][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N22
cycloneive_lcell_comb \my_regfile|Mux18~0 (
// Equation(s):
// \my_regfile|Mux18~0_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & ((\my_regfile|registers[25][13]~q ))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[17][13]~q ))))

	.dataa(\my_regfile|registers[17][13]~q ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|registers[25][13]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~0 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N14
cycloneive_lcell_comb \my_regfile|Mux18~1 (
// Equation(s):
// \my_regfile|Mux18~1_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux18~0_combout  & ((\my_regfile|registers[29][13]~q ))) # (!\my_regfile|Mux18~0_combout  & (\my_regfile|registers[21][13]~q )))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux18~0_combout ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[21][13]~q ),
	.datac(\my_regfile|registers[29][13]~q ),
	.datad(\my_regfile|Mux18~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~1 .lut_mask = 16'hF588;
defparam \my_regfile|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N7
dffeas \my_regfile|registers[31][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N27
dffeas \my_regfile|registers[23][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y35_N17
dffeas \my_regfile|registers[19][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N29
dffeas \my_regfile|registers[27][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N28
cycloneive_lcell_comb \my_regfile|Mux18~7 (
// Equation(s):
// \my_regfile|Mux18~7_combout  = (\mux2|out[3]~0_combout  & (((\my_regfile|registers[27][13]~q ) # (\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[19][13]~q  & ((!\mux2|out[2]~1_combout ))))

	.dataa(\my_regfile|registers[19][13]~q ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|registers[27][13]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~7 .lut_mask = 16'hCCE2;
defparam \my_regfile|Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N26
cycloneive_lcell_comb \my_regfile|Mux18~8 (
// Equation(s):
// \my_regfile|Mux18~8_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux18~7_combout  & (\my_regfile|registers[31][13]~q )) # (!\my_regfile|Mux18~7_combout  & ((\my_regfile|registers[23][13]~q ))))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux18~7_combout ))))

	.dataa(\my_regfile|registers[31][13]~q ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|registers[23][13]~q ),
	.datad(\my_regfile|Mux18~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~8 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux18~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N31
dffeas \my_regfile|registers[28][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y37_N3
dffeas \my_regfile|registers[24][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y34_N25
dffeas \my_regfile|registers[16][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y37_N25
dffeas \my_regfile|registers[20][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N24
cycloneive_lcell_comb \my_regfile|Mux18~4 (
// Equation(s):
// \my_regfile|Mux18~4_combout  = (\mux2|out[2]~1_combout  & (((\my_regfile|registers[20][13]~q ) # (\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[16][13]~q  & ((!\mux2|out[3]~0_combout ))))

	.dataa(\my_regfile|registers[16][13]~q ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|registers[20][13]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~4 .lut_mask = 16'hCCE2;
defparam \my_regfile|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N2
cycloneive_lcell_comb \my_regfile|Mux18~5 (
// Equation(s):
// \my_regfile|Mux18~5_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux18~4_combout  & (\my_regfile|registers[28][13]~q )) # (!\my_regfile|Mux18~4_combout  & ((\my_regfile|registers[24][13]~q ))))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux18~4_combout ))))

	.dataa(\my_regfile|registers[28][13]~q ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|registers[24][13]~q ),
	.datad(\my_regfile|Mux18~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~5 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N25
dffeas \my_regfile|registers[30][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N15
dffeas \my_regfile|registers[26][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N23
dffeas \my_regfile|registers[18][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N29
dffeas \my_regfile|registers[22][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N28
cycloneive_lcell_comb \my_regfile|Mux18~2 (
// Equation(s):
// \my_regfile|Mux18~2_combout  = (\mux2|out[2]~1_combout  & (((\my_regfile|registers[22][13]~q ) # (\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[18][13]~q  & ((!\mux2|out[3]~0_combout ))))

	.dataa(\my_regfile|registers[18][13]~q ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|registers[22][13]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~2 .lut_mask = 16'hCCE2;
defparam \my_regfile|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N14
cycloneive_lcell_comb \my_regfile|Mux18~3 (
// Equation(s):
// \my_regfile|Mux18~3_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux18~2_combout  & (\my_regfile|registers[30][13]~q )) # (!\my_regfile|Mux18~2_combout  & ((\my_regfile|registers[26][13]~q ))))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux18~2_combout ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|registers[30][13]~q ),
	.datac(\my_regfile|registers[26][13]~q ),
	.datad(\my_regfile|Mux18~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~3 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N10
cycloneive_lcell_comb \my_regfile|Mux18~6 (
// Equation(s):
// \my_regfile|Mux18~6_combout  = (\mux2|out[1]~3_combout  & (((\mux2|out[0]~2_combout ) # (\my_regfile|Mux18~3_combout )))) # (!\mux2|out[1]~3_combout  & (\my_regfile|Mux18~5_combout  & (!\mux2|out[0]~2_combout )))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|Mux18~5_combout ),
	.datac(\mux2|out[0]~2_combout ),
	.datad(\my_regfile|Mux18~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~6 .lut_mask = 16'hAEA4;
defparam \my_regfile|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N16
cycloneive_lcell_comb \my_regfile|Mux18~9 (
// Equation(s):
// \my_regfile|Mux18~9_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux18~6_combout  & ((\my_regfile|Mux18~8_combout ))) # (!\my_regfile|Mux18~6_combout  & (\my_regfile|Mux18~1_combout )))) # (!\mux2|out[0]~2_combout  & (((\my_regfile|Mux18~6_combout 
// ))))

	.dataa(\my_regfile|Mux18~1_combout ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|Mux18~8_combout ),
	.datad(\my_regfile|Mux18~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~9 .lut_mask = 16'hF388;
defparam \my_regfile|Mux18~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~54 (
// Equation(s):
// \my_regfile|data_readRegA[13]~54_combout  = ((\mux2|out[4]~4_combout  & ((\my_regfile|Mux18~9_combout ))) # (!\mux2|out[4]~4_combout  & (\my_regfile|Mux18~19_combout ))) # (!\my_regfile|data_readRegA~35_combout )

	.dataa(\my_regfile|Mux18~19_combout ),
	.datab(\my_regfile|data_readRegA~35_combout ),
	.datac(\mux2|out[4]~4_combout ),
	.datad(\my_regfile|Mux18~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~54 .lut_mask = 16'hFB3B;
defparam \my_regfile|data_readRegA[13]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N18
cycloneive_lcell_comb \my_regfile|Mux50~10 (
// Equation(s):
// \my_regfile|Mux50~10_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & (\my_regfile|registers[5][13]~q )) # (!\mux3|out[0]~10_combout  & ((\my_regfile|registers[4][13]~q 
// )))))

	.dataa(\my_regfile|registers[5][13]~q ),
	.datab(\my_regfile|registers[4][13]~q ),
	.datac(\mux3|out[1]~13_combout ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux50~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux50~10 .lut_mask = 16'hFA0C;
defparam \my_regfile|Mux50~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N16
cycloneive_lcell_comb \my_regfile|Mux50~11 (
// Equation(s):
// \my_regfile|Mux50~11_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux50~10_combout  & (\my_regfile|registers[7][13]~q )) # (!\my_regfile|Mux50~10_combout  & ((\my_regfile|registers[6][13]~q ))))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux50~10_combout ))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[7][13]~q ),
	.datac(\my_regfile|registers[6][13]~q ),
	.datad(\my_regfile|Mux50~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux50~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux50~11 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux50~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N10
cycloneive_lcell_comb \my_regfile|Mux50~12 (
// Equation(s):
// \my_regfile|Mux50~12_combout  = (\mux3|out[0]~10_combout  & (((\mux3|out[1]~13_combout )))) # (!\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & (\my_regfile|registers[10][13]~q )) # (!\mux3|out[1]~13_combout  & ((\my_regfile|registers[8][13]~q 
// )))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|registers[10][13]~q ),
	.datac(\my_regfile|registers[8][13]~q ),
	.datad(\mux3|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux50~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux50~12 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux50~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N16
cycloneive_lcell_comb \my_regfile|Mux50~13 (
// Equation(s):
// \my_regfile|Mux50~13_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux50~12_combout  & ((\my_regfile|registers[11][13]~q ))) # (!\my_regfile|Mux50~12_combout  & (\my_regfile|registers[9][13]~q )))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux50~12_combout ))))

	.dataa(\my_regfile|registers[9][13]~q ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|registers[11][13]~q ),
	.datad(\my_regfile|Mux50~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux50~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux50~13 .lut_mask = 16'hF388;
defparam \my_regfile|Mux50~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N28
cycloneive_lcell_comb \my_regfile|Mux50~14 (
// Equation(s):
// \my_regfile|Mux50~14_combout  = (\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & (\my_regfile|registers[3][13]~q )) # (!\mux3|out[1]~13_combout  & ((\my_regfile|registers[1][13]~q )))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[3][13]~q ),
	.datac(\my_regfile|registers[1][13]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux50~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux50~14 .lut_mask = 16'hD800;
defparam \my_regfile|Mux50~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N30
cycloneive_lcell_comb \my_regfile|Mux50~15 (
// Equation(s):
// \my_regfile|Mux50~15_combout  = (\my_regfile|Mux50~14_combout ) # ((\mux3|out[1]~13_combout  & (!\mux3|out[0]~10_combout  & \my_regfile|registers[2][13]~q )))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|registers[2][13]~q ),
	.datad(\my_regfile|Mux50~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux50~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux50~15 .lut_mask = 16'hFF20;
defparam \my_regfile|Mux50~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N4
cycloneive_lcell_comb \my_regfile|Mux50~16 (
// Equation(s):
// \my_regfile|Mux50~16_combout  = (\mux3|out[2]~7_combout  & (\mux3|out[3]~4_combout )) # (!\mux3|out[2]~7_combout  & ((\mux3|out[3]~4_combout  & (\my_regfile|Mux50~13_combout )) # (!\mux3|out[3]~4_combout  & ((\my_regfile|Mux50~15_combout )))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|Mux50~13_combout ),
	.datad(\my_regfile|Mux50~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux50~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux50~16 .lut_mask = 16'hD9C8;
defparam \my_regfile|Mux50~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N16
cycloneive_lcell_comb \my_regfile|Mux50~17 (
// Equation(s):
// \my_regfile|Mux50~17_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & (\my_regfile|registers[13][13]~q )) # (!\mux3|out[0]~10_combout  & ((\my_regfile|registers[12][13]~q 
// )))))

	.dataa(\my_regfile|registers[13][13]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[12][13]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux50~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux50~17 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux50~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N26
cycloneive_lcell_comb \my_regfile|Mux50~18 (
// Equation(s):
// \my_regfile|Mux50~18_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux50~17_combout  & (\my_regfile|registers[15][13]~q )) # (!\my_regfile|Mux50~17_combout  & ((\my_regfile|registers[14][13]~q ))))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux50~17_combout ))))

	.dataa(\my_regfile|registers[15][13]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[14][13]~q ),
	.datad(\my_regfile|Mux50~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux50~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux50~18 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux50~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N14
cycloneive_lcell_comb \my_regfile|Mux50~19 (
// Equation(s):
// \my_regfile|Mux50~19_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux50~16_combout  & ((\my_regfile|Mux50~18_combout ))) # (!\my_regfile|Mux50~16_combout  & (\my_regfile|Mux50~11_combout )))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux50~16_combout ))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|Mux50~11_combout ),
	.datac(\my_regfile|Mux50~16_combout ),
	.datad(\my_regfile|Mux50~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux50~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux50~19 .lut_mask = 16'hF858;
defparam \my_regfile|Mux50~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N10
cycloneive_lcell_comb \my_regfile|Mux50~0 (
// Equation(s):
// \my_regfile|Mux50~0_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|registers[25][13]~q ) # ((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & (((\my_regfile|registers[17][13]~q  & !\mux3|out[2]~7_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[25][13]~q ),
	.datac(\my_regfile|registers[17][13]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux50~0 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N24
cycloneive_lcell_comb \my_regfile|Mux50~1 (
// Equation(s):
// \my_regfile|Mux50~1_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux50~0_combout  & (\my_regfile|registers[29][13]~q )) # (!\my_regfile|Mux50~0_combout  & ((\my_regfile|registers[21][13]~q ))))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux50~0_combout ))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|registers[29][13]~q ),
	.datac(\my_regfile|registers[21][13]~q ),
	.datad(\my_regfile|Mux50~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux50~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux50~1 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N16
cycloneive_lcell_comb \my_regfile|Mux50~7 (
// Equation(s):
// \my_regfile|Mux50~7_combout  = (\mux3|out[2]~7_combout  & (((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & ((\mux3|out[3]~4_combout  & (\my_regfile|registers[27][13]~q )) # (!\mux3|out[3]~4_combout  & ((\my_regfile|registers[19][13]~q )))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|registers[27][13]~q ),
	.datac(\my_regfile|registers[19][13]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux50~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux50~7 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux50~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N6
cycloneive_lcell_comb \my_regfile|Mux50~8 (
// Equation(s):
// \my_regfile|Mux50~8_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux50~7_combout  & ((\my_regfile|registers[31][13]~q ))) # (!\my_regfile|Mux50~7_combout  & (\my_regfile|registers[23][13]~q )))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux50~7_combout ))))

	.dataa(\my_regfile|registers[23][13]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[31][13]~q ),
	.datad(\my_regfile|Mux50~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux50~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux50~8 .lut_mask = 16'hF388;
defparam \my_regfile|Mux50~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N24
cycloneive_lcell_comb \my_regfile|Mux50~4 (
// Equation(s):
// \my_regfile|Mux50~4_combout  = (\mux3|out[3]~4_combout  & (((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & ((\mux3|out[2]~7_combout  & (\my_regfile|registers[20][13]~q )) # (!\mux3|out[2]~7_combout  & ((\my_regfile|registers[16][13]~q )))))

	.dataa(\my_regfile|registers[20][13]~q ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|registers[16][13]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux50~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux50~4 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux50~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N30
cycloneive_lcell_comb \my_regfile|Mux50~5 (
// Equation(s):
// \my_regfile|Mux50~5_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux50~4_combout  & ((\my_regfile|registers[28][13]~q ))) # (!\my_regfile|Mux50~4_combout  & (\my_regfile|registers[24][13]~q )))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux50~4_combout ))))

	.dataa(\my_regfile|registers[24][13]~q ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|registers[28][13]~q ),
	.datad(\my_regfile|Mux50~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux50~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux50~5 .lut_mask = 16'hF388;
defparam \my_regfile|Mux50~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N22
cycloneive_lcell_comb \my_regfile|Mux50~2 (
// Equation(s):
// \my_regfile|Mux50~2_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|registers[22][13]~q ) # ((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & (((\my_regfile|registers[18][13]~q  & !\mux3|out[3]~4_combout ))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|registers[22][13]~q ),
	.datac(\my_regfile|registers[18][13]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux50~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux50~2 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux50~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N14
cycloneive_lcell_comb \my_regfile|Mux50~3 (
// Equation(s):
// \my_regfile|Mux50~3_combout  = (\my_regfile|Mux50~2_combout  & (((\my_regfile|registers[30][13]~q ) # (!\mux3|out[3]~4_combout )))) # (!\my_regfile|Mux50~2_combout  & (\my_regfile|registers[26][13]~q  & ((\mux3|out[3]~4_combout ))))

	.dataa(\my_regfile|registers[26][13]~q ),
	.datab(\my_regfile|registers[30][13]~q ),
	.datac(\my_regfile|Mux50~2_combout ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux50~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux50~3 .lut_mask = 16'hCAF0;
defparam \my_regfile|Mux50~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N16
cycloneive_lcell_comb \my_regfile|Mux50~6 (
// Equation(s):
// \my_regfile|Mux50~6_combout  = (\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout ) # ((\my_regfile|Mux50~3_combout )))) # (!\mux3|out[1]~13_combout  & (!\mux3|out[0]~10_combout  & (\my_regfile|Mux50~5_combout )))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|Mux50~5_combout ),
	.datad(\my_regfile|Mux50~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux50~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux50~6 .lut_mask = 16'hBA98;
defparam \my_regfile|Mux50~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N18
cycloneive_lcell_comb \my_regfile|Mux50~9 (
// Equation(s):
// \my_regfile|Mux50~9_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux50~6_combout  & ((\my_regfile|Mux50~8_combout ))) # (!\my_regfile|Mux50~6_combout  & (\my_regfile|Mux50~1_combout )))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux50~6_combout ))))

	.dataa(\my_regfile|Mux50~1_combout ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|Mux50~8_combout ),
	.datad(\my_regfile|Mux50~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux50~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux50~9 .lut_mask = 16'hF388;
defparam \my_regfile|Mux50~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N12
cycloneive_lcell_comb \my_regfile|Mux50~20 (
// Equation(s):
// \my_regfile|Mux50~20_combout  = (\mux3|out[4]~15_combout  & ((\my_regfile|Mux50~9_combout ))) # (!\mux3|out[4]~15_combout  & (\my_regfile|Mux50~19_combout ))

	.dataa(\mux3|out[4]~15_combout ),
	.datab(gnd),
	.datac(\my_regfile|Mux50~19_combout ),
	.datad(\my_regfile|Mux50~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux50~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux50~20 .lut_mask = 16'hFA50;
defparam \my_regfile|Mux50~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N30
cycloneive_lcell_comb \my_processor|data_operandB[13]~18 (
// Equation(s):
// \my_processor|data_operandB[13]~18_combout  = (\my_processor|decoder|ALUinB~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [13])) # (!\my_processor|decoder|ALUinB~1_combout  & (((\my_regfile|Mux50~20_combout ) # 
// (!\my_regfile|data_readRegB~35_combout ))))

	.dataa(\my_processor|decoder|ALUinB~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datac(\my_regfile|data_readRegB~35_combout ),
	.datad(\my_regfile|Mux50~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[13]~18 .lut_mask = 16'hDD8D;
defparam \my_processor|data_operandB[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \t_data_writeReg[12]~input (
	.i(t_data_writeReg[12]),
	.ibar(gnd),
	.o(\t_data_writeReg[12]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[12]~input .bus_hold = "false";
defparam \t_data_writeReg[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N0
cycloneive_lcell_comb \mux4|out[12]~12 (
// Equation(s):
// \mux4|out[12]~12_combout  = (\test~input_o  & \t_data_writeReg[12]~input_o )

	.dataa(\test~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\t_data_writeReg[12]~input_o ),
	.cin(gnd),
	.combout(\mux4|out[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mux4|out[12]~12 .lut_mask = 16'hAA00;
defparam \mux4|out[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N26
cycloneive_lcell_comb \my_regfile|registers[25][12]~feeder (
// Equation(s):
// \my_regfile|registers[25][12]~feeder_combout  = \mux4|out[12]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[12]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[25][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[25][12]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[25][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N27
dffeas \my_regfile|registers[25][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[25][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y39_N27
dffeas \my_regfile|registers[29][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N25
dffeas \my_regfile|registers[21][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N1
dffeas \my_regfile|registers[17][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N0
cycloneive_lcell_comb \my_regfile|Mux51~0 (
// Equation(s):
// \my_regfile|Mux51~0_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|registers[21][12]~q ) # ((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & (((\my_regfile|registers[17][12]~q  & !\mux3|out[3]~4_combout ))))

	.dataa(\my_regfile|registers[21][12]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[17][12]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux51~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux51~0 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N28
cycloneive_lcell_comb \my_regfile|Mux51~1 (
// Equation(s):
// \my_regfile|Mux51~1_combout  = (\my_regfile|Mux51~0_combout  & (((\my_regfile|registers[29][12]~q ) # (!\mux3|out[3]~4_combout )))) # (!\my_regfile|Mux51~0_combout  & (\my_regfile|registers[25][12]~q  & ((\mux3|out[3]~4_combout ))))

	.dataa(\my_regfile|registers[25][12]~q ),
	.datab(\my_regfile|registers[29][12]~q ),
	.datac(\my_regfile|Mux51~0_combout ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux51~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux51~1 .lut_mask = 16'hCAF0;
defparam \my_regfile|Mux51~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N15
dffeas \my_regfile|registers[22][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N27
dffeas \my_regfile|registers[30][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y34_N21
dffeas \my_regfile|registers[26][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N17
dffeas \my_regfile|registers[18][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N16
cycloneive_lcell_comb \my_regfile|Mux51~2 (
// Equation(s):
// \my_regfile|Mux51~2_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|registers[26][12]~q ) # ((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & (((\my_regfile|registers[18][12]~q  & !\mux3|out[2]~7_combout ))))

	.dataa(\my_regfile|registers[26][12]~q ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|registers[18][12]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux51~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux51~2 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux51~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N26
cycloneive_lcell_comb \my_regfile|Mux51~3 (
// Equation(s):
// \my_regfile|Mux51~3_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux51~2_combout  & ((\my_regfile|registers[30][12]~q ))) # (!\my_regfile|Mux51~2_combout  & (\my_regfile|registers[22][12]~q )))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux51~2_combout ))))

	.dataa(\my_regfile|registers[22][12]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[30][12]~q ),
	.datad(\my_regfile|Mux51~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux51~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux51~3 .lut_mask = 16'hF388;
defparam \my_regfile|Mux51~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N8
cycloneive_lcell_comb \my_regfile|registers[20][12]~feeder (
// Equation(s):
// \my_regfile|registers[20][12]~feeder_combout  = \mux4|out[12]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[12]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[20][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[20][12]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[20][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N9
dffeas \my_regfile|registers[20][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[20][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y34_N1
dffeas \my_regfile|registers[16][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y34_N27
dffeas \my_regfile|registers[28][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N23
dffeas \my_regfile|registers[24][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N22
cycloneive_lcell_comb \my_regfile|Mux51~4 (
// Equation(s):
// \my_regfile|Mux51~4_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|registers[28][12]~q ) # ((!\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & (((\my_regfile|registers[24][12]~q  & \mux3|out[3]~4_combout ))))

	.dataa(\my_regfile|registers[28][12]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[24][12]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux51~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux51~4 .lut_mask = 16'hB8CC;
defparam \my_regfile|Mux51~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N0
cycloneive_lcell_comb \my_regfile|Mux51~5 (
// Equation(s):
// \my_regfile|Mux51~5_combout  = (\mux3|out[3]~4_combout  & (((\my_regfile|Mux51~4_combout )))) # (!\mux3|out[3]~4_combout  & ((\my_regfile|Mux51~4_combout  & (\my_regfile|registers[20][12]~q )) # (!\my_regfile|Mux51~4_combout  & 
// ((\my_regfile|registers[16][12]~q )))))

	.dataa(\my_regfile|registers[20][12]~q ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|registers[16][12]~q ),
	.datad(\my_regfile|Mux51~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux51~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux51~5 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux51~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N14
cycloneive_lcell_comb \my_regfile|Mux51~6 (
// Equation(s):
// \my_regfile|Mux51~6_combout  = (\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout ) # ((\my_regfile|Mux51~3_combout )))) # (!\mux3|out[1]~13_combout  & (!\mux3|out[0]~10_combout  & ((\my_regfile|Mux51~5_combout ))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|Mux51~3_combout ),
	.datad(\my_regfile|Mux51~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux51~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux51~6 .lut_mask = 16'hB9A8;
defparam \my_regfile|Mux51~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N1
dffeas \my_regfile|registers[27][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y35_N27
dffeas \my_regfile|registers[31][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y39_N5
dffeas \my_regfile|registers[23][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y35_N13
dffeas \my_regfile|registers[19][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N12
cycloneive_lcell_comb \my_regfile|Mux51~7 (
// Equation(s):
// \my_regfile|Mux51~7_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|registers[23][12]~q ) # ((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & (((\my_regfile|registers[19][12]~q  & !\mux3|out[3]~4_combout ))))

	.dataa(\my_regfile|registers[23][12]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[19][12]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux51~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux51~7 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux51~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N26
cycloneive_lcell_comb \my_regfile|Mux51~8 (
// Equation(s):
// \my_regfile|Mux51~8_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux51~7_combout  & ((\my_regfile|registers[31][12]~q ))) # (!\my_regfile|Mux51~7_combout  & (\my_regfile|registers[27][12]~q )))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux51~7_combout ))))

	.dataa(\my_regfile|registers[27][12]~q ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|registers[31][12]~q ),
	.datad(\my_regfile|Mux51~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux51~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux51~8 .lut_mask = 16'hF388;
defparam \my_regfile|Mux51~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N4
cycloneive_lcell_comb \my_regfile|Mux51~9 (
// Equation(s):
// \my_regfile|Mux51~9_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux51~6_combout  & ((\my_regfile|Mux51~8_combout ))) # (!\my_regfile|Mux51~6_combout  & (\my_regfile|Mux51~1_combout )))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux51~6_combout ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|Mux51~1_combout ),
	.datac(\my_regfile|Mux51~6_combout ),
	.datad(\my_regfile|Mux51~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux51~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux51~9 .lut_mask = 16'hF858;
defparam \my_regfile|Mux51~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N27
dffeas \my_regfile|registers[9][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y38_N13
dffeas \my_regfile|registers[11][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N5
dffeas \my_regfile|registers[10][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N5
dffeas \my_regfile|registers[8][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N20
cycloneive_lcell_comb \my_regfile|Mux51~10 (
// Equation(s):
// \my_regfile|Mux51~10_combout  = (\mux3|out[0]~10_combout  & (((\mux3|out[1]~13_combout )))) # (!\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & (\my_regfile|registers[10][12]~q )) # (!\mux3|out[1]~13_combout  & ((\my_regfile|registers[8][12]~q 
// )))))

	.dataa(\my_regfile|registers[10][12]~q ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\mux3|out[1]~13_combout ),
	.datad(\my_regfile|registers[8][12]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux51~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux51~10 .lut_mask = 16'hE3E0;
defparam \my_regfile|Mux51~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N12
cycloneive_lcell_comb \my_regfile|Mux51~11 (
// Equation(s):
// \my_regfile|Mux51~11_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux51~10_combout  & ((\my_regfile|registers[11][12]~q ))) # (!\my_regfile|Mux51~10_combout  & (\my_regfile|registers[9][12]~q )))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux51~10_combout ))))

	.dataa(\my_regfile|registers[9][12]~q ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|registers[11][12]~q ),
	.datad(\my_regfile|Mux51~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux51~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux51~11 .lut_mask = 16'hF388;
defparam \my_regfile|Mux51~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N5
dffeas \my_regfile|registers[15][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N11
dffeas \my_regfile|registers[14][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y40_N1
dffeas \my_regfile|registers[13][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux4|out[12]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N21
dffeas \my_regfile|registers[12][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N20
cycloneive_lcell_comb \my_regfile|Mux51~17 (
// Equation(s):
// \my_regfile|Mux51~17_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & (\my_regfile|registers[13][12]~q )) # (!\mux3|out[0]~10_combout  & ((\my_regfile|registers[12][12]~q 
// )))))

	.dataa(\my_regfile|registers[13][12]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[12][12]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux51~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux51~17 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux51~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N10
cycloneive_lcell_comb \my_regfile|Mux51~18 (
// Equation(s):
// \my_regfile|Mux51~18_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux51~17_combout  & (\my_regfile|registers[15][12]~q )) # (!\my_regfile|Mux51~17_combout  & ((\my_regfile|registers[14][12]~q ))))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux51~17_combout ))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[15][12]~q ),
	.datac(\my_regfile|registers[14][12]~q ),
	.datad(\my_regfile|Mux51~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux51~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux51~18 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux51~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N28
cycloneive_lcell_comb \my_regfile|registers[6][12]~feeder (
// Equation(s):
// \my_regfile|registers[6][12]~feeder_combout  = \mux4|out[12]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[12]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[6][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[6][12]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[6][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N29
dffeas \my_regfile|registers[6][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[6][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N19
dffeas \my_regfile|registers[7][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N25
dffeas \my_regfile|registers[4][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N27
dffeas \my_regfile|registers[5][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N6
cycloneive_lcell_comb \my_regfile|Mux51~12 (
// Equation(s):
// \my_regfile|Mux51~12_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & ((\my_regfile|registers[5][12]~q ))) # (!\mux3|out[0]~10_combout  & (\my_regfile|registers[4][12]~q 
// ))))

	.dataa(\my_regfile|registers[4][12]~q ),
	.datab(\my_regfile|registers[5][12]~q ),
	.datac(\mux3|out[1]~13_combout ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux51~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux51~12 .lut_mask = 16'hFC0A;
defparam \my_regfile|Mux51~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N18
cycloneive_lcell_comb \my_regfile|Mux51~13 (
// Equation(s):
// \my_regfile|Mux51~13_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux51~12_combout  & ((\my_regfile|registers[7][12]~q ))) # (!\my_regfile|Mux51~12_combout  & (\my_regfile|registers[6][12]~q )))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux51~12_combout ))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[6][12]~q ),
	.datac(\my_regfile|registers[7][12]~q ),
	.datad(\my_regfile|Mux51~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux51~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux51~13 .lut_mask = 16'hF588;
defparam \my_regfile|Mux51~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N27
dffeas \my_regfile|registers[2][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N19
dffeas \my_regfile|registers[3][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N23
dffeas \my_regfile|registers[1][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N22
cycloneive_lcell_comb \my_regfile|Mux51~14 (
// Equation(s):
// \my_regfile|Mux51~14_combout  = (\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & (\my_regfile|registers[3][12]~q )) # (!\mux3|out[1]~13_combout  & ((\my_regfile|registers[1][12]~q )))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[3][12]~q ),
	.datac(\my_regfile|registers[1][12]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux51~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux51~14 .lut_mask = 16'hD800;
defparam \my_regfile|Mux51~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N26
cycloneive_lcell_comb \my_regfile|Mux51~15 (
// Equation(s):
// \my_regfile|Mux51~15_combout  = (\my_regfile|Mux51~14_combout ) # ((\mux3|out[1]~13_combout  & (!\mux3|out[0]~10_combout  & \my_regfile|registers[2][12]~q )))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|registers[2][12]~q ),
	.datad(\my_regfile|Mux51~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux51~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux51~15 .lut_mask = 16'hFF20;
defparam \my_regfile|Mux51~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N2
cycloneive_lcell_comb \my_regfile|Mux51~16 (
// Equation(s):
// \my_regfile|Mux51~16_combout  = (\mux3|out[2]~7_combout  & ((\mux3|out[3]~4_combout ) # ((\my_regfile|Mux51~13_combout )))) # (!\mux3|out[2]~7_combout  & (!\mux3|out[3]~4_combout  & ((\my_regfile|Mux51~15_combout ))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|Mux51~13_combout ),
	.datad(\my_regfile|Mux51~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux51~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux51~16 .lut_mask = 16'hB9A8;
defparam \my_regfile|Mux51~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N12
cycloneive_lcell_comb \my_regfile|Mux51~19 (
// Equation(s):
// \my_regfile|Mux51~19_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux51~16_combout  & ((\my_regfile|Mux51~18_combout ))) # (!\my_regfile|Mux51~16_combout  & (\my_regfile|Mux51~11_combout )))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux51~16_combout ))))

	.dataa(\my_regfile|Mux51~11_combout ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|Mux51~18_combout ),
	.datad(\my_regfile|Mux51~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux51~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux51~19 .lut_mask = 16'hF388;
defparam \my_regfile|Mux51~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N18
cycloneive_lcell_comb \my_regfile|Mux51~20 (
// Equation(s):
// \my_regfile|Mux51~20_combout  = (\mux3|out[4]~15_combout  & (\my_regfile|Mux51~9_combout )) # (!\mux3|out[4]~15_combout  & ((\my_regfile|Mux51~19_combout )))

	.dataa(gnd),
	.datab(\mux3|out[4]~15_combout ),
	.datac(\my_regfile|Mux51~9_combout ),
	.datad(\my_regfile|Mux51~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux51~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux51~20 .lut_mask = 16'hF3C0;
defparam \my_regfile|Mux51~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N16
cycloneive_lcell_comb \my_processor|data_operandB[12]~19 (
// Equation(s):
// \my_processor|data_operandB[12]~19_combout  = (\my_processor|decoder|ALUinB~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [12])) # (!\my_processor|decoder|ALUinB~1_combout  & (((\my_regfile|Mux51~20_combout ) # 
// (!\my_regfile|data_readRegB~35_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datab(\my_processor|decoder|ALUinB~1_combout ),
	.datac(\my_regfile|data_readRegB~35_combout ),
	.datad(\my_regfile|Mux51~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[12]~19 .lut_mask = 16'hBB8B;
defparam \my_processor|data_operandB[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N30
cycloneive_lcell_comb \my_regfile|Mux19~17 (
// Equation(s):
// \my_regfile|Mux19~17_combout  = (\mux2|out[1]~3_combout  & (((\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout  & (\my_regfile|registers[13][12]~q )) # (!\mux2|out[0]~2_combout  & ((\my_regfile|registers[12][12]~q )))))

	.dataa(\my_regfile|registers[13][12]~q ),
	.datab(\my_regfile|registers[12][12]~q ),
	.datac(\mux2|out[1]~3_combout ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~17 .lut_mask = 16'hFA0C;
defparam \my_regfile|Mux19~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N18
cycloneive_lcell_comb \my_regfile|Mux19~18 (
// Equation(s):
// \my_regfile|Mux19~18_combout  = (\my_regfile|Mux19~17_combout  & (((\my_regfile|registers[15][12]~q ) # (!\mux2|out[1]~3_combout )))) # (!\my_regfile|Mux19~17_combout  & (\my_regfile|registers[14][12]~q  & ((\mux2|out[1]~3_combout ))))

	.dataa(\my_regfile|registers[14][12]~q ),
	.datab(\my_regfile|registers[15][12]~q ),
	.datac(\my_regfile|Mux19~17_combout ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~18 .lut_mask = 16'hCAF0;
defparam \my_regfile|Mux19~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N4
cycloneive_lcell_comb \my_regfile|Mux19~10 (
// Equation(s):
// \my_regfile|Mux19~10_combout  = (\mux2|out[0]~2_combout  & (((\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[10][12]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[8][12]~q ))))

	.dataa(\my_regfile|registers[8][12]~q ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|registers[10][12]~q ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~10 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux19~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N12
cycloneive_lcell_comb \my_regfile|Mux19~11 (
// Equation(s):
// \my_regfile|Mux19~11_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux19~10_combout  & ((\my_regfile|registers[11][12]~q ))) # (!\my_regfile|Mux19~10_combout  & (\my_regfile|registers[9][12]~q )))) # (!\mux2|out[0]~2_combout  & 
// (((\my_regfile|Mux19~10_combout ))))

	.dataa(\my_regfile|registers[9][12]~q ),
	.datab(\my_regfile|registers[11][12]~q ),
	.datac(\mux2|out[0]~2_combout ),
	.datad(\my_regfile|Mux19~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~11 .lut_mask = 16'hCFA0;
defparam \my_regfile|Mux19~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N18
cycloneive_lcell_comb \my_regfile|Mux19~14 (
// Equation(s):
// \my_regfile|Mux19~14_combout  = (\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[3][12]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[1][12]~q ))))

	.dataa(\my_regfile|registers[1][12]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[3][12]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~14 .lut_mask = 16'hE200;
defparam \my_regfile|Mux19~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N4
cycloneive_lcell_comb \my_regfile|Mux19~15 (
// Equation(s):
// \my_regfile|Mux19~15_combout  = (\my_regfile|Mux19~14_combout ) # ((\mux2|out[1]~3_combout  & (\my_regfile|registers[2][12]~q  & !\mux2|out[0]~2_combout )))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|registers[2][12]~q ),
	.datac(\mux2|out[0]~2_combout ),
	.datad(\my_regfile|Mux19~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~15 .lut_mask = 16'hFF08;
defparam \my_regfile|Mux19~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N26
cycloneive_lcell_comb \my_regfile|Mux19~12 (
// Equation(s):
// \my_regfile|Mux19~12_combout  = (\mux2|out[1]~3_combout  & (((\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout  & ((\my_regfile|registers[5][12]~q ))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[4][12]~q ))))

	.dataa(\my_regfile|registers[4][12]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[5][12]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~12 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux19~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N6
cycloneive_lcell_comb \my_regfile|Mux19~13 (
// Equation(s):
// \my_regfile|Mux19~13_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux19~12_combout  & (\my_regfile|registers[7][12]~q )) # (!\my_regfile|Mux19~12_combout  & ((\my_regfile|registers[6][12]~q ))))) # (!\mux2|out[1]~3_combout  & 
// (((\my_regfile|Mux19~12_combout ))))

	.dataa(\my_regfile|registers[7][12]~q ),
	.datab(\my_regfile|registers[6][12]~q ),
	.datac(\mux2|out[1]~3_combout ),
	.datad(\my_regfile|Mux19~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~13 .lut_mask = 16'hAFC0;
defparam \my_regfile|Mux19~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N18
cycloneive_lcell_comb \my_regfile|Mux19~16 (
// Equation(s):
// \my_regfile|Mux19~16_combout  = (\mux2|out[3]~0_combout  & (\mux2|out[2]~1_combout )) # (!\mux2|out[3]~0_combout  & ((\mux2|out[2]~1_combout  & ((\my_regfile|Mux19~13_combout ))) # (!\mux2|out[2]~1_combout  & (\my_regfile|Mux19~15_combout ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|Mux19~15_combout ),
	.datad(\my_regfile|Mux19~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~16 .lut_mask = 16'hDC98;
defparam \my_regfile|Mux19~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N8
cycloneive_lcell_comb \my_regfile|Mux19~19 (
// Equation(s):
// \my_regfile|Mux19~19_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux19~16_combout  & (\my_regfile|Mux19~18_combout )) # (!\my_regfile|Mux19~16_combout  & ((\my_regfile|Mux19~11_combout ))))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux19~16_combout ))))

	.dataa(\my_regfile|Mux19~18_combout ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|Mux19~11_combout ),
	.datad(\my_regfile|Mux19~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~19 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux19~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N4
cycloneive_lcell_comb \my_regfile|Mux19~7 (
// Equation(s):
// \my_regfile|Mux19~7_combout  = (\mux2|out[2]~1_combout  & (((\my_regfile|registers[23][12]~q ) # (\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[19][12]~q  & ((!\mux2|out[3]~0_combout ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[19][12]~q ),
	.datac(\my_regfile|registers[23][12]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~7 .lut_mask = 16'hAAE4;
defparam \my_regfile|Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N30
cycloneive_lcell_comb \my_regfile|Mux19~8 (
// Equation(s):
// \my_regfile|Mux19~8_combout  = (\my_regfile|Mux19~7_combout  & (((\my_regfile|registers[31][12]~q ) # (!\mux2|out[3]~0_combout )))) # (!\my_regfile|Mux19~7_combout  & (\my_regfile|registers[27][12]~q  & ((\mux2|out[3]~0_combout ))))

	.dataa(\my_regfile|registers[27][12]~q ),
	.datab(\my_regfile|registers[31][12]~q ),
	.datac(\my_regfile|Mux19~7_combout ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~8 .lut_mask = 16'hCAF0;
defparam \my_regfile|Mux19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N6
cycloneive_lcell_comb \my_regfile|Mux19~0 (
// Equation(s):
// \my_regfile|Mux19~0_combout  = (\mux2|out[3]~0_combout  & (((\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & ((\mux2|out[2]~1_combout  & (\my_regfile|registers[21][12]~q )) # (!\mux2|out[2]~1_combout  & ((\my_regfile|registers[17][12]~q )))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|registers[21][12]~q ),
	.datac(\my_regfile|registers[17][12]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~0 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N26
cycloneive_lcell_comb \my_regfile|Mux19~1 (
// Equation(s):
// \my_regfile|Mux19~1_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux19~0_combout  & ((\my_regfile|registers[29][12]~q ))) # (!\my_regfile|Mux19~0_combout  & (\my_regfile|registers[25][12]~q )))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux19~0_combout ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|registers[25][12]~q ),
	.datac(\my_regfile|registers[29][12]~q ),
	.datad(\my_regfile|Mux19~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~1 .lut_mask = 16'hF588;
defparam \my_regfile|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N20
cycloneive_lcell_comb \my_regfile|Mux19~2 (
// Equation(s):
// \my_regfile|Mux19~2_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & ((\my_regfile|registers[26][12]~q ))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[18][12]~q ))))

	.dataa(\my_regfile|registers[18][12]~q ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|registers[26][12]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~2 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N14
cycloneive_lcell_comb \my_regfile|Mux19~3 (
// Equation(s):
// \my_regfile|Mux19~3_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux19~2_combout  & (\my_regfile|registers[30][12]~q )) # (!\my_regfile|Mux19~2_combout  & ((\my_regfile|registers[22][12]~q ))))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux19~2_combout ))))

	.dataa(\my_regfile|registers[30][12]~q ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|registers[22][12]~q ),
	.datad(\my_regfile|Mux19~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~3 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N24
cycloneive_lcell_comb \my_regfile|Mux19~4 (
// Equation(s):
// \my_regfile|Mux19~4_combout  = (\mux2|out[3]~0_combout  & (((\my_regfile|registers[24][12]~q ) # (\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[16][12]~q  & ((!\mux2|out[2]~1_combout ))))

	.dataa(\my_regfile|registers[16][12]~q ),
	.datab(\my_regfile|registers[24][12]~q ),
	.datac(\mux2|out[3]~0_combout ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~4 .lut_mask = 16'hF0CA;
defparam \my_regfile|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N26
cycloneive_lcell_comb \my_regfile|Mux19~5 (
// Equation(s):
// \my_regfile|Mux19~5_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux19~4_combout  & ((\my_regfile|registers[28][12]~q ))) # (!\my_regfile|Mux19~4_combout  & (\my_regfile|registers[20][12]~q )))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux19~4_combout ))))

	.dataa(\my_regfile|registers[20][12]~q ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|registers[28][12]~q ),
	.datad(\my_regfile|Mux19~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~5 .lut_mask = 16'hF388;
defparam \my_regfile|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N18
cycloneive_lcell_comb \my_regfile|Mux19~6 (
// Equation(s):
// \my_regfile|Mux19~6_combout  = (\mux2|out[0]~2_combout  & (\mux2|out[1]~3_combout )) # (!\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & (\my_regfile|Mux19~3_combout )) # (!\mux2|out[1]~3_combout  & ((\my_regfile|Mux19~5_combout )))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|Mux19~3_combout ),
	.datad(\my_regfile|Mux19~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~6 .lut_mask = 16'hD9C8;
defparam \my_regfile|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N28
cycloneive_lcell_comb \my_regfile|Mux19~9 (
// Equation(s):
// \my_regfile|Mux19~9_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux19~6_combout  & (\my_regfile|Mux19~8_combout )) # (!\my_regfile|Mux19~6_combout  & ((\my_regfile|Mux19~1_combout ))))) # (!\mux2|out[0]~2_combout  & (((\my_regfile|Mux19~6_combout 
// ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|Mux19~8_combout ),
	.datac(\my_regfile|Mux19~1_combout ),
	.datad(\my_regfile|Mux19~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~9 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux19~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~55 (
// Equation(s):
// \my_regfile|data_readRegA[12]~55_combout  = ((\mux2|out[4]~4_combout  & ((\my_regfile|Mux19~9_combout ))) # (!\mux2|out[4]~4_combout  & (\my_regfile|Mux19~19_combout ))) # (!\my_regfile|data_readRegA~35_combout )

	.dataa(\mux2|out[4]~4_combout ),
	.datab(\my_regfile|data_readRegA~35_combout ),
	.datac(\my_regfile|Mux19~19_combout ),
	.datad(\my_regfile|Mux19~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~55 .lut_mask = 16'hFB73;
defparam \my_regfile|data_readRegA[12]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X47_Y73_N15
cycloneive_io_ibuf \t_data_writeReg[11]~input (
	.i(t_data_writeReg[11]),
	.ibar(gnd),
	.o(\t_data_writeReg[11]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[11]~input .bus_hold = "false";
defparam \t_data_writeReg[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N4
cycloneive_lcell_comb \mux4|out[11]~11 (
// Equation(s):
// \mux4|out[11]~11_combout  = (\test~input_o  & \t_data_writeReg[11]~input_o )

	.dataa(\test~input_o ),
	.datab(gnd),
	.datac(\t_data_writeReg[11]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mux4|out[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mux4|out[11]~11 .lut_mask = 16'hA0A0;
defparam \mux4|out[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N0
cycloneive_lcell_comb \my_regfile|registers[23][11]~feeder (
// Equation(s):
// \my_regfile|registers[23][11]~feeder_combout  = \mux4|out[11]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[11]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[23][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[23][11]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[23][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N1
dffeas \my_regfile|registers[23][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[23][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y35_N31
dffeas \my_regfile|registers[31][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N9
dffeas \my_regfile|registers[27][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y35_N29
dffeas \my_regfile|registers[19][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N28
cycloneive_lcell_comb \my_regfile|Mux52~7 (
// Equation(s):
// \my_regfile|Mux52~7_combout  = (\mux3|out[2]~7_combout  & (((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & ((\mux3|out[3]~4_combout  & (\my_regfile|registers[27][11]~q )) # (!\mux3|out[3]~4_combout  & ((\my_regfile|registers[19][11]~q )))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|registers[27][11]~q ),
	.datac(\my_regfile|registers[19][11]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux52~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux52~7 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux52~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N30
cycloneive_lcell_comb \my_regfile|Mux52~8 (
// Equation(s):
// \my_regfile|Mux52~8_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux52~7_combout  & ((\my_regfile|registers[31][11]~q ))) # (!\my_regfile|Mux52~7_combout  & (\my_regfile|registers[23][11]~q )))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux52~7_combout ))))

	.dataa(\my_regfile|registers[23][11]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[31][11]~q ),
	.datad(\my_regfile|Mux52~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux52~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux52~8 .lut_mask = 16'hF388;
defparam \my_regfile|Mux52~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N31
dffeas \my_regfile|registers[29][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y39_N9
dffeas \my_regfile|registers[21][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N25
dffeas \my_regfile|registers[25][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N31
dffeas \my_regfile|registers[17][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N30
cycloneive_lcell_comb \my_regfile|Mux52~0 (
// Equation(s):
// \my_regfile|Mux52~0_combout  = (\mux3|out[2]~7_combout  & (((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & ((\mux3|out[3]~4_combout  & (\my_regfile|registers[25][11]~q )) # (!\mux3|out[3]~4_combout  & ((\my_regfile|registers[17][11]~q )))))

	.dataa(\my_regfile|registers[25][11]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[17][11]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux52~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux52~0 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N8
cycloneive_lcell_comb \my_regfile|Mux52~1 (
// Equation(s):
// \my_regfile|Mux52~1_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux52~0_combout  & (\my_regfile|registers[29][11]~q )) # (!\my_regfile|Mux52~0_combout  & ((\my_regfile|registers[21][11]~q ))))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux52~0_combout ))))

	.dataa(\my_regfile|registers[29][11]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[21][11]~q ),
	.datad(\my_regfile|Mux52~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux52~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux52~1 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N17
dffeas \my_regfile|registers[24][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N15
dffeas \my_regfile|registers[28][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N29
dffeas \my_regfile|registers[16][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N19
dffeas \my_regfile|registers[20][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N28
cycloneive_lcell_comb \my_regfile|Mux52~4 (
// Equation(s):
// \my_regfile|Mux52~4_combout  = (\mux3|out[2]~7_combout  & ((\mux3|out[3]~4_combout ) # ((\my_regfile|registers[20][11]~q )))) # (!\mux3|out[2]~7_combout  & (!\mux3|out[3]~4_combout  & (\my_regfile|registers[16][11]~q )))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|registers[16][11]~q ),
	.datad(\my_regfile|registers[20][11]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux52~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux52~4 .lut_mask = 16'hBA98;
defparam \my_regfile|Mux52~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N14
cycloneive_lcell_comb \my_regfile|Mux52~5 (
// Equation(s):
// \my_regfile|Mux52~5_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux52~4_combout  & ((\my_regfile|registers[28][11]~q ))) # (!\my_regfile|Mux52~4_combout  & (\my_regfile|registers[24][11]~q )))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux52~4_combout ))))

	.dataa(\my_regfile|registers[24][11]~q ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|registers[28][11]~q ),
	.datad(\my_regfile|Mux52~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux52~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux52~5 .lut_mask = 16'hF388;
defparam \my_regfile|Mux52~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N31
dffeas \my_regfile|registers[26][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N5
dffeas \my_regfile|registers[30][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N5
dffeas \my_regfile|registers[22][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N7
dffeas \my_regfile|registers[18][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N6
cycloneive_lcell_comb \my_regfile|Mux52~2 (
// Equation(s):
// \my_regfile|Mux52~2_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|registers[22][11]~q ) # ((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & (((\my_regfile|registers[18][11]~q  & !\mux3|out[3]~4_combout ))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|registers[22][11]~q ),
	.datac(\my_regfile|registers[18][11]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux52~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux52~2 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux52~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N4
cycloneive_lcell_comb \my_regfile|Mux52~3 (
// Equation(s):
// \my_regfile|Mux52~3_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux52~2_combout  & ((\my_regfile|registers[30][11]~q ))) # (!\my_regfile|Mux52~2_combout  & (\my_regfile|registers[26][11]~q )))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux52~2_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[26][11]~q ),
	.datac(\my_regfile|registers[30][11]~q ),
	.datad(\my_regfile|Mux52~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux52~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux52~3 .lut_mask = 16'hF588;
defparam \my_regfile|Mux52~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N2
cycloneive_lcell_comb \my_regfile|Mux52~6 (
// Equation(s):
// \my_regfile|Mux52~6_combout  = (\mux3|out[0]~10_combout  & (\mux3|out[1]~13_combout )) # (!\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & ((\my_regfile|Mux52~3_combout ))) # (!\mux3|out[1]~13_combout  & (\my_regfile|Mux52~5_combout ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|Mux52~5_combout ),
	.datad(\my_regfile|Mux52~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux52~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux52~6 .lut_mask = 16'hDC98;
defparam \my_regfile|Mux52~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N24
cycloneive_lcell_comb \my_regfile|Mux52~9 (
// Equation(s):
// \my_regfile|Mux52~9_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux52~6_combout  & (\my_regfile|Mux52~8_combout )) # (!\my_regfile|Mux52~6_combout  & ((\my_regfile|Mux52~1_combout ))))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux52~6_combout ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|Mux52~8_combout ),
	.datac(\my_regfile|Mux52~1_combout ),
	.datad(\my_regfile|Mux52~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux52~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux52~9 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux52~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N27
dffeas \my_regfile|registers[15][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N3
dffeas \my_regfile|registers[14][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N31
dffeas \my_regfile|registers[13][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N25
dffeas \my_regfile|registers[12][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N24
cycloneive_lcell_comb \my_regfile|Mux52~17 (
// Equation(s):
// \my_regfile|Mux52~17_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & (\my_regfile|registers[13][11]~q )) # (!\mux3|out[0]~10_combout  & ((\my_regfile|registers[12][11]~q 
// )))))

	.dataa(\my_regfile|registers[13][11]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[12][11]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux52~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux52~17 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux52~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N2
cycloneive_lcell_comb \my_regfile|Mux52~18 (
// Equation(s):
// \my_regfile|Mux52~18_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux52~17_combout  & (\my_regfile|registers[15][11]~q )) # (!\my_regfile|Mux52~17_combout  & ((\my_regfile|registers[14][11]~q ))))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux52~17_combout ))))

	.dataa(\my_regfile|registers[15][11]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[14][11]~q ),
	.datad(\my_regfile|Mux52~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux52~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux52~18 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux52~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N17
dffeas \my_regfile|registers[9][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N15
dffeas \my_regfile|registers[11][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N27
dffeas \my_regfile|registers[10][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N13
dffeas \my_regfile|registers[8][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N12
cycloneive_lcell_comb \my_regfile|Mux52~12 (
// Equation(s):
// \my_regfile|Mux52~12_combout  = (\mux3|out[0]~10_combout  & (((\mux3|out[1]~13_combout )))) # (!\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & (\my_regfile|registers[10][11]~q )) # (!\mux3|out[1]~13_combout  & ((\my_regfile|registers[8][11]~q 
// )))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|registers[10][11]~q ),
	.datac(\my_regfile|registers[8][11]~q ),
	.datad(\mux3|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux52~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux52~12 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux52~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N14
cycloneive_lcell_comb \my_regfile|Mux52~13 (
// Equation(s):
// \my_regfile|Mux52~13_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux52~12_combout  & ((\my_regfile|registers[11][11]~q ))) # (!\my_regfile|Mux52~12_combout  & (\my_regfile|registers[9][11]~q )))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux52~12_combout ))))

	.dataa(\my_regfile|registers[9][11]~q ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|registers[11][11]~q ),
	.datad(\my_regfile|Mux52~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux52~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux52~13 .lut_mask = 16'hF388;
defparam \my_regfile|Mux52~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N5
dffeas \my_regfile|registers[2][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N21
dffeas \my_regfile|registers[3][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N17
dffeas \my_regfile|registers[1][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N16
cycloneive_lcell_comb \my_regfile|Mux52~14 (
// Equation(s):
// \my_regfile|Mux52~14_combout  = (\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & (\my_regfile|registers[3][11]~q )) # (!\mux3|out[1]~13_combout  & ((\my_regfile|registers[1][11]~q )))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[3][11]~q ),
	.datac(\my_regfile|registers[1][11]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux52~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux52~14 .lut_mask = 16'hD800;
defparam \my_regfile|Mux52~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N4
cycloneive_lcell_comb \my_regfile|Mux52~15 (
// Equation(s):
// \my_regfile|Mux52~15_combout  = (\my_regfile|Mux52~14_combout ) # ((\mux3|out[1]~13_combout  & (!\mux3|out[0]~10_combout  & \my_regfile|registers[2][11]~q )))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|registers[2][11]~q ),
	.datad(\my_regfile|Mux52~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux52~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux52~15 .lut_mask = 16'hFF20;
defparam \my_regfile|Mux52~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N8
cycloneive_lcell_comb \my_regfile|Mux52~16 (
// Equation(s):
// \my_regfile|Mux52~16_combout  = (\mux3|out[2]~7_combout  & (\mux3|out[3]~4_combout )) # (!\mux3|out[2]~7_combout  & ((\mux3|out[3]~4_combout  & (\my_regfile|Mux52~13_combout )) # (!\mux3|out[3]~4_combout  & ((\my_regfile|Mux52~15_combout )))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|Mux52~13_combout ),
	.datad(\my_regfile|Mux52~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux52~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux52~16 .lut_mask = 16'hD9C8;
defparam \my_regfile|Mux52~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N7
dffeas \my_regfile|registers[7][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N31
dffeas \my_regfile|registers[6][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N7
dffeas \my_regfile|registers[5][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N3
dffeas \my_regfile|registers[4][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N2
cycloneive_lcell_comb \my_regfile|Mux52~10 (
// Equation(s):
// \my_regfile|Mux52~10_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & (\my_regfile|registers[5][11]~q )) # (!\mux3|out[0]~10_combout  & ((\my_regfile|registers[4][11]~q 
// )))))

	.dataa(\my_regfile|registers[5][11]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[4][11]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux52~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux52~10 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux52~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N30
cycloneive_lcell_comb \my_regfile|Mux52~11 (
// Equation(s):
// \my_regfile|Mux52~11_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux52~10_combout  & (\my_regfile|registers[7][11]~q )) # (!\my_regfile|Mux52~10_combout  & ((\my_regfile|registers[6][11]~q ))))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux52~10_combout ))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[7][11]~q ),
	.datac(\my_regfile|registers[6][11]~q ),
	.datad(\my_regfile|Mux52~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux52~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux52~11 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux52~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N6
cycloneive_lcell_comb \my_regfile|Mux52~19 (
// Equation(s):
// \my_regfile|Mux52~19_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux52~16_combout  & (\my_regfile|Mux52~18_combout )) # (!\my_regfile|Mux52~16_combout  & ((\my_regfile|Mux52~11_combout ))))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux52~16_combout ))))

	.dataa(\my_regfile|Mux52~18_combout ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|Mux52~16_combout ),
	.datad(\my_regfile|Mux52~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux52~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux52~19 .lut_mask = 16'hBCB0;
defparam \my_regfile|Mux52~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N20
cycloneive_lcell_comb \my_regfile|Mux52~20 (
// Equation(s):
// \my_regfile|Mux52~20_combout  = (\mux3|out[4]~15_combout  & (\my_regfile|Mux52~9_combout )) # (!\mux3|out[4]~15_combout  & ((\my_regfile|Mux52~19_combout )))

	.dataa(gnd),
	.datab(\mux3|out[4]~15_combout ),
	.datac(\my_regfile|Mux52~9_combout ),
	.datad(\my_regfile|Mux52~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux52~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux52~20 .lut_mask = 16'hF3C0;
defparam \my_regfile|Mux52~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N10
cycloneive_lcell_comb \my_processor|data_operandB[11]~20 (
// Equation(s):
// \my_processor|data_operandB[11]~20_combout  = (\my_processor|decoder|ALUinB~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [11])) # (!\my_processor|decoder|ALUinB~1_combout  & (((\my_regfile|Mux52~20_combout ) # 
// (!\my_regfile|data_readRegB~35_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|decoder|ALUinB~1_combout ),
	.datac(\my_regfile|data_readRegB~35_combout ),
	.datad(\my_regfile|Mux52~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[11]~20 .lut_mask = 16'hBB8B;
defparam \my_processor|data_operandB[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N24
cycloneive_lcell_comb \my_regfile|Mux20~0 (
// Equation(s):
// \my_regfile|Mux20~0_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & ((\my_regfile|registers[25][11]~q ))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[17][11]~q ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[17][11]~q ),
	.datac(\my_regfile|registers[25][11]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~0 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N30
cycloneive_lcell_comb \my_regfile|Mux20~1 (
// Equation(s):
// \my_regfile|Mux20~1_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux20~0_combout  & ((\my_regfile|registers[29][11]~q ))) # (!\my_regfile|Mux20~0_combout  & (\my_regfile|registers[21][11]~q )))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux20~0_combout ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[21][11]~q ),
	.datac(\my_regfile|registers[29][11]~q ),
	.datad(\my_regfile|Mux20~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~1 .lut_mask = 16'hF588;
defparam \my_regfile|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N8
cycloneive_lcell_comb \my_regfile|Mux20~7 (
// Equation(s):
// \my_regfile|Mux20~7_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & ((\my_regfile|registers[27][11]~q ))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[19][11]~q ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[19][11]~q ),
	.datac(\my_regfile|registers[27][11]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~7 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N10
cycloneive_lcell_comb \my_regfile|Mux20~8 (
// Equation(s):
// \my_regfile|Mux20~8_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux20~7_combout  & ((\my_regfile|registers[31][11]~q ))) # (!\my_regfile|Mux20~7_combout  & (\my_regfile|registers[23][11]~q )))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux20~7_combout ))))

	.dataa(\my_regfile|registers[23][11]~q ),
	.datab(\my_regfile|registers[31][11]~q ),
	.datac(\mux2|out[2]~1_combout ),
	.datad(\my_regfile|Mux20~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~8 .lut_mask = 16'hCFA0;
defparam \my_regfile|Mux20~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N18
cycloneive_lcell_comb \my_regfile|Mux20~4 (
// Equation(s):
// \my_regfile|Mux20~4_combout  = (\mux2|out[3]~0_combout  & (((\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & ((\mux2|out[2]~1_combout  & ((\my_regfile|registers[20][11]~q ))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[16][11]~q ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|registers[16][11]~q ),
	.datac(\my_regfile|registers[20][11]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~4 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N16
cycloneive_lcell_comb \my_regfile|Mux20~5 (
// Equation(s):
// \my_regfile|Mux20~5_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux20~4_combout  & (\my_regfile|registers[28][11]~q )) # (!\my_regfile|Mux20~4_combout  & ((\my_regfile|registers[24][11]~q ))))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux20~4_combout ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|registers[28][11]~q ),
	.datac(\my_regfile|registers[24][11]~q ),
	.datad(\my_regfile|Mux20~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~5 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N4
cycloneive_lcell_comb \my_regfile|Mux20~2 (
// Equation(s):
// \my_regfile|Mux20~2_combout  = (\mux2|out[3]~0_combout  & (((\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & ((\mux2|out[2]~1_combout  & ((\my_regfile|registers[22][11]~q ))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[18][11]~q ))))

	.dataa(\my_regfile|registers[18][11]~q ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|registers[22][11]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~2 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N30
cycloneive_lcell_comb \my_regfile|Mux20~3 (
// Equation(s):
// \my_regfile|Mux20~3_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux20~2_combout  & (\my_regfile|registers[30][11]~q )) # (!\my_regfile|Mux20~2_combout  & ((\my_regfile|registers[26][11]~q ))))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux20~2_combout ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|registers[30][11]~q ),
	.datac(\my_regfile|registers[26][11]~q ),
	.datad(\my_regfile|Mux20~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~3 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N20
cycloneive_lcell_comb \my_regfile|Mux20~6 (
// Equation(s):
// \my_regfile|Mux20~6_combout  = (\mux2|out[1]~3_combout  & (((\mux2|out[0]~2_combout ) # (\my_regfile|Mux20~3_combout )))) # (!\mux2|out[1]~3_combout  & (\my_regfile|Mux20~5_combout  & (!\mux2|out[0]~2_combout )))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|Mux20~5_combout ),
	.datac(\mux2|out[0]~2_combout ),
	.datad(\my_regfile|Mux20~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~6 .lut_mask = 16'hAEA4;
defparam \my_regfile|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N30
cycloneive_lcell_comb \my_regfile|Mux20~9 (
// Equation(s):
// \my_regfile|Mux20~9_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux20~6_combout  & ((\my_regfile|Mux20~8_combout ))) # (!\my_regfile|Mux20~6_combout  & (\my_regfile|Mux20~1_combout )))) # (!\mux2|out[0]~2_combout  & (((\my_regfile|Mux20~6_combout 
// ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|Mux20~1_combout ),
	.datac(\my_regfile|Mux20~8_combout ),
	.datad(\my_regfile|Mux20~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~9 .lut_mask = 16'hF588;
defparam \my_regfile|Mux20~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N30
cycloneive_lcell_comb \my_regfile|Mux20~17 (
// Equation(s):
// \my_regfile|Mux20~17_combout  = (\mux2|out[0]~2_combout  & (((\my_regfile|registers[13][11]~q ) # (\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[12][11]~q  & ((!\mux2|out[1]~3_combout ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|registers[12][11]~q ),
	.datac(\my_regfile|registers[13][11]~q ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~17 .lut_mask = 16'hAAE4;
defparam \my_regfile|Mux20~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N0
cycloneive_lcell_comb \my_regfile|Mux20~18 (
// Equation(s):
// \my_regfile|Mux20~18_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux20~17_combout  & (\my_regfile|registers[15][11]~q )) # (!\my_regfile|Mux20~17_combout  & ((\my_regfile|registers[14][11]~q ))))) # (!\mux2|out[1]~3_combout  & 
// (((\my_regfile|Mux20~17_combout ))))

	.dataa(\my_regfile|registers[15][11]~q ),
	.datab(\my_regfile|registers[14][11]~q ),
	.datac(\mux2|out[1]~3_combout ),
	.datad(\my_regfile|Mux20~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~18 .lut_mask = 16'hAFC0;
defparam \my_regfile|Mux20~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N20
cycloneive_lcell_comb \my_regfile|Mux20~14 (
// Equation(s):
// \my_regfile|Mux20~14_combout  = (\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[3][11]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[1][11]~q ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|registers[1][11]~q ),
	.datac(\my_regfile|registers[3][11]~q ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~14 .lut_mask = 16'hA088;
defparam \my_regfile|Mux20~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N8
cycloneive_lcell_comb \my_regfile|Mux20~15 (
// Equation(s):
// \my_regfile|Mux20~15_combout  = (\my_regfile|Mux20~14_combout ) # ((\my_regfile|registers[2][11]~q  & (!\mux2|out[0]~2_combout  & \mux2|out[1]~3_combout )))

	.dataa(\my_regfile|registers[2][11]~q ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\mux2|out[1]~3_combout ),
	.datad(\my_regfile|Mux20~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~15 .lut_mask = 16'hFF20;
defparam \my_regfile|Mux20~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N26
cycloneive_lcell_comb \my_regfile|Mux20~12 (
// Equation(s):
// \my_regfile|Mux20~12_combout  = (\mux2|out[0]~2_combout  & (((\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[10][11]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[8][11]~q ))))

	.dataa(\my_regfile|registers[8][11]~q ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|registers[10][11]~q ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~12 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux20~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N28
cycloneive_lcell_comb \my_regfile|Mux20~13 (
// Equation(s):
// \my_regfile|Mux20~13_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux20~12_combout  & (\my_regfile|registers[11][11]~q )) # (!\my_regfile|Mux20~12_combout  & ((\my_regfile|registers[9][11]~q ))))) # (!\mux2|out[0]~2_combout  & 
// (((\my_regfile|Mux20~12_combout ))))

	.dataa(\my_regfile|registers[11][11]~q ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|registers[9][11]~q ),
	.datad(\my_regfile|Mux20~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~13 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux20~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N14
cycloneive_lcell_comb \my_regfile|Mux20~16 (
// Equation(s):
// \my_regfile|Mux20~16_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & ((\my_regfile|Mux20~13_combout ))) # (!\mux2|out[3]~0_combout  & (\my_regfile|Mux20~15_combout ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|Mux20~15_combout ),
	.datac(\mux2|out[3]~0_combout ),
	.datad(\my_regfile|Mux20~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~16 .lut_mask = 16'hF4A4;
defparam \my_regfile|Mux20~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N24
cycloneive_lcell_comb \my_regfile|Mux20~10 (
// Equation(s):
// \my_regfile|Mux20~10_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|registers[5][11]~q ) # ((\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & (((\my_regfile|registers[4][11]~q  & !\mux2|out[1]~3_combout ))))

	.dataa(\my_regfile|registers[5][11]~q ),
	.datab(\my_regfile|registers[4][11]~q ),
	.datac(\mux2|out[0]~2_combout ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~10 .lut_mask = 16'hF0AC;
defparam \my_regfile|Mux20~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N6
cycloneive_lcell_comb \my_regfile|Mux20~11 (
// Equation(s):
// \my_regfile|Mux20~11_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux20~10_combout  & ((\my_regfile|registers[7][11]~q ))) # (!\my_regfile|Mux20~10_combout  & (\my_regfile|registers[6][11]~q )))) # (!\mux2|out[1]~3_combout  & 
// (((\my_regfile|Mux20~10_combout ))))

	.dataa(\my_regfile|registers[6][11]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[7][11]~q ),
	.datad(\my_regfile|Mux20~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~11 .lut_mask = 16'hF388;
defparam \my_regfile|Mux20~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N2
cycloneive_lcell_comb \my_regfile|Mux20~19 (
// Equation(s):
// \my_regfile|Mux20~19_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux20~16_combout  & (\my_regfile|Mux20~18_combout )) # (!\my_regfile|Mux20~16_combout  & ((\my_regfile|Mux20~11_combout ))))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux20~16_combout ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|Mux20~18_combout ),
	.datac(\my_regfile|Mux20~16_combout ),
	.datad(\my_regfile|Mux20~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~19 .lut_mask = 16'hDAD0;
defparam \my_regfile|Mux20~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~56 (
// Equation(s):
// \my_regfile|data_readRegA[11]~56_combout  = ((\mux2|out[4]~4_combout  & (\my_regfile|Mux20~9_combout )) # (!\mux2|out[4]~4_combout  & ((\my_regfile|Mux20~19_combout )))) # (!\my_regfile|data_readRegA~35_combout )

	.dataa(\my_regfile|data_readRegA~35_combout ),
	.datab(\mux2|out[4]~4_combout ),
	.datac(\my_regfile|Mux20~9_combout ),
	.datad(\my_regfile|Mux20~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~56 .lut_mask = 16'hF7D5;
defparam \my_regfile|data_readRegA[11]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y32_N1
cycloneive_io_ibuf \t_data_writeReg[10]~input (
	.i(t_data_writeReg[10]),
	.ibar(gnd),
	.o(\t_data_writeReg[10]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[10]~input .bus_hold = "false";
defparam \t_data_writeReg[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N8
cycloneive_lcell_comb \mux4|out[10]~10 (
// Equation(s):
// \mux4|out[10]~10_combout  = (\test~input_o  & \t_data_writeReg[10]~input_o )

	.dataa(\test~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\t_data_writeReg[10]~input_o ),
	.cin(gnd),
	.combout(\mux4|out[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mux4|out[10]~10 .lut_mask = 16'hAA00;
defparam \mux4|out[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N25
dffeas \my_regfile|registers[14][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N20
cycloneive_lcell_comb \my_regfile|registers[15][10]~feeder (
// Equation(s):
// \my_regfile|registers[15][10]~feeder_combout  = \mux4|out[10]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[10]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[15][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[15][10]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[15][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N21
dffeas \my_regfile|registers[15][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[15][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N19
dffeas \my_regfile|registers[12][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N17
dffeas \my_regfile|registers[13][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N6
cycloneive_lcell_comb \my_regfile|Mux21~17 (
// Equation(s):
// \my_regfile|Mux21~17_combout  = (\mux2|out[1]~3_combout  & (((\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout  & ((\my_regfile|registers[13][10]~q ))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[12][10]~q ))))

	.dataa(\my_regfile|registers[12][10]~q ),
	.datab(\my_regfile|registers[13][10]~q ),
	.datac(\mux2|out[1]~3_combout ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~17 .lut_mask = 16'hFC0A;
defparam \my_regfile|Mux21~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N12
cycloneive_lcell_comb \my_regfile|Mux21~18 (
// Equation(s):
// \my_regfile|Mux21~18_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux21~17_combout  & ((\my_regfile|registers[15][10]~q ))) # (!\my_regfile|Mux21~17_combout  & (\my_regfile|registers[14][10]~q )))) # (!\mux2|out[1]~3_combout  & 
// (((\my_regfile|Mux21~17_combout ))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|registers[14][10]~q ),
	.datac(\my_regfile|registers[15][10]~q ),
	.datad(\my_regfile|Mux21~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~18 .lut_mask = 16'hF588;
defparam \my_regfile|Mux21~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N21
dffeas \my_regfile|registers[9][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y38_N13
dffeas \my_regfile|registers[11][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N11
dffeas \my_regfile|registers[8][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N9
dffeas \my_regfile|registers[10][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N8
cycloneive_lcell_comb \my_regfile|Mux21~10 (
// Equation(s):
// \my_regfile|Mux21~10_combout  = (\mux2|out[1]~3_combout  & (((\my_regfile|registers[10][10]~q ) # (\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[8][10]~q  & ((!\mux2|out[0]~2_combout ))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|registers[8][10]~q ),
	.datac(\my_regfile|registers[10][10]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~10 .lut_mask = 16'hAAE4;
defparam \my_regfile|Mux21~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N12
cycloneive_lcell_comb \my_regfile|Mux21~11 (
// Equation(s):
// \my_regfile|Mux21~11_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux21~10_combout  & ((\my_regfile|registers[11][10]~q ))) # (!\my_regfile|Mux21~10_combout  & (\my_regfile|registers[9][10]~q )))) # (!\mux2|out[0]~2_combout  & 
// (((\my_regfile|Mux21~10_combout ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|registers[9][10]~q ),
	.datac(\my_regfile|registers[11][10]~q ),
	.datad(\my_regfile|Mux21~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~11 .lut_mask = 16'hF588;
defparam \my_regfile|Mux21~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N9
dffeas \my_regfile|registers[7][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N8
cycloneive_lcell_comb \my_regfile|registers[6][10]~feeder (
// Equation(s):
// \my_regfile|registers[6][10]~feeder_combout  = \mux4|out[10]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[10]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[6][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[6][10]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[6][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N9
dffeas \my_regfile|registers[6][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[6][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N5
dffeas \my_regfile|registers[4][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N1
dffeas \my_regfile|registers[5][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N0
cycloneive_lcell_comb \my_regfile|Mux21~12 (
// Equation(s):
// \my_regfile|Mux21~12_combout  = (\mux2|out[1]~3_combout  & (((\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout  & ((\my_regfile|registers[5][10]~q ))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[4][10]~q ))))

	.dataa(\my_regfile|registers[4][10]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[5][10]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~12 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux21~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N2
cycloneive_lcell_comb \my_regfile|Mux21~13 (
// Equation(s):
// \my_regfile|Mux21~13_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux21~12_combout  & (\my_regfile|registers[7][10]~q )) # (!\my_regfile|Mux21~12_combout  & ((\my_regfile|registers[6][10]~q ))))) # (!\mux2|out[1]~3_combout  & 
// (((\my_regfile|Mux21~12_combout ))))

	.dataa(\my_regfile|registers[7][10]~q ),
	.datab(\my_regfile|registers[6][10]~q ),
	.datac(\mux2|out[1]~3_combout ),
	.datad(\my_regfile|Mux21~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~13 .lut_mask = 16'hAFC0;
defparam \my_regfile|Mux21~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N9
dffeas \my_regfile|registers[2][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N27
dffeas \my_regfile|registers[1][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N23
dffeas \my_regfile|registers[3][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N22
cycloneive_lcell_comb \my_regfile|Mux21~14 (
// Equation(s):
// \my_regfile|Mux21~14_combout  = (\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[3][10]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[1][10]~q ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|registers[1][10]~q ),
	.datac(\my_regfile|registers[3][10]~q ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~14 .lut_mask = 16'hA088;
defparam \my_regfile|Mux21~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N28
cycloneive_lcell_comb \my_regfile|Mux21~15 (
// Equation(s):
// \my_regfile|Mux21~15_combout  = (\my_regfile|Mux21~14_combout ) # ((\mux2|out[1]~3_combout  & (\my_regfile|registers[2][10]~q  & !\mux2|out[0]~2_combout )))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|registers[2][10]~q ),
	.datac(\mux2|out[0]~2_combout ),
	.datad(\my_regfile|Mux21~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~15 .lut_mask = 16'hFF08;
defparam \my_regfile|Mux21~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N6
cycloneive_lcell_comb \my_regfile|Mux21~16 (
// Equation(s):
// \my_regfile|Mux21~16_combout  = (\mux2|out[3]~0_combout  & (\mux2|out[2]~1_combout )) # (!\mux2|out[3]~0_combout  & ((\mux2|out[2]~1_combout  & (\my_regfile|Mux21~13_combout )) # (!\mux2|out[2]~1_combout  & ((\my_regfile|Mux21~15_combout )))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|Mux21~13_combout ),
	.datad(\my_regfile|Mux21~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~16 .lut_mask = 16'hD9C8;
defparam \my_regfile|Mux21~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N10
cycloneive_lcell_comb \my_regfile|Mux21~19 (
// Equation(s):
// \my_regfile|Mux21~19_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux21~16_combout  & (\my_regfile|Mux21~18_combout )) # (!\my_regfile|Mux21~16_combout  & ((\my_regfile|Mux21~11_combout ))))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux21~16_combout ))))

	.dataa(\my_regfile|Mux21~18_combout ),
	.datab(\my_regfile|Mux21~11_combout ),
	.datac(\mux2|out[3]~0_combout ),
	.datad(\my_regfile|Mux21~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~19 .lut_mask = 16'hAFC0;
defparam \my_regfile|Mux21~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N13
dffeas \my_regfile|registers[29][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N9
dffeas \my_regfile|registers[25][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N7
dffeas \my_regfile|registers[17][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y38_N25
dffeas \my_regfile|registers[21][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N22
cycloneive_lcell_comb \my_regfile|Mux21~0 (
// Equation(s):
// \my_regfile|Mux21~0_combout  = (\mux2|out[2]~1_combout  & (((\my_regfile|registers[21][10]~q ) # (\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[17][10]~q  & ((!\mux2|out[3]~0_combout ))))

	.dataa(\my_regfile|registers[17][10]~q ),
	.datab(\my_regfile|registers[21][10]~q ),
	.datac(\mux2|out[2]~1_combout ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~0 .lut_mask = 16'hF0CA;
defparam \my_regfile|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N10
cycloneive_lcell_comb \my_regfile|Mux21~1 (
// Equation(s):
// \my_regfile|Mux21~1_combout  = (\my_regfile|Mux21~0_combout  & ((\my_regfile|registers[29][10]~q ) # ((!\mux2|out[3]~0_combout )))) # (!\my_regfile|Mux21~0_combout  & (((\my_regfile|registers[25][10]~q  & \mux2|out[3]~0_combout ))))

	.dataa(\my_regfile|registers[29][10]~q ),
	.datab(\my_regfile|registers[25][10]~q ),
	.datac(\my_regfile|Mux21~0_combout ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~1 .lut_mask = 16'hACF0;
defparam \my_regfile|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N19
dffeas \my_regfile|registers[28][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N29
dffeas \my_regfile|registers[20][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N1
dffeas \my_regfile|registers[16][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N13
dffeas \my_regfile|registers[24][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N12
cycloneive_lcell_comb \my_regfile|Mux21~4 (
// Equation(s):
// \my_regfile|Mux21~4_combout  = (\mux2|out[3]~0_combout  & (((\my_regfile|registers[24][10]~q ) # (\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[16][10]~q  & ((!\mux2|out[2]~1_combout ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|registers[16][10]~q ),
	.datac(\my_regfile|registers[24][10]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~4 .lut_mask = 16'hAAE4;
defparam \my_regfile|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N28
cycloneive_lcell_comb \my_regfile|Mux21~5 (
// Equation(s):
// \my_regfile|Mux21~5_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux21~4_combout  & (\my_regfile|registers[28][10]~q )) # (!\my_regfile|Mux21~4_combout  & ((\my_regfile|registers[20][10]~q ))))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux21~4_combout ))))

	.dataa(\my_regfile|registers[28][10]~q ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|registers[20][10]~q ),
	.datad(\my_regfile|Mux21~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~5 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N17
dffeas \my_regfile|registers[30][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y34_N5
dffeas \my_regfile|registers[22][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y34_N27
dffeas \my_regfile|registers[26][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N21
dffeas \my_regfile|registers[18][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N24
cycloneive_lcell_comb \my_regfile|Mux21~2 (
// Equation(s):
// \my_regfile|Mux21~2_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & (\my_regfile|registers[26][10]~q )) # (!\mux2|out[3]~0_combout  & ((\my_regfile|registers[18][10]~q )))))

	.dataa(\my_regfile|registers[26][10]~q ),
	.datab(\my_regfile|registers[18][10]~q ),
	.datac(\mux2|out[2]~1_combout ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~2 .lut_mask = 16'hFA0C;
defparam \my_regfile|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N4
cycloneive_lcell_comb \my_regfile|Mux21~3 (
// Equation(s):
// \my_regfile|Mux21~3_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux21~2_combout  & (\my_regfile|registers[30][10]~q )) # (!\my_regfile|Mux21~2_combout  & ((\my_regfile|registers[22][10]~q ))))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux21~2_combout ))))

	.dataa(\my_regfile|registers[30][10]~q ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|registers[22][10]~q ),
	.datad(\my_regfile|Mux21~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~3 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N14
cycloneive_lcell_comb \my_regfile|Mux21~6 (
// Equation(s):
// \my_regfile|Mux21~6_combout  = (\mux2|out[0]~2_combout  & (((\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|Mux21~3_combout ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|Mux21~5_combout ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|Mux21~5_combout ),
	.datac(\my_regfile|Mux21~3_combout ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~6 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N11
dffeas \my_regfile|registers[31][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N16
cycloneive_lcell_comb \my_regfile|registers[27][10]~feeder (
// Equation(s):
// \my_regfile|registers[27][10]~feeder_combout  = \mux4|out[10]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[10]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[27][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[27][10]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[27][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N17
dffeas \my_regfile|registers[27][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[27][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N22
cycloneive_lcell_comb \my_regfile|registers[23][10]~feeder (
// Equation(s):
// \my_regfile|registers[23][10]~feeder_combout  = \mux4|out[10]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[10]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[23][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[23][10]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[23][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N23
dffeas \my_regfile|registers[23][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[23][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y35_N21
dffeas \my_regfile|registers[19][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N28
cycloneive_lcell_comb \my_regfile|Mux21~7 (
// Equation(s):
// \my_regfile|Mux21~7_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|registers[23][10]~q ) # ((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & (((\my_regfile|registers[19][10]~q  & !\mux2|out[3]~0_combout ))))

	.dataa(\my_regfile|registers[23][10]~q ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|registers[19][10]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~7 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux21~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N18
cycloneive_lcell_comb \my_regfile|Mux21~8 (
// Equation(s):
// \my_regfile|Mux21~8_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux21~7_combout  & (\my_regfile|registers[31][10]~q )) # (!\my_regfile|Mux21~7_combout  & ((\my_regfile|registers[27][10]~q ))))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux21~7_combout ))))

	.dataa(\my_regfile|registers[31][10]~q ),
	.datab(\my_regfile|registers[27][10]~q ),
	.datac(\mux2|out[3]~0_combout ),
	.datad(\my_regfile|Mux21~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~8 .lut_mask = 16'hAFC0;
defparam \my_regfile|Mux21~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N24
cycloneive_lcell_comb \my_regfile|Mux21~9 (
// Equation(s):
// \my_regfile|Mux21~9_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux21~6_combout  & ((\my_regfile|Mux21~8_combout ))) # (!\my_regfile|Mux21~6_combout  & (\my_regfile|Mux21~1_combout )))) # (!\mux2|out[0]~2_combout  & (((\my_regfile|Mux21~6_combout 
// ))))

	.dataa(\my_regfile|Mux21~1_combout ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|Mux21~6_combout ),
	.datad(\my_regfile|Mux21~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux21~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~57 (
// Equation(s):
// \my_regfile|data_readRegA[10]~57_combout  = ((\mux2|out[4]~4_combout  & ((\my_regfile|Mux21~9_combout ))) # (!\mux2|out[4]~4_combout  & (\my_regfile|Mux21~19_combout ))) # (!\my_regfile|data_readRegA~35_combout )

	.dataa(\my_regfile|Mux21~19_combout ),
	.datab(\mux2|out[4]~4_combout ),
	.datac(\my_regfile|data_readRegA~35_combout ),
	.datad(\my_regfile|Mux21~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~57 .lut_mask = 16'hEF2F;
defparam \my_regfile|data_readRegA[10]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N6
cycloneive_lcell_comb \my_regfile|Mux53~10 (
// Equation(s):
// \my_regfile|Mux53~10_combout  = (\mux3|out[1]~13_combout  & (((\my_regfile|registers[10][10]~q ) # (\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & (\my_regfile|registers[8][10]~q  & ((!\mux3|out[0]~10_combout ))))

	.dataa(\my_regfile|registers[8][10]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[10][10]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux53~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux53~10 .lut_mask = 16'hCCE2;
defparam \my_regfile|Mux53~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N20
cycloneive_lcell_comb \my_regfile|Mux53~11 (
// Equation(s):
// \my_regfile|Mux53~11_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux53~10_combout  & (\my_regfile|registers[11][10]~q )) # (!\my_regfile|Mux53~10_combout  & ((\my_regfile|registers[9][10]~q ))))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux53~10_combout ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|registers[11][10]~q ),
	.datac(\my_regfile|registers[9][10]~q ),
	.datad(\my_regfile|Mux53~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux53~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux53~11 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux53~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N26
cycloneive_lcell_comb \my_regfile|Mux53~14 (
// Equation(s):
// \my_regfile|Mux53~14_combout  = (\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & (\my_regfile|registers[3][10]~q )) # (!\mux3|out[1]~13_combout  & ((\my_regfile|registers[1][10]~q )))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|registers[3][10]~q ),
	.datac(\my_regfile|registers[1][10]~q ),
	.datad(\mux3|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux53~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux53~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux53~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N8
cycloneive_lcell_comb \my_regfile|Mux53~15 (
// Equation(s):
// \my_regfile|Mux53~15_combout  = (\my_regfile|Mux53~14_combout ) # ((!\mux3|out[0]~10_combout  & (\my_regfile|registers[2][10]~q  & \mux3|out[1]~13_combout )))

	.dataa(\my_regfile|Mux53~14_combout ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|registers[2][10]~q ),
	.datad(\mux3|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux53~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux53~15 .lut_mask = 16'hBAAA;
defparam \my_regfile|Mux53~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N4
cycloneive_lcell_comb \my_regfile|Mux53~12 (
// Equation(s):
// \my_regfile|Mux53~12_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|registers[5][10]~q ) # ((\mux3|out[1]~13_combout )))) # (!\mux3|out[0]~10_combout  & (((\my_regfile|registers[4][10]~q  & !\mux3|out[1]~13_combout ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|registers[5][10]~q ),
	.datac(\my_regfile|registers[4][10]~q ),
	.datad(\mux3|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux53~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux53~12 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux53~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N8
cycloneive_lcell_comb \my_regfile|Mux53~13 (
// Equation(s):
// \my_regfile|Mux53~13_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux53~12_combout  & ((\my_regfile|registers[7][10]~q ))) # (!\my_regfile|Mux53~12_combout  & (\my_regfile|registers[6][10]~q )))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux53~12_combout ))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[6][10]~q ),
	.datac(\my_regfile|registers[7][10]~q ),
	.datad(\my_regfile|Mux53~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux53~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux53~13 .lut_mask = 16'hF588;
defparam \my_regfile|Mux53~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N8
cycloneive_lcell_comb \my_regfile|Mux53~16 (
// Equation(s):
// \my_regfile|Mux53~16_combout  = (\mux3|out[2]~7_combout  & ((\mux3|out[3]~4_combout ) # ((\my_regfile|Mux53~13_combout )))) # (!\mux3|out[2]~7_combout  & (!\mux3|out[3]~4_combout  & (\my_regfile|Mux53~15_combout )))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|Mux53~15_combout ),
	.datad(\my_regfile|Mux53~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux53~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux53~16 .lut_mask = 16'hBA98;
defparam \my_regfile|Mux53~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N18
cycloneive_lcell_comb \my_regfile|Mux53~17 (
// Equation(s):
// \my_regfile|Mux53~17_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & (\my_regfile|registers[13][10]~q )) # (!\mux3|out[0]~10_combout  & ((\my_regfile|registers[12][10]~q 
// )))))

	.dataa(\my_regfile|registers[13][10]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[12][10]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux53~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux53~17 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux53~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N24
cycloneive_lcell_comb \my_regfile|Mux53~18 (
// Equation(s):
// \my_regfile|Mux53~18_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux53~17_combout  & (\my_regfile|registers[15][10]~q )) # (!\my_regfile|Mux53~17_combout  & ((\my_regfile|registers[14][10]~q ))))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux53~17_combout ))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[15][10]~q ),
	.datac(\my_regfile|registers[14][10]~q ),
	.datad(\my_regfile|Mux53~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux53~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux53~18 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux53~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N26
cycloneive_lcell_comb \my_regfile|Mux53~19 (
// Equation(s):
// \my_regfile|Mux53~19_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux53~16_combout  & ((\my_regfile|Mux53~18_combout ))) # (!\my_regfile|Mux53~16_combout  & (\my_regfile|Mux53~11_combout )))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux53~16_combout ))))

	.dataa(\my_regfile|Mux53~11_combout ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|Mux53~16_combout ),
	.datad(\my_regfile|Mux53~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux53~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux53~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux53~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N6
cycloneive_lcell_comb \my_regfile|Mux53~0 (
// Equation(s):
// \my_regfile|Mux53~0_combout  = (\mux3|out[3]~4_combout  & (\mux3|out[2]~7_combout )) # (!\mux3|out[3]~4_combout  & ((\mux3|out[2]~7_combout  & ((\my_regfile|registers[21][10]~q ))) # (!\mux3|out[2]~7_combout  & (\my_regfile|registers[17][10]~q ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[17][10]~q ),
	.datad(\my_regfile|registers[21][10]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux53~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux53~0 .lut_mask = 16'hDC98;
defparam \my_regfile|Mux53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N8
cycloneive_lcell_comb \my_regfile|Mux53~1 (
// Equation(s):
// \my_regfile|Mux53~1_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux53~0_combout  & (\my_regfile|registers[29][10]~q )) # (!\my_regfile|Mux53~0_combout  & ((\my_regfile|registers[25][10]~q ))))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux53~0_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[29][10]~q ),
	.datac(\my_regfile|registers[25][10]~q ),
	.datad(\my_regfile|Mux53~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux53~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux53~1 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N20
cycloneive_lcell_comb \my_regfile|Mux53~2 (
// Equation(s):
// \my_regfile|Mux53~2_combout  = (\mux3|out[2]~7_combout  & (((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & ((\mux3|out[3]~4_combout  & (\my_regfile|registers[26][10]~q )) # (!\mux3|out[3]~4_combout  & ((\my_regfile|registers[18][10]~q )))))

	.dataa(\my_regfile|registers[26][10]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[18][10]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux53~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux53~2 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux53~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N16
cycloneive_lcell_comb \my_regfile|Mux53~3 (
// Equation(s):
// \my_regfile|Mux53~3_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux53~2_combout  & ((\my_regfile|registers[30][10]~q ))) # (!\my_regfile|Mux53~2_combout  & (\my_regfile|registers[22][10]~q )))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux53~2_combout ))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|registers[22][10]~q ),
	.datac(\my_regfile|registers[30][10]~q ),
	.datad(\my_regfile|Mux53~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux53~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux53~3 .lut_mask = 16'hF588;
defparam \my_regfile|Mux53~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N0
cycloneive_lcell_comb \my_regfile|Mux53~4 (
// Equation(s):
// \my_regfile|Mux53~4_combout  = (\mux3|out[2]~7_combout  & (\mux3|out[3]~4_combout )) # (!\mux3|out[2]~7_combout  & ((\mux3|out[3]~4_combout  & ((\my_regfile|registers[24][10]~q ))) # (!\mux3|out[3]~4_combout  & (\my_regfile|registers[16][10]~q ))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|registers[16][10]~q ),
	.datad(\my_regfile|registers[24][10]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux53~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux53~4 .lut_mask = 16'hDC98;
defparam \my_regfile|Mux53~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N18
cycloneive_lcell_comb \my_regfile|Mux53~5 (
// Equation(s):
// \my_regfile|Mux53~5_combout  = (\my_regfile|Mux53~4_combout  & (((\my_regfile|registers[28][10]~q ) # (!\mux3|out[2]~7_combout )))) # (!\my_regfile|Mux53~4_combout  & (\my_regfile|registers[20][10]~q  & ((\mux3|out[2]~7_combout ))))

	.dataa(\my_regfile|registers[20][10]~q ),
	.datab(\my_regfile|Mux53~4_combout ),
	.datac(\my_regfile|registers[28][10]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux53~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux53~5 .lut_mask = 16'hE2CC;
defparam \my_regfile|Mux53~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N4
cycloneive_lcell_comb \my_regfile|Mux53~6 (
// Equation(s):
// \my_regfile|Mux53~6_combout  = (\mux3|out[0]~10_combout  & (\mux3|out[1]~13_combout )) # (!\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & (\my_regfile|Mux53~3_combout )) # (!\mux3|out[1]~13_combout  & ((\my_regfile|Mux53~5_combout )))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|Mux53~3_combout ),
	.datad(\my_regfile|Mux53~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux53~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux53~6 .lut_mask = 16'hD9C8;
defparam \my_regfile|Mux53~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N20
cycloneive_lcell_comb \my_regfile|Mux53~7 (
// Equation(s):
// \my_regfile|Mux53~7_combout  = (\mux3|out[3]~4_combout  & (((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & ((\mux3|out[2]~7_combout  & (\my_regfile|registers[23][10]~q )) # (!\mux3|out[2]~7_combout  & ((\my_regfile|registers[19][10]~q )))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[23][10]~q ),
	.datac(\my_regfile|registers[19][10]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux53~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux53~7 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux53~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N10
cycloneive_lcell_comb \my_regfile|Mux53~8 (
// Equation(s):
// \my_regfile|Mux53~8_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux53~7_combout  & ((\my_regfile|registers[31][10]~q ))) # (!\my_regfile|Mux53~7_combout  & (\my_regfile|registers[27][10]~q )))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux53~7_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[27][10]~q ),
	.datac(\my_regfile|registers[31][10]~q ),
	.datad(\my_regfile|Mux53~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux53~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux53~8 .lut_mask = 16'hF588;
defparam \my_regfile|Mux53~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N6
cycloneive_lcell_comb \my_regfile|Mux53~9 (
// Equation(s):
// \my_regfile|Mux53~9_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux53~6_combout  & ((\my_regfile|Mux53~8_combout ))) # (!\my_regfile|Mux53~6_combout  & (\my_regfile|Mux53~1_combout )))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux53~6_combout ))))

	.dataa(\my_regfile|Mux53~1_combout ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|Mux53~6_combout ),
	.datad(\my_regfile|Mux53~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux53~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux53~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux53~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N16
cycloneive_lcell_comb \my_regfile|Mux53~20 (
// Equation(s):
// \my_regfile|Mux53~20_combout  = (\mux3|out[4]~15_combout  & ((\my_regfile|Mux53~9_combout ))) # (!\mux3|out[4]~15_combout  & (\my_regfile|Mux53~19_combout ))

	.dataa(gnd),
	.datab(\mux3|out[4]~15_combout ),
	.datac(\my_regfile|Mux53~19_combout ),
	.datad(\my_regfile|Mux53~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux53~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux53~20 .lut_mask = 16'hFC30;
defparam \my_regfile|Mux53~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N22
cycloneive_lcell_comb \my_processor|data_operandB[10]~21 (
// Equation(s):
// \my_processor|data_operandB[10]~21_combout  = (\my_processor|decoder|ALUinB~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [10])) # (!\my_processor|decoder|ALUinB~1_combout  & (((\my_regfile|Mux53~20_combout ) # 
// (!\my_regfile|data_readRegB~35_combout ))))

	.dataa(\my_processor|decoder|ALUinB~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_regfile|data_readRegB~35_combout ),
	.datad(\my_regfile|Mux53~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[10]~21 .lut_mask = 16'hDD8D;
defparam \my_processor|data_operandB[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X47_Y73_N1
cycloneive_io_ibuf \t_data_writeReg[9]~input (
	.i(t_data_writeReg[9]),
	.ibar(gnd),
	.o(\t_data_writeReg[9]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[9]~input .bus_hold = "false";
defparam \t_data_writeReg[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N18
cycloneive_lcell_comb \mux4|out[9]~9 (
// Equation(s):
// \mux4|out[9]~9_combout  = (\test~input_o  & \t_data_writeReg[9]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\test~input_o ),
	.datad(\t_data_writeReg[9]~input_o ),
	.cin(gnd),
	.combout(\mux4|out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mux4|out[9]~9 .lut_mask = 16'hF000;
defparam \mux4|out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N23
dffeas \my_regfile|registers[23][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y35_N23
dffeas \my_regfile|registers[31][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N23
dffeas \my_regfile|registers[27][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y35_N25
dffeas \my_regfile|registers[19][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N24
cycloneive_lcell_comb \my_regfile|Mux54~7 (
// Equation(s):
// \my_regfile|Mux54~7_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|registers[27][9]~q ) # ((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & (((\my_regfile|registers[19][9]~q  & !\mux3|out[2]~7_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[27][9]~q ),
	.datac(\my_regfile|registers[19][9]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux54~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux54~7 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux54~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N22
cycloneive_lcell_comb \my_regfile|Mux54~8 (
// Equation(s):
// \my_regfile|Mux54~8_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux54~7_combout  & ((\my_regfile|registers[31][9]~q ))) # (!\my_regfile|Mux54~7_combout  & (\my_regfile|registers[23][9]~q )))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux54~7_combout ))))

	.dataa(\my_regfile|registers[23][9]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[31][9]~q ),
	.datad(\my_regfile|Mux54~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux54~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux54~8 .lut_mask = 16'hF388;
defparam \my_regfile|Mux54~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N31
dffeas \my_regfile|registers[29][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N13
dffeas \my_regfile|registers[25][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N9
dffeas \my_regfile|registers[17][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N8
cycloneive_lcell_comb \my_regfile|Mux54~0 (
// Equation(s):
// \my_regfile|Mux54~0_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|registers[25][9]~q ) # ((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & (((\my_regfile|registers[17][9]~q  & !\mux3|out[2]~7_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[25][9]~q ),
	.datac(\my_regfile|registers[17][9]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux54~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux54~0 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N26
cycloneive_lcell_comb \my_regfile|registers[21][9]~feeder (
// Equation(s):
// \my_regfile|registers[21][9]~feeder_combout  = \mux4|out[9]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[9]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[21][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[21][9]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[21][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N27
dffeas \my_regfile|registers[21][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[21][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N4
cycloneive_lcell_comb \my_regfile|Mux54~1 (
// Equation(s):
// \my_regfile|Mux54~1_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux54~0_combout  & (\my_regfile|registers[29][9]~q )) # (!\my_regfile|Mux54~0_combout  & ((\my_regfile|registers[21][9]~q ))))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux54~0_combout ))))

	.dataa(\my_regfile|registers[29][9]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|Mux54~0_combout ),
	.datad(\my_regfile|registers[21][9]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux54~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux54~1 .lut_mask = 16'hBCB0;
defparam \my_regfile|Mux54~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N9
dffeas \my_regfile|registers[26][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N19
dffeas \my_regfile|registers[30][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N3
dffeas \my_regfile|registers[22][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N17
dffeas \my_regfile|registers[18][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N16
cycloneive_lcell_comb \my_regfile|Mux54~2 (
// Equation(s):
// \my_regfile|Mux54~2_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|registers[22][9]~q ) # ((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & (((\my_regfile|registers[18][9]~q  & !\mux3|out[3]~4_combout ))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|registers[22][9]~q ),
	.datac(\my_regfile|registers[18][9]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux54~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux54~2 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux54~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N18
cycloneive_lcell_comb \my_regfile|Mux54~3 (
// Equation(s):
// \my_regfile|Mux54~3_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux54~2_combout  & ((\my_regfile|registers[30][9]~q ))) # (!\my_regfile|Mux54~2_combout  & (\my_regfile|registers[26][9]~q )))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux54~2_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[26][9]~q ),
	.datac(\my_regfile|registers[30][9]~q ),
	.datad(\my_regfile|Mux54~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux54~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux54~3 .lut_mask = 16'hF588;
defparam \my_regfile|Mux54~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N5
dffeas \my_regfile|registers[24][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N31
dffeas \my_regfile|registers[28][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N11
dffeas \my_regfile|registers[16][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N7
dffeas \my_regfile|registers[20][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N10
cycloneive_lcell_comb \my_regfile|Mux54~4 (
// Equation(s):
// \my_regfile|Mux54~4_combout  = (\mux3|out[2]~7_combout  & ((\mux3|out[3]~4_combout ) # ((\my_regfile|registers[20][9]~q )))) # (!\mux3|out[2]~7_combout  & (!\mux3|out[3]~4_combout  & (\my_regfile|registers[16][9]~q )))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|registers[16][9]~q ),
	.datad(\my_regfile|registers[20][9]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux54~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux54~4 .lut_mask = 16'hBA98;
defparam \my_regfile|Mux54~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N12
cycloneive_lcell_comb \my_regfile|Mux54~5 (
// Equation(s):
// \my_regfile|Mux54~5_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux54~4_combout  & ((\my_regfile|registers[28][9]~q ))) # (!\my_regfile|Mux54~4_combout  & (\my_regfile|registers[24][9]~q )))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux54~4_combout ))))

	.dataa(\my_regfile|registers[24][9]~q ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|registers[28][9]~q ),
	.datad(\my_regfile|Mux54~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux54~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux54~5 .lut_mask = 16'hF388;
defparam \my_regfile|Mux54~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N6
cycloneive_lcell_comb \my_regfile|Mux54~6 (
// Equation(s):
// \my_regfile|Mux54~6_combout  = (\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout ) # ((\my_regfile|Mux54~3_combout )))) # (!\mux3|out[1]~13_combout  & (!\mux3|out[0]~10_combout  & ((\my_regfile|Mux54~5_combout ))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|Mux54~3_combout ),
	.datad(\my_regfile|Mux54~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux54~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux54~6 .lut_mask = 16'hB9A8;
defparam \my_regfile|Mux54~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N4
cycloneive_lcell_comb \my_regfile|Mux54~9 (
// Equation(s):
// \my_regfile|Mux54~9_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux54~6_combout  & (\my_regfile|Mux54~8_combout )) # (!\my_regfile|Mux54~6_combout  & ((\my_regfile|Mux54~1_combout ))))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux54~6_combout ))))

	.dataa(\my_regfile|Mux54~8_combout ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|Mux54~1_combout ),
	.datad(\my_regfile|Mux54~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux54~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux54~9 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux54~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N23
dffeas \my_regfile|registers[15][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N9
dffeas \my_regfile|registers[14][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N14
cycloneive_lcell_comb \my_regfile|registers[13][9]~feeder (
// Equation(s):
// \my_regfile|registers[13][9]~feeder_combout  = \mux4|out[9]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[9]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[13][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[13][9]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[13][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N15
dffeas \my_regfile|registers[13][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[13][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N3
dffeas \my_regfile|registers[12][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N2
cycloneive_lcell_comb \my_regfile|Mux54~17 (
// Equation(s):
// \my_regfile|Mux54~17_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & (\my_regfile|registers[13][9]~q )) # (!\mux3|out[0]~10_combout  & ((\my_regfile|registers[12][9]~q 
// )))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[13][9]~q ),
	.datac(\my_regfile|registers[12][9]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux54~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux54~17 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux54~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N8
cycloneive_lcell_comb \my_regfile|Mux54~18 (
// Equation(s):
// \my_regfile|Mux54~18_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux54~17_combout  & (\my_regfile|registers[15][9]~q )) # (!\my_regfile|Mux54~17_combout  & ((\my_regfile|registers[14][9]~q ))))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux54~17_combout ))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[15][9]~q ),
	.datac(\my_regfile|registers[14][9]~q ),
	.datad(\my_regfile|Mux54~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux54~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux54~18 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux54~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N1
dffeas \my_regfile|registers[9][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N7
dffeas \my_regfile|registers[11][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N15
dffeas \my_regfile|registers[10][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N25
dffeas \my_regfile|registers[8][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N24
cycloneive_lcell_comb \my_regfile|Mux54~12 (
// Equation(s):
// \my_regfile|Mux54~12_combout  = (\mux3|out[0]~10_combout  & (((\mux3|out[1]~13_combout )))) # (!\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & (\my_regfile|registers[10][9]~q )) # (!\mux3|out[1]~13_combout  & ((\my_regfile|registers[8][9]~q )))))

	.dataa(\my_regfile|registers[10][9]~q ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|registers[8][9]~q ),
	.datad(\mux3|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux54~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux54~12 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux54~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N6
cycloneive_lcell_comb \my_regfile|Mux54~13 (
// Equation(s):
// \my_regfile|Mux54~13_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux54~12_combout  & ((\my_regfile|registers[11][9]~q ))) # (!\my_regfile|Mux54~12_combout  & (\my_regfile|registers[9][9]~q )))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux54~12_combout ))))

	.dataa(\my_regfile|registers[9][9]~q ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|registers[11][9]~q ),
	.datad(\my_regfile|Mux54~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux54~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux54~13 .lut_mask = 16'hF388;
defparam \my_regfile|Mux54~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N15
dffeas \my_regfile|registers[2][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N9
dffeas \my_regfile|registers[1][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N27
dffeas \my_regfile|registers[3][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N24
cycloneive_lcell_comb \my_regfile|Mux54~14 (
// Equation(s):
// \my_regfile|Mux54~14_combout  = (\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & ((\my_regfile|registers[3][9]~q ))) # (!\mux3|out[1]~13_combout  & (\my_regfile|registers[1][9]~q ))))

	.dataa(\my_regfile|registers[1][9]~q ),
	.datab(\my_regfile|registers[3][9]~q ),
	.datac(\mux3|out[1]~13_combout ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux54~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux54~14 .lut_mask = 16'hCA00;
defparam \my_regfile|Mux54~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N14
cycloneive_lcell_comb \my_regfile|Mux54~15 (
// Equation(s):
// \my_regfile|Mux54~15_combout  = (\my_regfile|Mux54~14_combout ) # ((\mux3|out[1]~13_combout  & (!\mux3|out[0]~10_combout  & \my_regfile|registers[2][9]~q )))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|registers[2][9]~q ),
	.datad(\my_regfile|Mux54~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux54~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux54~15 .lut_mask = 16'hFF20;
defparam \my_regfile|Mux54~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N14
cycloneive_lcell_comb \my_regfile|Mux54~16 (
// Equation(s):
// \my_regfile|Mux54~16_combout  = (\mux3|out[3]~4_combout  & ((\mux3|out[2]~7_combout ) # ((\my_regfile|Mux54~13_combout )))) # (!\mux3|out[3]~4_combout  & (!\mux3|out[2]~7_combout  & ((\my_regfile|Mux54~15_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|Mux54~13_combout ),
	.datad(\my_regfile|Mux54~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux54~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux54~16 .lut_mask = 16'hB9A8;
defparam \my_regfile|Mux54~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N0
cycloneive_lcell_comb \my_regfile|registers[7][9]~feeder (
// Equation(s):
// \my_regfile|registers[7][9]~feeder_combout  = \mux4|out[9]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[9]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[7][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[7][9]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[7][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N1
dffeas \my_regfile|registers[7][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[7][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N9
dffeas \my_regfile|registers[6][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N31
dffeas \my_regfile|registers[5][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N11
dffeas \my_regfile|registers[4][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N10
cycloneive_lcell_comb \my_regfile|Mux54~10 (
// Equation(s):
// \my_regfile|Mux54~10_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & (\my_regfile|registers[5][9]~q )) # (!\mux3|out[0]~10_combout  & ((\my_regfile|registers[4][9]~q )))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[5][9]~q ),
	.datac(\my_regfile|registers[4][9]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux54~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux54~10 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux54~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N8
cycloneive_lcell_comb \my_regfile|Mux54~11 (
// Equation(s):
// \my_regfile|Mux54~11_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux54~10_combout  & (\my_regfile|registers[7][9]~q )) # (!\my_regfile|Mux54~10_combout  & ((\my_regfile|registers[6][9]~q ))))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux54~10_combout ))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[7][9]~q ),
	.datac(\my_regfile|registers[6][9]~q ),
	.datad(\my_regfile|Mux54~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux54~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux54~11 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux54~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N4
cycloneive_lcell_comb \my_regfile|Mux54~19 (
// Equation(s):
// \my_regfile|Mux54~19_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux54~16_combout  & (\my_regfile|Mux54~18_combout )) # (!\my_regfile|Mux54~16_combout  & ((\my_regfile|Mux54~11_combout ))))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux54~16_combout ))))

	.dataa(\my_regfile|Mux54~18_combout ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|Mux54~16_combout ),
	.datad(\my_regfile|Mux54~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux54~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux54~19 .lut_mask = 16'hBCB0;
defparam \my_regfile|Mux54~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N18
cycloneive_lcell_comb \my_regfile|Mux54~20 (
// Equation(s):
// \my_regfile|Mux54~20_combout  = (\mux3|out[4]~15_combout  & (\my_regfile|Mux54~9_combout )) # (!\mux3|out[4]~15_combout  & ((\my_regfile|Mux54~19_combout )))

	.dataa(gnd),
	.datab(\mux3|out[4]~15_combout ),
	.datac(\my_regfile|Mux54~9_combout ),
	.datad(\my_regfile|Mux54~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux54~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux54~20 .lut_mask = 16'hF3C0;
defparam \my_regfile|Mux54~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N22
cycloneive_lcell_comb \my_processor|data_operandB[9]~22 (
// Equation(s):
// \my_processor|data_operandB[9]~22_combout  = (\my_processor|decoder|ALUinB~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [9])) # (!\my_processor|decoder|ALUinB~1_combout  & (((\my_regfile|Mux54~20_combout ) # 
// (!\my_regfile|data_readRegB~35_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_regfile|data_readRegB~35_combout ),
	.datac(\my_processor|decoder|ALUinB~1_combout ),
	.datad(\my_regfile|Mux54~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[9]~22 .lut_mask = 16'hAFA3;
defparam \my_processor|data_operandB[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N16
cycloneive_lcell_comb \my_regfile|Mux22~17 (
// Equation(s):
// \my_regfile|Mux22~17_combout  = (\mux2|out[1]~3_combout  & (((\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout  & ((\my_regfile|registers[13][9]~q ))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[12][9]~q ))))

	.dataa(\my_regfile|registers[12][9]~q ),
	.datab(\my_regfile|registers[13][9]~q ),
	.datac(\mux2|out[1]~3_combout ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~17 .lut_mask = 16'hFC0A;
defparam \my_regfile|Mux22~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N0
cycloneive_lcell_comb \my_regfile|Mux22~18 (
// Equation(s):
// \my_regfile|Mux22~18_combout  = (\my_regfile|Mux22~17_combout  & ((\my_regfile|registers[15][9]~q ) # ((!\mux2|out[1]~3_combout )))) # (!\my_regfile|Mux22~17_combout  & (((\my_regfile|registers[14][9]~q  & \mux2|out[1]~3_combout ))))

	.dataa(\my_regfile|Mux22~17_combout ),
	.datab(\my_regfile|registers[15][9]~q ),
	.datac(\my_regfile|registers[14][9]~q ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~18 .lut_mask = 16'hD8AA;
defparam \my_regfile|Mux22~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N30
cycloneive_lcell_comb \my_regfile|Mux22~10 (
// Equation(s):
// \my_regfile|Mux22~10_combout  = (\mux2|out[1]~3_combout  & (((\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout  & ((\my_regfile|registers[5][9]~q ))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[4][9]~q ))))

	.dataa(\my_regfile|registers[4][9]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[5][9]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~10 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux22~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N14
cycloneive_lcell_comb \my_regfile|Mux22~11 (
// Equation(s):
// \my_regfile|Mux22~11_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux22~10_combout  & (\my_regfile|registers[7][9]~q )) # (!\my_regfile|Mux22~10_combout  & ((\my_regfile|registers[6][9]~q ))))) # (!\mux2|out[1]~3_combout  & 
// (((\my_regfile|Mux22~10_combout ))))

	.dataa(\my_regfile|registers[7][9]~q ),
	.datab(\my_regfile|registers[6][9]~q ),
	.datac(\mux2|out[1]~3_combout ),
	.datad(\my_regfile|Mux22~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~11 .lut_mask = 16'hAFC0;
defparam \my_regfile|Mux22~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N26
cycloneive_lcell_comb \my_regfile|Mux22~14 (
// Equation(s):
// \my_regfile|Mux22~14_combout  = (\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[3][9]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[1][9]~q ))))

	.dataa(\my_regfile|registers[1][9]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[3][9]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~14 .lut_mask = 16'hE200;
defparam \my_regfile|Mux22~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N20
cycloneive_lcell_comb \my_regfile|Mux22~15 (
// Equation(s):
// \my_regfile|Mux22~15_combout  = (\my_regfile|Mux22~14_combout ) # ((\my_regfile|registers[2][9]~q  & (!\mux2|out[0]~2_combout  & \mux2|out[1]~3_combout )))

	.dataa(\my_regfile|registers[2][9]~q ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\mux2|out[1]~3_combout ),
	.datad(\my_regfile|Mux22~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~15 .lut_mask = 16'hFF20;
defparam \my_regfile|Mux22~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N14
cycloneive_lcell_comb \my_regfile|Mux22~12 (
// Equation(s):
// \my_regfile|Mux22~12_combout  = (\mux2|out[0]~2_combout  & (((\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[10][9]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[8][9]~q ))))

	.dataa(\my_regfile|registers[8][9]~q ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|registers[10][9]~q ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~12 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux22~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N0
cycloneive_lcell_comb \my_regfile|Mux22~13 (
// Equation(s):
// \my_regfile|Mux22~13_combout  = (\my_regfile|Mux22~12_combout  & ((\my_regfile|registers[11][9]~q ) # ((!\mux2|out[0]~2_combout )))) # (!\my_regfile|Mux22~12_combout  & (((\my_regfile|registers[9][9]~q  & \mux2|out[0]~2_combout ))))

	.dataa(\my_regfile|registers[11][9]~q ),
	.datab(\my_regfile|Mux22~12_combout ),
	.datac(\my_regfile|registers[9][9]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~13 .lut_mask = 16'hB8CC;
defparam \my_regfile|Mux22~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N10
cycloneive_lcell_comb \my_regfile|Mux22~16 (
// Equation(s):
// \my_regfile|Mux22~16_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & ((\my_regfile|Mux22~13_combout ))) # (!\mux2|out[3]~0_combout  & (\my_regfile|Mux22~15_combout ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|Mux22~15_combout ),
	.datac(\mux2|out[3]~0_combout ),
	.datad(\my_regfile|Mux22~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~16 .lut_mask = 16'hF4A4;
defparam \my_regfile|Mux22~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N8
cycloneive_lcell_comb \my_regfile|Mux22~19 (
// Equation(s):
// \my_regfile|Mux22~19_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux22~16_combout  & (\my_regfile|Mux22~18_combout )) # (!\my_regfile|Mux22~16_combout  & ((\my_regfile|Mux22~11_combout ))))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux22~16_combout ))))

	.dataa(\my_regfile|Mux22~18_combout ),
	.datab(\my_regfile|Mux22~11_combout ),
	.datac(\mux2|out[2]~1_combout ),
	.datad(\my_regfile|Mux22~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~19 .lut_mask = 16'hAFC0;
defparam \my_regfile|Mux22~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N12
cycloneive_lcell_comb \my_regfile|Mux22~0 (
// Equation(s):
// \my_regfile|Mux22~0_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & ((\my_regfile|registers[25][9]~q ))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[17][9]~q ))))

	.dataa(\my_regfile|registers[17][9]~q ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|registers[25][9]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~0 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N30
cycloneive_lcell_comb \my_regfile|Mux22~1 (
// Equation(s):
// \my_regfile|Mux22~1_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux22~0_combout  & ((\my_regfile|registers[29][9]~q ))) # (!\my_regfile|Mux22~0_combout  & (\my_regfile|registers[21][9]~q )))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux22~0_combout ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[21][9]~q ),
	.datac(\my_regfile|registers[29][9]~q ),
	.datad(\my_regfile|Mux22~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~1 .lut_mask = 16'hF588;
defparam \my_regfile|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N22
cycloneive_lcell_comb \my_regfile|Mux22~7 (
// Equation(s):
// \my_regfile|Mux22~7_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & ((\my_regfile|registers[27][9]~q ))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[19][9]~q ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[19][9]~q ),
	.datac(\my_regfile|registers[27][9]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~7 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N22
cycloneive_lcell_comb \my_regfile|Mux22~8 (
// Equation(s):
// \my_regfile|Mux22~8_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux22~7_combout  & (\my_regfile|registers[31][9]~q )) # (!\my_regfile|Mux22~7_combout  & ((\my_regfile|registers[23][9]~q ))))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux22~7_combout ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[31][9]~q ),
	.datac(\my_regfile|registers[23][9]~q ),
	.datad(\my_regfile|Mux22~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~8 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux22~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N6
cycloneive_lcell_comb \my_regfile|Mux22~4 (
// Equation(s):
// \my_regfile|Mux22~4_combout  = (\mux2|out[3]~0_combout  & (((\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & ((\mux2|out[2]~1_combout  & ((\my_regfile|registers[20][9]~q ))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[16][9]~q ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|registers[16][9]~q ),
	.datac(\my_regfile|registers[20][9]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~4 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N4
cycloneive_lcell_comb \my_regfile|Mux22~5 (
// Equation(s):
// \my_regfile|Mux22~5_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux22~4_combout  & (\my_regfile|registers[28][9]~q )) # (!\my_regfile|Mux22~4_combout  & ((\my_regfile|registers[24][9]~q ))))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux22~4_combout ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|registers[28][9]~q ),
	.datac(\my_regfile|registers[24][9]~q ),
	.datad(\my_regfile|Mux22~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~5 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N2
cycloneive_lcell_comb \my_regfile|Mux22~2 (
// Equation(s):
// \my_regfile|Mux22~2_combout  = (\mux2|out[3]~0_combout  & (((\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & ((\mux2|out[2]~1_combout  & ((\my_regfile|registers[22][9]~q ))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[18][9]~q ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|registers[18][9]~q ),
	.datac(\my_regfile|registers[22][9]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~2 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N8
cycloneive_lcell_comb \my_regfile|Mux22~3 (
// Equation(s):
// \my_regfile|Mux22~3_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux22~2_combout  & (\my_regfile|registers[30][9]~q )) # (!\my_regfile|Mux22~2_combout  & ((\my_regfile|registers[26][9]~q ))))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux22~2_combout ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|registers[30][9]~q ),
	.datac(\my_regfile|registers[26][9]~q ),
	.datad(\my_regfile|Mux22~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~3 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N30
cycloneive_lcell_comb \my_regfile|Mux22~6 (
// Equation(s):
// \my_regfile|Mux22~6_combout  = (\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout ) # ((\my_regfile|Mux22~3_combout )))) # (!\mux2|out[1]~3_combout  & (!\mux2|out[0]~2_combout  & (\my_regfile|Mux22~5_combout )))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|Mux22~5_combout ),
	.datad(\my_regfile|Mux22~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~6 .lut_mask = 16'hBA98;
defparam \my_regfile|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N16
cycloneive_lcell_comb \my_regfile|Mux22~9 (
// Equation(s):
// \my_regfile|Mux22~9_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux22~6_combout  & ((\my_regfile|Mux22~8_combout ))) # (!\my_regfile|Mux22~6_combout  & (\my_regfile|Mux22~1_combout )))) # (!\mux2|out[0]~2_combout  & (((\my_regfile|Mux22~6_combout 
// ))))

	.dataa(\my_regfile|Mux22~1_combout ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|Mux22~8_combout ),
	.datad(\my_regfile|Mux22~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~9 .lut_mask = 16'hF388;
defparam \my_regfile|Mux22~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~58 (
// Equation(s):
// \my_regfile|data_readRegA[9]~58_combout  = ((\mux2|out[4]~4_combout  & ((\my_regfile|Mux22~9_combout ))) # (!\mux2|out[4]~4_combout  & (\my_regfile|Mux22~19_combout ))) # (!\my_regfile|data_readRegA~35_combout )

	.dataa(\mux2|out[4]~4_combout ),
	.datab(\my_regfile|Mux22~19_combout ),
	.datac(\my_regfile|data_readRegA~35_combout ),
	.datad(\my_regfile|Mux22~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~58 .lut_mask = 16'hEF4F;
defparam \my_regfile|data_readRegA[9]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N8
cycloneive_io_ibuf \t_data_writeReg[8]~input (
	.i(t_data_writeReg[8]),
	.ibar(gnd),
	.o(\t_data_writeReg[8]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[8]~input .bus_hold = "false";
defparam \t_data_writeReg[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N14
cycloneive_lcell_comb \mux4|out[8]~8 (
// Equation(s):
// \mux4|out[8]~8_combout  = (\test~input_o  & \t_data_writeReg[8]~input_o )

	.dataa(\test~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\t_data_writeReg[8]~input_o ),
	.cin(gnd),
	.combout(\mux4|out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mux4|out[8]~8 .lut_mask = 16'hAA00;
defparam \mux4|out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N17
dffeas \my_regfile|registers[25][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N3
dffeas \my_regfile|registers[21][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N23
dffeas \my_regfile|registers[17][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N2
cycloneive_lcell_comb \my_regfile|Mux23~0 (
// Equation(s):
// \my_regfile|Mux23~0_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|registers[21][8]~q ) # ((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & (((\my_regfile|registers[17][8]~q  & !\mux2|out[3]~0_combout ))))

	.dataa(\my_regfile|registers[21][8]~q ),
	.datab(\my_regfile|registers[17][8]~q ),
	.datac(\mux2|out[2]~1_combout ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~0 .lut_mask = 16'hF0AC;
defparam \my_regfile|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N21
dffeas \my_regfile|registers[29][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N20
cycloneive_lcell_comb \my_regfile|Mux23~1 (
// Equation(s):
// \my_regfile|Mux23~1_combout  = (\my_regfile|Mux23~0_combout  & (((\my_regfile|registers[29][8]~q ) # (!\mux2|out[3]~0_combout )))) # (!\my_regfile|Mux23~0_combout  & (\my_regfile|registers[25][8]~q  & ((\mux2|out[3]~0_combout ))))

	.dataa(\my_regfile|registers[25][8]~q ),
	.datab(\my_regfile|Mux23~0_combout ),
	.datac(\my_regfile|registers[29][8]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~1 .lut_mask = 16'hE2CC;
defparam \my_regfile|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N3
dffeas \my_regfile|registers[31][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y35_N1
dffeas \my_regfile|registers[19][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N25
dffeas \my_regfile|registers[23][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N24
cycloneive_lcell_comb \my_regfile|Mux23~7 (
// Equation(s):
// \my_regfile|Mux23~7_combout  = (\mux2|out[3]~0_combout  & (((\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & ((\mux2|out[2]~1_combout  & ((\my_regfile|registers[23][8]~q ))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[19][8]~q ))))

	.dataa(\my_regfile|registers[19][8]~q ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|registers[23][8]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~7 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N31
dffeas \my_regfile|registers[27][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N30
cycloneive_lcell_comb \my_regfile|Mux23~8 (
// Equation(s):
// \my_regfile|Mux23~8_combout  = (\my_regfile|Mux23~7_combout  & ((\my_regfile|registers[31][8]~q ) # ((!\mux2|out[3]~0_combout )))) # (!\my_regfile|Mux23~7_combout  & (((\my_regfile|registers[27][8]~q  & \mux2|out[3]~0_combout ))))

	.dataa(\my_regfile|registers[31][8]~q ),
	.datab(\my_regfile|Mux23~7_combout ),
	.datac(\my_regfile|registers[27][8]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~8 .lut_mask = 16'hB8CC;
defparam \my_regfile|Mux23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N31
dffeas \my_regfile|registers[30][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N13
dffeas \my_regfile|registers[18][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y34_N21
dffeas \my_regfile|registers[26][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N14
cycloneive_lcell_comb \my_regfile|Mux23~2 (
// Equation(s):
// \my_regfile|Mux23~2_combout  = (\mux2|out[3]~0_combout  & (((\my_regfile|registers[26][8]~q ) # (\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[18][8]~q  & ((!\mux2|out[2]~1_combout ))))

	.dataa(\my_regfile|registers[18][8]~q ),
	.datab(\my_regfile|registers[26][8]~q ),
	.datac(\mux2|out[3]~0_combout ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~2 .lut_mask = 16'hF0CA;
defparam \my_regfile|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N23
dffeas \my_regfile|registers[22][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N22
cycloneive_lcell_comb \my_regfile|Mux23~3 (
// Equation(s):
// \my_regfile|Mux23~3_combout  = (\my_regfile|Mux23~2_combout  & ((\my_regfile|registers[30][8]~q ) # ((!\mux2|out[2]~1_combout )))) # (!\my_regfile|Mux23~2_combout  & (((\my_regfile|registers[22][8]~q  & \mux2|out[2]~1_combout ))))

	.dataa(\my_regfile|registers[30][8]~q ),
	.datab(\my_regfile|Mux23~2_combout ),
	.datac(\my_regfile|registers[22][8]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~3 .lut_mask = 16'hB8CC;
defparam \my_regfile|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N21
dffeas \my_regfile|registers[28][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N27
dffeas \my_regfile|registers[20][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N13
dffeas \my_regfile|registers[16][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N27
dffeas \my_regfile|registers[24][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N26
cycloneive_lcell_comb \my_regfile|Mux23~4 (
// Equation(s):
// \my_regfile|Mux23~4_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & ((\my_regfile|registers[24][8]~q ))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[16][8]~q ))))

	.dataa(\my_regfile|registers[16][8]~q ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|registers[24][8]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~4 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N26
cycloneive_lcell_comb \my_regfile|Mux23~5 (
// Equation(s):
// \my_regfile|Mux23~5_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux23~4_combout  & (\my_regfile|registers[28][8]~q )) # (!\my_regfile|Mux23~4_combout  & ((\my_regfile|registers[20][8]~q ))))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux23~4_combout ))))

	.dataa(\my_regfile|registers[28][8]~q ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|registers[20][8]~q ),
	.datad(\my_regfile|Mux23~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~5 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N24
cycloneive_lcell_comb \my_regfile|Mux23~6 (
// Equation(s):
// \my_regfile|Mux23~6_combout  = (\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout ) # ((\my_regfile|Mux23~3_combout )))) # (!\mux2|out[1]~3_combout  & (!\mux2|out[0]~2_combout  & ((\my_regfile|Mux23~5_combout ))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|Mux23~3_combout ),
	.datad(\my_regfile|Mux23~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~6 .lut_mask = 16'hB9A8;
defparam \my_regfile|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N6
cycloneive_lcell_comb \my_regfile|Mux23~9 (
// Equation(s):
// \my_regfile|Mux23~9_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux23~6_combout  & ((\my_regfile|Mux23~8_combout ))) # (!\my_regfile|Mux23~6_combout  & (\my_regfile|Mux23~1_combout )))) # (!\mux2|out[0]~2_combout  & (((\my_regfile|Mux23~6_combout 
// ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|Mux23~1_combout ),
	.datac(\my_regfile|Mux23~8_combout ),
	.datad(\my_regfile|Mux23~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~9 .lut_mask = 16'hF588;
defparam \my_regfile|Mux23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N7
dffeas \my_regfile|registers[15][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N31
dffeas \my_regfile|registers[14][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N13
dffeas \my_regfile|registers[12][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N21
dffeas \my_regfile|registers[13][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N20
cycloneive_lcell_comb \my_regfile|Mux23~17 (
// Equation(s):
// \my_regfile|Mux23~17_combout  = (\mux2|out[0]~2_combout  & (((\my_regfile|registers[13][8]~q ) # (\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[12][8]~q  & ((!\mux2|out[1]~3_combout ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|registers[12][8]~q ),
	.datac(\my_regfile|registers[13][8]~q ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~17 .lut_mask = 16'hAAE4;
defparam \my_regfile|Mux23~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N8
cycloneive_lcell_comb \my_regfile|Mux23~18 (
// Equation(s):
// \my_regfile|Mux23~18_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux23~17_combout  & (\my_regfile|registers[15][8]~q )) # (!\my_regfile|Mux23~17_combout  & ((\my_regfile|registers[14][8]~q ))))) # (!\mux2|out[1]~3_combout  & 
// (((\my_regfile|Mux23~17_combout ))))

	.dataa(\my_regfile|registers[15][8]~q ),
	.datab(\my_regfile|registers[14][8]~q ),
	.datac(\mux2|out[1]~3_combout ),
	.datad(\my_regfile|Mux23~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~18 .lut_mask = 16'hAFC0;
defparam \my_regfile|Mux23~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N25
dffeas \my_regfile|registers[9][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y38_N9
dffeas \my_regfile|registers[11][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N31
dffeas \my_regfile|registers[8][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N13
dffeas \my_regfile|registers[10][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N12
cycloneive_lcell_comb \my_regfile|Mux23~10 (
// Equation(s):
// \my_regfile|Mux23~10_combout  = (\mux2|out[0]~2_combout  & (((\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[10][8]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[8][8]~q ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|registers[8][8]~q ),
	.datac(\my_regfile|registers[10][8]~q ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~10 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux23~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N8
cycloneive_lcell_comb \my_regfile|Mux23~11 (
// Equation(s):
// \my_regfile|Mux23~11_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux23~10_combout  & ((\my_regfile|registers[11][8]~q ))) # (!\my_regfile|Mux23~10_combout  & (\my_regfile|registers[9][8]~q )))) # (!\mux2|out[0]~2_combout  & 
// (((\my_regfile|Mux23~10_combout ))))

	.dataa(\my_regfile|registers[9][8]~q ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|registers[11][8]~q ),
	.datad(\my_regfile|Mux23~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~11 .lut_mask = 16'hF388;
defparam \my_regfile|Mux23~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N7
dffeas \my_regfile|registers[2][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N13
dffeas \my_regfile|registers[1][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N17
dffeas \my_regfile|registers[3][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N16
cycloneive_lcell_comb \my_regfile|Mux23~14 (
// Equation(s):
// \my_regfile|Mux23~14_combout  = (\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[3][8]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[1][8]~q ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|registers[1][8]~q ),
	.datac(\my_regfile|registers[3][8]~q ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~14 .lut_mask = 16'hA088;
defparam \my_regfile|Mux23~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N4
cycloneive_lcell_comb \my_regfile|Mux23~15 (
// Equation(s):
// \my_regfile|Mux23~15_combout  = (\my_regfile|Mux23~14_combout ) # ((\mux2|out[1]~3_combout  & (\my_regfile|registers[2][8]~q  & !\mux2|out[0]~2_combout )))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|registers[2][8]~q ),
	.datac(\mux2|out[0]~2_combout ),
	.datad(\my_regfile|Mux23~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~15 .lut_mask = 16'hFF08;
defparam \my_regfile|Mux23~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N3
dffeas \my_regfile|registers[7][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N21
dffeas \my_regfile|registers[6][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N20
cycloneive_lcell_comb \my_regfile|registers[4][8]~feeder (
// Equation(s):
// \my_regfile|registers[4][8]~feeder_combout  = \mux4|out[8]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[8]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[4][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[4][8]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[4][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N21
dffeas \my_regfile|registers[4][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[4][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N21
dffeas \my_regfile|registers[5][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N20
cycloneive_lcell_comb \my_regfile|Mux23~12 (
// Equation(s):
// \my_regfile|Mux23~12_combout  = (\mux2|out[1]~3_combout  & (((\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout  & ((\my_regfile|registers[5][8]~q ))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[4][8]~q ))))

	.dataa(\my_regfile|registers[4][8]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[5][8]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~12 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux23~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N6
cycloneive_lcell_comb \my_regfile|Mux23~13 (
// Equation(s):
// \my_regfile|Mux23~13_combout  = (\my_regfile|Mux23~12_combout  & ((\my_regfile|registers[7][8]~q ) # ((!\mux2|out[1]~3_combout )))) # (!\my_regfile|Mux23~12_combout  & (((\my_regfile|registers[6][8]~q  & \mux2|out[1]~3_combout ))))

	.dataa(\my_regfile|registers[7][8]~q ),
	.datab(\my_regfile|registers[6][8]~q ),
	.datac(\my_regfile|Mux23~12_combout ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~13 .lut_mask = 16'hACF0;
defparam \my_regfile|Mux23~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N10
cycloneive_lcell_comb \my_regfile|Mux23~16 (
// Equation(s):
// \my_regfile|Mux23~16_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout ) # (\my_regfile|Mux23~13_combout )))) # (!\mux2|out[2]~1_combout  & (\my_regfile|Mux23~15_combout  & (!\mux2|out[3]~0_combout )))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|Mux23~15_combout ),
	.datac(\mux2|out[3]~0_combout ),
	.datad(\my_regfile|Mux23~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~16 .lut_mask = 16'hAEA4;
defparam \my_regfile|Mux23~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N2
cycloneive_lcell_comb \my_regfile|Mux23~19 (
// Equation(s):
// \my_regfile|Mux23~19_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux23~16_combout  & (\my_regfile|Mux23~18_combout )) # (!\my_regfile|Mux23~16_combout  & ((\my_regfile|Mux23~11_combout ))))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux23~16_combout ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|Mux23~18_combout ),
	.datac(\my_regfile|Mux23~11_combout ),
	.datad(\my_regfile|Mux23~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~19 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux23~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~59 (
// Equation(s):
// \my_regfile|data_readRegA[8]~59_combout  = ((\mux2|out[4]~4_combout  & (\my_regfile|Mux23~9_combout )) # (!\mux2|out[4]~4_combout  & ((\my_regfile|Mux23~19_combout )))) # (!\my_regfile|data_readRegA~35_combout )

	.dataa(\my_regfile|Mux23~9_combout ),
	.datab(\mux2|out[4]~4_combout ),
	.datac(\my_regfile|data_readRegA~35_combout ),
	.datad(\my_regfile|Mux23~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~59 .lut_mask = 16'hBF8F;
defparam \my_regfile|data_readRegA[8]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N22
cycloneive_lcell_comb \my_regfile|Mux55~0 (
// Equation(s):
// \my_regfile|Mux55~0_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|registers[21][8]~q ) # ((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & (((\my_regfile|registers[17][8]~q  & !\mux3|out[3]~4_combout ))))

	.dataa(\my_regfile|registers[21][8]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[17][8]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux55~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux55~0 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N16
cycloneive_lcell_comb \my_regfile|Mux55~1 (
// Equation(s):
// \my_regfile|Mux55~1_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux55~0_combout  & (\my_regfile|registers[29][8]~q )) # (!\my_regfile|Mux55~0_combout  & ((\my_regfile|registers[25][8]~q ))))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux55~0_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[29][8]~q ),
	.datac(\my_regfile|registers[25][8]~q ),
	.datad(\my_regfile|Mux55~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux55~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux55~1 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux55~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N12
cycloneive_lcell_comb \my_regfile|Mux55~2 (
// Equation(s):
// \my_regfile|Mux55~2_combout  = (\mux3|out[2]~7_combout  & (((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & ((\mux3|out[3]~4_combout  & (\my_regfile|registers[26][8]~q )) # (!\mux3|out[3]~4_combout  & ((\my_regfile|registers[18][8]~q )))))

	.dataa(\my_regfile|registers[26][8]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[18][8]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux55~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux55~2 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux55~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N30
cycloneive_lcell_comb \my_regfile|Mux55~3 (
// Equation(s):
// \my_regfile|Mux55~3_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux55~2_combout  & ((\my_regfile|registers[30][8]~q ))) # (!\my_regfile|Mux55~2_combout  & (\my_regfile|registers[22][8]~q )))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux55~2_combout ))))

	.dataa(\my_regfile|registers[22][8]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[30][8]~q ),
	.datad(\my_regfile|Mux55~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux55~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux55~3 .lut_mask = 16'hF388;
defparam \my_regfile|Mux55~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N12
cycloneive_lcell_comb \my_regfile|Mux55~4 (
// Equation(s):
// \my_regfile|Mux55~4_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|registers[24][8]~q ) # ((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & (((\my_regfile|registers[16][8]~q  & !\mux3|out[2]~7_combout ))))

	.dataa(\my_regfile|registers[24][8]~q ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|registers[16][8]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux55~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux55~4 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux55~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N2
cycloneive_lcell_comb \my_regfile|Mux55~5 (
// Equation(s):
// \my_regfile|Mux55~5_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux55~4_combout  & ((\my_regfile|registers[28][8]~q ))) # (!\my_regfile|Mux55~4_combout  & (\my_regfile|registers[20][8]~q )))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux55~4_combout ))))

	.dataa(\my_regfile|registers[20][8]~q ),
	.datab(\my_regfile|registers[28][8]~q ),
	.datac(\mux3|out[2]~7_combout ),
	.datad(\my_regfile|Mux55~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux55~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux55~5 .lut_mask = 16'hCFA0;
defparam \my_regfile|Mux55~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N8
cycloneive_lcell_comb \my_regfile|Mux55~6 (
// Equation(s):
// \my_regfile|Mux55~6_combout  = (\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout ) # ((\my_regfile|Mux55~3_combout )))) # (!\mux3|out[1]~13_combout  & (!\mux3|out[0]~10_combout  & ((\my_regfile|Mux55~5_combout ))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|Mux55~3_combout ),
	.datad(\my_regfile|Mux55~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux55~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux55~6 .lut_mask = 16'hB9A8;
defparam \my_regfile|Mux55~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N0
cycloneive_lcell_comb \my_regfile|Mux55~7 (
// Equation(s):
// \my_regfile|Mux55~7_combout  = (\mux3|out[3]~4_combout  & (((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & ((\mux3|out[2]~7_combout  & (\my_regfile|registers[23][8]~q )) # (!\mux3|out[2]~7_combout  & ((\my_regfile|registers[19][8]~q )))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[23][8]~q ),
	.datac(\my_regfile|registers[19][8]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux55~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux55~7 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux55~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N2
cycloneive_lcell_comb \my_regfile|Mux55~8 (
// Equation(s):
// \my_regfile|Mux55~8_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux55~7_combout  & ((\my_regfile|registers[31][8]~q ))) # (!\my_regfile|Mux55~7_combout  & (\my_regfile|registers[27][8]~q )))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux55~7_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[27][8]~q ),
	.datac(\my_regfile|registers[31][8]~q ),
	.datad(\my_regfile|Mux55~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux55~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux55~8 .lut_mask = 16'hF588;
defparam \my_regfile|Mux55~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N26
cycloneive_lcell_comb \my_regfile|Mux55~9 (
// Equation(s):
// \my_regfile|Mux55~9_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux55~6_combout  & ((\my_regfile|Mux55~8_combout ))) # (!\my_regfile|Mux55~6_combout  & (\my_regfile|Mux55~1_combout )))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux55~6_combout ))))

	.dataa(\my_regfile|Mux55~1_combout ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|Mux55~6_combout ),
	.datad(\my_regfile|Mux55~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux55~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux55~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux55~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N30
cycloneive_lcell_comb \my_regfile|Mux55~10 (
// Equation(s):
// \my_regfile|Mux55~10_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|registers[10][8]~q ) # ((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & (((\my_regfile|registers[8][8]~q  & !\mux3|out[0]~10_combout ))))

	.dataa(\my_regfile|registers[10][8]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[8][8]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux55~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux55~10 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux55~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N24
cycloneive_lcell_comb \my_regfile|Mux55~11 (
// Equation(s):
// \my_regfile|Mux55~11_combout  = (\my_regfile|Mux55~10_combout  & ((\my_regfile|registers[11][8]~q ) # ((!\mux3|out[0]~10_combout )))) # (!\my_regfile|Mux55~10_combout  & (((\my_regfile|registers[9][8]~q  & \mux3|out[0]~10_combout ))))

	.dataa(\my_regfile|Mux55~10_combout ),
	.datab(\my_regfile|registers[11][8]~q ),
	.datac(\my_regfile|registers[9][8]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux55~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux55~11 .lut_mask = 16'hD8AA;
defparam \my_regfile|Mux55~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N12
cycloneive_lcell_comb \my_regfile|Mux55~17 (
// Equation(s):
// \my_regfile|Mux55~17_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & (\my_regfile|registers[13][8]~q )) # (!\mux3|out[0]~10_combout  & ((\my_regfile|registers[12][8]~q 
// )))))

	.dataa(\my_regfile|registers[13][8]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[12][8]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux55~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux55~17 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux55~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N30
cycloneive_lcell_comb \my_regfile|Mux55~18 (
// Equation(s):
// \my_regfile|Mux55~18_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux55~17_combout  & (\my_regfile|registers[15][8]~q )) # (!\my_regfile|Mux55~17_combout  & ((\my_regfile|registers[14][8]~q ))))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux55~17_combout ))))

	.dataa(\my_regfile|registers[15][8]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[14][8]~q ),
	.datad(\my_regfile|Mux55~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux55~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux55~18 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux55~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N12
cycloneive_lcell_comb \my_regfile|Mux55~14 (
// Equation(s):
// \my_regfile|Mux55~14_combout  = (\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & (\my_regfile|registers[3][8]~q )) # (!\mux3|out[1]~13_combout  & ((\my_regfile|registers[1][8]~q )))))

	.dataa(\my_regfile|registers[3][8]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[1][8]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux55~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux55~14 .lut_mask = 16'hB800;
defparam \my_regfile|Mux55~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N6
cycloneive_lcell_comb \my_regfile|Mux55~15 (
// Equation(s):
// \my_regfile|Mux55~15_combout  = (\my_regfile|Mux55~14_combout ) # ((\mux3|out[1]~13_combout  & (!\mux3|out[0]~10_combout  & \my_regfile|registers[2][8]~q )))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|registers[2][8]~q ),
	.datad(\my_regfile|Mux55~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux55~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux55~15 .lut_mask = 16'hFF20;
defparam \my_regfile|Mux55~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N0
cycloneive_lcell_comb \my_regfile|Mux55~12 (
// Equation(s):
// \my_regfile|Mux55~12_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & (\my_regfile|registers[5][8]~q )) # (!\mux3|out[0]~10_combout  & ((\my_regfile|registers[4][8]~q )))))

	.dataa(\my_regfile|registers[5][8]~q ),
	.datab(\my_regfile|registers[4][8]~q ),
	.datac(\mux3|out[1]~13_combout ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux55~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux55~12 .lut_mask = 16'hFA0C;
defparam \my_regfile|Mux55~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N2
cycloneive_lcell_comb \my_regfile|Mux55~13 (
// Equation(s):
// \my_regfile|Mux55~13_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux55~12_combout  & ((\my_regfile|registers[7][8]~q ))) # (!\my_regfile|Mux55~12_combout  & (\my_regfile|registers[6][8]~q )))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux55~12_combout ))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[6][8]~q ),
	.datac(\my_regfile|registers[7][8]~q ),
	.datad(\my_regfile|Mux55~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux55~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux55~13 .lut_mask = 16'hF588;
defparam \my_regfile|Mux55~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N28
cycloneive_lcell_comb \my_regfile|Mux55~16 (
// Equation(s):
// \my_regfile|Mux55~16_combout  = (\mux3|out[3]~4_combout  & (\mux3|out[2]~7_combout )) # (!\mux3|out[3]~4_combout  & ((\mux3|out[2]~7_combout  & ((\my_regfile|Mux55~13_combout ))) # (!\mux3|out[2]~7_combout  & (\my_regfile|Mux55~15_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|Mux55~15_combout ),
	.datad(\my_regfile|Mux55~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux55~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux55~16 .lut_mask = 16'hDC98;
defparam \my_regfile|Mux55~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N6
cycloneive_lcell_comb \my_regfile|Mux55~19 (
// Equation(s):
// \my_regfile|Mux55~19_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux55~16_combout  & ((\my_regfile|Mux55~18_combout ))) # (!\my_regfile|Mux55~16_combout  & (\my_regfile|Mux55~11_combout )))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux55~16_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|Mux55~11_combout ),
	.datac(\my_regfile|Mux55~18_combout ),
	.datad(\my_regfile|Mux55~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux55~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux55~19 .lut_mask = 16'hF588;
defparam \my_regfile|Mux55~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N20
cycloneive_lcell_comb \my_regfile|Mux55~20 (
// Equation(s):
// \my_regfile|Mux55~20_combout  = (\mux3|out[4]~15_combout  & (\my_regfile|Mux55~9_combout )) # (!\mux3|out[4]~15_combout  & ((\my_regfile|Mux55~19_combout )))

	.dataa(gnd),
	.datab(\mux3|out[4]~15_combout ),
	.datac(\my_regfile|Mux55~9_combout ),
	.datad(\my_regfile|Mux55~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux55~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux55~20 .lut_mask = 16'hF3C0;
defparam \my_regfile|Mux55~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N22
cycloneive_lcell_comb \my_processor|data_operandB[8]~23 (
// Equation(s):
// \my_processor|data_operandB[8]~23_combout  = (\my_processor|decoder|ALUinB~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [8])) # (!\my_processor|decoder|ALUinB~1_combout  & (((\my_regfile|Mux55~20_combout ) # 
// (!\my_regfile|data_readRegB~35_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_processor|decoder|ALUinB~1_combout ),
	.datac(\my_regfile|data_readRegB~35_combout ),
	.datad(\my_regfile|Mux55~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[8]~23 .lut_mask = 16'hBB8B;
defparam \my_processor|data_operandB[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y73_N22
cycloneive_io_ibuf \t_data_writeReg[7]~input (
	.i(t_data_writeReg[7]),
	.ibar(gnd),
	.o(\t_data_writeReg[7]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[7]~input .bus_hold = "false";
defparam \t_data_writeReg[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N2
cycloneive_lcell_comb \mux4|out[7]~7 (
// Equation(s):
// \mux4|out[7]~7_combout  = (\t_data_writeReg[7]~input_o  & \test~input_o )

	.dataa(gnd),
	.datab(\t_data_writeReg[7]~input_o ),
	.datac(gnd),
	.datad(\test~input_o ),
	.cin(gnd),
	.combout(\mux4|out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mux4|out[7]~7 .lut_mask = 16'hCC00;
defparam \mux4|out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N21
dffeas \my_regfile|registers[26][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y32_N9
dffeas \my_regfile|registers[30][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N23
dffeas \my_regfile|registers[22][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N1
dffeas \my_regfile|registers[18][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N0
cycloneive_lcell_comb \my_regfile|Mux56~2 (
// Equation(s):
// \my_regfile|Mux56~2_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|registers[22][7]~q ) # ((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & (((\my_regfile|registers[18][7]~q  & !\mux3|out[3]~4_combout ))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|registers[22][7]~q ),
	.datac(\my_regfile|registers[18][7]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux56~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux56~2 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux56~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N8
cycloneive_lcell_comb \my_regfile|Mux56~3 (
// Equation(s):
// \my_regfile|Mux56~3_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux56~2_combout  & ((\my_regfile|registers[30][7]~q ))) # (!\my_regfile|Mux56~2_combout  & (\my_regfile|registers[26][7]~q )))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux56~2_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[26][7]~q ),
	.datac(\my_regfile|registers[30][7]~q ),
	.datad(\my_regfile|Mux56~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux56~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux56~3 .lut_mask = 16'hF588;
defparam \my_regfile|Mux56~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N17
dffeas \my_regfile|registers[24][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N27
dffeas \my_regfile|registers[28][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N7
dffeas \my_regfile|registers[20][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N29
dffeas \my_regfile|registers[16][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N28
cycloneive_lcell_comb \my_regfile|Mux56~4 (
// Equation(s):
// \my_regfile|Mux56~4_combout  = (\mux3|out[3]~4_combout  & (((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & ((\mux3|out[2]~7_combout  & (\my_regfile|registers[20][7]~q )) # (!\mux3|out[2]~7_combout  & ((\my_regfile|registers[16][7]~q )))))

	.dataa(\my_regfile|registers[20][7]~q ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|registers[16][7]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux56~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux56~4 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux56~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N26
cycloneive_lcell_comb \my_regfile|Mux56~5 (
// Equation(s):
// \my_regfile|Mux56~5_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux56~4_combout  & ((\my_regfile|registers[28][7]~q ))) # (!\my_regfile|Mux56~4_combout  & (\my_regfile|registers[24][7]~q )))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux56~4_combout ))))

	.dataa(\my_regfile|registers[24][7]~q ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|registers[28][7]~q ),
	.datad(\my_regfile|Mux56~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux56~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux56~5 .lut_mask = 16'hF388;
defparam \my_regfile|Mux56~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N4
cycloneive_lcell_comb \my_regfile|Mux56~6 (
// Equation(s):
// \my_regfile|Mux56~6_combout  = (\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout ) # ((\my_regfile|Mux56~3_combout )))) # (!\mux3|out[1]~13_combout  & (!\mux3|out[0]~10_combout  & ((\my_regfile|Mux56~5_combout ))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|Mux56~3_combout ),
	.datad(\my_regfile|Mux56~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux56~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux56~6 .lut_mask = 16'hB9A8;
defparam \my_regfile|Mux56~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N31
dffeas \my_regfile|registers[25][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N17
dffeas \my_regfile|registers[17][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N16
cycloneive_lcell_comb \my_regfile|Mux56~0 (
// Equation(s):
// \my_regfile|Mux56~0_combout  = (\mux3|out[2]~7_combout  & (((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & ((\mux3|out[3]~4_combout  & (\my_regfile|registers[25][7]~q )) # (!\mux3|out[3]~4_combout  & ((\my_regfile|registers[17][7]~q )))))

	.dataa(\my_regfile|registers[25][7]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[17][7]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux56~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux56~0 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N19
dffeas \my_regfile|registers[29][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N1
dffeas \my_regfile|registers[21][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N0
cycloneive_lcell_comb \my_regfile|Mux56~1 (
// Equation(s):
// \my_regfile|Mux56~1_combout  = (\my_regfile|Mux56~0_combout  & ((\my_regfile|registers[29][7]~q ) # ((!\mux3|out[2]~7_combout )))) # (!\my_regfile|Mux56~0_combout  & (((\my_regfile|registers[21][7]~q  & \mux3|out[2]~7_combout ))))

	.dataa(\my_regfile|Mux56~0_combout ),
	.datab(\my_regfile|registers[29][7]~q ),
	.datac(\my_regfile|registers[21][7]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux56~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux56~1 .lut_mask = 16'hD8AA;
defparam \my_regfile|Mux56~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N9
dffeas \my_regfile|registers[23][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N17
dffeas \my_regfile|registers[27][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y35_N5
dffeas \my_regfile|registers[19][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N4
cycloneive_lcell_comb \my_regfile|Mux56~7 (
// Equation(s):
// \my_regfile|Mux56~7_combout  = (\mux3|out[2]~7_combout  & (((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & ((\mux3|out[3]~4_combout  & (\my_regfile|registers[27][7]~q )) # (!\mux3|out[3]~4_combout  & ((\my_regfile|registers[19][7]~q )))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|registers[27][7]~q ),
	.datac(\my_regfile|registers[19][7]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux56~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux56~7 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux56~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N19
dffeas \my_regfile|registers[31][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N18
cycloneive_lcell_comb \my_regfile|Mux56~8 (
// Equation(s):
// \my_regfile|Mux56~8_combout  = (\my_regfile|Mux56~7_combout  & (((\my_regfile|registers[31][7]~q ) # (!\mux3|out[2]~7_combout )))) # (!\my_regfile|Mux56~7_combout  & (\my_regfile|registers[23][7]~q  & ((\mux3|out[2]~7_combout ))))

	.dataa(\my_regfile|registers[23][7]~q ),
	.datab(\my_regfile|Mux56~7_combout ),
	.datac(\my_regfile|registers[31][7]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux56~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux56~8 .lut_mask = 16'hE2CC;
defparam \my_regfile|Mux56~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N14
cycloneive_lcell_comb \my_regfile|Mux56~9 (
// Equation(s):
// \my_regfile|Mux56~9_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux56~6_combout  & ((\my_regfile|Mux56~8_combout ))) # (!\my_regfile|Mux56~6_combout  & (\my_regfile|Mux56~1_combout )))) # (!\mux3|out[0]~10_combout  & (\my_regfile|Mux56~6_combout 
// ))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|Mux56~6_combout ),
	.datac(\my_regfile|Mux56~1_combout ),
	.datad(\my_regfile|Mux56~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux56~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux56~9 .lut_mask = 16'hEC64;
defparam \my_regfile|Mux56~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N24
cycloneive_lcell_comb \my_regfile|registers[7][7]~feeder (
// Equation(s):
// \my_regfile|registers[7][7]~feeder_combout  = \mux4|out[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[7]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[7][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[7][7]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[7][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N25
dffeas \my_regfile|registers[7][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[7][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N17
dffeas \my_regfile|registers[6][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N26
cycloneive_lcell_comb \my_regfile|registers[5][7]~feeder (
// Equation(s):
// \my_regfile|registers[5][7]~feeder_combout  = \mux4|out[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[7]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[5][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[5][7]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[5][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N27
dffeas \my_regfile|registers[5][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[5][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N23
dffeas \my_regfile|registers[4][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N22
cycloneive_lcell_comb \my_regfile|Mux56~10 (
// Equation(s):
// \my_regfile|Mux56~10_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|registers[5][7]~q ) # ((\mux3|out[1]~13_combout )))) # (!\mux3|out[0]~10_combout  & (((\my_regfile|registers[4][7]~q  & !\mux3|out[1]~13_combout ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|registers[5][7]~q ),
	.datac(\my_regfile|registers[4][7]~q ),
	.datad(\mux3|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux56~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux56~10 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux56~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N16
cycloneive_lcell_comb \my_regfile|Mux56~11 (
// Equation(s):
// \my_regfile|Mux56~11_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux56~10_combout  & (\my_regfile|registers[7][7]~q )) # (!\my_regfile|Mux56~10_combout  & ((\my_regfile|registers[6][7]~q ))))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux56~10_combout ))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[7][7]~q ),
	.datac(\my_regfile|registers[6][7]~q ),
	.datad(\my_regfile|Mux56~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux56~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux56~11 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux56~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N9
dffeas \my_regfile|registers[15][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N23
dffeas \my_regfile|registers[14][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N11
dffeas \my_regfile|registers[13][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N29
dffeas \my_regfile|registers[12][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N28
cycloneive_lcell_comb \my_regfile|Mux56~17 (
// Equation(s):
// \my_regfile|Mux56~17_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & (\my_regfile|registers[13][7]~q )) # (!\mux3|out[0]~10_combout  & ((\my_regfile|registers[12][7]~q 
// )))))

	.dataa(\my_regfile|registers[13][7]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[12][7]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux56~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux56~17 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux56~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N22
cycloneive_lcell_comb \my_regfile|Mux56~18 (
// Equation(s):
// \my_regfile|Mux56~18_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux56~17_combout  & (\my_regfile|registers[15][7]~q )) # (!\my_regfile|Mux56~17_combout  & ((\my_regfile|registers[14][7]~q ))))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux56~17_combout ))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[15][7]~q ),
	.datac(\my_regfile|registers[14][7]~q ),
	.datad(\my_regfile|Mux56~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux56~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux56~18 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux56~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N17
dffeas \my_regfile|registers[9][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y38_N15
dffeas \my_regfile|registers[11][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N11
dffeas \my_regfile|registers[10][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y38_N25
dffeas \my_regfile|registers[8][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N24
cycloneive_lcell_comb \my_regfile|Mux56~12 (
// Equation(s):
// \my_regfile|Mux56~12_combout  = (\mux3|out[0]~10_combout  & (((\mux3|out[1]~13_combout )))) # (!\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & (\my_regfile|registers[10][7]~q )) # (!\mux3|out[1]~13_combout  & ((\my_regfile|registers[8][7]~q )))))

	.dataa(\my_regfile|registers[10][7]~q ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|registers[8][7]~q ),
	.datad(\mux3|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux56~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux56~12 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux56~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N14
cycloneive_lcell_comb \my_regfile|Mux56~13 (
// Equation(s):
// \my_regfile|Mux56~13_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux56~12_combout  & ((\my_regfile|registers[11][7]~q ))) # (!\my_regfile|Mux56~12_combout  & (\my_regfile|registers[9][7]~q )))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux56~12_combout ))))

	.dataa(\my_regfile|registers[9][7]~q ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|registers[11][7]~q ),
	.datad(\my_regfile|Mux56~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux56~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux56~13 .lut_mask = 16'hF388;
defparam \my_regfile|Mux56~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N3
dffeas \my_regfile|registers[2][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y41_N5
dffeas \my_regfile|registers[3][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N3
dffeas \my_regfile|registers[1][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N2
cycloneive_lcell_comb \my_regfile|Mux56~14 (
// Equation(s):
// \my_regfile|Mux56~14_combout  = (\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & (\my_regfile|registers[3][7]~q )) # (!\mux3|out[1]~13_combout  & ((\my_regfile|registers[1][7]~q )))))

	.dataa(\my_regfile|registers[3][7]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[1][7]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux56~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux56~14 .lut_mask = 16'hB800;
defparam \my_regfile|Mux56~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N2
cycloneive_lcell_comb \my_regfile|Mux56~15 (
// Equation(s):
// \my_regfile|Mux56~15_combout  = (\my_regfile|Mux56~14_combout ) # ((\mux3|out[1]~13_combout  & (!\mux3|out[0]~10_combout  & \my_regfile|registers[2][7]~q )))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|registers[2][7]~q ),
	.datad(\my_regfile|Mux56~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux56~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux56~15 .lut_mask = 16'hFF20;
defparam \my_regfile|Mux56~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N12
cycloneive_lcell_comb \my_regfile|Mux56~16 (
// Equation(s):
// \my_regfile|Mux56~16_combout  = (\mux3|out[3]~4_combout  & ((\mux3|out[2]~7_combout ) # ((\my_regfile|Mux56~13_combout )))) # (!\mux3|out[3]~4_combout  & (!\mux3|out[2]~7_combout  & ((\my_regfile|Mux56~15_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|Mux56~13_combout ),
	.datad(\my_regfile|Mux56~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux56~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux56~16 .lut_mask = 16'hB9A8;
defparam \my_regfile|Mux56~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N10
cycloneive_lcell_comb \my_regfile|Mux56~19 (
// Equation(s):
// \my_regfile|Mux56~19_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux56~16_combout  & ((\my_regfile|Mux56~18_combout ))) # (!\my_regfile|Mux56~16_combout  & (\my_regfile|Mux56~11_combout )))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux56~16_combout ))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|Mux56~11_combout ),
	.datac(\my_regfile|Mux56~18_combout ),
	.datad(\my_regfile|Mux56~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux56~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux56~19 .lut_mask = 16'hF588;
defparam \my_regfile|Mux56~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N0
cycloneive_lcell_comb \my_regfile|Mux56~20 (
// Equation(s):
// \my_regfile|Mux56~20_combout  = (\mux3|out[4]~15_combout  & (\my_regfile|Mux56~9_combout )) # (!\mux3|out[4]~15_combout  & ((\my_regfile|Mux56~19_combout )))

	.dataa(\mux3|out[4]~15_combout ),
	.datab(gnd),
	.datac(\my_regfile|Mux56~9_combout ),
	.datad(\my_regfile|Mux56~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux56~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux56~20 .lut_mask = 16'hF5A0;
defparam \my_regfile|Mux56~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N6
cycloneive_lcell_comb \my_processor|data_operandB[7]~24 (
// Equation(s):
// \my_processor|data_operandB[7]~24_combout  = (\my_processor|decoder|ALUinB~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [7])) # (!\my_processor|decoder|ALUinB~1_combout  & (((\my_regfile|Mux56~20_combout ) # 
// (!\my_regfile|data_readRegB~35_combout ))))

	.dataa(\my_processor|decoder|ALUinB~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegB~35_combout ),
	.datad(\my_regfile|Mux56~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[7]~24 .lut_mask = 16'hDD8D;
defparam \my_processor|data_operandB[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N10
cycloneive_lcell_comb \my_regfile|Mux24~12 (
// Equation(s):
// \my_regfile|Mux24~12_combout  = (\mux2|out[1]~3_combout  & (((\my_regfile|registers[10][7]~q ) # (\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[8][7]~q  & ((!\mux2|out[0]~2_combout ))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|registers[8][7]~q ),
	.datac(\my_regfile|registers[10][7]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~12 .lut_mask = 16'hAAE4;
defparam \my_regfile|Mux24~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N16
cycloneive_lcell_comb \my_regfile|Mux24~13 (
// Equation(s):
// \my_regfile|Mux24~13_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux24~12_combout  & (\my_regfile|registers[11][7]~q )) # (!\my_regfile|Mux24~12_combout  & ((\my_regfile|registers[9][7]~q ))))) # (!\mux2|out[0]~2_combout  & 
// (((\my_regfile|Mux24~12_combout ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|registers[11][7]~q ),
	.datac(\my_regfile|registers[9][7]~q ),
	.datad(\my_regfile|Mux24~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~13 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux24~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N18
cycloneive_lcell_comb \my_regfile|Mux24~14 (
// Equation(s):
// \my_regfile|Mux24~14_combout  = (\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[3][7]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[1][7]~q ))))

	.dataa(\my_regfile|registers[1][7]~q ),
	.datab(\my_regfile|registers[3][7]~q ),
	.datac(\mux2|out[1]~3_combout ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~14 .lut_mask = 16'hCA00;
defparam \my_regfile|Mux24~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N28
cycloneive_lcell_comb \my_regfile|Mux24~15 (
// Equation(s):
// \my_regfile|Mux24~15_combout  = (\my_regfile|Mux24~14_combout ) # ((!\mux2|out[0]~2_combout  & (\my_regfile|registers[2][7]~q  & \mux2|out[1]~3_combout )))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|registers[2][7]~q ),
	.datac(\mux2|out[1]~3_combout ),
	.datad(\my_regfile|Mux24~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~15 .lut_mask = 16'hFF40;
defparam \my_regfile|Mux24~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N22
cycloneive_lcell_comb \my_regfile|Mux24~16 (
// Equation(s):
// \my_regfile|Mux24~16_combout  = (\mux2|out[2]~1_combout  & (\mux2|out[3]~0_combout )) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & (\my_regfile|Mux24~13_combout )) # (!\mux2|out[3]~0_combout  & ((\my_regfile|Mux24~15_combout )))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|Mux24~13_combout ),
	.datad(\my_regfile|Mux24~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~16 .lut_mask = 16'hD9C8;
defparam \my_regfile|Mux24~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N0
cycloneive_lcell_comb \my_regfile|Mux24~10 (
// Equation(s):
// \my_regfile|Mux24~10_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|registers[5][7]~q ) # ((\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & (((\my_regfile|registers[4][7]~q  & !\mux2|out[1]~3_combout ))))

	.dataa(\my_regfile|registers[5][7]~q ),
	.datab(\my_regfile|registers[4][7]~q ),
	.datac(\mux2|out[0]~2_combout ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~10 .lut_mask = 16'hF0AC;
defparam \my_regfile|Mux24~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N26
cycloneive_lcell_comb \my_regfile|Mux24~11 (
// Equation(s):
// \my_regfile|Mux24~11_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux24~10_combout  & ((\my_regfile|registers[7][7]~q ))) # (!\my_regfile|Mux24~10_combout  & (\my_regfile|registers[6][7]~q )))) # (!\mux2|out[1]~3_combout  & 
// (((\my_regfile|Mux24~10_combout ))))

	.dataa(\my_regfile|registers[6][7]~q ),
	.datab(\my_regfile|registers[7][7]~q ),
	.datac(\mux2|out[1]~3_combout ),
	.datad(\my_regfile|Mux24~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~11 .lut_mask = 16'hCFA0;
defparam \my_regfile|Mux24~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N0
cycloneive_lcell_comb \my_regfile|Mux24~17 (
// Equation(s):
// \my_regfile|Mux24~17_combout  = (\mux2|out[1]~3_combout  & (((\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout  & (\my_regfile|registers[13][7]~q )) # (!\mux2|out[0]~2_combout  & ((\my_regfile|registers[12][7]~q )))))

	.dataa(\my_regfile|registers[13][7]~q ),
	.datab(\my_regfile|registers[12][7]~q ),
	.datac(\mux2|out[1]~3_combout ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~17 .lut_mask = 16'hFA0C;
defparam \my_regfile|Mux24~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N14
cycloneive_lcell_comb \my_regfile|Mux24~18 (
// Equation(s):
// \my_regfile|Mux24~18_combout  = (\my_regfile|Mux24~17_combout  & (((\my_regfile|registers[15][7]~q ) # (!\mux2|out[1]~3_combout )))) # (!\my_regfile|Mux24~17_combout  & (\my_regfile|registers[14][7]~q  & ((\mux2|out[1]~3_combout ))))

	.dataa(\my_regfile|registers[14][7]~q ),
	.datab(\my_regfile|registers[15][7]~q ),
	.datac(\my_regfile|Mux24~17_combout ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~18 .lut_mask = 16'hCAF0;
defparam \my_regfile|Mux24~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N8
cycloneive_lcell_comb \my_regfile|Mux24~19 (
// Equation(s):
// \my_regfile|Mux24~19_combout  = (\my_regfile|Mux24~16_combout  & (((\my_regfile|Mux24~18_combout )) # (!\mux2|out[2]~1_combout ))) # (!\my_regfile|Mux24~16_combout  & (\mux2|out[2]~1_combout  & (\my_regfile|Mux24~11_combout )))

	.dataa(\my_regfile|Mux24~16_combout ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|Mux24~11_combout ),
	.datad(\my_regfile|Mux24~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~19 .lut_mask = 16'hEA62;
defparam \my_regfile|Mux24~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N22
cycloneive_lcell_comb \my_regfile|Mux24~2 (
// Equation(s):
// \my_regfile|Mux24~2_combout  = (\mux2|out[3]~0_combout  & (((\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & ((\mux2|out[2]~1_combout  & ((\my_regfile|registers[22][7]~q ))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[18][7]~q ))))

	.dataa(\my_regfile|registers[18][7]~q ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|registers[22][7]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~2 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N20
cycloneive_lcell_comb \my_regfile|Mux24~3 (
// Equation(s):
// \my_regfile|Mux24~3_combout  = (\my_regfile|Mux24~2_combout  & ((\my_regfile|registers[30][7]~q ) # ((!\mux2|out[3]~0_combout )))) # (!\my_regfile|Mux24~2_combout  & (((\my_regfile|registers[26][7]~q  & \mux2|out[3]~0_combout ))))

	.dataa(\my_regfile|Mux24~2_combout ),
	.datab(\my_regfile|registers[30][7]~q ),
	.datac(\my_regfile|registers[26][7]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~3 .lut_mask = 16'hD8AA;
defparam \my_regfile|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N6
cycloneive_lcell_comb \my_regfile|Mux24~4 (
// Equation(s):
// \my_regfile|Mux24~4_combout  = (\mux2|out[3]~0_combout  & (((\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & ((\mux2|out[2]~1_combout  & ((\my_regfile|registers[20][7]~q ))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[16][7]~q ))))

	.dataa(\my_regfile|registers[16][7]~q ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|registers[20][7]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~4 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N16
cycloneive_lcell_comb \my_regfile|Mux24~5 (
// Equation(s):
// \my_regfile|Mux24~5_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux24~4_combout  & (\my_regfile|registers[28][7]~q )) # (!\my_regfile|Mux24~4_combout  & ((\my_regfile|registers[24][7]~q ))))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux24~4_combout ))))

	.dataa(\my_regfile|registers[28][7]~q ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|registers[24][7]~q ),
	.datad(\my_regfile|Mux24~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~5 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N20
cycloneive_lcell_comb \my_regfile|Mux24~6 (
// Equation(s):
// \my_regfile|Mux24~6_combout  = (\mux2|out[0]~2_combout  & (((\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & (\my_regfile|Mux24~3_combout )) # (!\mux2|out[1]~3_combout  & ((\my_regfile|Mux24~5_combout )))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|Mux24~3_combout ),
	.datac(\mux2|out[1]~3_combout ),
	.datad(\my_regfile|Mux24~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N8
cycloneive_lcell_comb \my_regfile|Mux24~0 (
// Equation(s):
// \my_regfile|Mux24~0_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & (\my_regfile|registers[25][7]~q )) # (!\mux2|out[3]~0_combout  & ((\my_regfile|registers[17][7]~q )))))

	.dataa(\my_regfile|registers[25][7]~q ),
	.datab(\my_regfile|registers[17][7]~q ),
	.datac(\mux2|out[2]~1_combout ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~0 .lut_mask = 16'hFA0C;
defparam \my_regfile|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N18
cycloneive_lcell_comb \my_regfile|Mux24~1 (
// Equation(s):
// \my_regfile|Mux24~1_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux24~0_combout  & ((\my_regfile|registers[29][7]~q ))) # (!\my_regfile|Mux24~0_combout  & (\my_regfile|registers[21][7]~q )))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux24~0_combout ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[21][7]~q ),
	.datac(\my_regfile|registers[29][7]~q ),
	.datad(\my_regfile|Mux24~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~1 .lut_mask = 16'hF588;
defparam \my_regfile|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N16
cycloneive_lcell_comb \my_regfile|Mux24~7 (
// Equation(s):
// \my_regfile|Mux24~7_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & ((\my_regfile|registers[27][7]~q ))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[19][7]~q ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[19][7]~q ),
	.datac(\my_regfile|registers[27][7]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~7 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N8
cycloneive_lcell_comb \my_regfile|Mux24~8 (
// Equation(s):
// \my_regfile|Mux24~8_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux24~7_combout  & (\my_regfile|registers[31][7]~q )) # (!\my_regfile|Mux24~7_combout  & ((\my_regfile|registers[23][7]~q ))))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux24~7_combout ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[31][7]~q ),
	.datac(\my_regfile|registers[23][7]~q ),
	.datad(\my_regfile|Mux24~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~8 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux24~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N10
cycloneive_lcell_comb \my_regfile|Mux24~9 (
// Equation(s):
// \my_regfile|Mux24~9_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux24~6_combout  & ((\my_regfile|Mux24~8_combout ))) # (!\my_regfile|Mux24~6_combout  & (\my_regfile|Mux24~1_combout )))) # (!\mux2|out[0]~2_combout  & (\my_regfile|Mux24~6_combout ))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|Mux24~6_combout ),
	.datac(\my_regfile|Mux24~1_combout ),
	.datad(\my_regfile|Mux24~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~9 .lut_mask = 16'hEC64;
defparam \my_regfile|Mux24~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~60 (
// Equation(s):
// \my_regfile|data_readRegA[7]~60_combout  = ((\mux2|out[4]~4_combout  & ((\my_regfile|Mux24~9_combout ))) # (!\mux2|out[4]~4_combout  & (\my_regfile|Mux24~19_combout ))) # (!\my_regfile|data_readRegA~35_combout )

	.dataa(\mux2|out[4]~4_combout ),
	.datab(\my_regfile|data_readRegA~35_combout ),
	.datac(\my_regfile|Mux24~19_combout ),
	.datad(\my_regfile|Mux24~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~60 .lut_mask = 16'hFB73;
defparam \my_regfile|data_readRegA[7]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N8
cycloneive_io_ibuf \t_data_writeReg[6]~input (
	.i(t_data_writeReg[6]),
	.ibar(gnd),
	.o(\t_data_writeReg[6]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[6]~input .bus_hold = "false";
defparam \t_data_writeReg[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N10
cycloneive_lcell_comb \mux4|out[6]~6 (
// Equation(s):
// \mux4|out[6]~6_combout  = (\test~input_o  & \t_data_writeReg[6]~input_o )

	.dataa(\test~input_o ),
	.datab(gnd),
	.datac(\t_data_writeReg[6]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mux4|out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mux4|out[6]~6 .lut_mask = 16'hA0A0;
defparam \mux4|out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N11
dffeas \my_regfile|registers[15][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux4|out[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N9
dffeas \my_regfile|registers[14][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N19
dffeas \my_regfile|registers[12][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N1
dffeas \my_regfile|registers[13][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N20
cycloneive_lcell_comb \my_regfile|Mux57~17 (
// Equation(s):
// \my_regfile|Mux57~17_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & ((\my_regfile|registers[13][6]~q ))) # (!\mux3|out[0]~10_combout  & (\my_regfile|registers[12][6]~q 
// ))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[12][6]~q ),
	.datac(\my_regfile|registers[13][6]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux57~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux57~17 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux57~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N8
cycloneive_lcell_comb \my_regfile|Mux57~18 (
// Equation(s):
// \my_regfile|Mux57~18_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux57~17_combout  & (\my_regfile|registers[15][6]~q )) # (!\my_regfile|Mux57~17_combout  & ((\my_regfile|registers[14][6]~q ))))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux57~17_combout ))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[15][6]~q ),
	.datac(\my_regfile|registers[14][6]~q ),
	.datad(\my_regfile|Mux57~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux57~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux57~18 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux57~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N19
dffeas \my_regfile|registers[11][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N25
dffeas \my_regfile|registers[9][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N17
dffeas \my_regfile|registers[10][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N14
cycloneive_lcell_comb \my_regfile|registers[8][6]~feeder (
// Equation(s):
// \my_regfile|registers[8][6]~feeder_combout  = \mux4|out[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[6]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[8][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[8][6]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[8][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N15
dffeas \my_regfile|registers[8][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[8][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N10
cycloneive_lcell_comb \my_regfile|Mux57~10 (
// Equation(s):
// \my_regfile|Mux57~10_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|registers[10][6]~q ) # ((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & (((\my_regfile|registers[8][6]~q  & !\mux3|out[0]~10_combout ))))

	.dataa(\my_regfile|registers[10][6]~q ),
	.datab(\my_regfile|registers[8][6]~q ),
	.datac(\mux3|out[1]~13_combout ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux57~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux57~10 .lut_mask = 16'hF0AC;
defparam \my_regfile|Mux57~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N24
cycloneive_lcell_comb \my_regfile|Mux57~11 (
// Equation(s):
// \my_regfile|Mux57~11_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux57~10_combout  & (\my_regfile|registers[11][6]~q )) # (!\my_regfile|Mux57~10_combout  & ((\my_regfile|registers[9][6]~q ))))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux57~10_combout ))))

	.dataa(\my_regfile|registers[11][6]~q ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|registers[9][6]~q ),
	.datad(\my_regfile|Mux57~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux57~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux57~11 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux57~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N30
cycloneive_lcell_comb \my_regfile|registers[2][6]~feeder (
// Equation(s):
// \my_regfile|registers[2][6]~feeder_combout  = \mux4|out[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[6]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[2][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[2][6]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[2][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N31
dffeas \my_regfile|registers[2][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N31
dffeas \my_regfile|registers[3][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N5
dffeas \my_regfile|registers[1][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N4
cycloneive_lcell_comb \my_regfile|Mux57~14 (
// Equation(s):
// \my_regfile|Mux57~14_combout  = (\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & (\my_regfile|registers[3][6]~q )) # (!\mux3|out[1]~13_combout  & ((\my_regfile|registers[1][6]~q )))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|registers[3][6]~q ),
	.datac(\my_regfile|registers[1][6]~q ),
	.datad(\mux3|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux57~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux57~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux57~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N22
cycloneive_lcell_comb \my_regfile|Mux57~15 (
// Equation(s):
// \my_regfile|Mux57~15_combout  = (\my_regfile|Mux57~14_combout ) # ((!\mux3|out[0]~10_combout  & (\my_regfile|registers[2][6]~q  & \mux3|out[1]~13_combout )))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|registers[2][6]~q ),
	.datac(\mux3|out[1]~13_combout ),
	.datad(\my_regfile|Mux57~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux57~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux57~15 .lut_mask = 16'hFF40;
defparam \my_regfile|Mux57~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N17
dffeas \my_regfile|registers[6][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y35_N9
dffeas \my_regfile|registers[7][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N23
dffeas \my_regfile|registers[5][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N1
dffeas \my_regfile|registers[4][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N0
cycloneive_lcell_comb \my_regfile|Mux57~12 (
// Equation(s):
// \my_regfile|Mux57~12_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|registers[5][6]~q ) # ((\mux3|out[1]~13_combout )))) # (!\mux3|out[0]~10_combout  & (((\my_regfile|registers[4][6]~q  & !\mux3|out[1]~13_combout ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|registers[5][6]~q ),
	.datac(\my_regfile|registers[4][6]~q ),
	.datad(\mux3|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux57~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux57~12 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux57~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N28
cycloneive_lcell_comb \my_regfile|Mux57~13 (
// Equation(s):
// \my_regfile|Mux57~13_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux57~12_combout  & ((\my_regfile|registers[7][6]~q ))) # (!\my_regfile|Mux57~12_combout  & (\my_regfile|registers[6][6]~q )))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux57~12_combout ))))

	.dataa(\my_regfile|registers[6][6]~q ),
	.datab(\my_regfile|registers[7][6]~q ),
	.datac(\mux3|out[1]~13_combout ),
	.datad(\my_regfile|Mux57~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux57~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux57~13 .lut_mask = 16'hCFA0;
defparam \my_regfile|Mux57~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N16
cycloneive_lcell_comb \my_regfile|Mux57~16 (
// Equation(s):
// \my_regfile|Mux57~16_combout  = (\mux3|out[2]~7_combout  & ((\mux3|out[3]~4_combout ) # ((\my_regfile|Mux57~13_combout )))) # (!\mux3|out[2]~7_combout  & (!\mux3|out[3]~4_combout  & (\my_regfile|Mux57~15_combout )))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|Mux57~15_combout ),
	.datad(\my_regfile|Mux57~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux57~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux57~16 .lut_mask = 16'hBA98;
defparam \my_regfile|Mux57~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N26
cycloneive_lcell_comb \my_regfile|Mux57~19 (
// Equation(s):
// \my_regfile|Mux57~19_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux57~16_combout  & (\my_regfile|Mux57~18_combout )) # (!\my_regfile|Mux57~16_combout  & ((\my_regfile|Mux57~11_combout ))))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux57~16_combout ))))

	.dataa(\my_regfile|Mux57~18_combout ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|Mux57~11_combout ),
	.datad(\my_regfile|Mux57~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux57~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux57~19 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux57~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N5
dffeas \my_regfile|registers[29][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N27
dffeas \my_regfile|registers[25][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y38_N1
dffeas \my_regfile|registers[21][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N27
dffeas \my_regfile|registers[17][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N26
cycloneive_lcell_comb \my_regfile|Mux57~0 (
// Equation(s):
// \my_regfile|Mux57~0_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|registers[21][6]~q ) # ((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & (((\my_regfile|registers[17][6]~q  & !\mux3|out[3]~4_combout ))))

	.dataa(\my_regfile|registers[21][6]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[17][6]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux57~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux57~0 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N26
cycloneive_lcell_comb \my_regfile|Mux57~1 (
// Equation(s):
// \my_regfile|Mux57~1_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux57~0_combout  & (\my_regfile|registers[29][6]~q )) # (!\my_regfile|Mux57~0_combout  & ((\my_regfile|registers[25][6]~q ))))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux57~0_combout ))))

	.dataa(\my_regfile|registers[29][6]~q ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|registers[25][6]~q ),
	.datad(\my_regfile|Mux57~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux57~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux57~1 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux57~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N19
dffeas \my_regfile|registers[27][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N15
dffeas \my_regfile|registers[31][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y39_N17
dffeas \my_regfile|registers[23][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N21
dffeas \my_regfile|registers[19][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N20
cycloneive_lcell_comb \my_regfile|Mux57~7 (
// Equation(s):
// \my_regfile|Mux57~7_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|registers[23][6]~q ) # ((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & (((\my_regfile|registers[19][6]~q  & !\mux3|out[3]~4_combout ))))

	.dataa(\my_regfile|registers[23][6]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[19][6]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux57~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux57~7 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux57~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N14
cycloneive_lcell_comb \my_regfile|Mux57~8 (
// Equation(s):
// \my_regfile|Mux57~8_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux57~7_combout  & ((\my_regfile|registers[31][6]~q ))) # (!\my_regfile|Mux57~7_combout  & (\my_regfile|registers[27][6]~q )))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux57~7_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[27][6]~q ),
	.datac(\my_regfile|registers[31][6]~q ),
	.datad(\my_regfile|Mux57~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux57~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux57~8 .lut_mask = 16'hF588;
defparam \my_regfile|Mux57~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N17
dffeas \my_regfile|registers[20][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y41_N15
dffeas \my_regfile|registers[16][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y41_N21
dffeas \my_regfile|registers[24][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N9
dffeas \my_regfile|registers[28][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N28
cycloneive_lcell_comb \my_regfile|Mux57~4 (
// Equation(s):
// \my_regfile|Mux57~4_combout  = (\mux3|out[2]~7_combout  & (((\my_regfile|registers[28][6]~q ) # (!\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & (\my_regfile|registers[24][6]~q  & ((\mux3|out[3]~4_combout ))))

	.dataa(\my_regfile|registers[24][6]~q ),
	.datab(\my_regfile|registers[28][6]~q ),
	.datac(\mux3|out[2]~7_combout ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux57~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux57~4 .lut_mask = 16'hCAF0;
defparam \my_regfile|Mux57~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N30
cycloneive_lcell_comb \my_regfile|Mux57~5 (
// Equation(s):
// \my_regfile|Mux57~5_combout  = (\mux3|out[3]~4_combout  & (((\my_regfile|Mux57~4_combout )))) # (!\mux3|out[3]~4_combout  & ((\my_regfile|Mux57~4_combout  & (\my_regfile|registers[20][6]~q )) # (!\my_regfile|Mux57~4_combout  & 
// ((\my_regfile|registers[16][6]~q )))))

	.dataa(\my_regfile|registers[20][6]~q ),
	.datab(\my_regfile|registers[16][6]~q ),
	.datac(\mux3|out[3]~4_combout ),
	.datad(\my_regfile|Mux57~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux57~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux57~5 .lut_mask = 16'hFA0C;
defparam \my_regfile|Mux57~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N29
dffeas \my_regfile|registers[22][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N11
dffeas \my_regfile|registers[30][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N31
dffeas \my_regfile|registers[26][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N17
dffeas \my_regfile|registers[18][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N16
cycloneive_lcell_comb \my_regfile|Mux57~2 (
// Equation(s):
// \my_regfile|Mux57~2_combout  = (\mux3|out[2]~7_combout  & (((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & ((\mux3|out[3]~4_combout  & (\my_regfile|registers[26][6]~q )) # (!\mux3|out[3]~4_combout  & ((\my_regfile|registers[18][6]~q )))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|registers[26][6]~q ),
	.datac(\my_regfile|registers[18][6]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux57~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux57~2 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux57~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N10
cycloneive_lcell_comb \my_regfile|Mux57~3 (
// Equation(s):
// \my_regfile|Mux57~3_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux57~2_combout  & ((\my_regfile|registers[30][6]~q ))) # (!\my_regfile|Mux57~2_combout  & (\my_regfile|registers[22][6]~q )))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux57~2_combout ))))

	.dataa(\my_regfile|registers[22][6]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[30][6]~q ),
	.datad(\my_regfile|Mux57~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux57~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux57~3 .lut_mask = 16'hF388;
defparam \my_regfile|Mux57~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N12
cycloneive_lcell_comb \my_regfile|Mux57~6 (
// Equation(s):
// \my_regfile|Mux57~6_combout  = (\mux3|out[0]~10_combout  & (\mux3|out[1]~13_combout )) # (!\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & ((\my_regfile|Mux57~3_combout ))) # (!\mux3|out[1]~13_combout  & (\my_regfile|Mux57~5_combout ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|Mux57~5_combout ),
	.datad(\my_regfile|Mux57~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux57~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux57~6 .lut_mask = 16'hDC98;
defparam \my_regfile|Mux57~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N10
cycloneive_lcell_comb \my_regfile|Mux57~9 (
// Equation(s):
// \my_regfile|Mux57~9_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux57~6_combout  & ((\my_regfile|Mux57~8_combout ))) # (!\my_regfile|Mux57~6_combout  & (\my_regfile|Mux57~1_combout )))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux57~6_combout ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|Mux57~1_combout ),
	.datac(\my_regfile|Mux57~8_combout ),
	.datad(\my_regfile|Mux57~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux57~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux57~9 .lut_mask = 16'hF588;
defparam \my_regfile|Mux57~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N24
cycloneive_lcell_comb \my_regfile|Mux57~20 (
// Equation(s):
// \my_regfile|Mux57~20_combout  = (\mux3|out[4]~15_combout  & ((\my_regfile|Mux57~9_combout ))) # (!\mux3|out[4]~15_combout  & (\my_regfile|Mux57~19_combout ))

	.dataa(\mux3|out[4]~15_combout ),
	.datab(gnd),
	.datac(\my_regfile|Mux57~19_combout ),
	.datad(\my_regfile|Mux57~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux57~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux57~20 .lut_mask = 16'hFA50;
defparam \my_regfile|Mux57~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N14
cycloneive_lcell_comb \my_processor|data_operandB[6]~25 (
// Equation(s):
// \my_processor|data_operandB[6]~25_combout  = (\my_processor|decoder|ALUinB~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [6])) # (!\my_processor|decoder|ALUinB~1_combout  & (((\my_regfile|Mux57~20_combout ) # 
// (!\my_regfile|data_readRegB~35_combout ))))

	.dataa(\my_processor|decoder|ALUinB~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datac(\my_regfile|data_readRegB~35_combout ),
	.datad(\my_regfile|Mux57~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[6]~25 .lut_mask = 16'hDD8D;
defparam \my_processor|data_operandB[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N26
cycloneive_lcell_comb \my_regfile|Mux25~0 (
// Equation(s):
// \my_regfile|Mux25~0_combout  = (\mux2|out[2]~1_combout  & (((\my_regfile|registers[21][6]~q ) # (\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[17][6]~q  & ((!\mux2|out[3]~0_combout ))))

	.dataa(\my_regfile|registers[17][6]~q ),
	.datab(\my_regfile|registers[21][6]~q ),
	.datac(\mux2|out[2]~1_combout ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~0 .lut_mask = 16'hF0CA;
defparam \my_regfile|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N14
cycloneive_lcell_comb \my_regfile|Mux25~1 (
// Equation(s):
// \my_regfile|Mux25~1_combout  = (\my_regfile|Mux25~0_combout  & ((\my_regfile|registers[29][6]~q ) # ((!\mux2|out[3]~0_combout )))) # (!\my_regfile|Mux25~0_combout  & (((\my_regfile|registers[25][6]~q  & \mux2|out[3]~0_combout ))))

	.dataa(\my_regfile|Mux25~0_combout ),
	.datab(\my_regfile|registers[29][6]~q ),
	.datac(\my_regfile|registers[25][6]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~1 .lut_mask = 16'hD8AA;
defparam \my_regfile|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N16
cycloneive_lcell_comb \my_regfile|Mux25~7 (
// Equation(s):
// \my_regfile|Mux25~7_combout  = (\mux2|out[2]~1_combout  & (((\my_regfile|registers[23][6]~q ) # (\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[19][6]~q  & ((!\mux2|out[3]~0_combout ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[19][6]~q ),
	.datac(\my_regfile|registers[23][6]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~7 .lut_mask = 16'hAAE4;
defparam \my_regfile|Mux25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N18
cycloneive_lcell_comb \my_regfile|Mux25~8 (
// Equation(s):
// \my_regfile|Mux25~8_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux25~7_combout  & (\my_regfile|registers[31][6]~q )) # (!\my_regfile|Mux25~7_combout  & ((\my_regfile|registers[27][6]~q ))))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux25~7_combout ))))

	.dataa(\my_regfile|registers[31][6]~q ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|registers[27][6]~q ),
	.datad(\my_regfile|Mux25~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~8 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux25~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N30
cycloneive_lcell_comb \my_regfile|Mux25~2 (
// Equation(s):
// \my_regfile|Mux25~2_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & ((\my_regfile|registers[26][6]~q ))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[18][6]~q ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[18][6]~q ),
	.datac(\my_regfile|registers[26][6]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~2 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N6
cycloneive_lcell_comb \my_regfile|Mux25~3 (
// Equation(s):
// \my_regfile|Mux25~3_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux25~2_combout  & (\my_regfile|registers[30][6]~q )) # (!\my_regfile|Mux25~2_combout  & ((\my_regfile|registers[22][6]~q ))))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux25~2_combout ))))

	.dataa(\my_regfile|registers[30][6]~q ),
	.datab(\my_regfile|registers[22][6]~q ),
	.datac(\mux2|out[2]~1_combout ),
	.datad(\my_regfile|Mux25~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~3 .lut_mask = 16'hAFC0;
defparam \my_regfile|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N10
cycloneive_lcell_comb \my_regfile|Mux25~4 (
// Equation(s):
// \my_regfile|Mux25~4_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & (\my_regfile|registers[24][6]~q )) # (!\mux2|out[3]~0_combout  & ((\my_regfile|registers[16][6]~q )))))

	.dataa(\my_regfile|registers[24][6]~q ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|registers[16][6]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~4 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N16
cycloneive_lcell_comb \my_regfile|Mux25~5 (
// Equation(s):
// \my_regfile|Mux25~5_combout  = (\my_regfile|Mux25~4_combout  & ((\my_regfile|registers[28][6]~q ) # ((!\mux2|out[2]~1_combout )))) # (!\my_regfile|Mux25~4_combout  & (((\my_regfile|registers[20][6]~q  & \mux2|out[2]~1_combout ))))

	.dataa(\my_regfile|Mux25~4_combout ),
	.datab(\my_regfile|registers[28][6]~q ),
	.datac(\my_regfile|registers[20][6]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~5 .lut_mask = 16'hD8AA;
defparam \my_regfile|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N0
cycloneive_lcell_comb \my_regfile|Mux25~6 (
// Equation(s):
// \my_regfile|Mux25~6_combout  = (\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout ) # ((\my_regfile|Mux25~3_combout )))) # (!\mux2|out[1]~3_combout  & (!\mux2|out[0]~2_combout  & ((\my_regfile|Mux25~5_combout ))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|Mux25~3_combout ),
	.datad(\my_regfile|Mux25~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~6 .lut_mask = 16'hB9A8;
defparam \my_regfile|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N18
cycloneive_lcell_comb \my_regfile|Mux25~9 (
// Equation(s):
// \my_regfile|Mux25~9_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux25~6_combout  & ((\my_regfile|Mux25~8_combout ))) # (!\my_regfile|Mux25~6_combout  & (\my_regfile|Mux25~1_combout )))) # (!\mux2|out[0]~2_combout  & (((\my_regfile|Mux25~6_combout 
// ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|Mux25~1_combout ),
	.datac(\my_regfile|Mux25~8_combout ),
	.datad(\my_regfile|Mux25~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~9 .lut_mask = 16'hF588;
defparam \my_regfile|Mux25~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N16
cycloneive_lcell_comb \my_regfile|Mux25~10 (
// Equation(s):
// \my_regfile|Mux25~10_combout  = (\mux2|out[0]~2_combout  & (((\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[10][6]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[8][6]~q ))))

	.dataa(\my_regfile|registers[8][6]~q ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|registers[10][6]~q ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~10 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux25~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N18
cycloneive_lcell_comb \my_regfile|Mux25~11 (
// Equation(s):
// \my_regfile|Mux25~11_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux25~10_combout  & ((\my_regfile|registers[11][6]~q ))) # (!\my_regfile|Mux25~10_combout  & (\my_regfile|registers[9][6]~q )))) # (!\mux2|out[0]~2_combout  & 
// (((\my_regfile|Mux25~10_combout ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|registers[9][6]~q ),
	.datac(\my_regfile|registers[11][6]~q ),
	.datad(\my_regfile|Mux25~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~11 .lut_mask = 16'hF588;
defparam \my_regfile|Mux25~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N22
cycloneive_lcell_comb \my_regfile|Mux25~12 (
// Equation(s):
// \my_regfile|Mux25~12_combout  = (\mux2|out[1]~3_combout  & (((\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout  & ((\my_regfile|registers[5][6]~q ))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[4][6]~q ))))

	.dataa(\my_regfile|registers[4][6]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[5][6]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~12 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux25~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N14
cycloneive_lcell_comb \my_regfile|Mux25~13 (
// Equation(s):
// \my_regfile|Mux25~13_combout  = (\my_regfile|Mux25~12_combout  & ((\my_regfile|registers[7][6]~q ) # ((!\mux2|out[1]~3_combout )))) # (!\my_regfile|Mux25~12_combout  & (((\my_regfile|registers[6][6]~q  & \mux2|out[1]~3_combout ))))

	.dataa(\my_regfile|registers[7][6]~q ),
	.datab(\my_regfile|registers[6][6]~q ),
	.datac(\my_regfile|Mux25~12_combout ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~13 .lut_mask = 16'hACF0;
defparam \my_regfile|Mux25~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N30
cycloneive_lcell_comb \my_regfile|Mux25~14 (
// Equation(s):
// \my_regfile|Mux25~14_combout  = (\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[3][6]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[1][6]~q ))))

	.dataa(\my_regfile|registers[1][6]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[3][6]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~14 .lut_mask = 16'hE200;
defparam \my_regfile|Mux25~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N16
cycloneive_lcell_comb \my_regfile|Mux25~15 (
// Equation(s):
// \my_regfile|Mux25~15_combout  = (\my_regfile|Mux25~14_combout ) # ((\mux2|out[1]~3_combout  & (\my_regfile|registers[2][6]~q  & !\mux2|out[0]~2_combout )))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|registers[2][6]~q ),
	.datac(\mux2|out[0]~2_combout ),
	.datad(\my_regfile|Mux25~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~15 .lut_mask = 16'hFF08;
defparam \my_regfile|Mux25~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N30
cycloneive_lcell_comb \my_regfile|Mux25~16 (
// Equation(s):
// \my_regfile|Mux25~16_combout  = (\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout ) # ((\my_regfile|Mux25~13_combout )))) # (!\mux2|out[2]~1_combout  & (!\mux2|out[3]~0_combout  & ((\my_regfile|Mux25~15_combout ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|Mux25~13_combout ),
	.datad(\my_regfile|Mux25~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~16 .lut_mask = 16'hB9A8;
defparam \my_regfile|Mux25~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N0
cycloneive_lcell_comb \my_regfile|Mux25~17 (
// Equation(s):
// \my_regfile|Mux25~17_combout  = (\mux2|out[1]~3_combout  & (((\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout  & ((\my_regfile|registers[13][6]~q ))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[12][6]~q ))))

	.dataa(\my_regfile|registers[12][6]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[13][6]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~17 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux25~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N26
cycloneive_lcell_comb \my_regfile|Mux25~18 (
// Equation(s):
// \my_regfile|Mux25~18_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux25~17_combout  & (\my_regfile|registers[15][6]~q )) # (!\my_regfile|Mux25~17_combout  & ((\my_regfile|registers[14][6]~q ))))) # (!\mux2|out[1]~3_combout  & 
// (((\my_regfile|Mux25~17_combout ))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|registers[15][6]~q ),
	.datac(\my_regfile|registers[14][6]~q ),
	.datad(\my_regfile|Mux25~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~18 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux25~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N28
cycloneive_lcell_comb \my_regfile|Mux25~19 (
// Equation(s):
// \my_regfile|Mux25~19_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux25~16_combout  & ((\my_regfile|Mux25~18_combout ))) # (!\my_regfile|Mux25~16_combout  & (\my_regfile|Mux25~11_combout )))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux25~16_combout ))))

	.dataa(\my_regfile|Mux25~11_combout ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|Mux25~16_combout ),
	.datad(\my_regfile|Mux25~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux25~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~61 (
// Equation(s):
// \my_regfile|data_readRegA[6]~61_combout  = ((\mux2|out[4]~4_combout  & (\my_regfile|Mux25~9_combout )) # (!\mux2|out[4]~4_combout  & ((\my_regfile|Mux25~19_combout )))) # (!\my_regfile|data_readRegA~35_combout )

	.dataa(\mux2|out[4]~4_combout ),
	.datab(\my_regfile|Mux25~9_combout ),
	.datac(\my_regfile|data_readRegA~35_combout ),
	.datad(\my_regfile|Mux25~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~61 .lut_mask = 16'hDF8F;
defparam \my_regfile|data_readRegA[6]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y34_N15
cycloneive_io_ibuf \t_data_writeReg[5]~input (
	.i(t_data_writeReg[5]),
	.ibar(gnd),
	.o(\t_data_writeReg[5]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[5]~input .bus_hold = "false";
defparam \t_data_writeReg[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N2
cycloneive_lcell_comb \mux4|out[5]~5 (
// Equation(s):
// \mux4|out[5]~5_combout  = (\test~input_o  & \t_data_writeReg[5]~input_o )

	.dataa(\test~input_o ),
	.datab(\t_data_writeReg[5]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mux4|out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux4|out[5]~5 .lut_mask = 16'h8888;
defparam \mux4|out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N23
dffeas \my_regfile|registers[29][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y39_N29
dffeas \my_regfile|registers[21][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y39_N17
dffeas \my_regfile|registers[25][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N13
dffeas \my_regfile|registers[17][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N12
cycloneive_lcell_comb \my_regfile|Mux58~0 (
// Equation(s):
// \my_regfile|Mux58~0_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|registers[25][5]~q ) # ((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & (((\my_regfile|registers[17][5]~q  & !\mux3|out[2]~7_combout ))))

	.dataa(\my_regfile|registers[25][5]~q ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|registers[17][5]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux58~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux58~0 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N28
cycloneive_lcell_comb \my_regfile|Mux58~1 (
// Equation(s):
// \my_regfile|Mux58~1_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux58~0_combout  & (\my_regfile|registers[29][5]~q )) # (!\my_regfile|Mux58~0_combout  & ((\my_regfile|registers[21][5]~q ))))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux58~0_combout ))))

	.dataa(\my_regfile|registers[29][5]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[21][5]~q ),
	.datad(\my_regfile|Mux58~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux58~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux58~1 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux58~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N23
dffeas \my_regfile|registers[24][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N11
dffeas \my_regfile|registers[28][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N1
dffeas \my_regfile|registers[20][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N25
dffeas \my_regfile|registers[16][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N24
cycloneive_lcell_comb \my_regfile|Mux58~4 (
// Equation(s):
// \my_regfile|Mux58~4_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|registers[20][5]~q ) # ((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & (((\my_regfile|registers[16][5]~q  & !\mux3|out[3]~4_combout ))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|registers[20][5]~q ),
	.datac(\my_regfile|registers[16][5]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux58~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux58~4 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux58~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N10
cycloneive_lcell_comb \my_regfile|Mux58~5 (
// Equation(s):
// \my_regfile|Mux58~5_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux58~4_combout  & ((\my_regfile|registers[28][5]~q ))) # (!\my_regfile|Mux58~4_combout  & (\my_regfile|registers[24][5]~q )))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux58~4_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[24][5]~q ),
	.datac(\my_regfile|registers[28][5]~q ),
	.datad(\my_regfile|Mux58~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux58~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux58~5 .lut_mask = 16'hF588;
defparam \my_regfile|Mux58~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N7
dffeas \my_regfile|registers[26][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N19
dffeas \my_regfile|registers[30][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N9
dffeas \my_regfile|registers[22][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N1
dffeas \my_regfile|registers[18][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N0
cycloneive_lcell_comb \my_regfile|Mux58~2 (
// Equation(s):
// \my_regfile|Mux58~2_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|registers[22][5]~q ) # ((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & (((\my_regfile|registers[18][5]~q  & !\mux3|out[3]~4_combout ))))

	.dataa(\my_regfile|registers[22][5]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[18][5]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux58~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux58~2 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux58~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N18
cycloneive_lcell_comb \my_regfile|Mux58~3 (
// Equation(s):
// \my_regfile|Mux58~3_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux58~2_combout  & ((\my_regfile|registers[30][5]~q ))) # (!\my_regfile|Mux58~2_combout  & (\my_regfile|registers[26][5]~q )))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux58~2_combout ))))

	.dataa(\my_regfile|registers[26][5]~q ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|registers[30][5]~q ),
	.datad(\my_regfile|Mux58~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux58~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux58~3 .lut_mask = 16'hF388;
defparam \my_regfile|Mux58~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N8
cycloneive_lcell_comb \my_regfile|Mux58~6 (
// Equation(s):
// \my_regfile|Mux58~6_combout  = (\mux3|out[0]~10_combout  & (((\mux3|out[1]~13_combout )))) # (!\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & ((\my_regfile|Mux58~3_combout ))) # (!\mux3|out[1]~13_combout  & (\my_regfile|Mux58~5_combout ))))

	.dataa(\my_regfile|Mux58~5_combout ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|Mux58~3_combout ),
	.datad(\mux3|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux58~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux58~6 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux58~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N11
dffeas \my_regfile|registers[23][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N19
dffeas \my_regfile|registers[31][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N13
dffeas \my_regfile|registers[27][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N5
dffeas \my_regfile|registers[19][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N4
cycloneive_lcell_comb \my_regfile|Mux58~7 (
// Equation(s):
// \my_regfile|Mux58~7_combout  = (\mux3|out[2]~7_combout  & (((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & ((\mux3|out[3]~4_combout  & (\my_regfile|registers[27][5]~q )) # (!\mux3|out[3]~4_combout  & ((\my_regfile|registers[19][5]~q )))))

	.dataa(\my_regfile|registers[27][5]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[19][5]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux58~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux58~7 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux58~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N18
cycloneive_lcell_comb \my_regfile|Mux58~8 (
// Equation(s):
// \my_regfile|Mux58~8_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux58~7_combout  & ((\my_regfile|registers[31][5]~q ))) # (!\my_regfile|Mux58~7_combout  & (\my_regfile|registers[23][5]~q )))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux58~7_combout ))))

	.dataa(\my_regfile|registers[23][5]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[31][5]~q ),
	.datad(\my_regfile|Mux58~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux58~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux58~8 .lut_mask = 16'hF388;
defparam \my_regfile|Mux58~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N26
cycloneive_lcell_comb \my_regfile|Mux58~9 (
// Equation(s):
// \my_regfile|Mux58~9_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux58~6_combout  & ((\my_regfile|Mux58~8_combout ))) # (!\my_regfile|Mux58~6_combout  & (\my_regfile|Mux58~1_combout )))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux58~6_combout ))))

	.dataa(\my_regfile|Mux58~1_combout ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|Mux58~6_combout ),
	.datad(\my_regfile|Mux58~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux58~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux58~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux58~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N23
dffeas \my_regfile|registers[15][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y37_N9
dffeas \my_regfile|registers[14][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N24
cycloneive_lcell_comb \my_regfile|registers[13][5]~feeder (
// Equation(s):
// \my_regfile|registers[13][5]~feeder_combout  = \mux4|out[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[5]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[13][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[13][5]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[13][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N25
dffeas \my_regfile|registers[13][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[13][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y37_N7
dffeas \my_regfile|registers[12][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N6
cycloneive_lcell_comb \my_regfile|Mux58~17 (
// Equation(s):
// \my_regfile|Mux58~17_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & (\my_regfile|registers[13][5]~q )) # (!\mux3|out[0]~10_combout  & ((\my_regfile|registers[12][5]~q 
// )))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[13][5]~q ),
	.datac(\my_regfile|registers[12][5]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux58~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux58~17 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux58~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N8
cycloneive_lcell_comb \my_regfile|Mux58~18 (
// Equation(s):
// \my_regfile|Mux58~18_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux58~17_combout  & (\my_regfile|registers[15][5]~q )) # (!\my_regfile|Mux58~17_combout  & ((\my_regfile|registers[14][5]~q ))))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux58~17_combout ))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[15][5]~q ),
	.datac(\my_regfile|registers[14][5]~q ),
	.datad(\my_regfile|Mux58~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux58~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux58~18 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux58~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N14
cycloneive_lcell_comb \my_regfile|registers[9][5]~feeder (
// Equation(s):
// \my_regfile|registers[9][5]~feeder_combout  = \mux4|out[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[5]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[9][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[9][5]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[9][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N15
dffeas \my_regfile|registers[9][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[9][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y38_N17
dffeas \my_regfile|registers[11][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N7
dffeas \my_regfile|registers[10][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y38_N3
dffeas \my_regfile|registers[8][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N2
cycloneive_lcell_comb \my_regfile|Mux58~12 (
// Equation(s):
// \my_regfile|Mux58~12_combout  = (\mux3|out[0]~10_combout  & (((\mux3|out[1]~13_combout )))) # (!\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & (\my_regfile|registers[10][5]~q )) # (!\mux3|out[1]~13_combout  & ((\my_regfile|registers[8][5]~q )))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|registers[10][5]~q ),
	.datac(\my_regfile|registers[8][5]~q ),
	.datad(\mux3|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux58~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux58~12 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux58~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N16
cycloneive_lcell_comb \my_regfile|Mux58~13 (
// Equation(s):
// \my_regfile|Mux58~13_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux58~12_combout  & ((\my_regfile|registers[11][5]~q ))) # (!\my_regfile|Mux58~12_combout  & (\my_regfile|registers[9][5]~q )))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux58~12_combout ))))

	.dataa(\my_regfile|registers[9][5]~q ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|registers[11][5]~q ),
	.datad(\my_regfile|Mux58~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux58~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux58~13 .lut_mask = 16'hF388;
defparam \my_regfile|Mux58~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N4
cycloneive_lcell_comb \my_regfile|registers[2][5]~feeder (
// Equation(s):
// \my_regfile|registers[2][5]~feeder_combout  = \mux4|out[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[5]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[2][5]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N5
dffeas \my_regfile|registers[2][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N13
dffeas \my_regfile|registers[3][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N23
dffeas \my_regfile|registers[1][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N22
cycloneive_lcell_comb \my_regfile|Mux58~14 (
// Equation(s):
// \my_regfile|Mux58~14_combout  = (\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & (\my_regfile|registers[3][5]~q )) # (!\mux3|out[1]~13_combout  & ((\my_regfile|registers[1][5]~q )))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|registers[3][5]~q ),
	.datac(\my_regfile|registers[1][5]~q ),
	.datad(\mux3|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux58~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux58~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux58~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N12
cycloneive_lcell_comb \my_regfile|Mux58~15 (
// Equation(s):
// \my_regfile|Mux58~15_combout  = (\my_regfile|Mux58~14_combout ) # ((\my_regfile|registers[2][5]~q  & (!\mux3|out[0]~10_combout  & \mux3|out[1]~13_combout )))

	.dataa(\my_regfile|registers[2][5]~q ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\mux3|out[1]~13_combout ),
	.datad(\my_regfile|Mux58~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux58~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux58~15 .lut_mask = 16'hFF20;
defparam \my_regfile|Mux58~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N4
cycloneive_lcell_comb \my_regfile|Mux58~16 (
// Equation(s):
// \my_regfile|Mux58~16_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux58~13_combout ) # ((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & (((!\mux3|out[2]~7_combout  & \my_regfile|Mux58~15_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|Mux58~13_combout ),
	.datac(\mux3|out[2]~7_combout ),
	.datad(\my_regfile|Mux58~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux58~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux58~16 .lut_mask = 16'hADA8;
defparam \my_regfile|Mux58~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N27
dffeas \my_regfile|registers[6][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N23
dffeas \my_regfile|registers[7][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N15
dffeas \my_regfile|registers[5][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N13
dffeas \my_regfile|registers[4][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N12
cycloneive_lcell_comb \my_regfile|Mux58~10 (
// Equation(s):
// \my_regfile|Mux58~10_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & (\my_regfile|registers[5][5]~q )) # (!\mux3|out[0]~10_combout  & ((\my_regfile|registers[4][5]~q )))))

	.dataa(\my_regfile|registers[5][5]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[4][5]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux58~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux58~10 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux58~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N2
cycloneive_lcell_comb \my_regfile|Mux58~11 (
// Equation(s):
// \my_regfile|Mux58~11_combout  = (\my_regfile|Mux58~10_combout  & (((\my_regfile|registers[7][5]~q ) # (!\mux3|out[1]~13_combout )))) # (!\my_regfile|Mux58~10_combout  & (\my_regfile|registers[6][5]~q  & ((\mux3|out[1]~13_combout ))))

	.dataa(\my_regfile|registers[6][5]~q ),
	.datab(\my_regfile|registers[7][5]~q ),
	.datac(\my_regfile|Mux58~10_combout ),
	.datad(\mux3|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux58~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux58~11 .lut_mask = 16'hCAF0;
defparam \my_regfile|Mux58~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N6
cycloneive_lcell_comb \my_regfile|Mux58~19 (
// Equation(s):
// \my_regfile|Mux58~19_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux58~16_combout  & (\my_regfile|Mux58~18_combout )) # (!\my_regfile|Mux58~16_combout  & ((\my_regfile|Mux58~11_combout ))))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux58~16_combout ))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|Mux58~18_combout ),
	.datac(\my_regfile|Mux58~16_combout ),
	.datad(\my_regfile|Mux58~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux58~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux58~19 .lut_mask = 16'hDAD0;
defparam \my_regfile|Mux58~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N0
cycloneive_lcell_comb \my_regfile|Mux58~20 (
// Equation(s):
// \my_regfile|Mux58~20_combout  = (\mux3|out[4]~15_combout  & (\my_regfile|Mux58~9_combout )) # (!\mux3|out[4]~15_combout  & ((\my_regfile|Mux58~19_combout )))

	.dataa(\mux3|out[4]~15_combout ),
	.datab(gnd),
	.datac(\my_regfile|Mux58~9_combout ),
	.datad(\my_regfile|Mux58~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux58~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux58~20 .lut_mask = 16'hF5A0;
defparam \my_regfile|Mux58~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N14
cycloneive_lcell_comb \my_processor|data_operandB[5]~26 (
// Equation(s):
// \my_processor|data_operandB[5]~26_combout  = (\my_processor|decoder|ALUinB~1_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [5])))) # (!\my_processor|decoder|ALUinB~1_combout  & (((\my_regfile|Mux58~20_combout )) # 
// (!\my_regfile|data_readRegB~35_combout )))

	.dataa(\my_processor|decoder|ALUinB~1_combout ),
	.datab(\my_regfile|data_readRegB~35_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datad(\my_regfile|Mux58~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[5]~26 .lut_mask = 16'hF5B1;
defparam \my_processor|data_operandB[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N8
cycloneive_lcell_comb \my_regfile|Mux26~2 (
// Equation(s):
// \my_regfile|Mux26~2_combout  = (\mux2|out[2]~1_combout  & (((\my_regfile|registers[22][5]~q ) # (\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[18][5]~q  & ((!\mux2|out[3]~0_combout ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[18][5]~q ),
	.datac(\my_regfile|registers[22][5]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~2 .lut_mask = 16'hAAE4;
defparam \my_regfile|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N6
cycloneive_lcell_comb \my_regfile|Mux26~3 (
// Equation(s):
// \my_regfile|Mux26~3_combout  = (\my_regfile|Mux26~2_combout  & ((\my_regfile|registers[30][5]~q ) # ((!\mux2|out[3]~0_combout )))) # (!\my_regfile|Mux26~2_combout  & (((\my_regfile|registers[26][5]~q  & \mux2|out[3]~0_combout ))))

	.dataa(\my_regfile|registers[30][5]~q ),
	.datab(\my_regfile|Mux26~2_combout ),
	.datac(\my_regfile|registers[26][5]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~3 .lut_mask = 16'hB8CC;
defparam \my_regfile|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N0
cycloneive_lcell_comb \my_regfile|Mux26~4 (
// Equation(s):
// \my_regfile|Mux26~4_combout  = (\mux2|out[3]~0_combout  & (((\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & ((\mux2|out[2]~1_combout  & ((\my_regfile|registers[20][5]~q ))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[16][5]~q ))))

	.dataa(\my_regfile|registers[16][5]~q ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|registers[20][5]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~4 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N22
cycloneive_lcell_comb \my_regfile|Mux26~5 (
// Equation(s):
// \my_regfile|Mux26~5_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux26~4_combout  & (\my_regfile|registers[28][5]~q )) # (!\my_regfile|Mux26~4_combout  & ((\my_regfile|registers[24][5]~q ))))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux26~4_combout ))))

	.dataa(\my_regfile|registers[28][5]~q ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|registers[24][5]~q ),
	.datad(\my_regfile|Mux26~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~5 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N30
cycloneive_lcell_comb \my_regfile|Mux26~6 (
// Equation(s):
// \my_regfile|Mux26~6_combout  = (\mux2|out[0]~2_combout  & (((\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & (\my_regfile|Mux26~3_combout )) # (!\mux2|out[1]~3_combout  & ((\my_regfile|Mux26~5_combout )))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|Mux26~3_combout ),
	.datac(\mux2|out[1]~3_combout ),
	.datad(\my_regfile|Mux26~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N16
cycloneive_lcell_comb \my_regfile|Mux26~0 (
// Equation(s):
// \my_regfile|Mux26~0_combout  = (\mux2|out[3]~0_combout  & (((\my_regfile|registers[25][5]~q ) # (\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[17][5]~q  & ((!\mux2|out[2]~1_combout ))))

	.dataa(\my_regfile|registers[17][5]~q ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|registers[25][5]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~0 .lut_mask = 16'hCCE2;
defparam \my_regfile|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N22
cycloneive_lcell_comb \my_regfile|Mux26~1 (
// Equation(s):
// \my_regfile|Mux26~1_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux26~0_combout  & ((\my_regfile|registers[29][5]~q ))) # (!\my_regfile|Mux26~0_combout  & (\my_regfile|registers[21][5]~q )))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux26~0_combout ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[21][5]~q ),
	.datac(\my_regfile|registers[29][5]~q ),
	.datad(\my_regfile|Mux26~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~1 .lut_mask = 16'hF588;
defparam \my_regfile|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N12
cycloneive_lcell_comb \my_regfile|Mux26~7 (
// Equation(s):
// \my_regfile|Mux26~7_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & ((\my_regfile|registers[27][5]~q ))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[19][5]~q ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[19][5]~q ),
	.datac(\my_regfile|registers[27][5]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~7 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N20
cycloneive_lcell_comb \my_regfile|Mux26~8 (
// Equation(s):
// \my_regfile|Mux26~8_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux26~7_combout  & ((\my_regfile|registers[31][5]~q ))) # (!\my_regfile|Mux26~7_combout  & (\my_regfile|registers[23][5]~q )))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux26~7_combout ))))

	.dataa(\my_regfile|registers[23][5]~q ),
	.datab(\my_regfile|registers[31][5]~q ),
	.datac(\mux2|out[2]~1_combout ),
	.datad(\my_regfile|Mux26~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~8 .lut_mask = 16'hCFA0;
defparam \my_regfile|Mux26~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N4
cycloneive_lcell_comb \my_regfile|Mux26~9 (
// Equation(s):
// \my_regfile|Mux26~9_combout  = (\my_regfile|Mux26~6_combout  & (((\my_regfile|Mux26~8_combout )) # (!\mux2|out[0]~2_combout ))) # (!\my_regfile|Mux26~6_combout  & (\mux2|out[0]~2_combout  & (\my_regfile|Mux26~1_combout )))

	.dataa(\my_regfile|Mux26~6_combout ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|Mux26~1_combout ),
	.datad(\my_regfile|Mux26~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~9 .lut_mask = 16'hEA62;
defparam \my_regfile|Mux26~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N26
cycloneive_lcell_comb \my_regfile|Mux26~17 (
// Equation(s):
// \my_regfile|Mux26~17_combout  = (\mux2|out[1]~3_combout  & (((\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout  & ((\my_regfile|registers[13][5]~q ))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[12][5]~q ))))

	.dataa(\my_regfile|registers[12][5]~q ),
	.datab(\my_regfile|registers[13][5]~q ),
	.datac(\mux2|out[1]~3_combout ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~17 .lut_mask = 16'hFC0A;
defparam \my_regfile|Mux26~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N4
cycloneive_lcell_comb \my_regfile|Mux26~18 (
// Equation(s):
// \my_regfile|Mux26~18_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux26~17_combout  & ((\my_regfile|registers[15][5]~q ))) # (!\my_regfile|Mux26~17_combout  & (\my_regfile|registers[14][5]~q )))) # (!\mux2|out[1]~3_combout  & 
// (((\my_regfile|Mux26~17_combout ))))

	.dataa(\my_regfile|registers[14][5]~q ),
	.datab(\my_regfile|registers[15][5]~q ),
	.datac(\mux2|out[1]~3_combout ),
	.datad(\my_regfile|Mux26~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~18 .lut_mask = 16'hCFA0;
defparam \my_regfile|Mux26~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N12
cycloneive_lcell_comb \my_regfile|Mux26~14 (
// Equation(s):
// \my_regfile|Mux26~14_combout  = (\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[3][5]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[1][5]~q ))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|registers[1][5]~q ),
	.datac(\my_regfile|registers[3][5]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~14 .lut_mask = 16'hE400;
defparam \my_regfile|Mux26~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N30
cycloneive_lcell_comb \my_regfile|Mux26~15 (
// Equation(s):
// \my_regfile|Mux26~15_combout  = (\my_regfile|Mux26~14_combout ) # ((\mux2|out[1]~3_combout  & (!\mux2|out[0]~2_combout  & \my_regfile|registers[2][5]~q )))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|registers[2][5]~q ),
	.datad(\my_regfile|Mux26~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~15 .lut_mask = 16'hFF20;
defparam \my_regfile|Mux26~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N6
cycloneive_lcell_comb \my_regfile|Mux26~12 (
// Equation(s):
// \my_regfile|Mux26~12_combout  = (\mux2|out[1]~3_combout  & (((\my_regfile|registers[10][5]~q ) # (\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[8][5]~q  & ((!\mux2|out[0]~2_combout ))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|registers[8][5]~q ),
	.datac(\my_regfile|registers[10][5]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~12 .lut_mask = 16'hAAE4;
defparam \my_regfile|Mux26~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N28
cycloneive_lcell_comb \my_regfile|Mux26~13 (
// Equation(s):
// \my_regfile|Mux26~13_combout  = (\my_regfile|Mux26~12_combout  & (((\my_regfile|registers[11][5]~q ) # (!\mux2|out[0]~2_combout )))) # (!\my_regfile|Mux26~12_combout  & (\my_regfile|registers[9][5]~q  & ((\mux2|out[0]~2_combout ))))

	.dataa(\my_regfile|registers[9][5]~q ),
	.datab(\my_regfile|registers[11][5]~q ),
	.datac(\my_regfile|Mux26~12_combout ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~13 .lut_mask = 16'hCAF0;
defparam \my_regfile|Mux26~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N8
cycloneive_lcell_comb \my_regfile|Mux26~16 (
// Equation(s):
// \my_regfile|Mux26~16_combout  = (\mux2|out[2]~1_combout  & (\mux2|out[3]~0_combout )) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & ((\my_regfile|Mux26~13_combout ))) # (!\mux2|out[3]~0_combout  & (\my_regfile|Mux26~15_combout ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|Mux26~15_combout ),
	.datad(\my_regfile|Mux26~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~16 .lut_mask = 16'hDC98;
defparam \my_regfile|Mux26~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N14
cycloneive_lcell_comb \my_regfile|Mux26~10 (
// Equation(s):
// \my_regfile|Mux26~10_combout  = (\mux2|out[1]~3_combout  & (((\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout  & ((\my_regfile|registers[5][5]~q ))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[4][5]~q ))))

	.dataa(\my_regfile|registers[4][5]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[5][5]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~10 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux26~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N8
cycloneive_lcell_comb \my_regfile|Mux26~11 (
// Equation(s):
// \my_regfile|Mux26~11_combout  = (\my_regfile|Mux26~10_combout  & ((\my_regfile|registers[7][5]~q ) # ((!\mux2|out[1]~3_combout )))) # (!\my_regfile|Mux26~10_combout  & (((\my_regfile|registers[6][5]~q  & \mux2|out[1]~3_combout ))))

	.dataa(\my_regfile|registers[7][5]~q ),
	.datab(\my_regfile|registers[6][5]~q ),
	.datac(\my_regfile|Mux26~10_combout ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~11 .lut_mask = 16'hACF0;
defparam \my_regfile|Mux26~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N10
cycloneive_lcell_comb \my_regfile|Mux26~19 (
// Equation(s):
// \my_regfile|Mux26~19_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux26~16_combout  & (\my_regfile|Mux26~18_combout )) # (!\my_regfile|Mux26~16_combout  & ((\my_regfile|Mux26~11_combout ))))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux26~16_combout ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|Mux26~18_combout ),
	.datac(\my_regfile|Mux26~16_combout ),
	.datad(\my_regfile|Mux26~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~19 .lut_mask = 16'hDAD0;
defparam \my_regfile|Mux26~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~62 (
// Equation(s):
// \my_regfile|data_readRegA[5]~62_combout  = ((\mux2|out[4]~4_combout  & (\my_regfile|Mux26~9_combout )) # (!\mux2|out[4]~4_combout  & ((\my_regfile|Mux26~19_combout )))) # (!\my_regfile|data_readRegA~35_combout )

	.dataa(\my_regfile|data_readRegA~35_combout ),
	.datab(\mux2|out[4]~4_combout ),
	.datac(\my_regfile|Mux26~9_combout ),
	.datad(\my_regfile|Mux26~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~62 .lut_mask = 16'hF7D5;
defparam \my_regfile|data_readRegA[5]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y31_N8
cycloneive_io_ibuf \t_data_writeReg[4]~input (
	.i(t_data_writeReg[4]),
	.ibar(gnd),
	.o(\t_data_writeReg[4]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[4]~input .bus_hold = "false";
defparam \t_data_writeReg[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N22
cycloneive_lcell_comb \mux4|out[4]~4 (
// Equation(s):
// \mux4|out[4]~4_combout  = (\test~input_o  & \t_data_writeReg[4]~input_o )

	.dataa(\test~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\t_data_writeReg[4]~input_o ),
	.cin(gnd),
	.combout(\mux4|out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux4|out[4]~4 .lut_mask = 16'hAA00;
defparam \mux4|out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N29
dffeas \my_regfile|registers[15][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N6
cycloneive_lcell_comb \my_regfile|registers[13][4]~feeder (
// Equation(s):
// \my_regfile|registers[13][4]~feeder_combout  = \mux4|out[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[13][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[13][4]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[13][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N7
dffeas \my_regfile|registers[13][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[13][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y37_N15
dffeas \my_regfile|registers[12][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N14
cycloneive_lcell_comb \my_regfile|Mux59~17 (
// Equation(s):
// \my_regfile|Mux59~17_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & (\my_regfile|registers[13][4]~q )) # (!\mux3|out[0]~10_combout  & ((\my_regfile|registers[12][4]~q 
// )))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[13][4]~q ),
	.datac(\my_regfile|registers[12][4]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux59~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux59~17 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux59~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N17
dffeas \my_regfile|registers[14][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N16
cycloneive_lcell_comb \my_regfile|Mux59~18 (
// Equation(s):
// \my_regfile|Mux59~18_combout  = (\my_regfile|Mux59~17_combout  & ((\my_regfile|registers[15][4]~q ) # ((!\mux3|out[1]~13_combout )))) # (!\my_regfile|Mux59~17_combout  & (((\my_regfile|registers[14][4]~q  & \mux3|out[1]~13_combout ))))

	.dataa(\my_regfile|registers[15][4]~q ),
	.datab(\my_regfile|Mux59~17_combout ),
	.datac(\my_regfile|registers[14][4]~q ),
	.datad(\mux3|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux59~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux59~18 .lut_mask = 16'hB8CC;
defparam \my_regfile|Mux59~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N13
dffeas \my_regfile|registers[10][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N23
dffeas \my_regfile|registers[8][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N22
cycloneive_lcell_comb \my_regfile|Mux59~10 (
// Equation(s):
// \my_regfile|Mux59~10_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|registers[10][4]~q ) # ((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & (((\my_regfile|registers[8][4]~q  & !\mux3|out[0]~10_combout ))))

	.dataa(\my_regfile|registers[10][4]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[8][4]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux59~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux59~10 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux59~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N29
dffeas \my_regfile|registers[11][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N29
dffeas \my_regfile|registers[9][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N28
cycloneive_lcell_comb \my_regfile|Mux59~11 (
// Equation(s):
// \my_regfile|Mux59~11_combout  = (\my_regfile|Mux59~10_combout  & ((\my_regfile|registers[11][4]~q ) # ((!\mux3|out[0]~10_combout )))) # (!\my_regfile|Mux59~10_combout  & (((\my_regfile|registers[9][4]~q  & \mux3|out[0]~10_combout ))))

	.dataa(\my_regfile|Mux59~10_combout ),
	.datab(\my_regfile|registers[11][4]~q ),
	.datac(\my_regfile|registers[9][4]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux59~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux59~11 .lut_mask = 16'hD8AA;
defparam \my_regfile|Mux59~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N19
dffeas \my_regfile|registers[2][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N23
dffeas \my_regfile|registers[3][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N17
dffeas \my_regfile|registers[1][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N6
cycloneive_lcell_comb \my_regfile|Mux59~14 (
// Equation(s):
// \my_regfile|Mux59~14_combout  = (\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & (\my_regfile|registers[3][4]~q )) # (!\mux3|out[1]~13_combout  & ((\my_regfile|registers[1][4]~q )))))

	.dataa(\my_regfile|registers[3][4]~q ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\mux3|out[1]~13_combout ),
	.datad(\my_regfile|registers[1][4]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux59~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux59~14 .lut_mask = 16'h8C80;
defparam \my_regfile|Mux59~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N20
cycloneive_lcell_comb \my_regfile|Mux59~15 (
// Equation(s):
// \my_regfile|Mux59~15_combout  = (\my_regfile|Mux59~14_combout ) # ((\my_regfile|registers[2][4]~q  & (!\mux3|out[0]~10_combout  & \mux3|out[1]~13_combout )))

	.dataa(\my_regfile|registers[2][4]~q ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\mux3|out[1]~13_combout ),
	.datad(\my_regfile|Mux59~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux59~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux59~15 .lut_mask = 16'hFF20;
defparam \my_regfile|Mux59~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N22
cycloneive_lcell_comb \my_regfile|registers[6][4]~feeder (
// Equation(s):
// \my_regfile|registers[6][4]~feeder_combout  = \mux4|out[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[6][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[6][4]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[6][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N23
dffeas \my_regfile|registers[6][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[6][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N23
dffeas \my_regfile|registers[7][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N9
dffeas \my_regfile|registers[5][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N29
dffeas \my_regfile|registers[4][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N28
cycloneive_lcell_comb \my_regfile|Mux59~12 (
// Equation(s):
// \my_regfile|Mux59~12_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & (\my_regfile|registers[5][4]~q )) # (!\mux3|out[0]~10_combout  & ((\my_regfile|registers[4][4]~q )))))

	.dataa(\my_regfile|registers[5][4]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[4][4]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux59~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux59~12 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux59~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N22
cycloneive_lcell_comb \my_regfile|Mux59~13 (
// Equation(s):
// \my_regfile|Mux59~13_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux59~12_combout  & ((\my_regfile|registers[7][4]~q ))) # (!\my_regfile|Mux59~12_combout  & (\my_regfile|registers[6][4]~q )))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux59~12_combout ))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[6][4]~q ),
	.datac(\my_regfile|registers[7][4]~q ),
	.datad(\my_regfile|Mux59~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux59~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux59~13 .lut_mask = 16'hF588;
defparam \my_regfile|Mux59~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N10
cycloneive_lcell_comb \my_regfile|Mux59~16 (
// Equation(s):
// \my_regfile|Mux59~16_combout  = (\mux3|out[2]~7_combout  & (((\mux3|out[3]~4_combout ) # (\my_regfile|Mux59~13_combout )))) # (!\mux3|out[2]~7_combout  & (\my_regfile|Mux59~15_combout  & (!\mux3|out[3]~4_combout )))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|Mux59~15_combout ),
	.datac(\mux3|out[3]~4_combout ),
	.datad(\my_regfile|Mux59~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux59~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux59~16 .lut_mask = 16'hAEA4;
defparam \my_regfile|Mux59~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N8
cycloneive_lcell_comb \my_regfile|Mux59~19 (
// Equation(s):
// \my_regfile|Mux59~19_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux59~16_combout  & (\my_regfile|Mux59~18_combout )) # (!\my_regfile|Mux59~16_combout  & ((\my_regfile|Mux59~11_combout ))))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux59~16_combout ))))

	.dataa(\my_regfile|Mux59~18_combout ),
	.datab(\my_regfile|Mux59~11_combout ),
	.datac(\mux3|out[3]~4_combout ),
	.datad(\my_regfile|Mux59~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux59~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux59~19 .lut_mask = 16'hAFC0;
defparam \my_regfile|Mux59~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N13
dffeas \my_regfile|registers[21][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N3
dffeas \my_regfile|registers[17][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N2
cycloneive_lcell_comb \my_regfile|Mux59~0 (
// Equation(s):
// \my_regfile|Mux59~0_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|registers[21][4]~q ) # ((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & (((\my_regfile|registers[17][4]~q  & !\mux3|out[3]~4_combout ))))

	.dataa(\my_regfile|registers[21][4]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[17][4]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux59~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux59~0 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N7
dffeas \my_regfile|registers[25][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N1
dffeas \my_regfile|registers[29][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N6
cycloneive_lcell_comb \my_regfile|Mux59~1 (
// Equation(s):
// \my_regfile|Mux59~1_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux59~0_combout  & ((\my_regfile|registers[29][4]~q ))) # (!\my_regfile|Mux59~0_combout  & (\my_regfile|registers[25][4]~q )))) # (!\mux3|out[3]~4_combout  & 
// (\my_regfile|Mux59~0_combout ))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|Mux59~0_combout ),
	.datac(\my_regfile|registers[25][4]~q ),
	.datad(\my_regfile|registers[29][4]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux59~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux59~1 .lut_mask = 16'hEC64;
defparam \my_regfile|Mux59~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N12
cycloneive_lcell_comb \my_regfile|registers[27][4]~feeder (
// Equation(s):
// \my_regfile|registers[27][4]~feeder_combout  = \mux4|out[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[27][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[27][4]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[27][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N13
dffeas \my_regfile|registers[27][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[27][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N23
dffeas \my_regfile|registers[31][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y39_N23
dffeas \my_regfile|registers[23][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N25
dffeas \my_regfile|registers[19][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N24
cycloneive_lcell_comb \my_regfile|Mux59~7 (
// Equation(s):
// \my_regfile|Mux59~7_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|registers[23][4]~q ) # ((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & (((\my_regfile|registers[19][4]~q  & !\mux3|out[3]~4_combout ))))

	.dataa(\my_regfile|registers[23][4]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[19][4]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux59~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux59~7 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux59~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N22
cycloneive_lcell_comb \my_regfile|Mux59~8 (
// Equation(s):
// \my_regfile|Mux59~8_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux59~7_combout  & ((\my_regfile|registers[31][4]~q ))) # (!\my_regfile|Mux59~7_combout  & (\my_regfile|registers[27][4]~q )))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux59~7_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[27][4]~q ),
	.datac(\my_regfile|registers[31][4]~q ),
	.datad(\my_regfile|Mux59~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux59~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux59~8 .lut_mask = 16'hF588;
defparam \my_regfile|Mux59~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N17
dffeas \my_regfile|registers[20][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N31
dffeas \my_regfile|registers[28][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N7
dffeas \my_regfile|registers[24][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N17
dffeas \my_regfile|registers[16][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N16
cycloneive_lcell_comb \my_regfile|Mux59~4 (
// Equation(s):
// \my_regfile|Mux59~4_combout  = (\mux3|out[2]~7_combout  & (((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & ((\mux3|out[3]~4_combout  & (\my_regfile|registers[24][4]~q )) # (!\mux3|out[3]~4_combout  & ((\my_regfile|registers[16][4]~q )))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|registers[24][4]~q ),
	.datac(\my_regfile|registers[16][4]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux59~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux59~4 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux59~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N30
cycloneive_lcell_comb \my_regfile|Mux59~5 (
// Equation(s):
// \my_regfile|Mux59~5_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux59~4_combout  & ((\my_regfile|registers[28][4]~q ))) # (!\my_regfile|Mux59~4_combout  & (\my_regfile|registers[20][4]~q )))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux59~4_combout ))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|registers[20][4]~q ),
	.datac(\my_regfile|registers[28][4]~q ),
	.datad(\my_regfile|Mux59~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux59~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux59~5 .lut_mask = 16'hF588;
defparam \my_regfile|Mux59~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N11
dffeas \my_regfile|registers[18][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y41_N21
dffeas \my_regfile|registers[22][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N27
dffeas \my_regfile|registers[30][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N12
cycloneive_lcell_comb \my_regfile|registers[26][4]~feeder (
// Equation(s):
// \my_regfile|registers[26][4]~feeder_combout  = \mux4|out[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[26][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[26][4]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[26][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N13
dffeas \my_regfile|registers[26][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[26][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N20
cycloneive_lcell_comb \my_regfile|Mux59~2 (
// Equation(s):
// \my_regfile|Mux59~2_combout  = (\mux3|out[3]~4_combout  & ((\mux3|out[2]~7_combout  & (\my_regfile|registers[30][4]~q )) # (!\mux3|out[2]~7_combout  & ((\my_regfile|registers[26][4]~q ))))) # (!\mux3|out[3]~4_combout  & (((\mux3|out[2]~7_combout ))))

	.dataa(\my_regfile|registers[30][4]~q ),
	.datab(\my_regfile|registers[26][4]~q ),
	.datac(\mux3|out[3]~4_combout ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux59~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux59~2 .lut_mask = 16'hAFC0;
defparam \my_regfile|Mux59~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N20
cycloneive_lcell_comb \my_regfile|Mux59~3 (
// Equation(s):
// \my_regfile|Mux59~3_combout  = (\mux3|out[3]~4_combout  & (((\my_regfile|Mux59~2_combout )))) # (!\mux3|out[3]~4_combout  & ((\my_regfile|Mux59~2_combout  & ((\my_regfile|registers[22][4]~q ))) # (!\my_regfile|Mux59~2_combout  & 
// (\my_regfile|registers[18][4]~q ))))

	.dataa(\my_regfile|registers[18][4]~q ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|registers[22][4]~q ),
	.datad(\my_regfile|Mux59~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux59~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux59~3 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux59~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N12
cycloneive_lcell_comb \my_regfile|Mux59~6 (
// Equation(s):
// \my_regfile|Mux59~6_combout  = (\mux3|out[0]~10_combout  & (\mux3|out[1]~13_combout )) # (!\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & ((\my_regfile|Mux59~3_combout ))) # (!\mux3|out[1]~13_combout  & (\my_regfile|Mux59~5_combout ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|Mux59~5_combout ),
	.datad(\my_regfile|Mux59~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux59~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux59~6 .lut_mask = 16'hDC98;
defparam \my_regfile|Mux59~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N18
cycloneive_lcell_comb \my_regfile|Mux59~9 (
// Equation(s):
// \my_regfile|Mux59~9_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux59~6_combout  & ((\my_regfile|Mux59~8_combout ))) # (!\my_regfile|Mux59~6_combout  & (\my_regfile|Mux59~1_combout )))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux59~6_combout ))))

	.dataa(\my_regfile|Mux59~1_combout ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|Mux59~8_combout ),
	.datad(\my_regfile|Mux59~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux59~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux59~9 .lut_mask = 16'hF388;
defparam \my_regfile|Mux59~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N2
cycloneive_lcell_comb \my_regfile|Mux59~20 (
// Equation(s):
// \my_regfile|Mux59~20_combout  = (\mux3|out[4]~15_combout  & ((\my_regfile|Mux59~9_combout ))) # (!\mux3|out[4]~15_combout  & (\my_regfile|Mux59~19_combout ))

	.dataa(gnd),
	.datab(\mux3|out[4]~15_combout ),
	.datac(\my_regfile|Mux59~19_combout ),
	.datad(\my_regfile|Mux59~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux59~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux59~20 .lut_mask = 16'hFC30;
defparam \my_regfile|Mux59~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N24
cycloneive_lcell_comb \my_processor|data_operandB[4]~27 (
// Equation(s):
// \my_processor|data_operandB[4]~27_combout  = (\my_processor|decoder|ALUinB~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [4])) # (!\my_processor|decoder|ALUinB~1_combout  & (((\my_regfile|Mux59~20_combout ) # 
// (!\my_regfile|data_readRegB~35_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_processor|decoder|ALUinB~1_combout ),
	.datac(\my_regfile|data_readRegB~35_combout ),
	.datad(\my_regfile|Mux59~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[4]~27 .lut_mask = 16'hBB8B;
defparam \my_processor|data_operandB[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N16
cycloneive_lcell_comb \my_regfile|Mux27~17 (
// Equation(s):
// \my_regfile|Mux27~17_combout  = (\mux2|out[1]~3_combout  & (((\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout  & (\my_regfile|registers[13][4]~q )) # (!\mux2|out[0]~2_combout  & ((\my_regfile|registers[12][4]~q )))))

	.dataa(\my_regfile|registers[13][4]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[12][4]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~17 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux27~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N12
cycloneive_lcell_comb \my_regfile|Mux27~18 (
// Equation(s):
// \my_regfile|Mux27~18_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux27~17_combout  & (\my_regfile|registers[15][4]~q )) # (!\my_regfile|Mux27~17_combout  & ((\my_regfile|registers[14][4]~q ))))) # (!\mux2|out[1]~3_combout  & 
// (((\my_regfile|Mux27~17_combout ))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|registers[15][4]~q ),
	.datac(\my_regfile|registers[14][4]~q ),
	.datad(\my_regfile|Mux27~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~18 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux27~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N22
cycloneive_lcell_comb \my_regfile|Mux27~14 (
// Equation(s):
// \my_regfile|Mux27~14_combout  = (\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[3][4]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[1][4]~q ))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|registers[1][4]~q ),
	.datac(\my_regfile|registers[3][4]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~14 .lut_mask = 16'hE400;
defparam \my_regfile|Mux27~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N4
cycloneive_lcell_comb \my_regfile|Mux27~15 (
// Equation(s):
// \my_regfile|Mux27~15_combout  = (\my_regfile|Mux27~14_combout ) # ((\mux2|out[1]~3_combout  & (!\mux2|out[0]~2_combout  & \my_regfile|registers[2][4]~q )))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|registers[2][4]~q ),
	.datad(\my_regfile|Mux27~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~15 .lut_mask = 16'hFF20;
defparam \my_regfile|Mux27~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N8
cycloneive_lcell_comb \my_regfile|Mux27~12 (
// Equation(s):
// \my_regfile|Mux27~12_combout  = (\mux2|out[1]~3_combout  & (((\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout  & ((\my_regfile|registers[5][4]~q ))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[4][4]~q ))))

	.dataa(\my_regfile|registers[4][4]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[5][4]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~12 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux27~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N24
cycloneive_lcell_comb \my_regfile|Mux27~13 (
// Equation(s):
// \my_regfile|Mux27~13_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux27~12_combout  & ((\my_regfile|registers[7][4]~q ))) # (!\my_regfile|Mux27~12_combout  & (\my_regfile|registers[6][4]~q )))) # (!\mux2|out[1]~3_combout  & 
// (((\my_regfile|Mux27~12_combout ))))

	.dataa(\my_regfile|registers[6][4]~q ),
	.datab(\my_regfile|registers[7][4]~q ),
	.datac(\mux2|out[1]~3_combout ),
	.datad(\my_regfile|Mux27~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~13 .lut_mask = 16'hCFA0;
defparam \my_regfile|Mux27~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N26
cycloneive_lcell_comb \my_regfile|Mux27~16 (
// Equation(s):
// \my_regfile|Mux27~16_combout  = (\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout ) # ((\my_regfile|Mux27~13_combout )))) # (!\mux2|out[2]~1_combout  & (!\mux2|out[3]~0_combout  & (\my_regfile|Mux27~15_combout )))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|Mux27~15_combout ),
	.datad(\my_regfile|Mux27~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~16 .lut_mask = 16'hBA98;
defparam \my_regfile|Mux27~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N12
cycloneive_lcell_comb \my_regfile|Mux27~10 (
// Equation(s):
// \my_regfile|Mux27~10_combout  = (\mux2|out[1]~3_combout  & (((\my_regfile|registers[10][4]~q ) # (\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[8][4]~q  & ((!\mux2|out[0]~2_combout ))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|registers[8][4]~q ),
	.datac(\my_regfile|registers[10][4]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~10 .lut_mask = 16'hAAE4;
defparam \my_regfile|Mux27~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N28
cycloneive_lcell_comb \my_regfile|Mux27~11 (
// Equation(s):
// \my_regfile|Mux27~11_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux27~10_combout  & ((\my_regfile|registers[11][4]~q ))) # (!\my_regfile|Mux27~10_combout  & (\my_regfile|registers[9][4]~q )))) # (!\mux2|out[0]~2_combout  & 
// (((\my_regfile|Mux27~10_combout ))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|registers[9][4]~q ),
	.datac(\my_regfile|registers[11][4]~q ),
	.datad(\my_regfile|Mux27~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~11 .lut_mask = 16'hF588;
defparam \my_regfile|Mux27~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N22
cycloneive_lcell_comb \my_regfile|Mux27~19 (
// Equation(s):
// \my_regfile|Mux27~19_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux27~16_combout  & (\my_regfile|Mux27~18_combout )) # (!\my_regfile|Mux27~16_combout  & ((\my_regfile|Mux27~11_combout ))))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux27~16_combout ))))

	.dataa(\my_regfile|Mux27~18_combout ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|Mux27~16_combout ),
	.datad(\my_regfile|Mux27~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~19 .lut_mask = 16'hBCB0;
defparam \my_regfile|Mux27~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N22
cycloneive_lcell_comb \my_regfile|Mux27~7 (
// Equation(s):
// \my_regfile|Mux27~7_combout  = (\mux2|out[2]~1_combout  & (((\my_regfile|registers[23][4]~q ) # (\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[19][4]~q  & ((!\mux2|out[3]~0_combout ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[19][4]~q ),
	.datac(\my_regfile|registers[23][4]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~7 .lut_mask = 16'hAAE4;
defparam \my_regfile|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N22
cycloneive_lcell_comb \my_regfile|Mux27~8 (
// Equation(s):
// \my_regfile|Mux27~8_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux27~7_combout  & ((\my_regfile|registers[31][4]~q ))) # (!\my_regfile|Mux27~7_combout  & (\my_regfile|registers[27][4]~q )))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux27~7_combout ))))

	.dataa(\my_regfile|registers[27][4]~q ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|registers[31][4]~q ),
	.datad(\my_regfile|Mux27~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~8 .lut_mask = 16'hF388;
defparam \my_regfile|Mux27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N14
cycloneive_lcell_comb \my_regfile|Mux27~0 (
// Equation(s):
// \my_regfile|Mux27~0_combout  = (\mux2|out[3]~0_combout  & (((\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & ((\mux2|out[2]~1_combout  & ((\my_regfile|registers[21][4]~q ))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[17][4]~q ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|registers[17][4]~q ),
	.datac(\my_regfile|registers[21][4]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~0 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N0
cycloneive_lcell_comb \my_regfile|Mux27~1 (
// Equation(s):
// \my_regfile|Mux27~1_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux27~0_combout  & ((\my_regfile|registers[29][4]~q ))) # (!\my_regfile|Mux27~0_combout  & (\my_regfile|registers[25][4]~q )))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux27~0_combout ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|registers[25][4]~q ),
	.datac(\my_regfile|registers[29][4]~q ),
	.datad(\my_regfile|Mux27~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~1 .lut_mask = 16'hF588;
defparam \my_regfile|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N0
cycloneive_lcell_comb \my_regfile|Mux27~2 (
// Equation(s):
// \my_regfile|Mux27~2_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & (\my_regfile|registers[26][4]~q )) # (!\mux2|out[3]~0_combout  & ((\my_regfile|registers[18][4]~q )))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[26][4]~q ),
	.datac(\mux2|out[3]~0_combout ),
	.datad(\my_regfile|registers[18][4]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N26
cycloneive_lcell_comb \my_regfile|Mux27~3 (
// Equation(s):
// \my_regfile|Mux27~3_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux27~2_combout  & ((\my_regfile|registers[30][4]~q ))) # (!\my_regfile|Mux27~2_combout  & (\my_regfile|registers[22][4]~q )))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux27~2_combout ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[22][4]~q ),
	.datac(\my_regfile|registers[30][4]~q ),
	.datad(\my_regfile|Mux27~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~3 .lut_mask = 16'hF588;
defparam \my_regfile|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N6
cycloneive_lcell_comb \my_regfile|Mux27~4 (
// Equation(s):
// \my_regfile|Mux27~4_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & ((\my_regfile|registers[24][4]~q ))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[16][4]~q ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[16][4]~q ),
	.datac(\my_regfile|registers[24][4]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~4 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N16
cycloneive_lcell_comb \my_regfile|Mux27~5 (
// Equation(s):
// \my_regfile|Mux27~5_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux27~4_combout  & (\my_regfile|registers[28][4]~q )) # (!\my_regfile|Mux27~4_combout  & ((\my_regfile|registers[20][4]~q ))))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux27~4_combout ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[28][4]~q ),
	.datac(\my_regfile|registers[20][4]~q ),
	.datad(\my_regfile|Mux27~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~5 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N24
cycloneive_lcell_comb \my_regfile|Mux27~6 (
// Equation(s):
// \my_regfile|Mux27~6_combout  = (\mux2|out[0]~2_combout  & (((\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & (\my_regfile|Mux27~3_combout )) # (!\mux2|out[1]~3_combout  & ((\my_regfile|Mux27~5_combout )))))

	.dataa(\mux2|out[0]~2_combout ),
	.datab(\my_regfile|Mux27~3_combout ),
	.datac(\mux2|out[1]~3_combout ),
	.datad(\my_regfile|Mux27~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N2
cycloneive_lcell_comb \my_regfile|Mux27~9 (
// Equation(s):
// \my_regfile|Mux27~9_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux27~6_combout  & (\my_regfile|Mux27~8_combout )) # (!\my_regfile|Mux27~6_combout  & ((\my_regfile|Mux27~1_combout ))))) # (!\mux2|out[0]~2_combout  & (((\my_regfile|Mux27~6_combout 
// ))))

	.dataa(\my_regfile|Mux27~8_combout ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|Mux27~1_combout ),
	.datad(\my_regfile|Mux27~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~9 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux27~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~63 (
// Equation(s):
// \my_regfile|data_readRegA[4]~63_combout  = ((\mux2|out[4]~4_combout  & ((\my_regfile|Mux27~9_combout ))) # (!\mux2|out[4]~4_combout  & (\my_regfile|Mux27~19_combout ))) # (!\my_regfile|data_readRegA~35_combout )

	.dataa(\my_regfile|Mux27~19_combout ),
	.datab(\my_regfile|data_readRegA~35_combout ),
	.datac(\mux2|out[4]~4_combout ),
	.datad(\my_regfile|Mux27~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~63 .lut_mask = 16'hFB3B;
defparam \my_regfile|data_readRegA[4]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y36_N8
cycloneive_io_ibuf \t_data_writeReg[3]~input (
	.i(t_data_writeReg[3]),
	.ibar(gnd),
	.o(\t_data_writeReg[3]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[3]~input .bus_hold = "false";
defparam \t_data_writeReg[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N28
cycloneive_lcell_comb \mux4|out[3]~3 (
// Equation(s):
// \mux4|out[3]~3_combout  = (\test~input_o  & \t_data_writeReg[3]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\test~input_o ),
	.datad(\t_data_writeReg[3]~input_o ),
	.cin(gnd),
	.combout(\mux4|out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux4|out[3]~3 .lut_mask = 16'hF000;
defparam \mux4|out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N31
dffeas \my_regfile|registers[31][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N25
dffeas \my_regfile|registers[23][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y36_N13
dffeas \my_regfile|registers[27][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N1
dffeas \my_regfile|registers[19][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N22
cycloneive_lcell_comb \my_regfile|Mux28~7 (
// Equation(s):
// \my_regfile|Mux28~7_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & (\my_regfile|registers[27][3]~q )) # (!\mux2|out[3]~0_combout  & ((\my_regfile|registers[19][3]~q )))))

	.dataa(\my_regfile|registers[27][3]~q ),
	.datab(\my_regfile|registers[19][3]~q ),
	.datac(\mux2|out[2]~1_combout ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~7 .lut_mask = 16'hFA0C;
defparam \my_regfile|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N24
cycloneive_lcell_comb \my_regfile|Mux28~8 (
// Equation(s):
// \my_regfile|Mux28~8_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux28~7_combout  & (\my_regfile|registers[31][3]~q )) # (!\my_regfile|Mux28~7_combout  & ((\my_regfile|registers[23][3]~q ))))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux28~7_combout ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[31][3]~q ),
	.datac(\my_regfile|registers[23][3]~q ),
	.datad(\my_regfile|Mux28~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~8 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux28~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N29
dffeas \my_regfile|registers[21][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N29
dffeas \my_regfile|registers[17][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N5
dffeas \my_regfile|registers[25][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N4
cycloneive_lcell_comb \my_regfile|Mux28~0 (
// Equation(s):
// \my_regfile|Mux28~0_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & ((\my_regfile|registers[25][3]~q ))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[17][3]~q ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[17][3]~q ),
	.datac(\my_regfile|registers[25][3]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~0 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N11
dffeas \my_regfile|registers[29][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N10
cycloneive_lcell_comb \my_regfile|Mux28~1 (
// Equation(s):
// \my_regfile|Mux28~1_combout  = (\my_regfile|Mux28~0_combout  & (((\my_regfile|registers[29][3]~q ) # (!\mux2|out[2]~1_combout )))) # (!\my_regfile|Mux28~0_combout  & (\my_regfile|registers[21][3]~q  & ((\mux2|out[2]~1_combout ))))

	.dataa(\my_regfile|registers[21][3]~q ),
	.datab(\my_regfile|Mux28~0_combout ),
	.datac(\my_regfile|registers[29][3]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~1 .lut_mask = 16'hE2CC;
defparam \my_regfile|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N3
dffeas \my_regfile|registers[30][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N15
dffeas \my_regfile|registers[26][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N25
dffeas \my_regfile|registers[18][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N1
dffeas \my_regfile|registers[22][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N0
cycloneive_lcell_comb \my_regfile|Mux28~2 (
// Equation(s):
// \my_regfile|Mux28~2_combout  = (\mux2|out[2]~1_combout  & (((\my_regfile|registers[22][3]~q ) # (\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[18][3]~q  & ((!\mux2|out[3]~0_combout ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[18][3]~q ),
	.datac(\my_regfile|registers[22][3]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~2 .lut_mask = 16'hAAE4;
defparam \my_regfile|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N14
cycloneive_lcell_comb \my_regfile|Mux28~3 (
// Equation(s):
// \my_regfile|Mux28~3_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux28~2_combout  & (\my_regfile|registers[30][3]~q )) # (!\my_regfile|Mux28~2_combout  & ((\my_regfile|registers[26][3]~q ))))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux28~2_combout ))))

	.dataa(\my_regfile|registers[30][3]~q ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|registers[26][3]~q ),
	.datad(\my_regfile|Mux28~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~3 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N15
dffeas \my_regfile|registers[28][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N27
dffeas \my_regfile|registers[24][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N23
dffeas \my_regfile|registers[16][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N13
dffeas \my_regfile|registers[20][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N12
cycloneive_lcell_comb \my_regfile|Mux28~4 (
// Equation(s):
// \my_regfile|Mux28~4_combout  = (\mux2|out[3]~0_combout  & (((\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & ((\mux2|out[2]~1_combout  & ((\my_regfile|registers[20][3]~q ))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[16][3]~q ))))

	.dataa(\my_regfile|registers[16][3]~q ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|registers[20][3]~q ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~4 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N26
cycloneive_lcell_comb \my_regfile|Mux28~5 (
// Equation(s):
// \my_regfile|Mux28~5_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux28~4_combout  & (\my_regfile|registers[28][3]~q )) # (!\my_regfile|Mux28~4_combout  & ((\my_regfile|registers[24][3]~q ))))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux28~4_combout ))))

	.dataa(\my_regfile|registers[28][3]~q ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|registers[24][3]~q ),
	.datad(\my_regfile|Mux28~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~5 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N4
cycloneive_lcell_comb \my_regfile|Mux28~6 (
// Equation(s):
// \my_regfile|Mux28~6_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux28~3_combout ) # ((\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & (((!\mux2|out[0]~2_combout  & \my_regfile|Mux28~5_combout ))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|Mux28~3_combout ),
	.datac(\mux2|out[0]~2_combout ),
	.datad(\my_regfile|Mux28~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~6 .lut_mask = 16'hADA8;
defparam \my_regfile|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N8
cycloneive_lcell_comb \my_regfile|Mux28~9 (
// Equation(s):
// \my_regfile|Mux28~9_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux28~6_combout  & (\my_regfile|Mux28~8_combout )) # (!\my_regfile|Mux28~6_combout  & ((\my_regfile|Mux28~1_combout ))))) # (!\mux2|out[0]~2_combout  & (((\my_regfile|Mux28~6_combout 
// ))))

	.dataa(\my_regfile|Mux28~8_combout ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|Mux28~1_combout ),
	.datad(\my_regfile|Mux28~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~9 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux28~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N5
dffeas \my_regfile|registers[6][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N9
dffeas \my_regfile|registers[7][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N15
dffeas \my_regfile|registers[4][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N13
dffeas \my_regfile|registers[5][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N12
cycloneive_lcell_comb \my_regfile|Mux28~10 (
// Equation(s):
// \my_regfile|Mux28~10_combout  = (\mux2|out[1]~3_combout  & (((\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout  & ((\my_regfile|registers[5][3]~q ))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[4][3]~q ))))

	.dataa(\my_regfile|registers[4][3]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[5][3]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~10 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux28~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N8
cycloneive_lcell_comb \my_regfile|Mux28~11 (
// Equation(s):
// \my_regfile|Mux28~11_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux28~10_combout  & ((\my_regfile|registers[7][3]~q ))) # (!\my_regfile|Mux28~10_combout  & (\my_regfile|registers[6][3]~q )))) # (!\mux2|out[1]~3_combout  & 
// (((\my_regfile|Mux28~10_combout ))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|registers[6][3]~q ),
	.datac(\my_regfile|registers[7][3]~q ),
	.datad(\my_regfile|Mux28~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~11 .lut_mask = 16'hF588;
defparam \my_regfile|Mux28~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N11
dffeas \my_regfile|registers[11][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y38_N25
dffeas \my_regfile|registers[9][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y38_N21
dffeas \my_regfile|registers[8][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N31
dffeas \my_regfile|registers[10][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N30
cycloneive_lcell_comb \my_regfile|Mux28~12 (
// Equation(s):
// \my_regfile|Mux28~12_combout  = (\mux2|out[1]~3_combout  & (((\my_regfile|registers[10][3]~q ) # (\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[8][3]~q  & ((!\mux2|out[0]~2_combout ))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|registers[8][3]~q ),
	.datac(\my_regfile|registers[10][3]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~12 .lut_mask = 16'hAAE4;
defparam \my_regfile|Mux28~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N22
cycloneive_lcell_comb \my_regfile|Mux28~13 (
// Equation(s):
// \my_regfile|Mux28~13_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux28~12_combout  & (\my_regfile|registers[11][3]~q )) # (!\my_regfile|Mux28~12_combout  & ((\my_regfile|registers[9][3]~q ))))) # (!\mux2|out[0]~2_combout  & 
// (((\my_regfile|Mux28~12_combout ))))

	.dataa(\my_regfile|registers[11][3]~q ),
	.datab(\my_regfile|registers[9][3]~q ),
	.datac(\mux2|out[0]~2_combout ),
	.datad(\my_regfile|Mux28~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~13 .lut_mask = 16'hAFC0;
defparam \my_regfile|Mux28~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N21
dffeas \my_regfile|registers[2][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N7
dffeas \my_regfile|registers[1][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N23
dffeas \my_regfile|registers[3][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N22
cycloneive_lcell_comb \my_regfile|Mux28~14 (
// Equation(s):
// \my_regfile|Mux28~14_combout  = (\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[3][3]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[1][3]~q ))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|registers[1][3]~q ),
	.datac(\my_regfile|registers[3][3]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~14 .lut_mask = 16'hE400;
defparam \my_regfile|Mux28~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N28
cycloneive_lcell_comb \my_regfile|Mux28~15 (
// Equation(s):
// \my_regfile|Mux28~15_combout  = (\my_regfile|Mux28~14_combout ) # ((\mux2|out[1]~3_combout  & (\my_regfile|registers[2][3]~q  & !\mux2|out[0]~2_combout )))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|registers[2][3]~q ),
	.datac(\my_regfile|Mux28~14_combout ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~15 .lut_mask = 16'hF0F8;
defparam \my_regfile|Mux28~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N30
cycloneive_lcell_comb \my_regfile|Mux28~16 (
// Equation(s):
// \my_regfile|Mux28~16_combout  = (\mux2|out[2]~1_combout  & (\mux2|out[3]~0_combout )) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & (\my_regfile|Mux28~13_combout )) # (!\mux2|out[3]~0_combout  & ((\my_regfile|Mux28~15_combout )))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|Mux28~13_combout ),
	.datad(\my_regfile|Mux28~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~16 .lut_mask = 16'hD9C8;
defparam \my_regfile|Mux28~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N1
dffeas \my_regfile|registers[15][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y37_N13
dffeas \my_regfile|registers[14][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y37_N23
dffeas \my_regfile|registers[12][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N23
dffeas \my_regfile|registers[13][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N22
cycloneive_lcell_comb \my_regfile|Mux28~17 (
// Equation(s):
// \my_regfile|Mux28~17_combout  = (\mux2|out[1]~3_combout  & (((\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout  & ((\my_regfile|registers[13][3]~q ))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[12][3]~q ))))

	.dataa(\my_regfile|registers[12][3]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[13][3]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~17 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux28~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N0
cycloneive_lcell_comb \my_regfile|Mux28~18 (
// Equation(s):
// \my_regfile|Mux28~18_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux28~17_combout  & (\my_regfile|registers[15][3]~q )) # (!\my_regfile|Mux28~17_combout  & ((\my_regfile|registers[14][3]~q ))))) # (!\mux2|out[1]~3_combout  & 
// (((\my_regfile|Mux28~17_combout ))))

	.dataa(\my_regfile|registers[15][3]~q ),
	.datab(\my_regfile|registers[14][3]~q ),
	.datac(\mux2|out[1]~3_combout ),
	.datad(\my_regfile|Mux28~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~18 .lut_mask = 16'hAFC0;
defparam \my_regfile|Mux28~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N10
cycloneive_lcell_comb \my_regfile|Mux28~19 (
// Equation(s):
// \my_regfile|Mux28~19_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux28~16_combout  & ((\my_regfile|Mux28~18_combout ))) # (!\my_regfile|Mux28~16_combout  & (\my_regfile|Mux28~11_combout )))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux28~16_combout ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|Mux28~11_combout ),
	.datac(\my_regfile|Mux28~16_combout ),
	.datad(\my_regfile|Mux28~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~19 .lut_mask = 16'hF858;
defparam \my_regfile|Mux28~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~64 (
// Equation(s):
// \my_regfile|data_readRegA[3]~64_combout  = ((\mux2|out[4]~4_combout  & (\my_regfile|Mux28~9_combout )) # (!\mux2|out[4]~4_combout  & ((\my_regfile|Mux28~19_combout )))) # (!\my_regfile|data_readRegA~35_combout )

	.dataa(\mux2|out[4]~4_combout ),
	.datab(\my_regfile|data_readRegA~35_combout ),
	.datac(\my_regfile|Mux28~9_combout ),
	.datad(\my_regfile|Mux28~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~64 .lut_mask = 16'hF7B3;
defparam \my_regfile|data_readRegA[3]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N20
cycloneive_lcell_comb \my_regfile|Mux60~12 (
// Equation(s):
// \my_regfile|Mux60~12_combout  = (\mux3|out[0]~10_combout  & (((\mux3|out[1]~13_combout )))) # (!\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & (\my_regfile|registers[10][3]~q )) # (!\mux3|out[1]~13_combout  & ((\my_regfile|registers[8][3]~q )))))

	.dataa(\my_regfile|registers[10][3]~q ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|registers[8][3]~q ),
	.datad(\mux3|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux60~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux60~12 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux60~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N10
cycloneive_lcell_comb \my_regfile|Mux60~13 (
// Equation(s):
// \my_regfile|Mux60~13_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux60~12_combout  & ((\my_regfile|registers[11][3]~q ))) # (!\my_regfile|Mux60~12_combout  & (\my_regfile|registers[9][3]~q )))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux60~12_combout ))))

	.dataa(\my_regfile|registers[9][3]~q ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|registers[11][3]~q ),
	.datad(\my_regfile|Mux60~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux60~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux60~13 .lut_mask = 16'hF388;
defparam \my_regfile|Mux60~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N6
cycloneive_lcell_comb \my_regfile|Mux60~14 (
// Equation(s):
// \my_regfile|Mux60~14_combout  = (\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & (\my_regfile|registers[3][3]~q )) # (!\mux3|out[1]~13_combout  & ((\my_regfile|registers[1][3]~q )))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|registers[3][3]~q ),
	.datac(\my_regfile|registers[1][3]~q ),
	.datad(\mux3|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux60~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux60~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux60~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N20
cycloneive_lcell_comb \my_regfile|Mux60~15 (
// Equation(s):
// \my_regfile|Mux60~15_combout  = (\my_regfile|Mux60~14_combout ) # ((!\mux3|out[0]~10_combout  & (\my_regfile|registers[2][3]~q  & \mux3|out[1]~13_combout )))

	.dataa(\my_regfile|Mux60~14_combout ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|registers[2][3]~q ),
	.datad(\mux3|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux60~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux60~15 .lut_mask = 16'hBAAA;
defparam \my_regfile|Mux60~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N4
cycloneive_lcell_comb \my_regfile|Mux60~16 (
// Equation(s):
// \my_regfile|Mux60~16_combout  = (\mux3|out[2]~7_combout  & (\mux3|out[3]~4_combout )) # (!\mux3|out[2]~7_combout  & ((\mux3|out[3]~4_combout  & (\my_regfile|Mux60~13_combout )) # (!\mux3|out[3]~4_combout  & ((\my_regfile|Mux60~15_combout )))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|Mux60~13_combout ),
	.datad(\my_regfile|Mux60~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux60~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux60~16 .lut_mask = 16'hD9C8;
defparam \my_regfile|Mux60~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N22
cycloneive_lcell_comb \my_regfile|Mux60~17 (
// Equation(s):
// \my_regfile|Mux60~17_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & (\my_regfile|registers[13][3]~q )) # (!\mux3|out[0]~10_combout  & ((\my_regfile|registers[12][3]~q 
// )))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[13][3]~q ),
	.datac(\my_regfile|registers[12][3]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux60~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux60~17 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux60~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N12
cycloneive_lcell_comb \my_regfile|Mux60~18 (
// Equation(s):
// \my_regfile|Mux60~18_combout  = (\my_regfile|Mux60~17_combout  & ((\my_regfile|registers[15][3]~q ) # ((!\mux3|out[1]~13_combout )))) # (!\my_regfile|Mux60~17_combout  & (((\my_regfile|registers[14][3]~q  & \mux3|out[1]~13_combout ))))

	.dataa(\my_regfile|Mux60~17_combout ),
	.datab(\my_regfile|registers[15][3]~q ),
	.datac(\my_regfile|registers[14][3]~q ),
	.datad(\mux3|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux60~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux60~18 .lut_mask = 16'hD8AA;
defparam \my_regfile|Mux60~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N14
cycloneive_lcell_comb \my_regfile|Mux60~10 (
// Equation(s):
// \my_regfile|Mux60~10_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & (\my_regfile|registers[5][3]~q )) # (!\mux3|out[0]~10_combout  & ((\my_regfile|registers[4][3]~q )))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[5][3]~q ),
	.datac(\my_regfile|registers[4][3]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux60~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux60~10 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux60~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N4
cycloneive_lcell_comb \my_regfile|Mux60~11 (
// Equation(s):
// \my_regfile|Mux60~11_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux60~10_combout  & (\my_regfile|registers[7][3]~q )) # (!\my_regfile|Mux60~10_combout  & ((\my_regfile|registers[6][3]~q ))))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux60~10_combout ))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[7][3]~q ),
	.datac(\my_regfile|registers[6][3]~q ),
	.datad(\my_regfile|Mux60~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux60~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux60~11 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux60~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N26
cycloneive_lcell_comb \my_regfile|Mux60~19 (
// Equation(s):
// \my_regfile|Mux60~19_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux60~16_combout  & (\my_regfile|Mux60~18_combout )) # (!\my_regfile|Mux60~16_combout  & ((\my_regfile|Mux60~11_combout ))))) # (!\mux3|out[2]~7_combout  & 
// (\my_regfile|Mux60~16_combout ))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|Mux60~16_combout ),
	.datac(\my_regfile|Mux60~18_combout ),
	.datad(\my_regfile|Mux60~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux60~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux60~19 .lut_mask = 16'hE6C4;
defparam \my_regfile|Mux60~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N28
cycloneive_lcell_comb \my_regfile|Mux60~0 (
// Equation(s):
// \my_regfile|Mux60~0_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|registers[25][3]~q ) # ((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & (((\my_regfile|registers[17][3]~q  & !\mux3|out[2]~7_combout ))))

	.dataa(\my_regfile|registers[25][3]~q ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|registers[17][3]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux60~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux60~0 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N28
cycloneive_lcell_comb \my_regfile|Mux60~1 (
// Equation(s):
// \my_regfile|Mux60~1_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux60~0_combout  & ((\my_regfile|registers[29][3]~q ))) # (!\my_regfile|Mux60~0_combout  & (\my_regfile|registers[21][3]~q )))) # (!\mux3|out[2]~7_combout  & 
// (\my_regfile|Mux60~0_combout ))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|Mux60~0_combout ),
	.datac(\my_regfile|registers[21][3]~q ),
	.datad(\my_regfile|registers[29][3]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux60~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux60~1 .lut_mask = 16'hEC64;
defparam \my_regfile|Mux60~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N0
cycloneive_lcell_comb \my_regfile|Mux60~7 (
// Equation(s):
// \my_regfile|Mux60~7_combout  = (\mux3|out[2]~7_combout  & (((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & ((\mux3|out[3]~4_combout  & (\my_regfile|registers[27][3]~q )) # (!\mux3|out[3]~4_combout  & ((\my_regfile|registers[19][3]~q )))))

	.dataa(\my_regfile|registers[27][3]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[19][3]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux60~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux60~7 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux60~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N30
cycloneive_lcell_comb \my_regfile|Mux60~8 (
// Equation(s):
// \my_regfile|Mux60~8_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux60~7_combout  & ((\my_regfile|registers[31][3]~q ))) # (!\my_regfile|Mux60~7_combout  & (\my_regfile|registers[23][3]~q )))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux60~7_combout ))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|registers[23][3]~q ),
	.datac(\my_regfile|registers[31][3]~q ),
	.datad(\my_regfile|Mux60~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux60~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux60~8 .lut_mask = 16'hF588;
defparam \my_regfile|Mux60~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N22
cycloneive_lcell_comb \my_regfile|Mux60~4 (
// Equation(s):
// \my_regfile|Mux60~4_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|registers[20][3]~q ) # ((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & (((\my_regfile|registers[16][3]~q  & !\mux3|out[3]~4_combout ))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|registers[20][3]~q ),
	.datac(\my_regfile|registers[16][3]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux60~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux60~4 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux60~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N14
cycloneive_lcell_comb \my_regfile|Mux60~5 (
// Equation(s):
// \my_regfile|Mux60~5_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux60~4_combout  & ((\my_regfile|registers[28][3]~q ))) # (!\my_regfile|Mux60~4_combout  & (\my_regfile|registers[24][3]~q )))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux60~4_combout ))))

	.dataa(\my_regfile|registers[24][3]~q ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|registers[28][3]~q ),
	.datad(\my_regfile|Mux60~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux60~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux60~5 .lut_mask = 16'hF388;
defparam \my_regfile|Mux60~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N24
cycloneive_lcell_comb \my_regfile|Mux60~2 (
// Equation(s):
// \my_regfile|Mux60~2_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|registers[22][3]~q ) # ((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & (((\my_regfile|registers[18][3]~q  & !\mux3|out[3]~4_combout ))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|registers[22][3]~q ),
	.datac(\my_regfile|registers[18][3]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux60~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux60~2 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux60~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N2
cycloneive_lcell_comb \my_regfile|Mux60~3 (
// Equation(s):
// \my_regfile|Mux60~3_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux60~2_combout  & ((\my_regfile|registers[30][3]~q ))) # (!\my_regfile|Mux60~2_combout  & (\my_regfile|registers[26][3]~q )))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux60~2_combout ))))

	.dataa(\my_regfile|registers[26][3]~q ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|registers[30][3]~q ),
	.datad(\my_regfile|Mux60~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux60~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux60~3 .lut_mask = 16'hF388;
defparam \my_regfile|Mux60~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N2
cycloneive_lcell_comb \my_regfile|Mux60~6 (
// Equation(s):
// \my_regfile|Mux60~6_combout  = (\mux3|out[0]~10_combout  & (\mux3|out[1]~13_combout )) # (!\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & ((\my_regfile|Mux60~3_combout ))) # (!\mux3|out[1]~13_combout  & (\my_regfile|Mux60~5_combout ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|Mux60~5_combout ),
	.datad(\my_regfile|Mux60~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux60~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux60~6 .lut_mask = 16'hDC98;
defparam \my_regfile|Mux60~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N18
cycloneive_lcell_comb \my_regfile|Mux60~9 (
// Equation(s):
// \my_regfile|Mux60~9_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux60~6_combout  & ((\my_regfile|Mux60~8_combout ))) # (!\my_regfile|Mux60~6_combout  & (\my_regfile|Mux60~1_combout )))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux60~6_combout ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|Mux60~1_combout ),
	.datac(\my_regfile|Mux60~8_combout ),
	.datad(\my_regfile|Mux60~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux60~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux60~9 .lut_mask = 16'hF588;
defparam \my_regfile|Mux60~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N16
cycloneive_lcell_comb \my_regfile|Mux60~20 (
// Equation(s):
// \my_regfile|Mux60~20_combout  = (\mux3|out[4]~15_combout  & ((\my_regfile|Mux60~9_combout ))) # (!\mux3|out[4]~15_combout  & (\my_regfile|Mux60~19_combout ))

	.dataa(gnd),
	.datab(\mux3|out[4]~15_combout ),
	.datac(\my_regfile|Mux60~19_combout ),
	.datad(\my_regfile|Mux60~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux60~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux60~20 .lut_mask = 16'hFC30;
defparam \my_regfile|Mux60~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N14
cycloneive_lcell_comb \my_processor|data_operandB[3]~28 (
// Equation(s):
// \my_processor|data_operandB[3]~28_combout  = (\my_processor|decoder|ALUinB~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [3])) # (!\my_processor|decoder|ALUinB~1_combout  & (((\my_regfile|Mux60~20_combout ) # 
// (!\my_regfile|data_readRegB~35_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\my_processor|decoder|ALUinB~1_combout ),
	.datac(\my_regfile|data_readRegB~35_combout ),
	.datad(\my_regfile|Mux60~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[3]~28 .lut_mask = 16'hBB8B;
defparam \my_processor|data_operandB[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y73_N1
cycloneive_io_ibuf \t_data_writeReg[2]~input (
	.i(t_data_writeReg[2]),
	.ibar(gnd),
	.o(\t_data_writeReg[2]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[2]~input .bus_hold = "false";
defparam \t_data_writeReg[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N12
cycloneive_lcell_comb \mux4|out[2]~2 (
// Equation(s):
// \mux4|out[2]~2_combout  = (\test~input_o  & \t_data_writeReg[2]~input_o )

	.dataa(gnd),
	.datab(\test~input_o ),
	.datac(gnd),
	.datad(\t_data_writeReg[2]~input_o ),
	.cin(gnd),
	.combout(\mux4|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux4|out[2]~2 .lut_mask = 16'hCC00;
defparam \mux4|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N11
dffeas \my_regfile|registers[27][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N27
dffeas \my_regfile|registers[31][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N12
cycloneive_lcell_comb \my_regfile|registers[23][2]~feeder (
// Equation(s):
// \my_regfile|registers[23][2]~feeder_combout  = \mux4|out[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[2]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[23][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[23][2]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[23][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N13
dffeas \my_regfile|registers[23][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[23][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N17
dffeas \my_regfile|registers[19][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N16
cycloneive_lcell_comb \my_regfile|Mux61~7 (
// Equation(s):
// \my_regfile|Mux61~7_combout  = (\mux3|out[3]~4_combout  & (((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & ((\mux3|out[2]~7_combout  & (\my_regfile|registers[23][2]~q )) # (!\mux3|out[2]~7_combout  & ((\my_regfile|registers[19][2]~q )))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[23][2]~q ),
	.datac(\my_regfile|registers[19][2]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux61~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux61~7 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux61~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N26
cycloneive_lcell_comb \my_regfile|Mux61~8 (
// Equation(s):
// \my_regfile|Mux61~8_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux61~7_combout  & ((\my_regfile|registers[31][2]~q ))) # (!\my_regfile|Mux61~7_combout  & (\my_regfile|registers[27][2]~q )))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux61~7_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[27][2]~q ),
	.datac(\my_regfile|registers[31][2]~q ),
	.datad(\my_regfile|Mux61~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux61~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux61~8 .lut_mask = 16'hF588;
defparam \my_regfile|Mux61~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N19
dffeas \my_regfile|registers[21][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N21
dffeas \my_regfile|registers[17][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N20
cycloneive_lcell_comb \my_regfile|Mux61~0 (
// Equation(s):
// \my_regfile|Mux61~0_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|registers[21][2]~q ) # ((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & (((\my_regfile|registers[17][2]~q  & !\mux3|out[3]~4_combout ))))

	.dataa(\my_regfile|registers[21][2]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[17][2]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux61~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux61~0 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N23
dffeas \my_regfile|registers[29][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y39_N1
dffeas \my_regfile|registers[25][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N0
cycloneive_lcell_comb \my_regfile|Mux61~1 (
// Equation(s):
// \my_regfile|Mux61~1_combout  = (\my_regfile|Mux61~0_combout  & ((\my_regfile|registers[29][2]~q ) # ((!\mux3|out[3]~4_combout )))) # (!\my_regfile|Mux61~0_combout  & (((\my_regfile|registers[25][2]~q  & \mux3|out[3]~4_combout ))))

	.dataa(\my_regfile|Mux61~0_combout ),
	.datab(\my_regfile|registers[29][2]~q ),
	.datac(\my_regfile|registers[25][2]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux61~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux61~1 .lut_mask = 16'hD8AA;
defparam \my_regfile|Mux61~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N25
dffeas \my_regfile|registers[22][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N1
dffeas \my_regfile|registers[30][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N25
dffeas \my_regfile|registers[26][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N17
dffeas \my_regfile|registers[18][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N16
cycloneive_lcell_comb \my_regfile|Mux61~2 (
// Equation(s):
// \my_regfile|Mux61~2_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|registers[26][2]~q ) # ((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & (((\my_regfile|registers[18][2]~q  & !\mux3|out[2]~7_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[26][2]~q ),
	.datac(\my_regfile|registers[18][2]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux61~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux61~2 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux61~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N8
cycloneive_lcell_comb \my_regfile|Mux61~3 (
// Equation(s):
// \my_regfile|Mux61~3_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux61~2_combout  & ((\my_regfile|registers[30][2]~q ))) # (!\my_regfile|Mux61~2_combout  & (\my_regfile|registers[22][2]~q )))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux61~2_combout ))))

	.dataa(\my_regfile|registers[22][2]~q ),
	.datab(\my_regfile|registers[30][2]~q ),
	.datac(\mux3|out[2]~7_combout ),
	.datad(\my_regfile|Mux61~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux61~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux61~3 .lut_mask = 16'hCFA0;
defparam \my_regfile|Mux61~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N3
dffeas \my_regfile|registers[20][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N25
dffeas \my_regfile|registers[28][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N7
dffeas \my_regfile|registers[16][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N21
dffeas \my_regfile|registers[24][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N6
cycloneive_lcell_comb \my_regfile|Mux61~4 (
// Equation(s):
// \my_regfile|Mux61~4_combout  = (\mux3|out[3]~4_combout  & ((\mux3|out[2]~7_combout ) # ((\my_regfile|registers[24][2]~q )))) # (!\mux3|out[3]~4_combout  & (!\mux3|out[2]~7_combout  & (\my_regfile|registers[16][2]~q )))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[16][2]~q ),
	.datad(\my_regfile|registers[24][2]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux61~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux61~4 .lut_mask = 16'hBA98;
defparam \my_regfile|Mux61~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N24
cycloneive_lcell_comb \my_regfile|Mux61~5 (
// Equation(s):
// \my_regfile|Mux61~5_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux61~4_combout  & ((\my_regfile|registers[28][2]~q ))) # (!\my_regfile|Mux61~4_combout  & (\my_regfile|registers[20][2]~q )))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux61~4_combout ))))

	.dataa(\my_regfile|registers[20][2]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[28][2]~q ),
	.datad(\my_regfile|Mux61~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux61~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux61~5 .lut_mask = 16'hF388;
defparam \my_regfile|Mux61~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N10
cycloneive_lcell_comb \my_regfile|Mux61~6 (
// Equation(s):
// \my_regfile|Mux61~6_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux61~3_combout ) # ((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & (((!\mux3|out[0]~10_combout  & \my_regfile|Mux61~5_combout ))))

	.dataa(\my_regfile|Mux61~3_combout ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\mux3|out[0]~10_combout ),
	.datad(\my_regfile|Mux61~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux61~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux61~6 .lut_mask = 16'hCBC8;
defparam \my_regfile|Mux61~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N4
cycloneive_lcell_comb \my_regfile|Mux61~9 (
// Equation(s):
// \my_regfile|Mux61~9_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux61~6_combout  & (\my_regfile|Mux61~8_combout )) # (!\my_regfile|Mux61~6_combout  & ((\my_regfile|Mux61~1_combout ))))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux61~6_combout ))))

	.dataa(\my_regfile|Mux61~8_combout ),
	.datab(\my_regfile|Mux61~1_combout ),
	.datac(\mux3|out[0]~10_combout ),
	.datad(\my_regfile|Mux61~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux61~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux61~9 .lut_mask = 16'hAFC0;
defparam \my_regfile|Mux61~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N0
cycloneive_lcell_comb \my_regfile|registers[11][2]~feeder (
// Equation(s):
// \my_regfile|registers[11][2]~feeder_combout  = \mux4|out[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[2]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[11][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[11][2]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[11][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N1
dffeas \my_regfile|registers[11][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[11][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N9
dffeas \my_regfile|registers[9][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N21
dffeas \my_regfile|registers[10][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N19
dffeas \my_regfile|registers[8][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N18
cycloneive_lcell_comb \my_regfile|Mux61~10 (
// Equation(s):
// \my_regfile|Mux61~10_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|registers[10][2]~q ) # ((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & (((\my_regfile|registers[8][2]~q  & !\mux3|out[0]~10_combout ))))

	.dataa(\my_regfile|registers[10][2]~q ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[8][2]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux61~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux61~10 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux61~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N8
cycloneive_lcell_comb \my_regfile|Mux61~11 (
// Equation(s):
// \my_regfile|Mux61~11_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux61~10_combout  & (\my_regfile|registers[11][2]~q )) # (!\my_regfile|Mux61~10_combout  & ((\my_regfile|registers[9][2]~q ))))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux61~10_combout ))))

	.dataa(\my_regfile|registers[11][2]~q ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|registers[9][2]~q ),
	.datad(\my_regfile|Mux61~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux61~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux61~11 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux61~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N17
dffeas \my_regfile|registers[3][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N15
dffeas \my_regfile|registers[1][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N14
cycloneive_lcell_comb \my_regfile|Mux61~14 (
// Equation(s):
// \my_regfile|Mux61~14_combout  = (\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & (\my_regfile|registers[3][2]~q )) # (!\mux3|out[1]~13_combout  & ((\my_regfile|registers[1][2]~q )))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|registers[3][2]~q ),
	.datac(\my_regfile|registers[1][2]~q ),
	.datad(\mux3|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux61~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux61~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux61~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N25
dffeas \my_regfile|registers[2][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N24
cycloneive_lcell_comb \my_regfile|Mux61~15 (
// Equation(s):
// \my_regfile|Mux61~15_combout  = (\my_regfile|Mux61~14_combout ) # ((!\mux3|out[0]~10_combout  & (\my_regfile|registers[2][2]~q  & \mux3|out[1]~13_combout )))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|Mux61~14_combout ),
	.datac(\my_regfile|registers[2][2]~q ),
	.datad(\mux3|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux61~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux61~15 .lut_mask = 16'hDCCC;
defparam \my_regfile|Mux61~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N3
dffeas \my_regfile|registers[5][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N5
dffeas \my_regfile|registers[4][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N4
cycloneive_lcell_comb \my_regfile|Mux61~12 (
// Equation(s):
// \my_regfile|Mux61~12_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|registers[5][2]~q ) # ((\mux3|out[1]~13_combout )))) # (!\mux3|out[0]~10_combout  & (((\my_regfile|registers[4][2]~q  & !\mux3|out[1]~13_combout ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|registers[5][2]~q ),
	.datac(\my_regfile|registers[4][2]~q ),
	.datad(\mux3|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux61~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux61~12 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux61~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N27
dffeas \my_regfile|registers[7][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N9
dffeas \my_regfile|registers[6][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N26
cycloneive_lcell_comb \my_regfile|Mux61~13 (
// Equation(s):
// \my_regfile|Mux61~13_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux61~12_combout  & (\my_regfile|registers[7][2]~q )) # (!\my_regfile|Mux61~12_combout  & ((\my_regfile|registers[6][2]~q ))))) # (!\mux3|out[1]~13_combout  & 
// (\my_regfile|Mux61~12_combout ))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|Mux61~12_combout ),
	.datac(\my_regfile|registers[7][2]~q ),
	.datad(\my_regfile|registers[6][2]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux61~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux61~13 .lut_mask = 16'hE6C4;
defparam \my_regfile|Mux61~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N14
cycloneive_lcell_comb \my_regfile|Mux61~16 (
// Equation(s):
// \my_regfile|Mux61~16_combout  = (\mux3|out[2]~7_combout  & ((\mux3|out[3]~4_combout ) # ((\my_regfile|Mux61~13_combout )))) # (!\mux3|out[2]~7_combout  & (!\mux3|out[3]~4_combout  & (\my_regfile|Mux61~15_combout )))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|Mux61~15_combout ),
	.datad(\my_regfile|Mux61~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux61~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux61~16 .lut_mask = 16'hBA98;
defparam \my_regfile|Mux61~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N15
dffeas \my_regfile|registers[15][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N7
dffeas \my_regfile|registers[14][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N12
cycloneive_lcell_comb \my_regfile|registers[13][2]~feeder (
// Equation(s):
// \my_regfile|registers[13][2]~feeder_combout  = \mux4|out[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[2]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[13][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[13][2]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[13][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N13
dffeas \my_regfile|registers[13][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[13][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N1
dffeas \my_regfile|registers[12][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N0
cycloneive_lcell_comb \my_regfile|Mux61~17 (
// Equation(s):
// \my_regfile|Mux61~17_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & (\my_regfile|registers[13][2]~q )) # (!\mux3|out[0]~10_combout  & ((\my_regfile|registers[12][2]~q 
// )))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[13][2]~q ),
	.datac(\my_regfile|registers[12][2]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux61~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux61~17 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux61~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N6
cycloneive_lcell_comb \my_regfile|Mux61~18 (
// Equation(s):
// \my_regfile|Mux61~18_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux61~17_combout  & (\my_regfile|registers[15][2]~q )) # (!\my_regfile|Mux61~17_combout  & ((\my_regfile|registers[14][2]~q ))))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux61~17_combout ))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[15][2]~q ),
	.datac(\my_regfile|registers[14][2]~q ),
	.datad(\my_regfile|Mux61~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux61~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux61~18 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux61~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N28
cycloneive_lcell_comb \my_regfile|Mux61~19 (
// Equation(s):
// \my_regfile|Mux61~19_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux61~16_combout  & ((\my_regfile|Mux61~18_combout ))) # (!\my_regfile|Mux61~16_combout  & (\my_regfile|Mux61~11_combout )))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux61~16_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|Mux61~11_combout ),
	.datac(\my_regfile|Mux61~16_combout ),
	.datad(\my_regfile|Mux61~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux61~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux61~19 .lut_mask = 16'hF858;
defparam \my_regfile|Mux61~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N2
cycloneive_lcell_comb \my_regfile|Mux61~20 (
// Equation(s):
// \my_regfile|Mux61~20_combout  = (\mux3|out[4]~15_combout  & (\my_regfile|Mux61~9_combout )) # (!\mux3|out[4]~15_combout  & ((\my_regfile|Mux61~19_combout )))

	.dataa(gnd),
	.datab(\mux3|out[4]~15_combout ),
	.datac(\my_regfile|Mux61~9_combout ),
	.datad(\my_regfile|Mux61~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux61~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux61~20 .lut_mask = 16'hF3C0;
defparam \my_regfile|Mux61~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N24
cycloneive_lcell_comb \my_processor|data_operandB[2]~29 (
// Equation(s):
// \my_processor|data_operandB[2]~29_combout  = (\my_processor|decoder|ALUinB~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [2])) # (!\my_processor|decoder|ALUinB~1_combout  & (((\my_regfile|Mux61~20_combout ) # 
// (!\my_regfile|data_readRegB~35_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_processor|decoder|ALUinB~1_combout ),
	.datac(\my_regfile|data_readRegB~35_combout ),
	.datad(\my_regfile|Mux61~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[2]~29 .lut_mask = 16'hBB8B;
defparam \my_processor|data_operandB[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N20
cycloneive_lcell_comb \my_regfile|Mux29~10 (
// Equation(s):
// \my_regfile|Mux29~10_combout  = (\mux2|out[1]~3_combout  & (((\my_regfile|registers[10][2]~q ) # (\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[8][2]~q  & ((!\mux2|out[0]~2_combout ))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|registers[8][2]~q ),
	.datac(\my_regfile|registers[10][2]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~10 .lut_mask = 16'hAAE4;
defparam \my_regfile|Mux29~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N18
cycloneive_lcell_comb \my_regfile|Mux29~11 (
// Equation(s):
// \my_regfile|Mux29~11_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux29~10_combout  & ((\my_regfile|registers[11][2]~q ))) # (!\my_regfile|Mux29~10_combout  & (\my_regfile|registers[9][2]~q )))) # (!\mux2|out[0]~2_combout  & 
// (((\my_regfile|Mux29~10_combout ))))

	.dataa(\my_regfile|registers[9][2]~q ),
	.datab(\my_regfile|registers[11][2]~q ),
	.datac(\mux2|out[0]~2_combout ),
	.datad(\my_regfile|Mux29~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~11 .lut_mask = 16'hCFA0;
defparam \my_regfile|Mux29~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N10
cycloneive_lcell_comb \my_regfile|Mux29~17 (
// Equation(s):
// \my_regfile|Mux29~17_combout  = (\mux2|out[0]~2_combout  & (((\mux2|out[1]~3_combout ) # (\my_regfile|registers[13][2]~q )))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[12][2]~q  & (!\mux2|out[1]~3_combout )))

	.dataa(\my_regfile|registers[12][2]~q ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\mux2|out[1]~3_combout ),
	.datad(\my_regfile|registers[13][2]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~17 .lut_mask = 16'hCEC2;
defparam \my_regfile|Mux29~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N4
cycloneive_lcell_comb \my_regfile|Mux29~18 (
// Equation(s):
// \my_regfile|Mux29~18_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux29~17_combout  & ((\my_regfile|registers[15][2]~q ))) # (!\my_regfile|Mux29~17_combout  & (\my_regfile|registers[14][2]~q )))) # (!\mux2|out[1]~3_combout  & 
// (((\my_regfile|Mux29~17_combout ))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|registers[14][2]~q ),
	.datac(\my_regfile|registers[15][2]~q ),
	.datad(\my_regfile|Mux29~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~18 .lut_mask = 16'hF588;
defparam \my_regfile|Mux29~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N16
cycloneive_lcell_comb \my_regfile|Mux29~14 (
// Equation(s):
// \my_regfile|Mux29~14_combout  = (\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[3][2]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[1][2]~q ))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|registers[1][2]~q ),
	.datac(\my_regfile|registers[3][2]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~14 .lut_mask = 16'hE400;
defparam \my_regfile|Mux29~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N6
cycloneive_lcell_comb \my_regfile|Mux29~15 (
// Equation(s):
// \my_regfile|Mux29~15_combout  = (\my_regfile|Mux29~14_combout ) # ((\my_regfile|registers[2][2]~q  & (!\mux2|out[0]~2_combout  & \mux2|out[1]~3_combout )))

	.dataa(\my_regfile|registers[2][2]~q ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\mux2|out[1]~3_combout ),
	.datad(\my_regfile|Mux29~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~15 .lut_mask = 16'hFF20;
defparam \my_regfile|Mux29~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N2
cycloneive_lcell_comb \my_regfile|Mux29~12 (
// Equation(s):
// \my_regfile|Mux29~12_combout  = (\mux2|out[0]~2_combout  & (((\my_regfile|registers[5][2]~q ) # (\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[4][2]~q  & ((!\mux2|out[1]~3_combout ))))

	.dataa(\my_regfile|registers[4][2]~q ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|registers[5][2]~q ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~12 .lut_mask = 16'hCCE2;
defparam \my_regfile|Mux29~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N12
cycloneive_lcell_comb \my_regfile|Mux29~13 (
// Equation(s):
// \my_regfile|Mux29~13_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux29~12_combout  & ((\my_regfile|registers[7][2]~q ))) # (!\my_regfile|Mux29~12_combout  & (\my_regfile|registers[6][2]~q )))) # (!\mux2|out[1]~3_combout  & 
// (((\my_regfile|Mux29~12_combout ))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|registers[6][2]~q ),
	.datac(\my_regfile|registers[7][2]~q ),
	.datad(\my_regfile|Mux29~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~13 .lut_mask = 16'hF588;
defparam \my_regfile|Mux29~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N24
cycloneive_lcell_comb \my_regfile|Mux29~16 (
// Equation(s):
// \my_regfile|Mux29~16_combout  = (\mux2|out[3]~0_combout  & (((\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & ((\mux2|out[2]~1_combout  & ((\my_regfile|Mux29~13_combout ))) # (!\mux2|out[2]~1_combout  & (\my_regfile|Mux29~15_combout ))))

	.dataa(\my_regfile|Mux29~15_combout ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\mux2|out[2]~1_combout ),
	.datad(\my_regfile|Mux29~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~16 .lut_mask = 16'hF2C2;
defparam \my_regfile|Mux29~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N14
cycloneive_lcell_comb \my_regfile|Mux29~19 (
// Equation(s):
// \my_regfile|Mux29~19_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux29~16_combout  & ((\my_regfile|Mux29~18_combout ))) # (!\my_regfile|Mux29~16_combout  & (\my_regfile|Mux29~11_combout )))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux29~16_combout ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|Mux29~11_combout ),
	.datac(\my_regfile|Mux29~18_combout ),
	.datad(\my_regfile|Mux29~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~19 .lut_mask = 16'hF588;
defparam \my_regfile|Mux29~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N24
cycloneive_lcell_comb \my_regfile|Mux29~2 (
// Equation(s):
// \my_regfile|Mux29~2_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & ((\my_regfile|registers[26][2]~q ))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[18][2]~q ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[18][2]~q ),
	.datac(\my_regfile|registers[26][2]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~2 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N22
cycloneive_lcell_comb \my_regfile|Mux29~3 (
// Equation(s):
// \my_regfile|Mux29~3_combout  = (\my_regfile|Mux29~2_combout  & ((\my_regfile|registers[30][2]~q ) # ((!\mux2|out[2]~1_combout )))) # (!\my_regfile|Mux29~2_combout  & (((\my_regfile|registers[22][2]~q  & \mux2|out[2]~1_combout ))))

	.dataa(\my_regfile|registers[30][2]~q ),
	.datab(\my_regfile|registers[22][2]~q ),
	.datac(\my_regfile|Mux29~2_combout ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~3 .lut_mask = 16'hACF0;
defparam \my_regfile|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N20
cycloneive_lcell_comb \my_regfile|Mux29~4 (
// Equation(s):
// \my_regfile|Mux29~4_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & ((\my_regfile|registers[24][2]~q ))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[16][2]~q ))))

	.dataa(\my_regfile|registers[16][2]~q ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|registers[24][2]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~4 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N20
cycloneive_lcell_comb \my_regfile|Mux29~5 (
// Equation(s):
// \my_regfile|Mux29~5_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux29~4_combout  & (\my_regfile|registers[28][2]~q )) # (!\my_regfile|Mux29~4_combout  & ((\my_regfile|registers[20][2]~q ))))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux29~4_combout ))))

	.dataa(\my_regfile|registers[28][2]~q ),
	.datab(\my_regfile|registers[20][2]~q ),
	.datac(\mux2|out[2]~1_combout ),
	.datad(\my_regfile|Mux29~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~5 .lut_mask = 16'hAFC0;
defparam \my_regfile|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N30
cycloneive_lcell_comb \my_regfile|Mux29~6 (
// Equation(s):
// \my_regfile|Mux29~6_combout  = (\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout ) # ((\my_regfile|Mux29~3_combout )))) # (!\mux2|out[1]~3_combout  & (!\mux2|out[0]~2_combout  & ((\my_regfile|Mux29~5_combout ))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|Mux29~3_combout ),
	.datad(\my_regfile|Mux29~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~6 .lut_mask = 16'hB9A8;
defparam \my_regfile|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N18
cycloneive_lcell_comb \my_regfile|Mux29~0 (
// Equation(s):
// \my_regfile|Mux29~0_combout  = (\mux2|out[2]~1_combout  & (((\my_regfile|registers[21][2]~q ) # (\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[17][2]~q  & ((!\mux2|out[3]~0_combout ))))

	.dataa(\my_regfile|registers[17][2]~q ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|registers[21][2]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~0 .lut_mask = 16'hCCE2;
defparam \my_regfile|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N22
cycloneive_lcell_comb \my_regfile|Mux29~1 (
// Equation(s):
// \my_regfile|Mux29~1_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux29~0_combout  & ((\my_regfile|registers[29][2]~q ))) # (!\my_regfile|Mux29~0_combout  & (\my_regfile|registers[25][2]~q )))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux29~0_combout ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|registers[25][2]~q ),
	.datac(\my_regfile|registers[29][2]~q ),
	.datad(\my_regfile|Mux29~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~1 .lut_mask = 16'hF588;
defparam \my_regfile|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N30
cycloneive_lcell_comb \my_regfile|Mux29~7 (
// Equation(s):
// \my_regfile|Mux29~7_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|registers[23][2]~q ) # ((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & (((\my_regfile|registers[19][2]~q  & !\mux2|out[3]~0_combout ))))

	.dataa(\my_regfile|registers[23][2]~q ),
	.datab(\my_regfile|registers[19][2]~q ),
	.datac(\mux2|out[2]~1_combout ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~7 .lut_mask = 16'hF0AC;
defparam \my_regfile|Mux29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N10
cycloneive_lcell_comb \my_regfile|Mux29~8 (
// Equation(s):
// \my_regfile|Mux29~8_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux29~7_combout  & (\my_regfile|registers[31][2]~q )) # (!\my_regfile|Mux29~7_combout  & ((\my_regfile|registers[27][2]~q ))))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux29~7_combout ))))

	.dataa(\my_regfile|registers[31][2]~q ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|registers[27][2]~q ),
	.datad(\my_regfile|Mux29~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~8 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux29~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N16
cycloneive_lcell_comb \my_regfile|Mux29~9 (
// Equation(s):
// \my_regfile|Mux29~9_combout  = (\my_regfile|Mux29~6_combout  & (((\my_regfile|Mux29~8_combout )) # (!\mux2|out[0]~2_combout ))) # (!\my_regfile|Mux29~6_combout  & (\mux2|out[0]~2_combout  & (\my_regfile|Mux29~1_combout )))

	.dataa(\my_regfile|Mux29~6_combout ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|Mux29~1_combout ),
	.datad(\my_regfile|Mux29~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~9 .lut_mask = 16'hEA62;
defparam \my_regfile|Mux29~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~65 (
// Equation(s):
// \my_regfile|data_readRegA[2]~65_combout  = ((\mux2|out[4]~4_combout  & ((\my_regfile|Mux29~9_combout ))) # (!\mux2|out[4]~4_combout  & (\my_regfile|Mux29~19_combout ))) # (!\my_regfile|data_readRegA~35_combout )

	.dataa(\mux2|out[4]~4_combout ),
	.datab(\my_regfile|Mux29~19_combout ),
	.datac(\my_regfile|data_readRegA~35_combout ),
	.datad(\my_regfile|Mux29~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~65 .lut_mask = 16'hEF4F;
defparam \my_regfile|data_readRegA[2]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N1
cycloneive_io_ibuf \t_data_writeReg[1]~input (
	.i(t_data_writeReg[1]),
	.ibar(gnd),
	.o(\t_data_writeReg[1]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[1]~input .bus_hold = "false";
defparam \t_data_writeReg[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N20
cycloneive_lcell_comb \mux4|out[1]~1 (
// Equation(s):
// \mux4|out[1]~1_combout  = (\test~input_o  & \t_data_writeReg[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\test~input_o ),
	.datad(\t_data_writeReg[1]~input_o ),
	.cin(gnd),
	.combout(\mux4|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux4|out[1]~1 .lut_mask = 16'hF000;
defparam \mux4|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N3
dffeas \my_regfile|registers[29][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y39_N13
dffeas \my_regfile|registers[21][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N19
dffeas \my_regfile|registers[17][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y39_N25
dffeas \my_regfile|registers[25][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N18
cycloneive_lcell_comb \my_regfile|Mux62~0 (
// Equation(s):
// \my_regfile|Mux62~0_combout  = (\mux3|out[3]~4_combout  & ((\mux3|out[2]~7_combout ) # ((\my_regfile|registers[25][1]~q )))) # (!\mux3|out[3]~4_combout  & (!\mux3|out[2]~7_combout  & (\my_regfile|registers[17][1]~q )))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[17][1]~q ),
	.datad(\my_regfile|registers[25][1]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux62~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux62~0 .lut_mask = 16'hBA98;
defparam \my_regfile|Mux62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N12
cycloneive_lcell_comb \my_regfile|Mux62~1 (
// Equation(s):
// \my_regfile|Mux62~1_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux62~0_combout  & (\my_regfile|registers[29][1]~q )) # (!\my_regfile|Mux62~0_combout  & ((\my_regfile|registers[21][1]~q ))))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux62~0_combout ))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|registers[29][1]~q ),
	.datac(\my_regfile|registers[21][1]~q ),
	.datad(\my_regfile|Mux62~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux62~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux62~1 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N1
dffeas \my_regfile|registers[20][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N23
dffeas \my_regfile|registers[16][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N22
cycloneive_lcell_comb \my_regfile|Mux62~4 (
// Equation(s):
// \my_regfile|Mux62~4_combout  = (\mux3|out[3]~4_combout  & (((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & ((\mux3|out[2]~7_combout  & (\my_regfile|registers[20][1]~q )) # (!\mux3|out[2]~7_combout  & ((\my_regfile|registers[16][1]~q )))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[20][1]~q ),
	.datac(\my_regfile|registers[16][1]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux62~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux62~4 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux62~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N25
dffeas \my_regfile|registers[24][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N9
dffeas \my_regfile|registers[28][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N8
cycloneive_lcell_comb \my_regfile|Mux62~5 (
// Equation(s):
// \my_regfile|Mux62~5_combout  = (\my_regfile|Mux62~4_combout  & (((\my_regfile|registers[28][1]~q ) # (!\mux3|out[3]~4_combout )))) # (!\my_regfile|Mux62~4_combout  & (\my_regfile|registers[24][1]~q  & ((\mux3|out[3]~4_combout ))))

	.dataa(\my_regfile|Mux62~4_combout ),
	.datab(\my_regfile|registers[24][1]~q ),
	.datac(\my_regfile|registers[28][1]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux62~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux62~5 .lut_mask = 16'hE4AA;
defparam \my_regfile|Mux62~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N27
dffeas \my_regfile|registers[26][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N31
dffeas \my_regfile|registers[30][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y41_N13
dffeas \my_regfile|registers[22][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N1
dffeas \my_regfile|registers[18][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N0
cycloneive_lcell_comb \my_regfile|Mux62~2 (
// Equation(s):
// \my_regfile|Mux62~2_combout  = (\mux3|out[3]~4_combout  & (((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & ((\mux3|out[2]~7_combout  & (\my_regfile|registers[22][1]~q )) # (!\mux3|out[2]~7_combout  & ((\my_regfile|registers[18][1]~q )))))

	.dataa(\my_regfile|registers[22][1]~q ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|registers[18][1]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux62~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux62~2 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux62~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N30
cycloneive_lcell_comb \my_regfile|Mux62~3 (
// Equation(s):
// \my_regfile|Mux62~3_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux62~2_combout  & ((\my_regfile|registers[30][1]~q ))) # (!\my_regfile|Mux62~2_combout  & (\my_regfile|registers[26][1]~q )))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux62~2_combout ))))

	.dataa(\my_regfile|registers[26][1]~q ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|registers[30][1]~q ),
	.datad(\my_regfile|Mux62~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux62~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux62~3 .lut_mask = 16'hF388;
defparam \my_regfile|Mux62~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N4
cycloneive_lcell_comb \my_regfile|Mux62~6 (
// Equation(s):
// \my_regfile|Mux62~6_combout  = (\mux3|out[0]~10_combout  & (\mux3|out[1]~13_combout )) # (!\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & ((\my_regfile|Mux62~3_combout ))) # (!\mux3|out[1]~13_combout  & (\my_regfile|Mux62~5_combout ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|Mux62~5_combout ),
	.datad(\my_regfile|Mux62~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux62~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux62~6 .lut_mask = 16'hDC98;
defparam \my_regfile|Mux62~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N15
dffeas \my_regfile|registers[23][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N11
dffeas \my_regfile|registers[31][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N21
dffeas \my_regfile|registers[27][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N29
dffeas \my_regfile|registers[19][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N28
cycloneive_lcell_comb \my_regfile|Mux62~7 (
// Equation(s):
// \my_regfile|Mux62~7_combout  = (\mux3|out[2]~7_combout  & (((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & ((\mux3|out[3]~4_combout  & (\my_regfile|registers[27][1]~q )) # (!\mux3|out[3]~4_combout  & ((\my_regfile|registers[19][1]~q )))))

	.dataa(\my_regfile|registers[27][1]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[19][1]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux62~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux62~7 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux62~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N10
cycloneive_lcell_comb \my_regfile|Mux62~8 (
// Equation(s):
// \my_regfile|Mux62~8_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux62~7_combout  & ((\my_regfile|registers[31][1]~q ))) # (!\my_regfile|Mux62~7_combout  & (\my_regfile|registers[23][1]~q )))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux62~7_combout ))))

	.dataa(\my_regfile|registers[23][1]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[31][1]~q ),
	.datad(\my_regfile|Mux62~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux62~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux62~8 .lut_mask = 16'hF388;
defparam \my_regfile|Mux62~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N26
cycloneive_lcell_comb \my_regfile|Mux62~9 (
// Equation(s):
// \my_regfile|Mux62~9_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux62~6_combout  & ((\my_regfile|Mux62~8_combout ))) # (!\my_regfile|Mux62~6_combout  & (\my_regfile|Mux62~1_combout )))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux62~6_combout ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|Mux62~1_combout ),
	.datac(\my_regfile|Mux62~6_combout ),
	.datad(\my_regfile|Mux62~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux62~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux62~9 .lut_mask = 16'hF858;
defparam \my_regfile|Mux62~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N21
dffeas \my_regfile|registers[15][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux4|out[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y37_N21
dffeas \my_regfile|registers[14][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N17
dffeas \my_regfile|registers[13][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y37_N11
dffeas \my_regfile|registers[12][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N10
cycloneive_lcell_comb \my_regfile|Mux62~17 (
// Equation(s):
// \my_regfile|Mux62~17_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & (\my_regfile|registers[13][1]~q )) # (!\mux3|out[0]~10_combout  & ((\my_regfile|registers[12][1]~q 
// )))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[13][1]~q ),
	.datac(\my_regfile|registers[12][1]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux62~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux62~17 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux62~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N20
cycloneive_lcell_comb \my_regfile|Mux62~18 (
// Equation(s):
// \my_regfile|Mux62~18_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux62~17_combout  & (\my_regfile|registers[15][1]~q )) # (!\my_regfile|Mux62~17_combout  & ((\my_regfile|registers[14][1]~q ))))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux62~17_combout ))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[15][1]~q ),
	.datac(\my_regfile|registers[14][1]~q ),
	.datad(\my_regfile|Mux62~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux62~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux62~18 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux62~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N31
dffeas \my_regfile|registers[7][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N19
dffeas \my_regfile|registers[6][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N21
dffeas \my_regfile|registers[5][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N17
dffeas \my_regfile|registers[4][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N16
cycloneive_lcell_comb \my_regfile|Mux62~10 (
// Equation(s):
// \my_regfile|Mux62~10_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & (\my_regfile|registers[5][1]~q )) # (!\mux3|out[0]~10_combout  & ((\my_regfile|registers[4][1]~q )))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[5][1]~q ),
	.datac(\my_regfile|registers[4][1]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux62~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux62~10 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux62~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N18
cycloneive_lcell_comb \my_regfile|Mux62~11 (
// Equation(s):
// \my_regfile|Mux62~11_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux62~10_combout  & (\my_regfile|registers[7][1]~q )) # (!\my_regfile|Mux62~10_combout  & ((\my_regfile|registers[6][1]~q ))))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux62~10_combout ))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[7][1]~q ),
	.datac(\my_regfile|registers[6][1]~q ),
	.datad(\my_regfile|Mux62~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux62~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux62~11 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux62~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N29
dffeas \my_regfile|registers[2][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N3
dffeas \my_regfile|registers[3][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N19
dffeas \my_regfile|registers[1][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N18
cycloneive_lcell_comb \my_regfile|Mux62~14 (
// Equation(s):
// \my_regfile|Mux62~14_combout  = (\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & (\my_regfile|registers[3][1]~q )) # (!\mux3|out[1]~13_combout  & ((\my_regfile|registers[1][1]~q )))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|registers[3][1]~q ),
	.datac(\my_regfile|registers[1][1]~q ),
	.datad(\mux3|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux62~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux62~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux62~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N28
cycloneive_lcell_comb \my_regfile|Mux62~15 (
// Equation(s):
// \my_regfile|Mux62~15_combout  = (\my_regfile|Mux62~14_combout ) # ((!\mux3|out[0]~10_combout  & (\mux3|out[1]~13_combout  & \my_regfile|registers[2][1]~q )))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[2][1]~q ),
	.datad(\my_regfile|Mux62~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux62~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux62~15 .lut_mask = 16'hFF40;
defparam \my_regfile|Mux62~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N19
dffeas \my_regfile|registers[10][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y38_N9
dffeas \my_regfile|registers[8][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N8
cycloneive_lcell_comb \my_regfile|Mux62~12 (
// Equation(s):
// \my_regfile|Mux62~12_combout  = (\mux3|out[0]~10_combout  & (((\mux3|out[1]~13_combout )))) # (!\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & (\my_regfile|registers[10][1]~q )) # (!\mux3|out[1]~13_combout  & ((\my_regfile|registers[8][1]~q )))))

	.dataa(\my_regfile|registers[10][1]~q ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|registers[8][1]~q ),
	.datad(\mux3|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux62~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux62~12 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux62~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N27
dffeas \my_regfile|registers[11][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N5
dffeas \my_regfile|registers[9][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N26
cycloneive_lcell_comb \my_regfile|Mux62~13 (
// Equation(s):
// \my_regfile|Mux62~13_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux62~12_combout  & (\my_regfile|registers[11][1]~q )) # (!\my_regfile|Mux62~12_combout  & ((\my_regfile|registers[9][1]~q ))))) # (!\mux3|out[0]~10_combout  & 
// (\my_regfile|Mux62~12_combout ))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|Mux62~12_combout ),
	.datac(\my_regfile|registers[11][1]~q ),
	.datad(\my_regfile|registers[9][1]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux62~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux62~13 .lut_mask = 16'hE6C4;
defparam \my_regfile|Mux62~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N16
cycloneive_lcell_comb \my_regfile|Mux62~16 (
// Equation(s):
// \my_regfile|Mux62~16_combout  = (\mux3|out[3]~4_combout  & (((\my_regfile|Mux62~13_combout ) # (\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & (\my_regfile|Mux62~15_combout  & ((!\mux3|out[2]~7_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|Mux62~15_combout ),
	.datac(\my_regfile|Mux62~13_combout ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux62~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux62~16 .lut_mask = 16'hAAE4;
defparam \my_regfile|Mux62~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N18
cycloneive_lcell_comb \my_regfile|Mux62~19 (
// Equation(s):
// \my_regfile|Mux62~19_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux62~16_combout  & (\my_regfile|Mux62~18_combout )) # (!\my_regfile|Mux62~16_combout  & ((\my_regfile|Mux62~11_combout ))))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux62~16_combout ))))

	.dataa(\my_regfile|Mux62~18_combout ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|Mux62~11_combout ),
	.datad(\my_regfile|Mux62~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux62~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux62~19 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux62~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N28
cycloneive_lcell_comb \my_regfile|Mux62~20 (
// Equation(s):
// \my_regfile|Mux62~20_combout  = (\mux3|out[4]~15_combout  & (\my_regfile|Mux62~9_combout )) # (!\mux3|out[4]~15_combout  & ((\my_regfile|Mux62~19_combout )))

	.dataa(\mux3|out[4]~15_combout ),
	.datab(gnd),
	.datac(\my_regfile|Mux62~9_combout ),
	.datad(\my_regfile|Mux62~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux62~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux62~20 .lut_mask = 16'hF5A0;
defparam \my_regfile|Mux62~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N12
cycloneive_lcell_comb \my_processor|data_operandB[1]~30 (
// Equation(s):
// \my_processor|data_operandB[1]~30_combout  = (\my_processor|decoder|ALUinB~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [1])) # (!\my_processor|decoder|ALUinB~1_combout  & (((\my_regfile|Mux62~20_combout ) # 
// (!\my_regfile|data_readRegB~35_combout ))))

	.dataa(\my_processor|decoder|ALUinB~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [1]),
	.datac(\my_regfile|data_readRegB~35_combout ),
	.datad(\my_regfile|Mux62~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[1]~30 .lut_mask = 16'hDD8D;
defparam \my_processor|data_operandB[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N20
cycloneive_lcell_comb \my_regfile|Mux30~10 (
// Equation(s):
// \my_regfile|Mux30~10_combout  = (\mux2|out[1]~3_combout  & (((\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout  & ((\my_regfile|registers[5][1]~q ))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[4][1]~q ))))

	.dataa(\my_regfile|registers[4][1]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[5][1]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~10 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux30~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N30
cycloneive_lcell_comb \my_regfile|Mux30~11 (
// Equation(s):
// \my_regfile|Mux30~11_combout  = (\my_regfile|Mux30~10_combout  & (((\my_regfile|registers[7][1]~q ) # (!\mux2|out[1]~3_combout )))) # (!\my_regfile|Mux30~10_combout  & (\my_regfile|registers[6][1]~q  & ((\mux2|out[1]~3_combout ))))

	.dataa(\my_regfile|registers[6][1]~q ),
	.datab(\my_regfile|Mux30~10_combout ),
	.datac(\my_regfile|registers[7][1]~q ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~11 .lut_mask = 16'hE2CC;
defparam \my_regfile|Mux30~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N10
cycloneive_lcell_comb \my_regfile|Mux30~17 (
// Equation(s):
// \my_regfile|Mux30~17_combout  = (\mux2|out[0]~2_combout  & (((\my_regfile|registers[13][1]~q ) # (\mux2|out[1]~3_combout )))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[12][1]~q  & ((!\mux2|out[1]~3_combout ))))

	.dataa(\my_regfile|registers[12][1]~q ),
	.datab(\my_regfile|registers[13][1]~q ),
	.datac(\mux2|out[0]~2_combout ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~17 .lut_mask = 16'hF0CA;
defparam \my_regfile|Mux30~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N8
cycloneive_lcell_comb \my_regfile|Mux30~18 (
// Equation(s):
// \my_regfile|Mux30~18_combout  = (\my_regfile|Mux30~17_combout  & ((\my_regfile|registers[15][1]~q ) # ((!\mux2|out[1]~3_combout )))) # (!\my_regfile|Mux30~17_combout  & (((\my_regfile|registers[14][1]~q  & \mux2|out[1]~3_combout ))))

	.dataa(\my_regfile|registers[15][1]~q ),
	.datab(\my_regfile|registers[14][1]~q ),
	.datac(\my_regfile|Mux30~17_combout ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~18 .lut_mask = 16'hACF0;
defparam \my_regfile|Mux30~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N18
cycloneive_lcell_comb \my_regfile|Mux30~12 (
// Equation(s):
// \my_regfile|Mux30~12_combout  = (\mux2|out[1]~3_combout  & (((\my_regfile|registers[10][1]~q ) # (\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[8][1]~q  & ((!\mux2|out[0]~2_combout ))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|registers[8][1]~q ),
	.datac(\my_regfile|registers[10][1]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~12 .lut_mask = 16'hAAE4;
defparam \my_regfile|Mux30~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N4
cycloneive_lcell_comb \my_regfile|Mux30~13 (
// Equation(s):
// \my_regfile|Mux30~13_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux30~12_combout  & (\my_regfile|registers[11][1]~q )) # (!\my_regfile|Mux30~12_combout  & ((\my_regfile|registers[9][1]~q ))))) # (!\mux2|out[0]~2_combout  & 
// (((\my_regfile|Mux30~12_combout ))))

	.dataa(\my_regfile|registers[11][1]~q ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|registers[9][1]~q ),
	.datad(\my_regfile|Mux30~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~13 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux30~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N16
cycloneive_lcell_comb \my_regfile|Mux30~14 (
// Equation(s):
// \my_regfile|Mux30~14_combout  = (\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[3][1]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[1][1]~q ))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|registers[1][1]~q ),
	.datac(\my_regfile|registers[3][1]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~14 .lut_mask = 16'hE400;
defparam \my_regfile|Mux30~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N12
cycloneive_lcell_comb \my_regfile|Mux30~15 (
// Equation(s):
// \my_regfile|Mux30~15_combout  = (\my_regfile|Mux30~14_combout ) # ((\my_regfile|registers[2][1]~q  & (!\mux2|out[0]~2_combout  & \mux2|out[1]~3_combout )))

	.dataa(\my_regfile|registers[2][1]~q ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|Mux30~14_combout ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~15 .lut_mask = 16'hF2F0;
defparam \my_regfile|Mux30~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N6
cycloneive_lcell_comb \my_regfile|Mux30~16 (
// Equation(s):
// \my_regfile|Mux30~16_combout  = (\mux2|out[3]~0_combout  & ((\mux2|out[2]~1_combout ) # ((\my_regfile|Mux30~13_combout )))) # (!\mux2|out[3]~0_combout  & (!\mux2|out[2]~1_combout  & ((\my_regfile|Mux30~15_combout ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|Mux30~13_combout ),
	.datad(\my_regfile|Mux30~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~16 .lut_mask = 16'hB9A8;
defparam \my_regfile|Mux30~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N22
cycloneive_lcell_comb \my_regfile|Mux30~19 (
// Equation(s):
// \my_regfile|Mux30~19_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux30~16_combout  & ((\my_regfile|Mux30~18_combout ))) # (!\my_regfile|Mux30~16_combout  & (\my_regfile|Mux30~11_combout )))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux30~16_combout ))))

	.dataa(\my_regfile|Mux30~11_combout ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|Mux30~18_combout ),
	.datad(\my_regfile|Mux30~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~19 .lut_mask = 16'hF388;
defparam \my_regfile|Mux30~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N26
cycloneive_lcell_comb \my_regfile|Mux30~4 (
// Equation(s):
// \my_regfile|Mux30~4_combout  = (\mux2|out[2]~1_combout  & (((\my_regfile|registers[20][1]~q ) # (\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & (\my_regfile|registers[16][1]~q  & ((!\mux2|out[3]~0_combout ))))

	.dataa(\my_regfile|registers[16][1]~q ),
	.datab(\my_regfile|registers[20][1]~q ),
	.datac(\mux2|out[2]~1_combout ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~4 .lut_mask = 16'hF0CA;
defparam \my_regfile|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N24
cycloneive_lcell_comb \my_regfile|Mux30~5 (
// Equation(s):
// \my_regfile|Mux30~5_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux30~4_combout  & (\my_regfile|registers[28][1]~q )) # (!\my_regfile|Mux30~4_combout  & ((\my_regfile|registers[24][1]~q ))))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux30~4_combout ))))

	.dataa(\my_regfile|registers[28][1]~q ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|registers[24][1]~q ),
	.datad(\my_regfile|Mux30~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~5 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N30
cycloneive_lcell_comb \my_regfile|Mux30~2 (
// Equation(s):
// \my_regfile|Mux30~2_combout  = (\mux2|out[3]~0_combout  & (((\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & ((\mux2|out[2]~1_combout  & (\my_regfile|registers[22][1]~q )) # (!\mux2|out[2]~1_combout  & ((\my_regfile|registers[18][1]~q )))))

	.dataa(\my_regfile|registers[22][1]~q ),
	.datab(\my_regfile|registers[18][1]~q ),
	.datac(\mux2|out[3]~0_combout ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~2 .lut_mask = 16'hFA0C;
defparam \my_regfile|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N26
cycloneive_lcell_comb \my_regfile|Mux30~3 (
// Equation(s):
// \my_regfile|Mux30~3_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux30~2_combout  & (\my_regfile|registers[30][1]~q )) # (!\my_regfile|Mux30~2_combout  & ((\my_regfile|registers[26][1]~q ))))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux30~2_combout ))))

	.dataa(\my_regfile|registers[30][1]~q ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|registers[26][1]~q ),
	.datad(\my_regfile|Mux30~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~3 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N14
cycloneive_lcell_comb \my_regfile|Mux30~6 (
// Equation(s):
// \my_regfile|Mux30~6_combout  = (\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout ) # ((\my_regfile|Mux30~3_combout )))) # (!\mux2|out[1]~3_combout  & (!\mux2|out[0]~2_combout  & (\my_regfile|Mux30~5_combout )))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|Mux30~5_combout ),
	.datad(\my_regfile|Mux30~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~6 .lut_mask = 16'hBA98;
defparam \my_regfile|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N22
cycloneive_lcell_comb \my_regfile|Mux30~0 (
// Equation(s):
// \my_regfile|Mux30~0_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & ((\my_regfile|registers[25][1]~q ))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[17][1]~q ))))

	.dataa(\my_regfile|registers[17][1]~q ),
	.datab(\my_regfile|registers[25][1]~q ),
	.datac(\mux2|out[2]~1_combout ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~0 .lut_mask = 16'hFC0A;
defparam \my_regfile|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N2
cycloneive_lcell_comb \my_regfile|Mux30~1 (
// Equation(s):
// \my_regfile|Mux30~1_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux30~0_combout  & (\my_regfile|registers[29][1]~q )) # (!\my_regfile|Mux30~0_combout  & ((\my_regfile|registers[21][1]~q ))))) # (!\mux2|out[2]~1_combout  & 
// (\my_regfile|Mux30~0_combout ))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|Mux30~0_combout ),
	.datac(\my_regfile|registers[29][1]~q ),
	.datad(\my_regfile|registers[21][1]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~1 .lut_mask = 16'hE6C4;
defparam \my_regfile|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N20
cycloneive_lcell_comb \my_regfile|Mux30~7 (
// Equation(s):
// \my_regfile|Mux30~7_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & ((\my_regfile|registers[27][1]~q ))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[19][1]~q ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[19][1]~q ),
	.datac(\my_regfile|registers[27][1]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~7 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N0
cycloneive_lcell_comb \my_regfile|Mux30~8 (
// Equation(s):
// \my_regfile|Mux30~8_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux30~7_combout  & ((\my_regfile|registers[31][1]~q ))) # (!\my_regfile|Mux30~7_combout  & (\my_regfile|registers[23][1]~q )))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux30~7_combout ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[23][1]~q ),
	.datac(\my_regfile|registers[31][1]~q ),
	.datad(\my_regfile|Mux30~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~8 .lut_mask = 16'hF588;
defparam \my_regfile|Mux30~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N28
cycloneive_lcell_comb \my_regfile|Mux30~9 (
// Equation(s):
// \my_regfile|Mux30~9_combout  = (\my_regfile|Mux30~6_combout  & (((\my_regfile|Mux30~8_combout ) # (!\mux2|out[0]~2_combout )))) # (!\my_regfile|Mux30~6_combout  & (\my_regfile|Mux30~1_combout  & (\mux2|out[0]~2_combout )))

	.dataa(\my_regfile|Mux30~6_combout ),
	.datab(\my_regfile|Mux30~1_combout ),
	.datac(\mux2|out[0]~2_combout ),
	.datad(\my_regfile|Mux30~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~9 .lut_mask = 16'hEA4A;
defparam \my_regfile|Mux30~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~66 (
// Equation(s):
// \my_regfile|data_readRegA[1]~66_combout  = ((\mux2|out[4]~4_combout  & ((\my_regfile|Mux30~9_combout ))) # (!\mux2|out[4]~4_combout  & (\my_regfile|Mux30~19_combout ))) # (!\my_regfile|data_readRegA~35_combout )

	.dataa(\my_regfile|data_readRegA~35_combout ),
	.datab(\mux2|out[4]~4_combout ),
	.datac(\my_regfile|Mux30~19_combout ),
	.datad(\my_regfile|Mux30~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~66 .lut_mask = 16'hFD75;
defparam \my_regfile|data_readRegA[1]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N9
dffeas \my_regfile|registers[27][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y39_N13
dffeas \my_regfile|registers[23][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N9
dffeas \my_regfile|registers[19][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N8
cycloneive_lcell_comb \my_regfile|Mux63~7 (
// Equation(s):
// \my_regfile|Mux63~7_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|registers[23][0]~q ) # ((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & (((\my_regfile|registers[19][0]~q  & !\mux3|out[3]~4_combout ))))

	.dataa(\my_regfile|registers[23][0]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[19][0]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux63~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux63~7 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux63~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N3
dffeas \my_regfile|registers[31][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N2
cycloneive_lcell_comb \my_regfile|Mux63~8 (
// Equation(s):
// \my_regfile|Mux63~8_combout  = (\my_regfile|Mux63~7_combout  & (((\my_regfile|registers[31][0]~q ) # (!\mux3|out[3]~4_combout )))) # (!\my_regfile|Mux63~7_combout  & (\my_regfile|registers[27][0]~q  & ((\mux3|out[3]~4_combout ))))

	.dataa(\my_regfile|registers[27][0]~q ),
	.datab(\my_regfile|Mux63~7_combout ),
	.datac(\my_regfile|registers[31][0]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux63~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux63~8 .lut_mask = 16'hE2CC;
defparam \my_regfile|Mux63~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N11
dffeas \my_regfile|registers[29][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N5
dffeas \my_regfile|registers[21][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N5
dffeas \my_regfile|registers[17][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N4
cycloneive_lcell_comb \my_regfile|Mux63~0 (
// Equation(s):
// \my_regfile|Mux63~0_combout  = (\mux3|out[3]~4_combout  & (((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & ((\mux3|out[2]~7_combout  & (\my_regfile|registers[21][0]~q )) # (!\mux3|out[2]~7_combout  & ((\my_regfile|registers[17][0]~q )))))

	.dataa(\my_regfile|registers[21][0]~q ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|registers[17][0]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux63~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux63~0 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N8
cycloneive_lcell_comb \my_regfile|Mux63~1 (
// Equation(s):
// \my_regfile|Mux63~1_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|Mux63~0_combout  & (\my_regfile|registers[29][0]~q )) # (!\my_regfile|Mux63~0_combout  & ((\my_regfile|registers[25][0]~q ))))) # (!\mux3|out[3]~4_combout  & 
// (((\my_regfile|Mux63~0_combout ))))

	.dataa(\mux3|out[3]~4_combout ),
	.datab(\my_regfile|registers[29][0]~q ),
	.datac(\my_regfile|registers[25][0]~q ),
	.datad(\my_regfile|Mux63~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux63~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux63~1 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux63~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N1
dffeas \my_regfile|registers[22][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N23
dffeas \my_regfile|registers[30][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N3
dffeas \my_regfile|registers[26][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N13
dffeas \my_regfile|registers[18][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N12
cycloneive_lcell_comb \my_regfile|Mux63~2 (
// Equation(s):
// \my_regfile|Mux63~2_combout  = (\mux3|out[3]~4_combout  & ((\my_regfile|registers[26][0]~q ) # ((\mux3|out[2]~7_combout )))) # (!\mux3|out[3]~4_combout  & (((\my_regfile|registers[18][0]~q  & !\mux3|out[2]~7_combout ))))

	.dataa(\my_regfile|registers[26][0]~q ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|registers[18][0]~q ),
	.datad(\mux3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux63~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux63~2 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux63~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N22
cycloneive_lcell_comb \my_regfile|Mux63~3 (
// Equation(s):
// \my_regfile|Mux63~3_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux63~2_combout  & ((\my_regfile|registers[30][0]~q ))) # (!\my_regfile|Mux63~2_combout  & (\my_regfile|registers[22][0]~q )))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux63~2_combout ))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|registers[22][0]~q ),
	.datac(\my_regfile|registers[30][0]~q ),
	.datad(\my_regfile|Mux63~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux63~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux63~3 .lut_mask = 16'hF588;
defparam \my_regfile|Mux63~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N17
dffeas \my_regfile|registers[20][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N1
dffeas \my_regfile|registers[28][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N19
dffeas \my_regfile|registers[24][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N29
dffeas \my_regfile|registers[16][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N28
cycloneive_lcell_comb \my_regfile|Mux63~4 (
// Equation(s):
// \my_regfile|Mux63~4_combout  = (\mux3|out[2]~7_combout  & (((\mux3|out[3]~4_combout )))) # (!\mux3|out[2]~7_combout  & ((\mux3|out[3]~4_combout  & (\my_regfile|registers[24][0]~q )) # (!\mux3|out[3]~4_combout  & ((\my_regfile|registers[16][0]~q )))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\my_regfile|registers[24][0]~q ),
	.datac(\my_regfile|registers[16][0]~q ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux63~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux63~4 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux63~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N0
cycloneive_lcell_comb \my_regfile|Mux63~5 (
// Equation(s):
// \my_regfile|Mux63~5_combout  = (\mux3|out[2]~7_combout  & ((\my_regfile|Mux63~4_combout  & ((\my_regfile|registers[28][0]~q ))) # (!\my_regfile|Mux63~4_combout  & (\my_regfile|registers[20][0]~q )))) # (!\mux3|out[2]~7_combout  & 
// (((\my_regfile|Mux63~4_combout ))))

	.dataa(\my_regfile|registers[20][0]~q ),
	.datab(\mux3|out[2]~7_combout ),
	.datac(\my_regfile|registers[28][0]~q ),
	.datad(\my_regfile|Mux63~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux63~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux63~5 .lut_mask = 16'hF388;
defparam \my_regfile|Mux63~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N6
cycloneive_lcell_comb \my_regfile|Mux63~6 (
// Equation(s):
// \my_regfile|Mux63~6_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux63~3_combout ) # ((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & (((!\mux3|out[0]~10_combout  & \my_regfile|Mux63~5_combout ))))

	.dataa(\my_regfile|Mux63~3_combout ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\mux3|out[0]~10_combout ),
	.datad(\my_regfile|Mux63~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux63~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux63~6 .lut_mask = 16'hCBC8;
defparam \my_regfile|Mux63~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N8
cycloneive_lcell_comb \my_regfile|Mux63~9 (
// Equation(s):
// \my_regfile|Mux63~9_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux63~6_combout  & (\my_regfile|Mux63~8_combout )) # (!\my_regfile|Mux63~6_combout  & ((\my_regfile|Mux63~1_combout ))))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux63~6_combout ))))

	.dataa(\my_regfile|Mux63~8_combout ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|Mux63~1_combout ),
	.datad(\my_regfile|Mux63~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux63~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux63~9 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux63~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N17
dffeas \my_regfile|registers[11][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N5
dffeas \my_regfile|registers[9][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N27
dffeas \my_regfile|registers[8][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N25
dffeas \my_regfile|registers[10][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N12
cycloneive_lcell_comb \my_regfile|Mux63~10 (
// Equation(s):
// \my_regfile|Mux63~10_combout  = (\mux3|out[0]~10_combout  & (((\mux3|out[1]~13_combout )))) # (!\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & ((\my_regfile|registers[10][0]~q ))) # (!\mux3|out[1]~13_combout  & (\my_regfile|registers[8][0]~q ))))

	.dataa(\my_regfile|registers[8][0]~q ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\mux3|out[1]~13_combout ),
	.datad(\my_regfile|registers[10][0]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux63~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux63~10 .lut_mask = 16'hF2C2;
defparam \my_regfile|Mux63~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N4
cycloneive_lcell_comb \my_regfile|Mux63~11 (
// Equation(s):
// \my_regfile|Mux63~11_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|Mux63~10_combout  & (\my_regfile|registers[11][0]~q )) # (!\my_regfile|Mux63~10_combout  & ((\my_regfile|registers[9][0]~q ))))) # (!\mux3|out[0]~10_combout  & 
// (((\my_regfile|Mux63~10_combout ))))

	.dataa(\my_regfile|registers[11][0]~q ),
	.datab(\mux3|out[0]~10_combout ),
	.datac(\my_regfile|registers[9][0]~q ),
	.datad(\my_regfile|Mux63~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux63~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux63~11 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux63~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N27
dffeas \my_regfile|registers[15][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux4|out[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y37_N1
dffeas \my_regfile|registers[14][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N5
dffeas \my_regfile|registers[13][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y37_N19
dffeas \my_regfile|registers[12][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N18
cycloneive_lcell_comb \my_regfile|Mux63~17 (
// Equation(s):
// \my_regfile|Mux63~17_combout  = (\mux3|out[1]~13_combout  & (((\mux3|out[0]~10_combout )))) # (!\mux3|out[1]~13_combout  & ((\mux3|out[0]~10_combout  & (\my_regfile|registers[13][0]~q )) # (!\mux3|out[0]~10_combout  & ((\my_regfile|registers[12][0]~q 
// )))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[13][0]~q ),
	.datac(\my_regfile|registers[12][0]~q ),
	.datad(\mux3|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux63~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux63~17 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux63~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N0
cycloneive_lcell_comb \my_regfile|Mux63~18 (
// Equation(s):
// \my_regfile|Mux63~18_combout  = (\mux3|out[1]~13_combout  & ((\my_regfile|Mux63~17_combout  & (\my_regfile|registers[15][0]~q )) # (!\my_regfile|Mux63~17_combout  & ((\my_regfile|registers[14][0]~q ))))) # (!\mux3|out[1]~13_combout  & 
// (((\my_regfile|Mux63~17_combout ))))

	.dataa(\mux3|out[1]~13_combout ),
	.datab(\my_regfile|registers[15][0]~q ),
	.datac(\my_regfile|registers[14][0]~q ),
	.datad(\my_regfile|Mux63~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux63~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux63~18 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux63~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N12
cycloneive_lcell_comb \my_regfile|registers[6][0]~feeder (
// Equation(s):
// \my_regfile|registers[6][0]~feeder_combout  = \mux4|out[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux4|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[6][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[6][0]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[6][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N13
dffeas \my_regfile|registers[6][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[6][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N29
dffeas \my_regfile|registers[5][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N29
dffeas \my_regfile|registers[4][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N28
cycloneive_lcell_comb \my_regfile|Mux63~12 (
// Equation(s):
// \my_regfile|Mux63~12_combout  = (\mux3|out[0]~10_combout  & ((\my_regfile|registers[5][0]~q ) # ((\mux3|out[1]~13_combout )))) # (!\mux3|out[0]~10_combout  & (((\my_regfile|registers[4][0]~q  & !\mux3|out[1]~13_combout ))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|registers[5][0]~q ),
	.datac(\my_regfile|registers[4][0]~q ),
	.datad(\mux3|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux63~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux63~12 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux63~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N15
dffeas \my_regfile|registers[7][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N14
cycloneive_lcell_comb \my_regfile|Mux63~13 (
// Equation(s):
// \my_regfile|Mux63~13_combout  = (\my_regfile|Mux63~12_combout  & (((\my_regfile|registers[7][0]~q ) # (!\mux3|out[1]~13_combout )))) # (!\my_regfile|Mux63~12_combout  & (\my_regfile|registers[6][0]~q  & ((\mux3|out[1]~13_combout ))))

	.dataa(\my_regfile|registers[6][0]~q ),
	.datab(\my_regfile|Mux63~12_combout ),
	.datac(\my_regfile|registers[7][0]~q ),
	.datad(\mux3|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux63~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux63~13 .lut_mask = 16'hE2CC;
defparam \my_regfile|Mux63~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N13
dffeas \my_regfile|registers[2][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N5
dffeas \my_regfile|registers[3][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N3
dffeas \my_regfile|registers[1][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N2
cycloneive_lcell_comb \my_regfile|Mux63~14 (
// Equation(s):
// \my_regfile|Mux63~14_combout  = (\mux3|out[0]~10_combout  & ((\mux3|out[1]~13_combout  & (\my_regfile|registers[3][0]~q )) # (!\mux3|out[1]~13_combout  & ((\my_regfile|registers[1][0]~q )))))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\my_regfile|registers[3][0]~q ),
	.datac(\my_regfile|registers[1][0]~q ),
	.datad(\mux3|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux63~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux63~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux63~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N12
cycloneive_lcell_comb \my_regfile|Mux63~15 (
// Equation(s):
// \my_regfile|Mux63~15_combout  = (\my_regfile|Mux63~14_combout ) # ((!\mux3|out[0]~10_combout  & (\mux3|out[1]~13_combout  & \my_regfile|registers[2][0]~q )))

	.dataa(\mux3|out[0]~10_combout ),
	.datab(\mux3|out[1]~13_combout ),
	.datac(\my_regfile|registers[2][0]~q ),
	.datad(\my_regfile|Mux63~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux63~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux63~15 .lut_mask = 16'hFF40;
defparam \my_regfile|Mux63~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N30
cycloneive_lcell_comb \my_regfile|Mux63~16 (
// Equation(s):
// \my_regfile|Mux63~16_combout  = (\mux3|out[2]~7_combout  & ((\mux3|out[3]~4_combout ) # ((\my_regfile|Mux63~13_combout )))) # (!\mux3|out[2]~7_combout  & (!\mux3|out[3]~4_combout  & ((\my_regfile|Mux63~15_combout ))))

	.dataa(\mux3|out[2]~7_combout ),
	.datab(\mux3|out[3]~4_combout ),
	.datac(\my_regfile|Mux63~13_combout ),
	.datad(\my_regfile|Mux63~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux63~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux63~16 .lut_mask = 16'hB9A8;
defparam \my_regfile|Mux63~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N18
cycloneive_lcell_comb \my_regfile|Mux63~19 (
// Equation(s):
// \my_regfile|Mux63~19_combout  = (\my_regfile|Mux63~16_combout  & (((\my_regfile|Mux63~18_combout ) # (!\mux3|out[3]~4_combout )))) # (!\my_regfile|Mux63~16_combout  & (\my_regfile|Mux63~11_combout  & ((\mux3|out[3]~4_combout ))))

	.dataa(\my_regfile|Mux63~11_combout ),
	.datab(\my_regfile|Mux63~18_combout ),
	.datac(\my_regfile|Mux63~16_combout ),
	.datad(\mux3|out[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux63~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux63~19 .lut_mask = 16'hCAF0;
defparam \my_regfile|Mux63~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N20
cycloneive_lcell_comb \my_regfile|Mux63~20 (
// Equation(s):
// \my_regfile|Mux63~20_combout  = (\mux3|out[4]~15_combout  & (\my_regfile|Mux63~9_combout )) # (!\mux3|out[4]~15_combout  & ((\my_regfile|Mux63~19_combout )))

	.dataa(gnd),
	.datab(\mux3|out[4]~15_combout ),
	.datac(\my_regfile|Mux63~9_combout ),
	.datad(\my_regfile|Mux63~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux63~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux63~20 .lut_mask = 16'hF3C0;
defparam \my_regfile|Mux63~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N26
cycloneive_lcell_comb \my_processor|data_operandB[0]~31 (
// Equation(s):
// \my_processor|data_operandB[0]~31_combout  = (\my_processor|decoder|ALUinB~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [0])) # (!\my_processor|decoder|ALUinB~1_combout  & (((\my_regfile|Mux63~20_combout ) # 
// (!\my_regfile|data_readRegB~35_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.datab(\my_processor|decoder|ALUinB~1_combout ),
	.datac(\my_regfile|data_readRegB~35_combout ),
	.datad(\my_regfile|Mux63~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_operandB[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_operandB[0]~31 .lut_mask = 16'hBB8B;
defparam \my_processor|data_operandB[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N4
cycloneive_lcell_comb \my_regfile|Mux31~17 (
// Equation(s):
// \my_regfile|Mux31~17_combout  = (\mux2|out[1]~3_combout  & (((\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout  & ((\my_regfile|registers[13][0]~q ))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[12][0]~q ))))

	.dataa(\my_regfile|registers[12][0]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[13][0]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~17 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux31~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N10
cycloneive_lcell_comb \my_regfile|Mux31~18 (
// Equation(s):
// \my_regfile|Mux31~18_combout  = (\my_regfile|Mux31~17_combout  & ((\my_regfile|registers[15][0]~q ) # ((!\mux2|out[1]~3_combout )))) # (!\my_regfile|Mux31~17_combout  & (((\my_regfile|registers[14][0]~q  & \mux2|out[1]~3_combout ))))

	.dataa(\my_regfile|Mux31~17_combout ),
	.datab(\my_regfile|registers[15][0]~q ),
	.datac(\my_regfile|registers[14][0]~q ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~18 .lut_mask = 16'hD8AA;
defparam \my_regfile|Mux31~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N24
cycloneive_lcell_comb \my_regfile|Mux31~10 (
// Equation(s):
// \my_regfile|Mux31~10_combout  = (\mux2|out[1]~3_combout  & (((\my_regfile|registers[10][0]~q ) # (\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[8][0]~q  & ((!\mux2|out[0]~2_combout ))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|registers[8][0]~q ),
	.datac(\my_regfile|registers[10][0]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~10 .lut_mask = 16'hAAE4;
defparam \my_regfile|Mux31~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N10
cycloneive_lcell_comb \my_regfile|Mux31~11 (
// Equation(s):
// \my_regfile|Mux31~11_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux31~10_combout  & ((\my_regfile|registers[11][0]~q ))) # (!\my_regfile|Mux31~10_combout  & (\my_regfile|registers[9][0]~q )))) # (!\mux2|out[0]~2_combout  & 
// (((\my_regfile|Mux31~10_combout ))))

	.dataa(\my_regfile|registers[9][0]~q ),
	.datab(\my_regfile|registers[11][0]~q ),
	.datac(\mux2|out[0]~2_combout ),
	.datad(\my_regfile|Mux31~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~11 .lut_mask = 16'hCFA0;
defparam \my_regfile|Mux31~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N4
cycloneive_lcell_comb \my_regfile|Mux31~14 (
// Equation(s):
// \my_regfile|Mux31~14_combout  = (\mux2|out[0]~2_combout  & ((\mux2|out[1]~3_combout  & ((\my_regfile|registers[3][0]~q ))) # (!\mux2|out[1]~3_combout  & (\my_regfile|registers[1][0]~q ))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|registers[1][0]~q ),
	.datac(\my_regfile|registers[3][0]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~14 .lut_mask = 16'hE400;
defparam \my_regfile|Mux31~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N18
cycloneive_lcell_comb \my_regfile|Mux31~15 (
// Equation(s):
// \my_regfile|Mux31~15_combout  = (\my_regfile|Mux31~14_combout ) # ((\my_regfile|registers[2][0]~q  & (!\mux2|out[0]~2_combout  & \mux2|out[1]~3_combout )))

	.dataa(\my_regfile|Mux31~14_combout ),
	.datab(\my_regfile|registers[2][0]~q ),
	.datac(\mux2|out[0]~2_combout ),
	.datad(\mux2|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~15 .lut_mask = 16'hAEAA;
defparam \my_regfile|Mux31~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N28
cycloneive_lcell_comb \my_regfile|Mux31~12 (
// Equation(s):
// \my_regfile|Mux31~12_combout  = (\mux2|out[1]~3_combout  & (((\mux2|out[0]~2_combout )))) # (!\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout  & ((\my_regfile|registers[5][0]~q ))) # (!\mux2|out[0]~2_combout  & (\my_regfile|registers[4][0]~q ))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\my_regfile|registers[4][0]~q ),
	.datac(\my_regfile|registers[5][0]~q ),
	.datad(\mux2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~12 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux31~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N22
cycloneive_lcell_comb \my_regfile|Mux31~13 (
// Equation(s):
// \my_regfile|Mux31~13_combout  = (\mux2|out[1]~3_combout  & ((\my_regfile|Mux31~12_combout  & ((\my_regfile|registers[7][0]~q ))) # (!\my_regfile|Mux31~12_combout  & (\my_regfile|registers[6][0]~q )))) # (!\mux2|out[1]~3_combout  & 
// (((\my_regfile|Mux31~12_combout ))))

	.dataa(\my_regfile|registers[6][0]~q ),
	.datab(\mux2|out[1]~3_combout ),
	.datac(\my_regfile|registers[7][0]~q ),
	.datad(\my_regfile|Mux31~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~13 .lut_mask = 16'hF388;
defparam \my_regfile|Mux31~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N16
cycloneive_lcell_comb \my_regfile|Mux31~16 (
// Equation(s):
// \my_regfile|Mux31~16_combout  = (\mux2|out[3]~0_combout  & (((\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & ((\mux2|out[2]~1_combout  & ((\my_regfile|Mux31~13_combout ))) # (!\mux2|out[2]~1_combout  & (\my_regfile|Mux31~15_combout ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|Mux31~15_combout ),
	.datac(\mux2|out[2]~1_combout ),
	.datad(\my_regfile|Mux31~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~16 .lut_mask = 16'hF4A4;
defparam \my_regfile|Mux31~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N24
cycloneive_lcell_comb \my_regfile|Mux31~19 (
// Equation(s):
// \my_regfile|Mux31~19_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux31~16_combout  & (\my_regfile|Mux31~18_combout )) # (!\my_regfile|Mux31~16_combout  & ((\my_regfile|Mux31~11_combout ))))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux31~16_combout ))))

	.dataa(\my_regfile|Mux31~18_combout ),
	.datab(\mux2|out[3]~0_combout ),
	.datac(\my_regfile|Mux31~11_combout ),
	.datad(\my_regfile|Mux31~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~19 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux31~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~67 (
// Equation(s):
// \my_regfile|data_readRegA[0]~67_combout  = ((\mux2|out[4]~4_combout  & ((\my_regfile|Mux31~9_combout ))) # (!\mux2|out[4]~4_combout  & (\my_regfile|Mux31~19_combout ))) # (!\my_regfile|data_readRegA~35_combout )

	.dataa(\my_regfile|data_readRegA~35_combout ),
	.datab(\my_regfile|Mux31~19_combout ),
	.datac(\mux2|out[4]~4_combout ),
	.datad(\my_regfile|Mux31~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~67 .lut_mask = 16'hFD5D;
defparam \my_regfile|data_readRegA[0]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N16
cycloneive_lcell_comb \my_processor|myalu|Add0~1 (
// Equation(s):
// \my_processor|myalu|Add0~1_cout  = CARRY((\my_processor|data_operandB[0]~31_combout  & \my_regfile|data_readRegA[0]~67_combout ))

	.dataa(\my_processor|data_operandB[0]~31_combout ),
	.datab(\my_regfile|data_readRegA[0]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\my_processor|myalu|Add0~1_cout ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~1 .lut_mask = 16'h0088;
defparam \my_processor|myalu|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N18
cycloneive_lcell_comb \my_processor|myalu|Add0~3 (
// Equation(s):
// \my_processor|myalu|Add0~3_cout  = CARRY((\my_processor|data_operandB[1]~30_combout  & (!\my_regfile|data_readRegA[1]~66_combout  & !\my_processor|myalu|Add0~1_cout )) # (!\my_processor|data_operandB[1]~30_combout  & ((!\my_processor|myalu|Add0~1_cout ) # 
// (!\my_regfile|data_readRegA[1]~66_combout ))))

	.dataa(\my_processor|data_operandB[1]~30_combout ),
	.datab(\my_regfile|data_readRegA[1]~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~1_cout ),
	.combout(),
	.cout(\my_processor|myalu|Add0~3_cout ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~3 .lut_mask = 16'h0017;
defparam \my_processor|myalu|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N20
cycloneive_lcell_comb \my_processor|myalu|Add0~5 (
// Equation(s):
// \my_processor|myalu|Add0~5_cout  = CARRY((\my_processor|data_operandB[2]~29_combout  & ((\my_regfile|data_readRegA[2]~65_combout ) # (!\my_processor|myalu|Add0~3_cout ))) # (!\my_processor|data_operandB[2]~29_combout  & 
// (\my_regfile|data_readRegA[2]~65_combout  & !\my_processor|myalu|Add0~3_cout )))

	.dataa(\my_processor|data_operandB[2]~29_combout ),
	.datab(\my_regfile|data_readRegA[2]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~3_cout ),
	.combout(),
	.cout(\my_processor|myalu|Add0~5_cout ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~5 .lut_mask = 16'h008E;
defparam \my_processor|myalu|Add0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N22
cycloneive_lcell_comb \my_processor|myalu|Add0~7 (
// Equation(s):
// \my_processor|myalu|Add0~7_cout  = CARRY((\my_regfile|data_readRegA[3]~64_combout  & (!\my_processor|data_operandB[3]~28_combout  & !\my_processor|myalu|Add0~5_cout )) # (!\my_regfile|data_readRegA[3]~64_combout  & ((!\my_processor|myalu|Add0~5_cout ) # 
// (!\my_processor|data_operandB[3]~28_combout ))))

	.dataa(\my_regfile|data_readRegA[3]~64_combout ),
	.datab(\my_processor|data_operandB[3]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~5_cout ),
	.combout(),
	.cout(\my_processor|myalu|Add0~7_cout ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~7 .lut_mask = 16'h0017;
defparam \my_processor|myalu|Add0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N24
cycloneive_lcell_comb \my_processor|myalu|Add0~9 (
// Equation(s):
// \my_processor|myalu|Add0~9_cout  = CARRY((\my_processor|data_operandB[4]~27_combout  & ((\my_regfile|data_readRegA[4]~63_combout ) # (!\my_processor|myalu|Add0~7_cout ))) # (!\my_processor|data_operandB[4]~27_combout  & 
// (\my_regfile|data_readRegA[4]~63_combout  & !\my_processor|myalu|Add0~7_cout )))

	.dataa(\my_processor|data_operandB[4]~27_combout ),
	.datab(\my_regfile|data_readRegA[4]~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~7_cout ),
	.combout(),
	.cout(\my_processor|myalu|Add0~9_cout ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~9 .lut_mask = 16'h008E;
defparam \my_processor|myalu|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N26
cycloneive_lcell_comb \my_processor|myalu|Add0~11 (
// Equation(s):
// \my_processor|myalu|Add0~11_cout  = CARRY((\my_processor|data_operandB[5]~26_combout  & (!\my_regfile|data_readRegA[5]~62_combout  & !\my_processor|myalu|Add0~9_cout )) # (!\my_processor|data_operandB[5]~26_combout  & ((!\my_processor|myalu|Add0~9_cout ) 
// # (!\my_regfile|data_readRegA[5]~62_combout ))))

	.dataa(\my_processor|data_operandB[5]~26_combout ),
	.datab(\my_regfile|data_readRegA[5]~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~9_cout ),
	.combout(),
	.cout(\my_processor|myalu|Add0~11_cout ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~11 .lut_mask = 16'h0017;
defparam \my_processor|myalu|Add0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N28
cycloneive_lcell_comb \my_processor|myalu|Add0~13 (
// Equation(s):
// \my_processor|myalu|Add0~13_cout  = CARRY((\my_processor|data_operandB[6]~25_combout  & ((\my_regfile|data_readRegA[6]~61_combout ) # (!\my_processor|myalu|Add0~11_cout ))) # (!\my_processor|data_operandB[6]~25_combout  & 
// (\my_regfile|data_readRegA[6]~61_combout  & !\my_processor|myalu|Add0~11_cout )))

	.dataa(\my_processor|data_operandB[6]~25_combout ),
	.datab(\my_regfile|data_readRegA[6]~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~11_cout ),
	.combout(),
	.cout(\my_processor|myalu|Add0~13_cout ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~13 .lut_mask = 16'h008E;
defparam \my_processor|myalu|Add0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N30
cycloneive_lcell_comb \my_processor|myalu|Add0~15 (
// Equation(s):
// \my_processor|myalu|Add0~15_cout  = CARRY((\my_processor|data_operandB[7]~24_combout  & (!\my_regfile|data_readRegA[7]~60_combout  & !\my_processor|myalu|Add0~13_cout )) # (!\my_processor|data_operandB[7]~24_combout  & ((!\my_processor|myalu|Add0~13_cout 
// ) # (!\my_regfile|data_readRegA[7]~60_combout ))))

	.dataa(\my_processor|data_operandB[7]~24_combout ),
	.datab(\my_regfile|data_readRegA[7]~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~13_cout ),
	.combout(),
	.cout(\my_processor|myalu|Add0~15_cout ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~15 .lut_mask = 16'h0017;
defparam \my_processor|myalu|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N0
cycloneive_lcell_comb \my_processor|myalu|Add0~17 (
// Equation(s):
// \my_processor|myalu|Add0~17_cout  = CARRY((\my_regfile|data_readRegA[8]~59_combout  & ((\my_processor|data_operandB[8]~23_combout ) # (!\my_processor|myalu|Add0~15_cout ))) # (!\my_regfile|data_readRegA[8]~59_combout  & 
// (\my_processor|data_operandB[8]~23_combout  & !\my_processor|myalu|Add0~15_cout )))

	.dataa(\my_regfile|data_readRegA[8]~59_combout ),
	.datab(\my_processor|data_operandB[8]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~15_cout ),
	.combout(),
	.cout(\my_processor|myalu|Add0~17_cout ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~17 .lut_mask = 16'h008E;
defparam \my_processor|myalu|Add0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N2
cycloneive_lcell_comb \my_processor|myalu|Add0~19 (
// Equation(s):
// \my_processor|myalu|Add0~19_cout  = CARRY((\my_processor|data_operandB[9]~22_combout  & (!\my_regfile|data_readRegA[9]~58_combout  & !\my_processor|myalu|Add0~17_cout )) # (!\my_processor|data_operandB[9]~22_combout  & ((!\my_processor|myalu|Add0~17_cout 
// ) # (!\my_regfile|data_readRegA[9]~58_combout ))))

	.dataa(\my_processor|data_operandB[9]~22_combout ),
	.datab(\my_regfile|data_readRegA[9]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~17_cout ),
	.combout(),
	.cout(\my_processor|myalu|Add0~19_cout ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~19 .lut_mask = 16'h0017;
defparam \my_processor|myalu|Add0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N4
cycloneive_lcell_comb \my_processor|myalu|Add0~21 (
// Equation(s):
// \my_processor|myalu|Add0~21_cout  = CARRY((\my_regfile|data_readRegA[10]~57_combout  & ((\my_processor|data_operandB[10]~21_combout ) # (!\my_processor|myalu|Add0~19_cout ))) # (!\my_regfile|data_readRegA[10]~57_combout  & 
// (\my_processor|data_operandB[10]~21_combout  & !\my_processor|myalu|Add0~19_cout )))

	.dataa(\my_regfile|data_readRegA[10]~57_combout ),
	.datab(\my_processor|data_operandB[10]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~19_cout ),
	.combout(),
	.cout(\my_processor|myalu|Add0~21_cout ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~21 .lut_mask = 16'h008E;
defparam \my_processor|myalu|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N6
cycloneive_lcell_comb \my_processor|myalu|Add0~23 (
// Equation(s):
// \my_processor|myalu|Add0~23_cout  = CARRY((\my_processor|data_operandB[11]~20_combout  & (!\my_regfile|data_readRegA[11]~56_combout  & !\my_processor|myalu|Add0~21_cout )) # (!\my_processor|data_operandB[11]~20_combout  & 
// ((!\my_processor|myalu|Add0~21_cout ) # (!\my_regfile|data_readRegA[11]~56_combout ))))

	.dataa(\my_processor|data_operandB[11]~20_combout ),
	.datab(\my_regfile|data_readRegA[11]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~21_cout ),
	.combout(),
	.cout(\my_processor|myalu|Add0~23_cout ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~23 .lut_mask = 16'h0017;
defparam \my_processor|myalu|Add0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N8
cycloneive_lcell_comb \my_processor|myalu|Add0~25 (
// Equation(s):
// \my_processor|myalu|Add0~25_cout  = CARRY((\my_processor|data_operandB[12]~19_combout  & ((\my_regfile|data_readRegA[12]~55_combout ) # (!\my_processor|myalu|Add0~23_cout ))) # (!\my_processor|data_operandB[12]~19_combout  & 
// (\my_regfile|data_readRegA[12]~55_combout  & !\my_processor|myalu|Add0~23_cout )))

	.dataa(\my_processor|data_operandB[12]~19_combout ),
	.datab(\my_regfile|data_readRegA[12]~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~23_cout ),
	.combout(),
	.cout(\my_processor|myalu|Add0~25_cout ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~25 .lut_mask = 16'h008E;
defparam \my_processor|myalu|Add0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N10
cycloneive_lcell_comb \my_processor|myalu|Add0~27 (
// Equation(s):
// \my_processor|myalu|Add0~27_cout  = CARRY((\my_regfile|data_readRegA[13]~54_combout  & (!\my_processor|data_operandB[13]~18_combout  & !\my_processor|myalu|Add0~25_cout )) # (!\my_regfile|data_readRegA[13]~54_combout  & ((!\my_processor|myalu|Add0~25_cout 
// ) # (!\my_processor|data_operandB[13]~18_combout ))))

	.dataa(\my_regfile|data_readRegA[13]~54_combout ),
	.datab(\my_processor|data_operandB[13]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~25_cout ),
	.combout(),
	.cout(\my_processor|myalu|Add0~27_cout ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~27 .lut_mask = 16'h0017;
defparam \my_processor|myalu|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N12
cycloneive_lcell_comb \my_processor|myalu|Add0~29 (
// Equation(s):
// \my_processor|myalu|Add0~29_cout  = CARRY((\my_regfile|data_readRegA[14]~53_combout  & ((\my_processor|data_operandB[14]~17_combout ) # (!\my_processor|myalu|Add0~27_cout ))) # (!\my_regfile|data_readRegA[14]~53_combout  & 
// (\my_processor|data_operandB[14]~17_combout  & !\my_processor|myalu|Add0~27_cout )))

	.dataa(\my_regfile|data_readRegA[14]~53_combout ),
	.datab(\my_processor|data_operandB[14]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~27_cout ),
	.combout(),
	.cout(\my_processor|myalu|Add0~29_cout ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~29 .lut_mask = 16'h008E;
defparam \my_processor|myalu|Add0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N14
cycloneive_lcell_comb \my_processor|myalu|Add0~31 (
// Equation(s):
// \my_processor|myalu|Add0~31_cout  = CARRY((\my_processor|data_operandB[15]~16_combout  & (!\my_regfile|data_readRegA[15]~52_combout  & !\my_processor|myalu|Add0~29_cout )) # (!\my_processor|data_operandB[15]~16_combout  & 
// ((!\my_processor|myalu|Add0~29_cout ) # (!\my_regfile|data_readRegA[15]~52_combout ))))

	.dataa(\my_processor|data_operandB[15]~16_combout ),
	.datab(\my_regfile|data_readRegA[15]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~29_cout ),
	.combout(),
	.cout(\my_processor|myalu|Add0~31_cout ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~31 .lut_mask = 16'h0017;
defparam \my_processor|myalu|Add0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N16
cycloneive_lcell_comb \my_processor|myalu|Add0~33 (
// Equation(s):
// \my_processor|myalu|Add0~33_cout  = CARRY((\my_processor|data_operandB[16]~15_combout  & ((\my_regfile|data_readRegA[16]~51_combout ) # (!\my_processor|myalu|Add0~31_cout ))) # (!\my_processor|data_operandB[16]~15_combout  & 
// (\my_regfile|data_readRegA[16]~51_combout  & !\my_processor|myalu|Add0~31_cout )))

	.dataa(\my_processor|data_operandB[16]~15_combout ),
	.datab(\my_regfile|data_readRegA[16]~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~31_cout ),
	.combout(),
	.cout(\my_processor|myalu|Add0~33_cout ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~33 .lut_mask = 16'h008E;
defparam \my_processor|myalu|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N18
cycloneive_lcell_comb \my_processor|myalu|Add0~35 (
// Equation(s):
// \my_processor|myalu|Add0~35_cout  = CARRY((\my_regfile|data_readRegA[17]~50_combout  & (!\my_processor|data_operandB[17]~14_combout  & !\my_processor|myalu|Add0~33_cout )) # (!\my_regfile|data_readRegA[17]~50_combout  & ((!\my_processor|myalu|Add0~33_cout 
// ) # (!\my_processor|data_operandB[17]~14_combout ))))

	.dataa(\my_regfile|data_readRegA[17]~50_combout ),
	.datab(\my_processor|data_operandB[17]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~33_cout ),
	.combout(),
	.cout(\my_processor|myalu|Add0~35_cout ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~35 .lut_mask = 16'h0017;
defparam \my_processor|myalu|Add0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N20
cycloneive_lcell_comb \my_processor|myalu|Add0~37 (
// Equation(s):
// \my_processor|myalu|Add0~37_cout  = CARRY((\my_processor|data_operandB[18]~13_combout  & ((\my_regfile|data_readRegA[18]~49_combout ) # (!\my_processor|myalu|Add0~35_cout ))) # (!\my_processor|data_operandB[18]~13_combout  & 
// (\my_regfile|data_readRegA[18]~49_combout  & !\my_processor|myalu|Add0~35_cout )))

	.dataa(\my_processor|data_operandB[18]~13_combout ),
	.datab(\my_regfile|data_readRegA[18]~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~35_cout ),
	.combout(),
	.cout(\my_processor|myalu|Add0~37_cout ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~37 .lut_mask = 16'h008E;
defparam \my_processor|myalu|Add0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N22
cycloneive_lcell_comb \my_processor|myalu|Add0~39 (
// Equation(s):
// \my_processor|myalu|Add0~39_cout  = CARRY((\my_processor|data_operandB[19]~12_combout  & (!\my_regfile|data_readRegA[19]~48_combout  & !\my_processor|myalu|Add0~37_cout )) # (!\my_processor|data_operandB[19]~12_combout  & 
// ((!\my_processor|myalu|Add0~37_cout ) # (!\my_regfile|data_readRegA[19]~48_combout ))))

	.dataa(\my_processor|data_operandB[19]~12_combout ),
	.datab(\my_regfile|data_readRegA[19]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~37_cout ),
	.combout(),
	.cout(\my_processor|myalu|Add0~39_cout ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~39 .lut_mask = 16'h0017;
defparam \my_processor|myalu|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N24
cycloneive_lcell_comb \my_processor|myalu|Add0~41 (
// Equation(s):
// \my_processor|myalu|Add0~41_cout  = CARRY((\my_regfile|data_readRegA[20]~47_combout  & ((\my_processor|data_operandB[20]~11_combout ) # (!\my_processor|myalu|Add0~39_cout ))) # (!\my_regfile|data_readRegA[20]~47_combout  & 
// (\my_processor|data_operandB[20]~11_combout  & !\my_processor|myalu|Add0~39_cout )))

	.dataa(\my_regfile|data_readRegA[20]~47_combout ),
	.datab(\my_processor|data_operandB[20]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~39_cout ),
	.combout(),
	.cout(\my_processor|myalu|Add0~41_cout ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~41 .lut_mask = 16'h008E;
defparam \my_processor|myalu|Add0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N26
cycloneive_lcell_comb \my_processor|myalu|Add0~43 (
// Equation(s):
// \my_processor|myalu|Add0~43_cout  = CARRY((\my_regfile|data_readRegA[21]~46_combout  & (!\my_processor|data_operandB[21]~10_combout  & !\my_processor|myalu|Add0~41_cout )) # (!\my_regfile|data_readRegA[21]~46_combout  & ((!\my_processor|myalu|Add0~41_cout 
// ) # (!\my_processor|data_operandB[21]~10_combout ))))

	.dataa(\my_regfile|data_readRegA[21]~46_combout ),
	.datab(\my_processor|data_operandB[21]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~41_cout ),
	.combout(),
	.cout(\my_processor|myalu|Add0~43_cout ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~43 .lut_mask = 16'h0017;
defparam \my_processor|myalu|Add0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N28
cycloneive_lcell_comb \my_processor|myalu|Add0~45 (
// Equation(s):
// \my_processor|myalu|Add0~45_cout  = CARRY((\my_processor|data_operandB[22]~9_combout  & ((\my_regfile|data_readRegA[22]~45_combout ) # (!\my_processor|myalu|Add0~43_cout ))) # (!\my_processor|data_operandB[22]~9_combout  & 
// (\my_regfile|data_readRegA[22]~45_combout  & !\my_processor|myalu|Add0~43_cout )))

	.dataa(\my_processor|data_operandB[22]~9_combout ),
	.datab(\my_regfile|data_readRegA[22]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~43_cout ),
	.combout(),
	.cout(\my_processor|myalu|Add0~45_cout ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~45 .lut_mask = 16'h008E;
defparam \my_processor|myalu|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N30
cycloneive_lcell_comb \my_processor|myalu|Add0~47 (
// Equation(s):
// \my_processor|myalu|Add0~47_cout  = CARRY((\my_regfile|data_readRegA[23]~44_combout  & (!\my_processor|data_operandB[23]~8_combout  & !\my_processor|myalu|Add0~45_cout )) # (!\my_regfile|data_readRegA[23]~44_combout  & ((!\my_processor|myalu|Add0~45_cout 
// ) # (!\my_processor|data_operandB[23]~8_combout ))))

	.dataa(\my_regfile|data_readRegA[23]~44_combout ),
	.datab(\my_processor|data_operandB[23]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~45_cout ),
	.combout(),
	.cout(\my_processor|myalu|Add0~47_cout ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~47 .lut_mask = 16'h0017;
defparam \my_processor|myalu|Add0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N0
cycloneive_lcell_comb \my_processor|myalu|Add0~49 (
// Equation(s):
// \my_processor|myalu|Add0~49_cout  = CARRY((\my_processor|data_operandB[24]~7_combout  & ((\my_regfile|data_readRegA[24]~43_combout ) # (!\my_processor|myalu|Add0~47_cout ))) # (!\my_processor|data_operandB[24]~7_combout  & 
// (\my_regfile|data_readRegA[24]~43_combout  & !\my_processor|myalu|Add0~47_cout )))

	.dataa(\my_processor|data_operandB[24]~7_combout ),
	.datab(\my_regfile|data_readRegA[24]~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~47_cout ),
	.combout(),
	.cout(\my_processor|myalu|Add0~49_cout ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~49 .lut_mask = 16'h008E;
defparam \my_processor|myalu|Add0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N2
cycloneive_lcell_comb \my_processor|myalu|Add0~51 (
// Equation(s):
// \my_processor|myalu|Add0~51_cout  = CARRY((\my_regfile|data_readRegA[25]~42_combout  & (!\my_processor|data_operandB[25]~6_combout  & !\my_processor|myalu|Add0~49_cout )) # (!\my_regfile|data_readRegA[25]~42_combout  & ((!\my_processor|myalu|Add0~49_cout 
// ) # (!\my_processor|data_operandB[25]~6_combout ))))

	.dataa(\my_regfile|data_readRegA[25]~42_combout ),
	.datab(\my_processor|data_operandB[25]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~49_cout ),
	.combout(),
	.cout(\my_processor|myalu|Add0~51_cout ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~51 .lut_mask = 16'h0017;
defparam \my_processor|myalu|Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N4
cycloneive_lcell_comb \my_processor|myalu|Add0~53 (
// Equation(s):
// \my_processor|myalu|Add0~53_cout  = CARRY((\my_regfile|data_readRegA[26]~41_combout  & ((\my_processor|data_operandB[26]~5_combout ) # (!\my_processor|myalu|Add0~51_cout ))) # (!\my_regfile|data_readRegA[26]~41_combout  & 
// (\my_processor|data_operandB[26]~5_combout  & !\my_processor|myalu|Add0~51_cout )))

	.dataa(\my_regfile|data_readRegA[26]~41_combout ),
	.datab(\my_processor|data_operandB[26]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~51_cout ),
	.combout(),
	.cout(\my_processor|myalu|Add0~53_cout ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~53 .lut_mask = 16'h008E;
defparam \my_processor|myalu|Add0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N6
cycloneive_lcell_comb \my_processor|myalu|Add0~55 (
// Equation(s):
// \my_processor|myalu|Add0~55_cout  = CARRY((\my_processor|data_operandB[27]~4_combout  & (!\my_regfile|data_readRegA[27]~40_combout  & !\my_processor|myalu|Add0~53_cout )) # (!\my_processor|data_operandB[27]~4_combout  & ((!\my_processor|myalu|Add0~53_cout 
// ) # (!\my_regfile|data_readRegA[27]~40_combout ))))

	.dataa(\my_processor|data_operandB[27]~4_combout ),
	.datab(\my_regfile|data_readRegA[27]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~53_cout ),
	.combout(),
	.cout(\my_processor|myalu|Add0~55_cout ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~55 .lut_mask = 16'h0017;
defparam \my_processor|myalu|Add0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N8
cycloneive_lcell_comb \my_processor|myalu|Add0~57 (
// Equation(s):
// \my_processor|myalu|Add0~57_cout  = CARRY((\my_regfile|data_readRegA[28]~39_combout  & ((\my_processor|data_operandB[28]~3_combout ) # (!\my_processor|myalu|Add0~55_cout ))) # (!\my_regfile|data_readRegA[28]~39_combout  & 
// (\my_processor|data_operandB[28]~3_combout  & !\my_processor|myalu|Add0~55_cout )))

	.dataa(\my_regfile|data_readRegA[28]~39_combout ),
	.datab(\my_processor|data_operandB[28]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~55_cout ),
	.combout(),
	.cout(\my_processor|myalu|Add0~57_cout ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~57 .lut_mask = 16'h008E;
defparam \my_processor|myalu|Add0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N10
cycloneive_lcell_comb \my_processor|myalu|Add0~59 (
// Equation(s):
// \my_processor|myalu|Add0~59_cout  = CARRY((\my_processor|data_operandB[29]~2_combout  & (!\my_regfile|data_readRegA[29]~38_combout  & !\my_processor|myalu|Add0~57_cout )) # (!\my_processor|data_operandB[29]~2_combout  & ((!\my_processor|myalu|Add0~57_cout 
// ) # (!\my_regfile|data_readRegA[29]~38_combout ))))

	.dataa(\my_processor|data_operandB[29]~2_combout ),
	.datab(\my_regfile|data_readRegA[29]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~57_cout ),
	.combout(),
	.cout(\my_processor|myalu|Add0~59_cout ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~59 .lut_mask = 16'h0017;
defparam \my_processor|myalu|Add0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N12
cycloneive_lcell_comb \my_processor|myalu|Add0~61 (
// Equation(s):
// \my_processor|myalu|Add0~61_cout  = CARRY((\my_processor|data_operandB[30]~1_combout  & ((\my_regfile|data_readRegA[30]~37_combout ) # (!\my_processor|myalu|Add0~59_cout ))) # (!\my_processor|data_operandB[30]~1_combout  & 
// (\my_regfile|data_readRegA[30]~37_combout  & !\my_processor|myalu|Add0~59_cout )))

	.dataa(\my_processor|data_operandB[30]~1_combout ),
	.datab(\my_regfile|data_readRegA[30]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~59_cout ),
	.combout(),
	.cout(\my_processor|myalu|Add0~61_cout ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~61 .lut_mask = 16'h008E;
defparam \my_processor|myalu|Add0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N14
cycloneive_lcell_comb \my_processor|myalu|Add0~62 (
// Equation(s):
// \my_processor|myalu|Add0~62_combout  = (\my_processor|data_operandB[31]~0_combout  & ((\my_regfile|data_readRegA[31]~36_combout  & (\my_processor|myalu|Add0~61_cout  & VCC)) # (!\my_regfile|data_readRegA[31]~36_combout  & 
// (!\my_processor|myalu|Add0~61_cout )))) # (!\my_processor|data_operandB[31]~0_combout  & ((\my_regfile|data_readRegA[31]~36_combout  & (!\my_processor|myalu|Add0~61_cout )) # (!\my_regfile|data_readRegA[31]~36_combout  & ((\my_processor|myalu|Add0~61_cout 
// ) # (GND)))))
// \my_processor|myalu|Add0~63  = CARRY((\my_processor|data_operandB[31]~0_combout  & (!\my_regfile|data_readRegA[31]~36_combout  & !\my_processor|myalu|Add0~61_cout )) # (!\my_processor|data_operandB[31]~0_combout  & ((!\my_processor|myalu|Add0~61_cout ) # 
// (!\my_regfile|data_readRegA[31]~36_combout ))))

	.dataa(\my_processor|data_operandB[31]~0_combout ),
	.datab(\my_regfile|data_readRegA[31]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~61_cout ),
	.combout(\my_processor|myalu|Add0~62_combout ),
	.cout(\my_processor|myalu|Add0~63 ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~62 .lut_mask = 16'h9617;
defparam \my_processor|myalu|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N16
cycloneive_lcell_comb \my_processor|myalu|Add0~64 (
// Equation(s):
// \my_processor|myalu|Add0~64_combout  = \my_processor|data_operandB[31]~0_combout  $ (\my_regfile|data_readRegA[31]~36_combout  $ (!\my_processor|myalu|Add0~63 ))

	.dataa(\my_processor|data_operandB[31]~0_combout ),
	.datab(\my_regfile|data_readRegA[31]~36_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\my_processor|myalu|Add0~63 ),
	.combout(\my_processor|myalu|Add0~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Add0~64 .lut_mask = 16'h6969;
defparam \my_processor|myalu|Add0~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N22
cycloneive_lcell_comb \my_processor|ctrl_writeReg[4]~9 (
// Equation(s):
// \my_processor|ctrl_writeReg[4]~9_combout  = \my_processor|myalu|Add0~62_combout  $ (\my_processor|myalu|Add0~64_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|myalu|Add0~62_combout ),
	.datad(\my_processor|myalu|Add0~64_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[4]~9 .lut_mask = 16'h0FF0;
defparam \my_processor|ctrl_writeReg[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N16
cycloneive_lcell_comb \my_processor|ctrl_writeReg[4]~10 (
// Equation(s):
// \my_processor|ctrl_writeReg[4]~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30]) # ((\my_imem|altsyncram_component|auto_generated|q_a [31]) # ((!\my_imem|altsyncram_component|auto_generated|q_a [27] & 
// \my_imem|altsyncram_component|auto_generated|q_a [29])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[4]~10 .lut_mask = 16'hFFF4;
defparam \my_processor|ctrl_writeReg[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N24
cycloneive_lcell_comb \my_processor|ctrl_writeReg[4]~12 (
// Equation(s):
// \my_processor|ctrl_writeReg[4]~12_combout  = (\my_processor|ctrl_writeReg[4]~11_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [28] $ (((!\my_processor|ctrl_writeReg[4]~10_combout ))))) # (!\my_processor|ctrl_writeReg[4]~11_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [28]) # ((\my_processor|ctrl_writeReg[4]~10_combout ) # (!\my_processor|ctrl_writeReg[4]~9_combout ))))

	.dataa(\my_processor|ctrl_writeReg[4]~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_processor|ctrl_writeReg[4]~9_combout ),
	.datad(\my_processor|ctrl_writeReg[4]~10_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[4]~12 .lut_mask = 16'hDD67;
defparam \my_processor|ctrl_writeReg[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N16
cycloneive_lcell_comb \mux1|out[2]~1 (
// Equation(s):
// \mux1|out[2]~1_combout  = (\test~input_o  & (\t_ctrl_writeReg[2]~input_o )) # (!\test~input_o  & (((\my_imem|altsyncram_component|auto_generated|q_a [24]) # (!\my_processor|ctrl_writeReg[4]~12_combout ))))

	.dataa(\t_ctrl_writeReg[2]~input_o ),
	.datab(\test~input_o ),
	.datac(\my_processor|ctrl_writeReg[4]~12_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\mux1|out[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|out[2]~1 .lut_mask = 16'hBB8B;
defparam \mux1|out[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N10
cycloneive_lcell_comb \my_regfile|Decoder0~25 (
// Equation(s):
// \my_regfile|Decoder0~25_combout  = (\my_regfile|Decoder0~24_combout  & (!\mux1|out[2]~1_combout  & (!\mux1|out[1]~0_combout  & \mux1|out[3]~2_combout )))

	.dataa(\my_regfile|Decoder0~24_combout ),
	.datab(\mux1|out[2]~1_combout ),
	.datac(\mux1|out[1]~0_combout ),
	.datad(\mux1|out[3]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~25 .lut_mask = 16'h0200;
defparam \my_regfile|Decoder0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N9
dffeas \my_regfile|registers[25][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux4|out[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N28
cycloneive_lcell_comb \my_regfile|Mux31~0 (
// Equation(s):
// \my_regfile|Mux31~0_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|registers[21][0]~q ) # ((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & (((\my_regfile|registers[17][0]~q  & !\mux2|out[3]~0_combout ))))

	.dataa(\my_regfile|registers[21][0]~q ),
	.datab(\my_regfile|registers[17][0]~q ),
	.datac(\mux2|out[2]~1_combout ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~0 .lut_mask = 16'hF0AC;
defparam \my_regfile|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N10
cycloneive_lcell_comb \my_regfile|Mux31~1 (
// Equation(s):
// \my_regfile|Mux31~1_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux31~0_combout  & ((\my_regfile|registers[29][0]~q ))) # (!\my_regfile|Mux31~0_combout  & (\my_regfile|registers[25][0]~q )))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux31~0_combout ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|registers[25][0]~q ),
	.datac(\my_regfile|registers[29][0]~q ),
	.datad(\my_regfile|Mux31~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~1 .lut_mask = 16'hF588;
defparam \my_regfile|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N2
cycloneive_lcell_comb \my_regfile|Mux31~2 (
// Equation(s):
// \my_regfile|Mux31~2_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & ((\my_regfile|registers[26][0]~q ))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[18][0]~q ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[18][0]~q ),
	.datac(\my_regfile|registers[26][0]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~2 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N0
cycloneive_lcell_comb \my_regfile|Mux31~3 (
// Equation(s):
// \my_regfile|Mux31~3_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux31~2_combout  & (\my_regfile|registers[30][0]~q )) # (!\my_regfile|Mux31~2_combout  & ((\my_regfile|registers[22][0]~q ))))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux31~2_combout ))))

	.dataa(\mux2|out[2]~1_combout ),
	.datab(\my_regfile|registers[30][0]~q ),
	.datac(\my_regfile|registers[22][0]~q ),
	.datad(\my_regfile|Mux31~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~3 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N18
cycloneive_lcell_comb \my_regfile|Mux31~4 (
// Equation(s):
// \my_regfile|Mux31~4_combout  = (\mux2|out[2]~1_combout  & (((\mux2|out[3]~0_combout )))) # (!\mux2|out[2]~1_combout  & ((\mux2|out[3]~0_combout  & ((\my_regfile|registers[24][0]~q ))) # (!\mux2|out[3]~0_combout  & (\my_regfile|registers[16][0]~q ))))

	.dataa(\my_regfile|registers[16][0]~q ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|registers[24][0]~q ),
	.datad(\mux2|out[3]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~4 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N16
cycloneive_lcell_comb \my_regfile|Mux31~5 (
// Equation(s):
// \my_regfile|Mux31~5_combout  = (\mux2|out[2]~1_combout  & ((\my_regfile|Mux31~4_combout  & (\my_regfile|registers[28][0]~q )) # (!\my_regfile|Mux31~4_combout  & ((\my_regfile|registers[20][0]~q ))))) # (!\mux2|out[2]~1_combout  & 
// (((\my_regfile|Mux31~4_combout ))))

	.dataa(\my_regfile|registers[28][0]~q ),
	.datab(\mux2|out[2]~1_combout ),
	.datac(\my_regfile|registers[20][0]~q ),
	.datad(\my_regfile|Mux31~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~5 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N28
cycloneive_lcell_comb \my_regfile|Mux31~6 (
// Equation(s):
// \my_regfile|Mux31~6_combout  = (\mux2|out[1]~3_combout  & ((\mux2|out[0]~2_combout ) # ((\my_regfile|Mux31~3_combout )))) # (!\mux2|out[1]~3_combout  & (!\mux2|out[0]~2_combout  & ((\my_regfile|Mux31~5_combout ))))

	.dataa(\mux2|out[1]~3_combout ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|Mux31~3_combout ),
	.datad(\my_regfile|Mux31~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~6 .lut_mask = 16'hB9A8;
defparam \my_regfile|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N18
cycloneive_lcell_comb \my_regfile|Mux31~7 (
// Equation(s):
// \my_regfile|Mux31~7_combout  = (\mux2|out[3]~0_combout  & (((\mux2|out[2]~1_combout )))) # (!\mux2|out[3]~0_combout  & ((\mux2|out[2]~1_combout  & (\my_regfile|registers[23][0]~q )) # (!\mux2|out[2]~1_combout  & ((\my_regfile|registers[19][0]~q )))))

	.dataa(\my_regfile|registers[23][0]~q ),
	.datab(\my_regfile|registers[19][0]~q ),
	.datac(\mux2|out[3]~0_combout ),
	.datad(\mux2|out[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~7 .lut_mask = 16'hFA0C;
defparam \my_regfile|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N8
cycloneive_lcell_comb \my_regfile|Mux31~8 (
// Equation(s):
// \my_regfile|Mux31~8_combout  = (\mux2|out[3]~0_combout  & ((\my_regfile|Mux31~7_combout  & (\my_regfile|registers[31][0]~q )) # (!\my_regfile|Mux31~7_combout  & ((\my_regfile|registers[27][0]~q ))))) # (!\mux2|out[3]~0_combout  & 
// (((\my_regfile|Mux31~7_combout ))))

	.dataa(\mux2|out[3]~0_combout ),
	.datab(\my_regfile|registers[31][0]~q ),
	.datac(\my_regfile|registers[27][0]~q ),
	.datad(\my_regfile|Mux31~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~8 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N20
cycloneive_lcell_comb \my_regfile|Mux31~9 (
// Equation(s):
// \my_regfile|Mux31~9_combout  = (\mux2|out[0]~2_combout  & ((\my_regfile|Mux31~6_combout  & ((\my_regfile|Mux31~8_combout ))) # (!\my_regfile|Mux31~6_combout  & (\my_regfile|Mux31~1_combout )))) # (!\mux2|out[0]~2_combout  & (((\my_regfile|Mux31~6_combout 
// ))))

	.dataa(\my_regfile|Mux31~1_combout ),
	.datab(\mux2|out[0]~2_combout ),
	.datac(\my_regfile|Mux31~6_combout ),
	.datad(\my_regfile|Mux31~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N24
cycloneive_lcell_comb \my_regfile|Mux31~20 (
// Equation(s):
// \my_regfile|Mux31~20_combout  = (\mux2|out[4]~4_combout  & (\my_regfile|Mux31~9_combout )) # (!\mux2|out[4]~4_combout  & ((\my_regfile|Mux31~19_combout )))

	.dataa(\my_regfile|Mux31~9_combout ),
	.datab(\my_regfile|Mux31~19_combout ),
	.datac(gnd),
	.datad(\mux2|out[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux31~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N8
cycloneive_lcell_comb \my_regfile|Mux30~20 (
// Equation(s):
// \my_regfile|Mux30~20_combout  = (\mux2|out[4]~4_combout  & (\my_regfile|Mux30~9_combout )) # (!\mux2|out[4]~4_combout  & ((\my_regfile|Mux30~19_combout )))

	.dataa(\my_regfile|Mux30~9_combout ),
	.datab(\my_regfile|Mux30~19_combout ),
	.datac(gnd),
	.datad(\mux2|out[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux30~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N2
cycloneive_lcell_comb \my_regfile|Mux29~20 (
// Equation(s):
// \my_regfile|Mux29~20_combout  = (\mux2|out[4]~4_combout  & (\my_regfile|Mux29~9_combout )) # (!\mux2|out[4]~4_combout  & ((\my_regfile|Mux29~19_combout )))

	.dataa(\my_regfile|Mux29~9_combout ),
	.datab(\my_regfile|Mux29~19_combout ),
	.datac(gnd),
	.datad(\mux2|out[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux29~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N0
cycloneive_lcell_comb \my_regfile|Mux28~20 (
// Equation(s):
// \my_regfile|Mux28~20_combout  = (\mux2|out[4]~4_combout  & (\my_regfile|Mux28~9_combout )) # (!\mux2|out[4]~4_combout  & ((\my_regfile|Mux28~19_combout )))

	.dataa(\mux2|out[4]~4_combout ),
	.datab(\my_regfile|Mux28~9_combout ),
	.datac(gnd),
	.datad(\my_regfile|Mux28~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~20 .lut_mask = 16'hDD88;
defparam \my_regfile|Mux28~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N16
cycloneive_lcell_comb \my_regfile|Mux27~20 (
// Equation(s):
// \my_regfile|Mux27~20_combout  = (\mux2|out[4]~4_combout  & (\my_regfile|Mux27~9_combout )) # (!\mux2|out[4]~4_combout  & ((\my_regfile|Mux27~19_combout )))

	.dataa(\my_regfile|Mux27~9_combout ),
	.datab(\mux2|out[4]~4_combout ),
	.datac(gnd),
	.datad(\my_regfile|Mux27~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~20 .lut_mask = 16'hBB88;
defparam \my_regfile|Mux27~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N18
cycloneive_lcell_comb \my_regfile|Mux26~20 (
// Equation(s):
// \my_regfile|Mux26~20_combout  = (\mux2|out[4]~4_combout  & (\my_regfile|Mux26~9_combout )) # (!\mux2|out[4]~4_combout  & ((\my_regfile|Mux26~19_combout )))

	.dataa(\mux2|out[4]~4_combout ),
	.datab(\my_regfile|Mux26~9_combout ),
	.datac(gnd),
	.datad(\my_regfile|Mux26~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~20 .lut_mask = 16'hDD88;
defparam \my_regfile|Mux26~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N28
cycloneive_lcell_comb \my_regfile|Mux25~20 (
// Equation(s):
// \my_regfile|Mux25~20_combout  = (\mux2|out[4]~4_combout  & (\my_regfile|Mux25~9_combout )) # (!\mux2|out[4]~4_combout  & ((\my_regfile|Mux25~19_combout )))

	.dataa(\mux2|out[4]~4_combout ),
	.datab(\my_regfile|Mux25~9_combout ),
	.datac(gnd),
	.datad(\my_regfile|Mux25~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~20 .lut_mask = 16'hDD88;
defparam \my_regfile|Mux25~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N4
cycloneive_lcell_comb \my_regfile|Mux24~20 (
// Equation(s):
// \my_regfile|Mux24~20_combout  = (\mux2|out[4]~4_combout  & ((\my_regfile|Mux24~9_combout ))) # (!\mux2|out[4]~4_combout  & (\my_regfile|Mux24~19_combout ))

	.dataa(\mux2|out[4]~4_combout ),
	.datab(\my_regfile|Mux24~19_combout ),
	.datac(gnd),
	.datad(\my_regfile|Mux24~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~20 .lut_mask = 16'hEE44;
defparam \my_regfile|Mux24~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N20
cycloneive_lcell_comb \my_regfile|Mux23~20 (
// Equation(s):
// \my_regfile|Mux23~20_combout  = (\mux2|out[4]~4_combout  & (\my_regfile|Mux23~9_combout )) # (!\mux2|out[4]~4_combout  & ((\my_regfile|Mux23~19_combout )))

	.dataa(\my_regfile|Mux23~9_combout ),
	.datab(\my_regfile|Mux23~19_combout ),
	.datac(gnd),
	.datad(\mux2|out[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux23~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N0
cycloneive_lcell_comb \my_regfile|Mux22~20 (
// Equation(s):
// \my_regfile|Mux22~20_combout  = (\mux2|out[4]~4_combout  & (\my_regfile|Mux22~9_combout )) # (!\mux2|out[4]~4_combout  & ((\my_regfile|Mux22~19_combout )))

	.dataa(\my_regfile|Mux22~9_combout ),
	.datab(\mux2|out[4]~4_combout ),
	.datac(gnd),
	.datad(\my_regfile|Mux22~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~20 .lut_mask = 16'hBB88;
defparam \my_regfile|Mux22~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N30
cycloneive_lcell_comb \my_regfile|Mux21~20 (
// Equation(s):
// \my_regfile|Mux21~20_combout  = (\mux2|out[4]~4_combout  & ((\my_regfile|Mux21~9_combout ))) # (!\mux2|out[4]~4_combout  & (\my_regfile|Mux21~19_combout ))

	.dataa(\my_regfile|Mux21~19_combout ),
	.datab(\my_regfile|Mux21~9_combout ),
	.datac(gnd),
	.datad(\mux2|out[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~20 .lut_mask = 16'hCCAA;
defparam \my_regfile|Mux21~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N4
cycloneive_lcell_comb \my_regfile|Mux20~20 (
// Equation(s):
// \my_regfile|Mux20~20_combout  = (\mux2|out[4]~4_combout  & (\my_regfile|Mux20~9_combout )) # (!\mux2|out[4]~4_combout  & ((\my_regfile|Mux20~19_combout )))

	.dataa(\my_regfile|Mux20~9_combout ),
	.datab(\my_regfile|Mux20~19_combout ),
	.datac(gnd),
	.datad(\mux2|out[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux20~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y41_N0
cycloneive_lcell_comb \my_regfile|Mux19~20 (
// Equation(s):
// \my_regfile|Mux19~20_combout  = (\mux2|out[4]~4_combout  & (\my_regfile|Mux19~9_combout )) # (!\mux2|out[4]~4_combout  & ((\my_regfile|Mux19~19_combout )))

	.dataa(\my_regfile|Mux19~9_combout ),
	.datab(gnd),
	.datac(\mux2|out[4]~4_combout ),
	.datad(\my_regfile|Mux19~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~20 .lut_mask = 16'hAFA0;
defparam \my_regfile|Mux19~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N30
cycloneive_lcell_comb \my_regfile|Mux18~20 (
// Equation(s):
// \my_regfile|Mux18~20_combout  = (\mux2|out[4]~4_combout  & (\my_regfile|Mux18~9_combout )) # (!\mux2|out[4]~4_combout  & ((\my_regfile|Mux18~19_combout )))

	.dataa(\my_regfile|Mux18~9_combout ),
	.datab(\my_regfile|Mux18~19_combout ),
	.datac(gnd),
	.datad(\mux2|out[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux18~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N16
cycloneive_lcell_comb \my_regfile|Mux17~20 (
// Equation(s):
// \my_regfile|Mux17~20_combout  = (\mux2|out[4]~4_combout  & ((\my_regfile|Mux17~9_combout ))) # (!\mux2|out[4]~4_combout  & (\my_regfile|Mux17~19_combout ))

	.dataa(\my_regfile|Mux17~19_combout ),
	.datab(gnd),
	.datac(\mux2|out[4]~4_combout ),
	.datad(\my_regfile|Mux17~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~20 .lut_mask = 16'hFA0A;
defparam \my_regfile|Mux17~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N26
cycloneive_lcell_comb \my_regfile|Mux16~20 (
// Equation(s):
// \my_regfile|Mux16~20_combout  = (\mux2|out[4]~4_combout  & (\my_regfile|Mux16~9_combout )) # (!\mux2|out[4]~4_combout  & ((\my_regfile|Mux16~19_combout )))

	.dataa(\mux2|out[4]~4_combout ),
	.datab(\my_regfile|Mux16~9_combout ),
	.datac(gnd),
	.datad(\my_regfile|Mux16~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~20 .lut_mask = 16'hDD88;
defparam \my_regfile|Mux16~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N8
cycloneive_lcell_comb \my_regfile|Mux15~20 (
// Equation(s):
// \my_regfile|Mux15~20_combout  = (\mux2|out[4]~4_combout  & (\my_regfile|Mux15~9_combout )) # (!\mux2|out[4]~4_combout  & ((\my_regfile|Mux15~19_combout )))

	.dataa(\my_regfile|Mux15~9_combout ),
	.datab(\my_regfile|Mux15~19_combout ),
	.datac(gnd),
	.datad(\mux2|out[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux15~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N6
cycloneive_lcell_comb \my_regfile|Mux14~20 (
// Equation(s):
// \my_regfile|Mux14~20_combout  = (\mux2|out[4]~4_combout  & ((\my_regfile|Mux14~9_combout ))) # (!\mux2|out[4]~4_combout  & (\my_regfile|Mux14~19_combout ))

	.dataa(\my_regfile|Mux14~19_combout ),
	.datab(\mux2|out[4]~4_combout ),
	.datac(gnd),
	.datad(\my_regfile|Mux14~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~20 .lut_mask = 16'hEE22;
defparam \my_regfile|Mux14~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N20
cycloneive_lcell_comb \my_regfile|Mux13~20 (
// Equation(s):
// \my_regfile|Mux13~20_combout  = (\mux2|out[4]~4_combout  & (\my_regfile|Mux13~9_combout )) # (!\mux2|out[4]~4_combout  & ((\my_regfile|Mux13~19_combout )))

	.dataa(gnd),
	.datab(\mux2|out[4]~4_combout ),
	.datac(\my_regfile|Mux13~9_combout ),
	.datad(\my_regfile|Mux13~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~20 .lut_mask = 16'hF3C0;
defparam \my_regfile|Mux13~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N28
cycloneive_lcell_comb \my_regfile|Mux12~20 (
// Equation(s):
// \my_regfile|Mux12~20_combout  = (\mux2|out[4]~4_combout  & (\my_regfile|Mux12~9_combout )) # (!\mux2|out[4]~4_combout  & ((\my_regfile|Mux12~19_combout )))

	.dataa(\my_regfile|Mux12~9_combout ),
	.datab(\my_regfile|Mux12~19_combout ),
	.datac(gnd),
	.datad(\mux2|out[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux12~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N26
cycloneive_lcell_comb \my_regfile|Mux11~20 (
// Equation(s):
// \my_regfile|Mux11~20_combout  = (\mux2|out[4]~4_combout  & (\my_regfile|Mux11~9_combout )) # (!\mux2|out[4]~4_combout  & ((\my_regfile|Mux11~19_combout )))

	.dataa(\mux2|out[4]~4_combout ),
	.datab(\my_regfile|Mux11~9_combout ),
	.datac(gnd),
	.datad(\my_regfile|Mux11~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~20 .lut_mask = 16'hDD88;
defparam \my_regfile|Mux11~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N8
cycloneive_lcell_comb \my_regfile|Mux10~20 (
// Equation(s):
// \my_regfile|Mux10~20_combout  = (\mux2|out[4]~4_combout  & (\my_regfile|Mux10~9_combout )) # (!\mux2|out[4]~4_combout  & ((\my_regfile|Mux10~19_combout )))

	.dataa(\my_regfile|Mux10~9_combout ),
	.datab(\mux2|out[4]~4_combout ),
	.datac(\my_regfile|Mux10~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|Mux10~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~20 .lut_mask = 16'hB8B8;
defparam \my_regfile|Mux10~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N2
cycloneive_lcell_comb \my_regfile|Mux9~20 (
// Equation(s):
// \my_regfile|Mux9~20_combout  = (\mux2|out[4]~4_combout  & ((\my_regfile|Mux9~9_combout ))) # (!\mux2|out[4]~4_combout  & (\my_regfile|Mux9~19_combout ))

	.dataa(\my_regfile|Mux9~19_combout ),
	.datab(\my_regfile|Mux9~9_combout ),
	.datac(gnd),
	.datad(\mux2|out[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~20 .lut_mask = 16'hCCAA;
defparam \my_regfile|Mux9~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N12
cycloneive_lcell_comb \my_regfile|Mux8~20 (
// Equation(s):
// \my_regfile|Mux8~20_combout  = (\mux2|out[4]~4_combout  & (\my_regfile|Mux8~9_combout )) # (!\mux2|out[4]~4_combout  & ((\my_regfile|Mux8~19_combout )))

	.dataa(\mux2|out[4]~4_combout ),
	.datab(\my_regfile|Mux8~9_combout ),
	.datac(gnd),
	.datad(\my_regfile|Mux8~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~20 .lut_mask = 16'hDD88;
defparam \my_regfile|Mux8~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N26
cycloneive_lcell_comb \my_regfile|Mux7~20 (
// Equation(s):
// \my_regfile|Mux7~20_combout  = (\mux2|out[4]~4_combout  & (\my_regfile|Mux7~9_combout )) # (!\mux2|out[4]~4_combout  & ((\my_regfile|Mux7~19_combout )))

	.dataa(\my_regfile|Mux7~9_combout ),
	.datab(\mux2|out[4]~4_combout ),
	.datac(\my_regfile|Mux7~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|Mux7~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~20 .lut_mask = 16'hB8B8;
defparam \my_regfile|Mux7~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N8
cycloneive_lcell_comb \my_regfile|Mux6~20 (
// Equation(s):
// \my_regfile|Mux6~20_combout  = (\mux2|out[4]~4_combout  & (\my_regfile|Mux6~9_combout )) # (!\mux2|out[4]~4_combout  & ((\my_regfile|Mux6~19_combout )))

	.dataa(\mux2|out[4]~4_combout ),
	.datab(\my_regfile|Mux6~9_combout ),
	.datac(gnd),
	.datad(\my_regfile|Mux6~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~20 .lut_mask = 16'hDD88;
defparam \my_regfile|Mux6~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N28
cycloneive_lcell_comb \my_regfile|Mux5~20 (
// Equation(s):
// \my_regfile|Mux5~20_combout  = (\mux2|out[4]~4_combout  & ((\my_regfile|Mux5~9_combout ))) # (!\mux2|out[4]~4_combout  & (\my_regfile|Mux5~19_combout ))

	.dataa(gnd),
	.datab(\mux2|out[4]~4_combout ),
	.datac(\my_regfile|Mux5~19_combout ),
	.datad(\my_regfile|Mux5~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~20 .lut_mask = 16'hFC30;
defparam \my_regfile|Mux5~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N2
cycloneive_lcell_comb \my_regfile|Mux4~20 (
// Equation(s):
// \my_regfile|Mux4~20_combout  = (\mux2|out[4]~4_combout  & ((\my_regfile|Mux4~9_combout ))) # (!\mux2|out[4]~4_combout  & (\my_regfile|Mux4~19_combout ))

	.dataa(\mux2|out[4]~4_combout ),
	.datab(\my_regfile|Mux4~19_combout ),
	.datac(gnd),
	.datad(\my_regfile|Mux4~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~20 .lut_mask = 16'hEE44;
defparam \my_regfile|Mux4~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N24
cycloneive_lcell_comb \my_regfile|Mux3~20 (
// Equation(s):
// \my_regfile|Mux3~20_combout  = (\mux2|out[4]~4_combout  & ((\my_regfile|Mux3~9_combout ))) # (!\mux2|out[4]~4_combout  & (\my_regfile|Mux3~19_combout ))

	.dataa(\mux2|out[4]~4_combout ),
	.datab(\my_regfile|Mux3~19_combout ),
	.datac(gnd),
	.datad(\my_regfile|Mux3~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~20 .lut_mask = 16'hEE44;
defparam \my_regfile|Mux3~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N20
cycloneive_lcell_comb \my_regfile|Mux2~20 (
// Equation(s):
// \my_regfile|Mux2~20_combout  = (\mux2|out[4]~4_combout  & ((\my_regfile|Mux2~9_combout ))) # (!\mux2|out[4]~4_combout  & (\my_regfile|Mux2~19_combout ))

	.dataa(\my_regfile|Mux2~19_combout ),
	.datab(\mux2|out[4]~4_combout ),
	.datac(gnd),
	.datad(\my_regfile|Mux2~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~20 .lut_mask = 16'hEE22;
defparam \my_regfile|Mux2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N24
cycloneive_lcell_comb \my_regfile|Mux1~20 (
// Equation(s):
// \my_regfile|Mux1~20_combout  = (\mux2|out[4]~4_combout  & (\my_regfile|Mux1~9_combout )) # (!\mux2|out[4]~4_combout  & ((\my_regfile|Mux1~19_combout )))

	.dataa(\my_regfile|Mux1~9_combout ),
	.datab(\my_regfile|Mux1~19_combout ),
	.datac(gnd),
	.datad(\mux2|out[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N10
cycloneive_lcell_comb \my_regfile|Mux0~20 (
// Equation(s):
// \my_regfile|Mux0~20_combout  = (\mux2|out[4]~4_combout  & (\my_regfile|Mux0~9_combout )) # (!\mux2|out[4]~4_combout  & ((\my_regfile|Mux0~19_combout )))

	.dataa(\my_regfile|Mux0~9_combout ),
	.datab(\my_regfile|Mux0~19_combout ),
	.datac(gnd),
	.datad(\mux2|out[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N10
cycloneive_lcell_comb \my_processor|ctrl_writeReg[1]~4 (
// Equation(s):
// \my_processor|ctrl_writeReg[1]~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [23]) # (!\my_processor|ctrl_writeReg[4]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datad(\my_processor|ctrl_writeReg[4]~12_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[1]~4 .lut_mask = 16'hF0FF;
defparam \my_processor|ctrl_writeReg[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N4
cycloneive_lcell_comb \my_processor|ctrl_writeReg[2]~5 (
// Equation(s):
// \my_processor|ctrl_writeReg[2]~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [24]) # (!\my_processor|ctrl_writeReg[4]~12_combout )

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(gnd),
	.datad(\my_processor|ctrl_writeReg[4]~12_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[2]~5 .lut_mask = 16'hCCFF;
defparam \my_processor|ctrl_writeReg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N26
cycloneive_lcell_comb \my_processor|ctrl_writeReg[3]~6 (
// Equation(s):
// \my_processor|ctrl_writeReg[3]~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25]) # (!\my_processor|ctrl_writeReg[4]~12_combout )

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(\my_processor|ctrl_writeReg[4]~12_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[3]~6 .lut_mask = 16'hCCFF;
defparam \my_processor|ctrl_writeReg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N16
cycloneive_lcell_comb \my_processor|ctrl_writeReg[4]~7 (
// Equation(s):
// \my_processor|ctrl_writeReg[4]~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [26]) # (!\my_processor|ctrl_writeReg[4]~12_combout )

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(gnd),
	.datad(\my_processor|ctrl_writeReg[4]~12_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[4]~7 .lut_mask = 16'hCCFF;
defparam \my_processor|ctrl_writeReg[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

assign t_data_readRegA[0] = \t_data_readRegA[0]~output_o ;

assign t_data_readRegA[1] = \t_data_readRegA[1]~output_o ;

assign t_data_readRegA[2] = \t_data_readRegA[2]~output_o ;

assign t_data_readRegA[3] = \t_data_readRegA[3]~output_o ;

assign t_data_readRegA[4] = \t_data_readRegA[4]~output_o ;

assign t_data_readRegA[5] = \t_data_readRegA[5]~output_o ;

assign t_data_readRegA[6] = \t_data_readRegA[6]~output_o ;

assign t_data_readRegA[7] = \t_data_readRegA[7]~output_o ;

assign t_data_readRegA[8] = \t_data_readRegA[8]~output_o ;

assign t_data_readRegA[9] = \t_data_readRegA[9]~output_o ;

assign t_data_readRegA[10] = \t_data_readRegA[10]~output_o ;

assign t_data_readRegA[11] = \t_data_readRegA[11]~output_o ;

assign t_data_readRegA[12] = \t_data_readRegA[12]~output_o ;

assign t_data_readRegA[13] = \t_data_readRegA[13]~output_o ;

assign t_data_readRegA[14] = \t_data_readRegA[14]~output_o ;

assign t_data_readRegA[15] = \t_data_readRegA[15]~output_o ;

assign t_data_readRegA[16] = \t_data_readRegA[16]~output_o ;

assign t_data_readRegA[17] = \t_data_readRegA[17]~output_o ;

assign t_data_readRegA[18] = \t_data_readRegA[18]~output_o ;

assign t_data_readRegA[19] = \t_data_readRegA[19]~output_o ;

assign t_data_readRegA[20] = \t_data_readRegA[20]~output_o ;

assign t_data_readRegA[21] = \t_data_readRegA[21]~output_o ;

assign t_data_readRegA[22] = \t_data_readRegA[22]~output_o ;

assign t_data_readRegA[23] = \t_data_readRegA[23]~output_o ;

assign t_data_readRegA[24] = \t_data_readRegA[24]~output_o ;

assign t_data_readRegA[25] = \t_data_readRegA[25]~output_o ;

assign t_data_readRegA[26] = \t_data_readRegA[26]~output_o ;

assign t_data_readRegA[27] = \t_data_readRegA[27]~output_o ;

assign t_data_readRegA[28] = \t_data_readRegA[28]~output_o ;

assign t_data_readRegA[29] = \t_data_readRegA[29]~output_o ;

assign t_data_readRegA[30] = \t_data_readRegA[30]~output_o ;

assign t_data_readRegA[31] = \t_data_readRegA[31]~output_o ;

assign t_data_readRegB[0] = \t_data_readRegB[0]~output_o ;

assign t_data_readRegB[1] = \t_data_readRegB[1]~output_o ;

assign t_data_readRegB[2] = \t_data_readRegB[2]~output_o ;

assign t_data_readRegB[3] = \t_data_readRegB[3]~output_o ;

assign t_data_readRegB[4] = \t_data_readRegB[4]~output_o ;

assign t_data_readRegB[5] = \t_data_readRegB[5]~output_o ;

assign t_data_readRegB[6] = \t_data_readRegB[6]~output_o ;

assign t_data_readRegB[7] = \t_data_readRegB[7]~output_o ;

assign t_data_readRegB[8] = \t_data_readRegB[8]~output_o ;

assign t_data_readRegB[9] = \t_data_readRegB[9]~output_o ;

assign t_data_readRegB[10] = \t_data_readRegB[10]~output_o ;

assign t_data_readRegB[11] = \t_data_readRegB[11]~output_o ;

assign t_data_readRegB[12] = \t_data_readRegB[12]~output_o ;

assign t_data_readRegB[13] = \t_data_readRegB[13]~output_o ;

assign t_data_readRegB[14] = \t_data_readRegB[14]~output_o ;

assign t_data_readRegB[15] = \t_data_readRegB[15]~output_o ;

assign t_data_readRegB[16] = \t_data_readRegB[16]~output_o ;

assign t_data_readRegB[17] = \t_data_readRegB[17]~output_o ;

assign t_data_readRegB[18] = \t_data_readRegB[18]~output_o ;

assign t_data_readRegB[19] = \t_data_readRegB[19]~output_o ;

assign t_data_readRegB[20] = \t_data_readRegB[20]~output_o ;

assign t_data_readRegB[21] = \t_data_readRegB[21]~output_o ;

assign t_data_readRegB[22] = \t_data_readRegB[22]~output_o ;

assign t_data_readRegB[23] = \t_data_readRegB[23]~output_o ;

assign t_data_readRegB[24] = \t_data_readRegB[24]~output_o ;

assign t_data_readRegB[25] = \t_data_readRegB[25]~output_o ;

assign t_data_readRegB[26] = \t_data_readRegB[26]~output_o ;

assign t_data_readRegB[27] = \t_data_readRegB[27]~output_o ;

assign t_data_readRegB[28] = \t_data_readRegB[28]~output_o ;

assign t_data_readRegB[29] = \t_data_readRegB[29]~output_o ;

assign t_data_readRegB[30] = \t_data_readRegB[30]~output_o ;

assign t_data_readRegB[31] = \t_data_readRegB[31]~output_o ;

assign t_test_out = \t_test_out~output_o ;

assign t_test2_out[0] = \t_test2_out[0]~output_o ;

assign t_test2_out[1] = \t_test2_out[1]~output_o ;

assign t_test2_out[2] = \t_test2_out[2]~output_o ;

assign t_test2_out[3] = \t_test2_out[3]~output_o ;

assign t_test2_out[4] = \t_test2_out[4]~output_o ;

assign t_test2_out[5] = \t_test2_out[5]~output_o ;

assign t_test2_out[6] = \t_test2_out[6]~output_o ;

assign t_test2_out[7] = \t_test2_out[7]~output_o ;

assign t_test2_out[8] = \t_test2_out[8]~output_o ;

assign t_test2_out[9] = \t_test2_out[9]~output_o ;

assign t_test2_out[10] = \t_test2_out[10]~output_o ;

assign t_test2_out[11] = \t_test2_out[11]~output_o ;

assign t_test2_out[12] = \t_test2_out[12]~output_o ;

assign t_test2_out[13] = \t_test2_out[13]~output_o ;

assign t_test2_out[14] = \t_test2_out[14]~output_o ;

assign t_test2_out[15] = \t_test2_out[15]~output_o ;

assign t_test2_out[16] = \t_test2_out[16]~output_o ;

assign t_test2_out[17] = \t_test2_out[17]~output_o ;

assign t_test2_out[18] = \t_test2_out[18]~output_o ;

assign t_test2_out[19] = \t_test2_out[19]~output_o ;

assign t_test2_out[20] = \t_test2_out[20]~output_o ;

assign t_test2_out[21] = \t_test2_out[21]~output_o ;

assign t_test2_out[22] = \t_test2_out[22]~output_o ;

assign t_test2_out[23] = \t_test2_out[23]~output_o ;

assign t_test2_out[24] = \t_test2_out[24]~output_o ;

assign t_test2_out[25] = \t_test2_out[25]~output_o ;

assign t_test2_out[26] = \t_test2_out[26]~output_o ;

assign t_test2_out[27] = \t_test2_out[27]~output_o ;

assign t_test2_out[28] = \t_test2_out[28]~output_o ;

assign t_test2_out[29] = \t_test2_out[29]~output_o ;

assign t_test2_out[30] = \t_test2_out[30]~output_o ;

assign t_test2_out[31] = \t_test2_out[31]~output_o ;

assign t_test3_out[0] = \t_test3_out[0]~output_o ;

assign t_test3_out[1] = \t_test3_out[1]~output_o ;

assign t_test3_out[2] = \t_test3_out[2]~output_o ;

assign t_test3_out[3] = \t_test3_out[3]~output_o ;

assign t_test3_out[4] = \t_test3_out[4]~output_o ;

assign t_test4_out[0] = \t_test4_out[0]~output_o ;

assign t_test4_out[1] = \t_test4_out[1]~output_o ;

assign t_test4_out[2] = \t_test4_out[2]~output_o ;

assign t_test4_out[3] = \t_test4_out[3]~output_o ;

assign t_test4_out[4] = \t_test4_out[4]~output_o ;

assign t_test4_out[5] = \t_test4_out[5]~output_o ;

assign t_test4_out[6] = \t_test4_out[6]~output_o ;

assign t_test4_out[7] = \t_test4_out[7]~output_o ;

assign t_test4_out[8] = \t_test4_out[8]~output_o ;

assign t_test4_out[9] = \t_test4_out[9]~output_o ;

assign t_test4_out[10] = \t_test4_out[10]~output_o ;

assign t_test4_out[11] = \t_test4_out[11]~output_o ;

assign t_test4_out[12] = \t_test4_out[12]~output_o ;

assign t_test4_out[13] = \t_test4_out[13]~output_o ;

assign t_test4_out[14] = \t_test4_out[14]~output_o ;

assign t_test4_out[15] = \t_test4_out[15]~output_o ;

assign t_test4_out[16] = \t_test4_out[16]~output_o ;

assign t_test4_out[17] = \t_test4_out[17]~output_o ;

assign t_test4_out[18] = \t_test4_out[18]~output_o ;

assign t_test4_out[19] = \t_test4_out[19]~output_o ;

assign t_test4_out[20] = \t_test4_out[20]~output_o ;

assign t_test4_out[21] = \t_test4_out[21]~output_o ;

assign t_test4_out[22] = \t_test4_out[22]~output_o ;

assign t_test4_out[23] = \t_test4_out[23]~output_o ;

assign t_test4_out[24] = \t_test4_out[24]~output_o ;

assign t_test4_out[25] = \t_test4_out[25]~output_o ;

assign t_test4_out[26] = \t_test4_out[26]~output_o ;

assign t_test4_out[27] = \t_test4_out[27]~output_o ;

assign t_test4_out[28] = \t_test4_out[28]~output_o ;

assign t_test4_out[29] = \t_test4_out[29]~output_o ;

assign t_test4_out[30] = \t_test4_out[30]~output_o ;

assign t_test4_out[31] = \t_test4_out[31]~output_o ;

assign o_ctrl_writeEnable = \o_ctrl_writeEnable~output_o ;

assign o_ctrl_writeReg[0] = \o_ctrl_writeReg[0]~output_o ;

assign o_ctrl_writeReg[1] = \o_ctrl_writeReg[1]~output_o ;

assign o_ctrl_writeReg[2] = \o_ctrl_writeReg[2]~output_o ;

assign o_ctrl_writeReg[3] = \o_ctrl_writeReg[3]~output_o ;

assign o_ctrl_writeReg[4] = \o_ctrl_writeReg[4]~output_o ;

assign o_data_writeReg[0] = \o_data_writeReg[0]~output_o ;

assign o_data_writeReg[1] = \o_data_writeReg[1]~output_o ;

assign o_data_writeReg[2] = \o_data_writeReg[2]~output_o ;

assign o_data_writeReg[3] = \o_data_writeReg[3]~output_o ;

assign o_data_writeReg[4] = \o_data_writeReg[4]~output_o ;

assign o_data_writeReg[5] = \o_data_writeReg[5]~output_o ;

assign o_data_writeReg[6] = \o_data_writeReg[6]~output_o ;

assign o_data_writeReg[7] = \o_data_writeReg[7]~output_o ;

assign o_data_writeReg[8] = \o_data_writeReg[8]~output_o ;

assign o_data_writeReg[9] = \o_data_writeReg[9]~output_o ;

assign o_data_writeReg[10] = \o_data_writeReg[10]~output_o ;

assign o_data_writeReg[11] = \o_data_writeReg[11]~output_o ;

assign o_data_writeReg[12] = \o_data_writeReg[12]~output_o ;

assign o_data_writeReg[13] = \o_data_writeReg[13]~output_o ;

assign o_data_writeReg[14] = \o_data_writeReg[14]~output_o ;

assign o_data_writeReg[15] = \o_data_writeReg[15]~output_o ;

assign o_data_writeReg[16] = \o_data_writeReg[16]~output_o ;

assign o_data_writeReg[17] = \o_data_writeReg[17]~output_o ;

assign o_data_writeReg[18] = \o_data_writeReg[18]~output_o ;

assign o_data_writeReg[19] = \o_data_writeReg[19]~output_o ;

assign o_data_writeReg[20] = \o_data_writeReg[20]~output_o ;

assign o_data_writeReg[21] = \o_data_writeReg[21]~output_o ;

assign o_data_writeReg[22] = \o_data_writeReg[22]~output_o ;

assign o_data_writeReg[23] = \o_data_writeReg[23]~output_o ;

assign o_data_writeReg[24] = \o_data_writeReg[24]~output_o ;

assign o_data_writeReg[25] = \o_data_writeReg[25]~output_o ;

assign o_data_writeReg[26] = \o_data_writeReg[26]~output_o ;

assign o_data_writeReg[27] = \o_data_writeReg[27]~output_o ;

assign o_data_writeReg[28] = \o_data_writeReg[28]~output_o ;

assign o_data_writeReg[29] = \o_data_writeReg[29]~output_o ;

assign o_data_writeReg[30] = \o_data_writeReg[30]~output_o ;

assign o_data_writeReg[31] = \o_data_writeReg[31]~output_o ;

assign o_address_imem[0] = \o_address_imem[0]~output_o ;

assign o_address_imem[1] = \o_address_imem[1]~output_o ;

assign o_address_imem[2] = \o_address_imem[2]~output_o ;

assign o_address_imem[3] = \o_address_imem[3]~output_o ;

assign o_address_imem[4] = \o_address_imem[4]~output_o ;

assign o_address_imem[5] = \o_address_imem[5]~output_o ;

assign o_address_imem[6] = \o_address_imem[6]~output_o ;

assign o_address_imem[7] = \o_address_imem[7]~output_o ;

assign o_address_imem[8] = \o_address_imem[8]~output_o ;

assign o_address_imem[9] = \o_address_imem[9]~output_o ;

assign o_address_imem[10] = \o_address_imem[10]~output_o ;

assign o_address_imem[11] = \o_address_imem[11]~output_o ;

assign o_data_q_imem[0] = \o_data_q_imem[0]~output_o ;

assign o_data_q_imem[1] = \o_data_q_imem[1]~output_o ;

assign o_data_q_imem[2] = \o_data_q_imem[2]~output_o ;

assign o_data_q_imem[3] = \o_data_q_imem[3]~output_o ;

assign o_data_q_imem[4] = \o_data_q_imem[4]~output_o ;

assign o_data_q_imem[5] = \o_data_q_imem[5]~output_o ;

assign o_data_q_imem[6] = \o_data_q_imem[6]~output_o ;

assign o_data_q_imem[7] = \o_data_q_imem[7]~output_o ;

assign o_data_q_imem[8] = \o_data_q_imem[8]~output_o ;

assign o_data_q_imem[9] = \o_data_q_imem[9]~output_o ;

assign o_data_q_imem[10] = \o_data_q_imem[10]~output_o ;

assign o_data_q_imem[11] = \o_data_q_imem[11]~output_o ;

assign o_data_q_imem[12] = \o_data_q_imem[12]~output_o ;

assign o_data_q_imem[13] = \o_data_q_imem[13]~output_o ;

assign o_data_q_imem[14] = \o_data_q_imem[14]~output_o ;

assign o_data_q_imem[15] = \o_data_q_imem[15]~output_o ;

assign o_data_q_imem[16] = \o_data_q_imem[16]~output_o ;

assign o_data_q_imem[17] = \o_data_q_imem[17]~output_o ;

assign o_data_q_imem[18] = \o_data_q_imem[18]~output_o ;

assign o_data_q_imem[19] = \o_data_q_imem[19]~output_o ;

assign o_data_q_imem[20] = \o_data_q_imem[20]~output_o ;

assign o_data_q_imem[21] = \o_data_q_imem[21]~output_o ;

assign o_data_q_imem[22] = \o_data_q_imem[22]~output_o ;

assign o_data_q_imem[23] = \o_data_q_imem[23]~output_o ;

assign o_data_q_imem[24] = \o_data_q_imem[24]~output_o ;

assign o_data_q_imem[25] = \o_data_q_imem[25]~output_o ;

assign o_data_q_imem[26] = \o_data_q_imem[26]~output_o ;

assign o_data_q_imem[27] = \o_data_q_imem[27]~output_o ;

assign o_data_q_imem[28] = \o_data_q_imem[28]~output_o ;

assign o_data_q_imem[29] = \o_data_q_imem[29]~output_o ;

assign o_data_q_imem[30] = \o_data_q_imem[30]~output_o ;

assign o_data_q_imem[31] = \o_data_q_imem[31]~output_o ;

assign o_stu_imem_clock = \o_stu_imem_clock~output_o ;

assign o_stu_processor_clock = \o_stu_processor_clock~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
