#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Oct  3 15:23:59 2021
# Process ID: 16000
# Current directory: C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15544 C:\Users\deshr\OneDrive\Desktop\Mini Project Final\Image_Processing_Final\Image_Processing_Final.xpr
# Log file: C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/vivado.log
# Journal file: C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/Image_Processing_Final.xpr}
update_compile_order -fileset sources_1
save_project_as Final {C:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final} -force
export_ip_user_files -of_objects  [get_files {{C:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_0 {{C:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}
export_ip_user_files -of_objects  [get_files {{C:/Users/deshr/OneDrive/Desktop/Mini Project Final/image.coe}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/deshr/OneDrive/Desktop/Mini Project Final/image.coe}}
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir {c:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.srcs/sources_1/ip}
set_property -dict [list CONFIG.Write_Width_A {96} CONFIG.Write_Depth_A {18400} CONFIG.Read_Width_A {96} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {96} CONFIG.Read_Width_B {96} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/deshr/OneDrive/Desktop/Mini Project 2/image.coe}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files {{c:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci}}]
generate_target all [get_files  {{c:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci}}]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files {{c:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci}}]
launch_runs -jobs 4 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files {{c:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci}}] -directory {C:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.ip_user_files} -ipstatic_source_dir {C:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.cache/compile_simlib/modelsim} {questa=C:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.cache/compile_simlib/questa} {riviera=C:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.cache/compile_simlib/riviera} {activehdl=C:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source Image_Processing_Final.tcl
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
synth_design -rtl -name rtl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list {blue[3]} {blue[2]} {blue[1]} {blue[0]}]]
set_property IOSTANDARD SSTL135_R [get_ports [list clock]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clock]]
set_property IOSTANDARD LVCMOS33 [get_ports [list hsync]]
set_property IOSTANDARD LVCMOS25 [get_ports [list {sel_module[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {sel_module[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {blue[3]} {blue[2]} {blue[1]} {blue[0]}]]
save_constraints -force
close_sim
