// Seed: 3382078110
module module_0 (
    output tri0 id_0,
    output supply0 id_1
);
endmodule
module module_1 (
    input logic id_0,
    input wor   id_1,
    input wand  id_2
);
  initial id_4 <= id_0;
  wire id_5;
  tri0 id_6;
  assign id_6 = id_2;
  wire id_7;
  assign id_6 = 1;
  module_0(
      id_6, id_6
  );
endmodule
program module_2 (
    output tri1 id_0
    , id_5,
    output supply1 id_1,
    input uwire id_2,
    input supply0 id_3
);
  assign id_1 = id_3;
  wire id_6;
  wire id_7, id_8, id_9, id_10, id_11, id_12, id_13;
  wire id_14;
  module_0(
      id_0, id_0
  );
endprogram
