Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Thu Jan 14 20:26:25 2016
| Host              : graham-Latitude-E5500 running 64-bit unknown
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file PS_PL_wrapper_timing_summary_routed.rpt -rpx PS_PL_wrapper_timing_summary_routed.rpx
| Design            : PS_PL_wrapper
| Device            : 7z010-clg225
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     19.114        0.000                      0                 8500        0.037        0.000                      0                 8500       13.902        0.000                       0                  3190  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)       Period(ns)      Frequency(MHz)
-----                           ------------       ----------      --------------
PS_PL_i/clk_wiz_0/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_PS_PL_clk_wiz_0_0    {0.000 15.152}     30.303          33.000          
  clkfbout_PS_PL_clk_wiz_0_0    {0.000 10.000}     20.000          50.000          
clk_fpga_0                      {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
PS_PL_i/clk_wiz_0/inst/clk_in1                                                                                                                                                   18.751        0.000                       0                     1  
  clk_out1_PS_PL_clk_wiz_0_0         19.114        0.000                      0                 8500        0.037        0.000                      0                 8500       13.902        0.000                       0                  3185  
  clkfbout_PS_PL_clk_wiz_0_0                                                                                                                                                     17.845        0.000                       0                     3  
clk_fpga_0                                                                                                                                                                       17.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  PS_PL_i/clk_wiz_0/inst/clk_in1
  To Clock:  PS_PL_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PS_PL_i/clk_wiz_0/inst/clk_in1
Waveform:           { 0 10 }
Period:             20.000
Sources:            { PS_PL_i/clk_wiz_0/inst/clk_in1 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                          
Min Period  n/a     MMCME2_ADV/CLKIN1  n/a            1.249     20.000  18.751  MMCME2_ADV_X0Y0  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1  
Max Period  n/a     MMCME2_ADV/CLKIN1  n/a            100.000   20.000  80.000  MMCME2_ADV_X0Y0  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PS_PL_clk_wiz_0_0
  To Clock:  clk_out1_PS_PL_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       19.114ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.902ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.114ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_PS_PL_clk_wiz_0_0 rise@30.303ns - clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.781ns  (logic 3.637ns (33.736%)  route 7.144ns (66.264%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 31.810 - 30.303 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.208ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.715     1.715    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y6                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.169 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=14, routed)          1.497     5.666    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/upper_reg_banks/ADDRA1
    SLICE_X6Y30          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     5.812 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.820     6.632    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y31          LUT5 (Prop_lut5_I0_O)        0.358     6.990 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=38, routed)          2.370     9.360    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/port_id[4]
    SLICE_X14Y27         LUT4 (Prop_lut4_I0_O)        0.353     9.713 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/fd_prim_array[7].bit_is_0.fdre_comp_i_2/O
                         net (fo=11, routed)          1.561    11.274    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/n_0_fd_prim_array[7].bit_is_0.fdre_comp_i_2
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.326    11.600 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__45/O
                         net (fo=9, routed)           0.896    12.496    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce1_out_2
    SLICE_X9Y4           FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                     30.303    30.303 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    30.303 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    31.790    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    28.613 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    30.212    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.303 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.507    31.810    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X9Y4                                                        r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                         clock pessimism              0.115    31.925    
                         clock uncertainty           -0.110    31.815    
    SLICE_X9Y4           FDRE (Setup_fdre_C_CE)      -0.205    31.610    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         31.610    
                         arrival time                         -12.496    
  -------------------------------------------------------------------
                         slack                                 19.114    

Slack (MET) :             19.114ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_PS_PL_clk_wiz_0_0 rise@30.303ns - clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.781ns  (logic 3.637ns (33.736%)  route 7.144ns (66.264%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 31.810 - 30.303 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.208ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.715     1.715    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y6                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.169 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=14, routed)          1.497     5.666    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/upper_reg_banks/ADDRA1
    SLICE_X6Y30          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     5.812 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.820     6.632    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y31          LUT5 (Prop_lut5_I0_O)        0.358     6.990 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=38, routed)          2.370     9.360    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/port_id[4]
    SLICE_X14Y27         LUT4 (Prop_lut4_I0_O)        0.353     9.713 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/fd_prim_array[7].bit_is_0.fdre_comp_i_2/O
                         net (fo=11, routed)          1.561    11.274    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/n_0_fd_prim_array[7].bit_is_0.fdre_comp_i_2
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.326    11.600 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__45/O
                         net (fo=9, routed)           0.896    12.496    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce1_out_2
    SLICE_X9Y4           FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                     30.303    30.303 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    30.303 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    31.790    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    28.613 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    30.212    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.303 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.507    31.810    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X9Y4                                                        r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/C
                         clock pessimism              0.115    31.925    
                         clock uncertainty           -0.110    31.815    
    SLICE_X9Y4           FDRE (Setup_fdre_C_CE)      -0.205    31.610    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         31.610    
                         arrival time                         -12.496    
  -------------------------------------------------------------------
                         slack                                 19.114    

Slack (MET) :             19.114ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_PS_PL_clk_wiz_0_0 rise@30.303ns - clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.781ns  (logic 3.637ns (33.736%)  route 7.144ns (66.264%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 31.810 - 30.303 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.208ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.715     1.715    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y6                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.169 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=14, routed)          1.497     5.666    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/upper_reg_banks/ADDRA1
    SLICE_X6Y30          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     5.812 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.820     6.632    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y31          LUT5 (Prop_lut5_I0_O)        0.358     6.990 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=38, routed)          2.370     9.360    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/port_id[4]
    SLICE_X14Y27         LUT4 (Prop_lut4_I0_O)        0.353     9.713 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/fd_prim_array[7].bit_is_0.fdre_comp_i_2/O
                         net (fo=11, routed)          1.561    11.274    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/n_0_fd_prim_array[7].bit_is_0.fdre_comp_i_2
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.326    11.600 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__45/O
                         net (fo=9, routed)           0.896    12.496    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce1_out_2
    SLICE_X9Y4           FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                     30.303    30.303 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    30.303 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    31.790    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    28.613 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    30.212    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.303 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.507    31.810    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X9Y4                                                        r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/C
                         clock pessimism              0.115    31.925    
                         clock uncertainty           -0.110    31.815    
    SLICE_X9Y4           FDRE (Setup_fdre_C_CE)      -0.205    31.610    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         31.610    
                         arrival time                         -12.496    
  -------------------------------------------------------------------
                         slack                                 19.114    

Slack (MET) :             19.114ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_PS_PL_clk_wiz_0_0 rise@30.303ns - clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.781ns  (logic 3.637ns (33.736%)  route 7.144ns (66.264%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 31.810 - 30.303 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.208ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.715     1.715    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y6                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.169 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=14, routed)          1.497     5.666    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/upper_reg_banks/ADDRA1
    SLICE_X6Y30          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     5.812 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.820     6.632    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y31          LUT5 (Prop_lut5_I0_O)        0.358     6.990 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=38, routed)          2.370     9.360    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/port_id[4]
    SLICE_X14Y27         LUT4 (Prop_lut4_I0_O)        0.353     9.713 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/fd_prim_array[7].bit_is_0.fdre_comp_i_2/O
                         net (fo=11, routed)          1.561    11.274    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/n_0_fd_prim_array[7].bit_is_0.fdre_comp_i_2
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.326    11.600 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__45/O
                         net (fo=9, routed)           0.896    12.496    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce1_out_2
    SLICE_X9Y4           FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                     30.303    30.303 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    30.303 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    31.790    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    28.613 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    30.212    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.303 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.507    31.810    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X9Y4                                                        r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/C
                         clock pessimism              0.115    31.925    
                         clock uncertainty           -0.110    31.815    
    SLICE_X9Y4           FDRE (Setup_fdre_C_CE)      -0.205    31.610    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         31.610    
                         arrival time                         -12.496    
  -------------------------------------------------------------------
                         slack                                 19.114    

Slack (MET) :             19.114ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_PS_PL_clk_wiz_0_0 rise@30.303ns - clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.781ns  (logic 3.637ns (33.736%)  route 7.144ns (66.264%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 31.810 - 30.303 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.208ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.715     1.715    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y6                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.169 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=14, routed)          1.497     5.666    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/upper_reg_banks/ADDRA1
    SLICE_X6Y30          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     5.812 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.820     6.632    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y31          LUT5 (Prop_lut5_I0_O)        0.358     6.990 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=38, routed)          2.370     9.360    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/port_id[4]
    SLICE_X14Y27         LUT4 (Prop_lut4_I0_O)        0.353     9.713 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/fd_prim_array[7].bit_is_0.fdre_comp_i_2/O
                         net (fo=11, routed)          1.561    11.274    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/n_0_fd_prim_array[7].bit_is_0.fdre_comp_i_2
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.326    11.600 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__45/O
                         net (fo=9, routed)           0.896    12.496    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce1_out_2
    SLICE_X9Y4           FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                     30.303    30.303 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    30.303 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    31.790    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    28.613 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    30.212    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.303 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.507    31.810    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X9Y4                                                        r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/C
                         clock pessimism              0.115    31.925    
                         clock uncertainty           -0.110    31.815    
    SLICE_X9Y4           FDRE (Setup_fdre_C_CE)      -0.205    31.610    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         31.610    
                         arrival time                         -12.496    
  -------------------------------------------------------------------
                         slack                                 19.114    

Slack (MET) :             19.114ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_PS_PL_clk_wiz_0_0 rise@30.303ns - clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.781ns  (logic 3.637ns (33.736%)  route 7.144ns (66.264%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 31.810 - 30.303 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.208ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.715     1.715    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y6                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.169 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=14, routed)          1.497     5.666    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/upper_reg_banks/ADDRA1
    SLICE_X6Y30          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     5.812 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.820     6.632    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y31          LUT5 (Prop_lut5_I0_O)        0.358     6.990 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=38, routed)          2.370     9.360    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/port_id[4]
    SLICE_X14Y27         LUT4 (Prop_lut4_I0_O)        0.353     9.713 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/fd_prim_array[7].bit_is_0.fdre_comp_i_2/O
                         net (fo=11, routed)          1.561    11.274    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/n_0_fd_prim_array[7].bit_is_0.fdre_comp_i_2
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.326    11.600 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__45/O
                         net (fo=9, routed)           0.896    12.496    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce1_out_2
    SLICE_X9Y4           FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                     30.303    30.303 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    30.303 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    31.790    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    28.613 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    30.212    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.303 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.507    31.810    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X9Y4                                                        r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/C
                         clock pessimism              0.115    31.925    
                         clock uncertainty           -0.110    31.815    
    SLICE_X9Y4           FDRE (Setup_fdre_C_CE)      -0.205    31.610    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         31.610    
                         arrival time                         -12.496    
  -------------------------------------------------------------------
                         slack                                 19.114    

Slack (MET) :             19.114ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_PS_PL_clk_wiz_0_0 rise@30.303ns - clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.781ns  (logic 3.637ns (33.736%)  route 7.144ns (66.264%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 31.810 - 30.303 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.208ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.715     1.715    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y6                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.169 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=14, routed)          1.497     5.666    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/upper_reg_banks/ADDRA1
    SLICE_X6Y30          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     5.812 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.820     6.632    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y31          LUT5 (Prop_lut5_I0_O)        0.358     6.990 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=38, routed)          2.370     9.360    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/port_id[4]
    SLICE_X14Y27         LUT4 (Prop_lut4_I0_O)        0.353     9.713 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/fd_prim_array[7].bit_is_0.fdre_comp_i_2/O
                         net (fo=11, routed)          1.561    11.274    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/n_0_fd_prim_array[7].bit_is_0.fdre_comp_i_2
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.326    11.600 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__45/O
                         net (fo=9, routed)           0.896    12.496    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce1_out_2
    SLICE_X9Y4           FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                     30.303    30.303 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    30.303 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    31.790    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    28.613 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    30.212    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.303 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.507    31.810    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X9Y4                                                        r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/C
                         clock pessimism              0.115    31.925    
                         clock uncertainty           -0.110    31.815    
    SLICE_X9Y4           FDRE (Setup_fdre_C_CE)      -0.205    31.610    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         31.610    
                         arrival time                         -12.496    
  -------------------------------------------------------------------
                         slack                                 19.114    

Slack (MET) :             19.114ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_PS_PL_clk_wiz_0_0 rise@30.303ns - clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.781ns  (logic 3.637ns (33.736%)  route 7.144ns (66.264%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 31.810 - 30.303 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.208ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.715     1.715    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y6                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.169 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=14, routed)          1.497     5.666    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/upper_reg_banks/ADDRA1
    SLICE_X6Y30          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     5.812 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.820     6.632    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y31          LUT5 (Prop_lut5_I0_O)        0.358     6.990 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=38, routed)          2.370     9.360    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/port_id[4]
    SLICE_X14Y27         LUT4 (Prop_lut4_I0_O)        0.353     9.713 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/fd_prim_array[7].bit_is_0.fdre_comp_i_2/O
                         net (fo=11, routed)          1.561    11.274    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/n_0_fd_prim_array[7].bit_is_0.fdre_comp_i_2
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.326    11.600 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__45/O
                         net (fo=9, routed)           0.896    12.496    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce1_out_2
    SLICE_X9Y4           FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                     30.303    30.303 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    30.303 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    31.790    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    28.613 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    30.212    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.303 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.507    31.810    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X9Y4                                                        r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/C
                         clock pessimism              0.115    31.925    
                         clock uncertainty           -0.110    31.815    
    SLICE_X9Y4           FDRE (Setup_fdre_C_CE)      -0.205    31.610    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         31.610    
                         arrival time                         -12.496    
  -------------------------------------------------------------------
                         slack                                 19.114    

Slack (MET) :             19.141ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem7/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_1.fdse_comp/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_PS_PL_clk_wiz_0_0 rise@30.303ns - clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.682ns  (logic 3.637ns (34.048%)  route 7.045ns (65.952%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 31.803 - 30.303 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.208ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.715     1.715    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y6                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.169 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=14, routed)          1.497     5.666    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/upper_reg_banks/ADDRA1
    SLICE_X6Y30          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     5.812 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.820     6.632    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y31          LUT5 (Prop_lut5_I0_O)        0.358     6.990 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=38, routed)          2.370     9.360    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/port_id[4]
    SLICE_X14Y27         LUT4 (Prop_lut4_I0_O)        0.353     9.713 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/fd_prim_array[7].bit_is_0.fdre_comp_i_2/O
                         net (fo=11, routed)          0.684    10.397    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/n_0_fd_prim_array[7].bit_is_0.fdre_comp_i_2
    SLICE_X25Y28         LUT6 (Prop_lut6_I5_O)        0.326    10.723 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/fd_prim_array[7].bit_is_0.fdre_comp_i_1__0/O
                         net (fo=5, routed)           1.675    12.397    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem7/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce1_out_14
    SLICE_X30Y2          FDSE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem7/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_1.fdse_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                     30.303    30.303 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    30.303 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    31.790    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    28.613 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    30.212    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.303 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.500    31.803    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem7/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X30Y2                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem7/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_1.fdse_comp/C
                         clock pessimism              0.014    31.817    
                         clock uncertainty           -0.110    31.707    
    SLICE_X30Y2          FDSE (Setup_fdse_C_CE)      -0.169    31.538    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem7/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_1.fdse_comp
  -------------------------------------------------------------------
                         required time                         31.538    
                         arrival time                         -12.397    
  -------------------------------------------------------------------
                         slack                                 19.141    

Slack (MET) :             19.141ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/buffer_x0/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_PS_PL_clk_wiz_0_0 rise@30.303ns - clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.799ns  (logic 3.637ns (33.680%)  route 7.162ns (66.320%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 31.798 - 30.303 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.208ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.715     1.715    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y6                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.169 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/comp8.core_instance8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=14, routed)          1.497     5.666    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/upper_reg_banks/ADDRA1
    SLICE_X6Y30          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     5.812 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.820     6.632    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y31          LUT5 (Prop_lut5_I0_O)        0.358     6.990 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=38, routed)          2.370     9.360    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/port_id[4]
    SLICE_X14Y27         LUT4 (Prop_lut4_I0_O)        0.353     9.713 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/fd_prim_array[7].bit_is_0.fdre_comp_i_2/O
                         net (fo=11, routed)          1.439    11.152    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/n_0_fd_prim_array[7].bit_is_0.fdre_comp_i_2
    SLICE_X23Y13         LUT6 (Prop_lut6_I4_O)        0.326    11.478 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/dual_port_ram/reg_array[0].srl16_used.u1_i_1__4/O
                         net (fo=9, routed)           1.036    12.514    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/buffer_x0/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/I9[0]
    SLICE_X24Y3          SRL16E                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/buffer_x0/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                     30.303    30.303 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    30.303 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    31.790    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    28.613 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    30.212    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.303 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.495    31.798    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/buffer_x0/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/clk
    SLICE_X24Y3                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/buffer_x0/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1/CLK
                         clock pessimism              0.014    31.812    
                         clock uncertainty           -0.110    31.702    
    SLICE_X24Y3          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    31.655    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/buffer_x0/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1
  -------------------------------------------------------------------
                         required time                         31.655    
                         arrival time                         -12.514    
  -------------------------------------------------------------------
                         slack                                 19.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.556     0.556    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X21Y13                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y13         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.056     0.752    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/DIA0
    SLICE_X20Y13         RAMD32                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.825     0.825    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/WCLK
    SLICE_X20Y13                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.256     0.569    
    SLICE_X20Y13         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.716    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.559     0.559    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X17Y15                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y15         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.056     0.755    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/DIA0
    SLICE_X16Y15         RAMD32                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.825     0.825    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/WCLK
    SLICE_X16Y15                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.253     0.572    
    SLICE_X16Y15         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.719    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem20_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.560     0.560    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem20_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X13Y17                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem20_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem20_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.056     0.756    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X12Y17         RAMD32                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.826     0.826    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X12Y17                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.253     0.573    
    SLICE_X12Y17         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.720    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem21_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.553     0.553    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem21_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X17Y21                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem21_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y21         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem21_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.056     0.749    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X16Y21         RAMD32                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.819     0.819    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X16Y21                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.253     0.566    
    SLICE_X16Y21         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.713    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.749    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem21_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.553     0.553    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem21_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X17Y22                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem21_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y22         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem21_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.056     0.749    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/DIA0
    SLICE_X16Y22         RAMD32                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.818     0.818    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/WCLK
    SLICE_X16Y22                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.252     0.566    
    SLICE_X16Y22         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.713    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.749    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/outputregister/subsystem2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer1/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.559     0.559    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/outputregister/subsystem2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X17Y13                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/outputregister/subsystem2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y13         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/outputregister/subsystem2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.056     0.755    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer1/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X16Y13         RAMD32                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer1/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.826     0.826    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer1/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X16Y13                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer1/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.254     0.572    
    SLICE_X16Y13         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.719    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer1/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.559     0.559    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X17Y14                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y14         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.056     0.755    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X16Y14         RAMD32                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.826     0.826    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X16Y14                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.254     0.572    
    SLICE_X16Y14         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.719    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/mux2/pipe_20_22_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.803%)  route 0.253ns (64.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.560     0.560    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/mux2/clk
    SLICE_X27Y12                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/mux2/pipe_20_22_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y12         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/mux2/pipe_20_22_reg[0][5]/Q
                         net (fo=1, routed)           0.253     0.953    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB36_X1Y3          RAMB36E1                                     r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.864     0.864    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y3                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.252     0.612    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     0.908    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram1/comp7.core_instance7/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.465%)  route 0.268ns (65.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.555     0.555    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X26Y19                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y19         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem10_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/Q
                         net (fo=2, routed)           0.268     0.964    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram1/comp7.core_instance7/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[11]
    RAMB18_X1Y5          RAMB18E1                                     r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram1/comp7.core_instance7/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.868     0.868    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram1/comp7.core_instance7/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y5                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram1/comp7.core_instance7/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.252     0.616    
    RAMB18_X1Y5          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[11])
                                                      0.296     0.912    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/dual_port_ram1/comp7.core_instance7/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/stack_ram_high/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.065%)  route 0.239ns (62.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.572     0.572    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/clk
    SLICE_X5Y25                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.141     0.713 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.239     0.952    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/stack_ram_high/ADDRD0
    SLICE_X4Y25          RAMD32                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/stack_ram_high/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.837     0.837    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/stack_ram_high/WCLK
    SLICE_X4Y25                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/stack_ram_high/RAMA/CLK
                         clock pessimism             -0.252     0.585    
    SLICE_X4Y25          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.895    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_PS_PL_clk_wiz_0_0
Waveform:           { 0 15.1515 }
Period:             30.303
Sources:            { PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                                                                                                                                                 
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     30.303  27.727   RAMB36_X1Y3      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK                  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     30.303  27.727   RAMB36_X1Y3      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK                  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     30.303  27.727   RAMB36_X1Y4      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK                  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     30.303  27.727   RAMB36_X1Y4      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK                  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     30.303  27.727   RAMB36_X0Y2      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     30.303  27.727   RAMB36_X0Y2      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK   
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     30.303  27.727   RAMB36_X0Y3      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     30.303  27.727   RAMB36_X0Y3      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK   
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576     30.303  27.727   RAMB18_X1Y4      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram1/comp2.core_instance2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK  
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576     30.303  27.727   RAMB18_X1Y4      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram1/comp2.core_instance2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK  
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   30.303  183.057  MMCME2_ADV_X0Y0  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0                                                                                                                                                                                                        
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     15.152  13.902   SLICE_X12Y17     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK                                                                 
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     15.152  13.902   SLICE_X12Y17     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK                                                              
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     15.152  13.902   SLICE_X12Y17     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK                                                                 
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     15.152  13.902   SLICE_X12Y17     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK                                                              
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     15.152  13.902   SLICE_X12Y17     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK                                                                 
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     15.152  13.902   SLICE_X12Y17     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK                                                              
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250     15.152  13.902   SLICE_X12Y17     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK                                                                 
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250     15.152  13.902   SLICE_X12Y17     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK                                                              
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     15.152  13.902   SLICE_X10Y17     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMA/CLK                                                                 
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     15.152  13.902   SLICE_X10Y17     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMA_D1/CLK                                                              
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250     15.152  13.902   SLICE_X6Y22      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/data_path_loop[1].large_spm.spm_ram/RAMS64E_A/CLK                                                                                                                                
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250     15.152  13.902   SLICE_X6Y22      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/data_path_loop[1].large_spm.spm_ram/RAMS64E_B/CLK                                                                                                                                
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250     15.152  13.902   SLICE_X6Y22      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/data_path_loop[1].large_spm.spm_ram/RAMS64E_C/CLK                                                                                                                                
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250     15.152  13.902   SLICE_X6Y22      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/data_path_loop[1].large_spm.spm_ram/RAMS64E_D/CLK                                                                                                                                
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250     15.152  13.902   SLICE_X8Y23      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/data_path_loop[2].large_spm.spm_ram/RAMS64E_A/CLK                                                                                                                                
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250     15.152  13.902   SLICE_X8Y23      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/data_path_loop[2].large_spm.spm_ram/RAMS64E_B/CLK                                                                                                                                
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250     15.152  13.902   SLICE_X8Y23      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/data_path_loop[2].large_spm.spm_ram/RAMS64E_C/CLK                                                                                                                                
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250     15.152  13.902   SLICE_X8Y23      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/data_path_loop[2].large_spm.spm_ram/RAMS64E_D/CLK                                                                                                                                
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250     15.152  13.902   SLICE_X8Y22      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/data_path_loop[4].large_spm.spm_ram/RAMS64E_A/CLK                                                                                                                                
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250     15.152  13.902   SLICE_X8Y22      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/data_path_loop[4].large_spm.spm_ram/RAMS64E_B/CLK                                                                                                                                



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PS_PL_clk_wiz_0_0
  To Clock:  clkfbout_PS_PL_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PS_PL_clk_wiz_0_0
Waveform:           { 0 10 }
Period:             20.000
Sources:            { PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                            
Min Period  n/a     BUFG/I               n/a            2.155     20.000  17.845   BUFGCTRL_X0Y1    PS_PL_i/clk_wiz_0/inst/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     20.000  18.751   MMCME2_ADV_X0Y0  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     20.000  18.751   MMCME2_ADV_X0Y0  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   20.000  80.000   MMCME2_ADV_X0Y0  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   20.000  193.360  MMCME2_ADV_X0Y0  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 10 }
Period:             20.000
Sources:            { PS_PL_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location       Pin                                                                    
Min Period  n/a     BUFG/I   n/a            2.155     20.000  17.845  BUFGCTRL_X0Y2  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I  



