// Seed: 999405515
module module_0 (
    input tri0 id_0,
    input wand id_1,
    input tri1 id_2,
    input tri0 id_3
);
  assign id_5 = 1 ? id_5 : 1'b0;
endmodule
module module_1 (
    output wire  id_0,
    input  uwire id_1,
    input  tri0  id_2,
    output uwire id_3,
    input  tri0  id_4,
    output tri   id_5,
    input  tri0  id_6,
    input  wire  id_7,
    input  tri1  id_8,
    output tri0  id_9,
    output uwire id_10,
    input  wire  id_11,
    output uwire id_12,
    input  uwire id_13,
    input  wor   id_14,
    output tri0  id_15
);
  always @(posedge {1, id_2, id_7}) id_15 = id_2;
  module_0(
      id_6, id_2, id_14, id_1
  );
endmodule
