Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date              : Sun Feb 23 15:02:05 2025
| Host              : ece-lnx-4511c running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xczu48dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.32 01-31-2021
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  792         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (314)
6. checking no_output_delay (458)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (314)
--------------------------------
 There are 314 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (458)
---------------------------------
 There are 458 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.510        0.000                      0                14424        0.024        0.000                      0                14424        1.958        0.000                       0                  5809  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.510        0.000                      0                14424        0.024        0.000                      0                14424        1.958        0.000                       0                  5809  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.510ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.510ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fir_U0/reg_6_fu_116_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/fir_U0/tmp_1_reg_787_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 1.702ns (49.013%)  route 1.771ns (50.987%))
  Logic Levels:           13  (CARRY8=8 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.028     0.028    bd_0_i/hls_inst/inst/fir_U0/ap_clk
    SLICE_X51Y122        FDRE                                         r  bd_0_i/hls_inst/inst/fir_U0/reg_6_fu_116_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y122        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.109 r  bd_0_i/hls_inst/inst/fir_U0/reg_6_fu_116_reg[0]/Q
                         net (fo=15, routed)          0.515     0.624    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/Q[0]
    SLICE_X50Y111        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     0.814 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_47/CO[7]
                         net (fo=1, routed)           0.026     0.840    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_47_n_3
    SLICE_X50Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     0.956 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_78/O[7]
                         net (fo=2, routed)           0.236     1.192    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_78_n_11
    SLICE_X49Y113        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.147     1.339 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_82/O
                         net (fo=1, routed)           0.007     1.346    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_82_n_3
    SLICE_X49Y113        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     1.499 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_45/CO[7]
                         net (fo=1, routed)           0.026     1.525    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_45_n_3
    SLICE_X49Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     1.581 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_49/O[0]
                         net (fo=3, routed)           0.196     1.777    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_49_n_18
    SLICE_X51Y116        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     1.901 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_59/O
                         net (fo=2, routed)           0.189     2.090    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_59_n_3
    SLICE_X51Y112        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     2.226 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_31/O
                         net (fo=2, routed)           0.128     2.354    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_31_n_3
    SLICE_X51Y114        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090     2.444 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_39/O
                         net (fo=1, routed)           0.007     2.451    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_39_n_3
    SLICE_X51Y114        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     2.604 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_9/CO[7]
                         net (fo=1, routed)           0.026     2.630    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_9_n_3
    SLICE_X51Y115        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     2.697 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_3/O[2]
                         net (fo=1, routed)           0.341     3.038    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/mul_ln29_6_fu_544_p2[26]
    SLICE_X54Y115        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     3.186 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[14]_i_5/O
                         net (fo=1, routed)           0.022     3.208    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[14]_i_5_n_3
    SLICE_X54Y115        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.367 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[14]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.393    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[14]_i_1_n_3
    SLICE_X54Y116        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     3.475 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_1/O[3]
                         net (fo=1, routed)           0.026     3.501    bd_0_i/hls_inst/inst/fir_U0/add_ln29_6_fu_554_p2[32]
    SLICE_X54Y116        FDRE                                         r  bd_0_i/hls_inst/inst/fir_U0/tmp_1_reg_787_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.021     5.021    bd_0_i/hls_inst/inst/fir_U0/ap_clk
    SLICE_X54Y116        FDRE                                         r  bd_0_i/hls_inst/inst/fir_U0/tmp_1_reg_787_reg[18]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X54Y116        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     5.011    bd_0_i/hls_inst/inst/fir_U0/tmp_1_reg_787_reg[18]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -3.501    
  -------------------------------------------------------------------
                         slack                                  1.510    

Slack (MET) :             1.517ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fir_U0/reg_6_fu_116_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/fir_U0/tmp_1_reg_787_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 1.696ns (48.938%)  route 1.770ns (51.062%))
  Logic Levels:           13  (CARRY8=8 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.028     0.028    bd_0_i/hls_inst/inst/fir_U0/ap_clk
    SLICE_X51Y122        FDRE                                         r  bd_0_i/hls_inst/inst/fir_U0/reg_6_fu_116_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y122        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.109 r  bd_0_i/hls_inst/inst/fir_U0/reg_6_fu_116_reg[0]/Q
                         net (fo=15, routed)          0.515     0.624    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/Q[0]
    SLICE_X50Y111        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     0.814 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_47/CO[7]
                         net (fo=1, routed)           0.026     0.840    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_47_n_3
    SLICE_X50Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     0.956 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_78/O[7]
                         net (fo=2, routed)           0.236     1.192    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_78_n_11
    SLICE_X49Y113        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.147     1.339 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_82/O
                         net (fo=1, routed)           0.007     1.346    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_82_n_3
    SLICE_X49Y113        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     1.499 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_45/CO[7]
                         net (fo=1, routed)           0.026     1.525    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_45_n_3
    SLICE_X49Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     1.581 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_49/O[0]
                         net (fo=3, routed)           0.196     1.777    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_49_n_18
    SLICE_X51Y116        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     1.901 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_59/O
                         net (fo=2, routed)           0.189     2.090    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_59_n_3
    SLICE_X51Y112        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     2.226 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_31/O
                         net (fo=2, routed)           0.128     2.354    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_31_n_3
    SLICE_X51Y114        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090     2.444 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_39/O
                         net (fo=1, routed)           0.007     2.451    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_39_n_3
    SLICE_X51Y114        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     2.604 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_9/CO[7]
                         net (fo=1, routed)           0.026     2.630    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_9_n_3
    SLICE_X51Y115        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     2.697 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_3/O[2]
                         net (fo=1, routed)           0.341     3.038    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/mul_ln29_6_fu_544_p2[26]
    SLICE_X54Y115        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     3.186 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[14]_i_5/O
                         net (fo=1, routed)           0.022     3.208    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[14]_i_5_n_3
    SLICE_X54Y115        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.367 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[14]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.393    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[14]_i_1_n_3
    SLICE_X54Y116        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.469 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.025     3.494    bd_0_i/hls_inst/inst/fir_U0/add_ln29_6_fu_554_p2[30]
    SLICE_X54Y116        FDRE                                         r  bd_0_i/hls_inst/inst/fir_U0/tmp_1_reg_787_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.021     5.021    bd_0_i/hls_inst/inst/fir_U0/ap_clk
    SLICE_X54Y116        FDRE                                         r  bd_0_i/hls_inst/inst/fir_U0/tmp_1_reg_787_reg[16]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X54Y116        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     5.011    bd_0_i/hls_inst/inst/fir_U0/tmp_1_reg_787_reg[16]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -3.494    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.525ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fir_U0/reg_6_fu_116_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/fir_U0/tmp_1_reg_787_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.458ns  (logic 1.687ns (48.791%)  route 1.771ns (51.209%))
  Logic Levels:           13  (CARRY8=8 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.028     0.028    bd_0_i/hls_inst/inst/fir_U0/ap_clk
    SLICE_X51Y122        FDRE                                         r  bd_0_i/hls_inst/inst/fir_U0/reg_6_fu_116_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y122        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.109 r  bd_0_i/hls_inst/inst/fir_U0/reg_6_fu_116_reg[0]/Q
                         net (fo=15, routed)          0.515     0.624    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/Q[0]
    SLICE_X50Y111        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     0.814 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_47/CO[7]
                         net (fo=1, routed)           0.026     0.840    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_47_n_3
    SLICE_X50Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     0.956 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_78/O[7]
                         net (fo=2, routed)           0.236     1.192    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_78_n_11
    SLICE_X49Y113        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.147     1.339 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_82/O
                         net (fo=1, routed)           0.007     1.346    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_82_n_3
    SLICE_X49Y113        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     1.499 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_45/CO[7]
                         net (fo=1, routed)           0.026     1.525    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_45_n_3
    SLICE_X49Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     1.581 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_49/O[0]
                         net (fo=3, routed)           0.196     1.777    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_49_n_18
    SLICE_X51Y116        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     1.901 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_59/O
                         net (fo=2, routed)           0.189     2.090    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_59_n_3
    SLICE_X51Y112        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     2.226 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_31/O
                         net (fo=2, routed)           0.128     2.354    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_31_n_3
    SLICE_X51Y114        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090     2.444 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_39/O
                         net (fo=1, routed)           0.007     2.451    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_39_n_3
    SLICE_X51Y114        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     2.604 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_9/CO[7]
                         net (fo=1, routed)           0.026     2.630    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_9_n_3
    SLICE_X51Y115        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     2.697 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_3/O[2]
                         net (fo=1, routed)           0.341     3.038    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/mul_ln29_6_fu_544_p2[26]
    SLICE_X54Y115        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     3.186 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[14]_i_5/O
                         net (fo=1, routed)           0.022     3.208    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[14]_i_5_n_3
    SLICE_X54Y115        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.367 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[14]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.393    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[14]_i_1_n_3
    SLICE_X54Y116        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     3.460 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_1/O[2]
                         net (fo=1, routed)           0.026     3.486    bd_0_i/hls_inst/inst/fir_U0/add_ln29_6_fu_554_p2[31]
    SLICE_X54Y116        FDRE                                         r  bd_0_i/hls_inst/inst/fir_U0/tmp_1_reg_787_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.021     5.021    bd_0_i/hls_inst/inst/fir_U0/ap_clk
    SLICE_X54Y116        FDRE                                         r  bd_0_i/hls_inst/inst/fir_U0/tmp_1_reg_787_reg[17]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X54Y116        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     5.011    bd_0_i/hls_inst/inst/fir_U0/tmp_1_reg_787_reg[17]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -3.486    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.537ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fir_U0/reg_6_fu_116_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/fir_U0/tmp_1_reg_787_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.446ns  (logic 1.676ns (48.642%)  route 1.770ns (51.358%))
  Logic Levels:           13  (CARRY8=8 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.028     0.028    bd_0_i/hls_inst/inst/fir_U0/ap_clk
    SLICE_X51Y122        FDRE                                         r  bd_0_i/hls_inst/inst/fir_U0/reg_6_fu_116_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y122        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.109 r  bd_0_i/hls_inst/inst/fir_U0/reg_6_fu_116_reg[0]/Q
                         net (fo=15, routed)          0.515     0.624    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/Q[0]
    SLICE_X50Y111        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     0.814 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_47/CO[7]
                         net (fo=1, routed)           0.026     0.840    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_47_n_3
    SLICE_X50Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     0.956 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_78/O[7]
                         net (fo=2, routed)           0.236     1.192    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_78_n_11
    SLICE_X49Y113        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.147     1.339 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_82/O
                         net (fo=1, routed)           0.007     1.346    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_82_n_3
    SLICE_X49Y113        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     1.499 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_45/CO[7]
                         net (fo=1, routed)           0.026     1.525    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_45_n_3
    SLICE_X49Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     1.581 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_49/O[0]
                         net (fo=3, routed)           0.196     1.777    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_49_n_18
    SLICE_X51Y116        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     1.901 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_59/O
                         net (fo=2, routed)           0.189     2.090    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_59_n_3
    SLICE_X51Y112        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     2.226 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_31/O
                         net (fo=2, routed)           0.128     2.354    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_31_n_3
    SLICE_X51Y114        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090     2.444 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_39/O
                         net (fo=1, routed)           0.007     2.451    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_39_n_3
    SLICE_X51Y114        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     2.604 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_9/CO[7]
                         net (fo=1, routed)           0.026     2.630    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_9_n_3
    SLICE_X51Y115        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     2.697 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_3/O[2]
                         net (fo=1, routed)           0.341     3.038    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/mul_ln29_6_fu_544_p2[26]
    SLICE_X54Y115        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     3.186 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[14]_i_5/O
                         net (fo=1, routed)           0.022     3.208    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[14]_i_5_n_3
    SLICE_X54Y115        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.367 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[14]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.393    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[14]_i_1_n_3
    SLICE_X54Y116        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.449 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.025     3.474    bd_0_i/hls_inst/inst/fir_U0/add_ln29_6_fu_554_p2[29]
    SLICE_X54Y116        FDRE                                         r  bd_0_i/hls_inst/inst/fir_U0/tmp_1_reg_787_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.021     5.021    bd_0_i/hls_inst/inst/fir_U0/ap_clk
    SLICE_X54Y116        FDRE                                         r  bd_0_i/hls_inst/inst/fir_U0/tmp_1_reg_787_reg[15]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X54Y116        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     5.011    bd_0_i/hls_inst/inst/fir_U0/tmp_1_reg_787_reg[15]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -3.474    
  -------------------------------------------------------------------
                         slack                                  1.537    

Slack (MET) :             1.639ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fir_U0/reg_6_fu_116_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/fir_U0/tmp_1_reg_787_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.344ns  (logic 1.599ns (47.823%)  route 1.745ns (52.177%))
  Logic Levels:           12  (CARRY8=7 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.028     0.028    bd_0_i/hls_inst/inst/fir_U0/ap_clk
    SLICE_X51Y122        FDRE                                         r  bd_0_i/hls_inst/inst/fir_U0/reg_6_fu_116_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y122        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.109 r  bd_0_i/hls_inst/inst/fir_U0/reg_6_fu_116_reg[0]/Q
                         net (fo=15, routed)          0.515     0.624    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/Q[0]
    SLICE_X50Y111        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     0.814 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_47/CO[7]
                         net (fo=1, routed)           0.026     0.840    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_47_n_3
    SLICE_X50Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     0.956 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_78/O[7]
                         net (fo=2, routed)           0.236     1.192    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_78_n_11
    SLICE_X49Y113        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.147     1.339 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_82/O
                         net (fo=1, routed)           0.007     1.346    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_82_n_3
    SLICE_X49Y113        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     1.499 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_45/CO[7]
                         net (fo=1, routed)           0.026     1.525    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_45_n_3
    SLICE_X49Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     1.581 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_49/O[0]
                         net (fo=3, routed)           0.196     1.777    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_49_n_18
    SLICE_X51Y116        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     1.901 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_59/O
                         net (fo=2, routed)           0.189     2.090    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_59_n_3
    SLICE_X51Y112        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     2.226 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_31/O
                         net (fo=2, routed)           0.128     2.354    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_31_n_3
    SLICE_X51Y114        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090     2.444 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_39/O
                         net (fo=1, routed)           0.007     2.451    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_39_n_3
    SLICE_X51Y114        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     2.604 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_9/CO[7]
                         net (fo=1, routed)           0.026     2.630    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_9_n_3
    SLICE_X51Y115        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     2.697 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_3/O[2]
                         net (fo=1, routed)           0.341     3.038    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/mul_ln29_6_fu_544_p2[26]
    SLICE_X54Y115        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     3.186 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[14]_i_5/O
                         net (fo=1, routed)           0.022     3.208    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[14]_i_5_n_3
    SLICE_X54Y115        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[7])
                                                      0.138     3.346 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[14]_i_1/O[7]
                         net (fo=1, routed)           0.026     3.372    bd_0_i/hls_inst/inst/fir_U0/add_ln29_6_fu_554_p2[28]
    SLICE_X54Y115        FDRE                                         r  bd_0_i/hls_inst/inst/fir_U0/tmp_1_reg_787_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.021     5.021    bd_0_i/hls_inst/inst/fir_U0/ap_clk
    SLICE_X54Y115        FDRE                                         r  bd_0_i/hls_inst/inst/fir_U0/tmp_1_reg_787_reg[14]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X54Y115        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     5.011    bd_0_i/hls_inst/inst/fir_U0/tmp_1_reg_787_reg[14]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.646ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fir_U0/reg_6_fu_116_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/fir_U0/tmp_1_reg_787_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 1.592ns (47.714%)  route 1.745ns (52.286%))
  Logic Levels:           12  (CARRY8=7 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.028     0.028    bd_0_i/hls_inst/inst/fir_U0/ap_clk
    SLICE_X51Y122        FDRE                                         r  bd_0_i/hls_inst/inst/fir_U0/reg_6_fu_116_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y122        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.109 r  bd_0_i/hls_inst/inst/fir_U0/reg_6_fu_116_reg[0]/Q
                         net (fo=15, routed)          0.515     0.624    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/Q[0]
    SLICE_X50Y111        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     0.814 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_47/CO[7]
                         net (fo=1, routed)           0.026     0.840    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_47_n_3
    SLICE_X50Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     0.956 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_78/O[7]
                         net (fo=2, routed)           0.236     1.192    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_78_n_11
    SLICE_X49Y113        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.147     1.339 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_82/O
                         net (fo=1, routed)           0.007     1.346    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_82_n_3
    SLICE_X49Y113        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     1.499 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_45/CO[7]
                         net (fo=1, routed)           0.026     1.525    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_45_n_3
    SLICE_X49Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     1.581 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_49/O[0]
                         net (fo=3, routed)           0.196     1.777    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_49_n_18
    SLICE_X51Y116        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     1.901 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_59/O
                         net (fo=2, routed)           0.189     2.090    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_59_n_3
    SLICE_X51Y112        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     2.226 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_31/O
                         net (fo=2, routed)           0.128     2.354    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_31_n_3
    SLICE_X51Y114        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090     2.444 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_39/O
                         net (fo=1, routed)           0.007     2.451    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_39_n_3
    SLICE_X51Y114        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     2.604 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_9/CO[7]
                         net (fo=1, routed)           0.026     2.630    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_9_n_3
    SLICE_X51Y115        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     2.697 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_3/O[2]
                         net (fo=1, routed)           0.341     3.038    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/mul_ln29_6_fu_544_p2[26]
    SLICE_X54Y115        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     3.186 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[14]_i_5/O
                         net (fo=1, routed)           0.022     3.208    bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[14]_i_5_n_3
    SLICE_X54Y115        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.131     3.339 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[14]_i_1/O[6]
                         net (fo=1, routed)           0.026     3.365    bd_0_i/hls_inst/inst/fir_U0/add_ln29_6_fu_554_p2[27]
    SLICE_X54Y115        FDRE                                         r  bd_0_i/hls_inst/inst/fir_U0/tmp_1_reg_787_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.021     5.021    bd_0_i/hls_inst/inst/fir_U0/ap_clk
    SLICE_X54Y115        FDRE                                         r  bd_0_i/hls_inst/inst/fir_U0/tmp_1_reg_787_reg[13]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X54Y115        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     5.011    bd_0_i/hls_inst/inst/fir_U0/tmp_1_reg_787_reg[13]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -3.365    
  -------------------------------------------------------------------
                         slack                                  1.646    

Slack (MET) :             1.677ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fir_U0/reg_fu_104_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/fir_U0/trunc_ln_reg_752_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 1.586ns (48.005%)  route 1.718ns (51.995%))
  Logic Levels:           13  (CARRY8=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 5.020 - 5.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.029     0.029    bd_0_i/hls_inst/inst/fir_U0/ap_clk
    SLICE_X44Y131        FDRE                                         r  bd_0_i/hls_inst/inst/fir_U0/reg_fu_104_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y131        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/fir_U0/reg_fu_104_reg[1]/Q
                         net (fo=19, routed)          0.476     0.584    bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/Q[1]
    SLICE_X42Y127        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     0.774 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752_reg[6]_i_27/CO[7]
                         net (fo=1, routed)           0.026     0.800    bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752_reg[6]_i_27_n_3
    SLICE_X42Y128        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     0.916 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752_reg[14]_i_72/O[7]
                         net (fo=3, routed)           0.235     1.151    bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752_reg[14]_i_72_n_11
    SLICE_X43Y128        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     1.275 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752[14]_i_73/O
                         net (fo=1, routed)           0.010     1.285    bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752[14]_i_73_n_3
    SLICE_X43Y128        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     1.400 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752_reg[14]_i_32/CO[7]
                         net (fo=1, routed)           0.026     1.426    bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752_reg[14]_i_32_n_3
    SLICE_X43Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     1.493 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752_reg[17]_i_28/O[2]
                         net (fo=3, routed)           0.283     1.776    bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752_reg[17]_i_28_n_16
    SLICE_X45Y127        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     1.898 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752[14]_i_28/O
                         net (fo=2, routed)           0.049     1.947    bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752[14]_i_28_n_3
    SLICE_X45Y127        LUT5 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.142     2.089 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752[14]_i_11/O
                         net (fo=2, routed)           0.294     2.383    bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752[14]_i_11_n_3
    SLICE_X44Y129        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     2.473 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752[14]_i_19/O
                         net (fo=1, routed)           0.010     2.483    bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752[14]_i_19_n_3
    SLICE_X44Y129        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     2.598 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752_reg[14]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.624    bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752_reg[14]_i_2_n_3
    SLICE_X44Y130        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     2.710 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752_reg[17]_i_2/O[4]
                         net (fo=2, routed)           0.224     2.934    bd_0_i/hls_inst/inst/fir_U0/mul_ln29_fu_267_p2[27]
    SLICE_X44Y133        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     3.083 r  bd_0_i/hls_inst/inst/fir_U0/trunc_ln_reg_752[14]_i_4/O
                         net (fo=1, routed)           0.008     3.091    bd_0_i/hls_inst/inst/fir_U0/trunc_ln_reg_752[14]_i_4_n_3
    SLICE_X44Y133        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     3.206 r  bd_0_i/hls_inst/inst/fir_U0/trunc_ln_reg_752_reg[14]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.232    bd_0_i/hls_inst/inst/fir_U0/trunc_ln_reg_752_reg[14]_i_1_n_3
    SLICE_X44Y134        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     3.308 r  bd_0_i/hls_inst/inst/fir_U0/trunc_ln_reg_752_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.025     3.333    bd_0_i/hls_inst/inst/fir_U0/p_0_in__0[16]
    SLICE_X44Y134        FDRE                                         r  bd_0_i/hls_inst/inst/fir_U0/trunc_ln_reg_752_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.020     5.020    bd_0_i/hls_inst/inst/fir_U0/ap_clk
    SLICE_X44Y134        FDRE                                         r  bd_0_i/hls_inst/inst/fir_U0/trunc_ln_reg_752_reg[16]/C
                         clock pessimism              0.000     5.020    
                         clock uncertainty           -0.035     4.985    
    SLICE_X44Y134        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     5.010    bd_0_i/hls_inst/inst/fir_U0/trunc_ln_reg_752_reg[16]
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -3.333    
  -------------------------------------------------------------------
                         slack                                  1.677    

Slack (MET) :             1.685ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fir_U0/reg_fu_104_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/fir_U0/trunc_ln_reg_752_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 1.577ns (47.849%)  route 1.719ns (52.151%))
  Logic Levels:           13  (CARRY8=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 5.020 - 5.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.029     0.029    bd_0_i/hls_inst/inst/fir_U0/ap_clk
    SLICE_X44Y131        FDRE                                         r  bd_0_i/hls_inst/inst/fir_U0/reg_fu_104_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y131        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/fir_U0/reg_fu_104_reg[1]/Q
                         net (fo=19, routed)          0.476     0.584    bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/Q[1]
    SLICE_X42Y127        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     0.774 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752_reg[6]_i_27/CO[7]
                         net (fo=1, routed)           0.026     0.800    bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752_reg[6]_i_27_n_3
    SLICE_X42Y128        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     0.916 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752_reg[14]_i_72/O[7]
                         net (fo=3, routed)           0.235     1.151    bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752_reg[14]_i_72_n_11
    SLICE_X43Y128        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     1.275 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752[14]_i_73/O
                         net (fo=1, routed)           0.010     1.285    bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752[14]_i_73_n_3
    SLICE_X43Y128        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     1.400 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752_reg[14]_i_32/CO[7]
                         net (fo=1, routed)           0.026     1.426    bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752_reg[14]_i_32_n_3
    SLICE_X43Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     1.493 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752_reg[17]_i_28/O[2]
                         net (fo=3, routed)           0.283     1.776    bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752_reg[17]_i_28_n_16
    SLICE_X45Y127        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     1.898 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752[14]_i_28/O
                         net (fo=2, routed)           0.049     1.947    bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752[14]_i_28_n_3
    SLICE_X45Y127        LUT5 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.142     2.089 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752[14]_i_11/O
                         net (fo=2, routed)           0.294     2.383    bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752[14]_i_11_n_3
    SLICE_X44Y129        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     2.473 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752[14]_i_19/O
                         net (fo=1, routed)           0.010     2.483    bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752[14]_i_19_n_3
    SLICE_X44Y129        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     2.598 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752_reg[14]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.624    bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752_reg[14]_i_2_n_3
    SLICE_X44Y130        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     2.710 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752_reg[17]_i_2/O[4]
                         net (fo=2, routed)           0.224     2.934    bd_0_i/hls_inst/inst/fir_U0/mul_ln29_fu_267_p2[27]
    SLICE_X44Y133        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     3.083 r  bd_0_i/hls_inst/inst/fir_U0/trunc_ln_reg_752[14]_i_4/O
                         net (fo=1, routed)           0.008     3.091    bd_0_i/hls_inst/inst/fir_U0/trunc_ln_reg_752[14]_i_4_n_3
    SLICE_X44Y133        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     3.206 r  bd_0_i/hls_inst/inst/fir_U0/trunc_ln_reg_752_reg[14]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.232    bd_0_i/hls_inst/inst/fir_U0/trunc_ln_reg_752_reg[14]_i_1_n_3
    SLICE_X44Y134        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     3.299 r  bd_0_i/hls_inst/inst/fir_U0/trunc_ln_reg_752_reg[17]_i_1/O[2]
                         net (fo=1, routed)           0.026     3.325    bd_0_i/hls_inst/inst/fir_U0/p_0_in__0[17]
    SLICE_X44Y134        FDRE                                         r  bd_0_i/hls_inst/inst/fir_U0/trunc_ln_reg_752_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.020     5.020    bd_0_i/hls_inst/inst/fir_U0/ap_clk
    SLICE_X44Y134        FDRE                                         r  bd_0_i/hls_inst/inst/fir_U0/trunc_ln_reg_752_reg[17]/C
                         clock pessimism              0.000     5.020    
                         clock uncertainty           -0.035     4.985    
    SLICE_X44Y134        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     5.010    bd_0_i/hls_inst/inst/fir_U0/trunc_ln_reg_752_reg[17]
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -3.325    
  -------------------------------------------------------------------
                         slack                                  1.685    

Slack (MET) :             1.697ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fir_U0/reg_fu_104_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/fir_U0/trunc_ln_reg_752_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 1.566ns (47.689%)  route 1.718ns (52.311%))
  Logic Levels:           13  (CARRY8=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 5.020 - 5.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.029     0.029    bd_0_i/hls_inst/inst/fir_U0/ap_clk
    SLICE_X44Y131        FDRE                                         r  bd_0_i/hls_inst/inst/fir_U0/reg_fu_104_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y131        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/fir_U0/reg_fu_104_reg[1]/Q
                         net (fo=19, routed)          0.476     0.584    bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/Q[1]
    SLICE_X42Y127        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     0.774 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752_reg[6]_i_27/CO[7]
                         net (fo=1, routed)           0.026     0.800    bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752_reg[6]_i_27_n_3
    SLICE_X42Y128        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     0.916 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752_reg[14]_i_72/O[7]
                         net (fo=3, routed)           0.235     1.151    bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752_reg[14]_i_72_n_11
    SLICE_X43Y128        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     1.275 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752[14]_i_73/O
                         net (fo=1, routed)           0.010     1.285    bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752[14]_i_73_n_3
    SLICE_X43Y128        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     1.400 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752_reg[14]_i_32/CO[7]
                         net (fo=1, routed)           0.026     1.426    bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752_reg[14]_i_32_n_3
    SLICE_X43Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     1.493 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752_reg[17]_i_28/O[2]
                         net (fo=3, routed)           0.283     1.776    bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752_reg[17]_i_28_n_16
    SLICE_X45Y127        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     1.898 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752[14]_i_28/O
                         net (fo=2, routed)           0.049     1.947    bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752[14]_i_28_n_3
    SLICE_X45Y127        LUT5 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.142     2.089 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752[14]_i_11/O
                         net (fo=2, routed)           0.294     2.383    bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752[14]_i_11_n_3
    SLICE_X44Y129        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     2.473 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752[14]_i_19/O
                         net (fo=1, routed)           0.010     2.483    bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752[14]_i_19_n_3
    SLICE_X44Y129        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     2.598 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752_reg[14]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.624    bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752_reg[14]_i_2_n_3
    SLICE_X44Y130        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     2.710 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_15s_32_1_1_U11/trunc_ln_reg_752_reg[17]_i_2/O[4]
                         net (fo=2, routed)           0.224     2.934    bd_0_i/hls_inst/inst/fir_U0/mul_ln29_fu_267_p2[27]
    SLICE_X44Y133        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     3.083 r  bd_0_i/hls_inst/inst/fir_U0/trunc_ln_reg_752[14]_i_4/O
                         net (fo=1, routed)           0.008     3.091    bd_0_i/hls_inst/inst/fir_U0/trunc_ln_reg_752[14]_i_4_n_3
    SLICE_X44Y133        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     3.206 r  bd_0_i/hls_inst/inst/fir_U0/trunc_ln_reg_752_reg[14]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.232    bd_0_i/hls_inst/inst/fir_U0/trunc_ln_reg_752_reg[14]_i_1_n_3
    SLICE_X44Y134        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     3.288 r  bd_0_i/hls_inst/inst/fir_U0/trunc_ln_reg_752_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.025     3.313    bd_0_i/hls_inst/inst/fir_U0/p_0_in__0[15]
    SLICE_X44Y134        FDRE                                         r  bd_0_i/hls_inst/inst/fir_U0/trunc_ln_reg_752_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.020     5.020    bd_0_i/hls_inst/inst/fir_U0/ap_clk
    SLICE_X44Y134        FDRE                                         r  bd_0_i/hls_inst/inst/fir_U0/trunc_ln_reg_752_reg[15]/C
                         clock pessimism              0.000     5.020    
                         clock uncertainty           -0.035     4.985    
    SLICE_X44Y134        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     5.010    bd_0_i/hls_inst/inst/fir_U0/trunc_ln_reg_752_reg[15]
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -3.313    
  -------------------------------------------------------------------
                         slack                                  1.697    

Slack (MET) :             1.697ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fir_U0/reg_11_reg_746_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/fir_U0/tmp_8_reg_772_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 1.617ns (49.233%)  route 1.667ns (50.767%))
  Logic Levels:           12  (CARRY8=7 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 5.020 - 5.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.028     0.028    bd_0_i/hls_inst/inst/fir_U0/ap_clk
    SLICE_X50Y131        FDRE                                         r  bd_0_i/hls_inst/inst/fir_U0/reg_11_reg_746_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y131        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.109 r  bd_0_i/hls_inst/inst/fir_U0/reg_11_reg_746_reg[1]/Q
                         net (fo=13, routed)          0.438     0.547    bd_0_i/hls_inst/inst/fir_U0/mul_17s_12ns_29_1_1_U14/Q[1]
    SLICE_X53Y127        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     0.672 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_12ns_29_1_1_U14/tmp_8_reg_772[6]_i_93/O
                         net (fo=1, routed)           0.016     0.688    bd_0_i/hls_inst/inst/fir_U0/mul_17s_12ns_29_1_1_U14/tmp_8_reg_772[6]_i_93_n_3
    SLICE_X53Y127        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     0.878 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_12ns_29_1_1_U14/tmp_8_reg_772_reg[6]_i_47/CO[7]
                         net (fo=1, routed)           0.026     0.904    bd_0_i/hls_inst/inst/fir_U0/mul_17s_12ns_29_1_1_U14/tmp_8_reg_772_reg[6]_i_47_n_3
    SLICE_X53Y128        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     0.990 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_12ns_29_1_1_U14/tmp_8_reg_772_reg[6]_i_45/O[4]
                         net (fo=1, routed)           0.310     1.300    bd_0_i/hls_inst/inst/fir_U0/mul_17s_12ns_29_1_1_U14/tmp_8_reg_772_reg[6]_i_45_n_14
    SLICE_X54Y128        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[3])
                                                      0.139     1.439 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_12ns_29_1_1_U14/tmp_8_reg_772_reg[14]_i_55/O[3]
                         net (fo=3, routed)           0.257     1.696    bd_0_i/hls_inst/inst/fir_U0/mul_17s_12ns_29_1_1_U14/tmp_8_reg_772_reg[14]_i_55_n_15
    SLICE_X52Y126        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     1.845 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_12ns_29_1_1_U14/tmp_8_reg_772[14]_i_70/O
                         net (fo=2, routed)           0.052     1.897    bd_0_i/hls_inst/inst/fir_U0/mul_17s_12ns_29_1_1_U14/tmp_8_reg_772[14]_i_70_n_3
    SLICE_X52Y126        LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.141     2.038 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_12ns_29_1_1_U14/tmp_8_reg_772[14]_i_37/O
                         net (fo=2, routed)           0.166     2.204    bd_0_i/hls_inst/inst/fir_U0/mul_17s_12ns_29_1_1_U14/tmp_8_reg_772[14]_i_37_n_3
    SLICE_X52Y128        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     2.293 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_12ns_29_1_1_U14/tmp_8_reg_772[14]_i_45/O
                         net (fo=1, routed)           0.011     2.304    bd_0_i/hls_inst/inst/fir_U0/mul_17s_12ns_29_1_1_U14/tmp_8_reg_772[14]_i_45_n_3
    SLICE_X52Y128        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     2.459 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_12ns_29_1_1_U14/tmp_8_reg_772_reg[14]_i_12/CO[7]
                         net (fo=1, routed)           0.026     2.485    bd_0_i/hls_inst/inst/fir_U0/mul_17s_12ns_29_1_1_U14/tmp_8_reg_772_reg[14]_i_12_n_3
    SLICE_X52Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     2.601 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_12ns_29_1_1_U14/tmp_8_reg_772_reg[14]_i_2/O[5]
                         net (fo=1, routed)           0.305     2.906    bd_0_i/hls_inst/inst/fir_U0/mul_17s_12ns_29_1_1_U14/mul_ln29_3_fu_415_p2[27]
    SLICE_X50Y130        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     3.055 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_12ns_29_1_1_U14/tmp_8_reg_772[14]_i_5/O
                         net (fo=1, routed)           0.008     3.063    bd_0_i/hls_inst/inst/fir_U0/mul_17s_12ns_29_1_1_U14/tmp_8_reg_772[14]_i_5_n_3
    SLICE_X50Y130        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     3.178 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_12ns_29_1_1_U14/tmp_8_reg_772_reg[14]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.204    bd_0_i/hls_inst/inst/fir_U0/mul_17s_12ns_29_1_1_U14/tmp_8_reg_772_reg[14]_i_1_n_3
    SLICE_X50Y131        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     3.286 r  bd_0_i/hls_inst/inst/fir_U0/mul_17s_12ns_29_1_1_U14/tmp_8_reg_772_reg[18]_i_1/O[3]
                         net (fo=1, routed)           0.026     3.312    bd_0_i/hls_inst/inst/fir_U0/add_ln29_3_fu_425_p2[32]
    SLICE_X50Y131        FDRE                                         r  bd_0_i/hls_inst/inst/fir_U0/tmp_8_reg_772_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.020     5.020    bd_0_i/hls_inst/inst/fir_U0/ap_clk
    SLICE_X50Y131        FDRE                                         r  bd_0_i/hls_inst/inst/fir_U0/tmp_8_reg_772_reg[18]/C
                         clock pessimism              0.000     5.020    
                         clock uncertainty           -0.035     4.985    
    SLICE_X50Y131        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     5.010    bd_0_i/hls_inst/inst/fir_U0/tmp_8_reg_772_reg[18]
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                  1.697    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/write_task_U0/grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79/phi_ln58_fu_102_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/write_task_U0/grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79/phi_ln58_fu_102_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.859%)  route 0.038ns (49.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.013     0.013    bd_0_i/hls_inst/inst/write_task_U0/grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79/ap_clk
    SLICE_X52Y86         FDRE                                         r  bd_0_i/hls_inst/inst/write_task_U0/grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79/phi_ln58_fu_102_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/write_task_U0/grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79/phi_ln58_fu_102_reg[100]/Q
                         net (fo=2, routed)           0.038     0.090    bd_0_i/hls_inst/inst/write_task_U0/grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79/din[97]
    SLICE_X52Y86         FDRE                                         r  bd_0_i/hls_inst/inst/write_task_U0/grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79/phi_ln58_fu_102_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.019     0.019    bd_0_i/hls_inst/inst/write_task_U0/grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79/ap_clk
    SLICE_X52Y86         FDRE                                         r  bd_0_i/hls_inst/inst/write_task_U0/grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79/phi_ln58_fu_102_reg[68]/C
                         clock pessimism              0.000     0.019    
    SLICE_X52Y86         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/write_task_U0/grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79/phi_ln58_fu_102_reg[68]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/write_task_U0/grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79/phi_ln58_fu_102_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/write_task_U0/grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79/phi_ln58_fu_102_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.859%)  route 0.038ns (49.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.013     0.013    bd_0_i/hls_inst/inst/write_task_U0/grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79/ap_clk
    SLICE_X52Y89         FDRE                                         r  bd_0_i/hls_inst/inst/write_task_U0/grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79/phi_ln58_fu_102_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/write_task_U0/grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79/phi_ln58_fu_102_reg[103]/Q
                         net (fo=2, routed)           0.038     0.090    bd_0_i/hls_inst/inst/write_task_U0/grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79/din[100]
    SLICE_X52Y89         FDRE                                         r  bd_0_i/hls_inst/inst/write_task_U0/grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79/phi_ln58_fu_102_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.019     0.019    bd_0_i/hls_inst/inst/write_task_U0/grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79/ap_clk
    SLICE_X52Y89         FDRE                                         r  bd_0_i/hls_inst/inst/write_task_U0/grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79/phi_ln58_fu_102_reg[71]/C
                         clock pessimism              0.000     0.019    
    SLICE_X52Y89         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/write_task_U0/grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79/phi_ln58_fu_102_reg[71]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/write_task_U0/grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79/phi_ln58_fu_102_reg[180]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/write_task_U0/grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79/phi_ln58_fu_102_reg[148]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.204%)  route 0.039ns (49.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.013     0.013    bd_0_i/hls_inst/inst/write_task_U0/grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79/ap_clk
    SLICE_X52Y90         FDRE                                         r  bd_0_i/hls_inst/inst/write_task_U0/grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79/phi_ln58_fu_102_reg[180]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/write_task_U0/grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79/phi_ln58_fu_102_reg[180]/Q
                         net (fo=2, routed)           0.039     0.091    bd_0_i/hls_inst/inst/write_task_U0/grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79/din[175]
    SLICE_X52Y90         FDRE                                         r  bd_0_i/hls_inst/inst/write_task_U0/grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79/phi_ln58_fu_102_reg[148]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.019     0.019    bd_0_i/hls_inst/inst/write_task_U0/grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79/ap_clk
    SLICE_X52Y90         FDRE                                         r  bd_0_i/hls_inst/inst/write_task_U0/grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79/phi_ln58_fu_102_reg[148]/C
                         clock pessimism              0.000     0.019    
    SLICE_X52Y90         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/write_task_U0/grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79/phi_ln58_fu_102_reg[148]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit_0/fifo_wrsp/mOutPtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit_0/fifo_wrsp/mOutPtr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.090ns  (logic 0.059ns (65.666%)  route 0.031ns (34.334%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.013     0.013    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit_0/fifo_wrsp/ap_clk
    SLICE_X49Y158        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit_0/fifo_wrsp/mOutPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y158        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit_0/fifo_wrsp/mOutPtr_reg[2]/Q
                         net (fo=5, routed)           0.025     0.077    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/mOutPtr_reg[4][2]
    SLICE_X49Y158        LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.020     0.097 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/mOutPtr[3]_i_1__0/O
                         net (fo=1, routed)           0.006     0.103    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl_n_12
    SLICE_X49Y158        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit_0/fifo_wrsp/mOutPtr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.019     0.019    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit_0/fifo_wrsp/ap_clk
    SLICE_X49Y158        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit_0/fifo_wrsp/mOutPtr_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X49Y158        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit_0/fifo_wrsp/mOutPtr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.loop_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.loop_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.060ns (65.325%)  route 0.032ns (34.675%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.012     0.012    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X50Y157        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.loop_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y157        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.loop_cnt_reg[0]/Q
                         net (fo=4, routed)           0.025     0.076    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.loop_cnt_reg_n_3_[0]
    SLICE_X50Y157        LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.021     0.097 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.loop_cnt[1]_i_1/O
                         net (fo=1, routed)           0.007     0.104    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.loop_cnt[1]_i_1_n_3
    SLICE_X50Y157        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.loop_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.018     0.018    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X50Y157        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.loop_cnt_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X50Y157        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.loop_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.060ns (64.037%)  route 0.034ns (35.963%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.012     0.012    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_clk
    SLICE_X43Y141        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y141        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr_reg[2]/Q
                         net (fo=5, routed)           0.027     0.078    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr_reg_n_3_[2]
    SLICE_X43Y141        LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.021     0.099 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr[3]_i_1__10/O
                         net (fo=1, routed)           0.007     0.106    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr[3]_i_1__10_n_3
    SLICE_X43Y141        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.018     0.018    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_clk
    SLICE_X43Y141        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr_reg[3]/C
                         clock pessimism              0.000     0.018    
    SLICE_X43Y141        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/dout_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit_0/tmp_addr_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.013     0.013    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/ap_clk
    SLICE_X46Y175        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/dout_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y175        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/dout_reg[37]/Q
                         net (fo=1, routed)           0.055     0.107    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit_0/fifo_wreq_n_59
    SLICE_X47Y175        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit_0/tmp_addr_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.018     0.018    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit_0/ap_clk
    SLICE_X47Y175        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit_0/tmp_addr_reg[42]/C
                         clock pessimism              0.000     0.018    
    SLICE_X47Y175        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit_0/tmp_addr_reg[42]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/read_task_U0/in_read_reg_565_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[68][48]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.038ns (33.333%)  route 0.076ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.039ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.013     0.013    bd_0_i/hls_inst/inst/read_task_U0/ap_clk
    SLICE_X41Y174        FDRE                                         r  bd_0_i/hls_inst/inst/read_task_U0/in_read_reg_565_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/read_task_U0/in_read_reg_565_reg[53]/Q
                         net (fo=1, routed)           0.076     0.127    bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[68][91]_srl32__0_0[48]
    SLICE_X41Y175        SRLC32E                                      r  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[68][48]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.039     0.039    bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X41Y175        SRLC32E                                      r  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[68][48]_srl32/CLK
                         clock pessimism              0.000     0.039    
    SLICE_X41Y175        SRLC32E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.045     0.084    bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[68][48]_srl32
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/out_r_c_U/mOutPtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/out_r_c_U/mOutPtr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.296%)  route 0.043ns (44.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.012     0.012    bd_0_i/hls_inst/inst/out_r_c_U/ap_clk
    SLICE_X44Y148        FDRE                                         r  bd_0_i/hls_inst/inst/out_r_c_U/mOutPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y148        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/out_r_c_U/mOutPtr_reg[2]/Q
                         net (fo=4, routed)           0.026     0.077    bd_0_i/hls_inst/inst/out_r_c_U/out_r_c_num_data_valid[2]
    SLICE_X44Y148        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.014     0.091 r  bd_0_i/hls_inst/inst/out_r_c_U/mOutPtr[2]_i_2__1/O
                         net (fo=1, routed)           0.017     0.108    bd_0_i/hls_inst/inst/out_r_c_U/mOutPtr[2]_i_2__1_n_3
    SLICE_X44Y148        FDRE                                         r  bd_0_i/hls_inst/inst/out_r_c_U/mOutPtr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.018     0.018    bd_0_i/hls_inst/inst/out_r_c_U/ap_clk
    SLICE_X44Y148        FDRE                                         r  bd_0_i/hls_inst/inst/out_r_c_U/mOutPtr_reg[2]/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y148        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/out_r_c_U/mOutPtr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/dout_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit_0/tmp_addr_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.012     0.012    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/ap_clk
    SLICE_X47Y174        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/dout_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y174        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/dout_reg[44]/Q
                         net (fo=1, routed)           0.058     0.109    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit_0/fifo_wreq_n_52
    SLICE_X47Y175        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit_0/tmp_addr_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.018     0.018    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit_0/ap_clk
    SLICE_X47Y175        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit_0/tmp_addr_reg[49]/C
                         clock pessimism              0.000     0.018    
    SLICE_X47Y175        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit_0/tmp_addr_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         5.000       3.431      RAMB36_X5Y22  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         5.000       3.431      RAMB36_X5Y22  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         5.000       3.431      RAMB36_X5Y21  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         5.000       3.431      RAMB36_X5Y21  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         5.000       3.431      RAMB36_X4Y21  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         5.000       3.431      RAMB36_X4Y21  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         5.000       3.431      RAMB36_X4Y22  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         5.000       3.431      RAMB36_X4Y22  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         5.000       3.431      RAMB36_X5Y16  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         5.000       3.431      RAMB36_X5Y16  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X5Y22  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X5Y22  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X5Y22  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X5Y22  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X5Y21  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X5Y21  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X5Y21  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X5Y21  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X4Y21  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_2/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X4Y21  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_2/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X5Y22  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X5Y22  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X5Y22  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X5Y22  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X5Y21  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X5Y21  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X5Y21  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X5Y21  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X4Y21  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_2/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X4Y21  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_2/CLKARDCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay           458 Endpoints
Min Delay           458 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/flying_req_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            m_axi_gmem_wvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.938ns  (logic 0.237ns (25.264%)  route 0.701ns (74.736%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.029     0.029    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X52Y163        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/flying_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y163        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/flying_req_reg/Q
                         net (fo=6, routed)           0.679     0.787    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/flying_req_reg
    SLICE_X52Y97         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.158     0.945 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/m_axi_gmem_WVALID_INST_0/O
                         net (fo=0)                   0.022     0.967    m_axi_gmem_wvalid
                                                                      r  m_axi_gmem_wvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            m_axi_gmem_arlen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.080ns  (logic 0.080ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.030     0.030    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X37Y152        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y152        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[1]/Q
                         net (fo=0)                   0.000     0.110    m_axi_gmem_arlen[1]
                                                                      r  m_axi_gmem_arlen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            m_axi_gmem_arlen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.080ns  (logic 0.080ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.030     0.030    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X37Y153        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y153        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[3]/Q
                         net (fo=0)                   0.000     0.110    m_axi_gmem_arlen[3]
                                                                      r  m_axi_gmem_arlen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            m_axi_gmem_wdata[101]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.081ns  (logic 0.081ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.029     0.029    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X49Y86         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[101]/Q
                         net (fo=0)                   0.000     0.110    m_axi_gmem_wdata[101]
                                                                      r  m_axi_gmem_wdata[101] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            m_axi_gmem_wdata[103]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.081ns  (logic 0.081ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.029     0.029    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X49Y86         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[103]/Q
                         net (fo=0)                   0.000     0.110    m_axi_gmem_wdata[103]
                                                                      r  m_axi_gmem_wdata[103] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[105]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            m_axi_gmem_wdata[105]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.081ns  (logic 0.081ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.029     0.029    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X49Y86         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[105]/Q
                         net (fo=0)                   0.000     0.110    m_axi_gmem_wdata[105]
                                                                      r  m_axi_gmem_wdata[105] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            m_axi_gmem_wdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.081ns  (logic 0.081ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.029     0.029    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X55Y81         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[10]/Q
                         net (fo=0)                   0.000     0.110    m_axi_gmem_wdata[10]
                                                                      r  m_axi_gmem_wdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[113]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            m_axi_gmem_wdata[113]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.081ns  (logic 0.081ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.029     0.029    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X47Y85         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[113]/Q
                         net (fo=0)                   0.000     0.110    m_axi_gmem_wdata[113]
                                                                      r  m_axi_gmem_wdata[113] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            m_axi_gmem_wdata[115]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.081ns  (logic 0.081ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.029     0.029    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X47Y85         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[115]/Q
                         net (fo=0)                   0.000     0.110    m_axi_gmem_wdata[115]
                                                                      r  m_axi_gmem_wdata[115] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            m_axi_gmem_wdata[117]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.081ns  (logic 0.081ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.029     0.029    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X47Y85         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[117]/Q
                         net (fo=0)                   0.000     0.110    m_axi_gmem_wdata[117]
                                                                      r  m_axi_gmem_wdata[117] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            m_axi_gmem_awaddr[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.013     0.013    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X54Y166        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y166        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[10]/Q
                         net (fo=0)                   0.000     0.050    m_axi_gmem_awaddr[10]
                                                                      r  m_axi_gmem_awaddr[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            m_axi_gmem_awaddr[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.013     0.013    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X53Y166        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y166        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[19]/Q
                         net (fo=0)                   0.000     0.050    m_axi_gmem_awaddr[19]
                                                                      r  m_axi_gmem_awaddr[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            m_axi_gmem_awaddr[33]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.013     0.013    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X54Y169        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y169        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[33]/Q
                         net (fo=0)                   0.000     0.050    m_axi_gmem_awaddr[33]
                                                                      r  m_axi_gmem_awaddr[33] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            m_axi_gmem_awaddr[48]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.013     0.013    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X54Y171        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y171        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[48]/Q
                         net (fo=0)                   0.000     0.050    m_axi_gmem_awaddr[48]
                                                                      r  m_axi_gmem_awaddr[48] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            m_axi_gmem_awaddr[61]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.013     0.013    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X53Y176        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y176        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[61]/Q
                         net (fo=0)                   0.000     0.050    m_axi_gmem_awaddr[61]
                                                                      r  m_axi_gmem_awaddr[61] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            m_axi_gmem_awlen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.013     0.013    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X54Y175        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y175        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[67]/Q
                         net (fo=0)                   0.000     0.050    m_axi_gmem_awlen[3]
                                                                      r  m_axi_gmem_awlen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[132]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            m_axi_gmem_wdata[132]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.013     0.013    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X48Y89         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[132]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[132]/Q
                         net (fo=0)                   0.000     0.050    m_axi_gmem_wdata[132]
                                                                      r  m_axi_gmem_wdata[132] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[154]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            m_axi_gmem_wdata[154]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.013     0.013    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X54Y92         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[154]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[154]/Q
                         net (fo=0)                   0.000     0.050    m_axi_gmem_wdata[154]
                                                                      r  m_axi_gmem_wdata[154] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            m_axi_gmem_wdata[176]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.013     0.013    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X54Y90         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[176]/Q
                         net (fo=0)                   0.000     0.050    m_axi_gmem_wdata[176]
                                                                      r  m_axi_gmem_wdata[176] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[181]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            m_axi_gmem_wdata[181]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.013     0.013    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X53Y89         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[181]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[181]/Q
                         net (fo=0)                   0.000     0.050    m_axi_gmem_wdata[181]
                                                                      r  m_axi_gmem_wdata[181] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay          2516 Endpoints
Min Delay          2516 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_axi_gmem_wready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.798ns  (logic 0.428ns (23.806%)  route 1.370ns (76.194%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  m_axi_gmem_wready (IN)
                         net (fo=2, unset)            0.000     0.000    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/m_axi_gmem_WREADY
    SLICE_X52Y98         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036     0.036 f  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/last_cnt[4]_i_3/O
                         net (fo=6, routed)           0.089     0.125    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/p_8_in
    SLICE_X52Y99         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     0.174 f  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/state[0]_i_2/O
                         net (fo=10, routed)          0.700     0.873    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/req_en__0
    SLICE_X52Y164        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     0.969 f  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout[67]_i_1__1/O
                         net (fo=74, routed)          0.187     1.156    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/pop
    SLICE_X51Y164        LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.158     1.314 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_4__3/O
                         net (fo=1, routed)           0.206     1.520    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr113_out
    SLICE_X52Y164        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     1.609 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__3/O
                         net (fo=4, routed)           0.189     1.798    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__3_n_3
    SLICE_X52Y164        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.020     0.020    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/ap_clk
    SLICE_X52Y164        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr_reg[3]/C

Slack:                    inf
  Source:                 m_axi_gmem_wready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.428ns (24.126%)  route 1.346ns (75.874%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  m_axi_gmem_wready (IN)
                         net (fo=2, unset)            0.000     0.000    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/m_axi_gmem_WREADY
    SLICE_X52Y98         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036     0.036 f  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/last_cnt[4]_i_3/O
                         net (fo=6, routed)           0.089     0.125    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/p_8_in
    SLICE_X52Y99         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     0.174 f  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/state[0]_i_2/O
                         net (fo=10, routed)          0.700     0.873    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/req_en__0
    SLICE_X52Y164        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     0.969 f  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout[67]_i_1__1/O
                         net (fo=74, routed)          0.187     1.156    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/pop
    SLICE_X51Y164        LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.158     1.314 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_4__3/O
                         net (fo=1, routed)           0.206     1.520    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr113_out
    SLICE_X52Y164        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     1.609 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__3/O
                         net (fo=4, routed)           0.165     1.774    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__3_n_3
    SLICE_X52Y164        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.020     0.020    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/ap_clk
    SLICE_X52Y164        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr_reg[0]/C

Slack:                    inf
  Source:                 m_axi_gmem_wready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.773ns  (logic 0.428ns (24.140%)  route 1.345ns (75.860%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  m_axi_gmem_wready (IN)
                         net (fo=2, unset)            0.000     0.000    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/m_axi_gmem_WREADY
    SLICE_X52Y98         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036     0.036 f  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/last_cnt[4]_i_3/O
                         net (fo=6, routed)           0.089     0.125    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/p_8_in
    SLICE_X52Y99         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     0.174 f  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/state[0]_i_2/O
                         net (fo=10, routed)          0.700     0.873    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/req_en__0
    SLICE_X52Y164        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     0.969 f  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout[67]_i_1__1/O
                         net (fo=74, routed)          0.187     1.156    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/pop
    SLICE_X51Y164        LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.158     1.314 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_4__3/O
                         net (fo=1, routed)           0.206     1.520    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr113_out
    SLICE_X52Y164        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     1.609 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__3/O
                         net (fo=4, routed)           0.164     1.773    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__3_n_3
    SLICE_X52Y164        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.020     0.020    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/ap_clk
    SLICE_X52Y164        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr_reg[1]/C

Slack:                    inf
  Source:                 m_axi_gmem_wready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.773ns  (logic 0.428ns (24.140%)  route 1.345ns (75.860%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  m_axi_gmem_wready (IN)
                         net (fo=2, unset)            0.000     0.000    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/m_axi_gmem_WREADY
    SLICE_X52Y98         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036     0.036 f  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/last_cnt[4]_i_3/O
                         net (fo=6, routed)           0.089     0.125    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/p_8_in
    SLICE_X52Y99         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     0.174 f  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/state[0]_i_2/O
                         net (fo=10, routed)          0.700     0.873    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/req_en__0
    SLICE_X52Y164        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     0.969 f  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout[67]_i_1__1/O
                         net (fo=74, routed)          0.187     1.156    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/pop
    SLICE_X51Y164        LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.158     1.314 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_4__3/O
                         net (fo=1, routed)           0.206     1.520    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr113_out
    SLICE_X52Y164        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     1.609 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__3/O
                         net (fo=4, routed)           0.164     1.773    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__3_n_3
    SLICE_X52Y164        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.020     0.020    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/ap_clk
    SLICE_X52Y164        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr_reg[2]/C

Slack:                    inf
  Source:                 m_axi_gmem_arready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.704ns  (logic 0.141ns (8.273%)  route 1.563ns (91.727%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem_arready (IN)
                         net (fo=5, unset)            0.000     0.000    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/m_axi_gmem_ARREADY
    SLICE_X40Y148        LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.141     0.141 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf[63]_i_1/O
                         net (fo=78, routed)          1.563     1.704    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/ost_ctrl_valid
    SLICE_X38Y165        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.020     0.020    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X38Y165        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[57]/C

Slack:                    inf
  Source:                 m_axi_gmem_arready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[58]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.704ns  (logic 0.141ns (8.273%)  route 1.563ns (91.727%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem_arready (IN)
                         net (fo=5, unset)            0.000     0.000    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/m_axi_gmem_ARREADY
    SLICE_X40Y148        LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.141     0.141 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf[63]_i_1/O
                         net (fo=78, routed)          1.563     1.704    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/ost_ctrl_valid
    SLICE_X38Y165        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.020     0.020    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X38Y165        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[58]/C

Slack:                    inf
  Source:                 m_axi_gmem_arready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.704ns  (logic 0.141ns (8.273%)  route 1.563ns (91.727%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem_arready (IN)
                         net (fo=5, unset)            0.000     0.000    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/m_axi_gmem_ARREADY
    SLICE_X40Y148        LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.141     0.141 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf[63]_i_1/O
                         net (fo=78, routed)          1.563     1.704    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/ost_ctrl_valid
    SLICE_X38Y165        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.020     0.020    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X38Y165        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[59]/C

Slack:                    inf
  Source:                 m_axi_gmem_arready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.704ns  (logic 0.141ns (8.273%)  route 1.563ns (91.727%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem_arready (IN)
                         net (fo=5, unset)            0.000     0.000    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/m_axi_gmem_ARREADY
    SLICE_X40Y148        LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.141     0.141 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf[63]_i_1/O
                         net (fo=78, routed)          1.563     1.704    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/ost_ctrl_valid
    SLICE_X38Y165        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.020     0.020    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X38Y165        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[60]/C

Slack:                    inf
  Source:                 m_axi_gmem_arready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p1_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.700ns  (logic 0.186ns (10.941%)  route 1.514ns (89.059%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem_arready (IN)
                         net (fo=5, unset)            0.000     0.000    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/m_axi_gmem_ARREADY
    SLICE_X40Y148        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     0.099 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/sect_addr_buf[63]_i_1/O
                         net (fo=94, routed)          0.275     0.374    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_15_in
    SLICE_X39Y151        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     0.411 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/sect_total[19]_i_1__0/O
                         net (fo=162, routed)         0.356     0.767    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req
    SLICE_X40Y157        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     0.817 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p1[95]_i_1__0/O
                         net (fo=86, routed)          0.883     1.700    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1
    SLICE_X35Y171        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p1_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.021     0.021    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/ap_clk
    SLICE_X35Y171        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p1_reg[40]/C

Slack:                    inf
  Source:                 m_axi_gmem_arready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p1_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.695ns  (logic 0.186ns (10.973%)  route 1.509ns (89.027%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem_arready (IN)
                         net (fo=5, unset)            0.000     0.000    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/m_axi_gmem_ARREADY
    SLICE_X40Y148        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     0.099 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/sect_addr_buf[63]_i_1/O
                         net (fo=94, routed)          0.275     0.374    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_15_in
    SLICE_X39Y151        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     0.411 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/sect_total[19]_i_1__0/O
                         net (fo=162, routed)         0.356     0.767    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req
    SLICE_X40Y157        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     0.817 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p1[95]_i_1__0/O
                         net (fo=86, routed)          0.878     1.695    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1
    SLICE_X36Y171        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p1_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.020     0.020    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/ap_clk
    SLICE_X36Y171        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p1_reg[24]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_control_wdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[0] (IN)
                         net (fo=8, unset)            0.007     0.007    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_WDATA[0]
    SLICE_X43Y158        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.018     0.018    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X43Y158        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[0]/C

Slack:                    inf
  Source:                 s_axi_control_wdata[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[1] (IN)
                         net (fo=6, unset)            0.007     0.007    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_WDATA[1]
    SLICE_X43Y158        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.018     0.018    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X43Y158        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[1]/C

Slack:                    inf
  Source:                 s_axi_control_awaddr[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_awaddr[2] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_AWADDR[0]
    SLICE_X44Y158        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.019     0.019    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X44Y158        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[2]/C

Slack:                    inf
  Source:                 s_axi_control_awaddr[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_awaddr[3] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_AWADDR[1]
    SLICE_X44Y158        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.019     0.019    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X44Y158        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/C

Slack:                    inf
  Source:                 m_axi_gmem_rdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem_rdata[0] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[256]_0[0]
    SLICE_X47Y109        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.019     0.019    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X47Y109        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[0]/C

Slack:                    inf
  Source:                 m_axi_gmem_rdata[100]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem_rdata[100] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[256]_0[100]
    SLICE_X52Y106        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.018     0.018    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X52Y106        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[100]/C

Slack:                    inf
  Source:                 m_axi_gmem_rdata[101]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem_rdata[101] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[256]_0[101]
    SLICE_X51Y109        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.019     0.019    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X51Y109        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[101]/C

Slack:                    inf
  Source:                 m_axi_gmem_rdata[102]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem_rdata[102] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[256]_0[102]
    SLICE_X49Y107        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.019     0.019    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X49Y107        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[102]/C

Slack:                    inf
  Source:                 m_axi_gmem_rdata[104]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[104]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem_rdata[104] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[256]_0[104]
    SLICE_X50Y105        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.019     0.019    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X50Y105        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[104]/C

Slack:                    inf
  Source:                 m_axi_gmem_rdata[105]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem_rdata[105] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[256]_0[105]
    SLICE_X51Y106        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5808, unset)         0.019     0.019    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X51Y106        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[105]/C





