
UARTComm.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000212  00800200  000023d4  00002468  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000023d4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000145  00800412  00800412  0000267a  2**0
                  ALLOC
  3 .stab         00002f04  00000000  00000000  0000267c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00004a17  00000000  00000000  00005580  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000000a0  00000000  00000000  00009f97  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000000e4  00000000  00000000  0000a037  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00000ea7  00000000  00000000  0000a11b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000861  00000000  00000000  0000afc2  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000007f2  00000000  00000000  0000b823  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000000a0  00000000  00000000  0000c018  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000230  00000000  00000000  0000c0b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000003ce  00000000  00000000  0000c2e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000c6b6  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 96 00 	jmp	0x12c	; 0x12c <__ctors_end>
       4:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
       8:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
       c:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      10:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      14:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      18:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      1c:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      20:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      24:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      28:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      2c:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      30:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      34:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      38:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      3c:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      40:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      44:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      48:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      4c:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      50:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      54:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      58:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      5c:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      60:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      64:	0c 94 50 04 	jmp	0x8a0	; 0x8a0 <__vector_25>
      68:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      6c:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      70:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      74:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      78:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      7c:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      80:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      84:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      88:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      8c:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      90:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      94:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      98:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      9c:	0c 94 17 01 	jmp	0x22e	; 0x22e <__vector_39>
      a0:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      a4:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      a8:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      ac:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      b0:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      b4:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      b8:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      bc:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      c0:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      c4:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      c8:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      cc:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      d0:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      d4:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      d8:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      dc:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      e0:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      e4:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      e8:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      ec:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      f0:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      f4:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      f8:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
      fc:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
     100:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
     104:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
     108:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
     10c:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
     110:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
     114:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
     118:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>
     11c:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__bad_interrupt>

00000120 <__c.1988>:
     120:	63 64 69 6e 6f 70 73 75 78 58 5b 00                 cdinopsuxX[.

0000012c <__ctors_end>:
     12c:	11 24       	eor	r1, r1
     12e:	1f be       	out	0x3f, r1	; 63
     130:	cf ef       	ldi	r28, 0xFF	; 255
     132:	d1 e4       	ldi	r29, 0x41	; 65
     134:	de bf       	out	0x3e, r29	; 62
     136:	cd bf       	out	0x3d, r28	; 61

00000138 <__do_copy_data>:
     138:	14 e0       	ldi	r17, 0x04	; 4
     13a:	a0 e0       	ldi	r26, 0x00	; 0
     13c:	b2 e0       	ldi	r27, 0x02	; 2
     13e:	e4 ed       	ldi	r30, 0xD4	; 212
     140:	f3 e2       	ldi	r31, 0x23	; 35
     142:	00 e0       	ldi	r16, 0x00	; 0
     144:	0b bf       	out	0x3b, r16	; 59
     146:	02 c0       	rjmp	.+4      	; 0x14c <__do_copy_data+0x14>
     148:	07 90       	elpm	r0, Z+
     14a:	0d 92       	st	X+, r0
     14c:	a2 31       	cpi	r26, 0x12	; 18
     14e:	b1 07       	cpc	r27, r17
     150:	d9 f7       	brne	.-10     	; 0x148 <__do_copy_data+0x10>

00000152 <__do_clear_bss>:
     152:	15 e0       	ldi	r17, 0x05	; 5
     154:	a2 e1       	ldi	r26, 0x12	; 18
     156:	b4 e0       	ldi	r27, 0x04	; 4
     158:	01 c0       	rjmp	.+2      	; 0x15c <.do_clear_bss_start>

0000015a <.do_clear_bss_loop>:
     15a:	1d 92       	st	X+, r1

0000015c <.do_clear_bss_start>:
     15c:	a7 35       	cpi	r26, 0x57	; 87
     15e:	b1 07       	cpc	r27, r17
     160:	e1 f7       	brne	.-8      	; 0x15a <.do_clear_bss_loop>
     162:	0e 94 bc 04 	call	0x978	; 0x978 <main>
     166:	0c 94 e8 11 	jmp	0x23d0	; 0x23d0 <_exit>

0000016a <__bad_interrupt>:
     16a:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000016e <TWI_Master_Initialise>:
Call this function to set up the TWI master to its initial standby state.
Remember to enable interrupts from the main application after initializing the TWI.
****************************************************************************/
void TWI_Master_Initialise(void)
{
  TWBR = TWI_TWBR;                                  // Set bit rate register (Baudrate). Defined in header file.
     16e:	80 e2       	ldi	r24, 0x20	; 32
     170:	80 93 b8 00 	sts	0x00B8, r24
// TWSR = TWI_TWPS;                                  // Not used. Driver presumes prescaler to be 00.
  TWDR = 0xFF;                                      // Default content = SDA released.
     174:	8f ef       	ldi	r24, 0xFF	; 255
     176:	80 93 bb 00 	sts	0x00BB, r24
  TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins.
     17a:	84 e0       	ldi	r24, 0x04	; 4
     17c:	80 93 bc 00 	sts	0x00BC, r24
         (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt.
         (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests.
         (0<<TWWC);                                 //
}    
     180:	08 95       	ret

00000182 <TWI_Transceiver_Busy>:
/****************************************************************************
Call this function to test if the TWI_ISR is busy transmitting.
****************************************************************************/
unsigned char TWI_Transceiver_Busy( void )
{
  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
     182:	80 91 bc 00 	lds	r24, 0x00BC
}
     186:	81 70       	andi	r24, 0x01	; 1
     188:	08 95       	ret

0000018a <TWI_Get_State_Info>:
/****************************************************************************
Call this function to test if the TWI_ISR is busy transmitting.
****************************************************************************/
unsigned char TWI_Transceiver_Busy( void )
{
  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
     18a:	80 91 bc 00 	lds	r24, 0x00BC
until the TWI_ISR has completed with the previous operation. If there was an error, then the function 
will return the TWI State code. 
****************************************************************************/
unsigned char TWI_Get_State_Info( void )
{
  while ( TWI_Transceiver_Busy() );             // Wait until TWI has completed the transmission.
     18e:	80 fd       	sbrc	r24, 0
     190:	fc cf       	rjmp	.-8      	; 0x18a <TWI_Get_State_Info>
  return ( TWI_state );                         // Return error state.
}
     192:	80 91 00 02 	lds	r24, 0x0200
     196:	08 95       	ret

00000198 <TWI_Start_Transceiver_With_Data>:
from the slave. Also include how many bytes that should be sent/read including the address byte.
The function will hold execution (loop) until the TWI_ISR has completed with the previous operation,
then initialize the next operation and return.
****************************************************************************/
void TWI_Start_Transceiver_With_Data( unsigned char *msg, unsigned char msgSize )
{
     198:	fc 01       	movw	r30, r24
/****************************************************************************
Call this function to test if the TWI_ISR is busy transmitting.
****************************************************************************/
unsigned char TWI_Transceiver_Busy( void )
{
  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
     19a:	80 91 bc 00 	lds	r24, 0x00BC
****************************************************************************/
void TWI_Start_Transceiver_With_Data( unsigned char *msg, unsigned char msgSize )
{
  unsigned char temp;

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
     19e:	80 fd       	sbrc	r24, 0
     1a0:	fc cf       	rjmp	.-8      	; 0x19a <TWI_Start_Transceiver_With_Data+0x2>

  TWI_msgSize = msgSize;                        // Number of data to transmit.
     1a2:	60 93 1e 04 	sts	0x041E, r22
  TWI_buf[0]  = msg[0];                         // Store slave address with R/W setting.
     1a6:	80 81       	ld	r24, Z
     1a8:	80 93 14 04 	sts	0x0414, r24
  if (!( msg[0] & (TRUE<<TWI_READ_BIT) ))       // If it is a write operation, then also copy data.
     1ac:	80 fd       	sbrc	r24, 0
     1ae:	0d c0       	rjmp	.+26     	; 0x1ca <TWI_Start_Transceiver_With_Data+0x32>
     1b0:	4e 2f       	mov	r20, r30
     1b2:	a5 e1       	ldi	r26, 0x15	; 21
     1b4:	b4 e0       	ldi	r27, 0x04	; 4
     1b6:	cf 01       	movw	r24, r30
     1b8:	fc 01       	movw	r30, r24
     1ba:	02 c0       	rjmp	.+4      	; 0x1c0 <TWI_Start_Transceiver_With_Data+0x28>
  {
    for ( temp = 1; temp < msgSize; temp++ )
      TWI_buf[ temp ] = msg[ temp ];
     1bc:	80 81       	ld	r24, Z
     1be:	8d 93       	st	X+, r24
     1c0:	31 96       	adiw	r30, 0x01	; 1

  TWI_msgSize = msgSize;                        // Number of data to transmit.
  TWI_buf[0]  = msg[0];                         // Store slave address with R/W setting.
  if (!( msg[0] & (TRUE<<TWI_READ_BIT) ))       // If it is a write operation, then also copy data.
  {
    for ( temp = 1; temp < msgSize; temp++ )
     1c2:	8e 2f       	mov	r24, r30
     1c4:	84 1b       	sub	r24, r20
     1c6:	86 17       	cp	r24, r22
     1c8:	c8 f3       	brcs	.-14     	; 0x1bc <TWI_Start_Transceiver_With_Data+0x24>
      TWI_buf[ temp ] = msg[ temp ];
  }
  TWI_statusReg.all = 0;      
     1ca:	10 92 12 04 	sts	0x0412, r1
  TWI_state         = TWI_NO_STATE ;
     1ce:	88 ef       	ldi	r24, 0xF8	; 248
     1d0:	80 93 00 02 	sts	0x0200, r24
  TWCR = (1<<TWEN)|                             // TWI Interface enabled.
     1d4:	85 ea       	ldi	r24, 0xA5	; 165
     1d6:	80 93 bc 00 	sts	0x00BC, r24
         (1<<TWIE)|(1<<TWINT)|                  // Enable TWI Interupt and clear the flag.
         (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|       // Initiate a START condition.
         (0<<TWWC);                             //
}
     1da:	08 95       	ret

000001dc <TWI_Start_Transceiver>:
/****************************************************************************
Call this function to test if the TWI_ISR is busy transmitting.
****************************************************************************/
unsigned char TWI_Transceiver_Busy( void )
{
  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
     1dc:	80 91 bc 00 	lds	r24, 0x00BC
The function will hold execution (loop) until the TWI_ISR has completed with the previous operation,
then initialize the next operation and return.
****************************************************************************/
void TWI_Start_Transceiver( void )
{
  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
     1e0:	80 fd       	sbrc	r24, 0
     1e2:	fc cf       	rjmp	.-8      	; 0x1dc <TWI_Start_Transceiver>
  TWI_statusReg.all = 0;      
     1e4:	10 92 12 04 	sts	0x0412, r1
  TWI_state         = TWI_NO_STATE ;
     1e8:	88 ef       	ldi	r24, 0xF8	; 248
     1ea:	80 93 00 02 	sts	0x0200, r24
  TWCR = (1<<TWEN)|                             // TWI Interface enabled.
     1ee:	85 ea       	ldi	r24, 0xA5	; 165
     1f0:	80 93 bc 00 	sts	0x00BC, r24
         (1<<TWIE)|(1<<TWINT)|                  // Enable TWI Interupt and clear the flag.
         (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|       // Initiate a START condition.
         (0<<TWWC);                             //
}
     1f4:	08 95       	ret

000001f6 <TWI_Get_Data_From_Transceiver>:
requested (including the address field) in the function call. The function will hold execution (loop)
until the TWI_ISR has completed with the previous operation, before reading out the data and returning.
If there was an error in the previous transmission the function will return the TWI error code.
****************************************************************************/
unsigned char TWI_Get_Data_From_Transceiver( unsigned char *msg, unsigned char msgSize )
{
     1f6:	ac 01       	movw	r20, r24
/****************************************************************************
Call this function to test if the TWI_ISR is busy transmitting.
****************************************************************************/
unsigned char TWI_Transceiver_Busy( void )
{
  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
     1f8:	80 91 bc 00 	lds	r24, 0x00BC
****************************************************************************/
unsigned char TWI_Get_Data_From_Transceiver( unsigned char *msg, unsigned char msgSize )
{
  unsigned char i;

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
     1fc:	80 fd       	sbrc	r24, 0
     1fe:	fc cf       	rjmp	.-8      	; 0x1f8 <TWI_Get_Data_From_Transceiver+0x2>

  if( TWI_statusReg.lastTransOK )               // Last transmission competed successfully.              
     200:	80 91 12 04 	lds	r24, 0x0412
     204:	80 ff       	sbrs	r24, 0
     206:	0f c0       	rjmp	.+30     	; 0x226 <TWI_Get_Data_From_Transceiver+0x30>
     208:	20 e0       	ldi	r18, 0x00	; 0
     20a:	30 e0       	ldi	r19, 0x00	; 0
     20c:	0a c0       	rjmp	.+20     	; 0x222 <TWI_Get_Data_From_Transceiver+0x2c>
  {                                             
    for ( i=0; i<msgSize; i++ )                 // Copy data from Transceiver buffer.
    {
      msg[ i ] = TWI_buf[ i ];
     20e:	fa 01       	movw	r30, r20
     210:	e2 0f       	add	r30, r18
     212:	f3 1f       	adc	r31, r19
     214:	d9 01       	movw	r26, r18
     216:	ac 5e       	subi	r26, 0xEC	; 236
     218:	bb 4f       	sbci	r27, 0xFB	; 251
     21a:	8c 91       	ld	r24, X
     21c:	80 83       	st	Z, r24
     21e:	2f 5f       	subi	r18, 0xFF	; 255
     220:	3f 4f       	sbci	r19, 0xFF	; 255

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.

  if( TWI_statusReg.lastTransOK )               // Last transmission competed successfully.              
  {                                             
    for ( i=0; i<msgSize; i++ )                 // Copy data from Transceiver buffer.
     222:	26 17       	cp	r18, r22
     224:	a0 f3       	brcs	.-24     	; 0x20e <TWI_Get_Data_From_Transceiver+0x18>
     226:	80 91 12 04 	lds	r24, 0x0412
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     22a:	81 70       	andi	r24, 0x01	; 1
     22c:	08 95       	ret

0000022e <__vector_39>:
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
//#pragma vector=TWI_vect
ISR(TWI_vect)
{
     22e:	1f 92       	push	r1
     230:	0f 92       	push	r0
     232:	0f b6       	in	r0, 0x3f	; 63
     234:	0f 92       	push	r0
     236:	0b b6       	in	r0, 0x3b	; 59
     238:	0f 92       	push	r0
     23a:	11 24       	eor	r1, r1
     23c:	2f 93       	push	r18
     23e:	3f 93       	push	r19
     240:	8f 93       	push	r24
     242:	9f 93       	push	r25
     244:	ef 93       	push	r30
     246:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     248:	80 91 b9 00 	lds	r24, 0x00B9
     24c:	88 32       	cpi	r24, 0x28	; 40
     24e:	d1 f0       	breq	.+52     	; 0x284 <__vector_39+0x56>
     250:	89 32       	cpi	r24, 0x29	; 41
     252:	40 f4       	brcc	.+16     	; 0x264 <__vector_39+0x36>
     254:	80 31       	cpi	r24, 0x10	; 16
     256:	a1 f0       	breq	.+40     	; 0x280 <__vector_39+0x52>
     258:	88 31       	cpi	r24, 0x18	; 24
     25a:	a1 f0       	breq	.+40     	; 0x284 <__vector_39+0x56>
     25c:	88 30       	cpi	r24, 0x08	; 8
     25e:	09 f0       	breq	.+2      	; 0x262 <__vector_39+0x34>
     260:	4d c0       	rjmp	.+154    	; 0x2fc <__vector_39+0xce>
     262:	0e c0       	rjmp	.+28     	; 0x280 <__vector_39+0x52>
     264:	80 34       	cpi	r24, 0x40	; 64
     266:	59 f1       	breq	.+86     	; 0x2be <__vector_39+0x90>
     268:	81 34       	cpi	r24, 0x41	; 65
     26a:	20 f4       	brcc	.+8      	; 0x274 <__vector_39+0x46>
     26c:	88 33       	cpi	r24, 0x38	; 56
     26e:	09 f0       	breq	.+2      	; 0x272 <__vector_39+0x44>
     270:	45 c0       	rjmp	.+138    	; 0x2fc <__vector_39+0xce>
     272:	42 c0       	rjmp	.+132    	; 0x2f8 <__vector_39+0xca>
     274:	80 35       	cpi	r24, 0x50	; 80
     276:	b9 f0       	breq	.+46     	; 0x2a6 <__vector_39+0x78>
     278:	88 35       	cpi	r24, 0x58	; 88
     27a:	09 f0       	breq	.+2      	; 0x27e <__vector_39+0x50>
     27c:	3f c0       	rjmp	.+126    	; 0x2fc <__vector_39+0xce>
     27e:	2d c0       	rjmp	.+90     	; 0x2da <__vector_39+0xac>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     280:	10 92 13 04 	sts	0x0413, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     284:	90 91 13 04 	lds	r25, 0x0413
     288:	80 91 1e 04 	lds	r24, 0x041E
     28c:	98 17       	cp	r25, r24
     28e:	68 f5       	brcc	.+90     	; 0x2ea <__vector_39+0xbc>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     290:	e9 2f       	mov	r30, r25
     292:	f0 e0       	ldi	r31, 0x00	; 0
     294:	ec 5e       	subi	r30, 0xEC	; 236
     296:	fb 4f       	sbci	r31, 0xFB	; 251
     298:	80 81       	ld	r24, Z
     29a:	80 93 bb 00 	sts	0x00BB, r24
     29e:	9f 5f       	subi	r25, 0xFF	; 255
     2a0:	90 93 13 04 	sts	0x0413, r25
     2a4:	18 c0       	rjmp	.+48     	; 0x2d6 <__vector_39+0xa8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     2a6:	80 91 13 04 	lds	r24, 0x0413
     2aa:	90 91 bb 00 	lds	r25, 0x00BB
     2ae:	e8 2f       	mov	r30, r24
     2b0:	f0 e0       	ldi	r31, 0x00	; 0
     2b2:	ec 5e       	subi	r30, 0xEC	; 236
     2b4:	fb 4f       	sbci	r31, 0xFB	; 251
     2b6:	90 83       	st	Z, r25
     2b8:	8f 5f       	subi	r24, 0xFF	; 255
     2ba:	80 93 13 04 	sts	0x0413, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     2be:	20 91 13 04 	lds	r18, 0x0413
     2c2:	30 e0       	ldi	r19, 0x00	; 0
     2c4:	80 91 1e 04 	lds	r24, 0x041E
     2c8:	90 e0       	ldi	r25, 0x00	; 0
     2ca:	01 97       	sbiw	r24, 0x01	; 1
     2cc:	28 17       	cp	r18, r24
     2ce:	39 07       	cpc	r19, r25
     2d0:	14 f4       	brge	.+4      	; 0x2d6 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     2d2:	85 ec       	ldi	r24, 0xC5	; 197
     2d4:	18 c0       	rjmp	.+48     	; 0x306 <__vector_39+0xd8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     2d6:	85 e8       	ldi	r24, 0x85	; 133
     2d8:	16 c0       	rjmp	.+44     	; 0x306 <__vector_39+0xd8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     2da:	80 91 bb 00 	lds	r24, 0x00BB
     2de:	e0 91 13 04 	lds	r30, 0x0413
     2e2:	f0 e0       	ldi	r31, 0x00	; 0
     2e4:	ec 5e       	subi	r30, 0xEC	; 236
     2e6:	fb 4f       	sbci	r31, 0xFB	; 251
     2e8:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     2ea:	80 91 12 04 	lds	r24, 0x0412
     2ee:	81 60       	ori	r24, 0x01	; 1
     2f0:	80 93 12 04 	sts	0x0412, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     2f4:	84 e9       	ldi	r24, 0x94	; 148
     2f6:	07 c0       	rjmp	.+14     	; 0x306 <__vector_39+0xd8>
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     2f8:	85 ea       	ldi	r24, 0xA5	; 165
     2fa:	05 c0       	rjmp	.+10     	; 0x306 <__vector_39+0xd8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = “0”
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     2fc:	80 91 b9 00 	lds	r24, 0x00B9
     300:	80 93 00 02 	sts	0x0200, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     304:	84 e0       	ldi	r24, 0x04	; 4
     306:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     30a:	ff 91       	pop	r31
     30c:	ef 91       	pop	r30
     30e:	9f 91       	pop	r25
     310:	8f 91       	pop	r24
     312:	3f 91       	pop	r19
     314:	2f 91       	pop	r18
     316:	0f 90       	pop	r0
     318:	0b be       	out	0x3b, r0	; 59
     31a:	0f 90       	pop	r0
     31c:	0f be       	out	0x3f, r0	; 63
     31e:	0f 90       	pop	r0
     320:	1f 90       	pop	r1
     322:	18 95       	reti

00000324 <protocol_init>:
{
   uint8_t  i;

   for (i = 0; i < PROTO_MAX_DEV; i++)
   {
      arDevices[i].u8Options = 0;
     324:	10 92 23 04 	sts	0x0423, r1
      arDevices[i].u8Escaped = 0;
     328:	10 92 20 04 	sts	0x0420, r1
      arDevices[i].pGetC = NULL;
     32c:	10 92 25 04 	sts	0x0425, r1
     330:	10 92 24 04 	sts	0x0424, r1
      arDevices[i].pIsC = NULL;
     334:	10 92 27 04 	sts	0x0427, r1
     338:	10 92 26 04 	sts	0x0426, r1
      arDevices[i].pPutC = NULL;
     33c:	10 92 29 04 	sts	0x0429, r1
     340:	10 92 28 04 	sts	0x0428, r1
      arDevices[i].pPacket = NULL;
     344:	10 92 2d 04 	sts	0x042D, r1
     348:	10 92 2c 04 	sts	0x042C, r1

      arDevices[i].pBuffer = NULL;
     34c:	10 92 2f 04 	sts	0x042F, r1
     350:	10 92 2e 04 	sts	0x042E, r1
      arDevices[i].u16BufferLen = 0;
     354:	10 92 31 04 	sts	0x0431, r1
     358:	10 92 30 04 	sts	0x0430, r1
      arDevices[i].u16BufferPos = 0;
     35c:	10 92 33 04 	sts	0x0433, r1
     360:	10 92 32 04 	sts	0x0432, r1
{
   uint8_t  i;

   for (i = 0; i < PROTO_MAX_DEV; i++)
   {
      arDevices[i].u8Options = 0;
     364:	10 92 37 04 	sts	0x0437, r1
      arDevices[i].u8Escaped = 0;
     368:	10 92 34 04 	sts	0x0434, r1
      arDevices[i].pGetC = NULL;
     36c:	10 92 39 04 	sts	0x0439, r1
     370:	10 92 38 04 	sts	0x0438, r1
      arDevices[i].pIsC = NULL;
     374:	10 92 3b 04 	sts	0x043B, r1
     378:	10 92 3a 04 	sts	0x043A, r1
      arDevices[i].pPutC = NULL;
     37c:	10 92 3d 04 	sts	0x043D, r1
     380:	10 92 3c 04 	sts	0x043C, r1
      arDevices[i].pPacket = NULL;
     384:	10 92 41 04 	sts	0x0441, r1
     388:	10 92 40 04 	sts	0x0440, r1

      arDevices[i].pBuffer = NULL;
     38c:	10 92 43 04 	sts	0x0443, r1
     390:	10 92 42 04 	sts	0x0442, r1
      arDevices[i].u16BufferLen = 0;
     394:	10 92 45 04 	sts	0x0445, r1
     398:	10 92 44 04 	sts	0x0444, r1
      arDevices[i].u16BufferPos = 0;
     39c:	10 92 47 04 	sts	0x0447, r1
     3a0:	10 92 46 04 	sts	0x0446, r1
   }

   bInit = TTRUE;
     3a4:	81 e0       	ldi	r24, 0x01	; 1
     3a6:	80 93 1f 04 	sts	0x041F, r24
}
     3aa:	08 95       	ret

000003ac <protocol_exit>:
{
   uint8_t  i;

   for (i = 0; i < PROTO_MAX_DEV; i++)
   {
      arDevices[i].u8Options = 0;
     3ac:	10 92 23 04 	sts	0x0423, r1
     3b0:	10 92 37 04 	sts	0x0437, r1
   }

   bInit = TFALSE;
     3b4:	10 92 1f 04 	sts	0x041F, r1
}
     3b8:	08 95       	ret

000003ba <protocol_add>:
  * @author
  * @date          05.05.2006 11:23
  *
  */
uint8_t protocol_add(uint8_t u8Options, tGetCFN pGetC, tIsCFN pIsC, tPutCFN pPutC, tFlushFN pFlush, tPacketFN pPacket)
{
     3ba:	cf 92       	push	r12
     3bc:	df 92       	push	r13
     3be:	ef 92       	push	r14
     3c0:	ff 92       	push	r15
     3c2:	0f 93       	push	r16
     3c4:	1f 93       	push	r17
     3c6:	cf 93       	push	r28
     3c8:	df 93       	push	r29
     3ca:	e8 2f       	mov	r30, r24
     3cc:	ea 01       	movw	r28, r20
     3ce:	69 01       	movw	r12, r18
   uint8_t  i;

   // get a free device
   for (i = 0; i < PROTO_MAX_DEV; i++)
   {
      if (arDevices[i].u8Options == 0)
     3d0:	80 91 23 04 	lds	r24, 0x0423
     3d4:	88 23       	and	r24, r24
     3d6:	21 f4       	brne	.+8      	; 0x3e0 <protocol_add+0x26>
     3d8:	20 e0       	ldi	r18, 0x00	; 0
     3da:	30 e0       	ldi	r19, 0x00	; 0
     3dc:	40 e0       	ldi	r20, 0x00	; 0
     3de:	08 c0       	rjmp	.+16     	; 0x3f0 <protocol_add+0x36>
     3e0:	80 91 37 04 	lds	r24, 0x0437
     3e4:	88 23       	and	r24, r24
     3e6:	09 f0       	breq	.+2      	; 0x3ea <protocol_add+0x30>
     3e8:	4e c0       	rjmp	.+156    	; 0x486 <protocol_add+0xcc>
     3ea:	21 e0       	ldi	r18, 0x01	; 1
     3ec:	30 e0       	ldi	r19, 0x00	; 0
     3ee:	41 e0       	ldi	r20, 0x01	; 1
      {
         if (pGetC && pIsC && pPutC && pPacket && (u8Options != 0))
     3f0:	61 15       	cp	r22, r1
     3f2:	71 05       	cpc	r23, r1
     3f4:	09 f4       	brne	.+2      	; 0x3f8 <protocol_add+0x3e>
     3f6:	47 c0       	rjmp	.+142    	; 0x486 <protocol_add+0xcc>
     3f8:	20 97       	sbiw	r28, 0x00	; 0
     3fa:	09 f4       	brne	.+2      	; 0x3fe <protocol_add+0x44>
     3fc:	44 c0       	rjmp	.+136    	; 0x486 <protocol_add+0xcc>
     3fe:	c1 14       	cp	r12, r1
     400:	d1 04       	cpc	r13, r1
     402:	09 f4       	brne	.+2      	; 0x406 <protocol_add+0x4c>
     404:	40 c0       	rjmp	.+128    	; 0x486 <protocol_add+0xcc>
     406:	e1 14       	cp	r14, r1
     408:	f1 04       	cpc	r15, r1
     40a:	e9 f1       	breq	.+122    	; 0x486 <protocol_add+0xcc>
     40c:	ee 23       	and	r30, r30
     40e:	d9 f1       	breq	.+118    	; 0x486 <protocol_add+0xcc>
         {
            arDevices[i].u8Options = u8Options;
     410:	84 e1       	ldi	r24, 0x14	; 20
     412:	90 e0       	ldi	r25, 0x00	; 0
     414:	28 9f       	mul	r18, r24
     416:	d0 01       	movw	r26, r0
     418:	29 9f       	mul	r18, r25
     41a:	b0 0d       	add	r27, r0
     41c:	38 9f       	mul	r19, r24
     41e:	b0 0d       	add	r27, r0
     420:	11 24       	eor	r1, r1
     422:	a0 5e       	subi	r26, 0xE0	; 224
     424:	bb 4f       	sbci	r27, 0xFB	; 251
     426:	13 96       	adiw	r26, 0x03	; 3
     428:	ec 93       	st	X, r30
     42a:	13 97       	sbiw	r26, 0x03	; 3
            arDevices[i].u8Escaped = 0;
     42c:	1c 92       	st	X, r1

            arDevices[i].pBuffer = NULL;
     42e:	1f 96       	adiw	r26, 0x0f	; 15
     430:	1c 92       	st	X, r1
     432:	1e 92       	st	-X, r1
     434:	1e 97       	sbiw	r26, 0x0e	; 14
            arDevices[i].u16BufferLen = 0;
     436:	51 96       	adiw	r26, 0x11	; 17
     438:	1c 92       	st	X, r1
     43a:	1e 92       	st	-X, r1
     43c:	50 97       	sbiw	r26, 0x10	; 16
            arDevices[i].u16BufferPos = 0;
     43e:	53 96       	adiw	r26, 0x13	; 19
     440:	1c 92       	st	X, r1
     442:	1e 92       	st	-X, r1
     444:	52 97       	sbiw	r26, 0x12	; 18

            arDevices[i].pGetC = pGetC;
     446:	f9 01       	movw	r30, r18
     448:	ee 0f       	add	r30, r30
     44a:	ff 1f       	adc	r31, r31
     44c:	ee 0f       	add	r30, r30
     44e:	ff 1f       	adc	r31, r31
     450:	e2 0f       	add	r30, r18
     452:	f3 1f       	adc	r31, r19
     454:	ee 0f       	add	r30, r30
     456:	ff 1f       	adc	r31, r31
     458:	ee 0f       	add	r30, r30
     45a:	ff 1f       	adc	r31, r31
     45c:	ec 5d       	subi	r30, 0xDC	; 220
     45e:	fb 4f       	sbci	r31, 0xFB	; 251
     460:	71 83       	std	Z+1, r23	; 0x01
     462:	60 83       	st	Z, r22
            arDevices[i].pIsC = pIsC;
     464:	17 96       	adiw	r26, 0x07	; 7
     466:	dc 93       	st	X, r29
     468:	ce 93       	st	-X, r28
     46a:	16 97       	sbiw	r26, 0x06	; 6
            arDevices[i].pPutC = pPutC;
     46c:	19 96       	adiw	r26, 0x09	; 9
     46e:	dc 92       	st	X, r13
     470:	ce 92       	st	-X, r12
     472:	18 97       	sbiw	r26, 0x08	; 8
            arDevices[i].pFlush = pFlush;
     474:	1b 96       	adiw	r26, 0x0b	; 11
     476:	1c 93       	st	X, r17
     478:	0e 93       	st	-X, r16
     47a:	1a 97       	sbiw	r26, 0x0a	; 10
            arDevices[i].pPacket = pPacket;
     47c:	1d 96       	adiw	r26, 0x0d	; 13
     47e:	fc 92       	st	X, r15
     480:	ee 92       	st	-X, r14
     482:	1c 97       	sbiw	r26, 0x0c	; 12
     484:	01 c0       	rjmp	.+2      	; 0x488 <protocol_add+0xce>
            return i;
     486:	4f ef       	ldi	r20, 0xFF	; 255
         }
         break;
      }
   }
   return PROTO_NO_PROTOCOL;
}
     488:	84 2f       	mov	r24, r20
     48a:	df 91       	pop	r29
     48c:	cf 91       	pop	r28
     48e:	1f 91       	pop	r17
     490:	0f 91       	pop	r16
     492:	ff 90       	pop	r15
     494:	ef 90       	pop	r14
     496:	df 90       	pop	r13
     498:	cf 90       	pop	r12
     49a:	08 95       	ret

0000049c <protocol_remove>:
  * @author
  * @date          05.05.2006 11:23
  *
  */
tbool protocol_remove(uint8_t u8Instance)
{
     49c:	28 2f       	mov	r18, r24
   if (bInit && (u8Instance < PROTO_MAX_DEV))
     49e:	80 91 1f 04 	lds	r24, 0x041F
     4a2:	88 23       	and	r24, r24
     4a4:	89 f0       	breq	.+34     	; 0x4c8 <protocol_remove+0x2c>
     4a6:	22 30       	cpi	r18, 0x02	; 2
     4a8:	78 f4       	brcc	.+30     	; 0x4c8 <protocol_remove+0x2c>
   {
      arDevices[u8Instance].u8Options = 0;
     4aa:	30 e0       	ldi	r19, 0x00	; 0
     4ac:	84 e1       	ldi	r24, 0x14	; 20
     4ae:	90 e0       	ldi	r25, 0x00	; 0
     4b0:	28 9f       	mul	r18, r24
     4b2:	f0 01       	movw	r30, r0
     4b4:	29 9f       	mul	r18, r25
     4b6:	f0 0d       	add	r31, r0
     4b8:	38 9f       	mul	r19, r24
     4ba:	f0 0d       	add	r31, r0
     4bc:	11 24       	eor	r1, r1
     4be:	e0 5e       	subi	r30, 0xE0	; 224
     4c0:	fb 4f       	sbci	r31, 0xFB	; 251
     4c2:	13 82       	std	Z+3, r1	; 0x03
     4c4:	81 e0       	ldi	r24, 0x01	; 1
     4c6:	08 95       	ret
      return TTRUE;
     4c8:	80 e0       	ldi	r24, 0x00	; 0
   }
   return TFALSE;
}
     4ca:	08 95       	ret

000004cc <protocol_set_buffer>:
  * @author
  * @date          05.05.2006 11:23
  *
  */
tbool protocol_set_buffer(uint8_t u8Instance, uint8_t* pBuffer, uint16_t u16Len)
{
     4cc:	a8 2f       	mov	r26, r24
   if (bInit && (u8Instance < PROTO_MAX_DEV))
     4ce:	80 91 1f 04 	lds	r24, 0x041F
     4d2:	88 23       	and	r24, r24
     4d4:	e1 f1       	breq	.+120    	; 0x54e <protocol_set_buffer+0x82>
     4d6:	a2 30       	cpi	r26, 0x02	; 2
     4d8:	d0 f5       	brcc	.+116    	; 0x54e <protocol_set_buffer+0x82>
   {
      if (pBuffer && (u16Len > 0))
     4da:	61 15       	cp	r22, r1
     4dc:	71 05       	cpc	r23, r1
     4de:	a9 f0       	breq	.+42     	; 0x50a <protocol_set_buffer+0x3e>
     4e0:	41 15       	cp	r20, r1
     4e2:	51 05       	cpc	r21, r1
     4e4:	91 f0       	breq	.+36     	; 0x50a <protocol_set_buffer+0x3e>
      {
         arDevices[u8Instance].pBuffer = pBuffer;
     4e6:	2a 2f       	mov	r18, r26
     4e8:	30 e0       	ldi	r19, 0x00	; 0
     4ea:	84 e1       	ldi	r24, 0x14	; 20
     4ec:	90 e0       	ldi	r25, 0x00	; 0
     4ee:	28 9f       	mul	r18, r24
     4f0:	f0 01       	movw	r30, r0
     4f2:	29 9f       	mul	r18, r25
     4f4:	f0 0d       	add	r31, r0
     4f6:	38 9f       	mul	r19, r24
     4f8:	f0 0d       	add	r31, r0
     4fa:	11 24       	eor	r1, r1
     4fc:	e0 5e       	subi	r30, 0xE0	; 224
     4fe:	fb 4f       	sbci	r31, 0xFB	; 251
     500:	77 87       	std	Z+15, r23	; 0x0f
     502:	66 87       	std	Z+14, r22	; 0x0e
         arDevices[u8Instance].u16BufferLen = u16Len;
     504:	51 8b       	std	Z+17, r21	; 0x11
     506:	40 8b       	std	Z+16, r20	; 0x10
     508:	11 c0       	rjmp	.+34     	; 0x52c <protocol_set_buffer+0x60>
      }
      else
      {
         arDevices[u8Instance].pBuffer = NULL;
     50a:	2a 2f       	mov	r18, r26
     50c:	30 e0       	ldi	r19, 0x00	; 0
     50e:	84 e1       	ldi	r24, 0x14	; 20
     510:	90 e0       	ldi	r25, 0x00	; 0
     512:	28 9f       	mul	r18, r24
     514:	f0 01       	movw	r30, r0
     516:	29 9f       	mul	r18, r25
     518:	f0 0d       	add	r31, r0
     51a:	38 9f       	mul	r19, r24
     51c:	f0 0d       	add	r31, r0
     51e:	11 24       	eor	r1, r1
     520:	e0 5e       	subi	r30, 0xE0	; 224
     522:	fb 4f       	sbci	r31, 0xFB	; 251
     524:	17 86       	std	Z+15, r1	; 0x0f
     526:	16 86       	std	Z+14, r1	; 0x0e
         arDevices[u8Instance].u16BufferLen = 0;
     528:	11 8a       	std	Z+17, r1	; 0x11
     52a:	10 8a       	std	Z+16, r1	; 0x10
      }

      arDevices[u8Instance].u16BufferPos = 0;
     52c:	2a 2f       	mov	r18, r26
     52e:	30 e0       	ldi	r19, 0x00	; 0
     530:	84 e1       	ldi	r24, 0x14	; 20
     532:	90 e0       	ldi	r25, 0x00	; 0
     534:	28 9f       	mul	r18, r24
     536:	f0 01       	movw	r30, r0
     538:	29 9f       	mul	r18, r25
     53a:	f0 0d       	add	r31, r0
     53c:	38 9f       	mul	r19, r24
     53e:	f0 0d       	add	r31, r0
     540:	11 24       	eor	r1, r1
     542:	e0 5e       	subi	r30, 0xE0	; 224
     544:	fb 4f       	sbci	r31, 0xFB	; 251
     546:	13 8a       	std	Z+19, r1	; 0x13
     548:	12 8a       	std	Z+18, r1	; 0x12
     54a:	81 e0       	ldi	r24, 0x01	; 1
     54c:	08 95       	ret
      return TTRUE;
     54e:	80 e0       	ldi	r24, 0x00	; 0
   }
   return TFALSE;
}
     550:	08 95       	ret

00000552 <protocol_send>:
  * @author
  * @date          05.05.2006 11:23
  *
  */
void protocol_send(uint8_t u8Instance, uint8_t* pData, uint16_t u16Len)
{
     552:	8f 92       	push	r8
     554:	9f 92       	push	r9
     556:	af 92       	push	r10
     558:	bf 92       	push	r11
     55a:	cf 92       	push	r12
     55c:	df 92       	push	r13
     55e:	ff 92       	push	r15
     560:	0f 93       	push	r16
     562:	1f 93       	push	r17
     564:	cf 93       	push	r28
     566:	df 93       	push	r29
     568:	a8 2f       	mov	r26, r24
     56a:	4b 01       	movw	r8, r22
     56c:	5a 01       	movw	r10, r20
   if (bInit && (u8Instance < PROTO_MAX_DEV) && pData && (u16Len > 0))
     56e:	80 91 1f 04 	lds	r24, 0x041F
     572:	88 23       	and	r24, r24
     574:	09 f4       	brne	.+2      	; 0x578 <protocol_send+0x26>
     576:	85 c0       	rjmp	.+266    	; 0x682 <protocol_send+0x130>
     578:	a2 30       	cpi	r26, 0x02	; 2
     57a:	08 f0       	brcs	.+2      	; 0x57e <protocol_send+0x2c>
     57c:	82 c0       	rjmp	.+260    	; 0x682 <protocol_send+0x130>
     57e:	61 15       	cp	r22, r1
     580:	71 05       	cpc	r23, r1
     582:	09 f4       	brne	.+2      	; 0x586 <protocol_send+0x34>
     584:	7e c0       	rjmp	.+252    	; 0x682 <protocol_send+0x130>
     586:	41 15       	cp	r20, r1
     588:	51 05       	cpc	r21, r1
     58a:	09 f4       	brne	.+2      	; 0x58e <protocol_send+0x3c>
     58c:	7a c0       	rjmp	.+244    	; 0x682 <protocol_send+0x130>
   {
      if (arDevices[u8Instance].u8Options & PROTO_TX)
     58e:	2a 2f       	mov	r18, r26
     590:	30 e0       	ldi	r19, 0x00	; 0
     592:	84 e1       	ldi	r24, 0x14	; 20
     594:	90 e0       	ldi	r25, 0x00	; 0
     596:	28 9f       	mul	r18, r24
     598:	f0 01       	movw	r30, r0
     59a:	29 9f       	mul	r18, r25
     59c:	f0 0d       	add	r31, r0
     59e:	38 9f       	mul	r19, r24
     5a0:	f0 0d       	add	r31, r0
     5a2:	11 24       	eor	r1, r1
     5a4:	e0 5e       	subi	r30, 0xE0	; 224
     5a6:	fb 4f       	sbci	r31, 0xFB	; 251
     5a8:	83 81       	ldd	r24, Z+3	; 0x03
     5aa:	82 ff       	sbrs	r24, 2
     5ac:	6a c0       	rjmp	.+212    	; 0x682 <protocol_send+0x130>
      {
         uint8_t c;
         tProtocol* pDev = &arDevices[u8Instance];
     5ae:	84 e1       	ldi	r24, 0x14	; 20
     5b0:	a8 9f       	mul	r26, r24
     5b2:	e0 01       	movw	r28, r0
     5b4:	11 24       	eor	r1, r1
     5b6:	c0 5e       	subi	r28, 0xE0	; 224
     5b8:	db 4f       	sbci	r29, 0xFB	; 251
         uint16_t i = 0;
         uint16_t u16Crc = 0;

         // put an end before the packet
         pDev->pPutC(FR_END);
     5ba:	e8 85       	ldd	r30, Y+8	; 0x08
     5bc:	f9 85       	ldd	r31, Y+9	; 0x09
     5be:	80 ec       	ldi	r24, 0xC0	; 192
     5c0:	09 95       	icall
     5c2:	00 e0       	ldi	r16, 0x00	; 0
     5c4:	10 e0       	ldi	r17, 0x00	; 0
     5c6:	cc 24       	eor	r12, r12
     5c8:	dd 24       	eor	r13, r13
     5ca:	20 c0       	rjmp	.+64     	; 0x60c <protocol_send+0xba>
#if HDLC_DEBUG_ENABLE
         UART_PRINT("OUT[%d] ", u8Instance);
#endif
         while (i < u16Len)
         {
            c = pData[i++];
     5cc:	f4 01       	movw	r30, r8
     5ce:	e0 0f       	add	r30, r16
     5d0:	f1 1f       	adc	r31, r17
     5d2:	f0 80       	ld	r15, Z
            u16Crc += c;
#if HDLC_DEBUG_ENABLE
            UART_PRINT("%02X " , c);
#endif
            switch (c)
     5d4:	80 ec       	ldi	r24, 0xC0	; 192
     5d6:	f8 16       	cp	r15, r24
     5d8:	59 f0       	breq	.+22     	; 0x5f0 <protocol_send+0x9e>
     5da:	e8 85       	ldd	r30, Y+8	; 0x08
     5dc:	f9 85       	ldd	r31, Y+9	; 0x09
     5de:	8b ed       	ldi	r24, 0xDB	; 219
     5e0:	f8 16       	cp	r15, r24
     5e2:	71 f4       	brne	.+28     	; 0x600 <protocol_send+0xae>
            {
            case FR_ESC:
               pDev->pPutC(FR_ESC);
     5e4:	8b ed       	ldi	r24, 0xDB	; 219
     5e6:	09 95       	icall
               pDev->pPutC(T_FR_ESC);
     5e8:	e8 85       	ldd	r30, Y+8	; 0x08
     5ea:	f9 85       	ldd	r31, Y+9	; 0x09
     5ec:	8d ed       	ldi	r24, 0xDD	; 221
     5ee:	09 c0       	rjmp	.+18     	; 0x602 <protocol_send+0xb0>
               break;
            case FR_END:
               pDev->pPutC(FR_ESC);
     5f0:	e8 85       	ldd	r30, Y+8	; 0x08
     5f2:	f9 85       	ldd	r31, Y+9	; 0x09
     5f4:	8b ed       	ldi	r24, 0xDB	; 219
     5f6:	09 95       	icall
               pDev->pPutC(T_FR_END);
     5f8:	e8 85       	ldd	r30, Y+8	; 0x08
     5fa:	f9 85       	ldd	r31, Y+9	; 0x09
     5fc:	8c ed       	ldi	r24, 0xDC	; 220
     5fe:	01 c0       	rjmp	.+2      	; 0x602 <protocol_send+0xb0>
               break;
            default:
               pDev->pPutC(c);
     600:	8f 2d       	mov	r24, r15
     602:	09 95       	icall
#if HDLC_DEBUG_ENABLE
         UART_PRINT("OUT[%d] ", u8Instance);
#endif
         while (i < u16Len)
         {
            c = pData[i++];
     604:	0f 5f       	subi	r16, 0xFF	; 255
     606:	1f 4f       	sbci	r17, 0xFF	; 255
            u16Crc += c;
     608:	cf 0c       	add	r12, r15
     60a:	d1 1c       	adc	r13, r1
         // put an end before the packet
         pDev->pPutC(FR_END);
#if HDLC_DEBUG_ENABLE
         UART_PRINT("OUT[%d] ", u8Instance);
#endif
         while (i < u16Len)
     60c:	0a 15       	cp	r16, r10
     60e:	1b 05       	cpc	r17, r11
     610:	e8 f2       	brcs	.-70     	; 0x5cc <protocol_send+0x7a>
               pDev->pPutC(c);
               break;
            }
         }

         c = (~u16Crc + 1) & 0xFF;
     612:	8c 2d       	mov	r24, r12
     614:	81 95       	neg	r24
         if (c == FR_ESC)
     616:	8b 3d       	cpi	r24, 0xDB	; 219
     618:	39 f4       	brne	.+14     	; 0x628 <protocol_send+0xd6>
         {
            pDev->pPutC(FR_ESC);
     61a:	e8 85       	ldd	r30, Y+8	; 0x08
     61c:	f9 85       	ldd	r31, Y+9	; 0x09
     61e:	09 95       	icall
            pDev->pPutC(T_FR_ESC);
     620:	e8 85       	ldd	r30, Y+8	; 0x08
     622:	f9 85       	ldd	r31, Y+9	; 0x09
     624:	8d ed       	ldi	r24, 0xDD	; 221
     626:	09 c0       	rjmp	.+18     	; 0x63a <protocol_send+0xe8>
     628:	e8 85       	ldd	r30, Y+8	; 0x08
     62a:	f9 85       	ldd	r31, Y+9	; 0x09
         }
         else if (c == FR_END)
     62c:	80 3c       	cpi	r24, 0xC0	; 192
     62e:	29 f4       	brne	.+10     	; 0x63a <protocol_send+0xe8>
         {
            pDev->pPutC(FR_ESC);
     630:	8b ed       	ldi	r24, 0xDB	; 219
     632:	09 95       	icall
            pDev->pPutC(T_FR_END);
     634:	e8 85       	ldd	r30, Y+8	; 0x08
     636:	f9 85       	ldd	r31, Y+9	; 0x09
     638:	8c ed       	ldi	r24, 0xDC	; 220
         }
         else
         {
            pDev->pPutC(c);
     63a:	09 95       	icall
         }

         c = ((~u16Crc + 1) >> 8)   & 0xFF;
     63c:	88 27       	eor	r24, r24
     63e:	99 27       	eor	r25, r25
     640:	8c 19       	sub	r24, r12
     642:	9d 09       	sbc	r25, r13
         if (c == FR_ESC)
     644:	9b 3d       	cpi	r25, 0xDB	; 219
     646:	41 f4       	brne	.+16     	; 0x658 <protocol_send+0x106>
         {
            pDev->pPutC(FR_ESC);
     648:	e8 85       	ldd	r30, Y+8	; 0x08
     64a:	f9 85       	ldd	r31, Y+9	; 0x09
     64c:	8b ed       	ldi	r24, 0xDB	; 219
     64e:	09 95       	icall
            pDev->pPutC(T_FR_ESC);
     650:	e8 85       	ldd	r30, Y+8	; 0x08
     652:	f9 85       	ldd	r31, Y+9	; 0x09
     654:	8d ed       	ldi	r24, 0xDD	; 221
     656:	0b c0       	rjmp	.+22     	; 0x66e <protocol_send+0x11c>
     658:	e8 85       	ldd	r30, Y+8	; 0x08
     65a:	f9 85       	ldd	r31, Y+9	; 0x09
         }
         else if (c == FR_END)
     65c:	90 3c       	cpi	r25, 0xC0	; 192
     65e:	31 f4       	brne	.+12     	; 0x66c <protocol_send+0x11a>
         {
            pDev->pPutC(FR_ESC);
     660:	8b ed       	ldi	r24, 0xDB	; 219
     662:	09 95       	icall
            pDev->pPutC(T_FR_END);
     664:	e8 85       	ldd	r30, Y+8	; 0x08
     666:	f9 85       	ldd	r31, Y+9	; 0x09
     668:	8c ed       	ldi	r24, 0xDC	; 220
     66a:	01 c0       	rjmp	.+2      	; 0x66e <protocol_send+0x11c>
         }
         else
         {
            pDev->pPutC(c);
     66c:	89 2f       	mov	r24, r25
     66e:	09 95       	icall
         }
#if HDLC_DEBUG_ENABLE
         UART_PRINT(("\n"));
#endif
         // tie off the packet
         pDev->pPutC(FR_END);
     670:	e8 85       	ldd	r30, Y+8	; 0x08
     672:	f9 85       	ldd	r31, Y+9	; 0x09
     674:	80 ec       	ldi	r24, 0xC0	; 192
     676:	09 95       	icall

         if (pDev->pFlush)
     678:	ea 85       	ldd	r30, Y+10	; 0x0a
     67a:	fb 85       	ldd	r31, Y+11	; 0x0b
     67c:	30 97       	sbiw	r30, 0x00	; 0
     67e:	09 f0       	breq	.+2      	; 0x682 <protocol_send+0x130>
         {
            pDev->pFlush();
     680:	09 95       	icall
         }
      }
   }
}
     682:	df 91       	pop	r29
     684:	cf 91       	pop	r28
     686:	1f 91       	pop	r17
     688:	0f 91       	pop	r16
     68a:	ff 90       	pop	r15
     68c:	df 90       	pop	r13
     68e:	cf 90       	pop	r12
     690:	bf 90       	pop	r11
     692:	af 90       	pop	r10
     694:	9f 90       	pop	r9
     696:	8f 90       	pop	r8
     698:	08 95       	ret

0000069a <protocol_receive>:
  * @author
  * @date          05.05.2006 11:23
  *
  */
void protocol_receive(uint8_t u8Instance)
{
     69a:	cf 93       	push	r28
     69c:	df 93       	push	r29
     69e:	98 2f       	mov	r25, r24
   if (bInit && (u8Instance < PROTO_MAX_DEV))
     6a0:	80 91 1f 04 	lds	r24, 0x041F
     6a4:	88 23       	and	r24, r24
     6a6:	09 f4       	brne	.+2      	; 0x6aa <protocol_receive+0x10>
     6a8:	75 c0       	rjmp	.+234    	; 0x794 <protocol_receive+0xfa>
     6aa:	92 30       	cpi	r25, 0x02	; 2
     6ac:	08 f0       	brcs	.+2      	; 0x6b0 <protocol_receive+0x16>
     6ae:	72 c0       	rjmp	.+228    	; 0x794 <protocol_receive+0xfa>
   {
     tProtocol* pDev = &arDevices[u8Instance];
     6b0:	84 e1       	ldi	r24, 0x14	; 20
     6b2:	98 9f       	mul	r25, r24
     6b4:	e0 01       	movw	r28, r0
     6b6:	11 24       	eor	r1, r1
     6b8:	c0 5e       	subi	r28, 0xE0	; 224
     6ba:	db 4f       	sbci	r29, 0xFB	; 251
      if ((pDev->u8Options & PROTO_RX) && pDev->pIsC())
     6bc:	8b 81       	ldd	r24, Y+3	; 0x03
     6be:	81 ff       	sbrs	r24, 1
     6c0:	69 c0       	rjmp	.+210    	; 0x794 <protocol_receive+0xfa>
     6c2:	ee 81       	ldd	r30, Y+6	; 0x06
     6c4:	ff 81       	ldd	r31, Y+7	; 0x07
     6c6:	09 95       	icall
     6c8:	88 23       	and	r24, r24
     6ca:	09 f4       	brne	.+2      	; 0x6ce <protocol_receive+0x34>
     6cc:	63 c0       	rjmp	.+198    	; 0x794 <protocol_receive+0xfa>
      {
         uint8_t c;
         if (pDev->u8Options & PROTO_TX_ON_RX)
     6ce:	8b 81       	ldd	r24, Y+3	; 0x03
     6d0:	83 ff       	sbrs	r24, 3
     6d2:	02 c0       	rjmp	.+4      	; 0x6d8 <protocol_receive+0x3e>
         {
            // enable TX
            pDev->u8Options |= PROTO_TX;
     6d4:	84 60       	ori	r24, 0x04	; 4
     6d6:	8b 83       	std	Y+3, r24	; 0x03
#if HDLC_DEBUG_ENABLE
         UART_PRINT("IN[%d] ", u8Instance);
#endif
         do
         {
            c = pDev->pGetC();
     6d8:	ec 81       	ldd	r30, Y+4	; 0x04
     6da:	fd 81       	ldd	r31, Y+5	; 0x05
     6dc:	09 95       	icall
     6de:	48 2f       	mov	r20, r24
#if HDLC_DEBUG_ENABLE
            UART_PRINT("%02X " , c);
#endif
            switch (c)
     6e0:	80 3c       	cpi	r24, 0xC0	; 192
     6e2:	21 f0       	breq	.+8      	; 0x6ec <protocol_receive+0x52>
     6e4:	88 81       	ld	r24, Y
     6e6:	4b 3d       	cpi	r20, 0xDB	; 219
     6e8:	61 f5       	brne	.+88     	; 0x742 <protocol_receive+0xa8>
     6ea:	28 c0       	rjmp	.+80     	; 0x73c <protocol_receive+0xa2>
            {
            case FR_END:
               if (pDev->u8Escaped)
     6ec:	88 81       	ld	r24, Y
     6ee:	88 23       	and	r24, r24
     6f0:	f1 f4       	brne	.+60     	; 0x72e <protocol_receive+0x94>
                  pDev->u16BufferPos = 0;
                  pDev->u16Crc = 0;
               }
               else
               {
                  if (pDev->u16BufferPos >= 2)
     6f2:	6a 89       	ldd	r22, Y+18	; 0x12
     6f4:	7b 89       	ldd	r23, Y+19	; 0x13
     6f6:	62 30       	cpi	r22, 0x02	; 2
     6f8:	71 05       	cpc	r23, r1
     6fa:	c8 f0       	brcs	.+50     	; 0x72e <protocol_receive+0x94>
                  {
                     tbool bCRCok = TFALSE;
                     // Checksum bytes are added to the checksum pDev->u16Crc - substract them here
                     pDev->u16Crc -= pDev->pBuffer[pDev->u16BufferPos - 1];
     6fc:	4e 85       	ldd	r20, Y+14	; 0x0e
     6fe:	5f 85       	ldd	r21, Y+15	; 0x0f
     700:	fa 01       	movw	r30, r20
     702:	e6 0f       	add	r30, r22
     704:	f7 1f       	adc	r31, r23
     706:	22 91       	ld	r18, -Z
     708:	89 81       	ldd	r24, Y+1	; 0x01
     70a:	9a 81       	ldd	r25, Y+2	; 0x02
     70c:	82 1b       	sub	r24, r18
     70e:	91 09       	sbc	r25, r1
     710:	9a 83       	std	Y+2, r25	; 0x02
     712:	89 83       	std	Y+1, r24	; 0x01
                     pDev->u16Crc -= pDev->pBuffer[pDev->u16BufferPos - 2];
     714:	22 91       	ld	r18, -Z
     716:	82 1b       	sub	r24, r18
     718:	91 09       	sbc	r25, r1
     71a:	9a 83       	std	Y+2, r25	; 0x02
     71c:	89 83       	std	Y+1, r24	; 0x01
                     if (1)   // handle the packet even for invalid CRC
#else
                     if (bCRCok)
#endif
                     {
                        if (pDev->pPacket)
     71e:	ec 85       	ldd	r30, Y+12	; 0x0c
     720:	fd 85       	ldd	r31, Y+13	; 0x0d
     722:	30 97       	sbiw	r30, 0x00	; 0
     724:	21 f0       	breq	.+8      	; 0x72e <protocol_receive+0x94>
                        {
                           pDev->pPacket(&pDev->pBuffer[0], (uint16_t)(pDev->u16BufferPos - 2));
     726:	62 50       	subi	r22, 0x02	; 2
     728:	70 40       	sbci	r23, 0x00	; 0
     72a:	ca 01       	movw	r24, r20
     72c:	09 95       	icall
#if HDLC_DEBUG_ENABLE
                        UART_PRINT((("PROTO: CRC error")));
#endif
                     }
                  }
                  pDev->u16BufferPos = 0;
     72e:	1b 8a       	std	Y+19, r1	; 0x13
     730:	1a 8a       	std	Y+18, r1	; 0x12
                  pDev->u16Crc = 0;
     732:	1a 82       	std	Y+2, r1	; 0x02
     734:	19 82       	std	Y+1, r1	; 0x01
               }
               pDev->u8Escaped &= ~ASC_FLAG;
     736:	88 81       	ld	r24, Y
     738:	8e 7f       	andi	r24, 0xFE	; 254
     73a:	01 c0       	rjmp	.+2      	; 0x73e <protocol_receive+0xa4>
               return;
            case FR_ESC:
               pDev->u8Escaped |= ASC_FLAG;
     73c:	81 60       	ori	r24, 0x01	; 1
     73e:	88 83       	st	Y, r24
     740:	29 c0       	rjmp	.+82     	; 0x794 <protocol_receive+0xfa>
               return;
            }

            if (pDev->u8Escaped & ASC_FLAG)
     742:	80 ff       	sbrs	r24, 0
     744:	09 c0       	rjmp	.+18     	; 0x758 <protocol_receive+0xbe>
            {
               // translate the 2 byte escape sequence back to original char
               pDev->u8Escaped &= ~ASC_FLAG;
     746:	8e 7f       	andi	r24, 0xFE	; 254
     748:	88 83       	st	Y, r24

               switch (c)
     74a:	4c 3d       	cpi	r20, 0xDC	; 220
     74c:	21 f0       	breq	.+8      	; 0x756 <protocol_receive+0xbc>
     74e:	4d 3d       	cpi	r20, 0xDD	; 221
     750:	19 f4       	brne	.+6      	; 0x758 <protocol_receive+0xbe>
     752:	4b ed       	ldi	r20, 0xDB	; 219
     754:	01 c0       	rjmp	.+2      	; 0x758 <protocol_receive+0xbe>
     756:	40 ec       	ldi	r20, 0xC0	; 192
               }
            }

            // we reach here with every byte for the buffer
            // BUG: checksum bytes are added but should not be
            if (pDev->pBuffer && (pDev->u16BufferPos < pDev->u16BufferLen))
     758:	ee 85       	ldd	r30, Y+14	; 0x0e
     75a:	ff 85       	ldd	r31, Y+15	; 0x0f
     75c:	30 97       	sbiw	r30, 0x00	; 0
     75e:	a1 f0       	breq	.+40     	; 0x788 <protocol_receive+0xee>
     760:	2a 89       	ldd	r18, Y+18	; 0x12
     762:	3b 89       	ldd	r19, Y+19	; 0x13
     764:	88 89       	ldd	r24, Y+16	; 0x10
     766:	99 89       	ldd	r25, Y+17	; 0x11
     768:	28 17       	cp	r18, r24
     76a:	39 07       	cpc	r19, r25
     76c:	68 f4       	brcc	.+26     	; 0x788 <protocol_receive+0xee>
            {
               pDev->pBuffer[pDev->u16BufferPos++] = c;
     76e:	e2 0f       	add	r30, r18
     770:	f3 1f       	adc	r31, r19
     772:	40 83       	st	Z, r20
     774:	2f 5f       	subi	r18, 0xFF	; 255
     776:	3f 4f       	sbci	r19, 0xFF	; 255
     778:	3b 8b       	std	Y+19, r19	; 0x13
     77a:	2a 8b       	std	Y+18, r18	; 0x12
               pDev->u16Crc += c;
     77c:	89 81       	ldd	r24, Y+1	; 0x01
     77e:	9a 81       	ldd	r25, Y+2	; 0x02
     780:	84 0f       	add	r24, r20
     782:	91 1d       	adc	r25, r1
     784:	9a 83       	std	Y+2, r25	; 0x02
     786:	89 83       	std	Y+1, r24	; 0x01
            }
         }
         while(pDev->pIsC());
     788:	ee 81       	ldd	r30, Y+6	; 0x06
     78a:	ff 81       	ldd	r31, Y+7	; 0x07
     78c:	09 95       	icall
     78e:	88 23       	and	r24, r24
     790:	09 f0       	breq	.+2      	; 0x794 <protocol_receive+0xfa>
     792:	a2 cf       	rjmp	.-188    	; 0x6d8 <protocol_receive+0x3e>
#if HDLC_DEBUG_ENABLE
         UART_PRINT(("\n"));
#endif
      }
   }
}
     794:	df 91       	pop	r29
     796:	cf 91       	pop	r28
     798:	08 95       	ret

0000079a <button_pressed>:
 *
 * @return           button state pressed (1) or unpressed (0)
 */
uint8_t button_pressed(uint8_t platform)
{
   if(platform == PLATFORM_RCB)
     79a:	81 30       	cpi	r24, 0x01	; 1
     79c:	49 f4       	brne	.+18     	; 0x7b0 <button_pressed+0x16>
   {
      /* Switch port to input. */
      RCB_BUTTON_PORT |= (1 << RCB_BUTTON_0);
     79e:	75 9a       	sbi	0x0e, 5	; 14
      RCB_BUTTON_DDR  &= ~(1 << RCB_BUTTON_0);
     7a0:	6d 98       	cbi	0x0d, 5	; 13

      return (!(RCB_BUTTON_PINS & (1 << RCB_BUTTON_0)) ? 1 : 0);
     7a2:	8c b1       	in	r24, 0x0c	; 12
     7a4:	82 95       	swap	r24
     7a6:	86 95       	lsr	r24
     7a8:	87 70       	andi	r24, 0x07	; 7
     7aa:	80 95       	com	r24
     7ac:	81 70       	andi	r24, 0x01	; 1
     7ae:	08 95       	ret
   }
   else if(platform == PLATFORM_STB)
     7b0:	82 30       	cpi	r24, 0x02	; 2
     7b2:	11 f0       	breq	.+4      	; 0x7b8 <button_pressed+0x1e>
     7b4:	80 e0       	ldi	r24, 0x00	; 0
     7b6:	08 95       	ret
      STB_CONTROL_PORT  = sControlPORT;
      STB_CONTROL_DDR   = sControlDDR;

      return ((data & _BV(STB_BUTTON_0)) ? 1 : 0);
#else
      return ((*pPERIPHERAL & _BV(STB_BUTTON_0)) ? 1 : 0);
     7b8:	80 91 00 40 	lds	r24, 0x4000
     7bc:	81 70       	andi	r24, 0x01	; 1
#endif
      return 0;
   }

   return 0;
}
     7be:	08 95       	ret

000007c0 <led_set>:
 * @param led LED which should set
 * @param mode switch mode from LED (PLATFORM_LED_ON, PLATFORM_LED_OFF and PLATFORM_LED_TOGGLE)
 */
void led_set (uint8_t platform, uint8_t led, uint8_t mode)
{
   if(platform == PLATFORM_RCB)
     7c0:	81 30       	cpi	r24, 0x01	; 1
     7c2:	79 f5       	brne	.+94     	; 0x822 <led_set+0x62>
   {
      switch(mode)
     7c4:	42 30       	cpi	r20, 0x02	; 2
     7c6:	a9 f0       	breq	.+42     	; 0x7f2 <led_set+0x32>
     7c8:	43 30       	cpi	r20, 0x03	; 3
     7ca:	e9 f0       	breq	.+58     	; 0x806 <led_set+0x46>
     7cc:	41 30       	cpi	r20, 0x01	; 1
     7ce:	09 f0       	breq	.+2      	; 0x7d2 <led_set+0x12>
     7d0:	4d c0       	rjmp	.+154    	; 0x86c <led_set+0xac>
      {
      case PLATFORM_LED_ON:
         RCB_LED_PORT &= ~(1 << (led));
     7d2:	3e b1       	in	r19, 0x0e	; 14
     7d4:	81 e0       	ldi	r24, 0x01	; 1
     7d6:	90 e0       	ldi	r25, 0x00	; 0
     7d8:	02 c0       	rjmp	.+4      	; 0x7de <led_set+0x1e>
     7da:	88 0f       	add	r24, r24
     7dc:	99 1f       	adc	r25, r25
     7de:	6a 95       	dec	r22
     7e0:	e2 f7       	brpl	.-8      	; 0x7da <led_set+0x1a>
     7e2:	28 2f       	mov	r18, r24
     7e4:	20 95       	com	r18
     7e6:	23 23       	and	r18, r19
     7e8:	2e b9       	out	0x0e, r18	; 14
         RCB_LED_DDR  |=  (1 << (led));
     7ea:	2d b1       	in	r18, 0x0d	; 13
     7ec:	82 2b       	or	r24, r18
     7ee:	8d b9       	out	0x0d, r24	; 13
     7f0:	08 95       	ret
         break;
      case PLATFORM_LED_OFF:
         RCB_LED_PORT |= (1 << (led));
     7f2:	8e b1       	in	r24, 0x0e	; 14
     7f4:	21 e0       	ldi	r18, 0x01	; 1
     7f6:	30 e0       	ldi	r19, 0x00	; 0
     7f8:	02 c0       	rjmp	.+4      	; 0x7fe <led_set+0x3e>
     7fa:	22 0f       	add	r18, r18
     7fc:	33 1f       	adc	r19, r19
     7fe:	6a 95       	dec	r22
     800:	e2 f7       	brpl	.-8      	; 0x7fa <led_set+0x3a>
     802:	82 2b       	or	r24, r18
     804:	09 c0       	rjmp	.+18     	; 0x818 <led_set+0x58>
         RCB_LED_DDR  |= (1 << (led));
         break;
      case PLATFORM_LED_TOGGLE:
         RCB_LED_PORT ^= (1 << (led));
     806:	8e b1       	in	r24, 0x0e	; 14
     808:	21 e0       	ldi	r18, 0x01	; 1
     80a:	30 e0       	ldi	r19, 0x00	; 0
     80c:	02 c0       	rjmp	.+4      	; 0x812 <led_set+0x52>
     80e:	22 0f       	add	r18, r18
     810:	33 1f       	adc	r19, r19
     812:	6a 95       	dec	r22
     814:	e2 f7       	brpl	.-8      	; 0x80e <led_set+0x4e>
     816:	82 27       	eor	r24, r18
     818:	8e b9       	out	0x0e, r24	; 14
         RCB_LED_DDR  |= (1 << (led));
     81a:	8d b1       	in	r24, 0x0d	; 13
     81c:	28 2b       	or	r18, r24
     81e:	2d b9       	out	0x0d, r18	; 13
     820:	08 95       	ret
         break;
      }
   }
   else if(platform == PLATFORM_STB)
     822:	82 30       	cpi	r24, 0x02	; 2
     824:	19 f5       	brne	.+70     	; 0x86c <led_set+0xac>
      STB_CONTROL_PORT  = sControlPORT;
      STB_CONTROL_DDR   = sControlDDR;
      STB_DATA_PORT     = sDataPORT;
      STB_DATA_DDR      = sDataDDR;
#else
      switch(mode)
     826:	41 30       	cpi	r20, 0x01	; 1
     828:	19 f0       	breq	.+6      	; 0x830 <led_set+0x70>
     82a:	42 30       	cpi	r20, 0x02	; 2
     82c:	c9 f4       	brne	.+50     	; 0x860 <led_set+0xa0>
     82e:	0b c0       	rjmp	.+22     	; 0x846 <led_set+0x86>
      {
      case PLATFORM_LED_ON:
         PERIPHERAL |= _BV(led);
     830:	81 e0       	ldi	r24, 0x01	; 1
     832:	90 e0       	ldi	r25, 0x00	; 0
     834:	02 c0       	rjmp	.+4      	; 0x83a <led_set+0x7a>
     836:	88 0f       	add	r24, r24
     838:	99 1f       	adc	r25, r25
     83a:	6a 95       	dec	r22
     83c:	e2 f7       	brpl	.-8      	; 0x836 <led_set+0x76>
     83e:	20 91 48 04 	lds	r18, 0x0448
     842:	28 2b       	or	r18, r24
     844:	0b c0       	rjmp	.+22     	; 0x85c <led_set+0x9c>
         break;
      case PLATFORM_LED_OFF:
         PERIPHERAL &= ~_BV(led);
     846:	81 e0       	ldi	r24, 0x01	; 1
     848:	90 e0       	ldi	r25, 0x00	; 0
     84a:	02 c0       	rjmp	.+4      	; 0x850 <led_set+0x90>
     84c:	88 0f       	add	r24, r24
     84e:	99 1f       	adc	r25, r25
     850:	6a 95       	dec	r22
     852:	e2 f7       	brpl	.-8      	; 0x84c <led_set+0x8c>
     854:	80 95       	com	r24
     856:	20 91 48 04 	lds	r18, 0x0448
     85a:	28 23       	and	r18, r24
     85c:	20 93 48 04 	sts	0x0448, r18
         break;
      }
      *pPERIPHERAL = ~PERIPHERAL | ~0x07; // Memory mapped IO
     860:	80 91 48 04 	lds	r24, 0x0448
     864:	80 95       	com	r24
     866:	88 6f       	ori	r24, 0xF8	; 248
     868:	80 93 00 40 	sts	0x4000, r24
     86c:	08 95       	ret

0000086e <stb_status_temperature>:
 *
 * @param mode activate/deactivate temperature sensor (STB_TEMPERATURE_ON and STB_TEMPERATURE_OFF)
 */
void stb_status_temperature(uint8_t mode)
{
   if(mode == STB_TEMPERATURE_ON)
     86e:	81 30       	cpi	r24, 0x01	; 1
     870:	21 f4       	brne	.+8      	; 0x87a <stb_status_temperature+0xc>
   {
#ifdef SINGLE_CHIP
      PERIPHERAL &= ~_BV(2);
#else
      PERIPHERAL |= _BV(2);
     872:	80 91 48 04 	lds	r24, 0x0448
     876:	84 60       	ori	r24, 0x04	; 4
     878:	05 c0       	rjmp	.+10     	; 0x884 <stb_status_temperature+0x16>
#endif
   }
   else if(mode == STB_TEMPERATURE_OFF)
     87a:	82 30       	cpi	r24, 0x02	; 2
     87c:	29 f4       	brne	.+10     	; 0x888 <stb_status_temperature+0x1a>
   {
#ifdef SINGLE_CHIP
      PERIPHERAL |= _BV(2);
#else
      PERIPHERAL &= ~_BV(2);
     87e:	80 91 48 04 	lds	r24, 0x0448
     882:	8b 7f       	andi	r24, 0xFB	; 251
     884:	80 93 48 04 	sts	0x0448, r24
   STB_CONTROL_PORT  = sControlPORT;
   STB_CONTROL_DDR   = sControlDDR;
   STB_DATA_PORT     = sDataPORT;
   STB_DATA_DDR      = sDataDDR;
#else
   *pPERIPHERAL = ~PERIPHERAL | ~0x07; // Memory mapped IO
     888:	80 91 48 04 	lds	r24, 0x0448
     88c:	80 95       	com	r24
     88e:	88 6f       	ori	r24, 0xF8	; 248
     890:	80 93 00 40 	sts	0x4000, r24
#endif
}
     894:	08 95       	ret

00000896 <reject_rxBuffer>:
	}
}
//-------------------------------------------------------------------------------------

void reject_rxBuffer() {
	rdPtr = rxPtr;
     896:	80 91 4a 04 	lds	r24, 0x044A
     89a:	80 93 4b 04 	sts	0x044B, r24
}
     89e:	08 95       	ret

000008a0 <__vector_25>:

//-------------------------------------------------------------------------------------

//------------------------------RX Interrupt Service Routine---------------------------
ISR(USART0_RX_vect)
{
     8a0:	1f 92       	push	r1
     8a2:	0f 92       	push	r0
     8a4:	0f b6       	in	r0, 0x3f	; 63
     8a6:	0f 92       	push	r0
     8a8:	0b b6       	in	r0, 0x3b	; 59
     8aa:	0f 92       	push	r0
     8ac:	11 24       	eor	r1, r1
     8ae:	2f 93       	push	r18
     8b0:	3f 93       	push	r19
     8b2:	4f 93       	push	r20
     8b4:	5f 93       	push	r21
     8b6:	6f 93       	push	r22
     8b8:	7f 93       	push	r23
     8ba:	8f 93       	push	r24
     8bc:	9f 93       	push	r25
     8be:	af 93       	push	r26
     8c0:	bf 93       	push	r27
     8c2:	ef 93       	push	r30
     8c4:	ff 93       	push	r31
	//	rxBuffer[rxPtr++] = (unsigned char) UDR0;
	//	printf("---Char received---\n");
	unsigned char nextChar;

	// Daten aus dem Puffer lesen
	nextChar = UDR0;
     8c6:	90 91 c6 00 	lds	r25, 0x00C6
	if (uart_str_complete == 0) { // wenn uart_string gerade in Verwendung, neues Zeichen verwerfen
     8ca:	80 91 49 04 	lds	r24, 0x0449
     8ce:	88 23       	and	r24, r24
     8d0:	09 f0       	breq	.+2      	; 0x8d4 <__vector_25+0x34>
     8d2:	3f c0       	rjmp	.+126    	; 0x952 <__vector_25+0xb2>

		// Daten werden erst in string geschrieben, wenn nicht String-Ende/max ZeichenlÃ¤nge erreicht ist
		// string gerade verarbeitet wird
		if (nextChar != '\n' && nextChar != '\r' && uart_str_count
     8d4:	9a 30       	cpi	r25, 0x0A	; 10
     8d6:	91 f0       	breq	.+36     	; 0x8fc <__vector_25+0x5c>
     8d8:	9d 30       	cpi	r25, 0x0D	; 13
     8da:	81 f0       	breq	.+32     	; 0x8fc <__vector_25+0x5c>
     8dc:	80 91 4c 04 	lds	r24, 0x044C
     8e0:	8f 3f       	cpi	r24, 0xFF	; 255
     8e2:	61 f0       	breq	.+24     	; 0x8fc <__vector_25+0x5c>
				< UART_MAXSTRLEN - 1) {
			uart_string[uart_str_count] = nextChar;
     8e4:	e0 91 4c 04 	lds	r30, 0x044C
     8e8:	f0 e0       	ldi	r31, 0x00	; 0
     8ea:	e0 5b       	subi	r30, 0xB0	; 176
     8ec:	fb 4f       	sbci	r31, 0xFB	; 251
     8ee:	90 83       	st	Z, r25
			uart_str_count++;
     8f0:	80 91 4c 04 	lds	r24, 0x044C
     8f4:	8f 5f       	subi	r24, 0xFF	; 255
     8f6:	80 93 4c 04 	sts	0x044C, r24
     8fa:	2b c0       	rjmp	.+86     	; 0x952 <__vector_25+0xb2>
			//			printf("---Char received---\n");
		} else {
			uart_string[uart_str_count] = '\0';
     8fc:	e0 91 4c 04 	lds	r30, 0x044C
     900:	f0 e0       	ldi	r31, 0x00	; 0
     902:	e0 5b       	subi	r30, 0xB0	; 176
     904:	fb 4f       	sbci	r31, 0xFB	; 251
     906:	10 82       	st	Z, r1
			uart_str_count = 0;
     908:	10 92 4c 04 	sts	0x044C, r1
			uart_str_complete = 1;
     90c:	81 e0       	ldi	r24, 0x01	; 1
     90e:	80 93 49 04 	sts	0x0449, r24
			printf("%s ---  %d", uart_string, uart_str_complete);
     912:	20 91 49 04 	lds	r18, 0x0449
     916:	00 d0       	rcall	.+0      	; 0x918 <__vector_25+0x78>
     918:	00 d0       	rcall	.+0      	; 0x91a <__vector_25+0x7a>
     91a:	00 d0       	rcall	.+0      	; 0x91c <__vector_25+0x7c>
     91c:	ed b7       	in	r30, 0x3d	; 61
     91e:	fe b7       	in	r31, 0x3e	; 62
     920:	31 96       	adiw	r30, 0x01	; 1
     922:	81 e0       	ldi	r24, 0x01	; 1
     924:	92 e0       	ldi	r25, 0x02	; 2
     926:	ad b7       	in	r26, 0x3d	; 61
     928:	be b7       	in	r27, 0x3e	; 62
     92a:	12 96       	adiw	r26, 0x02	; 2
     92c:	9c 93       	st	X, r25
     92e:	8e 93       	st	-X, r24
     930:	11 97       	sbiw	r26, 0x01	; 1
     932:	80 e5       	ldi	r24, 0x50	; 80
     934:	94 e0       	ldi	r25, 0x04	; 4
     936:	93 83       	std	Z+3, r25	; 0x03
     938:	82 83       	std	Z+2, r24	; 0x02
     93a:	24 83       	std	Z+4, r18	; 0x04
     93c:	15 82       	std	Z+5, r1	; 0x05
     93e:	0e 94 94 0b 	call	0x1728	; 0x1728 <printf>
     942:	8d b7       	in	r24, 0x3d	; 61
     944:	9e b7       	in	r25, 0x3e	; 62
     946:	06 96       	adiw	r24, 0x06	; 6
     948:	0f b6       	in	r0, 0x3f	; 63
     94a:	f8 94       	cli
     94c:	9e bf       	out	0x3e, r25	; 62
     94e:	0f be       	out	0x3f, r0	; 63
     950:	8d bf       	out	0x3d, r24	; 61
		}
	}
}
     952:	ff 91       	pop	r31
     954:	ef 91       	pop	r30
     956:	bf 91       	pop	r27
     958:	af 91       	pop	r26
     95a:	9f 91       	pop	r25
     95c:	8f 91       	pop	r24
     95e:	7f 91       	pop	r23
     960:	6f 91       	pop	r22
     962:	5f 91       	pop	r21
     964:	4f 91       	pop	r20
     966:	3f 91       	pop	r19
     968:	2f 91       	pop	r18
     96a:	0f 90       	pop	r0
     96c:	0b be       	out	0x3b, r0	; 59
     96e:	0f 90       	pop	r0
     970:	0f be       	out	0x3f, r0	; 63
     972:	0f 90       	pop	r0
     974:	1f 90       	pop	r1
     976:	18 95       	reti

00000978 <main>:

	return (temp);
}

//---------------------------------Main---------------------------------------------
int main(void) {
     978:	2f 92       	push	r2
     97a:	3f 92       	push	r3
     97c:	4f 92       	push	r4
     97e:	5f 92       	push	r5
     980:	6f 92       	push	r6
     982:	7f 92       	push	r7
     984:	8f 92       	push	r8
     986:	9f 92       	push	r9
     988:	af 92       	push	r10
     98a:	bf 92       	push	r11
     98c:	cf 92       	push	r12
     98e:	df 92       	push	r13
     990:	ef 92       	push	r14
     992:	ff 92       	push	r15
     994:	0f 93       	push	r16
     996:	1f 93       	push	r17
     998:	df 93       	push	r29
     99a:	cf 93       	push	r28
     99c:	cd b7       	in	r28, 0x3d	; 61
     99e:	de b7       	in	r29, 0x3e	; 62
     9a0:	c4 56       	subi	r28, 0x64	; 100
     9a2:	d0 40       	sbci	r29, 0x00	; 0
     9a4:	0f b6       	in	r0, 0x3f	; 63
     9a6:	f8 94       	cli
     9a8:	de bf       	out	0x3e, r29	; 62
     9aa:	0f be       	out	0x3f, r0	; 63
     9ac:	cd bf       	out	0x3d, r28	; 61
	stdout = &mystdout;
     9ae:	8c ef       	ldi	r24, 0xFC	; 252
     9b0:	92 e0       	ldi	r25, 0x02	; 2
     9b2:	90 93 54 05 	sts	0x0554, r25
     9b6:	80 93 53 05 	sts	0x0553, r24
	unsigned char raute_pos;

	char command[20];
	char paraBuffer[80];

	uart_init(9600);
     9ba:	60 e8       	ldi	r22, 0x80	; 128
     9bc:	75 e2       	ldi	r23, 0x25	; 37
     9be:	80 e0       	ldi	r24, 0x00	; 0
     9c0:	90 e0       	ldi	r25, 0x00	; 0
     9c2:	0e 94 86 07 	call	0xf0c	; 0xf0c <uart_init>
	printf("\r\n---TWI Initialisieren---\r\n");
     9c6:	8c e0       	ldi	r24, 0x0C	; 12
     9c8:	92 e0       	ldi	r25, 0x02	; 2
     9ca:	0e 94 a6 0b 	call	0x174c	; 0x174c <puts>
//	TWI_Master_Initialise();
	i2c_init();
     9ce:	0e 94 ff 06 	call	0xdfe	; 0xdfe <i2c_init>
	tmp75_write_config(0x70);
     9d2:	80 e7       	ldi	r24, 0x70	; 112
     9d4:	0e 94 6c 06 	call	0xcd8	; 0xcd8 <tmp75_write_config>

	// Init used I2C-ICs
	printf("\r\n---TMP275 Initialisieren---\r\n");
     9d8:	88 e2       	ldi	r24, 0x28	; 40
     9da:	92 e0       	ldi	r25, 0x02	; 2
     9dc:	0e 94 a6 0b 	call	0x174c	; 0x174c <puts>
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     9e0:	80 e4       	ldi	r24, 0x40	; 64
     9e2:	9c e9       	ldi	r25, 0x9C	; 156
     9e4:	01 97       	sbiw	r24, 0x01	; 1
     9e6:	f1 f7       	brne	.-4      	; 0x9e4 <main+0x6c>
//	TMP275_init(0x92);

	_delay_ms(20);
	sei();
     9e8:	78 94       	sei

	printf("\r\n---Initialisierungen abgeschlossen---\r\n");
     9ea:	87 e4       	ldi	r24, 0x47	; 71
     9ec:	92 e0       	ldi	r25, 0x02	; 2
     9ee:	0e 94 a6 0b 	call	0x174c	; 0x174c <puts>
			led_set(PLATFORM_RCB, RCB_LED_1, PLATFORM_LED_TOGGLE);
			led_set(PLATFORM_RCB, RCB_LED_2, PLATFORM_LED_TOGGLE);
//			int temp = TMP275_read(0x92);
			uint16_t temp = tmp75_read_temp();
			double t = temp/(16.0);
			printf("Temperatur betraegt %.3f\r\n",t);
     9f2:	50 e7       	ldi	r21, 0x70	; 112
     9f4:	25 2e       	mov	r2, r21
     9f6:	52 e0       	ldi	r21, 0x02	; 2
     9f8:	35 2e       	mov	r3, r21
     9fa:	48 ec       	ldi	r20, 0xC8	; 200
     9fc:	44 2e       	mov	r4, r20
     9fe:	51 2c       	mov	r5, r1
			//					- strlen(cmdBuffer);
			//			if (raute_pos == 255)
			//				raute_pos = 0;

			//	Mit UART-String
			raute_pos = (unsigned char) strlen(
     a00:	30 e5       	ldi	r19, 0x50	; 80
     a02:	63 2e       	mov	r6, r19
     a04:	34 e0       	ldi	r19, 0x04	; 4
     a06:	73 2e       	mov	r7, r19
				raute_pos = 0;

			command[19] = 0;
			paraBuffer[19] = 0;

			sscanf((char*) &uart_string[raute_pos], "%s %s\n", command,
     a08:	2b e8       	ldi	r18, 0x8B	; 139
     a0a:	82 2e       	mov	r8, r18
     a0c:	22 e0       	ldi	r18, 0x02	; 2
     a0e:	92 2e       	mov	r9, r18
     a10:	7e 01       	movw	r14, r28
     a12:	08 94       	sec
     a14:	e1 1c       	adc	r14, r1
     a16:	f1 1c       	adc	r15, r1
     a18:	95 e1       	ldi	r25, 0x15	; 21
     a1a:	a9 2e       	mov	r10, r25
     a1c:	b1 2c       	mov	r11, r1
     a1e:	ac 0e       	add	r10, r28
     a20:	bd 1e       	adc	r11, r29
			}

			else if (strcmp(command, "#getnodes") == 0) {
				//TODO Implement
			} else {
				printf("unkown command");
     a22:	8a ed       	ldi	r24, 0xDA	; 218
     a24:	c8 2e       	mov	r12, r24
     a26:	82 e0       	ldi	r24, 0x02	; 2
     a28:	d8 2e       	mov	r13, r24
	//	printf("Config Register %d\r\n", tmp75_read_config());

	//Hauptprogramm
	while (1) {
		do {
			led_set(PLATFORM_RCB, RCB_LED_1, PLATFORM_LED_TOGGLE);
     a2a:	81 e0       	ldi	r24, 0x01	; 1
     a2c:	63 e0       	ldi	r22, 0x03	; 3
     a2e:	43 e0       	ldi	r20, 0x03	; 3
     a30:	0e 94 e0 03 	call	0x7c0	; 0x7c0 <led_set>
			led_set(PLATFORM_RCB, RCB_LED_2, PLATFORM_LED_TOGGLE);
     a34:	81 e0       	ldi	r24, 0x01	; 1
     a36:	64 e0       	ldi	r22, 0x04	; 4
     a38:	43 e0       	ldi	r20, 0x03	; 3
     a3a:	0e 94 e0 03 	call	0x7c0	; 0x7c0 <led_set>
//			int temp = TMP275_read(0x92);
			uint16_t temp = tmp75_read_temp();
     a3e:	0e 94 c1 06 	call	0xd82	; 0xd82 <tmp75_read_temp>
			double t = temp/(16.0);
			printf("Temperatur betraegt %.3f\r\n",t);
     a42:	00 d0       	rcall	.+0      	; 0xa44 <main+0xcc>
     a44:	00 d0       	rcall	.+0      	; 0xa46 <main+0xce>
     a46:	00 d0       	rcall	.+0      	; 0xa48 <main+0xd0>
     a48:	0d b7       	in	r16, 0x3d	; 61
     a4a:	1e b7       	in	r17, 0x3e	; 62
     a4c:	0f 5f       	subi	r16, 0xFF	; 255
     a4e:	1f 4f       	sbci	r17, 0xFF	; 255
     a50:	ad b7       	in	r26, 0x3d	; 61
     a52:	be b7       	in	r27, 0x3e	; 62
     a54:	12 96       	adiw	r26, 0x02	; 2
     a56:	3c 92       	st	X, r3
     a58:	2e 92       	st	-X, r2
     a5a:	11 97       	sbiw	r26, 0x01	; 1
     a5c:	a0 e0       	ldi	r26, 0x00	; 0
     a5e:	b0 e0       	ldi	r27, 0x00	; 0
     a60:	bc 01       	movw	r22, r24
     a62:	cd 01       	movw	r24, r26
     a64:	0e 94 d8 08 	call	0x11b0	; 0x11b0 <__floatunsisf>
     a68:	20 e0       	ldi	r18, 0x00	; 0
     a6a:	30 e0       	ldi	r19, 0x00	; 0
     a6c:	40 e8       	ldi	r20, 0x80	; 128
     a6e:	5d e3       	ldi	r21, 0x3D	; 61
     a70:	0e 94 de 07 	call	0xfbc	; 0xfbc <__mulsf3>
     a74:	f8 01       	movw	r30, r16
     a76:	62 83       	std	Z+2, r22	; 0x02
     a78:	73 83       	std	Z+3, r23	; 0x03
     a7a:	84 83       	std	Z+4, r24	; 0x04
     a7c:	95 83       	std	Z+5, r25	; 0x05
     a7e:	0e 94 94 0b 	call	0x1728	; 0x1728 <printf>
     a82:	88 e8       	ldi	r24, 0x88	; 136
     a84:	93 e1       	ldi	r25, 0x13	; 19
     a86:	2d b7       	in	r18, 0x3d	; 61
     a88:	3e b7       	in	r19, 0x3e	; 62
     a8a:	2a 5f       	subi	r18, 0xFA	; 250
     a8c:	3f 4f       	sbci	r19, 0xFF	; 255
     a8e:	0f b6       	in	r0, 0x3f	; 63
     a90:	f8 94       	cli
     a92:	3e bf       	out	0x3e, r19	; 62
     a94:	0f be       	out	0x3f, r0	; 63
     a96:	2d bf       	out	0x3d, r18	; 61
     a98:	f2 01       	movw	r30, r4
     a9a:	31 97       	sbiw	r30, 0x01	; 1
     a9c:	f1 f7       	brne	.-4      	; 0xa9a <main+0x122>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     a9e:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     aa0:	d9 f7       	brne	.-10     	; 0xa98 <main+0x120>

			_delay_ms(500);
		} while (uart_str_complete == 0);
     aa2:	80 91 49 04 	lds	r24, 0x0449
     aa6:	88 23       	and	r24, r24
     aa8:	09 f4       	brne	.+2      	; 0xaac <main+0x134>
     aaa:	bf cf       	rjmp	.-130    	; 0xa2a <main+0xb2>

		if (uart_str_complete == 1) {
     aac:	80 91 49 04 	lds	r24, 0x0449
     ab0:	81 30       	cpi	r24, 0x01	; 1
     ab2:	09 f0       	breq	.+2      	; 0xab6 <main+0x13e>
     ab4:	ba cf       	rjmp	.-140    	; 0xa2a <main+0xb2>
			//Bearbeitung der Data-Link Befehle
			command[0] = 0;
     ab6:	19 82       	std	Y+1, r1	; 0x01
			paraBuffer[0] = 0;
     ab8:	1d 8a       	std	Y+21, r1	; 0x15
			uart_str_complete = 0;
     aba:	10 92 49 04 	sts	0x0449, r1
			//					- strlen(cmdBuffer);
			//			if (raute_pos == 255)
			//				raute_pos = 0;

			//	Mit UART-String
			raute_pos = (unsigned char) strlen(
     abe:	80 e5       	ldi	r24, 0x50	; 80
     ac0:	94 e0       	ldi	r25, 0x04	; 4
     ac2:	63 e2       	ldi	r22, 0x23	; 35
     ac4:	70 e0       	ldi	r23, 0x00	; 0
     ac6:	0e 94 80 0b 	call	0x1700	; 0x1700 <strchr>
     aca:	dc 01       	movw	r26, r24
     acc:	0d 90       	ld	r0, X+
     ace:	00 20       	and	r0, r0
     ad0:	e9 f7       	brne	.-6      	; 0xacc <main+0x154>
     ad2:	11 97       	sbiw	r26, 0x01	; 1
     ad4:	a8 1b       	sub	r26, r24
     ad6:	b9 0b       	sbc	r27, r25
     ad8:	f3 01       	movw	r30, r6
     ada:	01 90       	ld	r0, Z+
     adc:	00 20       	and	r0, r0
     ade:	e9 f7       	brne	.-6      	; 0xada <main+0x162>
     ae0:	31 97       	sbiw	r30, 0x01	; 1
     ae2:	e0 55       	subi	r30, 0x50	; 80
     ae4:	f4 40       	sbci	r31, 0x04	; 4
     ae6:	8a 2f       	mov	r24, r26
     ae8:	8e 1b       	sub	r24, r30
					(char*) strstr((char *) uart_string, "#")) - strlen(
					(char *) uart_string);
			if (raute_pos == 255)
     aea:	8f 3f       	cpi	r24, 0xFF	; 255
     aec:	09 f4       	brne	.+2      	; 0xaf0 <main+0x178>
     aee:	80 e0       	ldi	r24, 0x00	; 0
				raute_pos = 0;

			command[19] = 0;
     af0:	1c 8a       	std	Y+20, r1	; 0x14
			paraBuffer[19] = 0;
     af2:	18 a6       	std	Y+40, r1	; 0x28

			sscanf((char*) &uart_string[raute_pos], "%s %s\n", command,
     af4:	ad b7       	in	r26, 0x3d	; 61
     af6:	be b7       	in	r27, 0x3e	; 62
     af8:	18 97       	sbiw	r26, 0x08	; 8
     afa:	0f b6       	in	r0, 0x3f	; 63
     afc:	f8 94       	cli
     afe:	be bf       	out	0x3e, r27	; 62
     b00:	0f be       	out	0x3f, r0	; 63
     b02:	ad bf       	out	0x3d, r26	; 61
     b04:	ed b7       	in	r30, 0x3d	; 61
     b06:	fe b7       	in	r31, 0x3e	; 62
     b08:	31 96       	adiw	r30, 0x01	; 1
     b0a:	90 e0       	ldi	r25, 0x00	; 0
     b0c:	80 5b       	subi	r24, 0xB0	; 176
     b0e:	9b 4f       	sbci	r25, 0xFB	; 251
     b10:	12 96       	adiw	r26, 0x02	; 2
     b12:	9c 93       	st	X, r25
     b14:	8e 93       	st	-X, r24
     b16:	11 97       	sbiw	r26, 0x01	; 1
     b18:	93 82       	std	Z+3, r9	; 0x03
     b1a:	82 82       	std	Z+2, r8	; 0x02
     b1c:	f5 82       	std	Z+5, r15	; 0x05
     b1e:	e4 82       	std	Z+4, r14	; 0x04
     b20:	b7 82       	std	Z+7, r11	; 0x07
     b22:	a6 82       	std	Z+6, r10	; 0x06
     b24:	0e 94 db 0b 	call	0x17b6	; 0x17b6 <sscanf>
					paraBuffer);

			//			printf("command: %s\n", command);
			//			printf("paraBuffer %s\n", paraBuffer);

			if (strcmp(command, "#getdata") == 0) {
     b28:	ed b7       	in	r30, 0x3d	; 61
     b2a:	fe b7       	in	r31, 0x3e	; 62
     b2c:	38 96       	adiw	r30, 0x08	; 8
     b2e:	0f b6       	in	r0, 0x3f	; 63
     b30:	f8 94       	cli
     b32:	fe bf       	out	0x3e, r31	; 62
     b34:	0f be       	out	0x3f, r0	; 63
     b36:	ed bf       	out	0x3d, r30	; 61
     b38:	c7 01       	movw	r24, r14
     b3a:	62 e9       	ldi	r22, 0x92	; 146
     b3c:	72 e0       	ldi	r23, 0x02	; 2
     b3e:	0e 94 8b 0b 	call	0x1716	; 0x1716 <strcmp>
     b42:	00 97       	sbiw	r24, 0x00	; 0
     b44:	69 f4       	brne	.+26     	; 0xb60 <main+0x1e8>
				printf("#BOData\n");
     b46:	8b e9       	ldi	r24, 0x9B	; 155
     b48:	92 e0       	ldi	r25, 0x02	; 2
     b4a:	0e 94 a6 0b 	call	0x174c	; 0x174c <puts>

				printf("uhhhhh wir sind die Daten!!\n");
     b4e:	83 ea       	ldi	r24, 0xA3	; 163
     b50:	92 e0       	ldi	r25, 0x02	; 2
     b52:	0e 94 a6 0b 	call	0x174c	; 0x174c <puts>
				//TODO Implement Wireless_UART
				printf("#EOData\n");
     b56:	8f eb       	ldi	r24, 0xBF	; 191
     b58:	92 e0       	ldi	r25, 0x02	; 2
     b5a:	0e 94 a6 0b 	call	0x174c	; 0x174c <puts>
     b5e:	65 cf       	rjmp	.-310    	; 0xa2a <main+0xb2>
			}

			else if (strcmp(command, "#getecho") == 0) {
     b60:	c7 01       	movw	r24, r14
     b62:	67 ec       	ldi	r22, 0xC7	; 199
     b64:	72 e0       	ldi	r23, 0x02	; 2
     b66:	0e 94 8b 0b 	call	0x1716	; 0x1716 <strcmp>
     b6a:	00 97       	sbiw	r24, 0x00	; 0
     b6c:	09 f4       	brne	.+2      	; 0xb70 <main+0x1f8>
     b6e:	5d cf       	rjmp	.-326    	; 0xa2a <main+0xb2>
				//TODO Implement PING
			}

			else if (strcmp(command, "#getnodes") == 0) {
     b70:	c7 01       	movw	r24, r14
     b72:	60 ed       	ldi	r22, 0xD0	; 208
     b74:	72 e0       	ldi	r23, 0x02	; 2
     b76:	0e 94 8b 0b 	call	0x1716	; 0x1716 <strcmp>
     b7a:	00 97       	sbiw	r24, 0x00	; 0
     b7c:	09 f4       	brne	.+2      	; 0xb80 <main+0x208>
     b7e:	55 cf       	rjmp	.-342    	; 0xa2a <main+0xb2>
				//TODO Implement
			} else {
				printf("unkown command");
     b80:	00 d0       	rcall	.+0      	; 0xb82 <main+0x20a>
     b82:	ad b7       	in	r26, 0x3d	; 61
     b84:	be b7       	in	r27, 0x3e	; 62
     b86:	12 96       	adiw	r26, 0x02	; 2
     b88:	dc 92       	st	X, r13
     b8a:	ce 92       	st	-X, r12
     b8c:	11 97       	sbiw	r26, 0x01	; 1
     b8e:	0e 94 94 0b 	call	0x1728	; 0x1728 <printf>
     b92:	0f 90       	pop	r0
     b94:	0f 90       	pop	r0
     b96:	49 cf       	rjmp	.-366    	; 0xa2a <main+0xb2>

00000b98 <TMP275_init>:
//	} while (cnt < n - 1 && (zeichen != '\n'));
//
//	//	*string = 0;
//}

void TMP275_init(int i2c_adr) {
     b98:	ff 92       	push	r15
     b9a:	0f 93       	push	r16
     b9c:	1f 93       	push	r17
     b9e:	f8 2e       	mov	r15, r24
	messageBuf[0] = i2c_adr; // Write to TMP275
     ba0:	0d e4       	ldi	r16, 0x4D	; 77
     ba2:	14 e0       	ldi	r17, 0x04	; 4
     ba4:	80 93 4d 04 	sts	0x044D, r24
	messageBuf[1] = 0x01; // Pointer Reg. => Config. Reg
     ba8:	81 e0       	ldi	r24, 0x01	; 1
     baa:	80 93 4e 04 	sts	0x044E, r24
	messageBuf[2] = 0x70; // Write to Config.Reg for 12 Bit Resolution
     bae:	80 e7       	ldi	r24, 0x70	; 112
     bb0:	80 93 4f 04 	sts	0x044F, r24
	TWI_Start_Transceiver_With_Data(messageBuf, 3);
     bb4:	c8 01       	movw	r24, r16
     bb6:	63 e0       	ldi	r22, 0x03	; 3
     bb8:	0e 94 cc 00 	call	0x198	; 0x198 <TWI_Start_Transceiver_With_Data>
	printf(" blablab");
     bbc:	00 d0       	rcall	.+0      	; 0xbbe <TMP275_init+0x26>
     bbe:	89 ee       	ldi	r24, 0xE9	; 233
     bc0:	92 e0       	ldi	r25, 0x02	; 2
     bc2:	ed b7       	in	r30, 0x3d	; 61
     bc4:	fe b7       	in	r31, 0x3e	; 62
     bc6:	92 83       	std	Z+2, r25	; 0x02
     bc8:	81 83       	std	Z+1, r24	; 0x01
     bca:	0e 94 94 0b 	call	0x1728	; 0x1728 <printf>

	messageBuf[0] = i2c_adr; // Write to TMP275
     bce:	f0 92 4d 04 	sts	0x044D, r15
	messageBuf[1] = 0x00; // Pointer Reg. back to Temp. Reg
     bd2:	10 92 4e 04 	sts	0x044E, r1
	TWI_Start_Transceiver_With_Data(messageBuf, 2);
     bd6:	0f 90       	pop	r0
     bd8:	0f 90       	pop	r0
     bda:	c8 01       	movw	r24, r16
     bdc:	62 e0       	ldi	r22, 0x02	; 2
     bde:	0e 94 cc 00 	call	0x198	; 0x198 <TWI_Start_Transceiver_With_Data>
	printf(" blblublu");
     be2:	00 d0       	rcall	.+0      	; 0xbe4 <TMP275_init+0x4c>
     be4:	82 ef       	ldi	r24, 0xF2	; 242
     be6:	92 e0       	ldi	r25, 0x02	; 2
     be8:	ed b7       	in	r30, 0x3d	; 61
     bea:	fe b7       	in	r31, 0x3e	; 62
     bec:	92 83       	std	Z+2, r25	; 0x02
     bee:	81 83       	std	Z+1, r24	; 0x01
     bf0:	0e 94 94 0b 	call	0x1728	; 0x1728 <printf>
     bf4:	0f 90       	pop	r0
     bf6:	0f 90       	pop	r0
}
     bf8:	1f 91       	pop	r17
     bfa:	0f 91       	pop	r16
     bfc:	ff 90       	pop	r15
     bfe:	08 95       	ret

00000c00 <TMP275_read>:

long int TMP275_read(int i2c_adr) {
     c00:	0f 93       	push	r16
     c02:	1f 93       	push	r17
	long int temp;

	messageBuf[0] = i2c_adr + 1; // read to TMP275
     c04:	0d e4       	ldi	r16, 0x4D	; 77
     c06:	14 e0       	ldi	r17, 0x04	; 4
     c08:	8f 5f       	subi	r24, 0xFF	; 255
     c0a:	80 93 4d 04 	sts	0x044D, r24

	TWI_Start_Transceiver_With_Data(messageBuf, 3);
     c0e:	c8 01       	movw	r24, r16
     c10:	63 e0       	ldi	r22, 0x03	; 3
     c12:	0e 94 cc 00 	call	0x198	; 0x198 <TWI_Start_Transceiver_With_Data>

	TWI_Get_Data_From_Transceiver(messageBuf, 3);
     c16:	c8 01       	movw	r24, r16
     c18:	63 e0       	ldi	r22, 0x03	; 3
     c1a:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <TWI_Get_Data_From_Transceiver>

	temp = (signed char) messageBuf[1] << 8;
     c1e:	60 91 4e 04 	lds	r22, 0x044E
     c22:	77 27       	eor	r23, r23
     c24:	67 fd       	sbrc	r22, 7
     c26:	70 95       	com	r23
     c28:	76 2f       	mov	r23, r22
     c2a:	66 27       	eor	r22, r22
     c2c:	88 27       	eor	r24, r24
     c2e:	77 fd       	sbrc	r23, 7
     c30:	80 95       	com	r24
     c32:	98 2f       	mov	r25, r24
	temp |= messageBuf[2];
	temp = temp * 1000 / 256;
     c34:	20 91 4f 04 	lds	r18, 0x044F
     c38:	30 e0       	ldi	r19, 0x00	; 0
     c3a:	40 e0       	ldi	r20, 0x00	; 0
     c3c:	50 e0       	ldi	r21, 0x00	; 0
     c3e:	62 2b       	or	r22, r18
     c40:	73 2b       	or	r23, r19
     c42:	84 2b       	or	r24, r20
     c44:	95 2b       	or	r25, r21
     c46:	28 ee       	ldi	r18, 0xE8	; 232
     c48:	33 e0       	ldi	r19, 0x03	; 3
     c4a:	40 e0       	ldi	r20, 0x00	; 0
     c4c:	50 e0       	ldi	r21, 0x00	; 0
     c4e:	0e 94 ed 0a 	call	0x15da	; 0x15da <__mulsi3>
     c52:	20 e0       	ldi	r18, 0x00	; 0
     c54:	31 e0       	ldi	r19, 0x01	; 1
     c56:	40 e0       	ldi	r20, 0x00	; 0
     c58:	50 e0       	ldi	r21, 0x00	; 0
     c5a:	0e 94 2e 0b 	call	0x165c	; 0x165c <__divmodsi4>
     c5e:	ca 01       	movw	r24, r20

	return (temp);
}
     c60:	b9 01       	movw	r22, r18
     c62:	1f 91       	pop	r17
     c64:	0f 91       	pop	r16
     c66:	08 95       	ret

00000c68 <tmp75_write_thi>:
	i2c_stop();
} 

// set temp alarm high threshold. (12 bit number)
void tmp75_write_thi(int16_t thi)
{ 
     c68:	0f 93       	push	r16
     c6a:	1f 93       	push	r17
	thi <<= 4;
     c6c:	8c 01       	movw	r16, r24
     c6e:	94 e0       	ldi	r25, 0x04	; 4
     c70:	00 0f       	add	r16, r16
     c72:	11 1f       	adc	r17, r17
     c74:	9a 95       	dec	r25
     c76:	e1 f7       	brne	.-8      	; 0xc70 <tmp75_write_thi+0x8>
	i2c_start_wait(TMP75_ADDR+I2C_WRITE);
     c78:	82 e9       	ldi	r24, 0x92	; 146
     c7a:	0e 94 2d 07 	call	0xe5a	; 0xe5a <i2c_start_wait>
	i2c_write(0x03); // address TempHigh register
     c7e:	83 e0       	ldi	r24, 0x03	; 3
     c80:	0e 94 60 07 	call	0xec0	; 0xec0 <i2c_write>
	i2c_write(thi>>8);	// write high byte
     c84:	81 2f       	mov	r24, r17
     c86:	99 27       	eor	r25, r25
     c88:	87 fd       	sbrc	r24, 7
     c8a:	9a 95       	dec	r25
     c8c:	0e 94 60 07 	call	0xec0	; 0xec0 <i2c_write>
	i2c_write(thi&0x00ff); // write low byte
     c90:	80 2f       	mov	r24, r16
     c92:	0e 94 60 07 	call	0xec0	; 0xec0 <i2c_write>
	i2c_stop();
     c96:	0e 94 58 07 	call	0xeb0	; 0xeb0 <i2c_stop>
} 
     c9a:	1f 91       	pop	r17
     c9c:	0f 91       	pop	r16
     c9e:	08 95       	ret

00000ca0 <tmp75_write_tlow>:
	return(temp);
} 

// set temp alarm low threshold. (12 bit number)
void tmp75_write_tlow(int16_t tlow)
{ 
     ca0:	0f 93       	push	r16
     ca2:	1f 93       	push	r17
	tlow <<= 4;
     ca4:	8c 01       	movw	r16, r24
     ca6:	34 e0       	ldi	r19, 0x04	; 4
     ca8:	00 0f       	add	r16, r16
     caa:	11 1f       	adc	r17, r17
     cac:	3a 95       	dec	r19
     cae:	e1 f7       	brne	.-8      	; 0xca8 <tmp75_write_tlow+0x8>
	i2c_start_wait(TMP75_ADDR+I2C_WRITE);
     cb0:	82 e9       	ldi	r24, 0x92	; 146
     cb2:	0e 94 2d 07 	call	0xe5a	; 0xe5a <i2c_start_wait>
	i2c_write(0x02); // address TempLow register
     cb6:	82 e0       	ldi	r24, 0x02	; 2
     cb8:	0e 94 60 07 	call	0xec0	; 0xec0 <i2c_write>
	i2c_write(tlow>>8);	// write high byte
     cbc:	81 2f       	mov	r24, r17
     cbe:	99 27       	eor	r25, r25
     cc0:	87 fd       	sbrc	r24, 7
     cc2:	9a 95       	dec	r25
     cc4:	0e 94 60 07 	call	0xec0	; 0xec0 <i2c_write>
	i2c_write(tlow&0x00ff); // write low byte
     cc8:	80 2f       	mov	r24, r16
     cca:	0e 94 60 07 	call	0xec0	; 0xec0 <i2c_write>
	i2c_stop();
     cce:	0e 94 58 07 	call	0xeb0	; 0xeb0 <i2c_stop>
} 
     cd2:	1f 91       	pop	r17
     cd4:	0f 91       	pop	r16
     cd6:	08 95       	ret

00000cd8 <tmp75_write_config>:
	return(conf);
}

// write to tmp75 config register
void tmp75_write_config(uint8_t conf)
{ 
     cd8:	1f 93       	push	r17
     cda:	18 2f       	mov	r17, r24
	i2c_start_wait(TMP75_ADDR+I2C_WRITE);
     cdc:	82 e9       	ldi	r24, 0x92	; 146
     cde:	0e 94 2d 07 	call	0xe5a	; 0xe5a <i2c_start_wait>
	i2c_write(0x01); // address config register
     ce2:	81 e0       	ldi	r24, 0x01	; 1
     ce4:	0e 94 60 07 	call	0xec0	; 0xec0 <i2c_write>
	i2c_write(conf);
     ce8:	81 2f       	mov	r24, r17
     cea:	0e 94 60 07 	call	0xec0	; 0xec0 <i2c_write>
	i2c_stop();
     cee:	0e 94 58 07 	call	0xeb0	; 0xeb0 <i2c_stop>
}
     cf2:	1f 91       	pop	r17
     cf4:	08 95       	ret

00000cf6 <tmp75_read_thi>:
	return(temp);
} 

// read high temp alarm threshold
int16_t tmp75_read_thi(void)
{ 
     cf6:	ef 92       	push	r14
     cf8:	ff 92       	push	r15
     cfa:	1f 93       	push	r17
	uint8_t tmphi, tmplo;
	uint16_t temp;
	i2c_start_wait(TMP75_ADDR+I2C_WRITE);
     cfc:	82 e9       	ldi	r24, 0x92	; 146
     cfe:	0e 94 2d 07 	call	0xe5a	; 0xe5a <i2c_start_wait>
	i2c_write(0x03); // address TempHigh register
     d02:	83 e0       	ldi	r24, 0x03	; 3
     d04:	0e 94 60 07 	call	0xec0	; 0xec0 <i2c_write>
	i2c_rep_start(TMP75_ADDR + I2C_READ);
     d08:	83 e9       	ldi	r24, 0x93	; 147
     d0a:	0e 94 55 07 	call	0xeaa	; 0xeaa <i2c_rep_start>
	tmphi = i2c_readAck();
     d0e:	0e 94 72 07 	call	0xee4	; 0xee4 <i2c_readAck>
     d12:	18 2f       	mov	r17, r24
	tmplo = i2c_readNak();
     d14:	0e 94 7c 07 	call	0xef8	; 0xef8 <i2c_readNak>
     d18:	e8 2e       	mov	r14, r24
	i2c_stop();
     d1a:	0e 94 58 07 	call	0xeb0	; 0xeb0 <i2c_stop>
     d1e:	91 2f       	mov	r25, r17
     d20:	80 e0       	ldi	r24, 0x00	; 0
     d22:	ff 24       	eor	r15, r15
     d24:	e8 2a       	or	r14, r24
     d26:	f9 2a       	or	r15, r25
     d28:	44 e0       	ldi	r20, 0x04	; 4
     d2a:	f5 94       	asr	r15
     d2c:	e7 94       	ror	r14
     d2e:	4a 95       	dec	r20
     d30:	e1 f7       	brne	.-8      	; 0xd2a <tmp75_read_thi+0x34>
	temp = ((tmphi<<8)|tmplo)>>4;
	return(temp);
} 
     d32:	c7 01       	movw	r24, r14
     d34:	1f 91       	pop	r17
     d36:	ff 90       	pop	r15
     d38:	ef 90       	pop	r14
     d3a:	08 95       	ret

00000d3c <tmp75_read_tlow>:
	return(temp);
} 

// read low temp alarm threshold
int16_t tmp75_read_tlow(void)
{ 
     d3c:	ef 92       	push	r14
     d3e:	ff 92       	push	r15
     d40:	1f 93       	push	r17
	uint8_t tmphi, tmplo;
	uint16_t temp;
	i2c_start_wait(TMP75_ADDR+I2C_WRITE);
     d42:	82 e9       	ldi	r24, 0x92	; 146
     d44:	0e 94 2d 07 	call	0xe5a	; 0xe5a <i2c_start_wait>
	i2c_write(0x02); // address TempLow register
     d48:	82 e0       	ldi	r24, 0x02	; 2
     d4a:	0e 94 60 07 	call	0xec0	; 0xec0 <i2c_write>
	i2c_rep_start(TMP75_ADDR + I2C_READ);
     d4e:	83 e9       	ldi	r24, 0x93	; 147
     d50:	0e 94 55 07 	call	0xeaa	; 0xeaa <i2c_rep_start>
	tmphi = i2c_readAck();
     d54:	0e 94 72 07 	call	0xee4	; 0xee4 <i2c_readAck>
     d58:	18 2f       	mov	r17, r24
	tmplo = i2c_readNak();
     d5a:	0e 94 7c 07 	call	0xef8	; 0xef8 <i2c_readNak>
     d5e:	e8 2e       	mov	r14, r24
	i2c_stop();
     d60:	0e 94 58 07 	call	0xeb0	; 0xeb0 <i2c_stop>
     d64:	91 2f       	mov	r25, r17
     d66:	80 e0       	ldi	r24, 0x00	; 0
     d68:	ff 24       	eor	r15, r15
     d6a:	e8 2a       	or	r14, r24
     d6c:	f9 2a       	or	r15, r25
     d6e:	54 e0       	ldi	r21, 0x04	; 4
     d70:	f5 94       	asr	r15
     d72:	e7 94       	ror	r14
     d74:	5a 95       	dec	r21
     d76:	e1 f7       	brne	.-8      	; 0xd70 <tmp75_read_tlow+0x34>
	temp = ((tmphi<<8)|tmplo)>>4;
	return(temp);
} 
     d78:	c7 01       	movw	r24, r14
     d7a:	1f 91       	pop	r17
     d7c:	ff 90       	pop	r15
     d7e:	ef 90       	pop	r14
     d80:	08 95       	ret

00000d82 <tmp75_read_temp>:
	i2c_stop();
}

// read current temperature in degC * 16. 
int16_t tmp75_read_temp(void)
{ 
     d82:	ef 92       	push	r14
     d84:	ff 92       	push	r15
     d86:	1f 93       	push	r17
     d88:	88 e8       	ldi	r24, 0x88	; 136
     d8a:	93 e1       	ldi	r25, 0x13	; 19
     d8c:	28 ec       	ldi	r18, 0xC8	; 200
     d8e:	30 e0       	ldi	r19, 0x00	; 0
     d90:	f9 01       	movw	r30, r18
     d92:	31 97       	sbiw	r30, 0x01	; 1
     d94:	f1 f7       	brne	.-4      	; 0xd92 <tmp75_read_temp+0x10>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     d96:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     d98:	d9 f7       	brne	.-10     	; 0xd90 <tmp75_read_temp+0xe>

	uint8_t tmphi, tmplo;
	int16_t temp;
	_delay_ms(500);
	i2c_start_wait(TMP75_ADDR+I2C_WRITE);
     d9a:	82 e9       	ldi	r24, 0x92	; 146
     d9c:	0e 94 2d 07 	call	0xe5a	; 0xe5a <i2c_start_wait>
	i2c_write(0x00); // address Temperature register
     da0:	80 e0       	ldi	r24, 0x00	; 0
     da2:	0e 94 60 07 	call	0xec0	; 0xec0 <i2c_write>
	i2c_rep_start(TMP75_ADDR + I2C_READ);
     da6:	83 e9       	ldi	r24, 0x93	; 147
     da8:	0e 94 55 07 	call	0xeaa	; 0xeaa <i2c_rep_start>
	tmphi = i2c_readAck();
     dac:	0e 94 72 07 	call	0xee4	; 0xee4 <i2c_readAck>
     db0:	18 2f       	mov	r17, r24
	tmplo = i2c_readNak();
     db2:	0e 94 7c 07 	call	0xef8	; 0xef8 <i2c_readNak>
     db6:	e8 2e       	mov	r14, r24
	i2c_stop();
     db8:	0e 94 58 07 	call	0xeb0	; 0xeb0 <i2c_stop>
     dbc:	91 2f       	mov	r25, r17
     dbe:	80 e0       	ldi	r24, 0x00	; 0
     dc0:	ff 24       	eor	r15, r15
     dc2:	e8 2a       	or	r14, r24
     dc4:	f9 2a       	or	r15, r25
     dc6:	64 e0       	ldi	r22, 0x04	; 4
     dc8:	f5 94       	asr	r15
     dca:	e7 94       	ror	r14
     dcc:	6a 95       	dec	r22
     dce:	e1 f7       	brne	.-8      	; 0xdc8 <tmp75_read_temp+0x46>
	temp = ((tmphi<<8)|tmplo)>>4;
	return(temp);
} 
     dd0:	c7 01       	movw	r24, r14
     dd2:	1f 91       	pop	r17
     dd4:	ff 90       	pop	r15
     dd6:	ef 90       	pop	r14
     dd8:	08 95       	ret

00000dda <tmp75_read_config>:

#define TMP75_ADDR 0x92

// read tmp75 config register. see tmp75.h for bit meanings
uint8_t tmp75_read_config(void)
{ 
     dda:	1f 93       	push	r17
	uint8_t conf;

	i2c_start_wait(TMP75_ADDR+I2C_WRITE);
     ddc:	82 e9       	ldi	r24, 0x92	; 146
     dde:	0e 94 2d 07 	call	0xe5a	; 0xe5a <i2c_start_wait>
	i2c_write(0x01); // address config register
     de2:	81 e0       	ldi	r24, 0x01	; 1
     de4:	0e 94 60 07 	call	0xec0	; 0xec0 <i2c_write>
	i2c_rep_start(TMP75_ADDR + I2C_READ);
     de8:	83 e9       	ldi	r24, 0x93	; 147
     dea:	0e 94 55 07 	call	0xeaa	; 0xeaa <i2c_rep_start>
	conf = i2c_readNak();
     dee:	0e 94 7c 07 	call	0xef8	; 0xef8 <i2c_readNak>
     df2:	18 2f       	mov	r17, r24
	i2c_stop();
     df4:	0e 94 58 07 	call	0xeb0	; 0xeb0 <i2c_stop>
	return(conf);
}
     df8:	81 2f       	mov	r24, r17
     dfa:	1f 91       	pop	r17
     dfc:	08 95       	ret

00000dfe <i2c_init>:
 Initialization of the I2C bus interface. Need to be called only once
*************************************************************************/
void i2c_init(void)
{
  /* initialize TWI clock: 100 kHz clock, TWPS = 0 => prescaler = 1 */
  TWSR = 0;                         /* no prescaler */
     dfe:	10 92 b9 00 	sts	0x00B9, r1
  TWBR = ((F_CPU/SCL_CLOCK)-16)/2;  /* must be > 10 for stable operation */
     e02:	80 e2       	ldi	r24, 0x20	; 32
     e04:	80 93 b8 00 	sts	0x00B8, r24

  PORTD &= ~_BV(PD6);
     e08:	5e 98       	cbi	0x0b, 6	; 11
  DDRD |= _BV(PD6);
     e0a:	56 9a       	sbi	0x0a, 6	; 10

}/* i2c_init */
     e0c:	08 95       	ret

00000e0e <i2c_start>:
/*************************************************************************	
  Issues a start condition and sends address and transfer direction.
  return 0 = device accessible, 1= failed to access device
*************************************************************************/
unsigned char i2c_start(unsigned char address)
{
     e0e:	98 2f       	mov	r25, r24
    uint8_t   twst;

	// send START condition
	TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
     e10:	84 ea       	ldi	r24, 0xA4	; 164
     e12:	80 93 bc 00 	sts	0x00BC, r24

	// wait until transmission completed
	while(!(TWCR & (1<<TWINT)));
     e16:	80 91 bc 00 	lds	r24, 0x00BC
     e1a:	87 ff       	sbrs	r24, 7
     e1c:	fc cf       	rjmp	.-8      	; 0xe16 <i2c_start+0x8>

	// check value of TWI Status Register. Mask prescaler bits.
	twst = TW_STATUS & 0xF8;
     e1e:	80 91 b9 00 	lds	r24, 0x00B9
     e22:	88 7f       	andi	r24, 0xF8	; 248
	if ( (twst != TW_START) && (twst != TW_REP_START)) return 1;
     e24:	88 30       	cpi	r24, 0x08	; 8
     e26:	21 f0       	breq	.+8      	; 0xe30 <i2c_start+0x22>
     e28:	80 31       	cpi	r24, 0x10	; 16
     e2a:	11 f0       	breq	.+4      	; 0xe30 <i2c_start+0x22>
     e2c:	81 e0       	ldi	r24, 0x01	; 1
     e2e:	08 95       	ret

	// send device address
	TWDR = address;
     e30:	90 93 bb 00 	sts	0x00BB, r25
	TWCR = (1<<TWINT) | (1<<TWEN);
     e34:	84 e8       	ldi	r24, 0x84	; 132
     e36:	80 93 bc 00 	sts	0x00BC, r24

	// wail until transmission completed and ACK/NACK has been received
	while(!(TWCR & (1<<TWINT)));
     e3a:	80 91 bc 00 	lds	r24, 0x00BC
     e3e:	87 ff       	sbrs	r24, 7
     e40:	fc cf       	rjmp	.-8      	; 0xe3a <i2c_start+0x2c>

	// check value of TWI Status Register. Mask prescaler bits.
	twst = TW_STATUS & 0xF8;
     e42:	90 91 b9 00 	lds	r25, 0x00B9
     e46:	98 7f       	andi	r25, 0xF8	; 248
	if ( (twst != TW_MT_SLA_ACK) && (twst != TW_MR_SLA_ACK) ) return 1;
     e48:	98 31       	cpi	r25, 0x18	; 24
     e4a:	11 f4       	brne	.+4      	; 0xe50 <i2c_start+0x42>
     e4c:	80 e0       	ldi	r24, 0x00	; 0
     e4e:	08 95       	ret
     e50:	80 e0       	ldi	r24, 0x00	; 0
     e52:	90 34       	cpi	r25, 0x40	; 64
     e54:	09 f0       	breq	.+2      	; 0xe58 <i2c_start+0x4a>
     e56:	81 e0       	ldi	r24, 0x01	; 1

	return 0;

}/* i2c_start */
     e58:	08 95       	ret

00000e5a <i2c_start_wait>:
 If device is busy, use ack polling to wait until device is ready
 
 Input:   address and transfer direction of I2C device
*************************************************************************/
void i2c_start_wait(unsigned char address)
{
     e5a:	98 2f       	mov	r25, r24


    while ( 1 )
    {
	    // send START condition
	    TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
     e5c:	44 ea       	ldi	r20, 0xA4	; 164
    	twst = TW_STATUS & 0xF8;
    	if ( (twst != TW_START) && (twst != TW_REP_START)) continue;
    
    	// send device address
    	TWDR = address;
    	TWCR = (1<<TWINT) | (1<<TWEN);
     e5e:	34 e8       	ldi	r19, 0x84	; 132
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
    	if ( (twst == TW_MT_SLA_NACK )||(twst ==TW_MR_DATA_NACK) ) 
    	{    	    
    	    /* device busy, send stop condition to terminate write operation */
	        TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
     e60:	24 e9       	ldi	r18, 0x94	; 148


    while ( 1 )
    {
	    // send START condition
	    TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
     e62:	40 93 bc 00 	sts	0x00BC, r20
    
    	// wait until transmission completed
    	while(!(TWCR & (1<<TWINT)));
     e66:	80 91 bc 00 	lds	r24, 0x00BC
     e6a:	87 ff       	sbrs	r24, 7
     e6c:	fc cf       	rjmp	.-8      	; 0xe66 <i2c_start_wait+0xc>
    
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
     e6e:	80 91 b9 00 	lds	r24, 0x00B9
     e72:	88 7f       	andi	r24, 0xF8	; 248
    	if ( (twst != TW_START) && (twst != TW_REP_START)) continue;
     e74:	88 30       	cpi	r24, 0x08	; 8
     e76:	11 f0       	breq	.+4      	; 0xe7c <i2c_start_wait+0x22>
     e78:	80 31       	cpi	r24, 0x10	; 16
     e7a:	99 f7       	brne	.-26     	; 0xe62 <i2c_start_wait+0x8>
    
    	// send device address
    	TWDR = address;
     e7c:	90 93 bb 00 	sts	0x00BB, r25
    	TWCR = (1<<TWINT) | (1<<TWEN);
     e80:	30 93 bc 00 	sts	0x00BC, r19
    
    	// wail until transmission completed
    	while(!(TWCR & (1<<TWINT)));
     e84:	80 91 bc 00 	lds	r24, 0x00BC
     e88:	87 ff       	sbrs	r24, 7
     e8a:	fc cf       	rjmp	.-8      	; 0xe84 <i2c_start_wait+0x2a>
    
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
     e8c:	80 91 b9 00 	lds	r24, 0x00B9
     e90:	88 7f       	andi	r24, 0xF8	; 248
    	if ( (twst == TW_MT_SLA_NACK )||(twst ==TW_MR_DATA_NACK) ) 
     e92:	80 32       	cpi	r24, 0x20	; 32
     e94:	11 f0       	breq	.+4      	; 0xe9a <i2c_start_wait+0x40>
     e96:	88 35       	cpi	r24, 0x58	; 88
     e98:	39 f4       	brne	.+14     	; 0xea8 <i2c_start_wait+0x4e>
    	{    	    
    	    /* device busy, send stop condition to terminate write operation */
	        TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
     e9a:	20 93 bc 00 	sts	0x00BC, r18
	        
	        // wait until stop condition is executed and bus released
	        while(TWCR & (1<<TWSTO));
     e9e:	80 91 bc 00 	lds	r24, 0x00BC
     ea2:	84 fd       	sbrc	r24, 4
     ea4:	fc cf       	rjmp	.-8      	; 0xe9e <i2c_start_wait+0x44>
     ea6:	dd cf       	rjmp	.-70     	; 0xe62 <i2c_start_wait+0x8>
     ea8:	08 95       	ret

00000eaa <i2c_rep_start>:
 Return:  0 device accessible
          1 failed to access device
*************************************************************************/
unsigned char i2c_rep_start(unsigned char address)
{
    return i2c_start( address );
     eaa:	0e 94 07 07 	call	0xe0e	; 0xe0e <i2c_start>

}/* i2c_rep_start */
     eae:	08 95       	ret

00000eb0 <i2c_stop>:
 Terminates the data transfer and releases the I2C bus
*************************************************************************/
void i2c_stop(void)
{
    /* send stop condition */
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
     eb0:	84 e9       	ldi	r24, 0x94	; 148
     eb2:	80 93 bc 00 	sts	0x00BC, r24
	
	// wait until stop condition is executed and bus released
	while(TWCR & (1<<TWSTO));
     eb6:	80 91 bc 00 	lds	r24, 0x00BC
     eba:	84 fd       	sbrc	r24, 4
     ebc:	fc cf       	rjmp	.-8      	; 0xeb6 <i2c_stop+0x6>

}/* i2c_stop */
     ebe:	08 95       	ret

00000ec0 <i2c_write>:
unsigned char i2c_write( unsigned char data )
{	
    uint8_t   twst;
    
	// send data to the previously addressed device
	TWDR = data;
     ec0:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = (1<<TWINT) | (1<<TWEN);
     ec4:	84 e8       	ldi	r24, 0x84	; 132
     ec6:	80 93 bc 00 	sts	0x00BC, r24

	// wait until transmission completed
	while(!(TWCR & (1<<TWINT)));
     eca:	80 91 bc 00 	lds	r24, 0x00BC
     ece:	87 ff       	sbrs	r24, 7
     ed0:	fc cf       	rjmp	.-8      	; 0xeca <i2c_write+0xa>

	// check value of TWI Status Register. Mask prescaler bits
	twst = TW_STATUS & 0xF8;
     ed2:	80 91 b9 00 	lds	r24, 0x00B9
     ed6:	90 e0       	ldi	r25, 0x00	; 0
     ed8:	88 7f       	andi	r24, 0xF8	; 248
     eda:	88 32       	cpi	r24, 0x28	; 40
     edc:	09 f0       	breq	.+2      	; 0xee0 <i2c_write+0x20>
     ede:	91 e0       	ldi	r25, 0x01	; 1
	if( twst != TW_MT_DATA_ACK) return 1;
	return 0;

}/* i2c_write */
     ee0:	89 2f       	mov	r24, r25
     ee2:	08 95       	ret

00000ee4 <i2c_readAck>:
 
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readAck(void)
{
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA);
     ee4:	84 ec       	ldi	r24, 0xC4	; 196
     ee6:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & (1<<TWINT)));    
     eea:	80 91 bc 00 	lds	r24, 0x00BC
     eee:	87 ff       	sbrs	r24, 7
     ef0:	fc cf       	rjmp	.-8      	; 0xeea <i2c_readAck+0x6>

    return TWDR;
     ef2:	80 91 bb 00 	lds	r24, 0x00BB

}/* i2c_readAck */
     ef6:	08 95       	ret

00000ef8 <i2c_readNak>:
 
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readNak(void)
{
	TWCR = (1<<TWINT) | (1<<TWEN);
     ef8:	84 e8       	ldi	r24, 0x84	; 132
     efa:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & (1<<TWINT)));
     efe:	80 91 bc 00 	lds	r24, 0x00BC
     f02:	87 ff       	sbrs	r24, 7
     f04:	fc cf       	rjmp	.-8      	; 0xefe <i2c_readNak+0x6>
	
    return TWDR;
     f06:	80 91 bb 00 	lds	r24, 0x00BB

}/* i2c_readNak */
     f0a:	08 95       	ret

00000f0c <uart_init>:
/**
 * @brief Initialize UART interface
 *
 */
void uart_init (unsigned long BaudRate)
{
     f0c:	9b 01       	movw	r18, r22
     f0e:	ac 01       	movw	r20, r24
   UBRR1H = 0;

   UCSR1B = (1<<RXEN1) | (1<<TXEN1);                // enable Receiver and Transmitter
   UCSR1C = (3<<UCSZ10);                            // 8 Data, No Parity, 1 Stop bit
#else
   UCSR0A = (1<<U2X0);                              // enable double speed
     f10:	82 e0       	ldi	r24, 0x02	; 2
     f12:	80 93 c0 00 	sts	0x00C0, r24

   UBRR0L = (UART_BAUD(BaudRate)) & 0xFF;           // set the baudrate register
     f16:	ca 01       	movw	r24, r20
     f18:	b9 01       	movw	r22, r18
     f1a:	60 58       	subi	r22, 0x80	; 128
     f1c:	7b 47       	sbci	r23, 0x7B	; 123
     f1e:	81 4e       	sbci	r24, 0xE1	; 225
     f20:	9f 4f       	sbci	r25, 0xFF	; 255
     f22:	f2 e0       	ldi	r31, 0x02	; 2
     f24:	66 0f       	add	r22, r22
     f26:	77 1f       	adc	r23, r23
     f28:	88 1f       	adc	r24, r24
     f2a:	99 1f       	adc	r25, r25
     f2c:	fa 95       	dec	r31
     f2e:	d1 f7       	brne	.-12     	; 0xf24 <uart_init+0x18>
     f30:	e3 e0       	ldi	r30, 0x03	; 3
     f32:	22 0f       	add	r18, r18
     f34:	33 1f       	adc	r19, r19
     f36:	44 1f       	adc	r20, r20
     f38:	55 1f       	adc	r21, r21
     f3a:	ea 95       	dec	r30
     f3c:	d1 f7       	brne	.-12     	; 0xf32 <uart_init+0x26>
     f3e:	0e 94 0c 0b 	call	0x1618	; 0x1618 <__udivmodsi4>
     f42:	21 50       	subi	r18, 0x01	; 1
     f44:	20 93 c4 00 	sts	0x00C4, r18
   UBRR0H = 0;
     f48:	10 92 c5 00 	sts	0x00C5, r1

   UCSR0B = (1<<RXEN0) | (1<<TXEN0) | (1<<RXCIE0);  // enable Receiver and Transmitter and RX Interrupt
     f4c:	88 e9       	ldi	r24, 0x98	; 152
     f4e:	80 93 c1 00 	sts	0x00C1, r24
   UCSR0C = (3<<UCSZ00);                            // 8 Data, No Parity, 1 Stop bit
     f52:	86 e0       	ldi	r24, 0x06	; 6
     f54:	80 93 c2 00 	sts	0x00C2, r24
#else
   stdout = &uart_stream;                           // init standard output over UART
   stdin  = &uart_stream;                           // init standard input over UART
#endif //UART_QUEUED
#endif
}
     f58:	08 95       	ret

00000f5a <uart_keypressed>:
uint8_t uart_keypressed (void)
{
#ifdef RCB_BREAKOUT
   return ((UCSR1A & _BV(RXC1)) != 0) ? 1 : 0; // data received? return true
#else
   return ((UCSR0A & _BV(RXC0)) != 0) ? 1 : 0; // data received? return true
     f5a:	80 91 c0 00 	lds	r24, 0x00C0
#endif
}
     f5e:	88 1f       	adc	r24, r24
     f60:	88 27       	eor	r24, r24
     f62:	88 1f       	adc	r24, r24
     f64:	08 95       	ret

00000f66 <uart_getc>:
uint8_t uart_keypressed (void)
{
#ifdef RCB_BREAKOUT
   return ((UCSR1A & _BV(RXC1)) != 0) ? 1 : 0; // data received? return true
#else
   return ((UCSR0A & _BV(RXC0)) != 0) ? 1 : 0; // data received? return true
     f66:	80 91 c0 00 	lds	r24, 0x00C0
 * @return  character on the UART
 *
 */
int uart_getc (FILE *dummy_file)
{
   while (!uart_keypressed());  // check for incomming data
     f6a:	87 ff       	sbrs	r24, 7
     f6c:	fc cf       	rjmp	.-8      	; 0xf66 <uart_getc>
#ifdef RCB_BREAKOUT
   return UDR1;  // Return the data
#else
   return UDR0;  // Return the data
     f6e:	80 91 c6 00 	lds	r24, 0x00C6
#endif
}
     f72:	90 e0       	ldi	r25, 0x00	; 0
     f74:	08 95       	ret

00000f76 <uart_getc_wait>:
uint8_t uart_keypressed (void)
{
#ifdef RCB_BREAKOUT
   return ((UCSR1A & _BV(RXC1)) != 0) ? 1 : 0; // data received? return true
#else
   return ((UCSR0A & _BV(RXC0)) != 0) ? 1 : 0; // data received? return true
     f76:	80 91 c0 00 	lds	r24, 0x00C0
 * @return  character on the UART
 *
 */
int uart_getc_wait (FILE *dummy_file)
{
   while (!uart_keypressed());  // check for incomming data
     f7a:	87 ff       	sbrs	r24, 7
     f7c:	fc cf       	rjmp	.-8      	; 0xf76 <uart_getc_wait>
#ifdef RCB_BREAKOUT
   return UDR1;  // Return the data
#else
   return UDR0;  // Return the data
     f7e:	80 91 c6 00 	lds	r24, 0x00C6
#endif
}
     f82:	90 e0       	ldi	r25, 0x00	; 0
     f84:	08 95       	ret

00000f86 <uart_getc_std>:
uint8_t uart_keypressed (void)
{
#ifdef RCB_BREAKOUT
   return ((UCSR1A & _BV(RXC1)) != 0) ? 1 : 0; // data received? return true
#else
   return ((UCSR0A & _BV(RXC0)) != 0) ? 1 : 0; // data received? return true
     f86:	80 91 c0 00 	lds	r24, 0x00C0
 * @return  character on the UART
 *
 */
int uart_getc (FILE *dummy_file)
{
   while (!uart_keypressed());  // check for incomming data
     f8a:	87 ff       	sbrs	r24, 7
     f8c:	fc cf       	rjmp	.-8      	; 0xf86 <uart_getc_std>
#ifdef RCB_BREAKOUT
   return UDR1;  // Return the data
#else
   return UDR0;  // Return the data
     f8e:	80 91 c6 00 	lds	r24, 0x00C6
 *
 */
int16_t uart_getc_std (void)
{
   return uart_getc(NULL);
}
     f92:	90 e0       	ldi	r25, 0x00	; 0
     f94:	08 95       	ret

00000f96 <uart_putc>:
 * @param     c          the char to send
 * @param     dummy_file not used
 *
 */
int uart_putc (char c, FILE *dummy_file)
{
     f96:	98 2f       	mov	r25, r24
#ifdef RCB_BREAKOUT
   while ( !(UCSR1A & _BV(UDRE1)) );                // wait for empty tx buffer
   UDR1 = c;                                        // Start transmittion
   return c;                                        // return the char
#else
   while ( !(UCSR0A & _BV(UDRE0)) );                // wait for empty tx buffer
     f98:	80 91 c0 00 	lds	r24, 0x00C0
     f9c:	85 ff       	sbrs	r24, 5
     f9e:	fc cf       	rjmp	.-8      	; 0xf98 <uart_putc+0x2>
   UDR0 = c;                                        // Start transmittion
     fa0:	90 93 c6 00 	sts	0x00C6, r25
   return c;                                        // return the char
#endif
}
     fa4:	89 2f       	mov	r24, r25
     fa6:	90 e0       	ldi	r25, 0x00	; 0
     fa8:	08 95       	ret

00000faa <uart_putc_std>:
 *
 * @param     val        the char to send
 *
 */
uint8_t uart_putc_std (uint8_t val)
{
     faa:	98 2f       	mov	r25, r24
#ifdef RCB_BREAKOUT
   while ( !(UCSR1A & _BV(UDRE1)) );                // wait for empty tx buffer
   UDR1 = c;                                        // Start transmittion
   return c;                                        // return the char
#else
   while ( !(UCSR0A & _BV(UDRE0)) );                // wait for empty tx buffer
     fac:	80 91 c0 00 	lds	r24, 0x00C0
     fb0:	85 ff       	sbrs	r24, 5
     fb2:	fc cf       	rjmp	.-8      	; 0xfac <uart_putc_std+0x2>
   UDR0 = c;                                        // Start transmittion
     fb4:	90 93 c6 00 	sts	0x00C6, r25
 *
 */
uint8_t uart_putc_std (uint8_t val)
{
   return (uint8_t)uart_putc((uint8_t)val, NULL);
}
     fb8:	89 2f       	mov	r24, r25
     fba:	08 95       	ret

00000fbc <__mulsf3>:
     fbc:	a0 e2       	ldi	r26, 0x20	; 32
     fbe:	b0 e0       	ldi	r27, 0x00	; 0
     fc0:	e4 ee       	ldi	r30, 0xE4	; 228
     fc2:	f7 e0       	ldi	r31, 0x07	; 7
     fc4:	0c 94 49 0b 	jmp	0x1692	; 0x1692 <__prologue_saves__>
     fc8:	69 83       	std	Y+1, r22	; 0x01
     fca:	7a 83       	std	Y+2, r23	; 0x02
     fcc:	8b 83       	std	Y+3, r24	; 0x03
     fce:	9c 83       	std	Y+4, r25	; 0x04
     fd0:	2d 83       	std	Y+5, r18	; 0x05
     fd2:	3e 83       	std	Y+6, r19	; 0x06
     fd4:	4f 83       	std	Y+7, r20	; 0x07
     fd6:	58 87       	std	Y+8, r21	; 0x08
     fd8:	ce 01       	movw	r24, r28
     fda:	01 96       	adiw	r24, 0x01	; 1
     fdc:	be 01       	movw	r22, r28
     fde:	67 5f       	subi	r22, 0xF7	; 247
     fe0:	7f 4f       	sbci	r23, 0xFF	; 255
     fe2:	0e 94 75 0a 	call	0x14ea	; 0x14ea <__unpack_f>
     fe6:	ce 01       	movw	r24, r28
     fe8:	05 96       	adiw	r24, 0x05	; 5
     fea:	be 01       	movw	r22, r28
     fec:	6f 5e       	subi	r22, 0xEF	; 239
     fee:	7f 4f       	sbci	r23, 0xFF	; 255
     ff0:	0e 94 75 0a 	call	0x14ea	; 0x14ea <__unpack_f>
     ff4:	99 85       	ldd	r25, Y+9	; 0x09
     ff6:	92 30       	cpi	r25, 0x02	; 2
     ff8:	88 f0       	brcs	.+34     	; 0x101c <__mulsf3+0x60>
     ffa:	89 89       	ldd	r24, Y+17	; 0x11
     ffc:	82 30       	cpi	r24, 0x02	; 2
     ffe:	c8 f0       	brcs	.+50     	; 0x1032 <__mulsf3+0x76>
    1000:	94 30       	cpi	r25, 0x04	; 4
    1002:	19 f4       	brne	.+6      	; 0x100a <__mulsf3+0x4e>
    1004:	82 30       	cpi	r24, 0x02	; 2
    1006:	51 f4       	brne	.+20     	; 0x101c <__mulsf3+0x60>
    1008:	04 c0       	rjmp	.+8      	; 0x1012 <__mulsf3+0x56>
    100a:	84 30       	cpi	r24, 0x04	; 4
    100c:	29 f4       	brne	.+10     	; 0x1018 <__mulsf3+0x5c>
    100e:	92 30       	cpi	r25, 0x02	; 2
    1010:	81 f4       	brne	.+32     	; 0x1032 <__mulsf3+0x76>
    1012:	8a e0       	ldi	r24, 0x0A	; 10
    1014:	93 e0       	ldi	r25, 0x03	; 3
    1016:	c6 c0       	rjmp	.+396    	; 0x11a4 <__mulsf3+0x1e8>
    1018:	92 30       	cpi	r25, 0x02	; 2
    101a:	49 f4       	brne	.+18     	; 0x102e <__mulsf3+0x72>
    101c:	20 e0       	ldi	r18, 0x00	; 0
    101e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1020:	8a 89       	ldd	r24, Y+18	; 0x12
    1022:	98 13       	cpse	r25, r24
    1024:	21 e0       	ldi	r18, 0x01	; 1
    1026:	2a 87       	std	Y+10, r18	; 0x0a
    1028:	ce 01       	movw	r24, r28
    102a:	09 96       	adiw	r24, 0x09	; 9
    102c:	bb c0       	rjmp	.+374    	; 0x11a4 <__mulsf3+0x1e8>
    102e:	82 30       	cpi	r24, 0x02	; 2
    1030:	49 f4       	brne	.+18     	; 0x1044 <__mulsf3+0x88>
    1032:	20 e0       	ldi	r18, 0x00	; 0
    1034:	9a 85       	ldd	r25, Y+10	; 0x0a
    1036:	8a 89       	ldd	r24, Y+18	; 0x12
    1038:	98 13       	cpse	r25, r24
    103a:	21 e0       	ldi	r18, 0x01	; 1
    103c:	2a 8b       	std	Y+18, r18	; 0x12
    103e:	ce 01       	movw	r24, r28
    1040:	41 96       	adiw	r24, 0x11	; 17
    1042:	b0 c0       	rjmp	.+352    	; 0x11a4 <__mulsf3+0x1e8>
    1044:	2d 84       	ldd	r2, Y+13	; 0x0d
    1046:	3e 84       	ldd	r3, Y+14	; 0x0e
    1048:	4f 84       	ldd	r4, Y+15	; 0x0f
    104a:	58 88       	ldd	r5, Y+16	; 0x10
    104c:	6d 88       	ldd	r6, Y+21	; 0x15
    104e:	7e 88       	ldd	r7, Y+22	; 0x16
    1050:	8f 88       	ldd	r8, Y+23	; 0x17
    1052:	98 8c       	ldd	r9, Y+24	; 0x18
    1054:	ee 24       	eor	r14, r14
    1056:	ff 24       	eor	r15, r15
    1058:	87 01       	movw	r16, r14
    105a:	aa 24       	eor	r10, r10
    105c:	bb 24       	eor	r11, r11
    105e:	65 01       	movw	r12, r10
    1060:	40 e0       	ldi	r20, 0x00	; 0
    1062:	50 e0       	ldi	r21, 0x00	; 0
    1064:	60 e0       	ldi	r22, 0x00	; 0
    1066:	70 e0       	ldi	r23, 0x00	; 0
    1068:	e0 e0       	ldi	r30, 0x00	; 0
    106a:	f0 e0       	ldi	r31, 0x00	; 0
    106c:	c1 01       	movw	r24, r2
    106e:	81 70       	andi	r24, 0x01	; 1
    1070:	90 70       	andi	r25, 0x00	; 0
    1072:	89 2b       	or	r24, r25
    1074:	e9 f0       	breq	.+58     	; 0x10b0 <__mulsf3+0xf4>
    1076:	e6 0c       	add	r14, r6
    1078:	f7 1c       	adc	r15, r7
    107a:	08 1d       	adc	r16, r8
    107c:	19 1d       	adc	r17, r9
    107e:	9a 01       	movw	r18, r20
    1080:	ab 01       	movw	r20, r22
    1082:	2a 0d       	add	r18, r10
    1084:	3b 1d       	adc	r19, r11
    1086:	4c 1d       	adc	r20, r12
    1088:	5d 1d       	adc	r21, r13
    108a:	80 e0       	ldi	r24, 0x00	; 0
    108c:	90 e0       	ldi	r25, 0x00	; 0
    108e:	a0 e0       	ldi	r26, 0x00	; 0
    1090:	b0 e0       	ldi	r27, 0x00	; 0
    1092:	e6 14       	cp	r14, r6
    1094:	f7 04       	cpc	r15, r7
    1096:	08 05       	cpc	r16, r8
    1098:	19 05       	cpc	r17, r9
    109a:	20 f4       	brcc	.+8      	; 0x10a4 <__mulsf3+0xe8>
    109c:	81 e0       	ldi	r24, 0x01	; 1
    109e:	90 e0       	ldi	r25, 0x00	; 0
    10a0:	a0 e0       	ldi	r26, 0x00	; 0
    10a2:	b0 e0       	ldi	r27, 0x00	; 0
    10a4:	ba 01       	movw	r22, r20
    10a6:	a9 01       	movw	r20, r18
    10a8:	48 0f       	add	r20, r24
    10aa:	59 1f       	adc	r21, r25
    10ac:	6a 1f       	adc	r22, r26
    10ae:	7b 1f       	adc	r23, r27
    10b0:	aa 0c       	add	r10, r10
    10b2:	bb 1c       	adc	r11, r11
    10b4:	cc 1c       	adc	r12, r12
    10b6:	dd 1c       	adc	r13, r13
    10b8:	97 fe       	sbrs	r9, 7
    10ba:	08 c0       	rjmp	.+16     	; 0x10cc <__mulsf3+0x110>
    10bc:	81 e0       	ldi	r24, 0x01	; 1
    10be:	90 e0       	ldi	r25, 0x00	; 0
    10c0:	a0 e0       	ldi	r26, 0x00	; 0
    10c2:	b0 e0       	ldi	r27, 0x00	; 0
    10c4:	a8 2a       	or	r10, r24
    10c6:	b9 2a       	or	r11, r25
    10c8:	ca 2a       	or	r12, r26
    10ca:	db 2a       	or	r13, r27
    10cc:	31 96       	adiw	r30, 0x01	; 1
    10ce:	e0 32       	cpi	r30, 0x20	; 32
    10d0:	f1 05       	cpc	r31, r1
    10d2:	49 f0       	breq	.+18     	; 0x10e6 <__mulsf3+0x12a>
    10d4:	66 0c       	add	r6, r6
    10d6:	77 1c       	adc	r7, r7
    10d8:	88 1c       	adc	r8, r8
    10da:	99 1c       	adc	r9, r9
    10dc:	56 94       	lsr	r5
    10de:	47 94       	ror	r4
    10e0:	37 94       	ror	r3
    10e2:	27 94       	ror	r2
    10e4:	c3 cf       	rjmp	.-122    	; 0x106c <__mulsf3+0xb0>
    10e6:	fa 85       	ldd	r31, Y+10	; 0x0a
    10e8:	ea 89       	ldd	r30, Y+18	; 0x12
    10ea:	2b 89       	ldd	r18, Y+19	; 0x13
    10ec:	3c 89       	ldd	r19, Y+20	; 0x14
    10ee:	8b 85       	ldd	r24, Y+11	; 0x0b
    10f0:	9c 85       	ldd	r25, Y+12	; 0x0c
    10f2:	28 0f       	add	r18, r24
    10f4:	39 1f       	adc	r19, r25
    10f6:	2e 5f       	subi	r18, 0xFE	; 254
    10f8:	3f 4f       	sbci	r19, 0xFF	; 255
    10fa:	17 c0       	rjmp	.+46     	; 0x112a <__mulsf3+0x16e>
    10fc:	ca 01       	movw	r24, r20
    10fe:	81 70       	andi	r24, 0x01	; 1
    1100:	90 70       	andi	r25, 0x00	; 0
    1102:	89 2b       	or	r24, r25
    1104:	61 f0       	breq	.+24     	; 0x111e <__mulsf3+0x162>
    1106:	16 95       	lsr	r17
    1108:	07 95       	ror	r16
    110a:	f7 94       	ror	r15
    110c:	e7 94       	ror	r14
    110e:	80 e0       	ldi	r24, 0x00	; 0
    1110:	90 e0       	ldi	r25, 0x00	; 0
    1112:	a0 e0       	ldi	r26, 0x00	; 0
    1114:	b0 e8       	ldi	r27, 0x80	; 128
    1116:	e8 2a       	or	r14, r24
    1118:	f9 2a       	or	r15, r25
    111a:	0a 2b       	or	r16, r26
    111c:	1b 2b       	or	r17, r27
    111e:	76 95       	lsr	r23
    1120:	67 95       	ror	r22
    1122:	57 95       	ror	r21
    1124:	47 95       	ror	r20
    1126:	2f 5f       	subi	r18, 0xFF	; 255
    1128:	3f 4f       	sbci	r19, 0xFF	; 255
    112a:	77 fd       	sbrc	r23, 7
    112c:	e7 cf       	rjmp	.-50     	; 0x10fc <__mulsf3+0x140>
    112e:	0c c0       	rjmp	.+24     	; 0x1148 <__mulsf3+0x18c>
    1130:	44 0f       	add	r20, r20
    1132:	55 1f       	adc	r21, r21
    1134:	66 1f       	adc	r22, r22
    1136:	77 1f       	adc	r23, r23
    1138:	17 fd       	sbrc	r17, 7
    113a:	41 60       	ori	r20, 0x01	; 1
    113c:	ee 0c       	add	r14, r14
    113e:	ff 1c       	adc	r15, r15
    1140:	00 1f       	adc	r16, r16
    1142:	11 1f       	adc	r17, r17
    1144:	21 50       	subi	r18, 0x01	; 1
    1146:	30 40       	sbci	r19, 0x00	; 0
    1148:	40 30       	cpi	r20, 0x00	; 0
    114a:	90 e0       	ldi	r25, 0x00	; 0
    114c:	59 07       	cpc	r21, r25
    114e:	90 e0       	ldi	r25, 0x00	; 0
    1150:	69 07       	cpc	r22, r25
    1152:	90 e4       	ldi	r25, 0x40	; 64
    1154:	79 07       	cpc	r23, r25
    1156:	60 f3       	brcs	.-40     	; 0x1130 <__mulsf3+0x174>
    1158:	2b 8f       	std	Y+27, r18	; 0x1b
    115a:	3c 8f       	std	Y+28, r19	; 0x1c
    115c:	db 01       	movw	r26, r22
    115e:	ca 01       	movw	r24, r20
    1160:	8f 77       	andi	r24, 0x7F	; 127
    1162:	90 70       	andi	r25, 0x00	; 0
    1164:	a0 70       	andi	r26, 0x00	; 0
    1166:	b0 70       	andi	r27, 0x00	; 0
    1168:	80 34       	cpi	r24, 0x40	; 64
    116a:	91 05       	cpc	r25, r1
    116c:	a1 05       	cpc	r26, r1
    116e:	b1 05       	cpc	r27, r1
    1170:	61 f4       	brne	.+24     	; 0x118a <__mulsf3+0x1ce>
    1172:	47 fd       	sbrc	r20, 7
    1174:	0a c0       	rjmp	.+20     	; 0x118a <__mulsf3+0x1ce>
    1176:	e1 14       	cp	r14, r1
    1178:	f1 04       	cpc	r15, r1
    117a:	01 05       	cpc	r16, r1
    117c:	11 05       	cpc	r17, r1
    117e:	29 f0       	breq	.+10     	; 0x118a <__mulsf3+0x1ce>
    1180:	40 5c       	subi	r20, 0xC0	; 192
    1182:	5f 4f       	sbci	r21, 0xFF	; 255
    1184:	6f 4f       	sbci	r22, 0xFF	; 255
    1186:	7f 4f       	sbci	r23, 0xFF	; 255
    1188:	40 78       	andi	r20, 0x80	; 128
    118a:	1a 8e       	std	Y+26, r1	; 0x1a
    118c:	fe 17       	cp	r31, r30
    118e:	11 f0       	breq	.+4      	; 0x1194 <__mulsf3+0x1d8>
    1190:	81 e0       	ldi	r24, 0x01	; 1
    1192:	8a 8f       	std	Y+26, r24	; 0x1a
    1194:	4d 8f       	std	Y+29, r20	; 0x1d
    1196:	5e 8f       	std	Y+30, r21	; 0x1e
    1198:	6f 8f       	std	Y+31, r22	; 0x1f
    119a:	78 a3       	std	Y+32, r23	; 0x20
    119c:	83 e0       	ldi	r24, 0x03	; 3
    119e:	89 8f       	std	Y+25, r24	; 0x19
    11a0:	ce 01       	movw	r24, r28
    11a2:	49 96       	adiw	r24, 0x19	; 25
    11a4:	0e 94 a0 09 	call	0x1340	; 0x1340 <__pack_f>
    11a8:	a0 96       	adiw	r28, 0x20	; 32
    11aa:	e2 e1       	ldi	r30, 0x12	; 18
    11ac:	0c 94 65 0b 	jmp	0x16ca	; 0x16ca <__epilogue_restores__>

000011b0 <__floatunsisf>:
    11b0:	a8 e0       	ldi	r26, 0x08	; 8
    11b2:	b0 e0       	ldi	r27, 0x00	; 0
    11b4:	ee ed       	ldi	r30, 0xDE	; 222
    11b6:	f8 e0       	ldi	r31, 0x08	; 8
    11b8:	0c 94 51 0b 	jmp	0x16a2	; 0x16a2 <__prologue_saves__+0x10>
    11bc:	7b 01       	movw	r14, r22
    11be:	8c 01       	movw	r16, r24
    11c0:	61 15       	cp	r22, r1
    11c2:	71 05       	cpc	r23, r1
    11c4:	81 05       	cpc	r24, r1
    11c6:	91 05       	cpc	r25, r1
    11c8:	19 f4       	brne	.+6      	; 0x11d0 <__floatunsisf+0x20>
    11ca:	82 e0       	ldi	r24, 0x02	; 2
    11cc:	89 83       	std	Y+1, r24	; 0x01
    11ce:	60 c0       	rjmp	.+192    	; 0x1290 <__floatunsisf+0xe0>
    11d0:	83 e0       	ldi	r24, 0x03	; 3
    11d2:	89 83       	std	Y+1, r24	; 0x01
    11d4:	8e e1       	ldi	r24, 0x1E	; 30
    11d6:	c8 2e       	mov	r12, r24
    11d8:	d1 2c       	mov	r13, r1
    11da:	dc 82       	std	Y+4, r13	; 0x04
    11dc:	cb 82       	std	Y+3, r12	; 0x03
    11de:	ed 82       	std	Y+5, r14	; 0x05
    11e0:	fe 82       	std	Y+6, r15	; 0x06
    11e2:	0f 83       	std	Y+7, r16	; 0x07
    11e4:	18 87       	std	Y+8, r17	; 0x08
    11e6:	c8 01       	movw	r24, r16
    11e8:	b7 01       	movw	r22, r14
    11ea:	0e 94 51 09 	call	0x12a2	; 0x12a2 <__clzsi2>
    11ee:	fc 01       	movw	r30, r24
    11f0:	31 97       	sbiw	r30, 0x01	; 1
    11f2:	f7 ff       	sbrs	r31, 7
    11f4:	3b c0       	rjmp	.+118    	; 0x126c <__floatunsisf+0xbc>
    11f6:	22 27       	eor	r18, r18
    11f8:	33 27       	eor	r19, r19
    11fa:	2e 1b       	sub	r18, r30
    11fc:	3f 0b       	sbc	r19, r31
    11fe:	57 01       	movw	r10, r14
    1200:	68 01       	movw	r12, r16
    1202:	02 2e       	mov	r0, r18
    1204:	04 c0       	rjmp	.+8      	; 0x120e <__floatunsisf+0x5e>
    1206:	d6 94       	lsr	r13
    1208:	c7 94       	ror	r12
    120a:	b7 94       	ror	r11
    120c:	a7 94       	ror	r10
    120e:	0a 94       	dec	r0
    1210:	d2 f7       	brpl	.-12     	; 0x1206 <__floatunsisf+0x56>
    1212:	40 e0       	ldi	r20, 0x00	; 0
    1214:	50 e0       	ldi	r21, 0x00	; 0
    1216:	60 e0       	ldi	r22, 0x00	; 0
    1218:	70 e0       	ldi	r23, 0x00	; 0
    121a:	81 e0       	ldi	r24, 0x01	; 1
    121c:	90 e0       	ldi	r25, 0x00	; 0
    121e:	a0 e0       	ldi	r26, 0x00	; 0
    1220:	b0 e0       	ldi	r27, 0x00	; 0
    1222:	04 c0       	rjmp	.+8      	; 0x122c <__floatunsisf+0x7c>
    1224:	88 0f       	add	r24, r24
    1226:	99 1f       	adc	r25, r25
    1228:	aa 1f       	adc	r26, r26
    122a:	bb 1f       	adc	r27, r27
    122c:	2a 95       	dec	r18
    122e:	d2 f7       	brpl	.-12     	; 0x1224 <__floatunsisf+0x74>
    1230:	01 97       	sbiw	r24, 0x01	; 1
    1232:	a1 09       	sbc	r26, r1
    1234:	b1 09       	sbc	r27, r1
    1236:	8e 21       	and	r24, r14
    1238:	9f 21       	and	r25, r15
    123a:	a0 23       	and	r26, r16
    123c:	b1 23       	and	r27, r17
    123e:	00 97       	sbiw	r24, 0x00	; 0
    1240:	a1 05       	cpc	r26, r1
    1242:	b1 05       	cpc	r27, r1
    1244:	21 f0       	breq	.+8      	; 0x124e <__floatunsisf+0x9e>
    1246:	41 e0       	ldi	r20, 0x01	; 1
    1248:	50 e0       	ldi	r21, 0x00	; 0
    124a:	60 e0       	ldi	r22, 0x00	; 0
    124c:	70 e0       	ldi	r23, 0x00	; 0
    124e:	4a 29       	or	r20, r10
    1250:	5b 29       	or	r21, r11
    1252:	6c 29       	or	r22, r12
    1254:	7d 29       	or	r23, r13
    1256:	4d 83       	std	Y+5, r20	; 0x05
    1258:	5e 83       	std	Y+6, r21	; 0x06
    125a:	6f 83       	std	Y+7, r22	; 0x07
    125c:	78 87       	std	Y+8, r23	; 0x08
    125e:	8e e1       	ldi	r24, 0x1E	; 30
    1260:	90 e0       	ldi	r25, 0x00	; 0
    1262:	8e 1b       	sub	r24, r30
    1264:	9f 0b       	sbc	r25, r31
    1266:	9c 83       	std	Y+4, r25	; 0x04
    1268:	8b 83       	std	Y+3, r24	; 0x03
    126a:	12 c0       	rjmp	.+36     	; 0x1290 <__floatunsisf+0xe0>
    126c:	30 97       	sbiw	r30, 0x00	; 0
    126e:	81 f0       	breq	.+32     	; 0x1290 <__floatunsisf+0xe0>
    1270:	0e 2e       	mov	r0, r30
    1272:	04 c0       	rjmp	.+8      	; 0x127c <__floatunsisf+0xcc>
    1274:	ee 0c       	add	r14, r14
    1276:	ff 1c       	adc	r15, r15
    1278:	00 1f       	adc	r16, r16
    127a:	11 1f       	adc	r17, r17
    127c:	0a 94       	dec	r0
    127e:	d2 f7       	brpl	.-12     	; 0x1274 <__floatunsisf+0xc4>
    1280:	ed 82       	std	Y+5, r14	; 0x05
    1282:	fe 82       	std	Y+6, r15	; 0x06
    1284:	0f 83       	std	Y+7, r16	; 0x07
    1286:	18 87       	std	Y+8, r17	; 0x08
    1288:	ce 1a       	sub	r12, r30
    128a:	df 0a       	sbc	r13, r31
    128c:	dc 82       	std	Y+4, r13	; 0x04
    128e:	cb 82       	std	Y+3, r12	; 0x03
    1290:	1a 82       	std	Y+2, r1	; 0x02
    1292:	ce 01       	movw	r24, r28
    1294:	01 96       	adiw	r24, 0x01	; 1
    1296:	0e 94 a0 09 	call	0x1340	; 0x1340 <__pack_f>
    129a:	28 96       	adiw	r28, 0x08	; 8
    129c:	ea e0       	ldi	r30, 0x0A	; 10
    129e:	0c 94 6d 0b 	jmp	0x16da	; 0x16da <__epilogue_restores__+0x10>

000012a2 <__clzsi2>:
    12a2:	ef 92       	push	r14
    12a4:	ff 92       	push	r15
    12a6:	0f 93       	push	r16
    12a8:	1f 93       	push	r17
    12aa:	7b 01       	movw	r14, r22
    12ac:	8c 01       	movw	r16, r24
    12ae:	80 e0       	ldi	r24, 0x00	; 0
    12b0:	e8 16       	cp	r14, r24
    12b2:	80 e0       	ldi	r24, 0x00	; 0
    12b4:	f8 06       	cpc	r15, r24
    12b6:	81 e0       	ldi	r24, 0x01	; 1
    12b8:	08 07       	cpc	r16, r24
    12ba:	80 e0       	ldi	r24, 0x00	; 0
    12bc:	18 07       	cpc	r17, r24
    12be:	88 f4       	brcc	.+34     	; 0x12e2 <__clzsi2+0x40>
    12c0:	8f ef       	ldi	r24, 0xFF	; 255
    12c2:	e8 16       	cp	r14, r24
    12c4:	f1 04       	cpc	r15, r1
    12c6:	01 05       	cpc	r16, r1
    12c8:	11 05       	cpc	r17, r1
    12ca:	31 f0       	breq	.+12     	; 0x12d8 <__clzsi2+0x36>
    12cc:	28 f0       	brcs	.+10     	; 0x12d8 <__clzsi2+0x36>
    12ce:	88 e0       	ldi	r24, 0x08	; 8
    12d0:	90 e0       	ldi	r25, 0x00	; 0
    12d2:	a0 e0       	ldi	r26, 0x00	; 0
    12d4:	b0 e0       	ldi	r27, 0x00	; 0
    12d6:	17 c0       	rjmp	.+46     	; 0x1306 <__clzsi2+0x64>
    12d8:	80 e0       	ldi	r24, 0x00	; 0
    12da:	90 e0       	ldi	r25, 0x00	; 0
    12dc:	a0 e0       	ldi	r26, 0x00	; 0
    12de:	b0 e0       	ldi	r27, 0x00	; 0
    12e0:	12 c0       	rjmp	.+36     	; 0x1306 <__clzsi2+0x64>
    12e2:	80 e0       	ldi	r24, 0x00	; 0
    12e4:	e8 16       	cp	r14, r24
    12e6:	80 e0       	ldi	r24, 0x00	; 0
    12e8:	f8 06       	cpc	r15, r24
    12ea:	80 e0       	ldi	r24, 0x00	; 0
    12ec:	08 07       	cpc	r16, r24
    12ee:	81 e0       	ldi	r24, 0x01	; 1
    12f0:	18 07       	cpc	r17, r24
    12f2:	28 f0       	brcs	.+10     	; 0x12fe <__clzsi2+0x5c>
    12f4:	88 e1       	ldi	r24, 0x18	; 24
    12f6:	90 e0       	ldi	r25, 0x00	; 0
    12f8:	a0 e0       	ldi	r26, 0x00	; 0
    12fa:	b0 e0       	ldi	r27, 0x00	; 0
    12fc:	04 c0       	rjmp	.+8      	; 0x1306 <__clzsi2+0x64>
    12fe:	80 e1       	ldi	r24, 0x10	; 16
    1300:	90 e0       	ldi	r25, 0x00	; 0
    1302:	a0 e0       	ldi	r26, 0x00	; 0
    1304:	b0 e0       	ldi	r27, 0x00	; 0
    1306:	20 e2       	ldi	r18, 0x20	; 32
    1308:	30 e0       	ldi	r19, 0x00	; 0
    130a:	40 e0       	ldi	r20, 0x00	; 0
    130c:	50 e0       	ldi	r21, 0x00	; 0
    130e:	28 1b       	sub	r18, r24
    1310:	39 0b       	sbc	r19, r25
    1312:	4a 0b       	sbc	r20, r26
    1314:	5b 0b       	sbc	r21, r27
    1316:	04 c0       	rjmp	.+8      	; 0x1320 <__clzsi2+0x7e>
    1318:	16 95       	lsr	r17
    131a:	07 95       	ror	r16
    131c:	f7 94       	ror	r15
    131e:	e7 94       	ror	r14
    1320:	8a 95       	dec	r24
    1322:	d2 f7       	brpl	.-12     	; 0x1318 <__clzsi2+0x76>
    1324:	f7 01       	movw	r30, r14
    1326:	ee 5e       	subi	r30, 0xEE	; 238
    1328:	fc 4f       	sbci	r31, 0xFC	; 252
    132a:	80 81       	ld	r24, Z
    132c:	28 1b       	sub	r18, r24
    132e:	31 09       	sbc	r19, r1
    1330:	41 09       	sbc	r20, r1
    1332:	51 09       	sbc	r21, r1
    1334:	c9 01       	movw	r24, r18
    1336:	1f 91       	pop	r17
    1338:	0f 91       	pop	r16
    133a:	ff 90       	pop	r15
    133c:	ef 90       	pop	r14
    133e:	08 95       	ret

00001340 <__pack_f>:
    1340:	df 92       	push	r13
    1342:	ef 92       	push	r14
    1344:	ff 92       	push	r15
    1346:	0f 93       	push	r16
    1348:	1f 93       	push	r17
    134a:	fc 01       	movw	r30, r24
    134c:	e4 80       	ldd	r14, Z+4	; 0x04
    134e:	f5 80       	ldd	r15, Z+5	; 0x05
    1350:	06 81       	ldd	r16, Z+6	; 0x06
    1352:	17 81       	ldd	r17, Z+7	; 0x07
    1354:	d1 80       	ldd	r13, Z+1	; 0x01
    1356:	80 81       	ld	r24, Z
    1358:	82 30       	cpi	r24, 0x02	; 2
    135a:	48 f4       	brcc	.+18     	; 0x136e <__pack_f+0x2e>
    135c:	80 e0       	ldi	r24, 0x00	; 0
    135e:	90 e0       	ldi	r25, 0x00	; 0
    1360:	a0 e1       	ldi	r26, 0x10	; 16
    1362:	b0 e0       	ldi	r27, 0x00	; 0
    1364:	e8 2a       	or	r14, r24
    1366:	f9 2a       	or	r15, r25
    1368:	0a 2b       	or	r16, r26
    136a:	1b 2b       	or	r17, r27
    136c:	a5 c0       	rjmp	.+330    	; 0x14b8 <__pack_f+0x178>
    136e:	84 30       	cpi	r24, 0x04	; 4
    1370:	09 f4       	brne	.+2      	; 0x1374 <__pack_f+0x34>
    1372:	9f c0       	rjmp	.+318    	; 0x14b2 <__pack_f+0x172>
    1374:	82 30       	cpi	r24, 0x02	; 2
    1376:	21 f4       	brne	.+8      	; 0x1380 <__pack_f+0x40>
    1378:	ee 24       	eor	r14, r14
    137a:	ff 24       	eor	r15, r15
    137c:	87 01       	movw	r16, r14
    137e:	05 c0       	rjmp	.+10     	; 0x138a <__pack_f+0x4a>
    1380:	e1 14       	cp	r14, r1
    1382:	f1 04       	cpc	r15, r1
    1384:	01 05       	cpc	r16, r1
    1386:	11 05       	cpc	r17, r1
    1388:	19 f4       	brne	.+6      	; 0x1390 <__pack_f+0x50>
    138a:	e0 e0       	ldi	r30, 0x00	; 0
    138c:	f0 e0       	ldi	r31, 0x00	; 0
    138e:	96 c0       	rjmp	.+300    	; 0x14bc <__pack_f+0x17c>
    1390:	62 81       	ldd	r22, Z+2	; 0x02
    1392:	73 81       	ldd	r23, Z+3	; 0x03
    1394:	9f ef       	ldi	r25, 0xFF	; 255
    1396:	62 38       	cpi	r22, 0x82	; 130
    1398:	79 07       	cpc	r23, r25
    139a:	0c f0       	brlt	.+2      	; 0x139e <__pack_f+0x5e>
    139c:	5b c0       	rjmp	.+182    	; 0x1454 <__pack_f+0x114>
    139e:	22 e8       	ldi	r18, 0x82	; 130
    13a0:	3f ef       	ldi	r19, 0xFF	; 255
    13a2:	26 1b       	sub	r18, r22
    13a4:	37 0b       	sbc	r19, r23
    13a6:	2a 31       	cpi	r18, 0x1A	; 26
    13a8:	31 05       	cpc	r19, r1
    13aa:	2c f0       	brlt	.+10     	; 0x13b6 <__pack_f+0x76>
    13ac:	20 e0       	ldi	r18, 0x00	; 0
    13ae:	30 e0       	ldi	r19, 0x00	; 0
    13b0:	40 e0       	ldi	r20, 0x00	; 0
    13b2:	50 e0       	ldi	r21, 0x00	; 0
    13b4:	2a c0       	rjmp	.+84     	; 0x140a <__pack_f+0xca>
    13b6:	b8 01       	movw	r22, r16
    13b8:	a7 01       	movw	r20, r14
    13ba:	02 2e       	mov	r0, r18
    13bc:	04 c0       	rjmp	.+8      	; 0x13c6 <__pack_f+0x86>
    13be:	76 95       	lsr	r23
    13c0:	67 95       	ror	r22
    13c2:	57 95       	ror	r21
    13c4:	47 95       	ror	r20
    13c6:	0a 94       	dec	r0
    13c8:	d2 f7       	brpl	.-12     	; 0x13be <__pack_f+0x7e>
    13ca:	81 e0       	ldi	r24, 0x01	; 1
    13cc:	90 e0       	ldi	r25, 0x00	; 0
    13ce:	a0 e0       	ldi	r26, 0x00	; 0
    13d0:	b0 e0       	ldi	r27, 0x00	; 0
    13d2:	04 c0       	rjmp	.+8      	; 0x13dc <__pack_f+0x9c>
    13d4:	88 0f       	add	r24, r24
    13d6:	99 1f       	adc	r25, r25
    13d8:	aa 1f       	adc	r26, r26
    13da:	bb 1f       	adc	r27, r27
    13dc:	2a 95       	dec	r18
    13de:	d2 f7       	brpl	.-12     	; 0x13d4 <__pack_f+0x94>
    13e0:	01 97       	sbiw	r24, 0x01	; 1
    13e2:	a1 09       	sbc	r26, r1
    13e4:	b1 09       	sbc	r27, r1
    13e6:	8e 21       	and	r24, r14
    13e8:	9f 21       	and	r25, r15
    13ea:	a0 23       	and	r26, r16
    13ec:	b1 23       	and	r27, r17
    13ee:	00 97       	sbiw	r24, 0x00	; 0
    13f0:	a1 05       	cpc	r26, r1
    13f2:	b1 05       	cpc	r27, r1
    13f4:	21 f0       	breq	.+8      	; 0x13fe <__pack_f+0xbe>
    13f6:	81 e0       	ldi	r24, 0x01	; 1
    13f8:	90 e0       	ldi	r25, 0x00	; 0
    13fa:	a0 e0       	ldi	r26, 0x00	; 0
    13fc:	b0 e0       	ldi	r27, 0x00	; 0
    13fe:	9a 01       	movw	r18, r20
    1400:	ab 01       	movw	r20, r22
    1402:	28 2b       	or	r18, r24
    1404:	39 2b       	or	r19, r25
    1406:	4a 2b       	or	r20, r26
    1408:	5b 2b       	or	r21, r27
    140a:	da 01       	movw	r26, r20
    140c:	c9 01       	movw	r24, r18
    140e:	8f 77       	andi	r24, 0x7F	; 127
    1410:	90 70       	andi	r25, 0x00	; 0
    1412:	a0 70       	andi	r26, 0x00	; 0
    1414:	b0 70       	andi	r27, 0x00	; 0
    1416:	80 34       	cpi	r24, 0x40	; 64
    1418:	91 05       	cpc	r25, r1
    141a:	a1 05       	cpc	r26, r1
    141c:	b1 05       	cpc	r27, r1
    141e:	39 f4       	brne	.+14     	; 0x142e <__pack_f+0xee>
    1420:	27 ff       	sbrs	r18, 7
    1422:	09 c0       	rjmp	.+18     	; 0x1436 <__pack_f+0xf6>
    1424:	20 5c       	subi	r18, 0xC0	; 192
    1426:	3f 4f       	sbci	r19, 0xFF	; 255
    1428:	4f 4f       	sbci	r20, 0xFF	; 255
    142a:	5f 4f       	sbci	r21, 0xFF	; 255
    142c:	04 c0       	rjmp	.+8      	; 0x1436 <__pack_f+0xf6>
    142e:	21 5c       	subi	r18, 0xC1	; 193
    1430:	3f 4f       	sbci	r19, 0xFF	; 255
    1432:	4f 4f       	sbci	r20, 0xFF	; 255
    1434:	5f 4f       	sbci	r21, 0xFF	; 255
    1436:	e0 e0       	ldi	r30, 0x00	; 0
    1438:	f0 e0       	ldi	r31, 0x00	; 0
    143a:	20 30       	cpi	r18, 0x00	; 0
    143c:	a0 e0       	ldi	r26, 0x00	; 0
    143e:	3a 07       	cpc	r19, r26
    1440:	a0 e0       	ldi	r26, 0x00	; 0
    1442:	4a 07       	cpc	r20, r26
    1444:	a0 e4       	ldi	r26, 0x40	; 64
    1446:	5a 07       	cpc	r21, r26
    1448:	10 f0       	brcs	.+4      	; 0x144e <__pack_f+0x10e>
    144a:	e1 e0       	ldi	r30, 0x01	; 1
    144c:	f0 e0       	ldi	r31, 0x00	; 0
    144e:	79 01       	movw	r14, r18
    1450:	8a 01       	movw	r16, r20
    1452:	27 c0       	rjmp	.+78     	; 0x14a2 <__pack_f+0x162>
    1454:	60 38       	cpi	r22, 0x80	; 128
    1456:	71 05       	cpc	r23, r1
    1458:	64 f5       	brge	.+88     	; 0x14b2 <__pack_f+0x172>
    145a:	fb 01       	movw	r30, r22
    145c:	e1 58       	subi	r30, 0x81	; 129
    145e:	ff 4f       	sbci	r31, 0xFF	; 255
    1460:	d8 01       	movw	r26, r16
    1462:	c7 01       	movw	r24, r14
    1464:	8f 77       	andi	r24, 0x7F	; 127
    1466:	90 70       	andi	r25, 0x00	; 0
    1468:	a0 70       	andi	r26, 0x00	; 0
    146a:	b0 70       	andi	r27, 0x00	; 0
    146c:	80 34       	cpi	r24, 0x40	; 64
    146e:	91 05       	cpc	r25, r1
    1470:	a1 05       	cpc	r26, r1
    1472:	b1 05       	cpc	r27, r1
    1474:	39 f4       	brne	.+14     	; 0x1484 <__pack_f+0x144>
    1476:	e7 fe       	sbrs	r14, 7
    1478:	0d c0       	rjmp	.+26     	; 0x1494 <__pack_f+0x154>
    147a:	80 e4       	ldi	r24, 0x40	; 64
    147c:	90 e0       	ldi	r25, 0x00	; 0
    147e:	a0 e0       	ldi	r26, 0x00	; 0
    1480:	b0 e0       	ldi	r27, 0x00	; 0
    1482:	04 c0       	rjmp	.+8      	; 0x148c <__pack_f+0x14c>
    1484:	8f e3       	ldi	r24, 0x3F	; 63
    1486:	90 e0       	ldi	r25, 0x00	; 0
    1488:	a0 e0       	ldi	r26, 0x00	; 0
    148a:	b0 e0       	ldi	r27, 0x00	; 0
    148c:	e8 0e       	add	r14, r24
    148e:	f9 1e       	adc	r15, r25
    1490:	0a 1f       	adc	r16, r26
    1492:	1b 1f       	adc	r17, r27
    1494:	17 ff       	sbrs	r17, 7
    1496:	05 c0       	rjmp	.+10     	; 0x14a2 <__pack_f+0x162>
    1498:	16 95       	lsr	r17
    149a:	07 95       	ror	r16
    149c:	f7 94       	ror	r15
    149e:	e7 94       	ror	r14
    14a0:	31 96       	adiw	r30, 0x01	; 1
    14a2:	87 e0       	ldi	r24, 0x07	; 7
    14a4:	16 95       	lsr	r17
    14a6:	07 95       	ror	r16
    14a8:	f7 94       	ror	r15
    14aa:	e7 94       	ror	r14
    14ac:	8a 95       	dec	r24
    14ae:	d1 f7       	brne	.-12     	; 0x14a4 <__pack_f+0x164>
    14b0:	05 c0       	rjmp	.+10     	; 0x14bc <__pack_f+0x17c>
    14b2:	ee 24       	eor	r14, r14
    14b4:	ff 24       	eor	r15, r15
    14b6:	87 01       	movw	r16, r14
    14b8:	ef ef       	ldi	r30, 0xFF	; 255
    14ba:	f0 e0       	ldi	r31, 0x00	; 0
    14bc:	6e 2f       	mov	r22, r30
    14be:	67 95       	ror	r22
    14c0:	66 27       	eor	r22, r22
    14c2:	67 95       	ror	r22
    14c4:	90 2f       	mov	r25, r16
    14c6:	9f 77       	andi	r25, 0x7F	; 127
    14c8:	d7 94       	ror	r13
    14ca:	dd 24       	eor	r13, r13
    14cc:	d7 94       	ror	r13
    14ce:	8e 2f       	mov	r24, r30
    14d0:	86 95       	lsr	r24
    14d2:	49 2f       	mov	r20, r25
    14d4:	46 2b       	or	r20, r22
    14d6:	58 2f       	mov	r21, r24
    14d8:	5d 29       	or	r21, r13
    14da:	b7 01       	movw	r22, r14
    14dc:	ca 01       	movw	r24, r20
    14de:	1f 91       	pop	r17
    14e0:	0f 91       	pop	r16
    14e2:	ff 90       	pop	r15
    14e4:	ef 90       	pop	r14
    14e6:	df 90       	pop	r13
    14e8:	08 95       	ret

000014ea <__unpack_f>:
    14ea:	fc 01       	movw	r30, r24
    14ec:	db 01       	movw	r26, r22
    14ee:	40 81       	ld	r20, Z
    14f0:	51 81       	ldd	r21, Z+1	; 0x01
    14f2:	22 81       	ldd	r18, Z+2	; 0x02
    14f4:	62 2f       	mov	r22, r18
    14f6:	6f 77       	andi	r22, 0x7F	; 127
    14f8:	70 e0       	ldi	r23, 0x00	; 0
    14fa:	22 1f       	adc	r18, r18
    14fc:	22 27       	eor	r18, r18
    14fe:	22 1f       	adc	r18, r18
    1500:	93 81       	ldd	r25, Z+3	; 0x03
    1502:	89 2f       	mov	r24, r25
    1504:	88 0f       	add	r24, r24
    1506:	82 2b       	or	r24, r18
    1508:	28 2f       	mov	r18, r24
    150a:	30 e0       	ldi	r19, 0x00	; 0
    150c:	99 1f       	adc	r25, r25
    150e:	99 27       	eor	r25, r25
    1510:	99 1f       	adc	r25, r25
    1512:	11 96       	adiw	r26, 0x01	; 1
    1514:	9c 93       	st	X, r25
    1516:	11 97       	sbiw	r26, 0x01	; 1
    1518:	21 15       	cp	r18, r1
    151a:	31 05       	cpc	r19, r1
    151c:	a9 f5       	brne	.+106    	; 0x1588 <__unpack_f+0x9e>
    151e:	41 15       	cp	r20, r1
    1520:	51 05       	cpc	r21, r1
    1522:	61 05       	cpc	r22, r1
    1524:	71 05       	cpc	r23, r1
    1526:	11 f4       	brne	.+4      	; 0x152c <__unpack_f+0x42>
    1528:	82 e0       	ldi	r24, 0x02	; 2
    152a:	37 c0       	rjmp	.+110    	; 0x159a <__unpack_f+0xb0>
    152c:	82 e8       	ldi	r24, 0x82	; 130
    152e:	9f ef       	ldi	r25, 0xFF	; 255
    1530:	13 96       	adiw	r26, 0x03	; 3
    1532:	9c 93       	st	X, r25
    1534:	8e 93       	st	-X, r24
    1536:	12 97       	sbiw	r26, 0x02	; 2
    1538:	9a 01       	movw	r18, r20
    153a:	ab 01       	movw	r20, r22
    153c:	67 e0       	ldi	r22, 0x07	; 7
    153e:	22 0f       	add	r18, r18
    1540:	33 1f       	adc	r19, r19
    1542:	44 1f       	adc	r20, r20
    1544:	55 1f       	adc	r21, r21
    1546:	6a 95       	dec	r22
    1548:	d1 f7       	brne	.-12     	; 0x153e <__unpack_f+0x54>
    154a:	83 e0       	ldi	r24, 0x03	; 3
    154c:	8c 93       	st	X, r24
    154e:	0d c0       	rjmp	.+26     	; 0x156a <__unpack_f+0x80>
    1550:	22 0f       	add	r18, r18
    1552:	33 1f       	adc	r19, r19
    1554:	44 1f       	adc	r20, r20
    1556:	55 1f       	adc	r21, r21
    1558:	12 96       	adiw	r26, 0x02	; 2
    155a:	8d 91       	ld	r24, X+
    155c:	9c 91       	ld	r25, X
    155e:	13 97       	sbiw	r26, 0x03	; 3
    1560:	01 97       	sbiw	r24, 0x01	; 1
    1562:	13 96       	adiw	r26, 0x03	; 3
    1564:	9c 93       	st	X, r25
    1566:	8e 93       	st	-X, r24
    1568:	12 97       	sbiw	r26, 0x02	; 2
    156a:	20 30       	cpi	r18, 0x00	; 0
    156c:	80 e0       	ldi	r24, 0x00	; 0
    156e:	38 07       	cpc	r19, r24
    1570:	80 e0       	ldi	r24, 0x00	; 0
    1572:	48 07       	cpc	r20, r24
    1574:	80 e4       	ldi	r24, 0x40	; 64
    1576:	58 07       	cpc	r21, r24
    1578:	58 f3       	brcs	.-42     	; 0x1550 <__unpack_f+0x66>
    157a:	14 96       	adiw	r26, 0x04	; 4
    157c:	2d 93       	st	X+, r18
    157e:	3d 93       	st	X+, r19
    1580:	4d 93       	st	X+, r20
    1582:	5c 93       	st	X, r21
    1584:	17 97       	sbiw	r26, 0x07	; 7
    1586:	08 95       	ret
    1588:	2f 3f       	cpi	r18, 0xFF	; 255
    158a:	31 05       	cpc	r19, r1
    158c:	79 f4       	brne	.+30     	; 0x15ac <__unpack_f+0xc2>
    158e:	41 15       	cp	r20, r1
    1590:	51 05       	cpc	r21, r1
    1592:	61 05       	cpc	r22, r1
    1594:	71 05       	cpc	r23, r1
    1596:	19 f4       	brne	.+6      	; 0x159e <__unpack_f+0xb4>
    1598:	84 e0       	ldi	r24, 0x04	; 4
    159a:	8c 93       	st	X, r24
    159c:	08 95       	ret
    159e:	64 ff       	sbrs	r22, 4
    15a0:	03 c0       	rjmp	.+6      	; 0x15a8 <__unpack_f+0xbe>
    15a2:	81 e0       	ldi	r24, 0x01	; 1
    15a4:	8c 93       	st	X, r24
    15a6:	12 c0       	rjmp	.+36     	; 0x15cc <__unpack_f+0xe2>
    15a8:	1c 92       	st	X, r1
    15aa:	10 c0       	rjmp	.+32     	; 0x15cc <__unpack_f+0xe2>
    15ac:	2f 57       	subi	r18, 0x7F	; 127
    15ae:	30 40       	sbci	r19, 0x00	; 0
    15b0:	13 96       	adiw	r26, 0x03	; 3
    15b2:	3c 93       	st	X, r19
    15b4:	2e 93       	st	-X, r18
    15b6:	12 97       	sbiw	r26, 0x02	; 2
    15b8:	83 e0       	ldi	r24, 0x03	; 3
    15ba:	8c 93       	st	X, r24
    15bc:	87 e0       	ldi	r24, 0x07	; 7
    15be:	44 0f       	add	r20, r20
    15c0:	55 1f       	adc	r21, r21
    15c2:	66 1f       	adc	r22, r22
    15c4:	77 1f       	adc	r23, r23
    15c6:	8a 95       	dec	r24
    15c8:	d1 f7       	brne	.-12     	; 0x15be <__unpack_f+0xd4>
    15ca:	70 64       	ori	r23, 0x40	; 64
    15cc:	14 96       	adiw	r26, 0x04	; 4
    15ce:	4d 93       	st	X+, r20
    15d0:	5d 93       	st	X+, r21
    15d2:	6d 93       	st	X+, r22
    15d4:	7c 93       	st	X, r23
    15d6:	17 97       	sbiw	r26, 0x07	; 7
    15d8:	08 95       	ret

000015da <__mulsi3>:
    15da:	62 9f       	mul	r22, r18
    15dc:	d0 01       	movw	r26, r0
    15de:	73 9f       	mul	r23, r19
    15e0:	f0 01       	movw	r30, r0
    15e2:	82 9f       	mul	r24, r18
    15e4:	e0 0d       	add	r30, r0
    15e6:	f1 1d       	adc	r31, r1
    15e8:	64 9f       	mul	r22, r20
    15ea:	e0 0d       	add	r30, r0
    15ec:	f1 1d       	adc	r31, r1
    15ee:	92 9f       	mul	r25, r18
    15f0:	f0 0d       	add	r31, r0
    15f2:	83 9f       	mul	r24, r19
    15f4:	f0 0d       	add	r31, r0
    15f6:	74 9f       	mul	r23, r20
    15f8:	f0 0d       	add	r31, r0
    15fa:	65 9f       	mul	r22, r21
    15fc:	f0 0d       	add	r31, r0
    15fe:	99 27       	eor	r25, r25
    1600:	72 9f       	mul	r23, r18
    1602:	b0 0d       	add	r27, r0
    1604:	e1 1d       	adc	r30, r1
    1606:	f9 1f       	adc	r31, r25
    1608:	63 9f       	mul	r22, r19
    160a:	b0 0d       	add	r27, r0
    160c:	e1 1d       	adc	r30, r1
    160e:	f9 1f       	adc	r31, r25
    1610:	bd 01       	movw	r22, r26
    1612:	cf 01       	movw	r24, r30
    1614:	11 24       	eor	r1, r1
    1616:	08 95       	ret

00001618 <__udivmodsi4>:
    1618:	a1 e2       	ldi	r26, 0x21	; 33
    161a:	1a 2e       	mov	r1, r26
    161c:	aa 1b       	sub	r26, r26
    161e:	bb 1b       	sub	r27, r27
    1620:	fd 01       	movw	r30, r26
    1622:	0d c0       	rjmp	.+26     	; 0x163e <__udivmodsi4_ep>

00001624 <__udivmodsi4_loop>:
    1624:	aa 1f       	adc	r26, r26
    1626:	bb 1f       	adc	r27, r27
    1628:	ee 1f       	adc	r30, r30
    162a:	ff 1f       	adc	r31, r31
    162c:	a2 17       	cp	r26, r18
    162e:	b3 07       	cpc	r27, r19
    1630:	e4 07       	cpc	r30, r20
    1632:	f5 07       	cpc	r31, r21
    1634:	20 f0       	brcs	.+8      	; 0x163e <__udivmodsi4_ep>
    1636:	a2 1b       	sub	r26, r18
    1638:	b3 0b       	sbc	r27, r19
    163a:	e4 0b       	sbc	r30, r20
    163c:	f5 0b       	sbc	r31, r21

0000163e <__udivmodsi4_ep>:
    163e:	66 1f       	adc	r22, r22
    1640:	77 1f       	adc	r23, r23
    1642:	88 1f       	adc	r24, r24
    1644:	99 1f       	adc	r25, r25
    1646:	1a 94       	dec	r1
    1648:	69 f7       	brne	.-38     	; 0x1624 <__udivmodsi4_loop>
    164a:	60 95       	com	r22
    164c:	70 95       	com	r23
    164e:	80 95       	com	r24
    1650:	90 95       	com	r25
    1652:	9b 01       	movw	r18, r22
    1654:	ac 01       	movw	r20, r24
    1656:	bd 01       	movw	r22, r26
    1658:	cf 01       	movw	r24, r30
    165a:	08 95       	ret

0000165c <__divmodsi4>:
    165c:	97 fb       	bst	r25, 7
    165e:	09 2e       	mov	r0, r25
    1660:	05 26       	eor	r0, r21
    1662:	0e d0       	rcall	.+28     	; 0x1680 <__divmodsi4_neg1>
    1664:	57 fd       	sbrc	r21, 7
    1666:	04 d0       	rcall	.+8      	; 0x1670 <__divmodsi4_neg2>
    1668:	d7 df       	rcall	.-82     	; 0x1618 <__udivmodsi4>
    166a:	0a d0       	rcall	.+20     	; 0x1680 <__divmodsi4_neg1>
    166c:	00 1c       	adc	r0, r0
    166e:	38 f4       	brcc	.+14     	; 0x167e <__divmodsi4_exit>

00001670 <__divmodsi4_neg2>:
    1670:	50 95       	com	r21
    1672:	40 95       	com	r20
    1674:	30 95       	com	r19
    1676:	21 95       	neg	r18
    1678:	3f 4f       	sbci	r19, 0xFF	; 255
    167a:	4f 4f       	sbci	r20, 0xFF	; 255
    167c:	5f 4f       	sbci	r21, 0xFF	; 255

0000167e <__divmodsi4_exit>:
    167e:	08 95       	ret

00001680 <__divmodsi4_neg1>:
    1680:	f6 f7       	brtc	.-4      	; 0x167e <__divmodsi4_exit>
    1682:	90 95       	com	r25
    1684:	80 95       	com	r24
    1686:	70 95       	com	r23
    1688:	61 95       	neg	r22
    168a:	7f 4f       	sbci	r23, 0xFF	; 255
    168c:	8f 4f       	sbci	r24, 0xFF	; 255
    168e:	9f 4f       	sbci	r25, 0xFF	; 255
    1690:	08 95       	ret

00001692 <__prologue_saves__>:
    1692:	2f 92       	push	r2
    1694:	3f 92       	push	r3
    1696:	4f 92       	push	r4
    1698:	5f 92       	push	r5
    169a:	6f 92       	push	r6
    169c:	7f 92       	push	r7
    169e:	8f 92       	push	r8
    16a0:	9f 92       	push	r9
    16a2:	af 92       	push	r10
    16a4:	bf 92       	push	r11
    16a6:	cf 92       	push	r12
    16a8:	df 92       	push	r13
    16aa:	ef 92       	push	r14
    16ac:	ff 92       	push	r15
    16ae:	0f 93       	push	r16
    16b0:	1f 93       	push	r17
    16b2:	cf 93       	push	r28
    16b4:	df 93       	push	r29
    16b6:	cd b7       	in	r28, 0x3d	; 61
    16b8:	de b7       	in	r29, 0x3e	; 62
    16ba:	ca 1b       	sub	r28, r26
    16bc:	db 0b       	sbc	r29, r27
    16be:	0f b6       	in	r0, 0x3f	; 63
    16c0:	f8 94       	cli
    16c2:	de bf       	out	0x3e, r29	; 62
    16c4:	0f be       	out	0x3f, r0	; 63
    16c6:	cd bf       	out	0x3d, r28	; 61
    16c8:	09 94       	ijmp

000016ca <__epilogue_restores__>:
    16ca:	2a 88       	ldd	r2, Y+18	; 0x12
    16cc:	39 88       	ldd	r3, Y+17	; 0x11
    16ce:	48 88       	ldd	r4, Y+16	; 0x10
    16d0:	5f 84       	ldd	r5, Y+15	; 0x0f
    16d2:	6e 84       	ldd	r6, Y+14	; 0x0e
    16d4:	7d 84       	ldd	r7, Y+13	; 0x0d
    16d6:	8c 84       	ldd	r8, Y+12	; 0x0c
    16d8:	9b 84       	ldd	r9, Y+11	; 0x0b
    16da:	aa 84       	ldd	r10, Y+10	; 0x0a
    16dc:	b9 84       	ldd	r11, Y+9	; 0x09
    16de:	c8 84       	ldd	r12, Y+8	; 0x08
    16e0:	df 80       	ldd	r13, Y+7	; 0x07
    16e2:	ee 80       	ldd	r14, Y+6	; 0x06
    16e4:	fd 80       	ldd	r15, Y+5	; 0x05
    16e6:	0c 81       	ldd	r16, Y+4	; 0x04
    16e8:	1b 81       	ldd	r17, Y+3	; 0x03
    16ea:	aa 81       	ldd	r26, Y+2	; 0x02
    16ec:	b9 81       	ldd	r27, Y+1	; 0x01
    16ee:	ce 0f       	add	r28, r30
    16f0:	d1 1d       	adc	r29, r1
    16f2:	0f b6       	in	r0, 0x3f	; 63
    16f4:	f8 94       	cli
    16f6:	de bf       	out	0x3e, r29	; 62
    16f8:	0f be       	out	0x3f, r0	; 63
    16fa:	cd bf       	out	0x3d, r28	; 61
    16fc:	ed 01       	movw	r28, r26
    16fe:	08 95       	ret

00001700 <strchr>:
    1700:	fc 01       	movw	r30, r24
    1702:	81 91       	ld	r24, Z+
    1704:	86 17       	cp	r24, r22
    1706:	21 f0       	breq	.+8      	; 0x1710 <strchr+0x10>
    1708:	88 23       	and	r24, r24
    170a:	d9 f7       	brne	.-10     	; 0x1702 <strchr+0x2>
    170c:	99 27       	eor	r25, r25
    170e:	08 95       	ret
    1710:	31 97       	sbiw	r30, 0x01	; 1
    1712:	cf 01       	movw	r24, r30
    1714:	08 95       	ret

00001716 <strcmp>:
    1716:	fb 01       	movw	r30, r22
    1718:	dc 01       	movw	r26, r24
    171a:	8d 91       	ld	r24, X+
    171c:	01 90       	ld	r0, Z+
    171e:	80 19       	sub	r24, r0
    1720:	01 10       	cpse	r0, r1
    1722:	d9 f3       	breq	.-10     	; 0x171a <strcmp+0x4>
    1724:	99 0b       	sbc	r25, r25
    1726:	08 95       	ret

00001728 <printf>:
    1728:	df 93       	push	r29
    172a:	cf 93       	push	r28
    172c:	cd b7       	in	r28, 0x3d	; 61
    172e:	de b7       	in	r29, 0x3e	; 62
    1730:	fe 01       	movw	r30, r28
    1732:	35 96       	adiw	r30, 0x05	; 5
    1734:	61 91       	ld	r22, Z+
    1736:	71 91       	ld	r23, Z+
    1738:	80 91 53 05 	lds	r24, 0x0553
    173c:	90 91 54 05 	lds	r25, 0x0554
    1740:	af 01       	movw	r20, r30
    1742:	0e 94 fe 0b 	call	0x17fc	; 0x17fc <vfprintf>
    1746:	cf 91       	pop	r28
    1748:	df 91       	pop	r29
    174a:	08 95       	ret

0000174c <puts>:
    174c:	0f 93       	push	r16
    174e:	1f 93       	push	r17
    1750:	cf 93       	push	r28
    1752:	df 93       	push	r29
    1754:	8c 01       	movw	r16, r24
    1756:	e0 91 53 05 	lds	r30, 0x0553
    175a:	f0 91 54 05 	lds	r31, 0x0554
    175e:	83 81       	ldd	r24, Z+3	; 0x03
    1760:	81 ff       	sbrs	r24, 1
    1762:	21 c0       	rjmp	.+66     	; 0x17a6 <puts+0x5a>
    1764:	c0 e0       	ldi	r28, 0x00	; 0
    1766:	d0 e0       	ldi	r29, 0x00	; 0
    1768:	0d c0       	rjmp	.+26     	; 0x1784 <puts+0x38>
    176a:	e0 91 53 05 	lds	r30, 0x0553
    176e:	f0 91 54 05 	lds	r31, 0x0554
    1772:	20 85       	ldd	r18, Z+8	; 0x08
    1774:	31 85       	ldd	r19, Z+9	; 0x09
    1776:	bf 01       	movw	r22, r30
    1778:	f9 01       	movw	r30, r18
    177a:	09 95       	icall
    177c:	89 2b       	or	r24, r25
    177e:	11 f0       	breq	.+4      	; 0x1784 <puts+0x38>
    1780:	cf ef       	ldi	r28, 0xFF	; 255
    1782:	df ef       	ldi	r29, 0xFF	; 255
    1784:	f8 01       	movw	r30, r16
    1786:	81 91       	ld	r24, Z+
    1788:	8f 01       	movw	r16, r30
    178a:	88 23       	and	r24, r24
    178c:	71 f7       	brne	.-36     	; 0x176a <puts+0x1e>
    178e:	e0 91 53 05 	lds	r30, 0x0553
    1792:	f0 91 54 05 	lds	r31, 0x0554
    1796:	20 85       	ldd	r18, Z+8	; 0x08
    1798:	31 85       	ldd	r19, Z+9	; 0x09
    179a:	8a e0       	ldi	r24, 0x0A	; 10
    179c:	bf 01       	movw	r22, r30
    179e:	f9 01       	movw	r30, r18
    17a0:	09 95       	icall
    17a2:	89 2b       	or	r24, r25
    17a4:	11 f0       	breq	.+4      	; 0x17aa <puts+0x5e>
    17a6:	cf ef       	ldi	r28, 0xFF	; 255
    17a8:	df ef       	ldi	r29, 0xFF	; 255
    17aa:	ce 01       	movw	r24, r28
    17ac:	df 91       	pop	r29
    17ae:	cf 91       	pop	r28
    17b0:	1f 91       	pop	r17
    17b2:	0f 91       	pop	r16
    17b4:	08 95       	ret

000017b6 <sscanf>:
    17b6:	df 93       	push	r29
    17b8:	cf 93       	push	r28
    17ba:	cd b7       	in	r28, 0x3d	; 61
    17bc:	de b7       	in	r29, 0x3e	; 62
    17be:	2e 97       	sbiw	r28, 0x0e	; 14
    17c0:	0f b6       	in	r0, 0x3f	; 63
    17c2:	f8 94       	cli
    17c4:	de bf       	out	0x3e, r29	; 62
    17c6:	0f be       	out	0x3f, r0	; 63
    17c8:	cd bf       	out	0x3d, r28	; 61
    17ca:	85 e0       	ldi	r24, 0x05	; 5
    17cc:	8c 83       	std	Y+4, r24	; 0x04
    17ce:	8b 89       	ldd	r24, Y+19	; 0x13
    17d0:	9c 89       	ldd	r25, Y+20	; 0x14
    17d2:	9a 83       	std	Y+2, r25	; 0x02
    17d4:	89 83       	std	Y+1, r24	; 0x01
    17d6:	9e 01       	movw	r18, r28
    17d8:	29 5e       	subi	r18, 0xE9	; 233
    17da:	3f 4f       	sbci	r19, 0xFF	; 255
    17dc:	ce 01       	movw	r24, r28
    17de:	01 96       	adiw	r24, 0x01	; 1
    17e0:	6d 89       	ldd	r22, Y+21	; 0x15
    17e2:	7e 89       	ldd	r23, Y+22	; 0x16
    17e4:	a9 01       	movw	r20, r18
    17e6:	0e 94 b3 0f 	call	0x1f66	; 0x1f66 <vfscanf>
    17ea:	2e 96       	adiw	r28, 0x0e	; 14
    17ec:	0f b6       	in	r0, 0x3f	; 63
    17ee:	f8 94       	cli
    17f0:	de bf       	out	0x3e, r29	; 62
    17f2:	0f be       	out	0x3f, r0	; 63
    17f4:	cd bf       	out	0x3d, r28	; 61
    17f6:	cf 91       	pop	r28
    17f8:	df 91       	pop	r29
    17fa:	08 95       	ret

000017fc <vfprintf>:
    17fc:	2f 92       	push	r2
    17fe:	3f 92       	push	r3
    1800:	4f 92       	push	r4
    1802:	5f 92       	push	r5
    1804:	6f 92       	push	r6
    1806:	7f 92       	push	r7
    1808:	8f 92       	push	r8
    180a:	9f 92       	push	r9
    180c:	af 92       	push	r10
    180e:	bf 92       	push	r11
    1810:	cf 92       	push	r12
    1812:	df 92       	push	r13
    1814:	ef 92       	push	r14
    1816:	ff 92       	push	r15
    1818:	0f 93       	push	r16
    181a:	1f 93       	push	r17
    181c:	df 93       	push	r29
    181e:	cf 93       	push	r28
    1820:	cd b7       	in	r28, 0x3d	; 61
    1822:	de b7       	in	r29, 0x3e	; 62
    1824:	2b 97       	sbiw	r28, 0x0b	; 11
    1826:	0f b6       	in	r0, 0x3f	; 63
    1828:	f8 94       	cli
    182a:	de bf       	out	0x3e, r29	; 62
    182c:	0f be       	out	0x3f, r0	; 63
    182e:	cd bf       	out	0x3d, r28	; 61
    1830:	3c 01       	movw	r6, r24
    1832:	2b 01       	movw	r4, r22
    1834:	5a 01       	movw	r10, r20
    1836:	fc 01       	movw	r30, r24
    1838:	17 82       	std	Z+7, r1	; 0x07
    183a:	16 82       	std	Z+6, r1	; 0x06
    183c:	83 81       	ldd	r24, Z+3	; 0x03
    183e:	81 fd       	sbrc	r24, 1
    1840:	03 c0       	rjmp	.+6      	; 0x1848 <vfprintf+0x4c>
    1842:	6f ef       	ldi	r22, 0xFF	; 255
    1844:	7f ef       	ldi	r23, 0xFF	; 255
    1846:	c6 c1       	rjmp	.+908    	; 0x1bd4 <vfprintf+0x3d8>
    1848:	9a e0       	ldi	r25, 0x0A	; 10
    184a:	89 2e       	mov	r8, r25
    184c:	1e 01       	movw	r2, r28
    184e:	08 94       	sec
    1850:	21 1c       	adc	r2, r1
    1852:	31 1c       	adc	r3, r1
    1854:	f3 01       	movw	r30, r6
    1856:	23 81       	ldd	r18, Z+3	; 0x03
    1858:	f2 01       	movw	r30, r4
    185a:	23 fd       	sbrc	r18, 3
    185c:	85 91       	lpm	r24, Z+
    185e:	23 ff       	sbrs	r18, 3
    1860:	81 91       	ld	r24, Z+
    1862:	2f 01       	movw	r4, r30
    1864:	88 23       	and	r24, r24
    1866:	09 f4       	brne	.+2      	; 0x186a <vfprintf+0x6e>
    1868:	b2 c1       	rjmp	.+868    	; 0x1bce <vfprintf+0x3d2>
    186a:	85 32       	cpi	r24, 0x25	; 37
    186c:	39 f4       	brne	.+14     	; 0x187c <vfprintf+0x80>
    186e:	23 fd       	sbrc	r18, 3
    1870:	85 91       	lpm	r24, Z+
    1872:	23 ff       	sbrs	r18, 3
    1874:	81 91       	ld	r24, Z+
    1876:	2f 01       	movw	r4, r30
    1878:	85 32       	cpi	r24, 0x25	; 37
    187a:	29 f4       	brne	.+10     	; 0x1886 <vfprintf+0x8a>
    187c:	90 e0       	ldi	r25, 0x00	; 0
    187e:	b3 01       	movw	r22, r6
    1880:	0e 94 41 11 	call	0x2282	; 0x2282 <fputc>
    1884:	e7 cf       	rjmp	.-50     	; 0x1854 <vfprintf+0x58>
    1886:	98 2f       	mov	r25, r24
    1888:	ff 24       	eor	r15, r15
    188a:	ee 24       	eor	r14, r14
    188c:	99 24       	eor	r9, r9
    188e:	ff e1       	ldi	r31, 0x1F	; 31
    1890:	ff 15       	cp	r31, r15
    1892:	d0 f0       	brcs	.+52     	; 0x18c8 <vfprintf+0xcc>
    1894:	9b 32       	cpi	r25, 0x2B	; 43
    1896:	69 f0       	breq	.+26     	; 0x18b2 <vfprintf+0xb6>
    1898:	9c 32       	cpi	r25, 0x2C	; 44
    189a:	28 f4       	brcc	.+10     	; 0x18a6 <vfprintf+0xaa>
    189c:	90 32       	cpi	r25, 0x20	; 32
    189e:	59 f0       	breq	.+22     	; 0x18b6 <vfprintf+0xba>
    18a0:	93 32       	cpi	r25, 0x23	; 35
    18a2:	91 f4       	brne	.+36     	; 0x18c8 <vfprintf+0xcc>
    18a4:	0e c0       	rjmp	.+28     	; 0x18c2 <vfprintf+0xc6>
    18a6:	9d 32       	cpi	r25, 0x2D	; 45
    18a8:	49 f0       	breq	.+18     	; 0x18bc <vfprintf+0xc0>
    18aa:	90 33       	cpi	r25, 0x30	; 48
    18ac:	69 f4       	brne	.+26     	; 0x18c8 <vfprintf+0xcc>
    18ae:	41 e0       	ldi	r20, 0x01	; 1
    18b0:	24 c0       	rjmp	.+72     	; 0x18fa <vfprintf+0xfe>
    18b2:	52 e0       	ldi	r21, 0x02	; 2
    18b4:	f5 2a       	or	r15, r21
    18b6:	84 e0       	ldi	r24, 0x04	; 4
    18b8:	f8 2a       	or	r15, r24
    18ba:	28 c0       	rjmp	.+80     	; 0x190c <vfprintf+0x110>
    18bc:	98 e0       	ldi	r25, 0x08	; 8
    18be:	f9 2a       	or	r15, r25
    18c0:	25 c0       	rjmp	.+74     	; 0x190c <vfprintf+0x110>
    18c2:	e0 e1       	ldi	r30, 0x10	; 16
    18c4:	fe 2a       	or	r15, r30
    18c6:	22 c0       	rjmp	.+68     	; 0x190c <vfprintf+0x110>
    18c8:	f7 fc       	sbrc	r15, 7
    18ca:	29 c0       	rjmp	.+82     	; 0x191e <vfprintf+0x122>
    18cc:	89 2f       	mov	r24, r25
    18ce:	80 53       	subi	r24, 0x30	; 48
    18d0:	8a 30       	cpi	r24, 0x0A	; 10
    18d2:	70 f4       	brcc	.+28     	; 0x18f0 <vfprintf+0xf4>
    18d4:	f6 fe       	sbrs	r15, 6
    18d6:	05 c0       	rjmp	.+10     	; 0x18e2 <vfprintf+0xe6>
    18d8:	98 9c       	mul	r9, r8
    18da:	90 2c       	mov	r9, r0
    18dc:	11 24       	eor	r1, r1
    18de:	98 0e       	add	r9, r24
    18e0:	15 c0       	rjmp	.+42     	; 0x190c <vfprintf+0x110>
    18e2:	e8 9c       	mul	r14, r8
    18e4:	e0 2c       	mov	r14, r0
    18e6:	11 24       	eor	r1, r1
    18e8:	e8 0e       	add	r14, r24
    18ea:	f0 e2       	ldi	r31, 0x20	; 32
    18ec:	ff 2a       	or	r15, r31
    18ee:	0e c0       	rjmp	.+28     	; 0x190c <vfprintf+0x110>
    18f0:	9e 32       	cpi	r25, 0x2E	; 46
    18f2:	29 f4       	brne	.+10     	; 0x18fe <vfprintf+0x102>
    18f4:	f6 fc       	sbrc	r15, 6
    18f6:	6b c1       	rjmp	.+726    	; 0x1bce <vfprintf+0x3d2>
    18f8:	40 e4       	ldi	r20, 0x40	; 64
    18fa:	f4 2a       	or	r15, r20
    18fc:	07 c0       	rjmp	.+14     	; 0x190c <vfprintf+0x110>
    18fe:	9c 36       	cpi	r25, 0x6C	; 108
    1900:	19 f4       	brne	.+6      	; 0x1908 <vfprintf+0x10c>
    1902:	50 e8       	ldi	r21, 0x80	; 128
    1904:	f5 2a       	or	r15, r21
    1906:	02 c0       	rjmp	.+4      	; 0x190c <vfprintf+0x110>
    1908:	98 36       	cpi	r25, 0x68	; 104
    190a:	49 f4       	brne	.+18     	; 0x191e <vfprintf+0x122>
    190c:	f2 01       	movw	r30, r4
    190e:	23 fd       	sbrc	r18, 3
    1910:	95 91       	lpm	r25, Z+
    1912:	23 ff       	sbrs	r18, 3
    1914:	91 91       	ld	r25, Z+
    1916:	2f 01       	movw	r4, r30
    1918:	99 23       	and	r25, r25
    191a:	09 f0       	breq	.+2      	; 0x191e <vfprintf+0x122>
    191c:	b8 cf       	rjmp	.-144    	; 0x188e <vfprintf+0x92>
    191e:	89 2f       	mov	r24, r25
    1920:	85 54       	subi	r24, 0x45	; 69
    1922:	83 30       	cpi	r24, 0x03	; 3
    1924:	18 f0       	brcs	.+6      	; 0x192c <vfprintf+0x130>
    1926:	80 52       	subi	r24, 0x20	; 32
    1928:	83 30       	cpi	r24, 0x03	; 3
    192a:	38 f4       	brcc	.+14     	; 0x193a <vfprintf+0x13e>
    192c:	44 e0       	ldi	r20, 0x04	; 4
    192e:	50 e0       	ldi	r21, 0x00	; 0
    1930:	a4 0e       	add	r10, r20
    1932:	b5 1e       	adc	r11, r21
    1934:	5f e3       	ldi	r21, 0x3F	; 63
    1936:	59 83       	std	Y+1, r21	; 0x01
    1938:	0f c0       	rjmp	.+30     	; 0x1958 <vfprintf+0x15c>
    193a:	93 36       	cpi	r25, 0x63	; 99
    193c:	31 f0       	breq	.+12     	; 0x194a <vfprintf+0x14e>
    193e:	93 37       	cpi	r25, 0x73	; 115
    1940:	79 f0       	breq	.+30     	; 0x1960 <vfprintf+0x164>
    1942:	93 35       	cpi	r25, 0x53	; 83
    1944:	09 f0       	breq	.+2      	; 0x1948 <vfprintf+0x14c>
    1946:	56 c0       	rjmp	.+172    	; 0x19f4 <vfprintf+0x1f8>
    1948:	20 c0       	rjmp	.+64     	; 0x198a <vfprintf+0x18e>
    194a:	f5 01       	movw	r30, r10
    194c:	80 81       	ld	r24, Z
    194e:	89 83       	std	Y+1, r24	; 0x01
    1950:	42 e0       	ldi	r20, 0x02	; 2
    1952:	50 e0       	ldi	r21, 0x00	; 0
    1954:	a4 0e       	add	r10, r20
    1956:	b5 1e       	adc	r11, r21
    1958:	61 01       	movw	r12, r2
    195a:	01 e0       	ldi	r16, 0x01	; 1
    195c:	10 e0       	ldi	r17, 0x00	; 0
    195e:	12 c0       	rjmp	.+36     	; 0x1984 <vfprintf+0x188>
    1960:	f5 01       	movw	r30, r10
    1962:	c0 80       	ld	r12, Z
    1964:	d1 80       	ldd	r13, Z+1	; 0x01
    1966:	f6 fc       	sbrc	r15, 6
    1968:	03 c0       	rjmp	.+6      	; 0x1970 <vfprintf+0x174>
    196a:	6f ef       	ldi	r22, 0xFF	; 255
    196c:	7f ef       	ldi	r23, 0xFF	; 255
    196e:	02 c0       	rjmp	.+4      	; 0x1974 <vfprintf+0x178>
    1970:	69 2d       	mov	r22, r9
    1972:	70 e0       	ldi	r23, 0x00	; 0
    1974:	42 e0       	ldi	r20, 0x02	; 2
    1976:	50 e0       	ldi	r21, 0x00	; 0
    1978:	a4 0e       	add	r10, r20
    197a:	b5 1e       	adc	r11, r21
    197c:	c6 01       	movw	r24, r12
    197e:	0e 94 f4 10 	call	0x21e8	; 0x21e8 <strnlen>
    1982:	8c 01       	movw	r16, r24
    1984:	5f e7       	ldi	r21, 0x7F	; 127
    1986:	f5 22       	and	r15, r21
    1988:	14 c0       	rjmp	.+40     	; 0x19b2 <vfprintf+0x1b6>
    198a:	f5 01       	movw	r30, r10
    198c:	c0 80       	ld	r12, Z
    198e:	d1 80       	ldd	r13, Z+1	; 0x01
    1990:	f6 fc       	sbrc	r15, 6
    1992:	03 c0       	rjmp	.+6      	; 0x199a <vfprintf+0x19e>
    1994:	6f ef       	ldi	r22, 0xFF	; 255
    1996:	7f ef       	ldi	r23, 0xFF	; 255
    1998:	02 c0       	rjmp	.+4      	; 0x199e <vfprintf+0x1a2>
    199a:	69 2d       	mov	r22, r9
    199c:	70 e0       	ldi	r23, 0x00	; 0
    199e:	42 e0       	ldi	r20, 0x02	; 2
    19a0:	50 e0       	ldi	r21, 0x00	; 0
    19a2:	a4 0e       	add	r10, r20
    19a4:	b5 1e       	adc	r11, r21
    19a6:	c6 01       	movw	r24, r12
    19a8:	0e 94 e9 10 	call	0x21d2	; 0x21d2 <strnlen_P>
    19ac:	8c 01       	movw	r16, r24
    19ae:	50 e8       	ldi	r21, 0x80	; 128
    19b0:	f5 2a       	or	r15, r21
    19b2:	f3 fe       	sbrs	r15, 3
    19b4:	07 c0       	rjmp	.+14     	; 0x19c4 <vfprintf+0x1c8>
    19b6:	1a c0       	rjmp	.+52     	; 0x19ec <vfprintf+0x1f0>
    19b8:	80 e2       	ldi	r24, 0x20	; 32
    19ba:	90 e0       	ldi	r25, 0x00	; 0
    19bc:	b3 01       	movw	r22, r6
    19be:	0e 94 41 11 	call	0x2282	; 0x2282 <fputc>
    19c2:	ea 94       	dec	r14
    19c4:	8e 2d       	mov	r24, r14
    19c6:	90 e0       	ldi	r25, 0x00	; 0
    19c8:	08 17       	cp	r16, r24
    19ca:	19 07       	cpc	r17, r25
    19cc:	a8 f3       	brcs	.-22     	; 0x19b8 <vfprintf+0x1bc>
    19ce:	0e c0       	rjmp	.+28     	; 0x19ec <vfprintf+0x1f0>
    19d0:	f6 01       	movw	r30, r12
    19d2:	f7 fc       	sbrc	r15, 7
    19d4:	85 91       	lpm	r24, Z+
    19d6:	f7 fe       	sbrs	r15, 7
    19d8:	81 91       	ld	r24, Z+
    19da:	6f 01       	movw	r12, r30
    19dc:	90 e0       	ldi	r25, 0x00	; 0
    19de:	b3 01       	movw	r22, r6
    19e0:	0e 94 41 11 	call	0x2282	; 0x2282 <fputc>
    19e4:	e1 10       	cpse	r14, r1
    19e6:	ea 94       	dec	r14
    19e8:	01 50       	subi	r16, 0x01	; 1
    19ea:	10 40       	sbci	r17, 0x00	; 0
    19ec:	01 15       	cp	r16, r1
    19ee:	11 05       	cpc	r17, r1
    19f0:	79 f7       	brne	.-34     	; 0x19d0 <vfprintf+0x1d4>
    19f2:	ea c0       	rjmp	.+468    	; 0x1bc8 <vfprintf+0x3cc>
    19f4:	94 36       	cpi	r25, 0x64	; 100
    19f6:	11 f0       	breq	.+4      	; 0x19fc <vfprintf+0x200>
    19f8:	99 36       	cpi	r25, 0x69	; 105
    19fa:	69 f5       	brne	.+90     	; 0x1a56 <vfprintf+0x25a>
    19fc:	f7 fe       	sbrs	r15, 7
    19fe:	08 c0       	rjmp	.+16     	; 0x1a10 <vfprintf+0x214>
    1a00:	f5 01       	movw	r30, r10
    1a02:	20 81       	ld	r18, Z
    1a04:	31 81       	ldd	r19, Z+1	; 0x01
    1a06:	42 81       	ldd	r20, Z+2	; 0x02
    1a08:	53 81       	ldd	r21, Z+3	; 0x03
    1a0a:	84 e0       	ldi	r24, 0x04	; 4
    1a0c:	90 e0       	ldi	r25, 0x00	; 0
    1a0e:	0a c0       	rjmp	.+20     	; 0x1a24 <vfprintf+0x228>
    1a10:	f5 01       	movw	r30, r10
    1a12:	80 81       	ld	r24, Z
    1a14:	91 81       	ldd	r25, Z+1	; 0x01
    1a16:	9c 01       	movw	r18, r24
    1a18:	44 27       	eor	r20, r20
    1a1a:	37 fd       	sbrc	r19, 7
    1a1c:	40 95       	com	r20
    1a1e:	54 2f       	mov	r21, r20
    1a20:	82 e0       	ldi	r24, 0x02	; 2
    1a22:	90 e0       	ldi	r25, 0x00	; 0
    1a24:	a8 0e       	add	r10, r24
    1a26:	b9 1e       	adc	r11, r25
    1a28:	9f e6       	ldi	r25, 0x6F	; 111
    1a2a:	f9 22       	and	r15, r25
    1a2c:	57 ff       	sbrs	r21, 7
    1a2e:	09 c0       	rjmp	.+18     	; 0x1a42 <vfprintf+0x246>
    1a30:	50 95       	com	r21
    1a32:	40 95       	com	r20
    1a34:	30 95       	com	r19
    1a36:	21 95       	neg	r18
    1a38:	3f 4f       	sbci	r19, 0xFF	; 255
    1a3a:	4f 4f       	sbci	r20, 0xFF	; 255
    1a3c:	5f 4f       	sbci	r21, 0xFF	; 255
    1a3e:	e0 e8       	ldi	r30, 0x80	; 128
    1a40:	fe 2a       	or	r15, r30
    1a42:	ca 01       	movw	r24, r20
    1a44:	b9 01       	movw	r22, r18
    1a46:	a1 01       	movw	r20, r2
    1a48:	2a e0       	ldi	r18, 0x0A	; 10
    1a4a:	30 e0       	ldi	r19, 0x00	; 0
    1a4c:	0e 94 87 11 	call	0x230e	; 0x230e <__ultoa_invert>
    1a50:	d8 2e       	mov	r13, r24
    1a52:	d2 18       	sub	r13, r2
    1a54:	40 c0       	rjmp	.+128    	; 0x1ad6 <vfprintf+0x2da>
    1a56:	95 37       	cpi	r25, 0x75	; 117
    1a58:	29 f4       	brne	.+10     	; 0x1a64 <vfprintf+0x268>
    1a5a:	1f 2d       	mov	r17, r15
    1a5c:	1f 7e       	andi	r17, 0xEF	; 239
    1a5e:	2a e0       	ldi	r18, 0x0A	; 10
    1a60:	30 e0       	ldi	r19, 0x00	; 0
    1a62:	1d c0       	rjmp	.+58     	; 0x1a9e <vfprintf+0x2a2>
    1a64:	1f 2d       	mov	r17, r15
    1a66:	19 7f       	andi	r17, 0xF9	; 249
    1a68:	9f 36       	cpi	r25, 0x6F	; 111
    1a6a:	61 f0       	breq	.+24     	; 0x1a84 <vfprintf+0x288>
    1a6c:	90 37       	cpi	r25, 0x70	; 112
    1a6e:	20 f4       	brcc	.+8      	; 0x1a78 <vfprintf+0x27c>
    1a70:	98 35       	cpi	r25, 0x58	; 88
    1a72:	09 f0       	breq	.+2      	; 0x1a76 <vfprintf+0x27a>
    1a74:	ac c0       	rjmp	.+344    	; 0x1bce <vfprintf+0x3d2>
    1a76:	0f c0       	rjmp	.+30     	; 0x1a96 <vfprintf+0x29a>
    1a78:	90 37       	cpi	r25, 0x70	; 112
    1a7a:	39 f0       	breq	.+14     	; 0x1a8a <vfprintf+0x28e>
    1a7c:	98 37       	cpi	r25, 0x78	; 120
    1a7e:	09 f0       	breq	.+2      	; 0x1a82 <vfprintf+0x286>
    1a80:	a6 c0       	rjmp	.+332    	; 0x1bce <vfprintf+0x3d2>
    1a82:	04 c0       	rjmp	.+8      	; 0x1a8c <vfprintf+0x290>
    1a84:	28 e0       	ldi	r18, 0x08	; 8
    1a86:	30 e0       	ldi	r19, 0x00	; 0
    1a88:	0a c0       	rjmp	.+20     	; 0x1a9e <vfprintf+0x2a2>
    1a8a:	10 61       	ori	r17, 0x10	; 16
    1a8c:	14 fd       	sbrc	r17, 4
    1a8e:	14 60       	ori	r17, 0x04	; 4
    1a90:	20 e1       	ldi	r18, 0x10	; 16
    1a92:	30 e0       	ldi	r19, 0x00	; 0
    1a94:	04 c0       	rjmp	.+8      	; 0x1a9e <vfprintf+0x2a2>
    1a96:	14 fd       	sbrc	r17, 4
    1a98:	16 60       	ori	r17, 0x06	; 6
    1a9a:	20 e1       	ldi	r18, 0x10	; 16
    1a9c:	32 e0       	ldi	r19, 0x02	; 2
    1a9e:	17 ff       	sbrs	r17, 7
    1aa0:	08 c0       	rjmp	.+16     	; 0x1ab2 <vfprintf+0x2b6>
    1aa2:	f5 01       	movw	r30, r10
    1aa4:	60 81       	ld	r22, Z
    1aa6:	71 81       	ldd	r23, Z+1	; 0x01
    1aa8:	82 81       	ldd	r24, Z+2	; 0x02
    1aaa:	93 81       	ldd	r25, Z+3	; 0x03
    1aac:	44 e0       	ldi	r20, 0x04	; 4
    1aae:	50 e0       	ldi	r21, 0x00	; 0
    1ab0:	08 c0       	rjmp	.+16     	; 0x1ac2 <vfprintf+0x2c6>
    1ab2:	f5 01       	movw	r30, r10
    1ab4:	80 81       	ld	r24, Z
    1ab6:	91 81       	ldd	r25, Z+1	; 0x01
    1ab8:	bc 01       	movw	r22, r24
    1aba:	80 e0       	ldi	r24, 0x00	; 0
    1abc:	90 e0       	ldi	r25, 0x00	; 0
    1abe:	42 e0       	ldi	r20, 0x02	; 2
    1ac0:	50 e0       	ldi	r21, 0x00	; 0
    1ac2:	a4 0e       	add	r10, r20
    1ac4:	b5 1e       	adc	r11, r21
    1ac6:	a1 01       	movw	r20, r2
    1ac8:	0e 94 87 11 	call	0x230e	; 0x230e <__ultoa_invert>
    1acc:	d8 2e       	mov	r13, r24
    1ace:	d2 18       	sub	r13, r2
    1ad0:	8f e7       	ldi	r24, 0x7F	; 127
    1ad2:	f8 2e       	mov	r15, r24
    1ad4:	f1 22       	and	r15, r17
    1ad6:	f6 fe       	sbrs	r15, 6
    1ad8:	0b c0       	rjmp	.+22     	; 0x1af0 <vfprintf+0x2f4>
    1ada:	5e ef       	ldi	r21, 0xFE	; 254
    1adc:	f5 22       	and	r15, r21
    1ade:	d9 14       	cp	r13, r9
    1ae0:	38 f4       	brcc	.+14     	; 0x1af0 <vfprintf+0x2f4>
    1ae2:	f4 fe       	sbrs	r15, 4
    1ae4:	07 c0       	rjmp	.+14     	; 0x1af4 <vfprintf+0x2f8>
    1ae6:	f2 fc       	sbrc	r15, 2
    1ae8:	05 c0       	rjmp	.+10     	; 0x1af4 <vfprintf+0x2f8>
    1aea:	8f ee       	ldi	r24, 0xEF	; 239
    1aec:	f8 22       	and	r15, r24
    1aee:	02 c0       	rjmp	.+4      	; 0x1af4 <vfprintf+0x2f8>
    1af0:	1d 2d       	mov	r17, r13
    1af2:	01 c0       	rjmp	.+2      	; 0x1af6 <vfprintf+0x2fa>
    1af4:	19 2d       	mov	r17, r9
    1af6:	f4 fe       	sbrs	r15, 4
    1af8:	0d c0       	rjmp	.+26     	; 0x1b14 <vfprintf+0x318>
    1afa:	fe 01       	movw	r30, r28
    1afc:	ed 0d       	add	r30, r13
    1afe:	f1 1d       	adc	r31, r1
    1b00:	80 81       	ld	r24, Z
    1b02:	80 33       	cpi	r24, 0x30	; 48
    1b04:	19 f4       	brne	.+6      	; 0x1b0c <vfprintf+0x310>
    1b06:	99 ee       	ldi	r25, 0xE9	; 233
    1b08:	f9 22       	and	r15, r25
    1b0a:	08 c0       	rjmp	.+16     	; 0x1b1c <vfprintf+0x320>
    1b0c:	1f 5f       	subi	r17, 0xFF	; 255
    1b0e:	f2 fe       	sbrs	r15, 2
    1b10:	05 c0       	rjmp	.+10     	; 0x1b1c <vfprintf+0x320>
    1b12:	03 c0       	rjmp	.+6      	; 0x1b1a <vfprintf+0x31e>
    1b14:	8f 2d       	mov	r24, r15
    1b16:	86 78       	andi	r24, 0x86	; 134
    1b18:	09 f0       	breq	.+2      	; 0x1b1c <vfprintf+0x320>
    1b1a:	1f 5f       	subi	r17, 0xFF	; 255
    1b1c:	0f 2d       	mov	r16, r15
    1b1e:	f3 fc       	sbrc	r15, 3
    1b20:	14 c0       	rjmp	.+40     	; 0x1b4a <vfprintf+0x34e>
    1b22:	f0 fe       	sbrs	r15, 0
    1b24:	0f c0       	rjmp	.+30     	; 0x1b44 <vfprintf+0x348>
    1b26:	1e 15       	cp	r17, r14
    1b28:	10 f0       	brcs	.+4      	; 0x1b2e <vfprintf+0x332>
    1b2a:	9d 2c       	mov	r9, r13
    1b2c:	0b c0       	rjmp	.+22     	; 0x1b44 <vfprintf+0x348>
    1b2e:	9d 2c       	mov	r9, r13
    1b30:	9e 0c       	add	r9, r14
    1b32:	91 1a       	sub	r9, r17
    1b34:	1e 2d       	mov	r17, r14
    1b36:	06 c0       	rjmp	.+12     	; 0x1b44 <vfprintf+0x348>
    1b38:	80 e2       	ldi	r24, 0x20	; 32
    1b3a:	90 e0       	ldi	r25, 0x00	; 0
    1b3c:	b3 01       	movw	r22, r6
    1b3e:	0e 94 41 11 	call	0x2282	; 0x2282 <fputc>
    1b42:	1f 5f       	subi	r17, 0xFF	; 255
    1b44:	1e 15       	cp	r17, r14
    1b46:	c0 f3       	brcs	.-16     	; 0x1b38 <vfprintf+0x33c>
    1b48:	04 c0       	rjmp	.+8      	; 0x1b52 <vfprintf+0x356>
    1b4a:	1e 15       	cp	r17, r14
    1b4c:	10 f4       	brcc	.+4      	; 0x1b52 <vfprintf+0x356>
    1b4e:	e1 1a       	sub	r14, r17
    1b50:	01 c0       	rjmp	.+2      	; 0x1b54 <vfprintf+0x358>
    1b52:	ee 24       	eor	r14, r14
    1b54:	04 ff       	sbrs	r16, 4
    1b56:	0f c0       	rjmp	.+30     	; 0x1b76 <vfprintf+0x37a>
    1b58:	80 e3       	ldi	r24, 0x30	; 48
    1b5a:	90 e0       	ldi	r25, 0x00	; 0
    1b5c:	b3 01       	movw	r22, r6
    1b5e:	0e 94 41 11 	call	0x2282	; 0x2282 <fputc>
    1b62:	02 ff       	sbrs	r16, 2
    1b64:	1d c0       	rjmp	.+58     	; 0x1ba0 <vfprintf+0x3a4>
    1b66:	01 fd       	sbrc	r16, 1
    1b68:	03 c0       	rjmp	.+6      	; 0x1b70 <vfprintf+0x374>
    1b6a:	88 e7       	ldi	r24, 0x78	; 120
    1b6c:	90 e0       	ldi	r25, 0x00	; 0
    1b6e:	0e c0       	rjmp	.+28     	; 0x1b8c <vfprintf+0x390>
    1b70:	88 e5       	ldi	r24, 0x58	; 88
    1b72:	90 e0       	ldi	r25, 0x00	; 0
    1b74:	0b c0       	rjmp	.+22     	; 0x1b8c <vfprintf+0x390>
    1b76:	80 2f       	mov	r24, r16
    1b78:	86 78       	andi	r24, 0x86	; 134
    1b7a:	91 f0       	breq	.+36     	; 0x1ba0 <vfprintf+0x3a4>
    1b7c:	01 ff       	sbrs	r16, 1
    1b7e:	02 c0       	rjmp	.+4      	; 0x1b84 <vfprintf+0x388>
    1b80:	8b e2       	ldi	r24, 0x2B	; 43
    1b82:	01 c0       	rjmp	.+2      	; 0x1b86 <vfprintf+0x38a>
    1b84:	80 e2       	ldi	r24, 0x20	; 32
    1b86:	f7 fc       	sbrc	r15, 7
    1b88:	8d e2       	ldi	r24, 0x2D	; 45
    1b8a:	90 e0       	ldi	r25, 0x00	; 0
    1b8c:	b3 01       	movw	r22, r6
    1b8e:	0e 94 41 11 	call	0x2282	; 0x2282 <fputc>
    1b92:	06 c0       	rjmp	.+12     	; 0x1ba0 <vfprintf+0x3a4>
    1b94:	80 e3       	ldi	r24, 0x30	; 48
    1b96:	90 e0       	ldi	r25, 0x00	; 0
    1b98:	b3 01       	movw	r22, r6
    1b9a:	0e 94 41 11 	call	0x2282	; 0x2282 <fputc>
    1b9e:	9a 94       	dec	r9
    1ba0:	d9 14       	cp	r13, r9
    1ba2:	c0 f3       	brcs	.-16     	; 0x1b94 <vfprintf+0x398>
    1ba4:	da 94       	dec	r13
    1ba6:	f1 01       	movw	r30, r2
    1ba8:	ed 0d       	add	r30, r13
    1baa:	f1 1d       	adc	r31, r1
    1bac:	80 81       	ld	r24, Z
    1bae:	90 e0       	ldi	r25, 0x00	; 0
    1bb0:	b3 01       	movw	r22, r6
    1bb2:	0e 94 41 11 	call	0x2282	; 0x2282 <fputc>
    1bb6:	dd 20       	and	r13, r13
    1bb8:	a9 f7       	brne	.-22     	; 0x1ba4 <vfprintf+0x3a8>
    1bba:	06 c0       	rjmp	.+12     	; 0x1bc8 <vfprintf+0x3cc>
    1bbc:	80 e2       	ldi	r24, 0x20	; 32
    1bbe:	90 e0       	ldi	r25, 0x00	; 0
    1bc0:	b3 01       	movw	r22, r6
    1bc2:	0e 94 41 11 	call	0x2282	; 0x2282 <fputc>
    1bc6:	ea 94       	dec	r14
    1bc8:	ee 20       	and	r14, r14
    1bca:	c1 f7       	brne	.-16     	; 0x1bbc <vfprintf+0x3c0>
    1bcc:	43 ce       	rjmp	.-890    	; 0x1854 <vfprintf+0x58>
    1bce:	f3 01       	movw	r30, r6
    1bd0:	66 81       	ldd	r22, Z+6	; 0x06
    1bd2:	77 81       	ldd	r23, Z+7	; 0x07
    1bd4:	cb 01       	movw	r24, r22
    1bd6:	2b 96       	adiw	r28, 0x0b	; 11
    1bd8:	0f b6       	in	r0, 0x3f	; 63
    1bda:	f8 94       	cli
    1bdc:	de bf       	out	0x3e, r29	; 62
    1bde:	0f be       	out	0x3f, r0	; 63
    1be0:	cd bf       	out	0x3d, r28	; 61
    1be2:	cf 91       	pop	r28
    1be4:	df 91       	pop	r29
    1be6:	1f 91       	pop	r17
    1be8:	0f 91       	pop	r16
    1bea:	ff 90       	pop	r15
    1bec:	ef 90       	pop	r14
    1bee:	df 90       	pop	r13
    1bf0:	cf 90       	pop	r12
    1bf2:	bf 90       	pop	r11
    1bf4:	af 90       	pop	r10
    1bf6:	9f 90       	pop	r9
    1bf8:	8f 90       	pop	r8
    1bfa:	7f 90       	pop	r7
    1bfc:	6f 90       	pop	r6
    1bfe:	5f 90       	pop	r5
    1c00:	4f 90       	pop	r4
    1c02:	3f 90       	pop	r3
    1c04:	2f 90       	pop	r2
    1c06:	08 95       	ret

00001c08 <putval>:
    1c08:	fc 01       	movw	r30, r24
    1c0a:	20 fd       	sbrc	r18, 0
    1c0c:	08 c0       	rjmp	.+16     	; 0x1c1e <putval+0x16>
    1c0e:	23 fd       	sbrc	r18, 3
    1c10:	05 c0       	rjmp	.+10     	; 0x1c1c <putval+0x14>
    1c12:	22 ff       	sbrs	r18, 2
    1c14:	02 c0       	rjmp	.+4      	; 0x1c1a <putval+0x12>
    1c16:	73 83       	std	Z+3, r23	; 0x03
    1c18:	62 83       	std	Z+2, r22	; 0x02
    1c1a:	51 83       	std	Z+1, r21	; 0x01
    1c1c:	40 83       	st	Z, r20
    1c1e:	08 95       	ret

00001c20 <mulacc>:
    1c20:	ef 92       	push	r14
    1c22:	ff 92       	push	r15
    1c24:	0f 93       	push	r16
    1c26:	1f 93       	push	r17
    1c28:	44 ff       	sbrs	r20, 4
    1c2a:	02 c0       	rjmp	.+4      	; 0x1c30 <mulacc+0x10>
    1c2c:	33 e0       	ldi	r19, 0x03	; 3
    1c2e:	11 c0       	rjmp	.+34     	; 0x1c52 <mulacc+0x32>
    1c30:	46 ff       	sbrs	r20, 6
    1c32:	02 c0       	rjmp	.+4      	; 0x1c38 <mulacc+0x18>
    1c34:	34 e0       	ldi	r19, 0x04	; 4
    1c36:	0d c0       	rjmp	.+26     	; 0x1c52 <mulacc+0x32>
    1c38:	db 01       	movw	r26, r22
    1c3a:	fc 01       	movw	r30, r24
    1c3c:	aa 0f       	add	r26, r26
    1c3e:	bb 1f       	adc	r27, r27
    1c40:	ee 1f       	adc	r30, r30
    1c42:	ff 1f       	adc	r31, r31
    1c44:	10 94       	com	r1
    1c46:	d1 f7       	brne	.-12     	; 0x1c3c <mulacc+0x1c>
    1c48:	6a 0f       	add	r22, r26
    1c4a:	7b 1f       	adc	r23, r27
    1c4c:	8e 1f       	adc	r24, r30
    1c4e:	9f 1f       	adc	r25, r31
    1c50:	31 e0       	ldi	r19, 0x01	; 1
    1c52:	66 0f       	add	r22, r22
    1c54:	77 1f       	adc	r23, r23
    1c56:	88 1f       	adc	r24, r24
    1c58:	99 1f       	adc	r25, r25
    1c5a:	31 50       	subi	r19, 0x01	; 1
    1c5c:	d1 f7       	brne	.-12     	; 0x1c52 <mulacc+0x32>
    1c5e:	7b 01       	movw	r14, r22
    1c60:	8c 01       	movw	r16, r24
    1c62:	e2 0e       	add	r14, r18
    1c64:	f1 1c       	adc	r15, r1
    1c66:	01 1d       	adc	r16, r1
    1c68:	11 1d       	adc	r17, r1
    1c6a:	a8 01       	movw	r20, r16
    1c6c:	97 01       	movw	r18, r14
    1c6e:	b7 01       	movw	r22, r14
    1c70:	ca 01       	movw	r24, r20
    1c72:	1f 91       	pop	r17
    1c74:	0f 91       	pop	r16
    1c76:	ff 90       	pop	r15
    1c78:	ef 90       	pop	r14
    1c7a:	08 95       	ret

00001c7c <skip_spaces>:
    1c7c:	0f 93       	push	r16
    1c7e:	1f 93       	push	r17
    1c80:	cf 93       	push	r28
    1c82:	df 93       	push	r29
    1c84:	8c 01       	movw	r16, r24
    1c86:	c8 01       	movw	r24, r16
    1c88:	0e 94 ff 10 	call	0x21fe	; 0x21fe <fgetc>
    1c8c:	ec 01       	movw	r28, r24
    1c8e:	97 fd       	sbrc	r25, 7
    1c90:	08 c0       	rjmp	.+16     	; 0x1ca2 <skip_spaces+0x26>
    1c92:	0e 94 d6 10 	call	0x21ac	; 0x21ac <isspace>
    1c96:	89 2b       	or	r24, r25
    1c98:	b1 f7       	brne	.-20     	; 0x1c86 <skip_spaces+0xa>
    1c9a:	ce 01       	movw	r24, r28
    1c9c:	b8 01       	movw	r22, r16
    1c9e:	0e 94 6d 11 	call	0x22da	; 0x22da <ungetc>
    1ca2:	ce 01       	movw	r24, r28
    1ca4:	df 91       	pop	r29
    1ca6:	cf 91       	pop	r28
    1ca8:	1f 91       	pop	r17
    1caa:	0f 91       	pop	r16
    1cac:	08 95       	ret

00001cae <conv_int>:
    1cae:	af 92       	push	r10
    1cb0:	bf 92       	push	r11
    1cb2:	cf 92       	push	r12
    1cb4:	df 92       	push	r13
    1cb6:	ef 92       	push	r14
    1cb8:	ff 92       	push	r15
    1cba:	0f 93       	push	r16
    1cbc:	1f 93       	push	r17
    1cbe:	cf 93       	push	r28
    1cc0:	df 93       	push	r29
    1cc2:	ec 01       	movw	r28, r24
    1cc4:	c6 2e       	mov	r12, r22
    1cc6:	5a 01       	movw	r10, r20
    1cc8:	12 2f       	mov	r17, r18
    1cca:	0e 94 ff 10 	call	0x21fe	; 0x21fe <fgetc>
    1cce:	ac 01       	movw	r20, r24
    1cd0:	8b 32       	cpi	r24, 0x2B	; 43
    1cd2:	19 f0       	breq	.+6      	; 0x1cda <conv_int+0x2c>
    1cd4:	8d 32       	cpi	r24, 0x2D	; 45
    1cd6:	51 f4       	brne	.+20     	; 0x1cec <conv_int+0x3e>
    1cd8:	10 68       	ori	r17, 0x80	; 128
    1cda:	ca 94       	dec	r12
    1cdc:	09 f4       	brne	.+2      	; 0x1ce0 <conv_int+0x32>
    1cde:	6d c0       	rjmp	.+218    	; 0x1dba <conv_int+0x10c>
    1ce0:	ce 01       	movw	r24, r28
    1ce2:	0e 94 ff 10 	call	0x21fe	; 0x21fe <fgetc>
    1ce6:	ac 01       	movw	r20, r24
    1ce8:	97 fd       	sbrc	r25, 7
    1cea:	67 c0       	rjmp	.+206    	; 0x1dba <conv_int+0x10c>
    1cec:	6d ef       	ldi	r22, 0xFD	; 253
    1cee:	d6 2e       	mov	r13, r22
    1cf0:	d1 22       	and	r13, r17
    1cf2:	8d 2d       	mov	r24, r13
    1cf4:	80 73       	andi	r24, 0x30	; 48
    1cf6:	01 f5       	brne	.+64     	; 0x1d38 <conv_int+0x8a>
    1cf8:	40 33       	cpi	r20, 0x30	; 48
    1cfa:	f1 f4       	brne	.+60     	; 0x1d38 <conv_int+0x8a>
    1cfc:	ca 94       	dec	r12
    1cfe:	09 f4       	brne	.+2      	; 0x1d02 <conv_int+0x54>
    1d00:	47 c0       	rjmp	.+142    	; 0x1d90 <conv_int+0xe2>
    1d02:	ce 01       	movw	r24, r28
    1d04:	0e 94 ff 10 	call	0x21fe	; 0x21fe <fgetc>
    1d08:	ac 01       	movw	r20, r24
    1d0a:	97 fd       	sbrc	r25, 7
    1d0c:	41 c0       	rjmp	.+130    	; 0x1d90 <conv_int+0xe2>
    1d0e:	82 e0       	ldi	r24, 0x02	; 2
    1d10:	d8 2a       	or	r13, r24
    1d12:	48 37       	cpi	r20, 0x78	; 120
    1d14:	11 f0       	breq	.+4      	; 0x1d1a <conv_int+0x6c>
    1d16:	48 35       	cpi	r20, 0x58	; 88
    1d18:	59 f4       	brne	.+22     	; 0x1d30 <conv_int+0x82>
    1d1a:	80 e4       	ldi	r24, 0x40	; 64
    1d1c:	d8 2a       	or	r13, r24
    1d1e:	ca 94       	dec	r12
    1d20:	b9 f1       	breq	.+110    	; 0x1d90 <conv_int+0xe2>
    1d22:	ce 01       	movw	r24, r28
    1d24:	0e 94 ff 10 	call	0x21fe	; 0x21fe <fgetc>
    1d28:	ac 01       	movw	r20, r24
    1d2a:	99 23       	and	r25, r25
    1d2c:	2c f4       	brge	.+10     	; 0x1d38 <conv_int+0x8a>
    1d2e:	30 c0       	rjmp	.+96     	; 0x1d90 <conv_int+0xe2>
    1d30:	d6 fc       	sbrc	r13, 6
    1d32:	02 c0       	rjmp	.+4      	; 0x1d38 <conv_int+0x8a>
    1d34:	80 e1       	ldi	r24, 0x10	; 16
    1d36:	d8 2a       	or	r13, r24
    1d38:	ee 24       	eor	r14, r14
    1d3a:	ff 24       	eor	r15, r15
    1d3c:	87 01       	movw	r16, r14
    1d3e:	24 2f       	mov	r18, r20
    1d40:	20 53       	subi	r18, 0x30	; 48
    1d42:	28 30       	cpi	r18, 0x08	; 8
    1d44:	88 f0       	brcs	.+34     	; 0x1d68 <conv_int+0xba>
    1d46:	d4 fc       	sbrc	r13, 4
    1d48:	09 c0       	rjmp	.+18     	; 0x1d5c <conv_int+0xae>
    1d4a:	2a 30       	cpi	r18, 0x0A	; 10
    1d4c:	68 f0       	brcs	.+26     	; 0x1d68 <conv_int+0xba>
    1d4e:	d6 fe       	sbrs	r13, 6
    1d50:	05 c0       	rjmp	.+10     	; 0x1d5c <conv_int+0xae>
    1d52:	2f 7d       	andi	r18, 0xDF	; 223
    1d54:	82 2f       	mov	r24, r18
    1d56:	81 51       	subi	r24, 0x11	; 17
    1d58:	86 30       	cpi	r24, 0x06	; 6
    1d5a:	28 f0       	brcs	.+10     	; 0x1d66 <conv_int+0xb8>
    1d5c:	ca 01       	movw	r24, r20
    1d5e:	be 01       	movw	r22, r28
    1d60:	0e 94 6d 11 	call	0x22da	; 0x22da <ungetc>
    1d64:	12 c0       	rjmp	.+36     	; 0x1d8a <conv_int+0xdc>
    1d66:	27 50       	subi	r18, 0x07	; 7
    1d68:	c8 01       	movw	r24, r16
    1d6a:	b7 01       	movw	r22, r14
    1d6c:	4d 2d       	mov	r20, r13
    1d6e:	0e 94 10 0e 	call	0x1c20	; 0x1c20 <mulacc>
    1d72:	7b 01       	movw	r14, r22
    1d74:	8c 01       	movw	r16, r24
    1d76:	82 e0       	ldi	r24, 0x02	; 2
    1d78:	d8 2a       	or	r13, r24
    1d7a:	ca 94       	dec	r12
    1d7c:	61 f0       	breq	.+24     	; 0x1d96 <conv_int+0xe8>
    1d7e:	ce 01       	movw	r24, r28
    1d80:	0e 94 ff 10 	call	0x21fe	; 0x21fe <fgetc>
    1d84:	ac 01       	movw	r20, r24
    1d86:	97 ff       	sbrs	r25, 7
    1d88:	da cf       	rjmp	.-76     	; 0x1d3e <conv_int+0x90>
    1d8a:	d1 fc       	sbrc	r13, 1
    1d8c:	04 c0       	rjmp	.+8      	; 0x1d96 <conv_int+0xe8>
    1d8e:	15 c0       	rjmp	.+42     	; 0x1dba <conv_int+0x10c>
    1d90:	ee 24       	eor	r14, r14
    1d92:	ff 24       	eor	r15, r15
    1d94:	87 01       	movw	r16, r14
    1d96:	d7 fe       	sbrs	r13, 7
    1d98:	08 c0       	rjmp	.+16     	; 0x1daa <conv_int+0xfc>
    1d9a:	10 95       	com	r17
    1d9c:	00 95       	com	r16
    1d9e:	f0 94       	com	r15
    1da0:	e0 94       	com	r14
    1da2:	e1 1c       	adc	r14, r1
    1da4:	f1 1c       	adc	r15, r1
    1da6:	01 1d       	adc	r16, r1
    1da8:	11 1d       	adc	r17, r1
    1daa:	c5 01       	movw	r24, r10
    1dac:	b8 01       	movw	r22, r16
    1dae:	a7 01       	movw	r20, r14
    1db0:	2d 2d       	mov	r18, r13
    1db2:	0e 94 04 0e 	call	0x1c08	; 0x1c08 <putval>
    1db6:	81 e0       	ldi	r24, 0x01	; 1
    1db8:	01 c0       	rjmp	.+2      	; 0x1dbc <conv_int+0x10e>
    1dba:	80 e0       	ldi	r24, 0x00	; 0
    1dbc:	df 91       	pop	r29
    1dbe:	cf 91       	pop	r28
    1dc0:	1f 91       	pop	r17
    1dc2:	0f 91       	pop	r16
    1dc4:	ff 90       	pop	r15
    1dc6:	ef 90       	pop	r14
    1dc8:	df 90       	pop	r13
    1dca:	cf 90       	pop	r12
    1dcc:	bf 90       	pop	r11
    1dce:	af 90       	pop	r10
    1dd0:	08 95       	ret

00001dd2 <conv_brk>:
    1dd2:	6f 92       	push	r6
    1dd4:	7f 92       	push	r7
    1dd6:	8f 92       	push	r8
    1dd8:	9f 92       	push	r9
    1dda:	af 92       	push	r10
    1ddc:	bf 92       	push	r11
    1dde:	cf 92       	push	r12
    1de0:	df 92       	push	r13
    1de2:	ef 92       	push	r14
    1de4:	ff 92       	push	r15
    1de6:	0f 93       	push	r16
    1de8:	1f 93       	push	r17
    1dea:	df 93       	push	r29
    1dec:	cf 93       	push	r28
    1dee:	cd b7       	in	r28, 0x3d	; 61
    1df0:	de b7       	in	r29, 0x3e	; 62
    1df2:	a0 97       	sbiw	r28, 0x20	; 32
    1df4:	0f b6       	in	r0, 0x3f	; 63
    1df6:	f8 94       	cli
    1df8:	de bf       	out	0x3e, r29	; 62
    1dfa:	0f be       	out	0x3f, r0	; 63
    1dfc:	cd bf       	out	0x3d, r28	; 61
    1dfe:	6c 01       	movw	r12, r24
    1e00:	a6 2e       	mov	r10, r22
    1e02:	8a 01       	movw	r16, r20
    1e04:	79 01       	movw	r14, r18
    1e06:	fe 01       	movw	r30, r28
    1e08:	31 96       	adiw	r30, 0x01	; 1
    1e0a:	80 e2       	ldi	r24, 0x20	; 32
    1e0c:	df 01       	movw	r26, r30
    1e0e:	1d 92       	st	X+, r1
    1e10:	8a 95       	dec	r24
    1e12:	e9 f7       	brne	.-6      	; 0x1e0e <conv_brk+0x3c>
    1e14:	70 e0       	ldi	r23, 0x00	; 0
    1e16:	30 e0       	ldi	r19, 0x00	; 0
    1e18:	60 e0       	ldi	r22, 0x00	; 0
    1e1a:	40 e0       	ldi	r20, 0x00	; 0
    1e1c:	50 e0       	ldi	r21, 0x00	; 0
    1e1e:	4f 01       	movw	r8, r30
    1e20:	a1 e0       	ldi	r26, 0x01	; 1
    1e22:	b0 e0       	ldi	r27, 0x00	; 0
    1e24:	f6 01       	movw	r30, r12
    1e26:	83 81       	ldd	r24, Z+3	; 0x03
    1e28:	f7 01       	movw	r30, r14
    1e2a:	83 fd       	sbrc	r24, 3
    1e2c:	25 91       	lpm	r18, Z+
    1e2e:	83 ff       	sbrs	r24, 3
    1e30:	21 91       	ld	r18, Z+
    1e32:	7f 01       	movw	r14, r30
    1e34:	22 23       	and	r18, r18
    1e36:	09 f4       	brne	.+2      	; 0x1e3a <conv_brk+0x68>
    1e38:	7e c0       	rjmp	.+252    	; 0x1f36 <conv_brk+0x164>
    1e3a:	2e 35       	cpi	r18, 0x5E	; 94
    1e3c:	19 f4       	brne	.+6      	; 0x1e44 <conv_brk+0x72>
    1e3e:	41 15       	cp	r20, r1
    1e40:	51 05       	cpc	r21, r1
    1e42:	69 f1       	breq	.+90     	; 0x1e9e <conv_brk+0xcc>
    1e44:	87 2f       	mov	r24, r23
    1e46:	90 e0       	ldi	r25, 0x00	; 0
    1e48:	84 17       	cp	r24, r20
    1e4a:	95 07       	cpc	r25, r21
    1e4c:	44 f4       	brge	.+16     	; 0x1e5e <conv_brk+0x8c>
    1e4e:	2d 35       	cpi	r18, 0x5D	; 93
    1e50:	51 f1       	breq	.+84     	; 0x1ea6 <conv_brk+0xd4>
    1e52:	2d 32       	cpi	r18, 0x2D	; 45
    1e54:	21 f4       	brne	.+8      	; 0x1e5e <conv_brk+0x8c>
    1e56:	33 23       	and	r19, r19
    1e58:	29 f4       	brne	.+10     	; 0x1e64 <conv_brk+0x92>
    1e5a:	31 e0       	ldi	r19, 0x01	; 1
    1e5c:	21 c0       	rjmp	.+66     	; 0x1ea0 <conv_brk+0xce>
    1e5e:	33 23       	and	r19, r19
    1e60:	09 f4       	brne	.+2      	; 0x1e64 <conv_brk+0x92>
    1e62:	62 2f       	mov	r22, r18
    1e64:	32 2f       	mov	r19, r18
    1e66:	83 2f       	mov	r24, r19
    1e68:	86 95       	lsr	r24
    1e6a:	86 95       	lsr	r24
    1e6c:	86 95       	lsr	r24
    1e6e:	f4 01       	movw	r30, r8
    1e70:	e8 0f       	add	r30, r24
    1e72:	f1 1d       	adc	r31, r1
    1e74:	83 2f       	mov	r24, r19
    1e76:	87 70       	andi	r24, 0x07	; 7
    1e78:	3d 01       	movw	r6, r26
    1e7a:	02 c0       	rjmp	.+4      	; 0x1e80 <conv_brk+0xae>
    1e7c:	66 0c       	add	r6, r6
    1e7e:	77 1c       	adc	r7, r7
    1e80:	8a 95       	dec	r24
    1e82:	e2 f7       	brpl	.-8      	; 0x1e7c <conv_brk+0xaa>
    1e84:	20 81       	ld	r18, Z
    1e86:	26 29       	or	r18, r6
    1e88:	20 83       	st	Z, r18
    1e8a:	36 17       	cp	r19, r22
    1e8c:	11 f4       	brne	.+4      	; 0x1e92 <conv_brk+0xc0>
    1e8e:	30 e0       	ldi	r19, 0x00	; 0
    1e90:	07 c0       	rjmp	.+14     	; 0x1ea0 <conv_brk+0xce>
    1e92:	36 17       	cp	r19, r22
    1e94:	10 f4       	brcc	.+4      	; 0x1e9a <conv_brk+0xc8>
    1e96:	3f 5f       	subi	r19, 0xFF	; 255
    1e98:	e6 cf       	rjmp	.-52     	; 0x1e66 <conv_brk+0x94>
    1e9a:	31 50       	subi	r19, 0x01	; 1
    1e9c:	e4 cf       	rjmp	.-56     	; 0x1e66 <conv_brk+0x94>
    1e9e:	71 e0       	ldi	r23, 0x01	; 1
    1ea0:	4f 5f       	subi	r20, 0xFF	; 255
    1ea2:	5f 4f       	sbci	r21, 0xFF	; 255
    1ea4:	bf cf       	rjmp	.-130    	; 0x1e24 <conv_brk+0x52>
    1ea6:	33 23       	and	r19, r19
    1ea8:	19 f0       	breq	.+6      	; 0x1eb0 <conv_brk+0xde>
    1eaa:	8e 81       	ldd	r24, Y+6	; 0x06
    1eac:	80 62       	ori	r24, 0x20	; 32
    1eae:	8e 83       	std	Y+6, r24	; 0x06
    1eb0:	77 23       	and	r23, r23
    1eb2:	59 f0       	breq	.+22     	; 0x1eca <conv_brk+0xf8>
    1eb4:	fe 01       	movw	r30, r28
    1eb6:	31 96       	adiw	r30, 0x01	; 1
    1eb8:	9e 01       	movw	r18, r28
    1eba:	2f 5d       	subi	r18, 0xDF	; 223
    1ebc:	3f 4f       	sbci	r19, 0xFF	; 255
    1ebe:	80 81       	ld	r24, Z
    1ec0:	80 95       	com	r24
    1ec2:	81 93       	st	Z+, r24
    1ec4:	e2 17       	cp	r30, r18
    1ec6:	f3 07       	cpc	r31, r19
    1ec8:	d1 f7       	brne	.-12     	; 0x1ebe <conv_brk+0xec>
    1eca:	bb 24       	eor	r11, r11
    1ecc:	b3 94       	inc	r11
    1ece:	4e 01       	movw	r8, r28
    1ed0:	08 94       	sec
    1ed2:	81 1c       	adc	r8, r1
    1ed4:	91 1c       	adc	r9, r1
    1ed6:	c6 01       	movw	r24, r12
    1ed8:	0e 94 ff 10 	call	0x21fe	; 0x21fe <fgetc>
    1edc:	ac 01       	movw	r20, r24
    1ede:	97 fd       	sbrc	r25, 7
    1ee0:	22 c0       	rjmp	.+68     	; 0x1f26 <conv_brk+0x154>
    1ee2:	86 95       	lsr	r24
    1ee4:	86 95       	lsr	r24
    1ee6:	86 95       	lsr	r24
    1ee8:	f4 01       	movw	r30, r8
    1eea:	e8 0f       	add	r30, r24
    1eec:	f1 1d       	adc	r31, r1
    1eee:	80 81       	ld	r24, Z
    1ef0:	90 e0       	ldi	r25, 0x00	; 0
    1ef2:	9a 01       	movw	r18, r20
    1ef4:	27 70       	andi	r18, 0x07	; 7
    1ef6:	30 70       	andi	r19, 0x00	; 0
    1ef8:	02 c0       	rjmp	.+4      	; 0x1efe <conv_brk+0x12c>
    1efa:	95 95       	asr	r25
    1efc:	87 95       	ror	r24
    1efe:	2a 95       	dec	r18
    1f00:	e2 f7       	brpl	.-8      	; 0x1efa <conv_brk+0x128>
    1f02:	80 fd       	sbrc	r24, 0
    1f04:	05 c0       	rjmp	.+10     	; 0x1f10 <conv_brk+0x13e>
    1f06:	ca 01       	movw	r24, r20
    1f08:	b6 01       	movw	r22, r12
    1f0a:	0e 94 6d 11 	call	0x22da	; 0x22da <ungetc>
    1f0e:	0b c0       	rjmp	.+22     	; 0x1f26 <conv_brk+0x154>
    1f10:	01 15       	cp	r16, r1
    1f12:	11 05       	cpc	r17, r1
    1f14:	19 f0       	breq	.+6      	; 0x1f1c <conv_brk+0x14a>
    1f16:	d8 01       	movw	r26, r16
    1f18:	4d 93       	st	X+, r20
    1f1a:	8d 01       	movw	r16, r26
    1f1c:	aa 94       	dec	r10
    1f1e:	bb 24       	eor	r11, r11
    1f20:	aa 20       	and	r10, r10
    1f22:	c9 f6       	brne	.-78     	; 0x1ed6 <conv_brk+0x104>
    1f24:	02 c0       	rjmp	.+4      	; 0x1f2a <conv_brk+0x158>
    1f26:	bb 20       	and	r11, r11
    1f28:	31 f4       	brne	.+12     	; 0x1f36 <conv_brk+0x164>
    1f2a:	01 15       	cp	r16, r1
    1f2c:	11 05       	cpc	r17, r1
    1f2e:	29 f0       	breq	.+10     	; 0x1f3a <conv_brk+0x168>
    1f30:	f8 01       	movw	r30, r16
    1f32:	10 82       	st	Z, r1
    1f34:	02 c0       	rjmp	.+4      	; 0x1f3a <conv_brk+0x168>
    1f36:	ee 24       	eor	r14, r14
    1f38:	ff 24       	eor	r15, r15
    1f3a:	c7 01       	movw	r24, r14
    1f3c:	a0 96       	adiw	r28, 0x20	; 32
    1f3e:	0f b6       	in	r0, 0x3f	; 63
    1f40:	f8 94       	cli
    1f42:	de bf       	out	0x3e, r29	; 62
    1f44:	0f be       	out	0x3f, r0	; 63
    1f46:	cd bf       	out	0x3d, r28	; 61
    1f48:	cf 91       	pop	r28
    1f4a:	df 91       	pop	r29
    1f4c:	1f 91       	pop	r17
    1f4e:	0f 91       	pop	r16
    1f50:	ff 90       	pop	r15
    1f52:	ef 90       	pop	r14
    1f54:	df 90       	pop	r13
    1f56:	cf 90       	pop	r12
    1f58:	bf 90       	pop	r11
    1f5a:	af 90       	pop	r10
    1f5c:	9f 90       	pop	r9
    1f5e:	8f 90       	pop	r8
    1f60:	7f 90       	pop	r7
    1f62:	6f 90       	pop	r6
    1f64:	08 95       	ret

00001f66 <vfscanf>:
    1f66:	6f 92       	push	r6
    1f68:	7f 92       	push	r7
    1f6a:	8f 92       	push	r8
    1f6c:	9f 92       	push	r9
    1f6e:	af 92       	push	r10
    1f70:	bf 92       	push	r11
    1f72:	cf 92       	push	r12
    1f74:	df 92       	push	r13
    1f76:	ef 92       	push	r14
    1f78:	ff 92       	push	r15
    1f7a:	0f 93       	push	r16
    1f7c:	1f 93       	push	r17
    1f7e:	cf 93       	push	r28
    1f80:	df 93       	push	r29
    1f82:	5c 01       	movw	r10, r24
    1f84:	6b 01       	movw	r12, r22
    1f86:	3a 01       	movw	r6, r20
    1f88:	fc 01       	movw	r30, r24
    1f8a:	17 82       	std	Z+7, r1	; 0x07
    1f8c:	16 82       	std	Z+6, r1	; 0x06
    1f8e:	88 24       	eor	r8, r8
    1f90:	ea c0       	rjmp	.+468    	; 0x2166 <vfscanf+0x200>
    1f92:	81 2f       	mov	r24, r17
    1f94:	90 e0       	ldi	r25, 0x00	; 0
    1f96:	0e 94 d6 10 	call	0x21ac	; 0x21ac <isspace>
    1f9a:	89 2b       	or	r24, r25
    1f9c:	21 f0       	breq	.+8      	; 0x1fa6 <vfscanf+0x40>
    1f9e:	c5 01       	movw	r24, r10
    1fa0:	0e 94 3e 0e 	call	0x1c7c	; 0x1c7c <skip_spaces>
    1fa4:	e0 c0       	rjmp	.+448    	; 0x2166 <vfscanf+0x200>
    1fa6:	15 32       	cpi	r17, 0x25	; 37
    1fa8:	49 f4       	brne	.+18     	; 0x1fbc <vfscanf+0x56>
    1faa:	f6 01       	movw	r30, r12
    1fac:	f3 fc       	sbrc	r15, 3
    1fae:	65 91       	lpm	r22, Z+
    1fb0:	f3 fe       	sbrs	r15, 3
    1fb2:	61 91       	ld	r22, Z+
    1fb4:	6f 01       	movw	r12, r30
    1fb6:	65 32       	cpi	r22, 0x25	; 37
    1fb8:	69 f4       	brne	.+26     	; 0x1fd4 <vfscanf+0x6e>
    1fba:	15 e2       	ldi	r17, 0x25	; 37
    1fbc:	c5 01       	movw	r24, r10
    1fbe:	0e 94 ff 10 	call	0x21fe	; 0x21fe <fgetc>
    1fc2:	97 fd       	sbrc	r25, 7
    1fc4:	dc c0       	rjmp	.+440    	; 0x217e <vfscanf+0x218>
    1fc6:	18 17       	cp	r17, r24
    1fc8:	09 f4       	brne	.+2      	; 0x1fcc <vfscanf+0x66>
    1fca:	cd c0       	rjmp	.+410    	; 0x2166 <vfscanf+0x200>
    1fcc:	b5 01       	movw	r22, r10
    1fce:	0e 94 6d 11 	call	0x22da	; 0x22da <ungetc>
    1fd2:	da c0       	rjmp	.+436    	; 0x2188 <vfscanf+0x222>
    1fd4:	6a 32       	cpi	r22, 0x2A	; 42
    1fd6:	19 f0       	breq	.+6      	; 0x1fde <vfscanf+0x78>
    1fd8:	16 2f       	mov	r17, r22
    1fda:	00 e0       	ldi	r16, 0x00	; 0
    1fdc:	06 c0       	rjmp	.+12     	; 0x1fea <vfscanf+0x84>
    1fde:	f3 fc       	sbrc	r15, 3
    1fe0:	15 91       	lpm	r17, Z+
    1fe2:	f3 fe       	sbrs	r15, 3
    1fe4:	11 91       	ld	r17, Z+
    1fe6:	6f 01       	movw	r12, r30
    1fe8:	01 e0       	ldi	r16, 0x01	; 1
    1fea:	99 24       	eor	r9, r9
    1fec:	0f c0       	rjmp	.+30     	; 0x200c <vfscanf+0xa6>
    1fee:	02 60       	ori	r16, 0x02	; 2
    1ff0:	69 2d       	mov	r22, r9
    1ff2:	70 e0       	ldi	r23, 0x00	; 0
    1ff4:	80 e0       	ldi	r24, 0x00	; 0
    1ff6:	90 e0       	ldi	r25, 0x00	; 0
    1ff8:	40 e2       	ldi	r20, 0x20	; 32
    1ffa:	0e 94 10 0e 	call	0x1c20	; 0x1c20 <mulacc>
    1ffe:	96 2e       	mov	r9, r22
    2000:	f6 01       	movw	r30, r12
    2002:	f3 fc       	sbrc	r15, 3
    2004:	15 91       	lpm	r17, Z+
    2006:	f3 fe       	sbrs	r15, 3
    2008:	11 91       	ld	r17, Z+
    200a:	6f 01       	movw	r12, r30
    200c:	21 2f       	mov	r18, r17
    200e:	20 53       	subi	r18, 0x30	; 48
    2010:	2a 30       	cpi	r18, 0x0A	; 10
    2012:	68 f3       	brcs	.-38     	; 0x1fee <vfscanf+0x88>
    2014:	01 fd       	sbrc	r16, 1
    2016:	03 c0       	rjmp	.+6      	; 0x201e <vfscanf+0xb8>
    2018:	99 24       	eor	r9, r9
    201a:	9a 94       	dec	r9
    201c:	03 c0       	rjmp	.+6      	; 0x2024 <vfscanf+0xbe>
    201e:	99 20       	and	r9, r9
    2020:	09 f4       	brne	.+2      	; 0x2024 <vfscanf+0xbe>
    2022:	b2 c0       	rjmp	.+356    	; 0x2188 <vfscanf+0x222>
    2024:	18 36       	cpi	r17, 0x68	; 104
    2026:	21 f0       	breq	.+8      	; 0x2030 <vfscanf+0xca>
    2028:	1c 36       	cpi	r17, 0x6C	; 108
    202a:	99 f4       	brne	.+38     	; 0x2052 <vfscanf+0xec>
    202c:	f6 01       	movw	r30, r12
    202e:	0b c0       	rjmp	.+22     	; 0x2046 <vfscanf+0xe0>
    2030:	f6 01       	movw	r30, r12
    2032:	f3 fc       	sbrc	r15, 3
    2034:	65 91       	lpm	r22, Z+
    2036:	f3 fe       	sbrs	r15, 3
    2038:	61 91       	ld	r22, Z+
    203a:	68 36       	cpi	r22, 0x68	; 104
    203c:	19 f0       	breq	.+6      	; 0x2044 <vfscanf+0xde>
    203e:	6f 01       	movw	r12, r30
    2040:	16 2f       	mov	r17, r22
    2042:	07 c0       	rjmp	.+14     	; 0x2052 <vfscanf+0xec>
    2044:	08 60       	ori	r16, 0x08	; 8
    2046:	04 60       	ori	r16, 0x04	; 4
    2048:	f3 fc       	sbrc	r15, 3
    204a:	15 91       	lpm	r17, Z+
    204c:	f3 fe       	sbrs	r15, 3
    204e:	11 91       	ld	r17, Z+
    2050:	6f 01       	movw	r12, r30
    2052:	11 23       	and	r17, r17
    2054:	09 f4       	brne	.+2      	; 0x2058 <vfscanf+0xf2>
    2056:	98 c0       	rjmp	.+304    	; 0x2188 <vfscanf+0x222>
    2058:	80 e2       	ldi	r24, 0x20	; 32
    205a:	91 e0       	ldi	r25, 0x01	; 1
    205c:	61 2f       	mov	r22, r17
    205e:	70 e0       	ldi	r23, 0x00	; 0
    2060:	0e 94 de 10 	call	0x21bc	; 0x21bc <strchr_P>
    2064:	89 2b       	or	r24, r25
    2066:	09 f4       	brne	.+2      	; 0x206a <vfscanf+0x104>
    2068:	8f c0       	rjmp	.+286    	; 0x2188 <vfscanf+0x222>
    206a:	80 2f       	mov	r24, r16
    206c:	00 ff       	sbrs	r16, 0
    206e:	03 c0       	rjmp	.+6      	; 0x2076 <vfscanf+0x110>
    2070:	ee 24       	eor	r14, r14
    2072:	ff 24       	eor	r15, r15
    2074:	07 c0       	rjmp	.+14     	; 0x2084 <vfscanf+0x11e>
    2076:	f3 01       	movw	r30, r6
    2078:	e0 80       	ld	r14, Z
    207a:	f1 80       	ldd	r15, Z+1	; 0x01
    207c:	22 e0       	ldi	r18, 0x02	; 2
    207e:	30 e0       	ldi	r19, 0x00	; 0
    2080:	62 0e       	add	r6, r18
    2082:	73 1e       	adc	r7, r19
    2084:	1e 36       	cpi	r17, 0x6E	; 110
    2086:	51 f4       	brne	.+20     	; 0x209c <vfscanf+0x136>
    2088:	f5 01       	movw	r30, r10
    208a:	46 81       	ldd	r20, Z+6	; 0x06
    208c:	57 81       	ldd	r21, Z+7	; 0x07
    208e:	60 e0       	ldi	r22, 0x00	; 0
    2090:	70 e0       	ldi	r23, 0x00	; 0
    2092:	c7 01       	movw	r24, r14
    2094:	20 2f       	mov	r18, r16
    2096:	0e 94 04 0e 	call	0x1c08	; 0x1c08 <putval>
    209a:	65 c0       	rjmp	.+202    	; 0x2166 <vfscanf+0x200>
    209c:	13 36       	cpi	r17, 0x63	; 99
    209e:	91 f4       	brne	.+36     	; 0x20c4 <vfscanf+0x15e>
    20a0:	81 fd       	sbrc	r24, 1
    20a2:	02 c0       	rjmp	.+4      	; 0x20a8 <vfscanf+0x142>
    20a4:	99 24       	eor	r9, r9
    20a6:	93 94       	inc	r9
    20a8:	c5 01       	movw	r24, r10
    20aa:	0e 94 ff 10 	call	0x21fe	; 0x21fe <fgetc>
    20ae:	97 fd       	sbrc	r25, 7
    20b0:	66 c0       	rjmp	.+204    	; 0x217e <vfscanf+0x218>
    20b2:	e1 14       	cp	r14, r1
    20b4:	f1 04       	cpc	r15, r1
    20b6:	19 f0       	breq	.+6      	; 0x20be <vfscanf+0x158>
    20b8:	f7 01       	movw	r30, r14
    20ba:	81 93       	st	Z+, r24
    20bc:	7f 01       	movw	r14, r30
    20be:	9a 94       	dec	r9
    20c0:	99 f7       	brne	.-26     	; 0x20a8 <vfscanf+0x142>
    20c2:	4f c0       	rjmp	.+158    	; 0x2162 <vfscanf+0x1fc>
    20c4:	1b 35       	cpi	r17, 0x5B	; 91
    20c6:	59 f4       	brne	.+22     	; 0x20de <vfscanf+0x178>
    20c8:	c5 01       	movw	r24, r10
    20ca:	69 2d       	mov	r22, r9
    20cc:	a7 01       	movw	r20, r14
    20ce:	96 01       	movw	r18, r12
    20d0:	0e 94 e9 0e 	call	0x1dd2	; 0x1dd2 <conv_brk>
    20d4:	6c 01       	movw	r12, r24
    20d6:	00 97       	sbiw	r24, 0x00	; 0
    20d8:	09 f0       	breq	.+2      	; 0x20dc <vfscanf+0x176>
    20da:	43 c0       	rjmp	.+134    	; 0x2162 <vfscanf+0x1fc>
    20dc:	3d c0       	rjmp	.+122    	; 0x2158 <vfscanf+0x1f2>
    20de:	c5 01       	movw	r24, r10
    20e0:	0e 94 3e 0e 	call	0x1c7c	; 0x1c7c <skip_spaces>
    20e4:	97 fd       	sbrc	r25, 7
    20e6:	4b c0       	rjmp	.+150    	; 0x217e <vfscanf+0x218>
    20e8:	1f 36       	cpi	r17, 0x6F	; 111
    20ea:	59 f1       	breq	.+86     	; 0x2142 <vfscanf+0x1dc>
    20ec:	10 37       	cpi	r17, 0x70	; 112
    20ee:	28 f4       	brcc	.+10     	; 0x20fa <vfscanf+0x194>
    20f0:	14 36       	cpi	r17, 0x64	; 100
    20f2:	29 f1       	breq	.+74     	; 0x213e <vfscanf+0x1d8>
    20f4:	19 36       	cpi	r17, 0x69	; 105
    20f6:	39 f5       	brne	.+78     	; 0x2146 <vfscanf+0x1e0>
    20f8:	27 c0       	rjmp	.+78     	; 0x2148 <vfscanf+0x1e2>
    20fa:	13 37       	cpi	r17, 0x73	; 115
    20fc:	19 f0       	breq	.+6      	; 0x2104 <vfscanf+0x19e>
    20fe:	15 37       	cpi	r17, 0x75	; 117
    2100:	11 f5       	brne	.+68     	; 0x2146 <vfscanf+0x1e0>
    2102:	1d c0       	rjmp	.+58     	; 0x213e <vfscanf+0x1d8>
    2104:	c5 01       	movw	r24, r10
    2106:	0e 94 ff 10 	call	0x21fe	; 0x21fe <fgetc>
    210a:	ec 01       	movw	r28, r24
    210c:	97 fd       	sbrc	r25, 7
    210e:	11 c0       	rjmp	.+34     	; 0x2132 <vfscanf+0x1cc>
    2110:	0e 94 d6 10 	call	0x21ac	; 0x21ac <isspace>
    2114:	89 2b       	or	r24, r25
    2116:	29 f0       	breq	.+10     	; 0x2122 <vfscanf+0x1bc>
    2118:	ce 01       	movw	r24, r28
    211a:	b5 01       	movw	r22, r10
    211c:	0e 94 6d 11 	call	0x22da	; 0x22da <ungetc>
    2120:	08 c0       	rjmp	.+16     	; 0x2132 <vfscanf+0x1cc>
    2122:	e1 14       	cp	r14, r1
    2124:	f1 04       	cpc	r15, r1
    2126:	19 f0       	breq	.+6      	; 0x212e <vfscanf+0x1c8>
    2128:	f7 01       	movw	r30, r14
    212a:	c1 93       	st	Z+, r28
    212c:	7f 01       	movw	r14, r30
    212e:	9a 94       	dec	r9
    2130:	49 f7       	brne	.-46     	; 0x2104 <vfscanf+0x19e>
    2132:	e1 14       	cp	r14, r1
    2134:	f1 04       	cpc	r15, r1
    2136:	a9 f0       	breq	.+42     	; 0x2162 <vfscanf+0x1fc>
    2138:	f7 01       	movw	r30, r14
    213a:	10 82       	st	Z, r1
    213c:	12 c0       	rjmp	.+36     	; 0x2162 <vfscanf+0x1fc>
    213e:	00 62       	ori	r16, 0x20	; 32
    2140:	03 c0       	rjmp	.+6      	; 0x2148 <vfscanf+0x1e2>
    2142:	00 61       	ori	r16, 0x10	; 16
    2144:	01 c0       	rjmp	.+2      	; 0x2148 <vfscanf+0x1e2>
    2146:	00 64       	ori	r16, 0x40	; 64
    2148:	c5 01       	movw	r24, r10
    214a:	69 2d       	mov	r22, r9
    214c:	a7 01       	movw	r20, r14
    214e:	20 2f       	mov	r18, r16
    2150:	0e 94 57 0e 	call	0x1cae	; 0x1cae <conv_int>
    2154:	88 23       	and	r24, r24
    2156:	29 f4       	brne	.+10     	; 0x2162 <vfscanf+0x1fc>
    2158:	f5 01       	movw	r30, r10
    215a:	83 81       	ldd	r24, Z+3	; 0x03
    215c:	80 73       	andi	r24, 0x30	; 48
    215e:	79 f4       	brne	.+30     	; 0x217e <vfscanf+0x218>
    2160:	13 c0       	rjmp	.+38     	; 0x2188 <vfscanf+0x222>
    2162:	00 ff       	sbrs	r16, 0
    2164:	83 94       	inc	r8
    2166:	f5 01       	movw	r30, r10
    2168:	f3 80       	ldd	r15, Z+3	; 0x03
    216a:	f6 01       	movw	r30, r12
    216c:	f3 fc       	sbrc	r15, 3
    216e:	15 91       	lpm	r17, Z+
    2170:	f3 fe       	sbrs	r15, 3
    2172:	11 91       	ld	r17, Z+
    2174:	6f 01       	movw	r12, r30
    2176:	11 23       	and	r17, r17
    2178:	09 f0       	breq	.+2      	; 0x217c <vfscanf+0x216>
    217a:	0b cf       	rjmp	.-490    	; 0x1f92 <vfscanf+0x2c>
    217c:	05 c0       	rjmp	.+10     	; 0x2188 <vfscanf+0x222>
    217e:	88 20       	and	r8, r8
    2180:	19 f4       	brne	.+6      	; 0x2188 <vfscanf+0x222>
    2182:	2f ef       	ldi	r18, 0xFF	; 255
    2184:	3f ef       	ldi	r19, 0xFF	; 255
    2186:	02 c0       	rjmp	.+4      	; 0x218c <vfscanf+0x226>
    2188:	28 2d       	mov	r18, r8
    218a:	30 e0       	ldi	r19, 0x00	; 0
    218c:	c9 01       	movw	r24, r18
    218e:	df 91       	pop	r29
    2190:	cf 91       	pop	r28
    2192:	1f 91       	pop	r17
    2194:	0f 91       	pop	r16
    2196:	ff 90       	pop	r15
    2198:	ef 90       	pop	r14
    219a:	df 90       	pop	r13
    219c:	cf 90       	pop	r12
    219e:	bf 90       	pop	r11
    21a0:	af 90       	pop	r10
    21a2:	9f 90       	pop	r9
    21a4:	8f 90       	pop	r8
    21a6:	7f 90       	pop	r7
    21a8:	6f 90       	pop	r6
    21aa:	08 95       	ret

000021ac <isspace>:
    21ac:	91 11       	cpse	r25, r1
    21ae:	0d c1       	rjmp	.+538    	; 0x23ca <__ctype_isfalse>
    21b0:	80 32       	cpi	r24, 0x20	; 32
    21b2:	19 f0       	breq	.+6      	; 0x21ba <isspace+0xe>
    21b4:	89 50       	subi	r24, 0x09	; 9
    21b6:	85 50       	subi	r24, 0x05	; 5
    21b8:	d0 f7       	brcc	.-12     	; 0x21ae <isspace+0x2>
    21ba:	08 95       	ret

000021bc <strchr_P>:
    21bc:	fc 01       	movw	r30, r24
    21be:	05 90       	lpm	r0, Z+
    21c0:	06 16       	cp	r0, r22
    21c2:	21 f0       	breq	.+8      	; 0x21cc <strchr_P+0x10>
    21c4:	00 20       	and	r0, r0
    21c6:	d9 f7       	brne	.-10     	; 0x21be <strchr_P+0x2>
    21c8:	c0 01       	movw	r24, r0
    21ca:	08 95       	ret
    21cc:	31 97       	sbiw	r30, 0x01	; 1
    21ce:	cf 01       	movw	r24, r30
    21d0:	08 95       	ret

000021d2 <strnlen_P>:
    21d2:	fc 01       	movw	r30, r24
    21d4:	05 90       	lpm	r0, Z+
    21d6:	61 50       	subi	r22, 0x01	; 1
    21d8:	70 40       	sbci	r23, 0x00	; 0
    21da:	01 10       	cpse	r0, r1
    21dc:	d8 f7       	brcc	.-10     	; 0x21d4 <strnlen_P+0x2>
    21de:	80 95       	com	r24
    21e0:	90 95       	com	r25
    21e2:	8e 0f       	add	r24, r30
    21e4:	9f 1f       	adc	r25, r31
    21e6:	08 95       	ret

000021e8 <strnlen>:
    21e8:	fc 01       	movw	r30, r24
    21ea:	61 50       	subi	r22, 0x01	; 1
    21ec:	70 40       	sbci	r23, 0x00	; 0
    21ee:	01 90       	ld	r0, Z+
    21f0:	01 10       	cpse	r0, r1
    21f2:	d8 f7       	brcc	.-10     	; 0x21ea <strnlen+0x2>
    21f4:	80 95       	com	r24
    21f6:	90 95       	com	r25
    21f8:	8e 0f       	add	r24, r30
    21fa:	9f 1f       	adc	r25, r31
    21fc:	08 95       	ret

000021fe <fgetc>:
    21fe:	cf 93       	push	r28
    2200:	df 93       	push	r29
    2202:	ec 01       	movw	r28, r24
    2204:	4b 81       	ldd	r20, Y+3	; 0x03
    2206:	40 ff       	sbrs	r20, 0
    2208:	1a c0       	rjmp	.+52     	; 0x223e <fgetc+0x40>
    220a:	46 ff       	sbrs	r20, 6
    220c:	0a c0       	rjmp	.+20     	; 0x2222 <fgetc+0x24>
    220e:	4f 7b       	andi	r20, 0xBF	; 191
    2210:	4b 83       	std	Y+3, r20	; 0x03
    2212:	8e 81       	ldd	r24, Y+6	; 0x06
    2214:	9f 81       	ldd	r25, Y+7	; 0x07
    2216:	01 96       	adiw	r24, 0x01	; 1
    2218:	9f 83       	std	Y+7, r25	; 0x07
    221a:	8e 83       	std	Y+6, r24	; 0x06
    221c:	8a 81       	ldd	r24, Y+2	; 0x02
    221e:	28 2f       	mov	r18, r24
    2220:	2b c0       	rjmp	.+86     	; 0x2278 <fgetc+0x7a>
    2222:	42 ff       	sbrs	r20, 2
    2224:	13 c0       	rjmp	.+38     	; 0x224c <fgetc+0x4e>
    2226:	e8 81       	ld	r30, Y
    2228:	f9 81       	ldd	r31, Y+1	; 0x01
    222a:	80 81       	ld	r24, Z
    222c:	28 2f       	mov	r18, r24
    222e:	33 27       	eor	r19, r19
    2230:	27 fd       	sbrc	r18, 7
    2232:	30 95       	com	r19
    2234:	21 15       	cp	r18, r1
    2236:	31 05       	cpc	r19, r1
    2238:	29 f4       	brne	.+10     	; 0x2244 <fgetc+0x46>
    223a:	40 62       	ori	r20, 0x20	; 32
    223c:	4b 83       	std	Y+3, r20	; 0x03
    223e:	2f ef       	ldi	r18, 0xFF	; 255
    2240:	3f ef       	ldi	r19, 0xFF	; 255
    2242:	1b c0       	rjmp	.+54     	; 0x227a <fgetc+0x7c>
    2244:	31 96       	adiw	r30, 0x01	; 1
    2246:	f9 83       	std	Y+1, r31	; 0x01
    2248:	e8 83       	st	Y, r30
    224a:	11 c0       	rjmp	.+34     	; 0x226e <fgetc+0x70>
    224c:	ea 85       	ldd	r30, Y+10	; 0x0a
    224e:	fb 85       	ldd	r31, Y+11	; 0x0b
    2250:	ce 01       	movw	r24, r28
    2252:	09 95       	icall
    2254:	9c 01       	movw	r18, r24
    2256:	97 ff       	sbrs	r25, 7
    2258:	0a c0       	rjmp	.+20     	; 0x226e <fgetc+0x70>
    225a:	9b 81       	ldd	r25, Y+3	; 0x03
    225c:	2f 5f       	subi	r18, 0xFF	; 255
    225e:	3f 4f       	sbci	r19, 0xFF	; 255
    2260:	11 f0       	breq	.+4      	; 0x2266 <fgetc+0x68>
    2262:	80 e2       	ldi	r24, 0x20	; 32
    2264:	01 c0       	rjmp	.+2      	; 0x2268 <fgetc+0x6a>
    2266:	80 e1       	ldi	r24, 0x10	; 16
    2268:	89 2b       	or	r24, r25
    226a:	8b 83       	std	Y+3, r24	; 0x03
    226c:	e8 cf       	rjmp	.-48     	; 0x223e <fgetc+0x40>
    226e:	8e 81       	ldd	r24, Y+6	; 0x06
    2270:	9f 81       	ldd	r25, Y+7	; 0x07
    2272:	01 96       	adiw	r24, 0x01	; 1
    2274:	9f 83       	std	Y+7, r25	; 0x07
    2276:	8e 83       	std	Y+6, r24	; 0x06
    2278:	30 e0       	ldi	r19, 0x00	; 0
    227a:	c9 01       	movw	r24, r18
    227c:	df 91       	pop	r29
    227e:	cf 91       	pop	r28
    2280:	08 95       	ret

00002282 <fputc>:
    2282:	0f 93       	push	r16
    2284:	1f 93       	push	r17
    2286:	cf 93       	push	r28
    2288:	df 93       	push	r29
    228a:	8c 01       	movw	r16, r24
    228c:	eb 01       	movw	r28, r22
    228e:	8b 81       	ldd	r24, Y+3	; 0x03
    2290:	81 ff       	sbrs	r24, 1
    2292:	1b c0       	rjmp	.+54     	; 0x22ca <fputc+0x48>
    2294:	82 ff       	sbrs	r24, 2
    2296:	0d c0       	rjmp	.+26     	; 0x22b2 <fputc+0x30>
    2298:	2e 81       	ldd	r18, Y+6	; 0x06
    229a:	3f 81       	ldd	r19, Y+7	; 0x07
    229c:	8c 81       	ldd	r24, Y+4	; 0x04
    229e:	9d 81       	ldd	r25, Y+5	; 0x05
    22a0:	28 17       	cp	r18, r24
    22a2:	39 07       	cpc	r19, r25
    22a4:	64 f4       	brge	.+24     	; 0x22be <fputc+0x3c>
    22a6:	e8 81       	ld	r30, Y
    22a8:	f9 81       	ldd	r31, Y+1	; 0x01
    22aa:	01 93       	st	Z+, r16
    22ac:	f9 83       	std	Y+1, r31	; 0x01
    22ae:	e8 83       	st	Y, r30
    22b0:	06 c0       	rjmp	.+12     	; 0x22be <fputc+0x3c>
    22b2:	e8 85       	ldd	r30, Y+8	; 0x08
    22b4:	f9 85       	ldd	r31, Y+9	; 0x09
    22b6:	80 2f       	mov	r24, r16
    22b8:	09 95       	icall
    22ba:	89 2b       	or	r24, r25
    22bc:	31 f4       	brne	.+12     	; 0x22ca <fputc+0x48>
    22be:	8e 81       	ldd	r24, Y+6	; 0x06
    22c0:	9f 81       	ldd	r25, Y+7	; 0x07
    22c2:	01 96       	adiw	r24, 0x01	; 1
    22c4:	9f 83       	std	Y+7, r25	; 0x07
    22c6:	8e 83       	std	Y+6, r24	; 0x06
    22c8:	02 c0       	rjmp	.+4      	; 0x22ce <fputc+0x4c>
    22ca:	0f ef       	ldi	r16, 0xFF	; 255
    22cc:	1f ef       	ldi	r17, 0xFF	; 255
    22ce:	c8 01       	movw	r24, r16
    22d0:	df 91       	pop	r29
    22d2:	cf 91       	pop	r28
    22d4:	1f 91       	pop	r17
    22d6:	0f 91       	pop	r16
    22d8:	08 95       	ret

000022da <ungetc>:
    22da:	9c 01       	movw	r18, r24
    22dc:	fb 01       	movw	r30, r22
    22de:	83 81       	ldd	r24, Z+3	; 0x03
    22e0:	80 ff       	sbrs	r24, 0
    22e2:	11 c0       	rjmp	.+34     	; 0x2306 <ungetc+0x2c>
    22e4:	86 fd       	sbrc	r24, 6
    22e6:	0f c0       	rjmp	.+30     	; 0x2306 <ungetc+0x2c>
    22e8:	9f ef       	ldi	r25, 0xFF	; 255
    22ea:	2f 3f       	cpi	r18, 0xFF	; 255
    22ec:	39 07       	cpc	r19, r25
    22ee:	59 f0       	breq	.+22     	; 0x2306 <ungetc+0x2c>
    22f0:	22 83       	std	Z+2, r18	; 0x02
    22f2:	80 64       	ori	r24, 0x40	; 64
    22f4:	8f 7d       	andi	r24, 0xDF	; 223
    22f6:	83 83       	std	Z+3, r24	; 0x03
    22f8:	86 81       	ldd	r24, Z+6	; 0x06
    22fa:	97 81       	ldd	r25, Z+7	; 0x07
    22fc:	01 97       	sbiw	r24, 0x01	; 1
    22fe:	97 83       	std	Z+7, r25	; 0x07
    2300:	86 83       	std	Z+6, r24	; 0x06
    2302:	30 e0       	ldi	r19, 0x00	; 0
    2304:	02 c0       	rjmp	.+4      	; 0x230a <ungetc+0x30>
    2306:	2f ef       	ldi	r18, 0xFF	; 255
    2308:	3f ef       	ldi	r19, 0xFF	; 255
    230a:	c9 01       	movw	r24, r18
    230c:	08 95       	ret

0000230e <__ultoa_invert>:
    230e:	fa 01       	movw	r30, r20
    2310:	aa 27       	eor	r26, r26
    2312:	28 30       	cpi	r18, 0x08	; 8
    2314:	51 f1       	breq	.+84     	; 0x236a <__ultoa_invert+0x5c>
    2316:	20 31       	cpi	r18, 0x10	; 16
    2318:	81 f1       	breq	.+96     	; 0x237a <__ultoa_invert+0x6c>
    231a:	e8 94       	clt
    231c:	6f 93       	push	r22
    231e:	6e 7f       	andi	r22, 0xFE	; 254
    2320:	6e 5f       	subi	r22, 0xFE	; 254
    2322:	7f 4f       	sbci	r23, 0xFF	; 255
    2324:	8f 4f       	sbci	r24, 0xFF	; 255
    2326:	9f 4f       	sbci	r25, 0xFF	; 255
    2328:	af 4f       	sbci	r26, 0xFF	; 255
    232a:	b1 e0       	ldi	r27, 0x01	; 1
    232c:	3e d0       	rcall	.+124    	; 0x23aa <__ultoa_invert+0x9c>
    232e:	b4 e0       	ldi	r27, 0x04	; 4
    2330:	3c d0       	rcall	.+120    	; 0x23aa <__ultoa_invert+0x9c>
    2332:	67 0f       	add	r22, r23
    2334:	78 1f       	adc	r23, r24
    2336:	89 1f       	adc	r24, r25
    2338:	9a 1f       	adc	r25, r26
    233a:	a1 1d       	adc	r26, r1
    233c:	68 0f       	add	r22, r24
    233e:	79 1f       	adc	r23, r25
    2340:	8a 1f       	adc	r24, r26
    2342:	91 1d       	adc	r25, r1
    2344:	a1 1d       	adc	r26, r1
    2346:	6a 0f       	add	r22, r26
    2348:	71 1d       	adc	r23, r1
    234a:	81 1d       	adc	r24, r1
    234c:	91 1d       	adc	r25, r1
    234e:	a1 1d       	adc	r26, r1
    2350:	20 d0       	rcall	.+64     	; 0x2392 <__ultoa_invert+0x84>
    2352:	09 f4       	brne	.+2      	; 0x2356 <__ultoa_invert+0x48>
    2354:	68 94       	set
    2356:	3f 91       	pop	r19
    2358:	2a e0       	ldi	r18, 0x0A	; 10
    235a:	26 9f       	mul	r18, r22
    235c:	11 24       	eor	r1, r1
    235e:	30 19       	sub	r19, r0
    2360:	30 5d       	subi	r19, 0xD0	; 208
    2362:	31 93       	st	Z+, r19
    2364:	de f6       	brtc	.-74     	; 0x231c <__ultoa_invert+0xe>
    2366:	cf 01       	movw	r24, r30
    2368:	08 95       	ret
    236a:	46 2f       	mov	r20, r22
    236c:	47 70       	andi	r20, 0x07	; 7
    236e:	40 5d       	subi	r20, 0xD0	; 208
    2370:	41 93       	st	Z+, r20
    2372:	b3 e0       	ldi	r27, 0x03	; 3
    2374:	0f d0       	rcall	.+30     	; 0x2394 <__ultoa_invert+0x86>
    2376:	c9 f7       	brne	.-14     	; 0x236a <__ultoa_invert+0x5c>
    2378:	f6 cf       	rjmp	.-20     	; 0x2366 <__ultoa_invert+0x58>
    237a:	46 2f       	mov	r20, r22
    237c:	4f 70       	andi	r20, 0x0F	; 15
    237e:	40 5d       	subi	r20, 0xD0	; 208
    2380:	4a 33       	cpi	r20, 0x3A	; 58
    2382:	18 f0       	brcs	.+6      	; 0x238a <__ultoa_invert+0x7c>
    2384:	49 5d       	subi	r20, 0xD9	; 217
    2386:	31 fd       	sbrc	r19, 1
    2388:	40 52       	subi	r20, 0x20	; 32
    238a:	41 93       	st	Z+, r20
    238c:	02 d0       	rcall	.+4      	; 0x2392 <__ultoa_invert+0x84>
    238e:	a9 f7       	brne	.-22     	; 0x237a <__ultoa_invert+0x6c>
    2390:	ea cf       	rjmp	.-44     	; 0x2366 <__ultoa_invert+0x58>
    2392:	b4 e0       	ldi	r27, 0x04	; 4
    2394:	a6 95       	lsr	r26
    2396:	97 95       	ror	r25
    2398:	87 95       	ror	r24
    239a:	77 95       	ror	r23
    239c:	67 95       	ror	r22
    239e:	ba 95       	dec	r27
    23a0:	c9 f7       	brne	.-14     	; 0x2394 <__ultoa_invert+0x86>
    23a2:	00 97       	sbiw	r24, 0x00	; 0
    23a4:	61 05       	cpc	r22, r1
    23a6:	71 05       	cpc	r23, r1
    23a8:	08 95       	ret
    23aa:	9b 01       	movw	r18, r22
    23ac:	ac 01       	movw	r20, r24
    23ae:	0a 2e       	mov	r0, r26
    23b0:	06 94       	lsr	r0
    23b2:	57 95       	ror	r21
    23b4:	47 95       	ror	r20
    23b6:	37 95       	ror	r19
    23b8:	27 95       	ror	r18
    23ba:	ba 95       	dec	r27
    23bc:	c9 f7       	brne	.-14     	; 0x23b0 <__ultoa_invert+0xa2>
    23be:	62 0f       	add	r22, r18
    23c0:	73 1f       	adc	r23, r19
    23c2:	84 1f       	adc	r24, r20
    23c4:	95 1f       	adc	r25, r21
    23c6:	a0 1d       	adc	r26, r0
    23c8:	08 95       	ret

000023ca <__ctype_isfalse>:
    23ca:	99 27       	eor	r25, r25
    23cc:	88 27       	eor	r24, r24

000023ce <__ctype_istrue>:
    23ce:	08 95       	ret

000023d0 <_exit>:
    23d0:	f8 94       	cli

000023d2 <__stop_program>:
    23d2:	ff cf       	rjmp	.-2      	; 0x23d2 <__stop_program>
