<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>qede_rxtx.h source code [master/drivers/net/qede/qede_rxtx.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="db_prod,qede_agg_info,qede_fastpath,qede_rx_entry,qede_rx_queue,qede_tx_entry,qede_tx_queue "/>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'master/drivers/net/qede/qede_rxtx.h'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>master</a>/<a href='../..'>drivers</a>/<a href='..'>net</a>/<a href='./'>qede</a>/<a href='qede_rxtx.h.html'>qede_rxtx.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: BSD-3-Clause</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright (c) 2016 - 2018 Cavium Inc.</i></td></tr>
<tr><th id="3">3</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="4">4</th><td><i> * www.cavium.com</i></td></tr>
<tr><th id="5">5</th><td><i> */</i></td></tr>
<tr><th id="6">6</th><td></td></tr>
<tr><th id="7">7</th><td></td></tr>
<tr><th id="8">8</th><td><u>#<span data-ppcond="8">ifndef</span> <span class="macro" data-ref="_M/_QEDE_RXTX_H_">_QEDE_RXTX_H_</span></u></td></tr>
<tr><th id="9">9</th><td><u>#define <dfn class="macro" id="_M/_QEDE_RXTX_H_" data-ref="_M/_QEDE_RXTX_H_">_QEDE_RXTX_H_</dfn></u></td></tr>
<tr><th id="10">10</th><td></td></tr>
<tr><th id="11">11</th><td><u>#include <a href="qede_ethdev.h.html">"qede_ethdev.h"</a></u></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><i>/* Ring Descriptors */</i></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/RX_RING_SIZE_POW" data-ref="_M/RX_RING_SIZE_POW">RX_RING_SIZE_POW</dfn>        16	/* 64K */</u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/RX_RING_SIZE" data-ref="_M/RX_RING_SIZE">RX_RING_SIZE</dfn>            (1ULL &lt;&lt; RX_RING_SIZE_POW)</u></td></tr>
<tr><th id="16">16</th><td><u>#define <dfn class="macro" id="_M/NUM_RX_BDS_MAX" data-ref="_M/NUM_RX_BDS_MAX">NUM_RX_BDS_MAX</dfn>          (RX_RING_SIZE - 1)</u></td></tr>
<tr><th id="17">17</th><td><u>#define <dfn class="macro" id="_M/NUM_RX_BDS_MIN" data-ref="_M/NUM_RX_BDS_MIN">NUM_RX_BDS_MIN</dfn>          128</u></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/NUM_RX_BDS_DEF" data-ref="_M/NUM_RX_BDS_DEF">NUM_RX_BDS_DEF</dfn>          NUM_RX_BDS_MAX</u></td></tr>
<tr><th id="19">19</th><td><u>#define <dfn class="macro" id="_M/NUM_RX_BDS" data-ref="_M/NUM_RX_BDS">NUM_RX_BDS</dfn>(q)           (q-&gt;nb_rx_desc - 1)</u></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/TX_RING_SIZE_POW" data-ref="_M/TX_RING_SIZE_POW">TX_RING_SIZE_POW</dfn>        16	/* 64K */</u></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/TX_RING_SIZE" data-ref="_M/TX_RING_SIZE">TX_RING_SIZE</dfn>            (1ULL &lt;&lt; TX_RING_SIZE_POW)</u></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/NUM_TX_BDS_MAX" data-ref="_M/NUM_TX_BDS_MAX">NUM_TX_BDS_MAX</dfn>          (TX_RING_SIZE - 1)</u></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/NUM_TX_BDS_MIN" data-ref="_M/NUM_TX_BDS_MIN">NUM_TX_BDS_MIN</dfn>          128</u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/NUM_TX_BDS_DEF" data-ref="_M/NUM_TX_BDS_DEF">NUM_TX_BDS_DEF</dfn>          NUM_TX_BDS_MAX</u></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/NUM_TX_BDS" data-ref="_M/NUM_TX_BDS">NUM_TX_BDS</dfn>(q)           (q-&gt;nb_tx_desc - 1)</u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/TX_CONS" data-ref="_M/TX_CONS">TX_CONS</dfn>(txq)            (txq-&gt;sw_tx_cons &amp; NUM_TX_BDS(txq))</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/TX_PROD" data-ref="_M/TX_PROD">TX_PROD</dfn>(txq)            (txq-&gt;sw_tx_prod &amp; NUM_TX_BDS(txq))</u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/QEDE_DEFAULT_TX_FREE_THRESH" data-ref="_M/QEDE_DEFAULT_TX_FREE_THRESH">QEDE_DEFAULT_TX_FREE_THRESH</dfn>	32</u></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/QEDE_CSUM_ERROR" data-ref="_M/QEDE_CSUM_ERROR">QEDE_CSUM_ERROR</dfn>			(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/QEDE_CSUM_UNNECESSARY" data-ref="_M/QEDE_CSUM_UNNECESSARY">QEDE_CSUM_UNNECESSARY</dfn>		(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/QEDE_TUNN_CSUM_UNNECESSARY" data-ref="_M/QEDE_TUNN_CSUM_UNNECESSARY">QEDE_TUNN_CSUM_UNNECESSARY</dfn>	(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/QEDE_BD_SET_ADDR_LEN" data-ref="_M/QEDE_BD_SET_ADDR_LEN">QEDE_BD_SET_ADDR_LEN</dfn>(bd, maddr, len) \</u></td></tr>
<tr><th id="38">38</th><td><u>	do { \</u></td></tr>
<tr><th id="39">39</th><td><u>		(bd)-&gt;addr.hi = rte_cpu_to_le_32(U64_HI(maddr)); \</u></td></tr>
<tr><th id="40">40</th><td><u>		(bd)-&gt;addr.lo = rte_cpu_to_le_32(U64_LO(maddr)); \</u></td></tr>
<tr><th id="41">41</th><td><u>		(bd)-&gt;nbytes = rte_cpu_to_le_16(len); \</u></td></tr>
<tr><th id="42">42</th><td><u>	} while (0)</u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/CQE_HAS_VLAN" data-ref="_M/CQE_HAS_VLAN">CQE_HAS_VLAN</dfn>(flags) \</u></td></tr>
<tr><th id="45">45</th><td><u>	((flags) &amp; (PARSING_AND_ERR_FLAGS_TAG8021QEXIST_MASK \</u></td></tr>
<tr><th id="46">46</th><td><u>		&lt;&lt; PARSING_AND_ERR_FLAGS_TAG8021QEXIST_SHIFT))</u></td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/CQE_HAS_OUTER_VLAN" data-ref="_M/CQE_HAS_OUTER_VLAN">CQE_HAS_OUTER_VLAN</dfn>(flags) \</u></td></tr>
<tr><th id="49">49</th><td><u>	((flags) &amp; (PARSING_AND_ERR_FLAGS_TUNNEL8021QTAGEXIST_MASK \</u></td></tr>
<tr><th id="50">50</th><td><u>		&lt;&lt; PARSING_AND_ERR_FLAGS_TUNNEL8021QTAGEXIST_SHIFT))</u></td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/QEDE_MIN_RX_BUFF_SIZE" data-ref="_M/QEDE_MIN_RX_BUFF_SIZE">QEDE_MIN_RX_BUFF_SIZE</dfn>		(1024)</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/QEDE_VLAN_TAG_SIZE" data-ref="_M/QEDE_VLAN_TAG_SIZE">QEDE_VLAN_TAG_SIZE</dfn>		(4)</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/QEDE_LLC_SNAP_HDR_LEN" data-ref="_M/QEDE_LLC_SNAP_HDR_LEN">QEDE_LLC_SNAP_HDR_LEN</dfn>		(8)</u></td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><i>/* Max supported alignment is 256 (8 shift)</i></td></tr>
<tr><th id="57">57</th><td><i> * minimal alignment shift 6 is optimal for 57xxx HW performance</i></td></tr>
<tr><th id="58">58</th><td><i> */</i></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/QEDE_L1_CACHE_SHIFT" data-ref="_M/QEDE_L1_CACHE_SHIFT">QEDE_L1_CACHE_SHIFT</dfn>	6</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/QEDE_RX_ALIGN_SHIFT" data-ref="_M/QEDE_RX_ALIGN_SHIFT">QEDE_RX_ALIGN_SHIFT</dfn>	(RTE_MAX(6, RTE_MIN(8, QEDE_L1_CACHE_SHIFT)))</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/QEDE_FW_RX_ALIGN_END" data-ref="_M/QEDE_FW_RX_ALIGN_END">QEDE_FW_RX_ALIGN_END</dfn>	(1UL &lt;&lt; QEDE_RX_ALIGN_SHIFT)</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/QEDE_CEIL_TO_CACHE_LINE_SIZE" data-ref="_M/QEDE_CEIL_TO_CACHE_LINE_SIZE">QEDE_CEIL_TO_CACHE_LINE_SIZE</dfn>(n) (((n) + (QEDE_FW_RX_ALIGN_END - 1)) &amp; \</u></td></tr>
<tr><th id="63">63</th><td><u>					~(QEDE_FW_RX_ALIGN_END - 1))</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/QEDE_FLOOR_TO_CACHE_LINE_SIZE" data-ref="_M/QEDE_FLOOR_TO_CACHE_LINE_SIZE">QEDE_FLOOR_TO_CACHE_LINE_SIZE</dfn>(n) RTE_ALIGN_FLOOR(n, \</u></td></tr>
<tr><th id="65">65</th><td><u>							 QEDE_FW_RX_ALIGN_END)</u></td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><i>/* Note: QEDE_LLC_SNAP_HDR_LEN is optional,</i></td></tr>
<tr><th id="68">68</th><td><i> * +2 is for padding in front of L2 header</i></td></tr>
<tr><th id="69">69</th><td><i> */</i></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/QEDE_ETH_OVERHEAD" data-ref="_M/QEDE_ETH_OVERHEAD">QEDE_ETH_OVERHEAD</dfn>	(((2 * QEDE_VLAN_TAG_SIZE)) \</u></td></tr>
<tr><th id="71">71</th><td><u>				 + (QEDE_LLC_SNAP_HDR_LEN) + 2)</u></td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/QEDE_MAX_ETHER_HDR_LEN" data-ref="_M/QEDE_MAX_ETHER_HDR_LEN">QEDE_MAX_ETHER_HDR_LEN</dfn>	(ETHER_HDR_LEN + QEDE_ETH_OVERHEAD)</u></td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/QEDE_RSS_OFFLOAD_ALL" data-ref="_M/QEDE_RSS_OFFLOAD_ALL">QEDE_RSS_OFFLOAD_ALL</dfn>    (ETH_RSS_IPV4			|\</u></td></tr>
<tr><th id="76">76</th><td><u>				 ETH_RSS_NONFRAG_IPV4_TCP	|\</u></td></tr>
<tr><th id="77">77</th><td><u>				 ETH_RSS_NONFRAG_IPV4_UDP	|\</u></td></tr>
<tr><th id="78">78</th><td><u>				 ETH_RSS_IPV6			|\</u></td></tr>
<tr><th id="79">79</th><td><u>				 ETH_RSS_NONFRAG_IPV6_TCP	|\</u></td></tr>
<tr><th id="80">80</th><td><u>				 ETH_RSS_NONFRAG_IPV6_UDP	|\</u></td></tr>
<tr><th id="81">81</th><td><u>				 ETH_RSS_VXLAN			|\</u></td></tr>
<tr><th id="82">82</th><td><u>				 ETH_RSS_GENEVE)</u></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/for_each_rss" data-ref="_M/for_each_rss">for_each_rss</dfn>(i)		for (i = 0; i &lt; qdev-&gt;num_rx_queues; i++)</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/for_each_tss" data-ref="_M/for_each_tss">for_each_tss</dfn>(i)		for (i = 0; i &lt; qdev-&gt;num_tx_queues; i++)</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/QEDE_RXTX_MAX" data-ref="_M/QEDE_RXTX_MAX">QEDE_RXTX_MAX</dfn>(qdev) \</u></td></tr>
<tr><th id="87">87</th><td><u>	(RTE_MAX(QEDE_RSS_COUNT(qdev), QEDE_TSS_COUNT(qdev)))</u></td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><i>/* Macros for non-tunnel packet types lkup table */</i></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/QEDE_PKT_TYPE_UNKNOWN" data-ref="_M/QEDE_PKT_TYPE_UNKNOWN">QEDE_PKT_TYPE_UNKNOWN</dfn>				0x0</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/QEDE_PKT_TYPE_MAX" data-ref="_M/QEDE_PKT_TYPE_MAX">QEDE_PKT_TYPE_MAX</dfn>				0x3f</u></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/QEDE_PKT_TYPE_IPV4" data-ref="_M/QEDE_PKT_TYPE_IPV4">QEDE_PKT_TYPE_IPV4</dfn>				0x1</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/QEDE_PKT_TYPE_IPV6" data-ref="_M/QEDE_PKT_TYPE_IPV6">QEDE_PKT_TYPE_IPV6</dfn>				0x2</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/QEDE_PKT_TYPE_IPV4_TCP" data-ref="_M/QEDE_PKT_TYPE_IPV4_TCP">QEDE_PKT_TYPE_IPV4_TCP</dfn>				0x5</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/QEDE_PKT_TYPE_IPV6_TCP" data-ref="_M/QEDE_PKT_TYPE_IPV6_TCP">QEDE_PKT_TYPE_IPV6_TCP</dfn>				0x6</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/QEDE_PKT_TYPE_IPV4_UDP" data-ref="_M/QEDE_PKT_TYPE_IPV4_UDP">QEDE_PKT_TYPE_IPV4_UDP</dfn>				0x9</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/QEDE_PKT_TYPE_IPV6_UDP" data-ref="_M/QEDE_PKT_TYPE_IPV6_UDP">QEDE_PKT_TYPE_IPV6_UDP</dfn>				0xa</u></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><i>/* For frag pkts, corresponding IP bits is set */</i></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/QEDE_PKT_TYPE_IPV4_FRAG" data-ref="_M/QEDE_PKT_TYPE_IPV4_FRAG">QEDE_PKT_TYPE_IPV4_FRAG</dfn>				0x11</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/QEDE_PKT_TYPE_IPV6_FRAG" data-ref="_M/QEDE_PKT_TYPE_IPV6_FRAG">QEDE_PKT_TYPE_IPV6_FRAG</dfn>				0x12</u></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/QEDE_PKT_TYPE_IPV4_VLAN" data-ref="_M/QEDE_PKT_TYPE_IPV4_VLAN">QEDE_PKT_TYPE_IPV4_VLAN</dfn>				0x21</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/QEDE_PKT_TYPE_IPV6_VLAN" data-ref="_M/QEDE_PKT_TYPE_IPV6_VLAN">QEDE_PKT_TYPE_IPV6_VLAN</dfn>				0x22</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/QEDE_PKT_TYPE_IPV4_TCP_VLAN" data-ref="_M/QEDE_PKT_TYPE_IPV4_TCP_VLAN">QEDE_PKT_TYPE_IPV4_TCP_VLAN</dfn>			0x25</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/QEDE_PKT_TYPE_IPV6_TCP_VLAN" data-ref="_M/QEDE_PKT_TYPE_IPV6_TCP_VLAN">QEDE_PKT_TYPE_IPV6_TCP_VLAN</dfn>			0x26</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/QEDE_PKT_TYPE_IPV4_UDP_VLAN" data-ref="_M/QEDE_PKT_TYPE_IPV4_UDP_VLAN">QEDE_PKT_TYPE_IPV4_UDP_VLAN</dfn>			0x29</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/QEDE_PKT_TYPE_IPV6_UDP_VLAN" data-ref="_M/QEDE_PKT_TYPE_IPV6_UDP_VLAN">QEDE_PKT_TYPE_IPV6_UDP_VLAN</dfn>			0x2a</u></td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/QEDE_PKT_TYPE_IPV4_VLAN_FRAG" data-ref="_M/QEDE_PKT_TYPE_IPV4_VLAN_FRAG">QEDE_PKT_TYPE_IPV4_VLAN_FRAG</dfn>			0x31</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/QEDE_PKT_TYPE_IPV6_VLAN_FRAG" data-ref="_M/QEDE_PKT_TYPE_IPV6_VLAN_FRAG">QEDE_PKT_TYPE_IPV6_VLAN_FRAG</dfn>			0x32</u></td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><i>/* Macros for tunneled packets with next protocol lkup table */</i></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/QEDE_PKT_TYPE_TUNN_GENEVE" data-ref="_M/QEDE_PKT_TYPE_TUNN_GENEVE">QEDE_PKT_TYPE_TUNN_GENEVE</dfn>			0x1</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/QEDE_PKT_TYPE_TUNN_GRE" data-ref="_M/QEDE_PKT_TYPE_TUNN_GRE">QEDE_PKT_TYPE_TUNN_GRE</dfn>				0x2</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/QEDE_PKT_TYPE_TUNN_VXLAN" data-ref="_M/QEDE_PKT_TYPE_TUNN_VXLAN">QEDE_PKT_TYPE_TUNN_VXLAN</dfn>			0x3</u></td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><i>/* Bit 2 is don't care bit */</i></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/QEDE_PKT_TYPE_TUNN_L2_TENID_NOEXIST_GENEVE" data-ref="_M/QEDE_PKT_TYPE_TUNN_L2_TENID_NOEXIST_GENEVE">QEDE_PKT_TYPE_TUNN_L2_TENID_NOEXIST_GENEVE</dfn>	0x9</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/QEDE_PKT_TYPE_TUNN_L2_TENID_NOEXIST_GRE" data-ref="_M/QEDE_PKT_TYPE_TUNN_L2_TENID_NOEXIST_GRE">QEDE_PKT_TYPE_TUNN_L2_TENID_NOEXIST_GRE</dfn>		0xa</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/QEDE_PKT_TYPE_TUNN_L2_TENID_NOEXIST_VXLAN" data-ref="_M/QEDE_PKT_TYPE_TUNN_L2_TENID_NOEXIST_VXLAN">QEDE_PKT_TYPE_TUNN_L2_TENID_NOEXIST_VXLAN</dfn>	0xb</u></td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/QEDE_PKT_TYPE_TUNN_L2_TENID_EXIST_GENEVE" data-ref="_M/QEDE_PKT_TYPE_TUNN_L2_TENID_EXIST_GENEVE">QEDE_PKT_TYPE_TUNN_L2_TENID_EXIST_GENEVE</dfn>	0xd</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/QEDE_PKT_TYPE_TUNN_L2_TENID_EXIST_GRE" data-ref="_M/QEDE_PKT_TYPE_TUNN_L2_TENID_EXIST_GRE">QEDE_PKT_TYPE_TUNN_L2_TENID_EXIST_GRE</dfn>		0xe</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/QEDE_PKT_TYPE_TUNN_L2_TENID_EXIST_VXLAN" data-ref="_M/QEDE_PKT_TYPE_TUNN_L2_TENID_EXIST_VXLAN">QEDE_PKT_TYPE_TUNN_L2_TENID_EXIST_VXLAN</dfn>		0xf</u></td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/QEDE_PKT_TYPE_TUNN_IPV4_TENID_NOEXIST_GENEVE" data-ref="_M/QEDE_PKT_TYPE_TUNN_IPV4_TENID_NOEXIST_GENEVE">QEDE_PKT_TYPE_TUNN_IPV4_TENID_NOEXIST_GENEVE</dfn>    0x11</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/QEDE_PKT_TYPE_TUNN_IPV4_TENID_NOEXIST_GRE" data-ref="_M/QEDE_PKT_TYPE_TUNN_IPV4_TENID_NOEXIST_GRE">QEDE_PKT_TYPE_TUNN_IPV4_TENID_NOEXIST_GRE</dfn>       0x12</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/QEDE_PKT_TYPE_TUNN_IPV4_TENID_NOEXIST_VXLAN" data-ref="_M/QEDE_PKT_TYPE_TUNN_IPV4_TENID_NOEXIST_VXLAN">QEDE_PKT_TYPE_TUNN_IPV4_TENID_NOEXIST_VXLAN</dfn>     0x13</u></td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/QEDE_PKT_TYPE_TUNN_IPV4_TENID_EXIST_GENEVE" data-ref="_M/QEDE_PKT_TYPE_TUNN_IPV4_TENID_EXIST_GENEVE">QEDE_PKT_TYPE_TUNN_IPV4_TENID_EXIST_GENEVE</dfn>	0x15</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/QEDE_PKT_TYPE_TUNN_IPV4_TENID_EXIST_GRE" data-ref="_M/QEDE_PKT_TYPE_TUNN_IPV4_TENID_EXIST_GRE">QEDE_PKT_TYPE_TUNN_IPV4_TENID_EXIST_GRE</dfn>		0x16</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/QEDE_PKT_TYPE_TUNN_IPV4_TENID_EXIST_VXLAN" data-ref="_M/QEDE_PKT_TYPE_TUNN_IPV4_TENID_EXIST_VXLAN">QEDE_PKT_TYPE_TUNN_IPV4_TENID_EXIST_VXLAN</dfn>	0x17</u></td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/QEDE_PKT_TYPE_TUNN_IPV6_TENID_NOEXIST_GENEVE" data-ref="_M/QEDE_PKT_TYPE_TUNN_IPV6_TENID_NOEXIST_GENEVE">QEDE_PKT_TYPE_TUNN_IPV6_TENID_NOEXIST_GENEVE</dfn>    0x19</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/QEDE_PKT_TYPE_TUNN_IPV6_TENID_NOEXIST_GRE" data-ref="_M/QEDE_PKT_TYPE_TUNN_IPV6_TENID_NOEXIST_GRE">QEDE_PKT_TYPE_TUNN_IPV6_TENID_NOEXIST_GRE</dfn>       0x1a</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/QEDE_PKT_TYPE_TUNN_IPV6_TENID_NOEXIST_VXLAN" data-ref="_M/QEDE_PKT_TYPE_TUNN_IPV6_TENID_NOEXIST_VXLAN">QEDE_PKT_TYPE_TUNN_IPV6_TENID_NOEXIST_VXLAN</dfn>     0x1b</u></td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/QEDE_PKT_TYPE_TUNN_IPV6_TENID_EXIST_GENEVE" data-ref="_M/QEDE_PKT_TYPE_TUNN_IPV6_TENID_EXIST_GENEVE">QEDE_PKT_TYPE_TUNN_IPV6_TENID_EXIST_GENEVE</dfn>      0x1d</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/QEDE_PKT_TYPE_TUNN_IPV6_TENID_EXIST_GRE" data-ref="_M/QEDE_PKT_TYPE_TUNN_IPV6_TENID_EXIST_GRE">QEDE_PKT_TYPE_TUNN_IPV6_TENID_EXIST_GRE</dfn>		0x1e</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/QEDE_PKT_TYPE_TUNN_IPV6_TENID_EXIST_VXLAN" data-ref="_M/QEDE_PKT_TYPE_TUNN_IPV6_TENID_EXIST_VXLAN">QEDE_PKT_TYPE_TUNN_IPV6_TENID_EXIST_VXLAN</dfn>       0x1f</u></td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/QEDE_PKT_TYPE_TUNN_MAX_TYPE" data-ref="_M/QEDE_PKT_TYPE_TUNN_MAX_TYPE">QEDE_PKT_TYPE_TUNN_MAX_TYPE</dfn>			0x20 /* 2^5 */</u></td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/QEDE_TX_CSUM_OFFLOAD_MASK" data-ref="_M/QEDE_TX_CSUM_OFFLOAD_MASK">QEDE_TX_CSUM_OFFLOAD_MASK</dfn> (PKT_TX_IP_CKSUM              | \</u></td></tr>
<tr><th id="149">149</th><td><u>				   PKT_TX_TCP_CKSUM             | \</u></td></tr>
<tr><th id="150">150</th><td><u>				   PKT_TX_UDP_CKSUM             | \</u></td></tr>
<tr><th id="151">151</th><td><u>				   PKT_TX_OUTER_IP_CKSUM        | \</u></td></tr>
<tr><th id="152">152</th><td><u>				   PKT_TX_TCP_SEG)</u></td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/QEDE_TX_OFFLOAD_MASK" data-ref="_M/QEDE_TX_OFFLOAD_MASK">QEDE_TX_OFFLOAD_MASK</dfn> (QEDE_TX_CSUM_OFFLOAD_MASK | \</u></td></tr>
<tr><th id="155">155</th><td><u>			      PKT_TX_VLAN_PKT		| \</u></td></tr>
<tr><th id="156">156</th><td><u>			      PKT_TX_TUNNEL_VXLAN	| \</u></td></tr>
<tr><th id="157">157</th><td><u>			      PKT_TX_TUNNEL_GENEVE	| \</u></td></tr>
<tr><th id="158">158</th><td><u>			      PKT_TX_TUNNEL_MPLSINUDP   | \</u></td></tr>
<tr><th id="159">159</th><td><u>			      PKT_TX_TUNNEL_GRE)</u></td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/QEDE_TX_OFFLOAD_NOTSUP_MASK" data-ref="_M/QEDE_TX_OFFLOAD_NOTSUP_MASK">QEDE_TX_OFFLOAD_NOTSUP_MASK</dfn> \</u></td></tr>
<tr><th id="162">162</th><td><u>	(PKT_TX_OFFLOAD_MASK ^ QEDE_TX_OFFLOAD_MASK)</u></td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td><i>/*</i></td></tr>
<tr><th id="165">165</th><td><i> * RX BD descriptor ring</i></td></tr>
<tr><th id="166">166</th><td><i> */</i></td></tr>
<tr><th id="167">167</th><td><b>struct</b> <dfn class="type def" id="qede_rx_entry" title='qede_rx_entry' data-ref="qede_rx_entry">qede_rx_entry</dfn> {</td></tr>
<tr><th id="168">168</th><td>	<b>struct</b> <a class="type" href="../../../lib/librte_mbuf/rte_mbuf.h.html#rte_mbuf" title='rte_mbuf' data-ref="rte_mbuf">rte_mbuf</a> *<dfn class="decl field" id="qede_rx_entry::mbuf" title='qede_rx_entry::mbuf' data-ref="qede_rx_entry::mbuf">mbuf</dfn>;</td></tr>
<tr><th id="169">169</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="qede_rx_entry::page_offset" title='qede_rx_entry::page_offset' data-ref="qede_rx_entry::page_offset">page_offset</dfn>;</td></tr>
<tr><th id="170">170</th><td>	<i>/* allows expansion .. */</i></td></tr>
<tr><th id="171">171</th><td>};</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td><i>/* TPA related structures */</i></td></tr>
<tr><th id="174">174</th><td><b>struct</b> <dfn class="type def" id="qede_agg_info" title='qede_agg_info' data-ref="qede_agg_info">qede_agg_info</dfn> {</td></tr>
<tr><th id="175">175</th><td>	<b>struct</b> <a class="type" href="../../../lib/librte_mbuf/rte_mbuf.h.html#rte_mbuf" title='rte_mbuf' data-ref="rte_mbuf">rte_mbuf</a> *<dfn class="decl field" id="qede_agg_info::tpa_head" title='qede_agg_info::tpa_head' data-ref="qede_agg_info::tpa_head">tpa_head</dfn>; <i>/* Pointer to first TPA segment */</i></td></tr>
<tr><th id="176">176</th><td>	<b>struct</b> <a class="type" href="../../../lib/librte_mbuf/rte_mbuf.h.html#rte_mbuf" title='rte_mbuf' data-ref="rte_mbuf">rte_mbuf</a> *<dfn class="decl field" id="qede_agg_info::tpa_tail" title='qede_agg_info::tpa_tail' data-ref="qede_agg_info::tpa_tail">tpa_tail</dfn>; <i>/* Pointer to last TPA segment */</i></td></tr>
<tr><th id="177">177</th><td>};</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td><i>/*</i></td></tr>
<tr><th id="180">180</th><td><i> * Structure associated with each RX queue.</i></td></tr>
<tr><th id="181">181</th><td><i> */</i></td></tr>
<tr><th id="182">182</th><td><b>struct</b> <dfn class="type def" id="qede_rx_queue" title='qede_rx_queue' data-ref="qede_rx_queue">qede_rx_queue</dfn> {</td></tr>
<tr><th id="183">183</th><td>	<b>struct</b> <a class="type" href="../../../lib/librte_mempool/rte_mempool.h.html#rte_mempool" title='rte_mempool' data-ref="rte_mempool">rte_mempool</a> *<dfn class="decl field" id="qede_rx_queue::mb_pool" title='qede_rx_queue::mb_pool' data-ref="qede_rx_queue::mb_pool">mb_pool</dfn>;</td></tr>
<tr><th id="184">184</th><td>	<b>struct</b> <a class="type" href="base/ecore_chain.h.html#ecore_chain" title='ecore_chain' data-ref="ecore_chain">ecore_chain</a> <dfn class="decl field" id="qede_rx_queue::rx_bd_ring" title='qede_rx_queue::rx_bd_ring' data-ref="qede_rx_queue::rx_bd_ring">rx_bd_ring</dfn>;</td></tr>
<tr><th id="185">185</th><td>	<b>struct</b> <a class="type" href="base/ecore_chain.h.html#ecore_chain" title='ecore_chain' data-ref="ecore_chain">ecore_chain</a> <dfn class="decl field" id="qede_rx_queue::rx_comp_ring" title='qede_rx_queue::rx_comp_ring' data-ref="qede_rx_queue::rx_comp_ring">rx_comp_ring</dfn>;</td></tr>
<tr><th id="186">186</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> *<dfn class="decl field" id="qede_rx_queue::hw_cons_ptr" title='qede_rx_queue::hw_cons_ptr' data-ref="qede_rx_queue::hw_cons_ptr">hw_cons_ptr</dfn>;</td></tr>
<tr><th id="187">187</th><td>	<em>void</em> <a class="macro" href="base/bcm_osal.h.html#429" title="volatile" data-ref="_M/OSAL_IOMEM">OSAL_IOMEM</a> *<dfn class="decl field" id="qede_rx_queue::hw_rxq_prod_addr" title='qede_rx_queue::hw_rxq_prod_addr' data-ref="qede_rx_queue::hw_rxq_prod_addr">hw_rxq_prod_addr</dfn>;</td></tr>
<tr><th id="188">188</th><td>	<b>struct</b> <a class="type" href="#qede_rx_entry" title='qede_rx_entry' data-ref="qede_rx_entry">qede_rx_entry</a> *<dfn class="decl field" id="qede_rx_queue::sw_rx_ring" title='qede_rx_queue::sw_rx_ring' data-ref="qede_rx_queue::sw_rx_ring">sw_rx_ring</dfn>;</td></tr>
<tr><th id="189">189</th><td>	<b>struct</b> <a class="type" href="base/ecore_int_api.h.html#ecore_sb_info" title='ecore_sb_info' data-ref="ecore_sb_info">ecore_sb_info</a> *<dfn class="decl field" id="qede_rx_queue::sb_info" title='qede_rx_queue::sb_info' data-ref="qede_rx_queue::sb_info">sb_info</dfn>;</td></tr>
<tr><th id="190">190</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl field" id="qede_rx_queue::sw_rx_cons" title='qede_rx_queue::sw_rx_cons' data-ref="qede_rx_queue::sw_rx_cons">sw_rx_cons</dfn>;</td></tr>
<tr><th id="191">191</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl field" id="qede_rx_queue::sw_rx_prod" title='qede_rx_queue::sw_rx_prod' data-ref="qede_rx_queue::sw_rx_prod">sw_rx_prod</dfn>;</td></tr>
<tr><th id="192">192</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl field" id="qede_rx_queue::nb_rx_desc" title='qede_rx_queue::nb_rx_desc' data-ref="qede_rx_queue::nb_rx_desc">nb_rx_desc</dfn>;</td></tr>
<tr><th id="193">193</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl field" id="qede_rx_queue::queue_id" title='qede_rx_queue::queue_id' data-ref="qede_rx_queue::queue_id">queue_id</dfn>;</td></tr>
<tr><th id="194">194</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl field" id="qede_rx_queue::port_id" title='qede_rx_queue::port_id' data-ref="qede_rx_queue::port_id">port_id</dfn>;</td></tr>
<tr><th id="195">195</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl field" id="qede_rx_queue::rx_buf_size" title='qede_rx_queue::rx_buf_size' data-ref="qede_rx_queue::rx_buf_size">rx_buf_size</dfn>;</td></tr>
<tr><th id="196">196</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="qede_rx_queue::rcv_pkts" title='qede_rx_queue::rcv_pkts' data-ref="qede_rx_queue::rcv_pkts">rcv_pkts</dfn>;</td></tr>
<tr><th id="197">197</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="qede_rx_queue::rx_segs" title='qede_rx_queue::rx_segs' data-ref="qede_rx_queue::rx_segs">rx_segs</dfn>;</td></tr>
<tr><th id="198">198</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="qede_rx_queue::rx_hw_errors" title='qede_rx_queue::rx_hw_errors' data-ref="qede_rx_queue::rx_hw_errors">rx_hw_errors</dfn>;</td></tr>
<tr><th id="199">199</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="qede_rx_queue::rx_alloc_errors" title='qede_rx_queue::rx_alloc_errors' data-ref="qede_rx_queue::rx_alloc_errors">rx_alloc_errors</dfn>;</td></tr>
<tr><th id="200">200</th><td>	<b>struct</b> <a class="type" href="#qede_agg_info" title='qede_agg_info' data-ref="qede_agg_info">qede_agg_info</a> <dfn class="decl field" id="qede_rx_queue::tpa_info" title='qede_rx_queue::tpa_info' data-ref="qede_rx_queue::tpa_info">tpa_info</dfn>[<a class="macro" href="base/eth_common.h.html#108" title="64" data-ref="_M/ETH_TPA_MAX_AGGS_NUM">ETH_TPA_MAX_AGGS_NUM</a>];</td></tr>
<tr><th id="201">201</th><td>	<b>struct</b> <a class="type" href="qede_ethdev.h.html#qede_dev" title='qede_dev' data-ref="qede_dev" id="qede_dev"><a class="type" href="qede_ethdev.h.html#qede_dev" title='qede_dev' data-ref="qede_dev">qede_dev</a></a> *<dfn class="decl field" id="qede_rx_queue::qdev" title='qede_rx_queue::qdev' data-ref="qede_rx_queue::qdev">qdev</dfn>;</td></tr>
<tr><th id="202">202</th><td>	<em>void</em> *<dfn class="decl field" id="qede_rx_queue::handle" title='qede_rx_queue::handle' data-ref="qede_rx_queue::handle">handle</dfn>;</td></tr>
<tr><th id="203">203</th><td>};</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td><i>/*</i></td></tr>
<tr><th id="206">206</th><td><i> * TX BD descriptor ring</i></td></tr>
<tr><th id="207">207</th><td><i> */</i></td></tr>
<tr><th id="208">208</th><td><b>struct</b> <dfn class="type def" id="qede_tx_entry" title='qede_tx_entry' data-ref="qede_tx_entry">qede_tx_entry</dfn> {</td></tr>
<tr><th id="209">209</th><td>	<b>struct</b> <a class="type" href="../../../lib/librte_mbuf/rte_mbuf.h.html#rte_mbuf" title='rte_mbuf' data-ref="rte_mbuf">rte_mbuf</a> *<dfn class="decl field" id="qede_tx_entry::mbuf" title='qede_tx_entry::mbuf' data-ref="qede_tx_entry::mbuf">mbuf</dfn>;</td></tr>
<tr><th id="210">210</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl field" id="qede_tx_entry::flags" title='qede_tx_entry::flags' data-ref="qede_tx_entry::flags">flags</dfn>;</td></tr>
<tr><th id="211">211</th><td>};</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td><b>union</b> <dfn class="type def" id="db_prod" title='db_prod' data-ref="db_prod">db_prod</dfn> {</td></tr>
<tr><th id="214">214</th><td>	<b>struct</b> <a class="type" href="base/eth_common.h.html#eth_db_data" title='eth_db_data' data-ref="eth_db_data">eth_db_data</a> <dfn class="decl field" id="db_prod::data" title='db_prod::data' data-ref="db_prod::data">data</dfn>;</td></tr>
<tr><th id="215">215</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="db_prod::raw" title='db_prod::raw' data-ref="db_prod::raw">raw</dfn>;</td></tr>
<tr><th id="216">216</th><td>};</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td><b>struct</b> <dfn class="type def" id="qede_tx_queue" title='qede_tx_queue' data-ref="qede_tx_queue">qede_tx_queue</dfn> {</td></tr>
<tr><th id="219">219</th><td>	<b>struct</b> <a class="type" href="base/ecore_chain.h.html#ecore_chain" title='ecore_chain' data-ref="ecore_chain">ecore_chain</a> <dfn class="decl field" id="qede_tx_queue::tx_pbl" title='qede_tx_queue::tx_pbl' data-ref="qede_tx_queue::tx_pbl">tx_pbl</dfn>;</td></tr>
<tr><th id="220">220</th><td>	<b>struct</b> <a class="type" href="#qede_tx_entry" title='qede_tx_entry' data-ref="qede_tx_entry">qede_tx_entry</a> *<dfn class="decl field" id="qede_tx_queue::sw_tx_ring" title='qede_tx_queue::sw_tx_ring' data-ref="qede_tx_queue::sw_tx_ring">sw_tx_ring</dfn>;</td></tr>
<tr><th id="221">221</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl field" id="qede_tx_queue::nb_tx_desc" title='qede_tx_queue::nb_tx_desc' data-ref="qede_tx_queue::nb_tx_desc">nb_tx_desc</dfn>;</td></tr>
<tr><th id="222">222</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl field" id="qede_tx_queue::nb_tx_avail" title='qede_tx_queue::nb_tx_avail' data-ref="qede_tx_queue::nb_tx_avail">nb_tx_avail</dfn>;</td></tr>
<tr><th id="223">223</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl field" id="qede_tx_queue::tx_free_thresh" title='qede_tx_queue::tx_free_thresh' data-ref="qede_tx_queue::tx_free_thresh">tx_free_thresh</dfn>;</td></tr>
<tr><th id="224">224</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl field" id="qede_tx_queue::queue_id" title='qede_tx_queue::queue_id' data-ref="qede_tx_queue::queue_id">queue_id</dfn>;</td></tr>
<tr><th id="225">225</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> *<dfn class="decl field" id="qede_tx_queue::hw_cons_ptr" title='qede_tx_queue::hw_cons_ptr' data-ref="qede_tx_queue::hw_cons_ptr">hw_cons_ptr</dfn>;</td></tr>
<tr><th id="226">226</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl field" id="qede_tx_queue::sw_tx_cons" title='qede_tx_queue::sw_tx_cons' data-ref="qede_tx_queue::sw_tx_cons">sw_tx_cons</dfn>;</td></tr>
<tr><th id="227">227</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl field" id="qede_tx_queue::sw_tx_prod" title='qede_tx_queue::sw_tx_prod' data-ref="qede_tx_queue::sw_tx_prod">sw_tx_prod</dfn>;</td></tr>
<tr><th id="228">228</th><td>	<em>void</em> <a class="macro" href="base/bcm_osal.h.html#429" title="volatile" data-ref="_M/OSAL_IOMEM">OSAL_IOMEM</a> *<dfn class="decl field" id="qede_tx_queue::doorbell_addr" title='qede_tx_queue::doorbell_addr' data-ref="qede_tx_queue::doorbell_addr">doorbell_addr</dfn>;</td></tr>
<tr><th id="229">229</th><td>	<em>volatile</em> <b>union</b> <a class="type" href="#db_prod" title='db_prod' data-ref="db_prod">db_prod</a> <dfn class="decl field" id="qede_tx_queue::tx_db" title='qede_tx_queue::tx_db' data-ref="qede_tx_queue::tx_db">tx_db</dfn>;</td></tr>
<tr><th id="230">230</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl field" id="qede_tx_queue::port_id" title='qede_tx_queue::port_id' data-ref="qede_tx_queue::port_id">port_id</dfn>;</td></tr>
<tr><th id="231">231</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="qede_tx_queue::xmit_pkts" title='qede_tx_queue::xmit_pkts' data-ref="qede_tx_queue::xmit_pkts">xmit_pkts</dfn>;</td></tr>
<tr><th id="232">232</th><td>	<a class="typedef" href="base/bcm_osal.h.html#bool" title='bool' data-type='int' data-ref="bool">bool</a> <dfn class="decl field" id="qede_tx_queue::is_legacy" title='qede_tx_queue::is_legacy' data-ref="qede_tx_queue::is_legacy">is_legacy</dfn>;</td></tr>
<tr><th id="233">233</th><td>	<b>struct</b> <a class="type" href="qede_ethdev.h.html#qede_dev" title='qede_dev' data-ref="qede_dev">qede_dev</a> *<dfn class="decl field" id="qede_tx_queue::qdev" title='qede_tx_queue::qdev' data-ref="qede_tx_queue::qdev">qdev</dfn>;</td></tr>
<tr><th id="234">234</th><td>	<em>void</em> *<dfn class="decl field" id="qede_tx_queue::handle" title='qede_tx_queue::handle' data-ref="qede_tx_queue::handle">handle</dfn>;</td></tr>
<tr><th id="235">235</th><td>};</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td><b>struct</b> <dfn class="type def" id="qede_fastpath" title='qede_fastpath' data-ref="qede_fastpath">qede_fastpath</dfn> {</td></tr>
<tr><th id="238">238</th><td>	<b>struct</b> <a class="type" href="base/ecore_int_api.h.html#ecore_sb_info" title='ecore_sb_info' data-ref="ecore_sb_info">ecore_sb_info</a> *<dfn class="decl field" id="qede_fastpath::sb_info" title='qede_fastpath::sb_info' data-ref="qede_fastpath::sb_info">sb_info</dfn>;</td></tr>
<tr><th id="239">239</th><td>	<b>struct</b> <a class="type" href="#qede_rx_queue" title='qede_rx_queue' data-ref="qede_rx_queue">qede_rx_queue</a> *<dfn class="decl field" id="qede_fastpath::rxq" title='qede_fastpath::rxq' data-ref="qede_fastpath::rxq">rxq</dfn>;</td></tr>
<tr><th id="240">240</th><td>	<b>struct</b> <a class="type" href="#qede_tx_queue" title='qede_tx_queue' data-ref="qede_tx_queue">qede_tx_queue</a> *<dfn class="decl field" id="qede_fastpath::txq" title='qede_fastpath::txq' data-ref="qede_fastpath::txq">txq</dfn>;</td></tr>
<tr><th id="241">241</th><td>};</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td><i>/*</i></td></tr>
<tr><th id="244">244</th><td><i> * RX/TX function prototypes</i></td></tr>
<tr><th id="245">245</th><td><i> */</i></td></tr>
<tr><th id="246">246</th><td><em>int</em> <dfn class="decl fn" id="qede_rx_queue_setup" title='qede_rx_queue_setup' data-ref="qede_rx_queue_setup">qede_rx_queue_setup</dfn>(<b>struct</b> <a class="type" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev" title='rte_eth_dev' data-ref="rte_eth_dev">rte_eth_dev</a> *<dfn class="local col0 decl" id="50dev" title='dev' data-type='struct rte_eth_dev *' data-ref="50dev">dev</dfn>, <a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col1 decl" id="51queue_idx" title='queue_idx' data-type='uint16_t' data-ref="51queue_idx">queue_idx</dfn>,</td></tr>
<tr><th id="247">247</th><td>			<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="52nb_desc" title='nb_desc' data-type='uint16_t' data-ref="52nb_desc">nb_desc</dfn>, <em>unsigned</em> <em>int</em> <dfn class="local col3 decl" id="53socket_id" title='socket_id' data-type='unsigned int' data-ref="53socket_id">socket_id</dfn>,</td></tr>
<tr><th id="248">248</th><td>			<em>const</em> <b>struct</b> <a class="type" href="../../../lib/librte_ethdev/rte_ethdev.h.html#rte_eth_rxconf" title='rte_eth_rxconf' data-ref="rte_eth_rxconf">rte_eth_rxconf</a> *<dfn class="local col4 decl" id="54rx_conf" title='rx_conf' data-type='const struct rte_eth_rxconf *' data-ref="54rx_conf">rx_conf</dfn>,</td></tr>
<tr><th id="249">249</th><td>			<b>struct</b> <a class="type" href="../../../lib/librte_mempool/rte_mempool.h.html#rte_mempool" title='rte_mempool' data-ref="rte_mempool">rte_mempool</a> *<dfn class="local col5 decl" id="55mp" title='mp' data-type='struct rte_mempool *' data-ref="55mp">mp</dfn>);</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td><em>int</em> <dfn class="decl fn" id="qede_tx_queue_setup" title='qede_tx_queue_setup' data-ref="qede_tx_queue_setup">qede_tx_queue_setup</dfn>(<b>struct</b> <a class="type" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev" title='rte_eth_dev' data-ref="rte_eth_dev">rte_eth_dev</a> *<dfn class="local col6 decl" id="56dev" title='dev' data-type='struct rte_eth_dev *' data-ref="56dev">dev</dfn>,</td></tr>
<tr><th id="252">252</th><td>			<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="57queue_idx" title='queue_idx' data-type='uint16_t' data-ref="57queue_idx">queue_idx</dfn>,</td></tr>
<tr><th id="253">253</th><td>			<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="58nb_desc" title='nb_desc' data-type='uint16_t' data-ref="58nb_desc">nb_desc</dfn>,</td></tr>
<tr><th id="254">254</th><td>			<em>unsigned</em> <em>int</em> <dfn class="local col9 decl" id="59socket_id" title='socket_id' data-type='unsigned int' data-ref="59socket_id">socket_id</dfn>,</td></tr>
<tr><th id="255">255</th><td>			<em>const</em> <b>struct</b> <a class="type" href="../../../lib/librte_ethdev/rte_ethdev.h.html#rte_eth_txconf" title='rte_eth_txconf' data-ref="rte_eth_txconf">rte_eth_txconf</a> *<dfn class="local col0 decl" id="60tx_conf" title='tx_conf' data-type='const struct rte_eth_txconf *' data-ref="60tx_conf">tx_conf</dfn>);</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td><em>void</em> <dfn class="decl fn" id="qede_rx_queue_release" title='qede_rx_queue_release' data-ref="qede_rx_queue_release">qede_rx_queue_release</dfn>(<em>void</em> *<dfn class="local col1 decl" id="61rx_queue" title='rx_queue' data-type='void *' data-ref="61rx_queue">rx_queue</dfn>);</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td><em>void</em> <dfn class="decl fn" id="qede_tx_queue_release" title='qede_tx_queue_release' data-ref="qede_tx_queue_release">qede_tx_queue_release</dfn>(<em>void</em> *<dfn class="local col2 decl" id="62tx_queue" title='tx_queue' data-type='void *' data-ref="62tx_queue">tx_queue</dfn>);</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td><a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl fn" id="qede_xmit_pkts" title='qede_xmit_pkts' data-ref="qede_xmit_pkts">qede_xmit_pkts</dfn>(<em>void</em> *<dfn class="local col3 decl" id="63p_txq" title='p_txq' data-type='void *' data-ref="63p_txq">p_txq</dfn>, <b>struct</b> <a class="type" href="../../../lib/librte_mbuf/rte_mbuf.h.html#rte_mbuf" title='rte_mbuf' data-ref="rte_mbuf">rte_mbuf</a> **<dfn class="local col4 decl" id="64tx_pkts" title='tx_pkts' data-type='struct rte_mbuf **' data-ref="64tx_pkts">tx_pkts</dfn>,</td></tr>
<tr><th id="262">262</th><td>			<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col5 decl" id="65nb_pkts" title='nb_pkts' data-type='uint16_t' data-ref="65nb_pkts">nb_pkts</dfn>);</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td><a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl fn" id="qede_xmit_prep_pkts" title='qede_xmit_prep_pkts' data-ref="qede_xmit_prep_pkts">qede_xmit_prep_pkts</dfn>(<em>void</em> *<dfn class="local col6 decl" id="66p_txq" title='p_txq' data-type='void *' data-ref="66p_txq">p_txq</dfn>, <b>struct</b> <a class="type" href="../../../lib/librte_mbuf/rte_mbuf.h.html#rte_mbuf" title='rte_mbuf' data-ref="rte_mbuf">rte_mbuf</a> **<dfn class="local col7 decl" id="67tx_pkts" title='tx_pkts' data-type='struct rte_mbuf **' data-ref="67tx_pkts">tx_pkts</dfn>,</td></tr>
<tr><th id="265">265</th><td>			     <a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="68nb_pkts" title='nb_pkts' data-type='uint16_t' data-ref="68nb_pkts">nb_pkts</dfn>);</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td><a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl fn" id="qede_recv_pkts" title='qede_recv_pkts' data-ref="qede_recv_pkts">qede_recv_pkts</dfn>(<em>void</em> *<dfn class="local col9 decl" id="69p_rxq" title='p_rxq' data-type='void *' data-ref="69p_rxq">p_rxq</dfn>, <b>struct</b> <a class="type" href="../../../lib/librte_mbuf/rte_mbuf.h.html#rte_mbuf" title='rte_mbuf' data-ref="rte_mbuf">rte_mbuf</a> **<dfn class="local col0 decl" id="70rx_pkts" title='rx_pkts' data-type='struct rte_mbuf **' data-ref="70rx_pkts">rx_pkts</dfn>,</td></tr>
<tr><th id="268">268</th><td>			<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col1 decl" id="71nb_pkts" title='nb_pkts' data-type='uint16_t' data-ref="71nb_pkts">nb_pkts</dfn>);</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td><a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl fn" id="qede_rxtx_pkts_dummy" title='qede_rxtx_pkts_dummy' data-ref="qede_rxtx_pkts_dummy">qede_rxtx_pkts_dummy</dfn>(<em>void</em> *<dfn class="local col2 decl" id="72p_rxq" title='p_rxq' data-type='void *' data-ref="72p_rxq">p_rxq</dfn>,</td></tr>
<tr><th id="271">271</th><td>			      <b>struct</b> <a class="type" href="../../../lib/librte_mbuf/rte_mbuf.h.html#rte_mbuf" title='rte_mbuf' data-ref="rte_mbuf">rte_mbuf</a> **<dfn class="local col3 decl" id="73pkts" title='pkts' data-type='struct rte_mbuf **' data-ref="73pkts">pkts</dfn>,</td></tr>
<tr><th id="272">272</th><td>			      <a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="74nb_pkts" title='nb_pkts' data-type='uint16_t' data-ref="74nb_pkts">nb_pkts</dfn>);</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td><em>int</em> <dfn class="decl fn" id="qede_start_queues" title='qede_start_queues' data-ref="qede_start_queues">qede_start_queues</dfn>(<b>struct</b> <a class="type" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev" title='rte_eth_dev' data-ref="rte_eth_dev">rte_eth_dev</a> *<dfn class="local col5 decl" id="75eth_dev" title='eth_dev' data-type='struct rte_eth_dev *' data-ref="75eth_dev">eth_dev</dfn>);</td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td><em>void</em> <dfn class="decl fn" id="qede_stop_queues" title='qede_stop_queues' data-ref="qede_stop_queues">qede_stop_queues</dfn>(<b>struct</b> <a class="type" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev" title='rte_eth_dev' data-ref="rte_eth_dev">rte_eth_dev</a> *<dfn class="local col6 decl" id="76eth_dev" title='eth_dev' data-type='struct rte_eth_dev *' data-ref="76eth_dev">eth_dev</dfn>);</td></tr>
<tr><th id="277">277</th><td><em>int</em> <dfn class="decl fn" id="qede_calc_rx_buf_size" title='qede_calc_rx_buf_size' data-ref="qede_calc_rx_buf_size">qede_calc_rx_buf_size</dfn>(<b>struct</b> <a class="type" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev" title='rte_eth_dev' data-ref="rte_eth_dev">rte_eth_dev</a> *<dfn class="local col7 decl" id="77dev" title='dev' data-type='struct rte_eth_dev *' data-ref="77dev">dev</dfn>, <a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="78mbufsz" title='mbufsz' data-type='uint16_t' data-ref="78mbufsz">mbufsz</dfn>,</td></tr>
<tr><th id="278">278</th><td>			  <a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col9 decl" id="79max_frame_size" title='max_frame_size' data-type='uint16_t' data-ref="79max_frame_size">max_frame_size</dfn>);</td></tr>
<tr><th id="279">279</th><td><em>int</em></td></tr>
<tr><th id="280">280</th><td><dfn class="decl fn" id="qede_rx_descriptor_status" title='qede_rx_descriptor_status' data-ref="qede_rx_descriptor_status">qede_rx_descriptor_status</dfn>(<em>void</em> *<dfn class="local col0 decl" id="80rxq" title='rxq' data-type='void *' data-ref="80rxq">rxq</dfn>, <a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col1 decl" id="81offset" title='offset' data-type='uint16_t' data-ref="81offset">offset</dfn>);</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td><i>/* Fastpath resource alloc/dealloc helpers */</i></td></tr>
<tr><th id="283">283</th><td><em>int</em> <dfn class="decl fn" id="qede_alloc_fp_resc" title='qede_alloc_fp_resc' data-ref="qede_alloc_fp_resc">qede_alloc_fp_resc</dfn>(<b>struct</b> <a class="type" href="qede_ethdev.h.html#qede_dev" title='qede_dev' data-ref="qede_dev">qede_dev</a> *<dfn class="local col2 decl" id="82qdev" title='qdev' data-type='struct qede_dev *' data-ref="82qdev">qdev</dfn>);</td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td><em>void</em> <dfn class="decl fn" id="qede_dealloc_fp_resc" title='qede_dealloc_fp_resc' data-ref="qede_dealloc_fp_resc">qede_dealloc_fp_resc</dfn>(<b>struct</b> <a class="type" href="../../../lib/librte_ethdev/rte_ethdev_core.h.html#rte_eth_dev" title='rte_eth_dev' data-ref="rte_eth_dev">rte_eth_dev</a> *<dfn class="local col3 decl" id="83eth_dev" title='eth_dev' data-type='struct rte_eth_dev *' data-ref="83eth_dev">eth_dev</dfn>);</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td><u>#<span data-ppcond="8">endif</span> /* _QEDE_RXTX_H_ */</u></td></tr>
<tr><th id="288">288</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='qede_ethdev.c.html'>master/drivers/net/qede/qede_ethdev.c</a><br/>Generated on <em>2018-Oct-01</em> from project master revision <em>master</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
