Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
| Date         : Wed Jan 24 20:13:56 2018
| Host         : TELOPS229 running 64-bit Service Pack 1  (build 7601)
| Command      : report_utilization -file d:/Telops/fir-00251-Proc/Reports/hawkA/fir_00251_proc_hawkA_utilization_placed_hier.rpt -hierarchical -hierarchical_depth 5
| Design       : fir_00251_proc_hawkA
| Device       : xc7k160t
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------------+-------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
|                        Instance                       |                                     Module                                    | Total LUTs | Logic LUTs | LUTRAMs | SRLs |   FFs  | RAMB36 | RAMB18 | DSP48 Blocks |
+-------------------------------------------------------+-------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
| fir_00251_proc_hawkA                                  |                                                                         (top) |      72468 |      66227 |    2788 | 3453 | 112763 |    202 |     86 |          100 |
|   (fir_00251_proc_hawkA)                              |                                                                         (top) |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|   ACQ                                                 |                                            fir_00251_proc_acq__parameterized0 |      67153 |      60946 |    2788 | 3419 | 103947 |    196 |     74 |           94 |
|     AEC_GEN                                           |                                                                           AEC |        310 |        310 |       0 |    0 |   1636 |      1 |      0 |            0 |
|       U1                                              |                                                                hder_extractor |         32 |         32 |       0 |    0 |    177 |      0 |      0 |            0 |
|         (U1)                                          |                                                                hder_extractor |         29 |         29 |       0 |    0 |     77 |      0 |      0 |            0 |
|         r0                                            |                                                                sync_reset_447 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         s10                                           |                                        double_sync_vector__parameterized4_449 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         s11                                           |                                        double_sync_vector__parameterized4_446 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         s6                                            |                                               double_sync__parameterized0_448 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         s9                                            |                                        double_sync_vector__parameterized2_445 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|       U2                                              |                                                                      AEC_Ctrl |        142 |        142 |       0 |    0 |    753 |      0 |      0 |            0 |
|         (U2)                                          |                                                                      AEC_Ctrl |         13 |         13 |       0 |    0 |     95 |      0 |      0 |            0 |
|         U0A                                           |                                                                   sync_resetn |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                           |                                            double_sync_vector__parameterized6 |          0 |          0 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U1C                                           |                                        double_sync_vector__parameterized6_179 |          0 |          0 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U1D                                           |                                        double_sync_vector__parameterized0_180 |          0 |          0 |       0 |    0 |     20 |      0 |      0 |            0 |
|         U1E                                           |                                            double_sync_vector__parameterized2 |         24 |         24 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U1F                                           |                                        double_sync_vector__parameterized2_181 |          8 |          8 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U1G                                           |                                        double_sync_vector__parameterized6_182 |          0 |          0 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U1H                                           |                                           double_sync_vector__parameterized10 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U1I                                           |                                        double_sync_vector__parameterized0_183 |         13 |         13 |       0 |    0 |     26 |      0 |      0 |            0 |
|         U1J                                           |                                               double_sync__parameterized0_184 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1K                                           |                                       double_sync_vector__parameterized10_185 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U1L                                           |                                        double_sync_vector__parameterized6_186 |          0 |          0 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U1M                                           |                                            double_sync_vector__parameterized8 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1N                                           |                                        double_sync_vector__parameterized6_187 |         24 |         24 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U1P                                           |                                            double_sync_vector__parameterized4 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U1Q                                           |                                        double_sync_vector__parameterized2_188 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U1R                                           |                                           double_sync_vector__parameterized12 |         10 |         10 |       0 |    0 |     84 |      0 |      0 |            0 |
|         U1S                                           |                                        double_sync_vector__parameterized2_189 |         46 |         46 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U1T                                           |                                               double_sync__parameterized0_190 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                    AEC_CUMSUM__parameterized0 |         83 |         83 |       0 |    0 |    266 |      0 |      0 |            0 |
|         (U3)                                          |                                                    AEC_CUMSUM__parameterized0 |         75 |         75 |       0 |    0 |    264 |      0 |      0 |            0 |
|         sreset_data_gen                               |                                                                sync_reset_178 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                                            histogram_axis_tmi |         44 |         44 |       0 |    0 |    215 |      1 |      0 |            0 |
|         histogram_axis_tmi_struct                     |                                                     histogram_axis_tmi_struct |         44 |         44 |       0 |    0 |    215 |      1 |      0 |            0 |
|           axis16_histogram                            |                                                   axis16_histogram_ec93b64bc0 |         44 |         44 |       0 |    0 |    215 |      1 |      0 |            0 |
|       U7                                              |                                                                       AECPlus |          9 |          9 |       0 |    0 |    225 |      0 |      0 |            0 |
|         (U7)                                          |                                                                       AECPlus |          6 |          6 |       0 |    0 |    223 |      0 |      0 |            0 |
|         sresetn_gen                                   |                                                               sync_resetn_191 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|     BD                                                |                                                                    bd_wrapper |      30455 |      26953 |    2368 | 1134 |  27656 |     42 |     27 |            5 |
|       core_wrapper_i                                  |                                                                  core_wrapper |      30455 |      26953 |    2368 | 1134 |  27656 |     42 |     27 |            5 |
|         (core_wrapper_i)                              |                                                                  core_wrapper |        510 |        510 |       0 |    0 |      0 |      0 |      0 |            0 |
|         core_i                                        |                                                                          core |      29951 |      26449 |    2368 | 1134 |  27656 |     42 |     27 |            5 |
|           (core_i)                                    |                                                                          core |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           GND                                         |                                                                corecore_GND_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           MCU                                         |                                                            coreMCU_imp_QX0IMY |       3174 |       2878 |     120 |  176 |   3002 |     18 |      0 |            5 |
|           MIG_Calibration                             |                                                coreMIG_Calibration_imp_ECS5F8 |      14320 |      12264 |    1444 |  612 |  12971 |     24 |     27 |            0 |
|           MIG_Code                                    |                                                      coreMIG_Code_imp_118NPDQ |       7472 |       6428 |     788 |  256 |   7364 |      0 |      0 |            0 |
|           axi_gpio_0                                  |                                                         corecore_axi_gpio_0_0 |         34 |         34 |       0 |    0 |     66 |      0 |      0 |            0 |
|           axi_gps_uart                                |                                                       corecore_axi_gps_uart_0 |        328 |        317 |       0 |   11 |    300 |      0 |      0 |            0 |
|           axi_ndf_uart                                |                                                       corecore_axi_ndf_uart_1 |        328 |        317 |       0 |   11 |    300 |      0 |      0 |            0 |
|           axi_peripheral                              |                                                 coreaxi_peripheral_imp_WQ0R4M |       1212 |       1212 |       0 |    0 |    406 |      0 |      0 |            0 |
|           axi_quad_spi_0                              |                                                     corecore_axi_quad_spi_0_0 |        388 |        371 |      16 |    1 |    583 |      0 |      0 |            0 |
|           axi_timer_0                                 |                                                        corecore_axi_timer_0_0 |        256 |        256 |       0 |    0 |    212 |      0 |      0 |            0 |
|           axi_usb_uart                                |                                                       corecore_axi_usb_uart_2 |        330 |        319 |       0 |   11 |    300 |      0 |      0 |            0 |
|           clink_uart                                  |                                                         corecore_clink_uart_3 |        329 |        318 |       0 |   11 |    296 |      0 |      0 |            0 |
|           clk_wiz_1                                   |                                                          corecore_clk_wiz_1_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           fpga_output_uart                            |                                                   corecore_fpga_output_uart_4 |        329 |        318 |       0 |   11 |    296 |      0 |      0 |            0 |
|           fw_uart                                     |                                                            corecore_fw_uart_5 |        329 |        318 |       0 |   11 |    300 |      0 |      0 |            0 |
|           intr_concact                                |                                                       corecore_intr_concact_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           oem_uart                                    |                                                           corecore_oem_uart_6 |        328 |        317 |       0 |   11 |    300 |      0 |      0 |            0 |
|           pleora_uart                                 |                                                        corecore_pleora_uart_7 |        329 |        318 |       0 |   11 |    300 |      0 |      0 |            0 |
|           power_management                            |                                                   corecore_power_management_1 |        115 |        115 |       0 |    0 |    193 |      0 |      0 |            0 |
|           proc_sys_reset_1                            |                                                   corecore_proc_sys_reset_1_0 |         17 |         16 |       0 |    1 |     32 |      0 |      0 |            0 |
|           xadc_wiz_1                                  |                                                         corecore_xadc_wiz_1_0 |        342 |        342 |       0 |    0 |    435 |      0 |      0 |            0 |
|     BUF_MNG                                           |                                                                     Buffering |       1744 |       1744 |       0 |    0 |   3187 |      4 |      0 |           13 |
|       (BUF_MNG)                                       |                                                                     Buffering |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       BUF_CTRL                                        |                                                                Buffering_Ctrl |         44 |         44 |       0 |    0 |   1005 |      0 |      0 |            0 |
|         (BUF_CTRL)                                    |                                                                Buffering_Ctrl |         31 |         31 |       0 |    0 |    371 |      0 |      0 |            0 |
|         U0A                                           |                                                               sync_resetn_504 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1A                                           |                                        double_sync_vector__parameterized4_505 |          1 |          1 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U2A                                           |                                        double_sync_vector__parameterized2_486 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2B                                           |                                        double_sync_vector__parameterized4_487 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U2C                                           |                                        double_sync_vector__parameterized2_489 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2D                                           |                                        double_sync_vector__parameterized2_491 |          0 |          0 |       0 |    0 |     62 |      0 |      0 |            0 |
|         U2E                                           |                                           double_sync_vector__parameterized14 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U2F                                           |                                        double_sync_vector__parameterized2_494 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2G                                           |                                        double_sync_vector__parameterized2_495 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2H                                           |                                        double_sync_vector__parameterized4_496 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U2I                                           |                                        double_sync_vector__parameterized2_497 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2J                                           |                                       double_sync_vector__parameterized14_498 |          2 |          2 |       0 |    0 |      8 |      0 |      0 |            0 |
|         U2K                                           |                                       double_sync_vector__parameterized10_499 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U2L                                           |                                       double_sync_vector__parameterized10_500 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U2M                                           |                                        double_sync_vector__parameterized2_501 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2N                                           |                                        double_sync_vector__parameterized2_502 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2O                                           |                                        double_sync_vector__parameterized2_503 |          0 |          0 |       0 |    0 |     46 |      0 |      0 |            0 |
|         U3A                                           |                                               double_sync__parameterized0_488 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3B                                           |                                               double_sync__parameterized0_490 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3C                                           |                                               double_sync__parameterized0_492 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3D                                           |                                               double_sync__parameterized0_493 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       FSM                                             |                                                                 BUFFERING_FSM |        879 |        879 |       0 |    0 |    825 |      0 |      0 |           13 |
|         (FSM)                                         |                                                                 BUFFERING_FSM |        772 |        772 |       0 |    0 |    819 |      0 |      0 |           13 |
|         WL_sync                                       |                                               double_sync__parameterized0_485 |        103 |        103 |       0 |    0 |      2 |      0 |      0 |            0 |
|         inst_sync_reset                               |                                                                sync_reset_484 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         inst_sync_reset_n                             |                                                               sync_resetn_483 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1                                              |                                                     axis32_fanout2__xdcDup__1 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                            |                                                             ip_axis32_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                        |                  ip_axis32_fanout2axis_broadcaster_v1_1_top_ip_axis32_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                             |                                                           moi_source_selector |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|         (U10)                                         |                                                           moi_source_selector |          3 |          3 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U1                                            |                                                               sync_resetn_482 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U11                                             |                                                            axil32_to_native96 |         49 |         49 |       0 |    0 |     52 |      0 |      0 |            0 |
|         (U11)                                         |                                                            axil32_to_native96 |         33 |         33 |       0 |    0 |     50 |      0 |      0 |            0 |
|         sync_reset_inst                               |                                                                sync_reset_481 |         16 |         16 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U16                                             |                                              axis32_hole_sync__parameterized0 |         59 |         59 |       0 |    0 |    117 |      0 |      0 |            0 |
|         (U16)                                         |                                              axis32_hole_sync__parameterized0 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_274 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                                                    axis32_reg |         56 |         56 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (U2)                                        |                                                                    axis32_reg |         54 |         54 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_276 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                 |                                                         axis32_img_boundaries |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)             |                                                         axis32_img_boundaries |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                          |                                                               sync_resetn_275 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U17                                             |                                               double_sync__parameterized0_273 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                              axis32_sw_2_1__parameterized0__1 |        218 |        218 |       0 |    0 |    320 |      0 |      0 |            0 |
|         (U2)                                          |                                              axis32_sw_2_1__parameterized0__1 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_471 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                 |                                                     axis32_img_boundaries_474 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)             |                                                     axis32_img_boundaries_474 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                          |                                                               sync_resetn_477 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done1                 |                                                     axis32_img_boundaries_475 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done1)             |                                                     axis32_img_boundaries_475 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                          |                                                               sync_resetn_476 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S0                                    |                                                                axis32_reg_472 |         69 |         69 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg_gen.S0)                                |                                                                axis32_reg_472 |         67 |         67 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_479 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S1                                    |                                                                axis32_reg_473 |         83 |         83 |       0 |    0 |     87 |      0 |      0 |            0 |
|           (reg_gen.S1)                                |                                                                axis32_reg_473 |         81 |         81 |       0 |    0 |     85 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_478 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S_out                                 |                                                                axis32_reg_470 |         59 |         59 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg_gen.S_out)                             |                                                                axis32_reg_470 |         56 |         56 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_480 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U20                                             |                                                axis32_tid_gen__parameterized0 |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|         (U20)                                         |                                                axis32_tid_gen__parameterized0 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                            |                                                               sync_resetn_278 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U21                                             |                                                axis16_merge_axis32__xdcDup__1 |         38 |         38 |       0 |    0 |     71 |      0 |      0 |            0 |
|         U1                                            |                                                        ip_axis16_merge_axis32 |         38 |         38 |       0 |    0 |     71 |      0 |      0 |            0 |
|           (U1)                                        |                                                        ip_axis16_merge_axis32 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           inst                                        |        ip_axis16_merge_axis32axis_dwidth_converter_v1_1_axis_dwidth_converter |         38 |         38 |       0 |    0 |     71 |      0 |      0 |            0 |
|       U22                                             |                                            axis32_tid_gen__parameterized0_272 |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|         (U22)                                         |                                            axis32_tid_gen__parameterized0_272 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                            |                                                               sync_resetn_277 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                 axis32_sw_2_1__parameterized0 |        230 |        230 |       0 |    0 |    344 |      0 |      0 |            0 |
|         (U3)                                          |                                                 axis32_sw_2_1__parameterized0 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U1                                            |                                                       fpa_trig_controller_279 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                 |                                                     axis32_img_boundaries_463 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)             |                                                     axis32_img_boundaries_463 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                          |                                                               sync_resetn_466 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done1                 |                                                     axis32_img_boundaries_464 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done1)             |                                                     axis32_img_boundaries_464 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                          |                                                               sync_resetn_465 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S0                                    |                                                                axis32_reg_461 |         69 |         69 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg_gen.S0)                                |                                                                axis32_reg_461 |         67 |         67 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_468 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S1                                    |                                                                axis32_reg_462 |         95 |         95 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg_gen.S1)                                |                                                                axis32_reg_462 |         93 |         93 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_467 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S_out                                 |                                                                axis32_reg_460 |         59 |         59 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg_gen.S_out)                             |                                                                axis32_reg_460 |         56 |         56 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_469 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                                              buffer_table_ram |          0 |          0 |       0 |    0 |      0 |      3 |      0 |            0 |
|         U0                                            |                              buffer_table_ramblk_mem_gen_v8_1__parameterized0 |          0 |          0 |       0 |    0 |      0 |      3 |      0 |            0 |
|           inst_blk_mem_gen                            |                                        buffer_table_ramblk_mem_gen_v8_1_synth |          0 |          0 |       0 |    0 |      0 |      3 |      0 |            0 |
|       U5                                              |                                                 axis32_sw_1_2__parameterized0 |        173 |        173 |       0 |    0 |    340 |      0 |      0 |            0 |
|         (U5)                                          |                                                 axis32_sw_1_2__parameterized0 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_452 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                 |                                                     axis32_img_boundaries_454 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)             |                                                     axis32_img_boundaries_454 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                          |                                                               sync_resetn_457 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg.S0                                        |                                                                axis32_reg_453 |         58 |         58 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg.S0)                                    |                                                                axis32_reg_453 |         55 |         55 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_458 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg.S1                                        |                                                                axis32_reg_455 |         56 |         56 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg.S1)                                    |                                                                axis32_reg_455 |         53 |         53 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_456 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg.S_in                                      |                                                                axis32_reg_451 |         56 |         56 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg.S_in)                                  |                                                                axis32_reg_451 |         54 |         54 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_459 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                              |                                             shift_registers_x__parameterized0 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U8                                              |                               t_axi4_stream32_fifo__parameterized0__xdcDup__1 |         37 |         37 |       0 |    0 |     89 |      1 |      0 |            0 |
|         (U8)                                          |                               t_axi4_stream32_fifo__parameterized0__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_d256.t_axi4_stream32_sfifo_d256_inst     |                                                    t_axi4_stream32_sfifo_d256 |         36 |         36 |       0 |    0 |     89 |      1 |      0 |            0 |
|           U0                                          |                t_axi4_stream32_sfifo_d256fifo_generator_v11_0__parameterized0 |         36 |         36 |       0 |    0 |     89 |      1 |      0 |            0 |
|       U9                                              |                                                                axis32_img_sof |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|         (U9)                                          |                                                                axis32_img_sof |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                            |                                                               sync_resetn_450 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|     BULK_USART                                        |                                                                         USART |        422 |        422 |       0 |    0 |    647 |      2 |      0 |            0 |
|       (BULK_USART)                                    |                                                                         USART |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                              |                                                                      USART_TX |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|       U10                                             |                                                                    RX_COUNTER |         55 |         55 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U10)                                         |                                                                    RX_COUNTER |         33 |         33 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U1A                                           |                                               double_sync__parameterized0_234 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_resetn_inst                              |                                                               sync_resetn_235 |         20 |         20 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U11                                             |                                                                    usart_mmcm |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U0                                            |                                                  usart_mmcmusart_mmcm_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                              |                                                usart_mmcm_rst__parameterized0 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|         (U2)                                          |                                                usart_mmcm_rst__parameterized0 |          6 |          6 |       0 |    0 |     15 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_233 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                                 USART_TO_AXIS |         50 |         50 |       0 |    0 |     58 |      0 |      0 |            0 |
|         (U3)                                          |                                                                 USART_TO_AXIS |         47 |         47 |       0 |    0 |     56 |      0 |      0 |            0 |
|         sync_resetn_inst                              |                                                               sync_resetn_232 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                               t_axi4_stream32_fifo__parameterized2__xdcDup__1 |         64 |         64 |       0 |    0 |    138 |      1 |      0 |            0 |
|         (U4)                                          |                               t_axi4_stream32_fifo__parameterized2__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         agen_d15.t_axi4_stream32_afifo_d512_inst      |                                                    t_axi4_stream32_afifo_d512 |         64 |         64 |       0 |    0 |    138 |      1 |      0 |            0 |
|           U0                                          |                t_axi4_stream32_afifo_d512fifo_generator_v11_0__parameterized0 |         64 |         64 |       0 |    0 |    138 |      1 |      0 |            0 |
|       U6                                              |                                                                 AXIS_TO_USART |        111 |        111 |       0 |    0 |     68 |      0 |      0 |            0 |
|         (U6)                                          |                                                                 AXIS_TO_USART |        107 |        107 |       0 |    0 |     66 |      0 |      0 |            0 |
|         sync_resetn_inst                              |                                                               sync_resetn_231 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                              |                               t_axi4_stream32_fifo__parameterized2__xdcDup__2 |         65 |         65 |       0 |    0 |    138 |      1 |      0 |            0 |
|         (U7)                                          |                               t_axi4_stream32_fifo__parameterized2__xdcDup__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         agen_d15.t_axi4_stream32_afifo_d512_inst      |                                             t_axi4_stream32_afifo_d512_HD1628 |         64 |         64 |       0 |    0 |    138 |      1 |      0 |            0 |
|           U0                                          |         t_axi4_stream32_afifo_d512fifo_generator_v11_0__parameterized0_HD1629 |         64 |         64 |       0 |    0 |    138 |      1 |      0 |            0 |
|       U8                                              |                                                                      USART_RX |         23 |         23 |       0 |    0 |     19 |      0 |      0 |            0 |
|         (U8)                                          |                                                                      USART_RX |         10 |         10 |       0 |    0 |     17 |      0 |      0 |            0 |
|         sync_resetn_inst                              |                                                               sync_resetn_230 |         13 |         13 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                              |                                                                    Usart_Ctrl |         37 |         37 |       0 |    0 |    171 |      0 |      0 |            0 |
|         (U9)                                          |                                                                    Usart_Ctrl |          8 |          8 |       0 |    0 |     62 |      0 |      0 |            0 |
|         U0A                                           |                                                               sync_resetn_221 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1A                                           |                                               double_sync__parameterized0_222 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                           |                                               double_sync__parameterized0_224 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                           |                                               double_sync__parameterized0_226 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2A                                           |                                        double_sync_vector__parameterized0_223 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         U3A                                           |                                        double_sync_vector__parameterized0_225 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         U3B                                           |                                        double_sync_vector__parameterized4_227 |          4 |          4 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U3C                                           |                                           double_sync_vector__parameterized18 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U4A                                           |                                                    gh_stretch__parameterized0 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U4B                                           |                                                gh_stretch__parameterized0_228 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U4C                                           |                                                gh_stretch__parameterized0_229 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|     CALIB                                             |                                                   calibration__parameterized0 |      23855 |      21742 |       0 | 2113 |  52407 |    122 |     31 |           73 |
|       CONFIG                                          |                                                                  calib_config |        168 |        168 |       0 |    0 |   3582 |      0 |      0 |            0 |
|         (CONFIG)                                      |                                                                  calib_config |        157 |        157 |       0 |    0 |   3568 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_396 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|         fpipe_stretch                                 |                                                    gh_stretch__parameterized2 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |            0 |
|         sync_done                                     |                                               double_sync__parameterized0_397 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_dval                                     |                                               double_sync__parameterized0_399 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_mb_cfg                                   |                                               double_sync__parameterized0_398 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       RAM                                             |                                                               calib_param_ram |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|         U0                                            |                               calib_param_ramblk_mem_gen_v8_1__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|           inst_blk_mem_gen                            |                                         calib_param_ramblk_mem_gen_v8_1_synth |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|       SEL                                             |                                                               calib_block_sel |        806 |        806 |       0 |    0 |   1851 |      0 |      0 |            0 |
|         (SEL)                                         |                                                               calib_block_sel |        634 |        634 |       0 |    0 |   1849 |      0 |      0 |            0 |
|         U0                                            |                                                               sync_resetn_419 |        172 |        172 |       0 |    0 |      2 |      0 |      0 |            0 |
|       SEQ                                             |                                         calib_param_sequencer__parameterized0 |        108 |        108 |       0 |    0 |   1025 |      0 |      0 |            0 |
|         (SEQ)                                         |                                         calib_param_sequencer__parameterized0 |        103 |        103 |       0 |    0 |   1023 |      0 |      0 |            0 |
|         U0                                            |                                                               sync_resetn_418 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1                                              |                                                                           FCC |        909 |        785 |       0 |  124 |   2054 |      3 |      3 |            6 |
|         U1                                            |                                                     fp32_axis_mult__xdcDup__1 |        183 |        145 |       0 |   38 |    415 |      0 |      0 |            2 |
|           (U1)                                        |                                                     fp32_axis_mult__xdcDup__1 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                             ip_fp32_axis_mult |        182 |        144 |       0 |   38 |    411 |      0 |      0 |            2 |
|         U14                                           |                                   param_fifo_block__parameterized0__xdcDup__1 |         55 |         55 |       0 |    0 |    184 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_394 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized4__xdcDup__1 |         30 |         30 |       0 |    0 |     77 |      1 |      0 |            0 |
|           param_fifo                                  |                                                            fwft_sfifo_w32_d16 |         24 |         24 |       0 |    0 |     70 |      0 |      1 |            0 |
|         U2                                            |                                                     fp32_axis_mult__xdcDup__2 |        183 |        145 |       0 |   38 |    415 |      0 |      0 |            2 |
|           (U2)                                        |                                                     fp32_axis_mult__xdcDup__2 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2011 |        182 |        144 |       0 |   38 |    411 |      0 |      0 |            2 |
|         U3                                            |                                                     fp32_axis_mult__xdcDup__3 |        167 |        138 |       0 |   29 |    375 |      0 |      0 |            2 |
|           (U3)                                        |                                                     fp32_axis_mult__xdcDup__3 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2016 |        165 |        136 |       0 |   29 |    375 |      0 |      0 |            2 |
|         U4                                            |                               t_axi4_stream32_fifo__parameterized4__xdcDup__2 |         31 |         31 |       0 |    0 |     81 |      1 |      0 |            0 |
|           (U4)                                        |                               t_axi4_stream32_fifo__parameterized4__xdcDup__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst     |                                                t_axi4_stream32_sfifo_d64_HD20 |         30 |         30 |       0 |    0 |     81 |      1 |      0 |            0 |
|         U5                                            |                                                          native_to_axis32_390 |          1 |          1 |       0 |    0 |     35 |      0 |      0 |            0 |
|           (U5)                                        |                                                          native_to_axis32_390 |          0 |          0 |       0 |    0 |     33 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_393 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                            |                                   param_fifo_block__parameterized2__xdcDup__1 |         73 |         73 |       0 |    0 |    200 |      1 |      2 |            0 |
|           U1                                          |                                                          native_to_axis32_391 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized6__xdcDup__1 |         47 |         47 |       0 |    0 |     93 |      1 |      1 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2310 |         24 |         24 |       0 |    0 |     70 |      0 |      1 |            0 |
|         U7                                            |                                    axis_fi32tofp32__parameterized0__xdcDup__1 |        216 |        197 |       0 |   19 |    349 |      0 |      0 |            0 |
|           U1                                          |                                                            ip_axis_fi32tofp32 |        216 |        197 |       0 |   19 |    349 |      0 |      0 |            0 |
|       U12                                             |                                    axis_fi32tofp32__parameterized2__xdcDup__1 |        182 |        155 |       0 |   27 |    314 |      0 |      0 |            0 |
|         (U12)                                         |                                    axis_fi32tofp32__parameterized2__xdcDup__1 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                            |                                                     ip_axis_fi32tofp32_HD1864 |        180 |        153 |       0 |   27 |    314 |      0 |      0 |            0 |
|           U0                                          |                  ip_axis_fi32tofp32floating_point_v7_0__parameterized0_HD1865 |        180 |        153 |       0 |   27 |    314 |      0 |      0 |            0 |
|       U14                                             |                                               axis_fi32tofp32__parameterized0 |        216 |        197 |       0 |   19 |    349 |      0 |      0 |            0 |
|         U1                                            |                                                     ip_axis_fi32tofp32_HD1868 |        216 |        197 |       0 |   19 |    349 |      0 |      0 |            0 |
|           U0                                          |                  ip_axis_fi32tofp32floating_point_v7_0__parameterized0_HD1869 |        216 |        197 |       0 |   19 |    349 |      0 |      0 |            0 |
|       U15                                             |                               t_axi4_stream16_fifo__parameterized0__xdcDup__1 |         34 |         34 |       0 |    0 |     56 |      0 |      1 |            0 |
|         (U15)                                         |                               t_axi4_stream16_fifo__parameterized0__xdcDup__1 |         10 |         10 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_d16.t_axi4_stream16_sfifo_d16_inst       |                                                     t_axi4_stream16_sfifo_d16 |         24 |         24 |       0 |    0 |     56 |      0 |      1 |            0 |
|           U0                                          |                 t_axi4_stream16_sfifo_d16fifo_generator_v11_0__parameterized0 |         24 |         24 |       0 |    0 |     56 |      0 |      1 |            0 |
|       U16                                             |                                   param_fifo_block__parameterized2__xdcDup__2 |         73 |         73 |       0 |    0 |    200 |      1 |      2 |            0 |
|         U1                                            |                                                          native_to_axis32_416 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           (U1)                                        |                                                          native_to_axis32_416 |          0 |          0 |       0 |    0 |     35 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_417 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                               t_axi4_stream32_fifo__parameterized6__xdcDup__2 |         48 |         48 |       0 |    0 |     93 |      1 |      1 |            0 |
|           (U4)                                        |                               t_axi4_stream32_fifo__parameterized6__xdcDup__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d1024.t_axi4_stream32_sfifo_d1024_inst |                                            t_axi4_stream32_sfifo_d1024_HD1488 |         47 |         47 |       0 |    0 |     93 |      1 |      1 |            0 |
|         param_fifo                                    |                                                     fwft_sfifo_w32_d16_HD2331 |         24 |         24 |       0 |    0 |     70 |      0 |      1 |            0 |
|           U0                                          |                 fwft_sfifo_w32_d16fifo_generator_v11_0__parameterized0_HD2332 |         24 |         24 |       0 |    0 |     70 |      0 |      1 |            0 |
|       U17                                             |                                             badpixel_replacer__parameterized0 |          1 |          1 |       0 |    0 |     18 |      0 |      0 |            0 |
|         (U17)                                         |                                             badpixel_replacer__parameterized0 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U0                                            |                                                               sync_resetn_415 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U18                                             |                                               ddr_aoi_add_gen__parameterized0 |        126 |        126 |       0 |    0 |    205 |      0 |      0 |            1 |
|         (U18)                                         |                                               ddr_aoi_add_gen__parameterized0 |        120 |        120 |       0 |    0 |    203 |      0 |      0 |            1 |
|         U1                                            |                                                                sync_reset_413 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U19                                             |                                                                 axis16_sw_1_2 |         33 |         33 |       0 |    0 |      4 |      0 |      0 |            0 |
|         (U19)                                         |                                                                 axis16_sw_1_2 |         33 |         33 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_412 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                                                           FSU |       3655 |       3245 |       0 |  410 |   7695 |     10 |      7 |           14 |
|         U1                                            |                                                 fp32_axis_subtract__xdcDup__1 |        325 |        289 |       0 |   36 |    588 |      0 |      0 |            2 |
|           (U1)                                        |                                                 fp32_axis_subtract__xdcDup__1 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                         ip_fp32_axis_subtract |        324 |        288 |       0 |   36 |    584 |      0 |      0 |            2 |
|         U10                                           |                               t_axi4_stream32_fifo__parameterized0__xdcDup__2 |         38 |         38 |       0 |    0 |     85 |      1 |      0 |            0 |
|           (U10)                                       |                               t_axi4_stream32_fifo__parameterized0__xdcDup__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD448 |         38 |         38 |       0 |    0 |     85 |      1 |      0 |            0 |
|         U11                                           |                                   param_fifo_block__parameterized0__xdcDup__2 |         55 |         55 |       0 |    0 |    183 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_388 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized4__xdcDup__3 |         30 |         30 |       0 |    0 |     76 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2352 |         24 |         24 |       0 |    0 |     70 |      0 |      1 |            0 |
|         U12                                           |                                   param_fifo_block__parameterized0__xdcDup__3 |         55 |         55 |       0 |    0 |    183 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_386 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized4__xdcDup__4 |         30 |         30 |       0 |    0 |     76 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2373 |         24 |         24 |       0 |    0 |     70 |      0 |      1 |            0 |
|         U13                                           |                                   param_fifo_block__parameterized2__xdcDup__3 |         73 |         73 |       0 |    0 |    208 |      1 |      2 |            0 |
|           U1                                          |                                                          native_to_axis32_384 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized6__xdcDup__3 |         48 |         48 |       0 |    0 |    101 |      1 |      1 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2394 |         24 |         24 |       0 |    0 |     70 |      0 |      1 |            0 |
|         U14                                           |                                                      fp32_axis_add__xdcDup__1 |        326 |        289 |       0 |   37 |    588 |      0 |      0 |            2 |
|           (U14)                                       |                                                      fp32_axis_add__xdcDup__1 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                              ip_fp32_axis_add |        325 |        288 |       0 |   37 |    584 |      0 |      0 |            2 |
|         U15                                           |                                               axis_fi32tofp32__parameterized4 |        173 |        147 |       0 |   26 |    278 |      0 |      0 |            0 |
|           (U15)                                       |                                               axis_fi32tofp32__parameterized4 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD1872 |        171 |        145 |       0 |   26 |    278 |      0 |      0 |            0 |
|         U16                                           |                                               axis_fi32tofp32__parameterized6 |        223 |        197 |       0 |   26 |    365 |      0 |      0 |            0 |
|           (U16)                                       |                                               axis_fi32tofp32__parameterized6 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD1876 |        222 |        196 |       0 |   26 |    365 |      0 |      0 |            0 |
|         U18                                           |                                                      fp32_axis_add__xdcDup__2 |        324 |        289 |       0 |   35 |    588 |      0 |      0 |            2 |
|           (U18)                                       |                                                      fp32_axis_add__xdcDup__2 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                       ip_fp32_axis_add_HD2112 |        323 |        288 |       0 |   35 |    584 |      0 |      0 |            2 |
|         U19                                           |                                                     fp32_axis_mult__xdcDup__4 |        175 |        139 |       0 |   36 |    415 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2021 |        175 |        139 |       0 |   36 |    415 |      0 |      0 |            2 |
|         U2                                            |                               t_axi4_stream32_fifo__parameterized0__xdcDup__3 |         39 |         39 |       0 |    0 |     85 |      1 |      0 |            0 |
|           (U2)                                        |                               t_axi4_stream32_fifo__parameterized0__xdcDup__3 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD469 |         38 |         38 |       0 |    0 |     85 |      1 |      0 |            0 |
|         U22                                           |                                                     fp32_axis_mult__xdcDup__5 |        177 |        140 |       0 |   37 |    415 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2026 |        177 |        140 |       0 |   37 |    415 |      0 |      0 |            2 |
|         U24                                           |                                                     fp32_axis_mult__xdcDup__6 |        177 |        140 |       0 |   37 |    415 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2031 |        177 |        140 |       0 |   37 |    415 |      0 |      0 |            2 |
|         U25                                           |                                    axis_fi32tofp32__parameterized8__xdcDup__1 |        174 |        148 |       0 |   26 |    286 |      0 |      0 |            0 |
|           (U25)                                       |                                    axis_fi32tofp32__parameterized8__xdcDup__1 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD1880 |        172 |        146 |       0 |   26 |    286 |      0 |      0 |            0 |
|         U3                                            |                                                   fp32_axis_divide__xdcDup__1 |        893 |        820 |       0 |   73 |   1932 |      0 |      0 |            0 |
|           (U3)                                        |                                                   fp32_axis_divide__xdcDup__1 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U1                                          |                                                           ip_fp32_axis_divide |        892 |        819 |       0 |   73 |   1927 |      0 |      0 |            0 |
|         U4                                            |                                                     fp32_axis_mult__xdcDup__7 |        188 |        147 |       0 |   41 |    435 |      0 |      0 |            2 |
|           (U4)                                        |                                                     fp32_axis_mult__xdcDup__7 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2036 |        187 |        146 |       0 |   41 |    431 |      0 |      0 |            2 |
|         U5                                            |                               t_axi4_stream32_fifo__parameterized0__xdcDup__4 |         37 |         37 |       0 |    0 |     85 |      1 |      0 |            0 |
|           (U5)                                        |                               t_axi4_stream32_fifo__parameterized0__xdcDup__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD490 |         37 |         37 |       0 |    0 |     85 |      1 |      0 |            0 |
|         U6                                            |                                   param_fifo_block__parameterized0__xdcDup__4 |         55 |         55 |       0 |    0 |    183 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_382 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized4__xdcDup__5 |         30 |         30 |       0 |    0 |     76 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2415 |         24 |         24 |       0 |    0 |     70 |      0 |      1 |            0 |
|         U7                                            |                                   param_fifo_block__parameterized2__xdcDup__4 |         73 |         73 |       0 |    0 |    208 |      1 |      2 |            0 |
|           U1                                          |                                                          native_to_axis32_380 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized6__xdcDup__4 |         48 |         48 |       0 |    0 |    101 |      1 |      1 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2436 |         24 |         24 |       0 |    0 |     70 |      0 |      1 |            0 |
|         U8                                            |                               t_axi4_stream32_fifo__parameterized0__xdcDup__5 |         37 |         37 |       0 |    0 |     85 |      1 |      0 |            0 |
|           (U8)                                        |                               t_axi4_stream32_fifo__parameterized0__xdcDup__5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD511 |         37 |         37 |       0 |    0 |     85 |      1 |      0 |            0 |
|         U9                                            |                               t_axi4_stream32_fifo__parameterized0__xdcDup__6 |         38 |         38 |       0 |    0 |     85 |      1 |      0 |            0 |
|           (U9)                                        |                               t_axi4_stream32_fifo__parameterized0__xdcDup__6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD532 |         38 |         38 |       0 |    0 |     85 |      1 |      0 |            0 |
|       U20                                             |                                                                 axis16_sw_2_1 |         32 |         32 |       0 |    0 |     34 |      0 |      0 |            0 |
|         (U20)                                         |                                                                 axis16_sw_2_1 |         31 |         31 |       0 |    0 |     32 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_435 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U22                                             |                                    axis_fp32tofi32__parameterized0__xdcDup__1 |        266 |        259 |       0 |    7 |    333 |      0 |      0 |            0 |
|         round_case_gen.U2                             |                                               axis_fp32tofi32round__xdcDup__1 |        266 |        259 |       0 |    7 |    333 |      0 |      0 |            0 |
|           (round_case_gen.U2)                         |                                               axis_fp32tofi32round__xdcDup__1 |         25 |         25 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                            ip_axis_fp32tofi32 |        241 |        234 |       0 |    7 |    333 |      0 |      0 |            0 |
|       U23                                             |                                                axis_fi32tou16__parameterized0 |          3 |          3 |       0 |    0 |     50 |      0 |      0 |            0 |
|         (U23)                                         |                                                axis_fi32tou16__parameterized0 |          2 |          2 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_434 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U24                                             |                                                              ddr_data_decoder |         14 |         14 |       0 |    0 |     92 |      0 |      0 |            0 |
|         U2                                            |                                                          native_to_axis32_423 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           (U2)                                        |                                                          native_to_axis32_423 |          1 |          1 |       0 |    0 |     14 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_430 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                                          native_to_axis32_424 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           (U3)                                        |                                                          native_to_axis32_424 |          1 |          1 |       0 |    0 |     14 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_429 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                          native_to_axis32_425 |          1 |          1 |       0 |    0 |     10 |      0 |      0 |            0 |
|           (U4)                                        |                                                          native_to_axis32_425 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_428 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                            |                                                          native_to_axis32_426 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|           (U5)                                        |                                                          native_to_axis32_426 |          1 |          1 |       0 |    0 |     12 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_427 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                            |                                                          native_to_axis32_421 |          2 |          2 |       0 |    0 |     15 |      0 |      0 |            0 |
|           (U6)                                        |                                                          native_to_axis32_421 |          1 |          1 |       0 |    0 |     13 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_433 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                            |                                                          native_to_axis32_422 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           (U7)                                        |                                                          native_to_axis32_422 |          1 |          1 |       0 |    0 |     14 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_432 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                            |                                                               native_to_axis8 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|           (U8)                                        |                                                               native_to_axis8 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_431 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U25                                             |                                                            axis16_auto_sw_1_2 |         27 |         27 |       0 |    0 |     93 |      0 |      0 |            0 |
|         (U25)                                         |                                                            axis16_auto_sw_1_2 |          4 |          4 |       0 |    0 |     91 |      0 |      0 |            0 |
|         U1                                            |                                                               sync_resetn_511 |         23 |         23 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U27                                             |                                                     axis32_fanout2__xdcDup__2 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|         (U27)                                         |                                                     axis32_fanout2__xdcDup__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                            |                                                      ip_axis32_fanout2_HD1947 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                        |           ip_axis32_fanout2axis_broadcaster_v1_1_top_ip_axis32_fanout2_HD1948 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U28                                             |                                                 axis32_sw_3_1__parameterized0 |         42 |         42 |       0 |    0 |     42 |      0 |      0 |            0 |
|         (U28)                                         |                                                 axis32_sw_3_1__parameterized0 |         40 |         40 |       0 |    0 |     40 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_420 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U29                                             |                                    axis_fp32tofi32__parameterized0__xdcDup__2 |        265 |        258 |       0 |    7 |    333 |      0 |      0 |            0 |
|         round_case_gen.U2                             |                                               axis_fp32tofi32round__xdcDup__2 |        265 |        258 |       0 |    7 |    333 |      0 |      0 |            0 |
|           (round_case_gen.U2)                         |                                               axis_fp32tofi32round__xdcDup__2 |         25 |         25 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fp32tofi32_HD1829 |        240 |        233 |       0 |    7 |    333 |      0 |      0 |            0 |
|       U3                                              |                                                           NLC__parameterized0 |       7607 |       6853 |       0 |  754 |  15423 |     47 |      7 |           28 |
|         POW2_B_EXP                                    |                                   param_fifo_block__parameterized0__xdcDup__5 |         55 |         55 |       0 |    0 |    183 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_374 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized4__xdcDup__6 |         30 |         30 |       0 |    0 |     76 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2457 |         24 |         24 |       0 |    0 |     70 |      0 |      1 |            0 |
|         POW2_M_EXP                                    |                                   param_fifo_block__parameterized0__xdcDup__6 |         54 |         54 |       0 |    0 |    183 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_376 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized4__xdcDup__7 |         29 |         29 |       0 |    0 |     76 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2478 |         24 |         24 |       0 |    0 |     70 |      0 |      1 |            0 |
|         RANGE_OFF                                     |                                   param_fifo_block__parameterized2__xdcDup__5 |         72 |         72 |       0 |    0 |    200 |      1 |      2 |            0 |
|           U1                                          |                                                          native_to_axis32_372 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized6__xdcDup__5 |         48 |         48 |       0 |    0 |     93 |      1 |      1 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2499 |         23 |         23 |       0 |    0 |     70 |      0 |      1 |            0 |
|         U1                                            |                                                 fp32_axis_subtract__xdcDup__2 |        324 |        289 |       0 |   35 |    588 |      0 |      0 |            2 |
|           (U1)                                        |                                                 fp32_axis_subtract__xdcDup__2 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                  ip_fp32_axis_subtract_HD1786 |        323 |        288 |       0 |   35 |    584 |      0 |      0 |            2 |
|         U10                                           |                                                     fp32_axis_mult__xdcDup__8 |        177 |        140 |       0 |   37 |    415 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2041 |        177 |        140 |       0 |   37 |    415 |      0 |      0 |            2 |
|         U11                                           |                               t_axi4_stream32_fifo__parameterized0__xdcDup__7 |         37 |         37 |       0 |    0 |     85 |      1 |      0 |            0 |
|           (U11)                                       |                               t_axi4_stream32_fifo__parameterized0__xdcDup__7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD553 |         37 |         37 |       0 |    0 |     85 |      1 |      0 |            0 |
|         U12                                           |                               t_axi4_stream32_fifo__parameterized0__xdcDup__8 |         38 |         38 |       0 |    0 |     84 |      1 |      0 |            0 |
|           (U12)                                       |                               t_axi4_stream32_fifo__parameterized0__xdcDup__8 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD574 |         38 |         38 |       0 |    0 |     84 |      1 |      0 |            0 |
|         U13                                           |                               t_axi4_stream32_fifo__parameterized0__xdcDup__9 |         38 |         38 |       0 |    0 |     85 |      1 |      0 |            0 |
|           (U13)                                       |                               t_axi4_stream32_fifo__parameterized0__xdcDup__9 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD595 |         38 |         38 |       0 |    0 |     85 |      1 |      0 |            0 |
|         U14                                           |                                   param_fifo_block__parameterized0__xdcDup__7 |         55 |         55 |       0 |    0 |    183 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_370 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized4__xdcDup__8 |         30 |         30 |       0 |    0 |     76 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2520 |         24 |         24 |       0 |    0 |     70 |      0 |      1 |            0 |
|         U15                                           |                                              axis_lut_a32_d32__parameterized0 |       3248 |       2994 |       0 |  254 |   6395 |     33 |      1 |           10 |
|           U1                                          |                                         axis_lut_core_a32_d32__parameterized0 |        161 |        161 |       0 |    0 |    311 |     15 |      1 |            0 |
|           U2                                          |                                             axis_lut_X_to_ADD__parameterized0 |       3088 |       2834 |       0 |  254 |   6084 |     18 |      0 |           10 |
|         U16                                           |                                                     axis32_fanout2__xdcDup__7 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U16)                                       |                                                     axis32_fanout2__xdcDup__7 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_axis32_fanout2_HD1962 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U17                                           |                                    axis_fi32tofp32__parameterized2__xdcDup__3 |        182 |        155 |       0 |   27 |    326 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD1896 |        182 |        155 |       0 |   27 |    326 |      0 |      0 |            0 |
|         U18                                           |                                    axis_fi32tofp32__parameterized2__xdcDup__4 |        182 |        155 |       0 |   27 |    326 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD1900 |        182 |        155 |       0 |   27 |    326 |      0 |      0 |            0 |
|         U2                                            |                                                      fp32_axis_add__xdcDup__4 |        301 |        276 |       0 |   25 |    532 |      0 |      0 |            2 |
|           U1                                          |                                                       ip_fp32_axis_add_HD2120 |        301 |        276 |       0 |   25 |    532 |      0 |      0 |            2 |
|         U23                                           |                                                    fp32_axis_mult__xdcDup__11 |        176 |        140 |       0 |   36 |    415 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2056 |        176 |        140 |       0 |   36 |    415 |      0 |      0 |            2 |
|         U26                                           |                                                    fp32_axis_mult__xdcDup__12 |        177 |        140 |       0 |   37 |    415 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2061 |        177 |        140 |       0 |   37 |    415 |      0 |      0 |            2 |
|         U27                                           |                                                    fp32_axis_mult__xdcDup__13 |        176 |        140 |       0 |   36 |    415 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2066 |        176 |        140 |       0 |   36 |    415 |      0 |      0 |            2 |
|         U3                                            |                                                   fp32_axis_divide__xdcDup__2 |        893 |        820 |       0 |   73 |   1932 |      0 |      0 |            0 |
|           (U3)                                        |                                                   fp32_axis_divide__xdcDup__2 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U1                                          |                                                    ip_fp32_axis_divide_HD2212 |        892 |        819 |       0 |   73 |   1927 |      0 |      0 |            0 |
|         U4                                            |                              t_axi4_stream32_fifo__parameterized0__xdcDup__10 |         39 |         39 |       0 |    0 |     85 |      1 |      0 |            0 |
|           (U4)                                        |                              t_axi4_stream32_fifo__parameterized0__xdcDup__10 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD784 |         38 |         38 |       0 |    0 |     85 |      1 |      0 |            0 |
|         U5                                            |                                                     axis32_fanout2__xdcDup__8 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U5)                                        |                                                     axis32_fanout2__xdcDup__8 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_axis32_fanout2_HD1965 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                            |                                                 fp32_axis_subtract__xdcDup__5 |        323 |        288 |       0 |   35 |    588 |      0 |      0 |            2 |
|           (U6)                                        |                                                 fp32_axis_subtract__xdcDup__5 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                  ip_fp32_axis_subtract_HD1798 |        324 |        288 |       0 |   36 |    584 |      0 |      0 |            2 |
|         U7                                            |                                                      fp32_axis_add__xdcDup__5 |        326 |        289 |       0 |   37 |    588 |      0 |      0 |            2 |
|           (U7)                                        |                                                      fp32_axis_add__xdcDup__5 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                       ip_fp32_axis_add_HD2124 |        325 |        288 |       0 |   37 |    584 |      0 |      0 |            2 |
|         U8                                            |                                                    fp32_axis_mult__xdcDup__14 |        187 |        147 |       0 |   40 |    435 |      0 |      0 |            2 |
|           (U8)                                        |                                                    fp32_axis_mult__xdcDup__14 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2071 |        187 |        146 |       0 |   41 |    431 |      0 |      0 |            2 |
|         U9                                            |                              t_axi4_stream32_fifo__parameterized0__xdcDup__11 |         36 |         36 |       0 |    0 |     58 |      1 |      0 |            0 |
|           (U9)                                        |                              t_axi4_stream32_fifo__parameterized0__xdcDup__11 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD805 |         35 |         35 |       0 |    0 |     58 |      1 |      0 |            0 |
|         Xi_fifo                                       |                              t_axi4_stream32_fifo__parameterized0__xdcDup__12 |         38 |         38 |       0 |    0 |     85 |      1 |      0 |            0 |
|           (Xi_fifo)                                   |                              t_axi4_stream32_fifo__parameterized0__xdcDup__12 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD826 |         37 |         37 |       0 |    0 |     85 |      1 |      0 |            0 |
|         data_fifo                                     |                              t_axi4_stream32_fifo__parameterized13__xdcDup__1 |         54 |         54 |       0 |    0 |     63 |      3 |      0 |            0 |
|           (data_fifo)                                 |                              t_axi4_stream32_fifo__parameterized13__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d2048.t_axi4_stream32_sfifo_d2048_inst |                                                   t_axi4_stream32_sfifo_d2048 |         53 |         53 |       0 |    0 |     63 |      3 |      0 |            0 |
|         offset_fixtofp32                              |                                    axis_fi32tofp32__parameterized8__xdcDup__2 |        175 |        149 |       0 |   26 |    286 |      0 |      0 |            0 |
|           (offset_fixtofp32)                          |                                    axis_fi32tofp32__parameterized8__xdcDup__2 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD1904 |        173 |        147 |       0 |   26 |    286 |      0 |      0 |            0 |
|         pow2_offset_exp                               |                                   param_fifo_block__parameterized0__xdcDup__8 |         55 |         55 |       0 |    0 |    183 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_378 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                              t_axi4_stream32_fifo__parameterized4__xdcDup__10 |         30 |         30 |       0 |    0 |     76 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2541 |         24 |         24 |       0 |    0 |     70 |      0 |      1 |            0 |
|         range_fixtofp32                               |                                               axis_fi32tofp32__parameterized8 |        176 |        149 |       0 |   27 |    286 |      0 |      0 |            0 |
|           (range_fixtofp32)                           |                                               axis_fi32tofp32__parameterized8 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD1908 |        174 |        147 |       0 |   27 |    286 |      0 |      0 |            0 |
|       U30                                             |                                            axis_fi32tou16__parameterized0_309 |          1 |          1 |       0 |    0 |     50 |      0 |      0 |            0 |
|         (U30)                                         |                                            axis_fi32tou16__parameterized0_309 |          0 |          0 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_310 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U31                                             |                               t_axi4_stream16_fifo__parameterized0__xdcDup__2 |         23 |         23 |       0 |    0 |     65 |      0 |      1 |            0 |
|         sgen_d16.t_axi4_stream16_sfifo_d16_inst       |                                              t_axi4_stream16_sfifo_d16_HD2690 |         23 |         23 |       0 |    0 |     65 |      0 |      1 |            0 |
|           U0                                          |          t_axi4_stream16_sfifo_d16fifo_generator_v11_0__parameterized0_HD2691 |         23 |         23 |       0 |    0 |     65 |      0 |      1 |            0 |
|       U32                                             |                                          t_axi4_stream16_fifo__parameterized0 |         26 |         26 |       0 |    0 |     65 |      0 |      1 |            0 |
|         (U32)                                         |                                          t_axi4_stream16_fifo__parameterized0 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_d16.t_axi4_stream16_sfifo_d16_inst       |                                              t_axi4_stream16_sfifo_d16_HD2711 |         24 |         24 |       0 |    0 |     65 |      0 |      1 |            0 |
|           U0                                          |          t_axi4_stream16_sfifo_d16fifo_generator_v11_0__parameterized0_HD2712 |         24 |         24 |       0 |    0 |     65 |      0 |      1 |            0 |
|       U33                                             |                                                            axis16_auto_sw_2_1 |         16 |         16 |       0 |    0 |     34 |      0 |      0 |            0 |
|         (U33)                                         |                                                            axis16_auto_sw_2_1 |          9 |          9 |       0 |    0 |     32 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_440 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U34                                             |                                                    fp32_axis_mult__xdcDup__15 |        175 |        143 |       0 |   32 |    394 |      0 |      0 |            2 |
|         (U34)                                         |                                                    fp32_axis_mult__xdcDup__15 |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U1                                            |                                                      ip_fp32_axis_mult_HD2076 |        174 |        142 |       0 |   32 |    391 |      0 |      0 |            2 |
|           U0                                          |                   ip_fp32_axis_multfloating_point_v7_0__parameterized0_HD2077 |        174 |        142 |       0 |   32 |    391 |      0 |      0 |            2 |
|       U35                                             |                                                              native_to_axis32 |          1 |          1 |       0 |    0 |     35 |      0 |      0 |            0 |
|         (U35)                                         |                                                              native_to_axis32 |          0 |          0 |       0 |    0 |     33 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_439 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U36                                             |                                                              calib_status_gen |        173 |        173 |       0 |    0 |    162 |      0 |      0 |            0 |
|         (U36)                                         |                                                              calib_status_gen |         45 |         45 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_438 |        128 |        128 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U37                                             |                                t_axi4_stream8_fifo__parameterized0__xdcDup__1 |         56 |         56 |       0 |    0 |     73 |      0 |      1 |            0 |
|         (U37)                                         |                                t_axi4_stream8_fifo__parameterized0__xdcDup__1 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         sgen_d16.t_axi4_stream8_sfifo_d2048_inst      |                                                    t_axi4_stream8_sfifo_d2048 |         52 |         52 |       0 |    0 |     72 |      0 |      1 |            0 |
|           U0                                          |                t_axi4_stream8_sfifo_d2048fifo_generator_v11_0__parameterized0 |         52 |         52 |       0 |    0 |     72 |      0 |      1 |            0 |
|       U38                                             |                                              badpixel_handler__parameterized0 |         28 |         28 |       0 |    0 |     24 |      0 |      0 |            0 |
|         (U38)                                         |                                              badpixel_handler__parameterized0 |         27 |         27 |       0 |    0 |     22 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_437 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U39                                             |                                                         pixel_saturation_flag |          1 |          1 |       0 |    0 |     24 |      0 |      0 |            0 |
|         (U39)                                         |                                                         pixel_saturation_flag |          0 |          0 |       0 |    0 |     22 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_436 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                                           RQC__parameterized0 |       5715 |       5156 |       0 |  559 |  11479 |     55 |      3 |           20 |
|         U1                                            |                                   param_fifo_block__parameterized0__xdcDup__9 |         55 |         55 |       0 |    0 |    183 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_315 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                              t_axi4_stream32_fifo__parameterized4__xdcDup__11 |         29 |         29 |       0 |    0 |     76 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2562 |         24 |         24 |       0 |    0 |     70 |      0 |      1 |            0 |
|         U10                                           |                                              param_fifo_block__parameterized2 |         72 |         72 |       0 |    0 |    169 |      1 |      1 |            0 |
|           (U10)                                       |                                              param_fifo_block__parameterized2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                          native_to_axis32_342 |          1 |          1 |       0 |    0 |     36 |      0 |      0 |            0 |
|           U4                                          |                                          t_axi4_stream32_fifo__parameterized6 |         47 |         47 |       0 |    0 |     63 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2583 |         24 |         24 |       0 |    0 |     70 |      0 |      1 |            0 |
|         U11                                           |                              t_axi4_stream32_fifo__parameterized4__xdcDup__12 |         30 |         30 |       0 |    0 |     77 |      1 |      0 |            0 |
|           (U11)                                       |                              t_axi4_stream32_fifo__parameterized4__xdcDup__12 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst     |                                               t_axi4_stream32_sfifo_d64_HD230 |         30 |         30 |       0 |    0 |     77 |      1 |      0 |            0 |
|         U13                                           |                              t_axi4_stream32_fifo__parameterized4__xdcDup__13 |         29 |         29 |       0 |    0 |     77 |      1 |      0 |            0 |
|           (U13)                                       |                              t_axi4_stream32_fifo__parameterized4__xdcDup__13 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst     |                                               t_axi4_stream32_sfifo_d64_HD251 |         29 |         29 |       0 |    0 |     77 |      1 |      0 |            0 |
|         U14                                           |                                  param_fifo_block__parameterized0__xdcDup__10 |         55 |         55 |       0 |    0 |    183 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_340 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                              t_axi4_stream32_fifo__parameterized4__xdcDup__14 |         30 |         30 |       0 |    0 |     76 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2604 |         24 |         24 |       0 |    0 |     70 |      0 |      1 |            0 |
|         U15                                           |                                              axis_lut_a32_d32__parameterized2 |       3321 |       3066 |       0 |  255 |   6409 |     48 |      0 |           10 |
|           U1                                          |                                         axis_lut_core_a32_d32__parameterized2 |        224 |        224 |       0 |    0 |    320 |     30 |      0 |            0 |
|           U2                                          |                                             axis_lut_X_to_ADD__parameterized2 |       3097 |       2842 |       0 |  255 |   6089 |     18 |      0 |           10 |
|         U16                                           |                                                    axis32_fanout2__xdcDup__13 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U16)                                       |                                                    axis32_fanout2__xdcDup__13 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_axis32_fanout2_HD1980 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U17                                           |                                    axis_fi32tofp32__parameterized2__xdcDup__6 |        181 |        155 |       0 |   26 |    326 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD1924 |        181 |        155 |       0 |   26 |    326 |      0 |      0 |            0 |
|         U18                                           |                                               axis_fi32tofp32__parameterized2 |        181 |        155 |       0 |   26 |    326 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD1928 |        181 |        155 |       0 |   26 |    326 |      0 |      0 |            0 |
|         U2                                            |                                                              fp32_axis_sqroot |        518 |        455 |       0 |   63 |   1114 |      0 |      0 |            0 |
|           (U2)                                        |                                                              fp32_axis_sqroot |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                           ip_fp32_axis_sqroot |        517 |        454 |       0 |   63 |   1114 |      0 |      0 |            0 |
|         U3                                            |                                                    fp32_axis_mult__xdcDup__18 |        177 |        140 |       0 |   37 |    415 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2091 |        177 |        140 |       0 |   37 |    415 |      0 |      0 |            2 |
|         U4                                            |                              t_axi4_stream32_fifo__parameterized0__xdcDup__13 |         38 |         38 |       0 |    0 |     93 |      1 |      0 |            0 |
|           (U4)                                        |                              t_axi4_stream32_fifo__parameterized0__xdcDup__13 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                             t_axi4_stream32_sfifo_d256_HD1015 |         37 |         37 |       0 |    0 |     93 |      1 |      0 |            0 |
|         U5                                            |                                                    axis32_fanout2__xdcDup__14 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U5)                                        |                                                    axis32_fanout2__xdcDup__14 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_axis32_fanout2_HD1983 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                            |                                                 fp32_axis_subtract__xdcDup__8 |        325 |        288 |       0 |   37 |    588 |      0 |      0 |            2 |
|           (U6)                                        |                                                 fp32_axis_subtract__xdcDup__8 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                  ip_fp32_axis_subtract_HD1810 |        325 |        288 |       0 |   37 |    584 |      0 |      0 |            2 |
|         U7                                            |                                                    fp32_axis_mult__xdcDup__19 |        187 |        147 |       0 |   40 |    435 |      0 |      0 |            2 |
|           (U7)                                        |                                                    fp32_axis_mult__xdcDup__19 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2096 |        186 |        146 |       0 |   40 |    431 |      0 |      0 |            2 |
|         U8                                            |                                                                 fp32_axis_add |        326 |        290 |       0 |   36 |    588 |      0 |      0 |            2 |
|           (U8)                                        |                                                                 fp32_axis_add |          2 |          2 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                       ip_fp32_axis_add_HD2132 |        324 |        288 |       0 |   36 |    584 |      0 |      0 |            2 |
|         U9                                            |                                                                fp32_axis_mult |        177 |        140 |       0 |   37 |    415 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2101 |        177 |        140 |       0 |   37 |    415 |      0 |      0 |            2 |
|         Xi_fifo                                       |                              t_axi4_stream32_fifo__parameterized4__xdcDup__16 |         29 |         29 |       0 |    0 |     77 |      1 |      0 |            0 |
|           (Xi_fifo)                                   |                              t_axi4_stream32_fifo__parameterized4__xdcDup__16 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst     |                                               t_axi4_stream32_sfifo_d64_HD314 |         28 |         28 |       0 |    0 |     77 |      1 |      0 |            0 |
|       U40                                             |                                         pixel_saturation_repl__parameterized0 |          2 |          2 |       0 |    0 |     24 |      0 |      0 |            0 |
|         (U40)                                         |                                         pixel_saturation_repl__parameterized0 |          1 |          1 |       0 |    0 |     22 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_414 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U41                                             |                                                           calib_fast_hder_gen |        147 |        147 |       0 |    0 |    240 |      0 |      0 |            0 |
|         (U41)                                         |                                                           calib_fast_hder_gen |        110 |        110 |       0 |    0 |    238 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_411 |         37 |         37 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U42                                             |                                            video_data_handler__parameterized0 |        131 |        131 |       0 |    0 |    209 |      0 |      1 |            0 |
|         U1                                            |                                                      axis16_hder_extractor__1 |         35 |         35 |       0 |    0 |     82 |      0 |      0 |            0 |
|           (U1)                                        |                                                      axis16_hder_extractor__1 |         31 |         31 |       0 |    0 |     46 |      0 |      0 |            0 |
|           r0                                          |                                                                sync_reset_513 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|           s10                                         |                                        double_sync_vector__parameterized4_515 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|           s13                                         |                                        double_sync_vector__parameterized4_512 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|           s6                                          |                                               double_sync__parameterized0_514 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                                          video_ehdri_selector |          4 |          4 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                                video_ehdri_SM |          4 |          4 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U3                                            |                                                                  video_freeze |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U1                                          |                                                               video_freeze_SM |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U39                                           |                                           t_axi4_stream8_fifo__parameterized0 |         57 |         57 |       0 |    0 |     72 |      0 |      1 |            0 |
|           (U39)                                       |                                           t_axi4_stream8_fifo__parameterized0 |          5 |          5 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream8_sfifo_d2048_inst    |                                             t_axi4_stream8_sfifo_d2048_HD2184 |         52 |         52 |       0 |    0 |     72 |      0 |      1 |            0 |
|         U4                                            |                                                     video_fwposition_selector |          5 |          5 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                           video_fwposition_SM |          5 |          5 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U40                                           |                                          badpixel_handler__parameterized0_405 |         27 |         27 |       0 |    0 |     24 |      0 |      0 |            0 |
|           (U40)                                       |                                          badpixel_handler__parameterized0_405 |         27 |         27 |       0 |    0 |     22 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_407 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U42                                           |                                         badpixel_replacer__parameterized0_404 |          1 |          1 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U42)                                       |                                         badpixel_replacer__parameterized0_404 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U0                                          |                                                               sync_resetn_410 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U43                                             |                                                                 axis8_fanout2 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|         (U43)                                         |                                                                 axis8_fanout2 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                            |                                                              ip_axis8_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                        |                    ip_axis8_fanout2axis_broadcaster_v1_1_top_ip_axis8_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U44                                             |                                                         axis16_hder_extractor |         74 |         74 |       0 |    0 |    142 |      0 |      0 |            0 |
|         (U44)                                         |                                                         axis16_hder_extractor |         33 |         33 |       0 |    0 |     66 |      0 |      0 |            0 |
|         r0                                            |                                                                sync_reset_509 |         41 |         41 |       0 |    0 |      2 |      0 |      0 |            0 |
|         s11                                           |                                       double_sync_vector__parameterized18_507 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|         s12                                           |                                               double_sync__parameterized0_508 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         s6                                            |                                               double_sync__parameterized0_510 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         s9                                            |                                        double_sync_vector__parameterized2_506 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|       U45                                             |                                               axis_fp32tofi32__parameterized0 |        263 |        260 |       0 |    3 |    317 |      0 |      0 |            0 |
|         round_case_gen.U2                             |                                                          axis_fp32tofi32round |        263 |        260 |       0 |    3 |    317 |      0 |      0 |            0 |
|           (round_case_gen.U2)                         |                                                          axis_fp32tofi32round |         31 |         31 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fp32tofi32_HD1844 |        232 |        229 |       0 |    3 |    317 |      0 |      0 |            0 |
|       U46                                             |                                                  param16_fifo__parameterized0 |         53 |         53 |       0 |    0 |    167 |      1 |      1 |            0 |
|         blk_param_fifo0                               |                                  param_fifo_block__parameterized0__xdcDup__11 |         53 |         53 |       0 |    0 |    167 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_402 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                              t_axi4_stream32_fifo__parameterized4__xdcDup__17 |         28 |         28 |       0 |    0 |     60 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2625 |         24 |         24 |       0 |    0 |     70 |      0 |      1 |            0 |
|       U47                                             |                                                          axil32_to_native_308 |         73 |         73 |       0 |    0 |     80 |      0 |      0 |            0 |
|         (U47)                                         |                                                          axil32_to_native_308 |          1 |          1 |       0 |    0 |     78 |      0 |      0 |            0 |
|         sync_reset_inst                               |                                                                sync_reset_401 |         72 |         72 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U48                                             |                                                axis_fi32tou16__parameterized2 |         17 |         17 |       0 |    0 |     38 |      0 |      0 |            0 |
|         (U48)                                         |                                                axis_fi32tou16__parameterized2 |         16 |         16 |       0 |    0 |     36 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_400 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U49                                             |                              t_axi4_stream32_fifo__parameterized4__xdcDup__18 |         29 |         29 |       0 |    0 |     76 |      1 |      0 |            0 |
|         (U49)                                         |                              t_axi4_stream32_fifo__parameterized4__xdcDup__18 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_d64.t_axi4_stream32_sfifo_d64_inst       |                                               t_axi4_stream32_sfifo_d64_HD356 |         29 |         29 |       0 |    0 |     76 |      1 |      0 |            0 |
|           U0                                          |           t_axi4_stream32_sfifo_d64fifo_generator_v11_0__parameterized0_HD357 |         29 |         29 |       0 |    0 |     76 |      1 |      0 |            0 |
|       U5                                              |                                                                           CFF |       1349 |       1251 |       0 |   98 |   2929 |      3 |      2 |            2 |
|         U1                                            |                                              param_fifo_block__parameterized4 |         63 |         63 |       0 |    0 |    192 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_313 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                                          t_axi4_stream32_fifo__parameterized0 |         37 |         37 |       0 |    0 |     85 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2646 |         24 |         24 |       0 |    0 |     70 |      0 |      1 |            0 |
|         U14                                           |                                              param_fifo_block__parameterized0 |         56 |         56 |       0 |    0 |    184 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_311 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                              t_axi4_stream32_fifo__parameterized4__xdcDup__19 |         31 |         31 |       0 |    0 |     77 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2667 |         24 |         24 |       0 |    0 |     70 |      0 |      1 |            0 |
|         U4                                            |                                          t_axi4_stream32_fifo__parameterized8 |         28 |         28 |       0 |    0 |     73 |      1 |      0 |            0 |
|           (U4)                                        |                                          t_axi4_stream32_fifo__parameterized8 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream32_sfifo_d16_inst     |                                              t_axi4_stream32_sfifo_d16_HD1462 |         26 |         26 |       0 |    0 |     73 |      1 |      0 |            0 |
|         U6                                            |                                                            fp32_axis_subtract |        319 |        286 |       0 |   33 |    568 |      0 |      0 |            2 |
|           (U6)                                        |                                                            fp32_axis_subtract |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                  ip_fp32_axis_subtract_HD1814 |        319 |        286 |       0 |   33 |    564 |      0 |      0 |            2 |
|         U9                                            |                                                   fp32_axis_divide__xdcDup__3 |        883 |        818 |       0 |   65 |   1912 |      0 |      0 |            0 |
|           (U9)                                        |                                                   fp32_axis_divide__xdcDup__3 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U1                                          |                                                    ip_fp32_axis_divide_HD2216 |        882 |        817 |       0 |   65 |   1907 |      0 |      0 |            0 |
|       U55                                             |                                                               gh_edge_det_307 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                              |                                                    axis32_fanout2__xdcDup__15 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|         (U7)                                          |                                                    axis32_fanout2__xdcDup__15 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                            |                                                      ip_axis32_fanout2_HD1986 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                        |           ip_axis32_fanout2axis_broadcaster_v1_1_top_ip_axis32_fanout2_HD1987 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U8                                              |                                                                axis32_fanout2 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|         (U8)                                          |                                                                axis32_fanout2 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                            |                                                      ip_axis32_fanout2_HD1989 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                        |           ip_axis32_fanout2axis_broadcaster_v1_1_top_ip_axis32_fanout2_HD1990 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                              |                                                              fp32_axis_divide |        893 |        820 |       0 |   73 |   1932 |      0 |      0 |            0 |
|         (U9)                                          |                                                              fp32_axis_divide |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U1                                            |                                                    ip_fp32_axis_divide_HD2220 |        892 |        819 |       0 |   73 |   1927 |      0 |      0 |            0 |
|           U0                                          |                 ip_fp32_axis_dividefloating_point_v7_0__parameterized0_HD2221 |        892 |        819 |       0 |   73 |   1927 |      0 |      0 |            0 |
|       data_fifo                                       |                                          t_axi4_stream32_fifo__parameterized4 |         29 |         29 |       0 |    0 |     85 |      1 |      0 |            0 |
|         sgen_d64.t_axi4_stream32_sfifo_d64_inst       |                                               t_axi4_stream32_sfifo_d64_HD398 |         29 |         29 |       0 |    0 |     85 |      1 |      0 |            0 |
|           U0                                          |           t_axi4_stream32_sfifo_d64fifo_generator_v11_0__parameterized0_HD399 |         29 |         29 |       0 |    0 |     85 |      1 |      0 |            0 |
|     EHDRI                                             |                                                                EHDRI_toplevel |        275 |        275 |       0 |    0 |    305 |      1 |      0 |            0 |
|       U1                                              |                                                               ehdri_index_mem |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|         U0                                            |                               ehdri_index_memblk_mem_gen_v8_1__parameterized0 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|           inst_blk_mem_gen                            |                                         ehdri_index_memblk_mem_gen_v8_1_synth |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|       U2                                              |                                                          axil32_to_native_441 |         38 |         38 |       0 |    0 |     44 |      0 |      0 |            0 |
|         (U2)                                          |                                                          axil32_to_native_441 |          0 |          0 |       0 |    0 |     42 |      0 |      0 |            0 |
|         sync_reset_inst                               |                                                                sync_reset_444 |         38 |         38 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                                    ehdri_ctrl |        199 |        199 |       0 |    0 |    184 |      0 |      0 |            0 |
|         (U3)                                          |                                                                    ehdri_ctrl |        195 |        195 |       0 |    0 |    182 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_443 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                                                      ehdri_SM |         38 |         38 |       0 |    0 |     77 |      0 |      0 |            0 |
|         (U4)                                          |                                                                      ehdri_SM |         29 |         29 |       0 |    0 |     75 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_442 |          9 |          9 |       0 |    0 |      2 |      0 |      0 |            0 |
|     EXP_CTRL                                          |                                                            exposure_time_ctrl |        198 |        198 |       0 |    0 |    338 |      0 |      0 |            0 |
|       U1                                              |                                                              exp_time_mb_intf |         81 |         81 |       0 |    0 |    234 |      0 |      0 |            0 |
|         (U1)                                          |                                                              exp_time_mb_intf |         76 |         76 |       0 |    0 |    232 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_236 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                                              exp_time_manager |        149 |        149 |       0 |    0 |    104 |      0 |      0 |            0 |
|         (U2)                                          |                                                              exp_time_manager |        141 |        141 |       0 |    0 |    102 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_237 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|     FAN                                               |                                                     PWM_GEN_3__parameterized0 |         91 |         91 |       0 |    0 |    123 |      0 |      0 |            0 |
|       fan_ctrl_inst                                   |                                                      PWM_CTRL__parameterized0 |         43 |         43 |       0 |    0 |     48 |      0 |      0 |            0 |
|         (fan_ctrl_inst)                               |                                                      PWM_CTRL__parameterized0 |          4 |          4 |       0 |    0 |     46 |      0 |      0 |            0 |
|         sync_resetn_inst                              |                                                               sync_resetn_220 |         40 |         40 |       0 |    0 |      2 |      0 |      0 |            0 |
|       pwm0                                            |                                                        gh_PWM__parameterized0 |         16 |         16 |       0 |    0 |     25 |      0 |      0 |            0 |
|       pwm1                                            |                                                    gh_PWM__parameterized0_218 |         16 |         16 |       0 |    0 |     25 |      0 |      0 |            0 |
|       pwm2                                            |                                                    gh_PWM__parameterized0_219 |         16 |         16 |       0 |    0 |     25 |      0 |      0 |            0 |
|     FLAGGING                                          |                                                                  flagging_top |        326 |        326 |       0 |    0 |    255 |      0 |      0 |            0 |
|       U1                                              |                                                          flagging_mblaze_intf |        152 |        152 |       0 |    0 |    130 |      0 |      0 |            0 |
|         (U1)                                          |                                                          flagging_mblaze_intf |        147 |        147 |       0 |    0 |    128 |      0 |      0 |            0 |
|         U2                                            |                                                                sync_reset_281 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                                   flagging_SM |        174 |        174 |       0 |    0 |    123 |      0 |      0 |            0 |
|         (U3)                                          |                                                                   flagging_SM |        169 |        169 |       0 |    0 |    121 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_282 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                              |                                               double_sync__parameterized0_280 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     FLASH                                             |                                                                    Flash_intf |        534 |        534 |       0 |    0 |    457 |      8 |      0 |            0 |
|       U1                                              |                                                                    flash_ctrl |         43 |         43 |       0 |    0 |     69 |      0 |      0 |            0 |
|       U2                                              |                                                         axi_bram_ctrl_wrapper |        210 |        210 |       0 |    0 |    178 |      0 |      0 |            0 |
|         (U2)                                          |                                                         axi_bram_ctrl_wrapper |         13 |         13 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst_ip_axi_bram_ctrl                         |                                                              ip_axi_bram_ctrl |        197 |        197 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U0                                          |                                 ip_axi_bram_ctrlaxi_bram_ctrl__parameterized0 |        197 |        197 |       0 |    0 |    178 |      0 |      0 |            0 |
|       U4                                              |                                                 blk_mem_gen_w32_d8192_wrapper |         40 |         40 |       0 |    0 |      2 |      8 |      0 |            0 |
|         (U4)                                          |                                                 blk_mem_gen_w32_d8192_wrapper |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst_blk_mem_gen_w32_d8192                    |                                                      ip_blk_mem_gen_w32_d8192 |         36 |         36 |       0 |    0 |      2 |      8 |      0 |            0 |
|           U0                                          |                      ip_blk_mem_gen_w32_d8192blk_mem_gen_v8_1__parameterized0 |         36 |         36 |       0 |    0 |      2 |      8 |      0 |            0 |
|       U5                                              |                                                                  flash_output |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U6                                              |                                                                 flash_process |        241 |        241 |       0 |    0 |    208 |      0 |      0 |            0 |
|     GATING                                            |                                                                    gating_top |        318 |        318 |       0 |    0 |    255 |      0 |      0 |            0 |
|       U2                                              |                                                            gating_mblaze_intf |        154 |        154 |       0 |    0 |    130 |      0 |      0 |            0 |
|         (U2)                                          |                                                            gating_mblaze_intf |        149 |        149 |       0 |    0 |    128 |      0 |      0 |            0 |
|         U2                                            |                                                                sync_reset_211 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                                                     gating_SM |        164 |        164 |       0 |    0 |    123 |      0 |      0 |            0 |
|         (U4)                                          |                                                                     gating_SM |        159 |        159 |       0 |    0 |    121 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_210 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                              |                                               double_sync__parameterized0_209 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     HEADER                                            |                                                                 hder_inserter |       1362 |       1362 |       0 |    0 |   2991 |      5 |     15 |            0 |
|       U1                                              |                                                           hder_insert_mb_intf |         90 |         90 |       0 |    0 |    282 |      0 |      0 |            0 |
|         (U1)                                          |                                                           hder_insert_mb_intf |         47 |         47 |       0 |    0 |    216 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_285 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|         Ue2                                           |                                                      err_sync__parameterized0 |          4 |          4 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                gh_stretch__parameterized4_306 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                          |                                                           gh_edge_det_XCD_305 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue3                                           |                                                  err_sync__parameterized0_286 |          4 |          4 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                gh_stretch__parameterized4_304 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                          |                                                           gh_edge_det_XCD_303 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue4                                           |                                                  err_sync__parameterized0_287 |          4 |          4 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                gh_stretch__parameterized4_302 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                          |                                                           gh_edge_det_XCD_301 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue5                                           |                                                  err_sync__parameterized0_288 |          5 |          5 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                gh_stretch__parameterized4_300 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                          |                                                           gh_edge_det_XCD_299 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue6                                           |                                                  err_sync__parameterized0_289 |          5 |          5 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                gh_stretch__parameterized4_298 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                          |                                                           gh_edge_det_XCD_297 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue7                                           |                                                  err_sync__parameterized0_290 |          5 |          5 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                gh_stretch__parameterized4_296 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                          |                                                           gh_edge_det_XCD_295 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue8                                           |                                                  err_sync__parameterized0_291 |          4 |          4 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                gh_stretch__parameterized4_294 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                          |                                                           gh_edge_det_XCD_293 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue9                                           |                                                  err_sync__parameterized0_292 |          4 |          4 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                    gh_stretch__parameterized4 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                          |                                                               gh_edge_det_XCD |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|       U19                                             |                               t_axi4_stream32_fifo__parameterized2__xdcDup__3 |         66 |         66 |       0 |    0 |    138 |      1 |      0 |            0 |
|         (U19)                                         |                               t_axi4_stream32_fifo__parameterized2__xdcDup__3 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         agen_d15.t_axi4_stream32_afifo_d512_inst      |                                             t_axi4_stream32_afifo_d512_HD1658 |         65 |         65 |       0 |    0 |    138 |      1 |      0 |            0 |
|           U0                                          |         t_axi4_stream32_afifo_d512fifo_generator_v11_0__parameterized0_HD1659 |         65 |         65 |       0 |    0 |    138 |      1 |      0 |            0 |
|       U2                                              |                                         t_axi4_stream32_fifo__parameterized13 |         51 |         51 |       0 |    0 |     63 |      3 |      0 |            0 |
|         (U2)                                          |                                         t_axi4_stream32_fifo__parameterized13 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_d2048.t_axi4_stream32_sfifo_d2048_inst   |                                            t_axi4_stream32_sfifo_d2048_HD1058 |         50 |         50 |       0 |    0 |     63 |      3 |      0 |            0 |
|           U0                                          |        t_axi4_stream32_sfifo_d2048fifo_generator_v11_0__parameterized0_HD1059 |         50 |         50 |       0 |    0 |     63 |      3 |      0 |            0 |
|       U20                                             |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__1 |        105 |        105 |       0 |    0 |    287 |      0 |      2 |            0 |
|         (U20)                                         |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__1 |          7 |          7 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst      |                                                     t_axi4_lite32_w_afifo_d16 |         98 |         98 |       0 |    0 |    286 |      0 |      2 |            0 |
|           U0                                          |                 t_axi4_lite32_w_afifo_d16fifo_generator_v11_0__parameterized0 |         98 |         98 |       0 |    0 |    286 |      0 |      2 |            0 |
|       U22                                             |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__2 |        104 |        104 |       0 |    0 |    283 |      0 |      2 |            0 |
|         (U22)                                         |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__2 |          7 |          7 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst      |                                              t_axi4_lite32_w_afifo_d16_HD2738 |         97 |         97 |       0 |    0 |    282 |      0 |      2 |            0 |
|           U0                                          |          t_axi4_lite32_w_afifo_d16fifo_generator_v11_0__parameterized0_HD2739 |         97 |         97 |       0 |    0 |    282 |      0 |      2 |            0 |
|       U24                                             |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__3 |        101 |        101 |       0 |    0 |    283 |      0 |      2 |            0 |
|         (U24)                                         |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__3 |          5 |          5 |       0 |    0 |      0 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst      |                                              t_axi4_lite32_w_afifo_d16_HD2810 |         96 |         96 |       0 |    0 |    283 |      0 |      2 |            0 |
|           U0                                          |          t_axi4_lite32_w_afifo_d16fifo_generator_v11_0__parameterized0_HD2811 |         96 |         96 |       0 |    0 |    283 |      0 |      2 |            0 |
|       U26                                             |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__4 |         99 |         99 |       0 |    0 |    283 |      0 |      2 |            0 |
|         (U26)                                         |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__4 |          5 |          5 |       0 |    0 |      0 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst      |                                              t_axi4_lite32_w_afifo_d16_HD2882 |         94 |         94 |       0 |    0 |    283 |      0 |      2 |            0 |
|           U0                                          |          t_axi4_lite32_w_afifo_d16fifo_generator_v11_0__parameterized0_HD2883 |         94 |         94 |       0 |    0 |    283 |      0 |      2 |            0 |
|       U3                                              |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__5 |        101 |        101 |       0 |    0 |    283 |      0 |      2 |            0 |
|         (U3)                                          |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__5 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst      |                                              t_axi4_lite32_w_afifo_d16_HD2954 |         97 |         97 |       0 |    0 |    282 |      0 |      2 |            0 |
|           U0                                          |          t_axi4_lite32_w_afifo_d16fifo_generator_v11_0__parameterized0_HD2955 |         97 |         97 |       0 |    0 |    282 |      0 |      2 |            0 |
|       U4                                              |                                                         hder_insert_sequencer |        357 |        357 |       0 |    0 |    312 |      0 |      1 |            0 |
|         (U4)                                          |                                                         hder_insert_sequencer |        285 |        285 |       0 |    0 |    268 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_284 |         49 |         49 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                                             fwft_sfifo_w8_d16 |         23 |         23 |       0 |    0 |     42 |      0 |      1 |            0 |
|           U0                                          |                         fwft_sfifo_w8_d16fifo_generator_v11_0__parameterized0 |         23 |         23 |       0 |    0 |     42 |      0 |      1 |            0 |
|       U5                                              |                                                  hder_reorder__parameterized0 |         85 |         85 |       0 |    0 |    207 |      1 |      0 |            0 |
|         (U5)                                          |                                                  hder_reorder__parameterized0 |         83 |         83 |       0 |    0 |    205 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_283 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                           dp_ram_byte_w32_d64 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|           U0                                          |                           dp_ram_byte_w32_d64blk_mem_gen_v8_1__parameterized0 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|       U6                                              |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__6 |        100 |        100 |       0 |    0 |    283 |      0 |      2 |            0 |
|         (U6)                                          |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__6 |          5 |          5 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst      |                                              t_axi4_lite32_w_afifo_d16_HD3026 |         95 |         95 |       0 |    0 |    282 |      0 |      2 |            0 |
|           U0                                          |          t_axi4_lite32_w_afifo_d16fifo_generator_v11_0__parameterized0_HD3027 |         95 |         95 |       0 |    0 |    282 |      0 |      2 |            0 |
|       U7                                              |                                          t_axi4_lite32_w_fifo__parameterized0 |        103 |        103 |       0 |    0 |    287 |      0 |      2 |            0 |
|         (U7)                                          |                                          t_axi4_lite32_w_fifo__parameterized0 |          6 |          6 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst      |                                              t_axi4_lite32_w_afifo_d16_HD3098 |         97 |         97 |       0 |    0 |    286 |      0 |      2 |            0 |
|           U0                                          |          t_axi4_lite32_w_afifo_d16fifo_generator_v11_0__parameterized0_HD3099 |         97 |         97 |       0 |    0 |    286 |      0 |      2 |            0 |
|     ICU                                               |                                                                  ICU_toplevel |        176 |        176 |       0 |    0 |    409 |      0 |      0 |            0 |
|       U1                                              |                                                                      ICU_Ctrl |         18 |         18 |       0 |    0 |    128 |      0 |      0 |            0 |
|         (U1)                                          |                                                                      ICU_Ctrl |         14 |         14 |       0 |    0 |    126 |      0 |      0 |            0 |
|         U0A                                           |                                                               sync_resetn_250 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                                                        ICU_SM |        158 |        158 |       0 |    0 |    281 |      0 |      0 |            0 |
|         (U2)                                          |                                                                        ICU_SM |        121 |        121 |       0 |    0 |    279 |      0 |      0 |            0 |
|         U0A                                           |                                                               sync_resetn_251 |         37 |         37 |       0 |    0 |      2 |      0 |      0 |            0 |
|     IRIG                                              |                                                                  expb_irig_v2 |        440 |        439 |       0 |    1 |    667 |      0 |      0 |            2 |
|       (IRIG)                                          |                                                                  expb_irig_v2 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|       U1                                              |                                                    irig_signal_conditioner_v2 |         74 |         74 |       0 |    0 |    128 |      0 |      0 |            0 |
|         U1                                            |                                                 ad747x_driver__parameterized0 |         20 |         20 |       0 |    0 |     52 |      0 |      0 |            0 |
|           (U1)                                        |                                                 ad747x_driver__parameterized0 |         16 |         16 |       0 |    0 |     50 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_206 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U14                                           |                                                         adc_sample_counter_v2 |         11 |         11 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U14)                                       |                                                         adc_sample_counter_v2 |          9 |          9 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_205 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U15                                           |                                                             adc_sample_sel_v2 |          7 |          7 |       0 |    0 |     13 |      0 |      0 |            0 |
|           (U15)                                       |                                                             adc_sample_sel_v2 |          6 |          6 |       0 |    0 |     11 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_203 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                                              adc_sample_en_v2 |         10 |         10 |       0 |    0 |     13 |      0 |      0 |            0 |
|           (U2)                                        |                                                              adc_sample_en_v2 |         10 |         10 |       0 |    0 |     11 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_204 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                                       adc_sample_averaging_v2 |         19 |         19 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U3)                                        |                                                       adc_sample_averaging_v2 |         17 |         17 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_202 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                            |                                                         channel_gain_ctler_v2 |          7 |          7 |       0 |    0 |      9 |      0 |      0 |            0 |
|           (U7)                                        |                                                         channel_gain_ctler_v2 |          1 |          1 |       0 |    0 |      7 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_207 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                             |                                                                  irig_mb_intf |         39 |         38 |       0 |    1 |     90 |      0 |      0 |            0 |
|         (U10)                                         |                                                                  irig_mb_intf |         32 |         31 |       0 |    1 |     88 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_208 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                                        irig_clock_detector_v2 |         75 |         75 |       0 |    0 |    122 |      0 |      0 |            0 |
|         (U2)                                          |                                                        irig_clock_detector_v2 |         66 |         66 |       0 |    0 |    120 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_201 |          9 |          9 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                        irig_alphab_decoder_v2 |         61 |         61 |       0 |    0 |     68 |      0 |      0 |            2 |
|         U1                                            |                                                         irig_threshold_gen_v2 |         14 |         14 |       0 |    0 |     21 |      0 |      0 |            2 |
|           (U1)                                        |                                                         irig_threshold_gen_v2 |         11 |         11 |       0 |    0 |     19 |      0 |      0 |            2 |
|           U1                                          |                                                                sync_reset_200 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                                            irig_comparator_v2 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |            0 |
|           (U3)                                        |                                                            irig_comparator_v2 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_199 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                       irig_alphab_detector_v2 |         29 |         29 |       0 |    0 |     29 |      0 |      0 |            0 |
|           (U4)                                        |                                                       irig_alphab_detector_v2 |         18 |         18 |       0 |    0 |     27 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_198 |         11 |         11 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                            |                                                   irig_alphab_decoder_ctrl_v2 |         16 |         16 |       0 |    0 |     14 |      0 |      0 |            0 |
|           (U5)                                        |                                                   irig_alphab_decoder_ctrl_v2 |          6 |          6 |       0 |    0 |     12 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_197 |         10 |         10 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                                         irig_frame_decoder_v2 |        142 |        142 |       0 |    0 |    153 |      0 |      0 |            0 |
|         (U4)                                          |                                                         irig_frame_decoder_v2 |        121 |        121 |       0 |    0 |    151 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_196 |         21 |         21 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                              |                                                            irig_controller_v2 |         25 |         25 |       0 |    0 |     29 |      0 |      0 |            0 |
|         (U5)                                          |                                                            irig_controller_v2 |         16 |         16 |       0 |    0 |     25 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_195 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                               double_sync__parameterized0_194 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                              |                                                      irig_refclk_generator_v2 |         11 |         11 |       0 |    0 |     39 |      0 |      0 |            0 |
|         (U6)                                          |                                                      irig_refclk_generator_v2 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_193 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                             clk_divider_pulse__parameterized0 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U3                                            |                                             clk_divider_pulse__parameterized2 |          6 |          6 |       0 |    0 |     19 |      0 |      0 |            0 |
|       U7                                              |                                                                 irig_reset_v2 |         17 |         17 |       0 |    0 |     37 |      0 |      0 |            0 |
|         (U7)                                          |                                                                 irig_reset_v2 |          7 |          7 |       0 |    0 |      9 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_192 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                             clk_divider_pulse__parameterized4 |          8 |          8 |       0 |    0 |     26 |      0 |      0 |            0 |
|     MGT                                               |                                                                   mgt_wrapper |       4682 |       4120 |     408 |  154 |   9612 |      9 |      0 |            0 |
|       (MGT)                                           |                                                                   mgt_wrapper |          2 |          0 |       0 |    2 |      0 |      0 |      0 |            0 |
|       DATA_32_TO_64                                   |                                         AXI_Stream32_to_64_wrapper__xdcDup__1 |        319 |        319 |       0 |    0 |    718 |      3 |      0 |            0 |
|         axi4_stream32_to_64_inst                      |                                                           AXI4_Stream32_to_64 |        319 |        319 |       0 |    0 |    718 |      3 |      0 |            0 |
|           inst                                        |         AXI4_Stream32_to_64axis_interconnect_v1_1_axis_interconnect_16x16_top |        319 |        319 |       0 |    0 |    718 |      3 |      0 |            0 |
|       DATA_64_TO_32                                   |                                         AXI_Stream64_to_32_wrapper__xdcDup__1 |        284 |        148 |     136 |    0 |    812 |      0 |      0 |            0 |
|         (DATA_64_TO_32)                               |                                         AXI_Stream64_to_32_wrapper__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         axi4_stream64_to_32_inst                      |                                                           AXI4_Stream64_to_32 |        284 |        148 |     136 |    0 |    812 |      0 |      0 |            0 |
|           inst                                        |         AXI4_Stream64_to_32axis_interconnect_v1_1_axis_interconnect_16x16_top |        284 |        148 |     136 |    0 |    812 |      0 |      0 |            0 |
|       EXP_32_TO_64                                    |                                         AXI_Stream32_to_64_wrapper__xdcDup__2 |        321 |        321 |       0 |    0 |    718 |      3 |      0 |            0 |
|         axi4_stream32_to_64_inst                      |                                                    AXI4_Stream32_to_64_HD3316 |        321 |        321 |       0 |    0 |    718 |      3 |      0 |            0 |
|           inst                                        |  AXI4_Stream32_to_64axis_interconnect_v1_1_axis_interconnect_16x16_top_HD3317 |        321 |        321 |       0 |    0 |    718 |      3 |      0 |            0 |
|       EXP_64_TO_32                                    |                                         AXI_Stream64_to_32_wrapper__xdcDup__2 |        284 |        148 |     136 |    0 |    812 |      0 |      0 |            0 |
|         (EXP_64_TO_32)                                |                                         AXI_Stream64_to_32_wrapper__xdcDup__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         axi4_stream64_to_32_inst                      |                                                    AXI4_Stream64_to_32_HD3202 |        285 |        149 |     136 |    0 |    812 |      0 |      0 |            0 |
|           inst                                        |  AXI4_Stream64_to_32axis_interconnect_v1_1_axis_interconnect_16x16_top_HD3203 |        285 |        149 |     136 |    0 |    812 |      0 |      0 |            0 |
|       MGTS                                            |                                                                     mgt_block |       2867 |       2715 |       0 |  152 |   5022 |      0 |      0 |            0 |
|         (MGTS)                                        |                                                                     mgt_block |         12 |         12 |       0 |    0 |      0 |      0 |      0 |            0 |
|         CTRL                                          |                                                                      MGT_CTRL |        135 |        135 |       0 |    0 |    203 |      0 |      0 |            0 |
|           (CTRL)                                      |                                                                      MGT_CTRL |          6 |          6 |       0 |    0 |    109 |      0 |      0 |            0 |
|           core_sync                                   |                                        double_sync_vector__parameterized2_247 |         23 |         23 |       0 |    0 |     60 |      0 |      0 |            0 |
|           data_loopback_sync                          |                                       double_sync_vector__parameterized18_244 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           data_pwrdown_sync                           |                                               double_sync__parameterized0_249 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           exp_loopback_sync                           |                                           double_sync_vector__parameterized22 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           exp_pwrdown_sync                            |                                               double_sync__parameterized0_245 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           pll_sync                                    |                                        double_sync_vector__parameterized2_243 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|           sync_resetn_inst                            |                                                               sync_resetn_246 |         99 |         99 |       0 |    0 |      2 |      0 |      0 |            0 |
|           video_loopback_sync                         |                                           double_sync_vector__parameterized20 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           video_pwrdown_sync                          |                                               double_sync__parameterized0_248 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         DATA                                          |                                                                      data_mgt |        902 |        852 |       0 |   50 |   1565 |      0 |      0 |            0 |
|           U0                                          |                                                         data_mgtdata_mgt_core |        902 |        852 |       0 |   50 |   1565 |      0 |      0 |            0 |
|         DATA_CC                                       |                                                   data_mgt_STANDARD_CC_MODULE |          8 |          7 |       0 |    1 |     51 |      0 |      0 |            0 |
|         DATA_CLOCK                                    |                                                         data_mgt_CLOCK_MODULE |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         DATA_COMMON                                   |                                    data_mgt_gt_common_wrapper__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         DATA_RESET_LOGIC                              |                                                  data_mgt_SUPPORT_RESET_LOGIC |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|           (DATA_RESET_LOGIC)                          |                                                  data_mgt_SUPPORT_RESET_LOGIC |          2 |          2 |       0 |    0 |     10 |      0 |      0 |            0 |
|           gt_rst_r_cdc_sync                           |                                       data_mgt_cdc_sync_exdes__parameterized0 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|         EXP                                           |                                                                       exp_mgt |        903 |        853 |       0 |   50 |   1565 |      0 |      0 |            0 |
|           U0                                          |                                                           exp_mgtexp_mgt_core |        903 |        853 |       0 |   50 |   1565 |      0 |      0 |            0 |
|         EXP_CC                                        |                                                    exp_mgt_STANDARD_CC_MODULE |          8 |          7 |       0 |    1 |     51 |      0 |      0 |            0 |
|         EXP_CLOCK                                     |                                                          exp_mgt_CLOCK_MODULE |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         EXP_COMMON                                    |                                     exp_mgt_gt_common_wrapper__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U6                                            |                                               double_sync__parameterized0_239 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                            |                                               double_sync__parameterized0_240 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                            |                                               double_sync__parameterized0_241 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                            |                                               double_sync__parameterized0_242 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         VIDEO                                         |                                                                     video_mgt |        899 |        849 |       0 |   50 |   1565 |      0 |      0 |            0 |
|           U0                                          |                                                       video_mgtvideo_mgt_core |        899 |        849 |       0 |   50 |   1565 |      0 |      0 |            0 |
|       VIDEO_32_TO_64                                  |                                                    AXI_Stream32_to_64_wrapper |        320 |        320 |       0 |    0 |    718 |      3 |      0 |            0 |
|         axi4_stream32_to_64_inst                      |                                                    AXI4_Stream32_to_64_HD3372 |        320 |        320 |       0 |    0 |    718 |      3 |      0 |            0 |
|           inst                                        |  AXI4_Stream32_to_64axis_interconnect_v1_1_axis_interconnect_16x16_top_HD3373 |        320 |        320 |       0 |    0 |    718 |      3 |      0 |            0 |
|       VIDEO_64_TO_32                                  |                                                    AXI_Stream64_to_32_wrapper |        284 |        148 |     136 |    0 |    812 |      0 |      0 |            0 |
|         (VIDEO_64_TO_32)                              |                                                    AXI_Stream64_to_32_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         axi4_stream64_to_32_inst                      |                                                    AXI4_Stream64_to_32_HD3258 |        284 |        148 |     136 |    0 |    812 |      0 |      0 |            0 |
|           inst                                        |  AXI4_Stream64_to_32axis_interconnect_v1_1_axis_interconnect_16x16_top_HD3259 |        284 |        148 |     136 |    0 |    812 |      0 |      0 |            0 |
|     SFW_INTF                                          |                                                           SFW__parameterized0 |        529 |        528 |       0 |    1 |    728 |      0 |      1 |            0 |
|       (SFW_INTF)                                      |                                                           SFW__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                              |                                                SFW_Processing__parameterized0 |        109 |        109 |       0 |    0 |     59 |      0 |      0 |            0 |
|         (U1)                                          |                                                SFW_Processing__parameterized0 |         96 |         96 |       0 |    0 |     55 |      0 |      0 |            0 |
|         doube_sync_gen                                |                                               double_sync__parameterized0_269 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sreset_ctrl_gen                               |                                                               sync_resetn_268 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                             |                                                                trig_pulse_cdc |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|       U2                                              |                                                    fw_decoder__parameterized0 |        119 |        119 |       0 |    0 |    103 |      0 |      0 |            0 |
|         (U2)                                          |                                                    fw_decoder__parameterized0 |        113 |        113 |       0 |    0 |    101 |      0 |      0 |            0 |
|         reset_synchronize                             |                                                               sync_resetn_267 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                      SFW_Ctrl__parameterized0 |        286 |        286 |       0 |    0 |    373 |      0 |      0 |            0 |
|         (U3)                                          |                                                      SFW_Ctrl__parameterized0 |        281 |        281 |       0 |    0 |    371 |      0 |      0 |            0 |
|         sreset_ctrl_gen                               |                                                               sync_resetn_266 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                              |                                                              axil32_to_native |         73 |         73 |       0 |    0 |     79 |      0 |      0 |            0 |
|         (U5)                                          |                                                              axil32_to_native |          1 |          1 |       0 |    0 |     77 |      0 |      0 |            0 |
|         sync_reset_inst                               |                                                                sync_reset_265 |         72 |         72 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                              |                                                              sdp_ram_w32_d128 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|         U0                                            |                              sdp_ram_w32_d128blk_mem_gen_v8_1__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|           inst_blk_mem_gen                            |                                        sdp_ram_w32_d128blk_mem_gen_v8_1_synth |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|       U8                                              |                                            SFW_ACQUISITION_SM__parameterized0 |         37 |         36 |       0 |    1 |    111 |      0 |      0 |            0 |
|         (U8)                                          |                                            SFW_ACQUISITION_SM__parameterized0 |         37 |         36 |       0 |    1 |    107 |      0 |      0 |            0 |
|         double_sync_gen                               |                                               double_sync__parameterized0_271 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sreset_ctrl_gen                               |                                                               sync_resetn_270 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     STARTUP_HARDWARE                                  |                                                               Startup_HW_Test |         10 |         10 |       0 |    0 |     26 |      0 |      0 |            0 |
|       (STARTUP_HARDWARE)                              |                                                               Startup_HW_Test |          4 |          4 |       0 |    0 |     24 |      0 |      0 |            0 |
|       U0                                              |                                                               sync_resetn_238 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|     TRIG                                              |                                                      trig_gen__parameterized0 |        719 |        719 |       0 |    0 |   1026 |      0 |      0 |            0 |
|       U1                                              |                                                          trig_gen_mblaze_intf |        301 |        301 |       0 |    0 |    445 |      0 |      0 |            0 |
|         (U1)                                          |                                                          trig_gen_mblaze_intf |        275 |        275 |       0 |    0 |    442 |      0 |      0 |            0 |
|         U2                                            |                                                                sync_reset_263 |         26 |         26 |       0 |    0 |      3 |      0 |      0 |            0 |
|       U3                                              |                                                                trig_gen_ctler |        203 |        203 |       0 |    0 |    226 |      0 |      0 |            0 |
|         U2                                            |                                                           trig_gen_ctler_core |        160 |        160 |       0 |    0 |    155 |      0 |      0 |            0 |
|           (U2)                                        |                                                           trig_gen_ctler_core |        152 |        152 |       0 |    0 |    153 |      0 |      0 |            0 |
|           comp_sync_reset                             |                                                                sync_reset_262 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                                 progr_clk_div |         44 |         44 |       0 |    0 |     69 |      0 |      0 |            0 |
|           (U4)                                        |                                                                 progr_clk_div |         11 |         11 |       0 |    0 |     67 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_261 |         33 |         33 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                            |                                               double_sync__parameterized0_260 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                                                  trig_stamper |        156 |        156 |       0 |    0 |    268 |      0 |      0 |            0 |
|         U1                                            |                                                   Clk_Divider__parameterized0 |          3 |          3 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U2                                            |                                                                sync_reset_253 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                            trig_stamper_ctler |        153 |        153 |       0 |    0 |    260 |      0 |      0 |            0 |
|           (U4)                                        |                                                            trig_stamper_ctler |         58 |         58 |       0 |    0 |    248 |      0 |      0 |            0 |
|           E1                                          |                                                               gh_edge_det_258 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E2                                          |                                                               gh_edge_det_259 |         58 |         58 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E3                                          |                                                               gh_edge_det_254 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E4                                          |                                                               gh_edge_det_255 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E5                                          |                                                               gh_edge_det_256 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_257 |         26 |         26 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                              |                                                              trig_conditioner |         75 |         75 |       0 |    0 |     85 |      0 |      0 |            0 |
|         (U6)                                          |                                                              trig_conditioner |         38 |         38 |       0 |    0 |     83 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_264 |         37 |         37 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                              |                                               double_sync__parameterized0_252 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U12                                               |                                                axis16_merge_axis32__xdcDup__2 |         40 |         40 |       0 |    0 |     90 |      0 |      0 |            0 |
|       U1                                              |                                                 ip_axis16_merge_axis32_HD3172 |         40 |         40 |       0 |    0 |     90 |      0 |      0 |            0 |
|         (U1)                                          |                                                 ip_axis16_merge_axis32_HD3172 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst                                          | ip_axis16_merge_axis32axis_dwidth_converter_v1_1_axis_dwidth_converter_HD3173 |         40 |         40 |       0 |    0 |     90 |      0 |      0 |            0 |
|           (inst)                                      | ip_axis16_merge_axis32axis_dwidth_converter_v1_1_axis_dwidth_converter_HD3173 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           gen_upsizer_conversion.axisc_upsizer_0      |         ip_axis16_merge_axis32axis_dwidth_converter_v1_1_axisc_upsizer_HD3174 |         39 |         39 |       0 |    0 |     89 |      0 |      0 |            0 |
|     U19                                               |                               t_axi4_stream32_fifo__parameterized2__xdcDup__4 |         65 |         65 |       0 |    0 |    138 |      1 |      0 |            0 |
|       agen_d15.t_axi4_stream32_afifo_d512_inst        |                                             t_axi4_stream32_afifo_d512_HD1688 |         65 |         65 |       0 |    0 |    138 |      1 |      0 |            0 |
|         U0                                            |         t_axi4_stream32_afifo_d512fifo_generator_v11_0__parameterized0_HD1689 |         65 |         65 |       0 |    0 |    138 |      1 |      0 |            0 |
|           inst_fifo_gen                               |                   t_axi4_stream32_afifo_d512fifo_generator_v11_0_synth_HD1690 |         65 |         65 |       0 |    0 |    138 |      1 |      0 |            0 |
|     U4                                                |                               t_axi4_stream32_fifo__parameterized2__xdcDup__5 |         66 |         66 |       0 |    0 |    138 |      1 |      0 |            0 |
|       agen_d15.t_axi4_stream32_afifo_d512_inst        |                                             t_axi4_stream32_afifo_d512_HD1718 |         66 |         66 |       0 |    0 |    138 |      1 |      0 |            0 |
|         U0                                            |         t_axi4_stream32_afifo_d512fifo_generator_v11_0__parameterized0_HD1719 |         66 |         66 |       0 |    0 |    138 |      1 |      0 |            0 |
|           inst_fifo_gen                               |                   t_axi4_stream32_afifo_d512fifo_generator_v11_0_synth_HD1720 |         66 |         66 |       0 |    0 |    138 |      1 |      0 |            0 |
|     U5                                                |                                                            axis_32_to_16_wrap |         41 |         41 |       0 |    0 |     88 |      0 |      0 |            0 |
|       (U5)                                            |                                                            axis_32_to_16_wrap |          8 |          8 |       0 |    0 |      0 |      0 |      0 |            0 |
|       axis32_16                                       |                                                                 axis_32_to_16 |         33 |         33 |       0 |    0 |     88 |      0 |      0 |            0 |
|         inst                                          |                 axis_32_to_16axis_dwidth_converter_v1_1_axis_dwidth_converter |         33 |         33 |       0 |    0 |     88 |      0 |      0 |            0 |
|           (inst)                                      |                 axis_32_to_16axis_dwidth_converter_v1_1_axis_dwidth_converter |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           gen_downsizer_conversion.axisc_downsizer_0  |                       axis_32_to_16axis_dwidth_converter_v1_1_axisc_downsizer |         32 |         32 |       0 |    0 |     87 |      0 |      0 |            0 |
|     U7                                                |                                                               adc_readout_top |        543 |        515 |      12 |   16 |    678 |      0 |      0 |            1 |
|       U1                                              |                                                           adc_readout_mb_intf |        147 |        147 |       0 |    0 |    177 |      0 |      0 |            0 |
|         (U1)                                          |                                                           adc_readout_mb_intf |        142 |        142 |       0 |    0 |    173 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_217 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_cfg_valid                                |                                               double_sync__parameterized0_216 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                                                   adc_readout |        363 |        335 |      12 |   16 |    395 |      0 |      0 |            1 |
|         (U2)                                          |                                                                   adc_readout |        330 |        314 |       0 |   16 |    367 |      0 |      0 |            1 |
|         U1                                            |                                                                sync_reset_214 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|         conversion_trigger                            |                                                                   gh_edge_det |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_data_out                                 |                                                 data_cdc_sync__parameterized0 |         26 |         14 |      12 |    0 |     24 |      0 |      0 |            0 |
|           fifo                                        |                                              gh_fifo_async_sr__parameterized0 |         26 |         14 |      12 |    0 |     22 |      0 |      0 |            0 |
|           sync_rst                                    |                                               double_sync__parameterized0_215 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                 ad747x_driver__parameterized2 |         17 |         17 |       0 |    0 |     51 |      0 |      0 |            0 |
|         (U3)                                          |                                                 ad747x_driver__parameterized2 |         15 |         15 |       0 |    0 |     49 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_213 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                                 ad798x_driver__parameterized0 |         17 |         17 |       0 |    0 |     55 |      0 |      0 |            0 |
|         (U4)                                          |                                                 ad798x_driver__parameterized0 |          9 |          9 |       0 |    0 |     53 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_212 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U8                                                |                                                                mmcm_clk_20MHz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U0                                              |                                          mmcm_clk_20MHzmmcm_clk_20MHz_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U9                                                |                                                           axis16_merge_axis32 |         41 |         41 |       0 |    0 |     90 |      0 |      0 |            0 |
|       (U9)                                            |                                                           axis16_merge_axis32 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                              |                                                 ip_axis16_merge_axis32_HD3175 |         41 |         41 |       0 |    0 |     90 |      0 |      0 |            0 |
|         (U1)                                          |                                                 ip_axis16_merge_axis32_HD3175 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst                                          | ip_axis16_merge_axis32axis_dwidth_converter_v1_1_axis_dwidth_converter_HD3176 |         41 |         41 |       0 |    0 |     90 |      0 |      0 |            0 |
|           (inst)                                      | ip_axis16_merge_axis32axis_dwidth_converter_v1_1_axis_dwidth_converter_HD3176 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           gen_upsizer_conversion.axisc_upsizer_0      |         ip_axis16_merge_axis32axis_dwidth_converter_v1_1_axisc_upsizer_HD3177 |         40 |         40 |       0 |    0 |     89 |      0 |      0 |            0 |
|     USB                                               |                                                                      USB_CTRL |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|   U1                                                  |                                   afpa_data_deserializer_8chn__parameterized0 |       1110 |       1110 |       0 |    0 |   1354 |      1 |      0 |            0 |
|     (U1)                                              |                                   afpa_data_deserializer_8chn__parameterized0 |         46 |         46 |       0 |    0 |      0 |      0 |      0 |            0 |
|     CH0                                               |                                        quad_data_deserializer__parameterized0 |        456 |        456 |       0 |    0 |    511 |      0 |      0 |            0 |
|       (CH0)                                           |                                        quad_data_deserializer__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                              |                                                    adc_iserdes_wrapper_rtl_27 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U12                                             |                                          clink_calibration__parameterized0_26 |        266 |        266 |       0 |    0 |    224 |      0 |      0 |            0 |
|         (U12)                                         |                                          clink_calibration__parameterized0_26 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                            |                                           clink_delay_ctrl__parameterized0_59 |        239 |        239 |       0 |    0 |    202 |      0 |      0 |            0 |
|           (U1)                                        |                                           clink_delay_ctrl__parameterized0_59 |        188 |        188 |       0 |    0 |    200 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_62 |         51 |         51 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                         clink_bitslip_ctrl__parameterized0_60 |         25 |         25 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U4)                                        |                                         clink_bitslip_ctrl__parameterized0_60 |         18 |         18 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_61 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U15                                             |                                             idelay_wrapper__parameterized0_31 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U18                                             |                                             idelay_wrapper__parameterized0_34 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                              |                                                    adc_iserdes_wrapper_rtl_28 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U21                                             |                                             idelay_wrapper__parameterized0_25 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U24                                             |                                             idelay_wrapper__parameterized0_30 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U3                                              |                                                    adc_iserdes_wrapper_rtl_29 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U5                                              |                                     quad_pattern_validator__parameterized0_32 |        100 |        100 |       0 |    0 |    141 |      0 |      0 |            0 |
|         U1                                            |                                                      adc_pattern_validator_48 |          6 |          6 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                        |                                                      adc_pattern_validator_48 |          5 |          5 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_58 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                                      adc_pattern_validator_49 |          6 |          6 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                        |                                                      adc_pattern_validator_49 |          5 |          5 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_57 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                                      adc_pattern_validator_50 |          7 |          7 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U3)                                        |                                                      adc_pattern_validator_50 |          6 |          6 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_56 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                      adc_pattern_validator_51 |          6 |          6 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                        |                                                      adc_pattern_validator_51 |          5 |          5 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_55 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                            |                               adc_pattern_validator_ctrler__parameterized0_52 |         75 |         75 |       0 |    0 |     65 |      0 |      0 |            0 |
|           (U5)                                        |                               adc_pattern_validator_ctrler__parameterized0_52 |         54 |         54 |       0 |    0 |     57 |      0 |      0 |            0 |
|           U1A                                         |                                                                 sync_reset_53 |         15 |         15 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                         |                                          clk_divider_pulse__parameterized6_54 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |            0 |
|       U6                                              |                                     quad_pattern_validator__parameterized2_33 |         79 |         79 |       0 |    0 |    121 |      0 |      0 |            0 |
|         U1                                            |                                                      adc_pattern_validator_37 |          7 |          7 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                        |                                                      adc_pattern_validator_37 |          6 |          6 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_47 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                                      adc_pattern_validator_38 |          6 |          6 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                        |                                                      adc_pattern_validator_38 |          5 |          5 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_46 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                                      adc_pattern_validator_39 |          6 |          6 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U3)                                        |                                                      adc_pattern_validator_39 |          5 |          5 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_45 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                      adc_pattern_validator_40 |          6 |          6 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                        |                                                      adc_pattern_validator_40 |          5 |          5 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_44 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                            |                               adc_pattern_validator_ctrler__parameterized2_41 |         54 |         54 |       0 |    0 |     45 |      0 |      0 |            0 |
|           (U5)                                        |                               adc_pattern_validator_ctrler__parameterized2_41 |         35 |         35 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U1A                                         |                                                                 sync_reset_42 |         13 |         13 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                         |                                          clk_divider_pulse__parameterized6_43 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |            0 |
|       U8                                              |                                                    adc_iserdes_wrapper_rtl_35 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U9                                              |                                                  dcm_reset__parameterized0_36 |         10 |         10 |       0 |    0 |     25 |      0 |      0 |            0 |
|       master_gen.U14                                  |                                        adc_serdes_clk_wrapper__parameterized0 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         (master_gen.U14)                              |                                        adc_serdes_clk_wrapper__parameterized0 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         serdes_10_0_Gen.U10M                          |                                                    serdes_clkin_10_0_MHz_mmcm |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U0                                          |                  serdes_clkin_10_0_MHz_mmcmserdes_clkin_10_0_MHz_mmcm_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     CH1                                               |                                        quad_data_deserializer__parameterized2 |        454 |        454 |       0 |    0 |    511 |      0 |      0 |            0 |
|       (CH1)                                           |                                        quad_data_deserializer__parameterized2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                              |                                                       adc_iserdes_wrapper_rtl |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U12                                             |                                             clink_calibration__parameterized0 |        265 |        265 |       0 |    0 |    224 |      0 |      0 |            0 |
|         (U12)                                         |                                             clink_calibration__parameterized0 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                            |                                              clink_delay_ctrl__parameterized0 |        240 |        240 |       0 |    0 |    202 |      0 |      0 |            0 |
|           (U1)                                        |                                              clink_delay_ctrl__parameterized0 |        189 |        189 |       0 |    0 |    200 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_24 |         51 |         51 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                            clink_bitslip_ctrl__parameterized0 |         25 |         25 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U4)                                        |                                            clink_bitslip_ctrl__parameterized0 |         18 |         18 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_23 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U15                                             |                                              idelay_wrapper__parameterized0_3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U18                                             |                                              idelay_wrapper__parameterized0_4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                              |                                                     adc_iserdes_wrapper_rtl_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U21                                             |                                                idelay_wrapper__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U24                                             |                                              idelay_wrapper__parameterized0_2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U3                                              |                                                     adc_iserdes_wrapper_rtl_1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U5                                              |                                        quad_pattern_validator__parameterized0 |        100 |        100 |       0 |    0 |    141 |      0 |      0 |            0 |
|         U1                                            |                                                      adc_pattern_validator_13 |          6 |          6 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                        |                                                      adc_pattern_validator_13 |          5 |          5 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_22 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                                      adc_pattern_validator_14 |          6 |          6 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                        |                                                      adc_pattern_validator_14 |          5 |          5 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_21 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                                      adc_pattern_validator_15 |          7 |          7 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U3)                                        |                                                      adc_pattern_validator_15 |          6 |          6 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_20 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                      adc_pattern_validator_16 |          6 |          6 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                        |                                                      adc_pattern_validator_16 |          5 |          5 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_19 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                            |                                  adc_pattern_validator_ctrler__parameterized0 |         75 |         75 |       0 |    0 |     65 |      0 |      0 |            0 |
|           (U5)                                        |                                  adc_pattern_validator_ctrler__parameterized0 |         54 |         54 |       0 |    0 |     57 |      0 |      0 |            0 |
|           U1A                                         |                                                                 sync_reset_17 |         15 |         15 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                         |                                          clk_divider_pulse__parameterized6_18 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |            0 |
|       U6                                              |                                        quad_pattern_validator__parameterized2 |         79 |         79 |       0 |    0 |    121 |      0 |      0 |            0 |
|         U1                                            |                                                         adc_pattern_validator |          7 |          7 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                        |                                                         adc_pattern_validator |          6 |          6 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_12 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                                       adc_pattern_validator_6 |          6 |          6 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                        |                                                       adc_pattern_validator_6 |          5 |          5 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_11 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                                       adc_pattern_validator_7 |          6 |          6 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U3)                                        |                                                       adc_pattern_validator_7 |          5 |          5 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_10 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                       adc_pattern_validator_8 |          6 |          6 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                        |                                                       adc_pattern_validator_8 |          5 |          5 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                          |                                                                  sync_reset_9 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                            |                                  adc_pattern_validator_ctrler__parameterized2 |         54 |         54 |       0 |    0 |     45 |      0 |      0 |            0 |
|           (U5)                                        |                                  adc_pattern_validator_ctrler__parameterized2 |         35 |         35 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U1A                                         |                                                                    sync_reset |         13 |         13 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                         |                                             clk_divider_pulse__parameterized6 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |            0 |
|       U8                                              |                                                     adc_iserdes_wrapper_rtl_5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U9                                              |                                                     dcm_reset__parameterized0 |         10 |         10 |       0 |    0 |     25 |      0 |      0 |            0 |
|     U12                                               |                                                     quad_data_sync__xdcDup__1 |         47 |         47 |       0 |    0 |    130 |      0 |      0 |            0 |
|       (U12)                                           |                                                     quad_data_sync__xdcDup__1 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|       fifo                                            |                                                                afifo_w72_d256 |         47 |         47 |       0 |    0 |    129 |      0 |      0 |            0 |
|         U0                                            |                            afifo_w72_d256fifo_generator_v11_0__parameterized0 |         47 |         47 |       0 |    0 |    129 |      0 |      0 |            0 |
|           inst_fifo_gen                               |                                      afifo_w72_d256fifo_generator_v11_0_synth |         47 |         47 |       0 |    0 |    129 |      0 |      0 |            0 |
|     U4                                                |                                                                quad_data_sync |        107 |        107 |       0 |    0 |    202 |      1 |      0 |            0 |
|       (U4)                                            |                                                                quad_data_sync |         58 |         58 |       0 |    0 |     61 |      0 |      0 |            0 |
|       fifo                                            |                                                         afifo_w72_d256_HD3429 |         49 |         49 |       0 |    0 |    133 |      1 |      0 |            0 |
|         U0                                            |                     afifo_w72_d256fifo_generator_v11_0__parameterized0_HD3430 |         49 |         49 |       0 |    0 |    133 |      1 |      0 |            0 |
|           inst_fifo_gen                               |                               afifo_w72_d256fifo_generator_v11_0_synth_HD3431 |         49 |         49 |       0 |    0 |    133 |      1 |      0 |            0 |
|       sync_en                                         |                                            double_sync_vector__parameterized0 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|   U3                                                  |                                                    hawkA_intf__parameterized0 |       4207 |       4173 |       0 |   34 |   7462 |      5 |     12 |            6 |
|     U1                                                |                                                           fpa_trig_controller |        103 |        103 |       0 |    0 |     59 |      0 |      0 |            0 |
|       (U1)                                            |                                                           fpa_trig_controller |         91 |         91 |       0 |    0 |     53 |      0 |      0 |            0 |
|       U1A                                             |                                                                sync_reset_124 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                             |                                               double_sync__parameterized0_125 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1C                                             |                                               double_sync__parameterized0_126 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U19                                               |                                                               hawkA_digio_map |        141 |        140 |       0 |    1 |     91 |      0 |      0 |            0 |
|       (U19)                                           |                                                               hawkA_digio_map |        140 |        139 |       0 |    1 |     89 |      0 |      0 |            0 |
|       U0                                              |                                                                 sync_reset_80 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U2                                                |                                            fpa_intf_sequencer__parameterized0 |         27 |         27 |       0 |    0 |     27 |      0 |      0 |            0 |
|       (U2)                                            |                                            fpa_intf_sequencer__parameterized0 |         21 |         21 |       0 |    0 |     25 |      0 |      0 |            0 |
|       U1                                              |                                                                sync_reset_106 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U21                                               |                                                                 afpa_services |       1429 |       1422 |       0 |    7 |   1696 |      0 |      1 |            2 |
|       U1                                              |                                                                 spi_mux_ctler |         31 |         31 |       0 |    0 |     30 |      0 |      0 |            0 |
|         (U1)                                          |                                                                 spi_mux_ctler |         26 |         26 |       0 |    0 |     28 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_123 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                                 quad_adc_ctrl__parameterized0 |         55 |         55 |       0 |    0 |    573 |      0 |      0 |            0 |
|         (U2)                                          |                                                 quad_adc_ctrl__parameterized0 |          7 |          7 |       0 |    0 |     10 |      0 |      0 |            0 |
|         reset_sync                                    |                                                                sync_reset_121 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         spi_in                                        |                                                        spi_rx__parameterized0 |          5 |          5 |       0 |    0 |     20 |      0 |      0 |            0 |
|         spi_out                                       |                                                        spi_tx__parameterized0 |         40 |         40 |       0 |    0 |    539 |      0 |      0 |            0 |
|         sync_ptren                                    |                                               double_sync__parameterized0_122 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                           adc_brd_switch_ctrl |        153 |        153 |       0 |    0 |    153 |      0 |      1 |            0 |
|         (U3)                                          |                                                           adc_brd_switch_ctrl |         33 |         33 |       0 |    0 |     49 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_119 |         13 |         13 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                               Clk_Divider__parameterized2_118 |         20 |         20 |       0 |    0 |     12 |      0 |      0 |            0 |
|         U3                                            |                                  LL8_ext_to_spi_tx__parameterized0__xdcDup__1 |         87 |         87 |       0 |    0 |     90 |      0 |      1 |            0 |
|           (U3)                                        |                                  LL8_ext_to_spi_tx__parameterized0__xdcDup__1 |         47 |         47 |       0 |    0 |     46 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_120 |         14 |         14 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                          |                                                             fwft_sfifo_w3_d16 |         26 |         26 |       0 |    0 |     42 |      0 |      1 |            0 |
|       U4                                              |                                                           monitoring_adc_ctrl |        486 |        483 |       0 |    3 |    267 |      0 |      0 |            2 |
|         (U4)                                          |                                                           monitoring_adc_ctrl |        247 |        247 |       0 |    0 |     99 |      0 |      0 |            2 |
|         U1                                            |                                                                sync_reset_115 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                           |                                             signal_filter__parameterized0_116 |         13 |         11 |       0 |    2 |     12 |      0 |      0 |            0 |
|         U2                                            |                                                                ads1118_driver |        158 |        157 |       0 |    1 |    121 |      0 |      0 |            0 |
|           (U2)                                        |                                                                ads1118_driver |        108 |        107 |       0 |    1 |    119 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_117 |         50 |         50 |       0 |    0 |      2 |      0 |      0 |            0 |
|         UcA                                           |                                                   Clk_Divider__parameterized2 |         19 |         19 |       0 |    0 |     12 |      0 |      0 |            0 |
|         UcB                                           |                                                   Clk_Divider__parameterized4 |         32 |         32 |       0 |    0 |     21 |      0 |      0 |            0 |
|       U5                                              |                                                             adc_brd_id_reader |        236 |        234 |       0 |    2 |    165 |      0 |      0 |            0 |
|         (U5)                                          |                                                             adc_brd_id_reader |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_112 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                           |                                             signal_filter__parameterized0_111 |         14 |         12 |       0 |    2 |     12 |      0 |      0 |            0 |
|         U2                                            |                                                             brd_id_reader_110 |        221 |        221 |       0 |    0 |    145 |      0 |      0 |            0 |
|           (U2)                                        |                                                             brd_id_reader_110 |        157 |        157 |       0 |    0 |    114 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_114 |         20 |         20 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                          |                                               Clk_Divider__parameterized6_113 |         44 |         44 |       0 |    0 |     29 |      0 |      0 |            0 |
|       U6                                              |                                                            flex_brd_id_reader |        330 |        328 |       0 |    2 |    318 |      0 |      0 |            0 |
|         (U6)                                          |                                                            flex_brd_id_reader |          2 |          2 |       0 |    0 |     28 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_108 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                           |                                                 signal_filter__parameterized0 |         14 |         12 |       0 |    2 |     11 |      0 |      0 |            0 |
|         U2                                            |                                                                 brd_id_reader |        314 |        314 |       0 |    0 |    277 |      0 |      0 |            0 |
|           (U2)                                        |                                                                 brd_id_reader |        242 |        242 |       0 |    0 |    246 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_109 |         28 |         28 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                          |                                                   Clk_Divider__parameterized6 |         44 |         44 |       0 |    0 |     29 |      0 |      0 |            0 |
|       U7                                              |                                               reset_extension__parameterized0 |          9 |          9 |       0 |    0 |     32 |      0 |      0 |            0 |
|       U8                                              |                                                            afpa_services_ctrl |        142 |        142 |       0 |    0 |    158 |      0 |      0 |            0 |
|         (U8)                                          |                                                            afpa_services_ctrl |        120 |        120 |       0 |    0 |    156 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_107 |         21 |         21 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U24                                               |                                                        fpa_trig_precontroller |         30 |         30 |       0 |    0 |     32 |      0 |      0 |            0 |
|       (U24)                                           |                                                        fpa_trig_precontroller |         15 |         15 |       0 |    0 |     17 |      0 |      0 |            0 |
|       U0                                              |                                                    gh_stretch__parameterized6 |         12 |         12 |       0 |    0 |     13 |      0 |      0 |            0 |
|       U1                                              |                                                                sync_reset_104 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U26                                               |                                                                hawkA_clks_gen |          9 |          7 |       0 |    2 |     13 |      0 |      0 |            0 |
|       U1                                              |                                                           hawkA_clks_gen_core |          8 |          6 |       0 |    2 |     13 |      0 |      0 |            0 |
|         (U1)                                          |                                                           hawkA_clks_gen_core |          5 |          3 |       0 |    2 |      7 |      0 |      0 |            0 |
|         U1B                                           |                                                                 sync_reset_81 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2A                                           |                                                Clk_Divider__parameterized8_82 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|       U2                                              |                                                               hawkA_clks_mmcm |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         (U2)                                          |                                                               hawkA_clks_mmcm |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         MCLK10M_Gen.U18M                              |                                                              hawkA_10MHz_mmcm |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U0                                          |                                      hawkA_10MHz_mmcmhawkA_10MHz_mmcm_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U4                                                |                                                             hawkA_mblaze_intf |        534 |        528 |       0 |    6 |   1273 |      0 |      0 |            0 |
|       (U4)                                            |                                                             hawkA_mblaze_intf |        494 |        488 |       0 |    6 |   1271 |      0 |      0 |            0 |
|       U1                                              |                                                                sync_reset_105 |         40 |         40 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U5                                                |                                                               hawkA_hw_driver |        895 |        894 |       0 |    1 |   1398 |      0 |      3 |            0 |
|       U1                                              |                                                           afpa_int_signal_gen |        103 |        103 |       0 |    0 |    122 |      0 |      0 |            0 |
|         (U1)                                          |                                                           afpa_int_signal_gen |         90 |         90 |       0 |    0 |    114 |      0 |      0 |            0 |
|         U1A                                           |                                                                sync_reset_100 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                           |                                               double_sync__parameterized0_101 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                           |                                               double_sync__parameterized0_102 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1D                                           |                                               double_sync__parameterized0_103 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                                             hawkA_prog_ctrler |        298 |        297 |       0 |    1 |    419 |      0 |      2 |            0 |
|         U1                                            |                                                         hawkA_detector_ctrler |         62 |         62 |       0 |    0 |     32 |      0 |      0 |            0 |
|           (U1)                                        |                                                         hawkA_detector_ctrler |         49 |         49 |       0 |    0 |     30 |      0 |      0 |            0 |
|           U3                                          |                                                                 sync_reset_98 |         13 |         13 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                                            hawkA_mux_ctrl_reg |         14 |         14 |       0 |    0 |     30 |      0 |      0 |            0 |
|           (U2)                                        |                                                            hawkA_mux_ctrl_reg |          7 |          7 |       0 |    0 |     28 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_97 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                                      hawkA_windowing_ctrl_reg |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|           (U3)                                        |                                                      hawkA_windowing_ctrl_reg |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_96 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                            hawkA_dig_data_reg |         31 |         31 |       0 |    0 |     49 |      0 |      0 |            0 |
|           (U4)                                        |                                                            hawkA_dig_data_reg |         19 |         19 |       0 |    0 |     47 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_95 |         12 |         12 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                            |                                                      hawkA_windowing_data_reg |        104 |        103 |       0 |    1 |    209 |      0 |      1 |            0 |
|           (U5)                                        |                                                      hawkA_windowing_data_reg |         49 |         49 |       0 |    0 |    107 |      0 |      0 |            0 |
|           U0                                          |                                                                 sync_reset_91 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                          |                                                 concat_1_to_8__parameterized0 |          4 |          3 |       0 |    1 |     44 |      0 |      0 |            0 |
|           U4                                          |                                                 LL8_ext_fifo8__parameterized0 |         46 |         46 |       0 |    0 |     56 |      0 |      1 |            0 |
|         U6                                            |                                  LL8_ext_to_spi_tx__parameterized0__xdcDup__2 |         85 |         85 |       0 |    0 |     94 |      0 |      1 |            0 |
|           (U6)                                        |                                  LL8_ext_to_spi_tx__parameterized0__xdcDup__2 |         44 |         44 |       0 |    0 |     50 |      0 |      0 |            0 |
|           U0                                          |                                                                 sync_reset_99 |         15 |         15 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                          |                                                      fwft_sfifo_w3_d16_HD2250 |         26 |         26 |       0 |    0 |     42 |      0 |      1 |            0 |
|       U3                                              |                                                              fleG_prog_ctrler |        277 |        277 |       0 |    0 |    369 |      0 |      1 |            0 |
|         (U3)                                          |                                                              fleG_prog_ctrler |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|         U1                                            |                                                                 ad5648_driver |         26 |         26 |       0 |    0 |     54 |      0 |      0 |            0 |
|           (U1)                                        |                                                                 ad5648_driver |         23 |         23 |       0 |    0 |     52 |      0 |      0 |            0 |
|           U0                                          |                                                                 sync_reset_90 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                                        fleg_prog_ctler_kernel |        136 |        136 |       0 |    0 |    187 |      0 |      0 |            0 |
|           (U2)                                        |                                                        fleg_prog_ctler_kernel |        125 |        125 |       0 |    0 |    185 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_89 |         11 |         11 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                                           fleG_dac_spi_feeder |         21 |         21 |       0 |    0 |     23 |      0 |      0 |            0 |
|           (U3)                                        |                                                           fleG_dac_spi_feeder |         13 |         13 |       0 |    0 |     21 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_88 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                             LL8_ext_to_spi_tx__parameterized0 |         85 |         85 |       0 |    0 |     94 |      0 |      1 |            0 |
|           (U4)                                        |                                             LL8_ext_to_spi_tx__parameterized0 |         44 |         44 |       0 |    0 |     50 |      0 |      0 |            0 |
|           U0                                          |                                                                 sync_reset_87 |         15 |         15 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                          |                                                      fwft_sfifo_w3_d16_HD2271 |         26 |         26 |       0 |    0 |     42 |      0 |      1 |            0 |
|       U4                                              |                                                         afpa_hw_driver_ctrler |        139 |        139 |       0 |    0 |    354 |      0 |      0 |            0 |
|         (U4)                                          |                                                         afpa_hw_driver_ctrler |        121 |        121 |       0 |    0 |    352 |      0 |      0 |            0 |
|         U1                                            |                                                                 sync_reset_86 |         18 |         18 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                              |                                                          hawkA_readout_ctrler |         82 |         82 |       0 |    0 |    134 |      0 |      0 |            0 |
|         (U5)                                          |                                                          hawkA_readout_ctrler |         75 |         75 |       0 |    0 |    132 |      0 |      0 |            0 |
|         U1                                            |                                                                 sync_reset_85 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U6                                                |                                                                fpa_status_gen |          9 |          9 |       0 |    0 |     75 |      0 |      0 |            0 |
|       (U6)                                            |                                                                fpa_status_gen |          2 |          2 |       0 |    0 |     71 |      0 |      0 |            0 |
|       U1A                                             |                                                                 sync_reset_83 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                             |                                                                 sync_reset_84 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U8                                                |                                          t_axi4_stream32_fifo__parameterized2 |         64 |         64 |       0 |    0 |    139 |      1 |      0 |            0 |
|       (U8)                                            |                                          t_axi4_stream32_fifo__parameterized2 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|       agen_d15.t_axi4_stream32_afifo_d512_inst        |                                             t_axi4_stream32_afifo_d512_HD1748 |         63 |         63 |       0 |    0 |    138 |      1 |      0 |            0 |
|         U0                                            |         t_axi4_stream32_afifo_d512fifo_generator_v11_0__parameterized0_HD1749 |         63 |         63 |       0 |    0 |    138 |      1 |      0 |            0 |
|           inst_fifo_gen                               |                   t_axi4_stream32_afifo_d512fifo_generator_v11_0_synth_HD1750 |         63 |         63 |       0 |    0 |    138 |      1 |      0 |            0 |
|     U9                                                |                                                                afpa_data_ctrl |        968 |        951 |       0 |   17 |   2659 |      4 |      8 |            4 |
|       U18                                             |                                                          afpa_data_dispatcher |        173 |        172 |       0 |    1 |    803 |      2 |      1 |            0 |
|         (U18)                                         |                                                          afpa_data_dispatcher |         85 |         84 |       0 |    1 |    585 |      0 |      0 |            0 |
|         U0B                                           |                                                                 sync_reset_79 |         14 |         14 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U0C                                           |                                                   double_sync__parameterized0 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                            |                                                           fwft_afifo_w96_d128 |         49 |         49 |       0 |    0 |    112 |      1 |      1 |            0 |
|           U0                                          |                       fwft_afifo_w96_d128fifo_generator_v11_0__parameterized0 |         49 |         49 |       0 |    0 |    112 |      1 |      1 |            0 |
|         U2                                            |                                                            fwft_sfifo_w72_d16 |         23 |         23 |       0 |    0 |    102 |      1 |      0 |            0 |
|           U0                                          |                        fwft_sfifo_w72_d16fifo_generator_v11_0__parameterized0 |         23 |         23 |       0 |    0 |    102 |      1 |      0 |            0 |
|       U2                                              |                                                 afpa_dval_gen__parameterized0 |        448 |        432 |       0 |   16 |    900 |      0 |      3 |            0 |
|         U1                                            |                                                            afpa_real_data_gen |        172 |        156 |       0 |   16 |    318 |      0 |      3 |            0 |
|           U1                                          |                                                      afpa_lsync_mode_dval_gen |        172 |        156 |       0 |   16 |    318 |      0 |      3 |            0 |
|         U2                                            |                                                                 afpa_flow_mux |          5 |          5 |       0 |    0 |    199 |      0 |      0 |            0 |
|           (U2)                                        |                                                                 afpa_flow_mux |          4 |          4 |       0 |    0 |    197 |      0 |      0 |            0 |
|           U0                                          |                                                                 sync_reset_74 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                            afpa_diag_data_gen__parameterized0 |        271 |        271 |       0 |    0 |    383 |      0 |      0 |            0 |
|           (U4)                                        |                                            afpa_diag_data_gen__parameterized0 |         50 |         50 |       0 |    0 |    148 |      0 |      0 |            0 |
|           U0                                          |                                                                 sync_reset_65 |         23 |         23 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1[0].diag_line_ii                          |                                          fpa_diag_line_gen__parameterized0_67 |         42 |         42 |       0 |    0 |     52 |      0 |      0 |            0 |
|           U1[1].diag_line_ii                          |                                          fpa_diag_line_gen__parameterized0_66 |         32 |         32 |       0 |    0 |     49 |      0 |      0 |            0 |
|           U1[2].diag_line_ii                          |                                             fpa_diag_line_gen__parameterized0 |         32 |         32 |       0 |    0 |     49 |      0 |      0 |            0 |
|           U1[3].diag_line_ii                          |                                          fpa_diag_line_gen__parameterized0_68 |         32 |         32 |       0 |    0 |     49 |      0 |      0 |            0 |
|           U4                                          |                                                  Clk_Divider__parameterized10 |         57 |         57 |       0 |    0 |     30 |      0 |      0 |            0 |
|           UCa                                         |                                                   Clk_Divider__parameterized8 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|       U3                                              |                                                            afpa_pixel_reorder |         84 |         84 |       0 |    0 |    242 |      0 |      2 |            0 |
|         (U3)                                          |                                                            afpa_pixel_reorder |         37 |         37 |       0 |    0 |    104 |      0 |      0 |            0 |
|         U1                                            |                                                                 sync_reset_64 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2[1].dfifo_ii                                |                                                            fwft_sfifo_w33_d16 |         23 |         23 |       0 |    0 |     68 |      0 |      1 |            0 |
|           U0                                          |                        fwft_sfifo_w33_d16fifo_generator_v11_0__parameterized0 |         23 |         23 |       0 |    0 |     68 |      0 |      1 |            0 |
|         U2[2].dfifo_ii                                |                                                     fwft_sfifo_w33_d16_HD3179 |         23 |         23 |       0 |    0 |     68 |      0 |      1 |            0 |
|           U0                                          |                 fwft_sfifo_w33_d16fifo_generator_v11_0__parameterized0_HD3180 |         23 |         23 |       0 |    0 |     68 |      0 |      1 |            0 |
|       U6                                              |                                                     afpa_chn_diversity_ctrler |         74 |         74 |       0 |    0 |    259 |      2 |      2 |            0 |
|         (U6)                                          |                                                     afpa_chn_diversity_ctrler |         34 |         34 |       0 |    0 |     69 |      0 |      0 |            0 |
|         U1                                            |                                                                 sync_reset_78 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2A                                           |                                                            fwft_sfifo_w76_d16 |         23 |         23 |       0 |    0 |     99 |      1 |      1 |            0 |
|           U0                                          |                        fwft_sfifo_w76_d16fifo_generator_v11_0__parameterized0 |         23 |         23 |       0 |    0 |     99 |      1 |      1 |            0 |
|         U2B                                           |                                                     fwft_sfifo_w76_d16_HD2225 |         14 |         14 |       0 |    0 |     89 |      1 |      1 |            0 |
|           U0                                          |                 fwft_sfifo_w76_d16fifo_generator_v11_0__parameterized0_HD2226 |         14 |         14 |       0 |    0 |     89 |      1 |      1 |            0 |
|       U7                                              |                                                             afpa_hsample_proc |        189 |        189 |       0 |    0 |    455 |      0 |      0 |            4 |
|         U22                                           |                                                           afpa_sample_counter |         21 |         21 |       0 |    0 |     71 |      0 |      0 |            0 |
|           (U22)                                       |                                                           afpa_sample_counter |         20 |         20 |       0 |    0 |     69 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_76 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U23                                           |                                                               afpa_sample_sum |         77 |         77 |       0 |    0 |     83 |      0 |      0 |            0 |
|           (U23)                                       |                                                               afpa_sample_sum |         73 |         73 |       0 |    0 |     81 |      0 |      0 |            0 |
|           sync_reset_map                              |                                                                 sync_reset_75 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U28                                           |                                                              afpa_sample_mean |         90 |         90 |       0 |    0 |    178 |      0 |      0 |            4 |
|           (U28)                                       |                                                              afpa_sample_mean |         88 |         88 |       0 |    0 |    176 |      0 |      0 |            4 |
|           sync_reset_map                              |                                                                 sync_reset_77 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                            |                                                          afpa_sample_selector |          1 |          1 |       0 |    0 |    123 |      0 |      0 |            0 |
+-------------------------------------------------------+-------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


