{
  "design": {
    "design_info": {
      "boundary_crc": "0xF973C9FD669ADF1C",
      "device": "xcu250-figd2104-2L-e",
      "name": "shell",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2023.1",
      "validated": "true"
    },
    "design_tree": {
      "xdma": "",
      "pcie_refclk_buf": "",
      "debug_bridge": "",
      "mgmt_clk_wiz": "",
      "hbicap": "",
      "qspi": "",
      "smartconnect_ctrl": "",
      "cms": "",
      "mgmt_ram": "",
      "mgmt_ram_bram": "",
      "ctrl_firewall": "",
      "dma_firewall": "",
      "dfx_decoupler": "",
      "inv_decouple_status": "",
      "shell_resetn": "",
      "smartconnect_dma": ""
    },
    "interface_ports": {
      "pcie_refclk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "pcie_refclk_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "pcie_refclk_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "bscan": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:bscan:1.0",
        "vlnv": "xilinx.com:interface:bscan_rtl:1.0",
        "port_maps": {
          "BSCANID_EN": {
            "physical_name": "bscan_bscanid_en",
            "direction": "O"
          },
          "CAPTURE": {
            "physical_name": "bscan_capture",
            "direction": "O"
          },
          "DRCK": {
            "physical_name": "bscan_drck",
            "direction": "O"
          },
          "RESET": {
            "physical_name": "bscan_reset",
            "direction": "O"
          },
          "RUNTEST": {
            "physical_name": "bscan_runtest",
            "direction": "O"
          },
          "SEL": {
            "physical_name": "bscan_sel",
            "direction": "O"
          },
          "SHIFT": {
            "physical_name": "bscan_shift",
            "direction": "O"
          },
          "TCK": {
            "physical_name": "bscan_tck",
            "direction": "O"
          },
          "TDI": {
            "physical_name": "bscan_tdi",
            "direction": "O"
          },
          "TDO": {
            "physical_name": "bscan_tdo",
            "direction": "I"
          },
          "TMS": {
            "physical_name": "bscan_tms",
            "direction": "O"
          },
          "UPDATE": {
            "physical_name": "bscan_update",
            "direction": "O"
          }
        }
      },
      "pcie_mgt": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0",
        "port_maps": {
          "rxn": {
            "physical_name": "pcie_mgt_rxn",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "rxp": {
            "physical_name": "pcie_mgt_rxp",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "txn": {
            "physical_name": "pcie_mgt_txn",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "txp": {
            "physical_name": "pcie_mgt_txp",
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "satellite_uart": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0",
        "port_maps": {
          "RxD": {
            "physical_name": "satellite_uart_rxd",
            "direction": "I"
          },
          "TxD": {
            "physical_name": "satellite_uart_txd",
            "direction": "O"
          }
        }
      },
      "shell_axil_ctrl": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "CLK_DOMAIN": {
            "value": "shell_xdma_0_axi_aclk",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "250000000",
            "value_src": "user_prop"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0",
            "value_src": "default"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "0",
            "value_src": "default"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "default"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "user_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "user_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "user_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "ip_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "user_prop"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "default_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "user_prop"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          }
        },
        "memory_map_ref": "shell_axil_ctrl",
        "port_maps": {
          "ARADDR": {
            "physical_name": "shell_axil_ctrl_araddr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "shell_axil_ctrl_arprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "shell_axil_ctrl_arready",
            "direction": "I"
          },
          "ARVALID": {
            "physical_name": "shell_axil_ctrl_arvalid",
            "direction": "O"
          },
          "AWADDR": {
            "physical_name": "shell_axil_ctrl_awaddr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "shell_axil_ctrl_awprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "shell_axil_ctrl_awready",
            "direction": "I"
          },
          "AWVALID": {
            "physical_name": "shell_axil_ctrl_awvalid",
            "direction": "O"
          },
          "BREADY": {
            "physical_name": "shell_axil_ctrl_bready",
            "direction": "O"
          },
          "BRESP": {
            "physical_name": "shell_axil_ctrl_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "shell_axil_ctrl_bvalid",
            "direction": "I"
          },
          "RDATA": {
            "physical_name": "shell_axil_ctrl_rdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "RREADY": {
            "physical_name": "shell_axil_ctrl_rready",
            "direction": "O"
          },
          "RRESP": {
            "physical_name": "shell_axil_ctrl_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "shell_axil_ctrl_rvalid",
            "direction": "I"
          },
          "WDATA": {
            "physical_name": "shell_axil_ctrl_wdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "shell_axil_ctrl_wready",
            "direction": "I"
          },
          "WSTRB": {
            "physical_name": "shell_axil_ctrl_wstrb",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "shell_axil_ctrl_wvalid",
            "direction": "O"
          }
        }
      },
      "shell_axi_dma": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "64"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "CLK_DOMAIN": {
            "value": "shell_xdma_0_axi_aclk",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "256"
          },
          "FREQ_HZ": {
            "value": "250000000",
            "value_src": "user_prop"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "default"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "user_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "32"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "user_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "user_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "ip_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "user_prop"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "default_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "user_prop"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          }
        },
        "memory_map_ref": "shell_axi_dma",
        "port_maps": {
          "ARADDR": {
            "physical_name": "shell_axi_dma_araddr",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "shell_axi_dma_arburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "shell_axi_dma_arcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "shell_axi_dma_arlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "shell_axi_dma_arlock",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "shell_axi_dma_arprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARQOS": {
            "physical_name": "shell_axi_dma_arqos",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "shell_axi_dma_arready",
            "direction": "I"
          },
          "ARREGION": {
            "physical_name": "shell_axi_dma_arregion",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARSIZE": {
            "physical_name": "shell_axi_dma_arsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "shell_axi_dma_arvalid",
            "direction": "O"
          },
          "AWADDR": {
            "physical_name": "shell_axi_dma_awaddr",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "shell_axi_dma_awburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "shell_axi_dma_awcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "shell_axi_dma_awlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "shell_axi_dma_awlock",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "shell_axi_dma_awprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWQOS": {
            "physical_name": "shell_axi_dma_awqos",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "shell_axi_dma_awready",
            "direction": "I"
          },
          "AWREGION": {
            "physical_name": "shell_axi_dma_awregion",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWSIZE": {
            "physical_name": "shell_axi_dma_awsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "shell_axi_dma_awvalid",
            "direction": "O"
          },
          "BREADY": {
            "physical_name": "shell_axi_dma_bready",
            "direction": "O"
          },
          "BRESP": {
            "physical_name": "shell_axi_dma_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "shell_axi_dma_bvalid",
            "direction": "I"
          },
          "RDATA": {
            "physical_name": "shell_axi_dma_rdata",
            "direction": "I",
            "left": "255",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "shell_axi_dma_rlast",
            "direction": "I"
          },
          "RREADY": {
            "physical_name": "shell_axi_dma_rready",
            "direction": "O"
          },
          "RRESP": {
            "physical_name": "shell_axi_dma_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "shell_axi_dma_rvalid",
            "direction": "I"
          },
          "WDATA": {
            "physical_name": "shell_axi_dma_wdata",
            "direction": "O",
            "left": "255",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "shell_axi_dma_wlast",
            "direction": "O"
          },
          "WREADY": {
            "physical_name": "shell_axi_dma_wready",
            "direction": "I"
          },
          "WSTRB": {
            "physical_name": "shell_axi_dma_wstrb",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "shell_axi_dma_wvalid",
            "direction": "O"
          }
        }
      }
    },
    "ports": {
      "pcie_rstn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "satellite_gpio": {
        "type": "intr",
        "direction": "I",
        "left": "3",
        "right": "0",
        "parameters": {
          "PortWidth": {
            "value": "4"
          },
          "SENSITIVITY": {
            "value": "EDGE_RISING"
          }
        }
      },
      "shell_rstn": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "shell_axi_clk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "shell_axil_ctrl:shell_axi_dma"
          },
          "ASSOCIATED_RESET": {
            "value": "shell_rstn"
          },
          "CLK_DOMAIN": {
            "value": "shell_xdma_0_axi_aclk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "250000000",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "xdma": {
        "vlnv": "xilinx.com:ip:xdma:4.1",
        "xci_name": "shell_xdma_0",
        "xci_path": "ip/shell_xdma_0/shell_xdma_0.xci",
        "inst_hier_path": "xdma",
        "parameters": {
          "axil_master_64bit_en": {
            "value": "false"
          },
          "axilite_master_en": {
            "value": "true"
          },
          "axilite_master_size": {
            "value": "128"
          },
          "cfg_ext_if": {
            "value": "true"
          },
          "cfg_mgmt_if": {
            "value": "false"
          },
          "pcie_blk_locn": {
            "value": "X0Y1"
          },
          "pf0_Use_Class_Code_Lookup_Assistant": {
            "value": "true"
          },
          "pf0_base_class_menu": {
            "value": "Processing_accelerators"
          },
          "pl_link_cap_max_link_speed": {
            "value": "8.0_GT/s"
          },
          "pl_link_cap_max_link_width": {
            "value": "X8"
          }
        },
        "interface_ports": {
          "M_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "M_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            },
            "parameters": {
              "master_id": {
                "value": "2"
              }
            }
          },
          "M_AXI_LITE": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "M_AXI_LITE",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "parameters": {
              "master_id": {
                "value": "1"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI": {
              "range": "16E",
              "width": "64"
            },
            "M_AXI_LITE": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "pcie_refclk_buf": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "shell_pcie_refclk_buf_0",
        "xci_path": "ip/shell_pcie_refclk_buf_0/shell_pcie_refclk_buf_0.xci",
        "inst_hier_path": "pcie_refclk_buf",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IBUFDSGTE"
          }
        }
      },
      "debug_bridge": {
        "vlnv": "xilinx.com:ip:debug_bridge:3.0",
        "xci_name": "shell_debug_bridge_0",
        "xci_path": "ip/shell_debug_bridge_0/shell_debug_bridge_0.xci",
        "inst_hier_path": "debug_bridge",
        "parameters": {
          "C_BSCAN_MUX": {
            "value": "2"
          },
          "C_DEBUG_MODE": {
            "value": "5"
          }
        },
        "interface_ports": {
          "pcie3_cfg_ext": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:pcie3_cfg_ext:1.0",
            "vlnv": "xilinx.com:interface:pcie3_cfg_ext_rtl:1.0"
          },
          "m0_bscan": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:bscan:1.0",
            "vlnv": "xilinx.com:interface:bscan_rtl:1.0"
          }
        }
      },
      "mgmt_clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "shell_mgmt_clk_wiz_0",
        "xci_path": "ip/shell_mgmt_clk_wiz_0/shell_mgmt_clk_wiz_0.xci",
        "inst_hier_path": "mgmt_clk_wiz",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "102.484"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "79.008"
          },
          "CLKOUT2_JITTER": {
            "value": "98.122"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "79.008"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "125.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLK_OUT1_PORT": {
            "value": "spi_clk"
          },
          "CLK_OUT2_PORT": {
            "value": "icap_clk"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "5.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "12.500"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "10"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "hbicap": {
        "vlnv": "xilinx.com:ip:axi_hbicap:1.0",
        "xci_name": "shell_hbicap_0",
        "xci_path": "ip/shell_hbicap_0/shell_hbicap_0.xci",
        "inst_hier_path": "hbicap",
        "parameters": {
          "C_WRITE_FIFO_DEPTH": {
            "value": "1024"
          }
        }
      },
      "qspi": {
        "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
        "xci_name": "shell_qspi_0",
        "xci_path": "ip/shell_qspi_0/shell_qspi_0.xci",
        "inst_hier_path": "qspi",
        "parameters": {
          "C_FIFO_DEPTH": {
            "value": "256"
          },
          "C_SPI_MEMORY": {
            "value": "2"
          },
          "C_SPI_MODE": {
            "value": "2"
          },
          "C_USE_STARTUP": {
            "value": "1"
          },
          "C_USE_STARTUP_INT": {
            "value": "1"
          }
        }
      },
      "smartconnect_ctrl": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "shell_smartconnect_ctrl_0",
        "xci_path": "ip/shell_smartconnect_ctrl_0/shell_smartconnect_ctrl_0.xci",
        "inst_hier_path": "smartconnect_ctrl",
        "parameters": {
          "NUM_MI": {
            "value": "8"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI",
              "M03_AXI",
              "M04_AXI",
              "M05_AXI",
              "M06_AXI",
              "M07_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "cms": {
        "vlnv": "xilinx.com:ip:cms_subsystem:4.0",
        "xci_name": "shell_cms_0",
        "xci_path": "ip/shell_cms_0/shell_cms_0.xci",
        "inst_hier_path": "cms",
        "interface_ports": {
          "s_axi_ctrl": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "18"
              },
              "ARUSER_WIDTH": {
                "value": "0"
              },
              "AWUSER_WIDTH": {
                "value": "0"
              },
              "BUSER_WIDTH": {
                "value": "0"
              },
              "DATA_WIDTH": {
                "value": "32"
              },
              "HAS_BRESP": {
                "value": "1"
              },
              "HAS_BURST": {
                "value": "0"
              },
              "HAS_CACHE": {
                "value": "0"
              },
              "HAS_LOCK": {
                "value": "0"
              },
              "HAS_PROT": {
                "value": "0"
              },
              "HAS_QOS": {
                "value": "0"
              },
              "HAS_REGION": {
                "value": "0"
              },
              "HAS_RRESP": {
                "value": "1"
              },
              "HAS_WSTRB": {
                "value": "1"
              },
              "INSERT_VIP": {
                "value": "1"
              },
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "PROTOCOL": {
                "value": "AXI4LITE"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "RUSER_WIDTH": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_WIDTH": {
                "value": "0"
              }
            },
            "memory_map_ref": "s_axi_ctrl"
          },
          "satellite_uart": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
            "vlnv": "xilinx.com:interface:uart_rtl:1.0"
          }
        },
        "addressing": {
          "memory_maps": {
            "s_axi_ctrl": {
              "address_blocks": {
                "Mem": {
                  "base_address": "0x00000",
                  "range": "256K",
                  "width": "18",
                  "usage": "memory",
                  "bank_blocks": {
                    "SEG_axi_bram_ctrl_firmware_Mem0;/axi_bram_ctrl_firmware/S_AXI/Mem0;xilinx.com:ip:axi_bram_ctrl:4.1;/axi_bram_ctrl_firmware;S_AXI;NONE;NONE": {
                      "base_address": "0x00000",
                      "range": "128K",
                      "width": "17",
                      "usage": "memory"
                    },
                    "SEG_axi_gpio_cmc_mb_rst_n_Reg;/axi_gpio_cmc_mb_rst_n/S_AXI/Reg;xilinx.com:ip:axi_gpio:2.0;/axi_gpio_cmc_mb_rst_n;S_AXI;NONE;NONE": {
                      "base_address": "0x20000",
                      "range": "4K",
                      "width": "12",
                      "usage": "register"
                    },
                    "SEG_axi_gpio_mutex_host_Reg;/axi_gpio_mutex_host/S_AXI/Reg;xilinx.com:ip:axi_gpio:2.0;/axi_gpio_mutex_host;S_AXI;NONE;NONE": {
                      "base_address": "0x21000",
                      "range": "4K",
                      "width": "12",
                      "usage": "register"
                    },
                    "SEG_axi_intc_host_Reg;/axi_intc_host/S_AXI/Reg;xilinx.com:ip:axi_intc:4.1;/axi_intc_host;s_axi;NONE;NONE": {
                      "base_address": "0x22000",
                      "range": "4K",
                      "width": "12",
                      "usage": "register"
                    },
                    "SEG_axi_bram_ctrl_regmap_host_Mem0;/axi_bram_ctrl_regmap_host/S_AXI/Mem0;xilinx.com:ip:axi_bram_ctrl:4.1;/axi_bram_ctrl_regmap_host;S_AXI;NONE;NONE": {
                      "base_address": "0x28000",
                      "range": "8K",
                      "width": "13",
                      "usage": "memory"
                    },
                    "SEG_build_info_host_reg0;/build_info_host/S_AXI/reg0;xilinx.com:ip:shell_utils_build_info:1.0;/build_info_host;S_AXI;NONE;NONE": {
                      "base_address": "0x2A000",
                      "range": "4K",
                      "width": "12",
                      "usage": "register"
                    }
                  }
                }
              }
            }
          }
        }
      },
      "mgmt_ram": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "shell_mgmt_ram_0",
        "xci_path": "ip/shell_mgmt_ram_0/shell_mgmt_ram_0.xci",
        "inst_hier_path": "mgmt_ram",
        "parameters": {
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "mgmt_ram_bram": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "shell_mgmt_ram_bram_0",
        "xci_path": "ip/shell_mgmt_ram_bram_0/shell_mgmt_ram_bram_0.xci",
        "inst_hier_path": "mgmt_ram_bram"
      },
      "ctrl_firewall": {
        "vlnv": "xilinx.com:ip:axi_firewall:1.2",
        "xci_name": "shell_ctrl_firewall_0",
        "xci_path": "ip/shell_ctrl_firewall_0/shell_ctrl_firewall_0.xci",
        "inst_hier_path": "ctrl_firewall",
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "dma_firewall": {
        "vlnv": "xilinx.com:ip:axi_firewall:1.2",
        "xci_name": "shell_dma_firewall_0",
        "xci_path": "ip/shell_dma_firewall_0/shell_dma_firewall_0.xci",
        "inst_hier_path": "dma_firewall",
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "dfx_decoupler": {
        "vlnv": "xilinx.com:ip:dfx_decoupler:1.0",
        "xci_name": "shell_dfx_decoupler_0",
        "xci_path": "ip/shell_dfx_decoupler_0/shell_dfx_decoupler_0.xci",
        "inst_hier_path": "dfx_decoupler",
        "parameters": {
          "ALL_PARAMS": {
            "value": "HAS_SIGNAL_CONTROL 0 HAS_AXI_LITE 1"
          }
        },
        "interface_ports": {
          "s_axi_reg": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "s_axi_reg"
          }
        },
        "addressing": {
          "memory_maps": {
            "s_axi_reg": {
              "address_blocks": {
                "Reg": {
                  "base_address": "0",
                  "range": "64K",
                  "width": "16",
                  "usage": "register"
                }
              }
            }
          }
        }
      },
      "inv_decouple_status": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "shell_inv_decouple_status_0",
        "xci_path": "ip/shell_inv_decouple_status_0/shell_inv_decouple_status_0.xci",
        "inst_hier_path": "inv_decouple_status",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "shell_resetn": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "shell_shell_resetn_0",
        "xci_path": "ip/shell_shell_resetn_0/shell_shell_resetn_0.xci",
        "inst_hier_path": "shell_resetn"
      },
      "smartconnect_dma": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "shell_smartconnect_0_0",
        "xci_path": "ip/shell_smartconnect_0_0/shell_smartconnect_0_0.xci",
        "inst_hier_path": "smartconnect_dma",
        "parameters": {
          "NUM_MI": {
            "value": "2"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "32"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "32"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "32"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      }
    },
    "interface_nets": {
      "bscan": {
        "interface_ports": [
          "bscan",
          "debug_bridge/m0_bscan"
        ]
      },
      "cms_satellite_uart": {
        "interface_ports": [
          "satellite_uart",
          "cms/satellite_uart"
        ]
      },
      "ctrl_firewall_M_AXI": {
        "interface_ports": [
          "shell_axil_ctrl",
          "ctrl_firewall/M_AXI"
        ]
      },
      "dma_firewall_M_AXI": {
        "interface_ports": [
          "shell_axi_dma",
          "dma_firewall/M_AXI"
        ]
      },
      "mgmt_ram_BRAM_PORTA": {
        "interface_ports": [
          "mgmt_ram_bram/BRAM_PORTA",
          "mgmt_ram/BRAM_PORTA"
        ]
      },
      "pcie_refclk": {
        "interface_ports": [
          "pcie_refclk",
          "pcie_refclk_buf/CLK_IN_D"
        ]
      },
      "smartconnect_ctrl_M00_AXI": {
        "interface_ports": [
          "cms/s_axi_ctrl",
          "smartconnect_ctrl/M00_AXI"
        ]
      },
      "smartconnect_ctrl_M01_AXI": {
        "interface_ports": [
          "smartconnect_ctrl/M01_AXI",
          "qspi/AXI_LITE"
        ]
      },
      "smartconnect_ctrl_M02_AXI": {
        "interface_ports": [
          "smartconnect_ctrl/M02_AXI",
          "hbicap/S_AXI_CTRL"
        ]
      },
      "smartconnect_ctrl_M03_AXI": {
        "interface_ports": [
          "mgmt_ram/S_AXI",
          "smartconnect_ctrl/M03_AXI"
        ]
      },
      "smartconnect_ctrl_M04_AXI": {
        "interface_ports": [
          "ctrl_firewall/S_AXI_CTL",
          "smartconnect_ctrl/M04_AXI"
        ]
      },
      "smartconnect_ctrl_M05_AXI": {
        "interface_ports": [
          "dma_firewall/S_AXI_CTL",
          "smartconnect_ctrl/M05_AXI"
        ]
      },
      "smartconnect_ctrl_M06_AXI": {
        "interface_ports": [
          "dfx_decoupler/s_axi_reg",
          "smartconnect_ctrl/M06_AXI"
        ]
      },
      "smartconnect_ctrl_M07_AXI": {
        "interface_ports": [
          "smartconnect_ctrl/M07_AXI",
          "ctrl_firewall/S_AXI"
        ]
      },
      "smartconnect_dma_M00_AXI": {
        "interface_ports": [
          "smartconnect_dma/M00_AXI",
          "hbicap/S_AXI"
        ]
      },
      "smartconnect_dma_M01_AXI": {
        "interface_ports": [
          "smartconnect_dma/M01_AXI",
          "dma_firewall/S_AXI"
        ]
      },
      "xdma_M_AXI": {
        "interface_ports": [
          "xdma/M_AXI",
          "smartconnect_dma/S00_AXI"
        ]
      },
      "xdma_M_AXI_LITE": {
        "interface_ports": [
          "smartconnect_ctrl/S00_AXI",
          "xdma/M_AXI_LITE"
        ]
      },
      "xdma_pcie_cfg_ext": {
        "interface_ports": [
          "debug_bridge/pcie3_cfg_ext",
          "xdma/pcie_cfg_ext"
        ]
      },
      "xdma_pcie_mgt": {
        "interface_ports": [
          "pcie_mgt",
          "xdma/pcie_mgt"
        ]
      }
    },
    "nets": {
      "dfx_decoupler_decouple_status": {
        "ports": [
          "dfx_decoupler/decouple_status",
          "inv_decouple_status/Op1"
        ]
      },
      "icap_clk": {
        "ports": [
          "mgmt_clk_wiz/icap_clk",
          "hbicap/icap_clk"
        ]
      },
      "inv_decouple_status_Res": {
        "ports": [
          "inv_decouple_status/Res",
          "shell_resetn/ext_reset_in"
        ]
      },
      "mgmt_clk_wiz_spi_clk": {
        "ports": [
          "mgmt_clk_wiz/spi_clk",
          "qspi/ext_spi_clk"
        ]
      },
      "pcie_refclk_buf_IBUF_DS_ODIV2": {
        "ports": [
          "pcie_refclk_buf/IBUF_DS_ODIV2",
          "xdma/sys_clk"
        ]
      },
      "pcie_refclk_buf_IBUF_OUT": {
        "ports": [
          "pcie_refclk_buf/IBUF_OUT",
          "xdma/sys_clk_gt"
        ]
      },
      "pcie_rstn": {
        "ports": [
          "pcie_rstn",
          "xdma/sys_rst_n"
        ]
      },
      "qspi_eos": {
        "ports": [
          "qspi/eos",
          "hbicap/eos_in"
        ]
      },
      "satellite_gpio": {
        "ports": [
          "satellite_gpio",
          "cms/satellite_gpio"
        ]
      },
      "shell_resetn_peripheral_aresetn": {
        "ports": [
          "shell_resetn/peripheral_aresetn",
          "shell_rstn"
        ]
      },
      "xdma_axi_aclk": {
        "ports": [
          "xdma/axi_aclk",
          "debug_bridge/clk",
          "mgmt_clk_wiz/clk_in1",
          "hbicap/s_axi_aclk",
          "hbicap/s_axi_mm_aclk",
          "qspi/s_axi_aclk",
          "smartconnect_ctrl/aclk",
          "cms/aclk_ctrl",
          "mgmt_ram/s_axi_aclk",
          "ctrl_firewall/aclk",
          "dma_firewall/aclk",
          "dfx_decoupler/aclk",
          "shell_resetn/slowest_sync_clk",
          "shell_axi_clk",
          "smartconnect_dma/aclk"
        ]
      },
      "xdma_axi_aresetn": {
        "ports": [
          "xdma/axi_aresetn",
          "mgmt_clk_wiz/resetn",
          "hbicap/s_axi_aresetn",
          "hbicap/s_axi_mm_aresetn",
          "qspi/s_axi_aresetn",
          "smartconnect_ctrl/aresetn",
          "cms/aresetn_ctrl",
          "mgmt_ram/s_axi_aresetn",
          "ctrl_firewall/aresetn",
          "dma_firewall/aresetn",
          "dfx_decoupler/s_axi_reg_aresetn",
          "smartconnect_dma/aresetn"
        ]
      }
    },
    "addressing": {
      "/": {
        "memory_maps": {
          "shell_axi_dma": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          },
          "shell_axil_ctrl": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          }
        }
      },
      "/xdma": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_hbicap_Mem0": {
                "address_block": "/hbicap/S_AXI/Mem0",
                "offset": "0x1000000000000000",
                "range": "1G",
                "offset_base_param": "C_S_AXI_BASEADDR",
                "offset_high_param": "C_S_AXI_HIGHADDR"
              },
              "SEG_shell_axi_dma_Reg": {
                "address_block": "/shell_axi_dma/Reg",
                "offset": "0x0000000000000000",
                "range": "256T"
              }
            }
          },
          "M_AXI_LITE": {
            "segments": {
              "SEG_cms_Mem": {
                "address_block": "/cms/s_axi_ctrl/Mem",
                "offset": "0x04000000",
                "range": "256K"
              },
              "SEG_ctrl_firewall_Control": {
                "address_block": "/ctrl_firewall/S_AXI_CTL/Control",
                "offset": "0x04070000",
                "range": "64K"
              },
              "SEG_dfx_decoupler_Reg": {
                "address_block": "/dfx_decoupler/s_axi_reg/Reg",
                "offset": "0x04090000",
                "range": "64K"
              },
              "SEG_dma_firewall_Control": {
                "address_block": "/dma_firewall/S_AXI_CTL/Control",
                "offset": "0x04080000",
                "range": "64K"
              },
              "SEG_hbicap_Reg0": {
                "address_block": "/hbicap/S_AXI_CTRL/Reg0",
                "offset": "0x04050000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CTRL_BASEADDR",
                "offset_high_param": "C_S_AXI_CTRL_HIGHADDR"
              },
              "SEG_mgmt_ram_Mem0": {
                "address_block": "/mgmt_ram/S_AXI/Mem0",
                "offset": "0x04060000",
                "range": "8K"
              },
              "SEG_qspi_Reg": {
                "address_block": "/qspi/AXI_LITE/Reg",
                "offset": "0x04040000",
                "range": "64K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_shell_axil_ctrl_Reg": {
                "address_block": "/shell_axil_ctrl/Reg",
                "offset": "0x00000000",
                "range": "64M"
              }
            }
          }
        }
      }
    }
  }
}