
i2c_test_c8t6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006600  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f0  0800670c  0800670c  0001670c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006afc  08006afc  000200a0  2**0
                  CONTENTS
  4 .ARM          00000000  08006afc  08006afc  000200a0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006afc  08006afc  000200a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006afc  08006afc  00016afc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006b00  08006b00  00016b00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a0  20000000  08006b04  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002dc  200000a0  08006ba4  000200a0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000037c  08006ba4  0002037c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012539  00000000  00000000  000200c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003122  00000000  00000000  00032602  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011e8  00000000  00000000  00035728  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001050  00000000  00000000  00036910  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019c85  00000000  00000000  00037960  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001472a  00000000  00000000  000515e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00090052  00000000  00000000  00065d0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000f5d61  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004c44  00000000  00000000  000f5db4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000a0 	.word	0x200000a0
 8000128:	00000000 	.word	0x00000000
 800012c:	080066f4 	.word	0x080066f4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000a4 	.word	0x200000a4
 8000148:	080066f4 	.word	0x080066f4

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	b088      	sub	sp, #32
 8000160:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000162:	f107 0310 	add.w	r3, r7, #16
 8000166:	2200      	movs	r2, #0
 8000168:	601a      	str	r2, [r3, #0]
 800016a:	605a      	str	r2, [r3, #4]
 800016c:	609a      	str	r2, [r3, #8]
 800016e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000170:	4b5d      	ldr	r3, [pc, #372]	; (80002e8 <MX_GPIO_Init+0x18c>)
 8000172:	699b      	ldr	r3, [r3, #24]
 8000174:	4a5c      	ldr	r2, [pc, #368]	; (80002e8 <MX_GPIO_Init+0x18c>)
 8000176:	f043 0310 	orr.w	r3, r3, #16
 800017a:	6193      	str	r3, [r2, #24]
 800017c:	4b5a      	ldr	r3, [pc, #360]	; (80002e8 <MX_GPIO_Init+0x18c>)
 800017e:	699b      	ldr	r3, [r3, #24]
 8000180:	f003 0310 	and.w	r3, r3, #16
 8000184:	60fb      	str	r3, [r7, #12]
 8000186:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000188:	4b57      	ldr	r3, [pc, #348]	; (80002e8 <MX_GPIO_Init+0x18c>)
 800018a:	699b      	ldr	r3, [r3, #24]
 800018c:	4a56      	ldr	r2, [pc, #344]	; (80002e8 <MX_GPIO_Init+0x18c>)
 800018e:	f043 0320 	orr.w	r3, r3, #32
 8000192:	6193      	str	r3, [r2, #24]
 8000194:	4b54      	ldr	r3, [pc, #336]	; (80002e8 <MX_GPIO_Init+0x18c>)
 8000196:	699b      	ldr	r3, [r3, #24]
 8000198:	f003 0320 	and.w	r3, r3, #32
 800019c:	60bb      	str	r3, [r7, #8]
 800019e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80001a0:	4b51      	ldr	r3, [pc, #324]	; (80002e8 <MX_GPIO_Init+0x18c>)
 80001a2:	699b      	ldr	r3, [r3, #24]
 80001a4:	4a50      	ldr	r2, [pc, #320]	; (80002e8 <MX_GPIO_Init+0x18c>)
 80001a6:	f043 0304 	orr.w	r3, r3, #4
 80001aa:	6193      	str	r3, [r2, #24]
 80001ac:	4b4e      	ldr	r3, [pc, #312]	; (80002e8 <MX_GPIO_Init+0x18c>)
 80001ae:	699b      	ldr	r3, [r3, #24]
 80001b0:	f003 0304 	and.w	r3, r3, #4
 80001b4:	607b      	str	r3, [r7, #4]
 80001b6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80001b8:	4b4b      	ldr	r3, [pc, #300]	; (80002e8 <MX_GPIO_Init+0x18c>)
 80001ba:	699b      	ldr	r3, [r3, #24]
 80001bc:	4a4a      	ldr	r2, [pc, #296]	; (80002e8 <MX_GPIO_Init+0x18c>)
 80001be:	f043 0308 	orr.w	r3, r3, #8
 80001c2:	6193      	str	r3, [r2, #24]
 80001c4:	4b48      	ldr	r3, [pc, #288]	; (80002e8 <MX_GPIO_Init+0x18c>)
 80001c6:	699b      	ldr	r3, [r3, #24]
 80001c8:	f003 0308 	and.w	r3, r3, #8
 80001cc:	603b      	str	r3, [r7, #0]
 80001ce:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_PIN_GPIO_Port, LED_PIN_Pin, GPIO_PIN_RESET);
 80001d0:	2200      	movs	r2, #0
 80001d2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001d6:	4845      	ldr	r0, [pc, #276]	; (80002ec <MX_GPIO_Init+0x190>)
 80001d8:	f003 f89d 	bl	8003316 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OUT_PIN1_Pin|OUT_PIN2_Pin|OUT_PIN6_Pin|MAX7219_CS_Pin
 80001dc:	2200      	movs	r2, #0
 80001de:	f245 3103 	movw	r1, #21251	; 0x5303
 80001e2:	4843      	ldr	r0, [pc, #268]	; (80002f0 <MX_GPIO_Init+0x194>)
 80001e4:	f003 f897 	bl	8003316 <HAL_GPIO_WritePin>
                          |OUT_PIN4_Pin|OUT_PIN5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OUT_PIN3_GPIO_Port, OUT_PIN3_Pin, GPIO_PIN_RESET);
 80001e8:	2200      	movs	r2, #0
 80001ea:	f44f 7180 	mov.w	r1, #256	; 0x100
 80001ee:	4841      	ldr	r0, [pc, #260]	; (80002f4 <MX_GPIO_Init+0x198>)
 80001f0:	f003 f891 	bl	8003316 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_PIN_Pin;
 80001f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80001f8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001fa:	2301      	movs	r3, #1
 80001fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001fe:	2300      	movs	r3, #0
 8000200:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000202:	2301      	movs	r3, #1
 8000204:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_PIN_GPIO_Port, &GPIO_InitStruct);
 8000206:	f107 0310 	add.w	r3, r7, #16
 800020a:	4619      	mov	r1, r3
 800020c:	4837      	ldr	r0, [pc, #220]	; (80002ec <MX_GPIO_Init+0x190>)
 800020e:	f002 fee7 	bl	8002fe0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin PAPin */
  GPIO_InitStruct.Pin = USER_SW2_Pin|FRONT_SW1_PIN_Pin|FRONT_SW2_PIN_Pin|FRONT_SW3_PIN_Pin
 8000212:	23fc      	movs	r3, #252	; 0xfc
 8000214:	613b      	str	r3, [r7, #16]
                          |FRONT_SW4_PIN_Pin|FRONT_SW5_PIN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000216:	4b38      	ldr	r3, [pc, #224]	; (80002f8 <MX_GPIO_Init+0x19c>)
 8000218:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800021a:	2302      	movs	r3, #2
 800021c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800021e:	f107 0310 	add.w	r3, r7, #16
 8000222:	4619      	mov	r1, r3
 8000224:	4833      	ldr	r0, [pc, #204]	; (80002f4 <MX_GPIO_Init+0x198>)
 8000226:	f002 fedb 	bl	8002fe0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = OUT_PIN1_Pin|OUT_PIN2_Pin|OUT_PIN6_Pin|OUT_PIN4_Pin
 800022a:	f241 3303 	movw	r3, #4867	; 0x1303
 800022e:	613b      	str	r3, [r7, #16]
                          |OUT_PIN5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000230:	2301      	movs	r3, #1
 8000232:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000234:	2302      	movs	r3, #2
 8000236:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000238:	2302      	movs	r3, #2
 800023a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800023c:	f107 0310 	add.w	r3, r7, #16
 8000240:	4619      	mov	r1, r3
 8000242:	482b      	ldr	r0, [pc, #172]	; (80002f0 <MX_GPIO_Init+0x194>)
 8000244:	f002 fecc 	bl	8002fe0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MAX7219_CS_Pin;
 8000248:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800024c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800024e:	2301      	movs	r3, #1
 8000250:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000252:	2302      	movs	r3, #2
 8000254:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000256:	2303      	movs	r3, #3
 8000258:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(MAX7219_CS_GPIO_Port, &GPIO_InitStruct);
 800025a:	f107 0310 	add.w	r3, r7, #16
 800025e:	4619      	mov	r1, r3
 8000260:	4823      	ldr	r0, [pc, #140]	; (80002f0 <MX_GPIO_Init+0x194>)
 8000262:	f002 febd 	bl	8002fe0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OUT_PIN3_Pin;
 8000266:	f44f 7380 	mov.w	r3, #256	; 0x100
 800026a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800026c:	2301      	movs	r3, #1
 800026e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000270:	2302      	movs	r3, #2
 8000272:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000274:	2302      	movs	r3, #2
 8000276:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(OUT_PIN3_GPIO_Port, &GPIO_InitStruct);
 8000278:	f107 0310 	add.w	r3, r7, #16
 800027c:	4619      	mov	r1, r3
 800027e:	481d      	ldr	r0, [pc, #116]	; (80002f4 <MX_GPIO_Init+0x198>)
 8000280:	f002 feae 	bl	8002fe0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_SW3_Pin;
 8000284:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000288:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800028a:	2300      	movs	r3, #0
 800028c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800028e:	2302      	movs	r3, #2
 8000290:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(USER_SW3_GPIO_Port, &GPIO_InitStruct);
 8000292:	f107 0310 	add.w	r3, r7, #16
 8000296:	4619      	mov	r1, r3
 8000298:	4816      	ldr	r0, [pc, #88]	; (80002f4 <MX_GPIO_Init+0x198>)
 800029a:	f002 fea1 	bl	8002fe0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 800029e:	2200      	movs	r2, #0
 80002a0:	2105      	movs	r1, #5
 80002a2:	2008      	movs	r0, #8
 80002a4:	f002 fe49 	bl	8002f3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80002a8:	2008      	movs	r0, #8
 80002aa:	f002 fe62 	bl	8002f72 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 80002ae:	2200      	movs	r2, #0
 80002b0:	2105      	movs	r1, #5
 80002b2:	2009      	movs	r0, #9
 80002b4:	f002 fe41 	bl	8002f3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80002b8:	2009      	movs	r0, #9
 80002ba:	f002 fe5a 	bl	8002f72 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 80002be:	2200      	movs	r2, #0
 80002c0:	2105      	movs	r1, #5
 80002c2:	200a      	movs	r0, #10
 80002c4:	f002 fe39 	bl	8002f3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80002c8:	200a      	movs	r0, #10
 80002ca:	f002 fe52 	bl	8002f72 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 80002ce:	2200      	movs	r2, #0
 80002d0:	2105      	movs	r1, #5
 80002d2:	2017      	movs	r0, #23
 80002d4:	f002 fe31 	bl	8002f3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80002d8:	2017      	movs	r0, #23
 80002da:	f002 fe4a 	bl	8002f72 <HAL_NVIC_EnableIRQ>

}
 80002de:	bf00      	nop
 80002e0:	3720      	adds	r7, #32
 80002e2:	46bd      	mov	sp, r7
 80002e4:	bd80      	pop	{r7, pc}
 80002e6:	bf00      	nop
 80002e8:	40021000 	.word	0x40021000
 80002ec:	40011000 	.word	0x40011000
 80002f0:	40010c00 	.word	0x40010c00
 80002f4:	40010800 	.word	0x40010800
 80002f8:	10110000 	.word	0x10110000

080002fc <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 80002fc:	b580      	push	{r7, lr}
 80002fe:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8000300:	4b09      	ldr	r3, [pc, #36]	; (8000328 <MX_IWDG_Init+0x2c>)
 8000302:	4a0a      	ldr	r2, [pc, #40]	; (800032c <MX_IWDG_Init+0x30>)
 8000304:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_16;
 8000306:	4b08      	ldr	r3, [pc, #32]	; (8000328 <MX_IWDG_Init+0x2c>)
 8000308:	2202      	movs	r2, #2
 800030a:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 3999;
 800030c:	4b06      	ldr	r3, [pc, #24]	; (8000328 <MX_IWDG_Init+0x2c>)
 800030e:	f640 729f 	movw	r2, #3999	; 0xf9f
 8000312:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8000314:	4804      	ldr	r0, [pc, #16]	; (8000328 <MX_IWDG_Init+0x2c>)
 8000316:	f003 f82f 	bl	8003378 <HAL_IWDG_Init>
 800031a:	4603      	mov	r3, r0
 800031c:	2b00      	cmp	r3, #0
 800031e:	d001      	beq.n	8000324 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8000320:	f001 fdc4 	bl	8001eac <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8000324:	bf00      	nop
 8000326:	bd80      	pop	{r7, pc}
 8000328:	20000110 	.word	0x20000110
 800032c:	40003000 	.word	0x40003000

08000330 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000330:	b580      	push	{r7, lr}
 8000332:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000334:	f002 fc4a 	bl	8002bcc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000338:	f000 f892 	bl	8000460 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800033c:	f7ff ff0e 	bl	800015c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000340:	f002 fb42 	bl	80029c8 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8000344:	f002 f92c 	bl	80025a0 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000348:	f002 f97c 	bl	8002644 <MX_TIM2_Init>
  MX_TIM3_Init();
 800034c:	f002 f9c6 	bl	80026dc <MX_TIM3_Init>
  MX_TIM4_Init();
 8000350:	f002 fa40 	bl	80027d4 <MX_TIM4_Init>
  MX_SPI2_Init();
 8000354:	f001 ffa8 	bl	80022a8 <MX_SPI2_Init>
  MX_RTC_Init();
 8000358:	f001 ff38 	bl	80021cc <MX_RTC_Init>
  MX_USART3_UART_Init();
 800035c:	f002 fb5e 	bl	8002a1c <MX_USART3_UART_Init>
  MX_IWDG_Init();
 8000360:	f7ff ffcc 	bl	80002fc <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */
	HAL_Delay(100);
 8000364:	2064      	movs	r0, #100	; 0x64
 8000366:	f002 fc93 	bl	8002c90 <HAL_Delay>
	read_settings_from_eeprom();
 800036a:	f000 f8d7 	bl	800051c <read_settings_from_eeprom>
	HAL_Delay(100);
 800036e:	2064      	movs	r0, #100	; 0x64
 8000370:	f002 fc8e 	bl	8002c90 <HAL_Delay>
	HAL_TIM_Base_Stop_IT(&htim2);
 8000374:	482d      	ldr	r0, [pc, #180]	; (800042c <main+0xfc>)
 8000376:	f004 fcb3 	bl	8004ce0 <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Stop_IT(&htim4);
 800037a:	482d      	ldr	r0, [pc, #180]	; (8000430 <main+0x100>)
 800037c:	f004 fcb0 	bl	8004ce0 <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Stop_IT(&htim1);
 8000380:	482c      	ldr	r0, [pc, #176]	; (8000434 <main+0x104>)
 8000382:	f004 fcad 	bl	8004ce0 <HAL_TIM_Base_Stop_IT>
	max7219_DisableDisplayTest();
 8000386:	f001 fdc2 	bl	8001f0e <max7219_DisableDisplayTest>
	HAL_Delay(200);
 800038a:	20c8      	movs	r0, #200	; 0xc8
 800038c:	f002 fc80 	bl	8002c90 <HAL_Delay>
	max7219_Init ( 5 );
 8000390:	2005      	movs	r0, #5
 8000392:	f001 fd91 	bl	8001eb8 <max7219_Init>
	max7219_Decode_On ();
 8000396:	f001 fe25 	bl	8001fe4 <max7219_Decode_On>
	HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 800039a:	2100      	movs	r1, #0
 800039c:	4826      	ldr	r0, [pc, #152]	; (8000438 <main+0x108>)
 800039e:	f004 fd25 	bl	8004dec <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
 80003a2:	2104      	movs	r1, #4
 80003a4:	4824      	ldr	r0, [pc, #144]	; (8000438 <main+0x108>)
 80003a6:	f004 fd21 	bl	8004dec <HAL_TIM_IC_Start_IT>
	HAL_TIM_Base_Start_IT(&htim2);
 80003aa:	4820      	ldr	r0, [pc, #128]	; (800042c <main+0xfc>)
 80003ac:	f004 fc46 	bl	8004c3c <HAL_TIM_Base_Start_IT>
	__HAL_TIM_CLEAR_IT(&htim1, TIM_IT_UPDATE);
 80003b0:	4b20      	ldr	r3, [pc, #128]	; (8000434 <main+0x104>)
 80003b2:	681b      	ldr	r3, [r3, #0]
 80003b4:	f06f 0201 	mvn.w	r2, #1
 80003b8:	611a      	str	r2, [r3, #16]
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 80003ba:	4b1e      	ldr	r3, [pc, #120]	; (8000434 <main+0x104>)
 80003bc:	681b      	ldr	r3, [r3, #0]
 80003be:	2200      	movs	r2, #0
 80003c0:	625a      	str	r2, [r3, #36]	; 0x24
	DEV_ID =  HAL_GetDEVID();
 80003c2:	f002 fc95 	bl	8002cf0 <HAL_GetDEVID>
 80003c6:	4603      	mov	r3, r0
 80003c8:	4a1c      	ldr	r2, [pc, #112]	; (800043c <main+0x10c>)
 80003ca:	6013      	str	r3, [r2, #0]
	REV_ID = HAL_GetREVID();
 80003cc:	f002 fc84 	bl	8002cd8 <HAL_GetREVID>
 80003d0:	4603      	mov	r3, r0
 80003d2:	4a1b      	ldr	r2, [pc, #108]	; (8000440 <main+0x110>)
 80003d4:	6013      	str	r3, [r2, #0]

	sprintf(dev_id_buffer, "$DVID%d-%d&\r\n",(int)DEV_ID,(int)REV_ID);
 80003d6:	4b19      	ldr	r3, [pc, #100]	; (800043c <main+0x10c>)
 80003d8:	681b      	ldr	r3, [r3, #0]
 80003da:	461a      	mov	r2, r3
 80003dc:	4b18      	ldr	r3, [pc, #96]	; (8000440 <main+0x110>)
 80003de:	681b      	ldr	r3, [r3, #0]
 80003e0:	4918      	ldr	r1, [pc, #96]	; (8000444 <main+0x114>)
 80003e2:	4819      	ldr	r0, [pc, #100]	; (8000448 <main+0x118>)
 80003e4:	f005 fd4c 	bl	8005e80 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t *)dev_id_buffer, strlen(dev_id_buffer), HAL_MAX_DELAY);
 80003e8:	4817      	ldr	r0, [pc, #92]	; (8000448 <main+0x118>)
 80003ea:	f7ff feaf 	bl	800014c <strlen>
 80003ee:	4603      	mov	r3, r0
 80003f0:	b29a      	uxth	r2, r3
 80003f2:	f04f 33ff 	mov.w	r3, #4294967295
 80003f6:	4914      	ldr	r1, [pc, #80]	; (8000448 <main+0x118>)
 80003f8:	4814      	ldr	r0, [pc, #80]	; (800044c <main+0x11c>)
 80003fa:	f005 fba4 	bl	8005b46 <HAL_UART_Transmit>
	while (1)
	{
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		HAL_IWDG_Refresh(&hiwdg);
 80003fe:	4814      	ldr	r0, [pc, #80]	; (8000450 <main+0x120>)
 8000400:	f002 fff3 	bl	80033ea <HAL_IWDG_Refresh>
		HAL_Delay(1000);
 8000404:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000408:	f002 fc42 	bl	8002c90 <HAL_Delay>
		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15)){
 800040c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000410:	4810      	ldr	r0, [pc, #64]	; (8000454 <main+0x124>)
 8000412:	f002 ff69 	bl	80032e8 <HAL_GPIO_ReadPin>
 8000416:	4603      	mov	r3, r0
 8000418:	2b00      	cmp	r3, #0
 800041a:	d0f0      	beq.n	80003fe <main+0xce>
			credit = 0;
 800041c:	4b0e      	ldr	r3, [pc, #56]	; (8000458 <main+0x128>)
 800041e:	2200      	movs	r2, #0
 8000420:	601a      	str	r2, [r3, #0]
			system_function_start = false;
 8000422:	4b0e      	ldr	r3, [pc, #56]	; (800045c <main+0x12c>)
 8000424:	2200      	movs	r2, #0
 8000426:	701a      	strb	r2, [r3, #0]
		HAL_IWDG_Refresh(&hiwdg);
 8000428:	e7e9      	b.n	80003fe <main+0xce>
 800042a:	bf00      	nop
 800042c:	200002a0 	.word	0x200002a0
 8000430:	200001c8 	.word	0x200001c8
 8000434:	20000258 	.word	0x20000258
 8000438:	20000210 	.word	0x20000210
 800043c:	200000bc 	.word	0x200000bc
 8000440:	200000c0 	.word	0x200000c0
 8000444:	0800670c 	.word	0x0800670c
 8000448:	2000011c 	.word	0x2000011c
 800044c:	20000328 	.word	0x20000328
 8000450:	20000110 	.word	0x20000110
 8000454:	40010800 	.word	0x40010800
 8000458:	200000e4 	.word	0x200000e4
 800045c:	200000f0 	.word	0x200000f0

08000460 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000460:	b580      	push	{r7, lr}
 8000462:	b094      	sub	sp, #80	; 0x50
 8000464:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000466:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800046a:	2228      	movs	r2, #40	; 0x28
 800046c:	2100      	movs	r1, #0
 800046e:	4618      	mov	r0, r3
 8000470:	f005 fcfe 	bl	8005e70 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000474:	f107 0314 	add.w	r3, r7, #20
 8000478:	2200      	movs	r2, #0
 800047a:	601a      	str	r2, [r3, #0]
 800047c:	605a      	str	r2, [r3, #4]
 800047e:	609a      	str	r2, [r3, #8]
 8000480:	60da      	str	r2, [r3, #12]
 8000482:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000484:	1d3b      	adds	r3, r7, #4
 8000486:	2200      	movs	r2, #0
 8000488:	601a      	str	r2, [r3, #0]
 800048a:	605a      	str	r2, [r3, #4]
 800048c:	609a      	str	r2, [r3, #8]
 800048e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8000490:	2309      	movs	r3, #9
 8000492:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000494:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000498:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800049a:	2300      	movs	r3, #0
 800049c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800049e:	2301      	movs	r3, #1
 80004a0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80004a2:	2301      	movs	r3, #1
 80004a4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80004a6:	2302      	movs	r3, #2
 80004a8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80004aa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80004ae:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 80004b0:	f44f 13c0 	mov.w	r3, #1572864	; 0x180000
 80004b4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004b6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80004ba:	4618      	mov	r0, r3
 80004bc:	f002 ffb0 	bl	8003420 <HAL_RCC_OscConfig>
 80004c0:	4603      	mov	r3, r0
 80004c2:	2b00      	cmp	r3, #0
 80004c4:	d001      	beq.n	80004ca <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80004c6:	f001 fcf1 	bl	8001eac <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004ca:	230f      	movs	r3, #15
 80004cc:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80004ce:	2302      	movs	r3, #2
 80004d0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004d2:	2300      	movs	r3, #0
 80004d4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80004d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80004da:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80004dc:	2300      	movs	r3, #0
 80004de:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80004e0:	f107 0314 	add.w	r3, r7, #20
 80004e4:	2102      	movs	r1, #2
 80004e6:	4618      	mov	r0, r3
 80004e8:	f003 fa1a 	bl	8003920 <HAL_RCC_ClockConfig>
 80004ec:	4603      	mov	r3, r0
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d001      	beq.n	80004f6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80004f2:	f001 fcdb 	bl	8001eac <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80004f6:	2301      	movs	r3, #1
 80004f8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80004fa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80004fe:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000500:	1d3b      	adds	r3, r7, #4
 8000502:	4618      	mov	r0, r3
 8000504:	f003 fba6 	bl	8003c54 <HAL_RCCEx_PeriphCLKConfig>
 8000508:	4603      	mov	r3, r0
 800050a:	2b00      	cmp	r3, #0
 800050c:	d001      	beq.n	8000512 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800050e:	f001 fccd 	bl	8001eac <Error_Handler>
  }
}
 8000512:	bf00      	nop
 8000514:	3750      	adds	r7, #80	; 0x50
 8000516:	46bd      	mov	sp, r7
 8000518:	bd80      	pop	{r7, pc}
	...

0800051c <read_settings_from_eeprom>:

/* USER CODE BEGIN 4 */
void read_settings_from_eeprom(void){
 800051c:	b580      	push	{r7, lr}
 800051e:	b08a      	sub	sp, #40	; 0x28
 8000520:	af00      	add	r7, sp, #0
	F1_DURATION = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1);
 8000522:	2101      	movs	r1, #1
 8000524:	4886      	ldr	r0, [pc, #536]	; (8000740 <read_settings_from_eeprom+0x224>)
 8000526:	f004 f8b7 	bl	8004698 <HAL_RTCEx_BKUPRead>
 800052a:	4603      	mov	r3, r0
 800052c:	b2da      	uxtb	r2, r3
 800052e:	4b85      	ldr	r3, [pc, #532]	; (8000744 <read_settings_from_eeprom+0x228>)
 8000530:	701a      	strb	r2, [r3, #0]
	F2_DURATION = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR2);
 8000532:	2102      	movs	r1, #2
 8000534:	4882      	ldr	r0, [pc, #520]	; (8000740 <read_settings_from_eeprom+0x224>)
 8000536:	f004 f8af 	bl	8004698 <HAL_RTCEx_BKUPRead>
 800053a:	4603      	mov	r3, r0
 800053c:	b2da      	uxtb	r2, r3
 800053e:	4b82      	ldr	r3, [pc, #520]	; (8000748 <read_settings_from_eeprom+0x22c>)
 8000540:	701a      	strb	r2, [r3, #0]
	F3_DURATION = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR3);
 8000542:	2103      	movs	r1, #3
 8000544:	487e      	ldr	r0, [pc, #504]	; (8000740 <read_settings_from_eeprom+0x224>)
 8000546:	f004 f8a7 	bl	8004698 <HAL_RTCEx_BKUPRead>
 800054a:	4603      	mov	r3, r0
 800054c:	b2da      	uxtb	r2, r3
 800054e:	4b7f      	ldr	r3, [pc, #508]	; (800074c <read_settings_from_eeprom+0x230>)
 8000550:	701a      	strb	r2, [r3, #0]
	F4_DURATION = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR4);
 8000552:	2104      	movs	r1, #4
 8000554:	487a      	ldr	r0, [pc, #488]	; (8000740 <read_settings_from_eeprom+0x224>)
 8000556:	f004 f89f 	bl	8004698 <HAL_RTCEx_BKUPRead>
 800055a:	4603      	mov	r3, r0
 800055c:	b2da      	uxtb	r2, r3
 800055e:	4b7c      	ldr	r3, [pc, #496]	; (8000750 <read_settings_from_eeprom+0x234>)
 8000560:	701a      	strb	r2, [r3, #0]
	F5_DURATION = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR5);
 8000562:	2105      	movs	r1, #5
 8000564:	4876      	ldr	r0, [pc, #472]	; (8000740 <read_settings_from_eeprom+0x224>)
 8000566:	f004 f897 	bl	8004698 <HAL_RTCEx_BKUPRead>
 800056a:	4603      	mov	r3, r0
 800056c:	b2da      	uxtb	r2, r3
 800056e:	4b79      	ldr	r3, [pc, #484]	; (8000754 <read_settings_from_eeprom+0x238>)
 8000570:	701a      	strb	r2, [r3, #0]
	credit = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR6);
 8000572:	2106      	movs	r1, #6
 8000574:	4872      	ldr	r0, [pc, #456]	; (8000740 <read_settings_from_eeprom+0x224>)
 8000576:	f004 f88f 	bl	8004698 <HAL_RTCEx_BKUPRead>
 800057a:	4603      	mov	r3, r0
 800057c:	4a76      	ldr	r2, [pc, #472]	; (8000758 <read_settings_from_eeprom+0x23c>)
 800057e:	6013      	str	r3, [r2, #0]
	if(credit > 2){
 8000580:	4b75      	ldr	r3, [pc, #468]	; (8000758 <read_settings_from_eeprom+0x23c>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	2b02      	cmp	r3, #2
 8000586:	d903      	bls.n	8000590 <read_settings_from_eeprom+0x74>
		system_function_start = true;
 8000588:	4b74      	ldr	r3, [pc, #464]	; (800075c <read_settings_from_eeprom+0x240>)
 800058a:	2201      	movs	r2, #1
 800058c:	701a      	strb	r2, [r3, #0]
 800058e:	e002      	b.n	8000596 <read_settings_from_eeprom+0x7a>
	}else{
		credit = 0;
 8000590:	4b71      	ldr	r3, [pc, #452]	; (8000758 <read_settings_from_eeprom+0x23c>)
 8000592:	2200      	movs	r2, #0
 8000594:	601a      	str	r2, [r3, #0]
	}
	char tmp_msg[35];
	sprintf(tmp_msg,"eeprom read DURATION 1 is %d \r\n",F1_DURATION);
 8000596:	4b6b      	ldr	r3, [pc, #428]	; (8000744 <read_settings_from_eeprom+0x228>)
 8000598:	781b      	ldrb	r3, [r3, #0]
 800059a:	b2db      	uxtb	r3, r3
 800059c:	461a      	mov	r2, r3
 800059e:	1d3b      	adds	r3, r7, #4
 80005a0:	496f      	ldr	r1, [pc, #444]	; (8000760 <read_settings_from_eeprom+0x244>)
 80005a2:	4618      	mov	r0, r3
 80005a4:	f005 fc6c 	bl	8005e80 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t *)tmp_msg, strlen(tmp_msg), HAL_MAX_DELAY);
 80005a8:	1d3b      	adds	r3, r7, #4
 80005aa:	4618      	mov	r0, r3
 80005ac:	f7ff fdce 	bl	800014c <strlen>
 80005b0:	4603      	mov	r3, r0
 80005b2:	b29a      	uxth	r2, r3
 80005b4:	1d39      	adds	r1, r7, #4
 80005b6:	f04f 33ff 	mov.w	r3, #4294967295
 80005ba:	486a      	ldr	r0, [pc, #424]	; (8000764 <read_settings_from_eeprom+0x248>)
 80005bc:	f005 fac3 	bl	8005b46 <HAL_UART_Transmit>
	sprintf(tmp_msg,"eeprom read DURATION 2 is %d \r\n",F2_DURATION);
 80005c0:	4b61      	ldr	r3, [pc, #388]	; (8000748 <read_settings_from_eeprom+0x22c>)
 80005c2:	781b      	ldrb	r3, [r3, #0]
 80005c4:	b2db      	uxtb	r3, r3
 80005c6:	461a      	mov	r2, r3
 80005c8:	1d3b      	adds	r3, r7, #4
 80005ca:	4967      	ldr	r1, [pc, #412]	; (8000768 <read_settings_from_eeprom+0x24c>)
 80005cc:	4618      	mov	r0, r3
 80005ce:	f005 fc57 	bl	8005e80 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t *)tmp_msg, strlen(tmp_msg), HAL_MAX_DELAY);
 80005d2:	1d3b      	adds	r3, r7, #4
 80005d4:	4618      	mov	r0, r3
 80005d6:	f7ff fdb9 	bl	800014c <strlen>
 80005da:	4603      	mov	r3, r0
 80005dc:	b29a      	uxth	r2, r3
 80005de:	1d39      	adds	r1, r7, #4
 80005e0:	f04f 33ff 	mov.w	r3, #4294967295
 80005e4:	485f      	ldr	r0, [pc, #380]	; (8000764 <read_settings_from_eeprom+0x248>)
 80005e6:	f005 faae 	bl	8005b46 <HAL_UART_Transmit>
	sprintf(tmp_msg,"eeprom read DURATION 3 is %d \r\n",F3_DURATION);
 80005ea:	4b58      	ldr	r3, [pc, #352]	; (800074c <read_settings_from_eeprom+0x230>)
 80005ec:	781b      	ldrb	r3, [r3, #0]
 80005ee:	b2db      	uxtb	r3, r3
 80005f0:	461a      	mov	r2, r3
 80005f2:	1d3b      	adds	r3, r7, #4
 80005f4:	495d      	ldr	r1, [pc, #372]	; (800076c <read_settings_from_eeprom+0x250>)
 80005f6:	4618      	mov	r0, r3
 80005f8:	f005 fc42 	bl	8005e80 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t *)tmp_msg, strlen(tmp_msg), HAL_MAX_DELAY);
 80005fc:	1d3b      	adds	r3, r7, #4
 80005fe:	4618      	mov	r0, r3
 8000600:	f7ff fda4 	bl	800014c <strlen>
 8000604:	4603      	mov	r3, r0
 8000606:	b29a      	uxth	r2, r3
 8000608:	1d39      	adds	r1, r7, #4
 800060a:	f04f 33ff 	mov.w	r3, #4294967295
 800060e:	4855      	ldr	r0, [pc, #340]	; (8000764 <read_settings_from_eeprom+0x248>)
 8000610:	f005 fa99 	bl	8005b46 <HAL_UART_Transmit>
	sprintf(tmp_msg,"eeprom read DURATION 4 is %d \r\n",F4_DURATION);
 8000614:	4b4e      	ldr	r3, [pc, #312]	; (8000750 <read_settings_from_eeprom+0x234>)
 8000616:	781b      	ldrb	r3, [r3, #0]
 8000618:	b2db      	uxtb	r3, r3
 800061a:	461a      	mov	r2, r3
 800061c:	1d3b      	adds	r3, r7, #4
 800061e:	4954      	ldr	r1, [pc, #336]	; (8000770 <read_settings_from_eeprom+0x254>)
 8000620:	4618      	mov	r0, r3
 8000622:	f005 fc2d 	bl	8005e80 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t *)tmp_msg, strlen(tmp_msg), HAL_MAX_DELAY);
 8000626:	1d3b      	adds	r3, r7, #4
 8000628:	4618      	mov	r0, r3
 800062a:	f7ff fd8f 	bl	800014c <strlen>
 800062e:	4603      	mov	r3, r0
 8000630:	b29a      	uxth	r2, r3
 8000632:	1d39      	adds	r1, r7, #4
 8000634:	f04f 33ff 	mov.w	r3, #4294967295
 8000638:	484a      	ldr	r0, [pc, #296]	; (8000764 <read_settings_from_eeprom+0x248>)
 800063a:	f005 fa84 	bl	8005b46 <HAL_UART_Transmit>
	sprintf(tmp_msg,"eeprom read DURATION 5 is %d \r\n",F5_DURATION);
 800063e:	4b45      	ldr	r3, [pc, #276]	; (8000754 <read_settings_from_eeprom+0x238>)
 8000640:	781b      	ldrb	r3, [r3, #0]
 8000642:	b2db      	uxtb	r3, r3
 8000644:	461a      	mov	r2, r3
 8000646:	1d3b      	adds	r3, r7, #4
 8000648:	494a      	ldr	r1, [pc, #296]	; (8000774 <read_settings_from_eeprom+0x258>)
 800064a:	4618      	mov	r0, r3
 800064c:	f005 fc18 	bl	8005e80 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t *)tmp_msg, strlen(tmp_msg), HAL_MAX_DELAY);
 8000650:	1d3b      	adds	r3, r7, #4
 8000652:	4618      	mov	r0, r3
 8000654:	f7ff fd7a 	bl	800014c <strlen>
 8000658:	4603      	mov	r3, r0
 800065a:	b29a      	uxth	r2, r3
 800065c:	1d39      	adds	r1, r7, #4
 800065e:	f04f 33ff 	mov.w	r3, #4294967295
 8000662:	4840      	ldr	r0, [pc, #256]	; (8000764 <read_settings_from_eeprom+0x248>)
 8000664:	f005 fa6f 	bl	8005b46 <HAL_UART_Transmit>
	sprintf(tmp_msg,"eeprom read CREDIT is %d \r\n",(int)credit);
 8000668:	4b3b      	ldr	r3, [pc, #236]	; (8000758 <read_settings_from_eeprom+0x23c>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	461a      	mov	r2, r3
 800066e:	1d3b      	adds	r3, r7, #4
 8000670:	4941      	ldr	r1, [pc, #260]	; (8000778 <read_settings_from_eeprom+0x25c>)
 8000672:	4618      	mov	r0, r3
 8000674:	f005 fc04 	bl	8005e80 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t *)tmp_msg, strlen(tmp_msg), HAL_MAX_DELAY);
 8000678:	1d3b      	adds	r3, r7, #4
 800067a:	4618      	mov	r0, r3
 800067c:	f7ff fd66 	bl	800014c <strlen>
 8000680:	4603      	mov	r3, r0
 8000682:	b29a      	uxth	r2, r3
 8000684:	1d39      	adds	r1, r7, #4
 8000686:	f04f 33ff 	mov.w	r3, #4294967295
 800068a:	4836      	ldr	r0, [pc, #216]	; (8000764 <read_settings_from_eeprom+0x248>)
 800068c:	f005 fa5b 	bl	8005b46 <HAL_UART_Transmit>

	if(F1_DURATION == 0 || F2_DURATION == 0 || F3_DURATION == 0 || F4_DURATION == 0 || F5_DURATION == 0){
 8000690:	4b2c      	ldr	r3, [pc, #176]	; (8000744 <read_settings_from_eeprom+0x228>)
 8000692:	781b      	ldrb	r3, [r3, #0]
 8000694:	b2db      	uxtb	r3, r3
 8000696:	2b00      	cmp	r3, #0
 8000698:	d013      	beq.n	80006c2 <read_settings_from_eeprom+0x1a6>
 800069a:	4b2b      	ldr	r3, [pc, #172]	; (8000748 <read_settings_from_eeprom+0x22c>)
 800069c:	781b      	ldrb	r3, [r3, #0]
 800069e:	b2db      	uxtb	r3, r3
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d00e      	beq.n	80006c2 <read_settings_from_eeprom+0x1a6>
 80006a4:	4b29      	ldr	r3, [pc, #164]	; (800074c <read_settings_from_eeprom+0x230>)
 80006a6:	781b      	ldrb	r3, [r3, #0]
 80006a8:	b2db      	uxtb	r3, r3
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d009      	beq.n	80006c2 <read_settings_from_eeprom+0x1a6>
 80006ae:	4b28      	ldr	r3, [pc, #160]	; (8000750 <read_settings_from_eeprom+0x234>)
 80006b0:	781b      	ldrb	r3, [r3, #0]
 80006b2:	b2db      	uxtb	r3, r3
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d004      	beq.n	80006c2 <read_settings_from_eeprom+0x1a6>
 80006b8:	4b26      	ldr	r3, [pc, #152]	; (8000754 <read_settings_from_eeprom+0x238>)
 80006ba:	781b      	ldrb	r3, [r3, #0]
 80006bc:	b2db      	uxtb	r3, r3
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d136      	bne.n	8000730 <read_settings_from_eeprom+0x214>
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, default_credit_duration);
 80006c2:	4b2e      	ldr	r3, [pc, #184]	; (800077c <read_settings_from_eeprom+0x260>)
 80006c4:	781b      	ldrb	r3, [r3, #0]
 80006c6:	461a      	mov	r2, r3
 80006c8:	2101      	movs	r1, #1
 80006ca:	481d      	ldr	r0, [pc, #116]	; (8000740 <read_settings_from_eeprom+0x224>)
 80006cc:	f003 ffca 	bl	8004664 <HAL_RTCEx_BKUPWrite>
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR2, default_credit_duration);
 80006d0:	4b2a      	ldr	r3, [pc, #168]	; (800077c <read_settings_from_eeprom+0x260>)
 80006d2:	781b      	ldrb	r3, [r3, #0]
 80006d4:	461a      	mov	r2, r3
 80006d6:	2102      	movs	r1, #2
 80006d8:	4819      	ldr	r0, [pc, #100]	; (8000740 <read_settings_from_eeprom+0x224>)
 80006da:	f003 ffc3 	bl	8004664 <HAL_RTCEx_BKUPWrite>
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR3, default_credit_duration);
 80006de:	4b27      	ldr	r3, [pc, #156]	; (800077c <read_settings_from_eeprom+0x260>)
 80006e0:	781b      	ldrb	r3, [r3, #0]
 80006e2:	461a      	mov	r2, r3
 80006e4:	2103      	movs	r1, #3
 80006e6:	4816      	ldr	r0, [pc, #88]	; (8000740 <read_settings_from_eeprom+0x224>)
 80006e8:	f003 ffbc 	bl	8004664 <HAL_RTCEx_BKUPWrite>
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR4, default_credit_duration);
 80006ec:	4b23      	ldr	r3, [pc, #140]	; (800077c <read_settings_from_eeprom+0x260>)
 80006ee:	781b      	ldrb	r3, [r3, #0]
 80006f0:	461a      	mov	r2, r3
 80006f2:	2104      	movs	r1, #4
 80006f4:	4812      	ldr	r0, [pc, #72]	; (8000740 <read_settings_from_eeprom+0x224>)
 80006f6:	f003 ffb5 	bl	8004664 <HAL_RTCEx_BKUPWrite>
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR5, default_credit_duration);
 80006fa:	4b20      	ldr	r3, [pc, #128]	; (800077c <read_settings_from_eeprom+0x260>)
 80006fc:	781b      	ldrb	r3, [r3, #0]
 80006fe:	461a      	mov	r2, r3
 8000700:	2105      	movs	r1, #5
 8000702:	480f      	ldr	r0, [pc, #60]	; (8000740 <read_settings_from_eeprom+0x224>)
 8000704:	f003 ffae 	bl	8004664 <HAL_RTCEx_BKUPWrite>
		F1_DURATION = default_credit_duration;
 8000708:	4b1c      	ldr	r3, [pc, #112]	; (800077c <read_settings_from_eeprom+0x260>)
 800070a:	781a      	ldrb	r2, [r3, #0]
 800070c:	4b0d      	ldr	r3, [pc, #52]	; (8000744 <read_settings_from_eeprom+0x228>)
 800070e:	701a      	strb	r2, [r3, #0]
		F2_DURATION = default_credit_duration;
 8000710:	4b1a      	ldr	r3, [pc, #104]	; (800077c <read_settings_from_eeprom+0x260>)
 8000712:	781a      	ldrb	r2, [r3, #0]
 8000714:	4b0c      	ldr	r3, [pc, #48]	; (8000748 <read_settings_from_eeprom+0x22c>)
 8000716:	701a      	strb	r2, [r3, #0]
		F3_DURATION = default_credit_duration;
 8000718:	4b18      	ldr	r3, [pc, #96]	; (800077c <read_settings_from_eeprom+0x260>)
 800071a:	781a      	ldrb	r2, [r3, #0]
 800071c:	4b0b      	ldr	r3, [pc, #44]	; (800074c <read_settings_from_eeprom+0x230>)
 800071e:	701a      	strb	r2, [r3, #0]
		F4_DURATION = default_credit_duration;
 8000720:	4b16      	ldr	r3, [pc, #88]	; (800077c <read_settings_from_eeprom+0x260>)
 8000722:	781a      	ldrb	r2, [r3, #0]
 8000724:	4b0a      	ldr	r3, [pc, #40]	; (8000750 <read_settings_from_eeprom+0x234>)
 8000726:	701a      	strb	r2, [r3, #0]
		F5_DURATION = default_credit_duration;
 8000728:	4b14      	ldr	r3, [pc, #80]	; (800077c <read_settings_from_eeprom+0x260>)
 800072a:	781a      	ldrb	r2, [r3, #0]
 800072c:	4b09      	ldr	r3, [pc, #36]	; (8000754 <read_settings_from_eeprom+0x238>)
 800072e:	701a      	strb	r2, [r3, #0]
	}
	HAL_Delay(300);
 8000730:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000734:	f002 faac 	bl	8002c90 <HAL_Delay>
}
 8000738:	bf00      	nop
 800073a:	3728      	adds	r7, #40	; 0x28
 800073c:	46bd      	mov	sp, r7
 800073e:	bd80      	pop	{r7, pc}
 8000740:	2000015c 	.word	0x2000015c
 8000744:	20000013 	.word	0x20000013
 8000748:	20000014 	.word	0x20000014
 800074c:	20000015 	.word	0x20000015
 8000750:	20000016 	.word	0x20000016
 8000754:	20000017 	.word	0x20000017
 8000758:	200000e4 	.word	0x200000e4
 800075c:	200000f0 	.word	0x200000f0
 8000760:	0800671c 	.word	0x0800671c
 8000764:	20000328 	.word	0x20000328
 8000768:	0800673c 	.word	0x0800673c
 800076c:	0800675c 	.word	0x0800675c
 8000770:	0800677c 	.word	0x0800677c
 8000774:	0800679c 	.word	0x0800679c
 8000778:	080067bc 	.word	0x080067bc
 800077c:	20000000 	.word	0x20000000

08000780 <reset_all_output>:
void reset_all_output(void){
 8000780:	b580      	push	{r7, lr}
 8000782:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET); // pin b0 --> out 1
 8000784:	2200      	movs	r2, #0
 8000786:	2101      	movs	r1, #1
 8000788:	4810      	ldr	r0, [pc, #64]	; (80007cc <reset_all_output+0x4c>)
 800078a:	f002 fdc4 	bl	8003316 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET); // pin b1 --> out 2
 800078e:	2200      	movs	r2, #0
 8000790:	2102      	movs	r1, #2
 8000792:	480e      	ldr	r0, [pc, #56]	; (80007cc <reset_all_output+0x4c>)
 8000794:	f002 fdbf 	bl	8003316 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET); // pin a8 --> out 3
 8000798:	2200      	movs	r2, #0
 800079a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800079e:	480c      	ldr	r0, [pc, #48]	; (80007d0 <reset_all_output+0x50>)
 80007a0:	f002 fdb9 	bl	8003316 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET); // pin b8 --> out 4
 80007a4:	2200      	movs	r2, #0
 80007a6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007aa:	4808      	ldr	r0, [pc, #32]	; (80007cc <reset_all_output+0x4c>)
 80007ac:	f002 fdb3 	bl	8003316 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET); // pin b9 --> out 5
 80007b0:	2200      	movs	r2, #0
 80007b2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007b6:	4805      	ldr	r0, [pc, #20]	; (80007cc <reset_all_output+0x4c>)
 80007b8:	f002 fdad 	bl	8003316 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET); // pin b12 --> out 6
 80007bc:	2200      	movs	r2, #0
 80007be:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007c2:	4802      	ldr	r0, [pc, #8]	; (80007cc <reset_all_output+0x4c>)
 80007c4:	f002 fda7 	bl	8003316 <HAL_GPIO_WritePin>
}
 80007c8:	bf00      	nop
 80007ca:	bd80      	pop	{r7, pc}
 80007cc:	40010c00 	.word	0x40010c00
 80007d0:	40010800 	.word	0x40010800

080007d4 <set_output_to>:
void set_output_to(uint8_t pin){
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b082      	sub	sp, #8
 80007d8:	af00      	add	r7, sp, #0
 80007da:	4603      	mov	r3, r0
 80007dc:	71fb      	strb	r3, [r7, #7]
	switch(pin){
 80007de:	79fb      	ldrb	r3, [r7, #7]
 80007e0:	3b03      	subs	r3, #3
 80007e2:	2b04      	cmp	r3, #4
 80007e4:	d82d      	bhi.n	8000842 <set_output_to+0x6e>
 80007e6:	a201      	add	r2, pc, #4	; (adr r2, 80007ec <set_output_to+0x18>)
 80007e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007ec:	08000801 	.word	0x08000801
 80007f0:	0800080d 	.word	0x0800080d
 80007f4:	08000819 	.word	0x08000819
 80007f8:	08000827 	.word	0x08000827
 80007fc:	08000835 	.word	0x08000835
	case 3:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET); // pin b0 --> out 1
 8000800:	2201      	movs	r2, #1
 8000802:	2101      	movs	r1, #1
 8000804:	4813      	ldr	r0, [pc, #76]	; (8000854 <set_output_to+0x80>)
 8000806:	f002 fd86 	bl	8003316 <HAL_GPIO_WritePin>
		break;
 800080a:	e01f      	b.n	800084c <set_output_to+0x78>
	case 4:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET); // pin b1 --> out 2
 800080c:	2201      	movs	r2, #1
 800080e:	2102      	movs	r1, #2
 8000810:	4810      	ldr	r0, [pc, #64]	; (8000854 <set_output_to+0x80>)
 8000812:	f002 fd80 	bl	8003316 <HAL_GPIO_WritePin>
		break;
 8000816:	e019      	b.n	800084c <set_output_to+0x78>
	case 5:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET); // pin a8 --> out 3
 8000818:	2201      	movs	r2, #1
 800081a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800081e:	480e      	ldr	r0, [pc, #56]	; (8000858 <set_output_to+0x84>)
 8000820:	f002 fd79 	bl	8003316 <HAL_GPIO_WritePin>
		break;
 8000824:	e012      	b.n	800084c <set_output_to+0x78>
	case 6:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET); // pin b8 --> out 4
 8000826:	2201      	movs	r2, #1
 8000828:	f44f 7180 	mov.w	r1, #256	; 0x100
 800082c:	4809      	ldr	r0, [pc, #36]	; (8000854 <set_output_to+0x80>)
 800082e:	f002 fd72 	bl	8003316 <HAL_GPIO_WritePin>
		break;
 8000832:	e00b      	b.n	800084c <set_output_to+0x78>
	case 7:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET); // pin b9 --> out 5
 8000834:	2201      	movs	r2, #1
 8000836:	f44f 7100 	mov.w	r1, #512	; 0x200
 800083a:	4806      	ldr	r0, [pc, #24]	; (8000854 <set_output_to+0x80>)
 800083c:	f002 fd6b 	bl	8003316 <HAL_GPIO_WritePin>
		break;
 8000840:	e004      	b.n	800084c <set_output_to+0x78>
	default:
		reset_all_output();
 8000842:	f7ff ff9d 	bl	8000780 <reset_all_output>
		max7219_Turn_On();
 8000846:	f001 fbb9 	bl	8001fbc <max7219_Turn_On>
		break;
 800084a:	bf00      	nop
	}

}
 800084c:	bf00      	nop
 800084e:	3708      	adds	r7, #8
 8000850:	46bd      	mov	sp, r7
 8000852:	bd80      	pop	{r7, pc}
 8000854:	40010c00 	.word	0x40010c00
 8000858:	40010800 	.word	0x40010800

0800085c <segment_display_int>:

void segment_display_int(int number){
 800085c:	b580      	push	{r7, lr}
 800085e:	b082      	sub	sp, #8
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]
	max7219_Decode_On();
 8000864:	f001 fbbe 	bl	8001fe4 <max7219_Decode_On>
	max7219_Clean ();
 8000868:	f001 fb5a 	bl	8001f20 <max7219_Clean>
	if(number < 10){
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	2b09      	cmp	r3, #9
 8000870:	dc04      	bgt.n	800087c <segment_display_int+0x20>
		max7219_PrintItos (DIGIT_1, number );
 8000872:	6879      	ldr	r1, [r7, #4]
 8000874:	2001      	movs	r0, #1
 8000876:	f001 fc1f 	bl	80020b8 <max7219_PrintItos>
	}else if(number >= 10 && number < 100){
		max7219_PrintItos (DIGIT_2, number );
	}else{
		max7219_PrintItos (DIGIT_3, number );
	}
}
 800087a:	e00e      	b.n	800089a <segment_display_int+0x3e>
	}else if(number >= 10 && number < 100){
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	2b09      	cmp	r3, #9
 8000880:	dd07      	ble.n	8000892 <segment_display_int+0x36>
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	2b63      	cmp	r3, #99	; 0x63
 8000886:	dc04      	bgt.n	8000892 <segment_display_int+0x36>
		max7219_PrintItos (DIGIT_2, number );
 8000888:	6879      	ldr	r1, [r7, #4]
 800088a:	2002      	movs	r0, #2
 800088c:	f001 fc14 	bl	80020b8 <max7219_PrintItos>
}
 8000890:	e003      	b.n	800089a <segment_display_int+0x3e>
		max7219_PrintItos (DIGIT_3, number );
 8000892:	6879      	ldr	r1, [r7, #4]
 8000894:	2003      	movs	r0, #3
 8000896:	f001 fc0f 	bl	80020b8 <max7219_PrintItos>
}
 800089a:	bf00      	nop
 800089c:	3708      	adds	r7, #8
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}

080008a2 <segment_display_function_settings>:
void segment_display_function_settings(int func_number,int value){
 80008a2:	b580      	push	{r7, lr}
 80008a4:	b082      	sub	sp, #8
 80008a6:	af00      	add	r7, sp, #0
 80008a8:	6078      	str	r0, [r7, #4]
 80008aa:	6039      	str	r1, [r7, #0]
	max7219_Decode_On();
 80008ac:	f001 fb9a 	bl	8001fe4 <max7219_Decode_On>
	max7219_Clean ();
 80008b0:	f001 fb36 	bl	8001f20 <max7219_Clean>
	if(value < 10){
 80008b4:	683b      	ldr	r3, [r7, #0]
 80008b6:	2b09      	cmp	r3, #9
 80008b8:	dc04      	bgt.n	80008c4 <segment_display_function_settings+0x22>
		max7219_PrintItos (DIGIT_1, value );
 80008ba:	6839      	ldr	r1, [r7, #0]
 80008bc:	2001      	movs	r0, #1
 80008be:	f001 fbfb 	bl	80020b8 <max7219_PrintItos>
 80008c2:	e009      	b.n	80008d8 <segment_display_function_settings+0x36>
	}else if(value >= 10 && value < 100){
 80008c4:	683b      	ldr	r3, [r7, #0]
 80008c6:	2b09      	cmp	r3, #9
 80008c8:	dd06      	ble.n	80008d8 <segment_display_function_settings+0x36>
 80008ca:	683b      	ldr	r3, [r7, #0]
 80008cc:	2b63      	cmp	r3, #99	; 0x63
 80008ce:	dc03      	bgt.n	80008d8 <segment_display_function_settings+0x36>
		max7219_PrintItos (DIGIT_2, value );
 80008d0:	6839      	ldr	r1, [r7, #0]
 80008d2:	2002      	movs	r0, #2
 80008d4:	f001 fbf0 	bl	80020b8 <max7219_PrintItos>
	}
	max7219_PrintDigit(DIGIT_3,func_number,true);
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	b2db      	uxtb	r3, r3
 80008dc:	2201      	movs	r2, #1
 80008de:	4619      	mov	r1, r3
 80008e0:	2003      	movs	r0, #3
 80008e2:	f001 fb8f 	bl	8002004 <max7219_PrintDigit>
}
 80008e6:	bf00      	nop
 80008e8:	3708      	adds	r7, #8
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}
	...

080008f0 <segment_display_standby>:
void segment_display_standby(){
 80008f0:	b580      	push	{r7, lr}
 80008f2:	af00      	add	r7, sp, #0
	max7219_Clean ();
 80008f4:	f001 fb14 	bl	8001f20 <max7219_Clean>
	max7219_Decode_On();
 80008f8:	f001 fb74 	bl	8001fe4 <max7219_Decode_On>
	max7219_Clean ();
 80008fc:	f001 fb10 	bl	8001f20 <max7219_Clean>
	if(displayEnable == true){
 8000900:	4b62      	ldr	r3, [pc, #392]	; (8000a8c <segment_display_standby+0x19c>)
 8000902:	781b      	ldrb	r3, [r3, #0]
 8000904:	b2db      	uxtb	r3, r3
 8000906:	2b00      	cmp	r3, #0
 8000908:	f000 80ac 	beq.w	8000a64 <segment_display_standby+0x174>
		switch(standby_counter){
 800090c:	4b60      	ldr	r3, [pc, #384]	; (8000a90 <segment_display_standby+0x1a0>)
 800090e:	781b      	ldrb	r3, [r3, #0]
 8000910:	b2db      	uxtb	r3, r3
 8000912:	2b06      	cmp	r3, #6
 8000914:	f200 8082 	bhi.w	8000a1c <segment_display_standby+0x12c>
 8000918:	a201      	add	r2, pc, #4	; (adr r2, 8000920 <segment_display_standby+0x30>)
 800091a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800091e:	bf00      	nop
 8000920:	0800093d 	.word	0x0800093d
 8000924:	0800095d 	.word	0x0800095d
 8000928:	0800097d 	.word	0x0800097d
 800092c:	0800099d 	.word	0x0800099d
 8000930:	080009bd 	.word	0x080009bd
 8000934:	080009dd 	.word	0x080009dd
 8000938:	080009fd 	.word	0x080009fd
		case 0:
			max7219_PrintDigit(DIGIT_1,MINUS,false);
 800093c:	2200      	movs	r2, #0
 800093e:	210a      	movs	r1, #10
 8000940:	2001      	movs	r0, #1
 8000942:	f001 fb5f 	bl	8002004 <max7219_PrintDigit>
			max7219_PrintDigit(DIGIT_2,BLANK,false);
 8000946:	2200      	movs	r2, #0
 8000948:	210f      	movs	r1, #15
 800094a:	2002      	movs	r0, #2
 800094c:	f001 fb5a 	bl	8002004 <max7219_PrintDigit>
			max7219_PrintDigit(DIGIT_3,BLANK,false);
 8000950:	2200      	movs	r2, #0
 8000952:	210f      	movs	r1, #15
 8000954:	2003      	movs	r0, #3
 8000956:	f001 fb55 	bl	8002004 <max7219_PrintDigit>
			break;
 800095a:	e06f      	b.n	8000a3c <segment_display_standby+0x14c>
		case 1:
			max7219_PrintDigit(DIGIT_1,BLANK,false);
 800095c:	2200      	movs	r2, #0
 800095e:	210f      	movs	r1, #15
 8000960:	2001      	movs	r0, #1
 8000962:	f001 fb4f 	bl	8002004 <max7219_PrintDigit>
			max7219_PrintDigit(DIGIT_2,MINUS,false);
 8000966:	2200      	movs	r2, #0
 8000968:	210a      	movs	r1, #10
 800096a:	2002      	movs	r0, #2
 800096c:	f001 fb4a 	bl	8002004 <max7219_PrintDigit>
			max7219_PrintDigit(DIGIT_3,BLANK,false);
 8000970:	2200      	movs	r2, #0
 8000972:	210f      	movs	r1, #15
 8000974:	2003      	movs	r0, #3
 8000976:	f001 fb45 	bl	8002004 <max7219_PrintDigit>
			break;
 800097a:	e05f      	b.n	8000a3c <segment_display_standby+0x14c>
		case 2:
			max7219_PrintDigit(DIGIT_1,BLANK,false);
 800097c:	2200      	movs	r2, #0
 800097e:	210f      	movs	r1, #15
 8000980:	2001      	movs	r0, #1
 8000982:	f001 fb3f 	bl	8002004 <max7219_PrintDigit>
			max7219_PrintDigit(DIGIT_2,BLANK,false);
 8000986:	2200      	movs	r2, #0
 8000988:	210f      	movs	r1, #15
 800098a:	2002      	movs	r0, #2
 800098c:	f001 fb3a 	bl	8002004 <max7219_PrintDigit>
			max7219_PrintDigit(DIGIT_3,MINUS,false);
 8000990:	2200      	movs	r2, #0
 8000992:	210a      	movs	r1, #10
 8000994:	2003      	movs	r0, #3
 8000996:	f001 fb35 	bl	8002004 <max7219_PrintDigit>
			break;
 800099a:	e04f      	b.n	8000a3c <segment_display_standby+0x14c>
		case 3:
			max7219_PrintDigit(DIGIT_1,BLANK,false);
 800099c:	2200      	movs	r2, #0
 800099e:	210f      	movs	r1, #15
 80009a0:	2001      	movs	r0, #1
 80009a2:	f001 fb2f 	bl	8002004 <max7219_PrintDigit>
			max7219_PrintDigit(DIGIT_2,MINUS,false);
 80009a6:	2200      	movs	r2, #0
 80009a8:	210a      	movs	r1, #10
 80009aa:	2002      	movs	r0, #2
 80009ac:	f001 fb2a 	bl	8002004 <max7219_PrintDigit>
			max7219_PrintDigit(DIGIT_3,BLANK,false);
 80009b0:	2200      	movs	r2, #0
 80009b2:	210f      	movs	r1, #15
 80009b4:	2003      	movs	r0, #3
 80009b6:	f001 fb25 	bl	8002004 <max7219_PrintDigit>
			break;
 80009ba:	e03f      	b.n	8000a3c <segment_display_standby+0x14c>
		case 4:
			max7219_PrintDigit(DIGIT_1,MINUS,false);
 80009bc:	2200      	movs	r2, #0
 80009be:	210a      	movs	r1, #10
 80009c0:	2001      	movs	r0, #1
 80009c2:	f001 fb1f 	bl	8002004 <max7219_PrintDigit>
			max7219_PrintDigit(DIGIT_2,BLANK,false);
 80009c6:	2200      	movs	r2, #0
 80009c8:	210f      	movs	r1, #15
 80009ca:	2002      	movs	r0, #2
 80009cc:	f001 fb1a 	bl	8002004 <max7219_PrintDigit>
			max7219_PrintDigit(DIGIT_3,BLANK,false);
 80009d0:	2200      	movs	r2, #0
 80009d2:	210f      	movs	r1, #15
 80009d4:	2003      	movs	r0, #3
 80009d6:	f001 fb15 	bl	8002004 <max7219_PrintDigit>
			break;
 80009da:	e02f      	b.n	8000a3c <segment_display_standby+0x14c>
		case 5:
			max7219_PrintDigit(DIGIT_1,MINUS,false);
 80009dc:	2200      	movs	r2, #0
 80009de:	210a      	movs	r1, #10
 80009e0:	2001      	movs	r0, #1
 80009e2:	f001 fb0f 	bl	8002004 <max7219_PrintDigit>
			max7219_PrintDigit(DIGIT_2,MINUS,false);
 80009e6:	2200      	movs	r2, #0
 80009e8:	210a      	movs	r1, #10
 80009ea:	2002      	movs	r0, #2
 80009ec:	f001 fb0a 	bl	8002004 <max7219_PrintDigit>
			max7219_PrintDigit(DIGIT_3,MINUS,false);
 80009f0:	2200      	movs	r2, #0
 80009f2:	210a      	movs	r1, #10
 80009f4:	2003      	movs	r0, #3
 80009f6:	f001 fb05 	bl	8002004 <max7219_PrintDigit>
			break;
 80009fa:	e01f      	b.n	8000a3c <segment_display_standby+0x14c>
		case 6:
			max7219_PrintDigit(DIGIT_1,MINUS,false);
 80009fc:	2200      	movs	r2, #0
 80009fe:	210a      	movs	r1, #10
 8000a00:	2001      	movs	r0, #1
 8000a02:	f001 faff 	bl	8002004 <max7219_PrintDigit>
			max7219_PrintDigit(DIGIT_2,MINUS,false);
 8000a06:	2200      	movs	r2, #0
 8000a08:	210a      	movs	r1, #10
 8000a0a:	2002      	movs	r0, #2
 8000a0c:	f001 fafa 	bl	8002004 <max7219_PrintDigit>
			max7219_PrintDigit(DIGIT_3,MINUS,false);
 8000a10:	2200      	movs	r2, #0
 8000a12:	210a      	movs	r1, #10
 8000a14:	2003      	movs	r0, #3
 8000a16:	f001 faf5 	bl	8002004 <max7219_PrintDigit>
			break;
 8000a1a:	e00f      	b.n	8000a3c <segment_display_standby+0x14c>
		default:
			max7219_PrintDigit(DIGIT_1,MINUS,false);
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	210a      	movs	r1, #10
 8000a20:	2001      	movs	r0, #1
 8000a22:	f001 faef 	bl	8002004 <max7219_PrintDigit>
			max7219_PrintDigit(DIGIT_2,MINUS,false);
 8000a26:	2200      	movs	r2, #0
 8000a28:	210a      	movs	r1, #10
 8000a2a:	2002      	movs	r0, #2
 8000a2c:	f001 faea 	bl	8002004 <max7219_PrintDigit>
			max7219_PrintDigit(DIGIT_3,MINUS,false);
 8000a30:	2200      	movs	r2, #0
 8000a32:	210a      	movs	r1, #10
 8000a34:	2003      	movs	r0, #3
 8000a36:	f001 fae5 	bl	8002004 <max7219_PrintDigit>
			break;
 8000a3a:	bf00      	nop
		}
		if(standby_counter >= 6){
 8000a3c:	4b14      	ldr	r3, [pc, #80]	; (8000a90 <segment_display_standby+0x1a0>)
 8000a3e:	781b      	ldrb	r3, [r3, #0]
 8000a40:	b2db      	uxtb	r3, r3
 8000a42:	2b05      	cmp	r3, #5
 8000a44:	d903      	bls.n	8000a4e <segment_display_standby+0x15e>
			standby_counter = 0;
 8000a46:	4b12      	ldr	r3, [pc, #72]	; (8000a90 <segment_display_standby+0x1a0>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	701a      	strb	r2, [r3, #0]
 8000a4c:	e006      	b.n	8000a5c <segment_display_standby+0x16c>
		}else{
			standby_counter += 1;
 8000a4e:	4b10      	ldr	r3, [pc, #64]	; (8000a90 <segment_display_standby+0x1a0>)
 8000a50:	781b      	ldrb	r3, [r3, #0]
 8000a52:	b2db      	uxtb	r3, r3
 8000a54:	3301      	adds	r3, #1
 8000a56:	b2da      	uxtb	r2, r3
 8000a58:	4b0d      	ldr	r3, [pc, #52]	; (8000a90 <segment_display_standby+0x1a0>)
 8000a5a:	701a      	strb	r2, [r3, #0]
		}
		//		max7219_PrintDigit(DIGIT_1,MINUS,false);
		//		max7219_PrintDigit(DIGIT_2,MINUS,false);
		//		max7219_PrintDigit(DIGIT_3,MINUS,false);
		displayEnable = false;
 8000a5c:	4b0b      	ldr	r3, [pc, #44]	; (8000a8c <segment_display_standby+0x19c>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	701a      	strb	r2, [r3, #0]
		max7219_PrintDigit(DIGIT_2,BLANK,false);
		max7219_PrintDigit(DIGIT_3,BLANK,false);
		displayEnable = true;
	}

}
 8000a62:	e011      	b.n	8000a88 <segment_display_standby+0x198>
		max7219_PrintDigit(DIGIT_1,BLANK,false);
 8000a64:	2200      	movs	r2, #0
 8000a66:	210f      	movs	r1, #15
 8000a68:	2001      	movs	r0, #1
 8000a6a:	f001 facb 	bl	8002004 <max7219_PrintDigit>
		max7219_PrintDigit(DIGIT_2,BLANK,false);
 8000a6e:	2200      	movs	r2, #0
 8000a70:	210f      	movs	r1, #15
 8000a72:	2002      	movs	r0, #2
 8000a74:	f001 fac6 	bl	8002004 <max7219_PrintDigit>
		max7219_PrintDigit(DIGIT_3,BLANK,false);
 8000a78:	2200      	movs	r2, #0
 8000a7a:	210f      	movs	r1, #15
 8000a7c:	2003      	movs	r0, #3
 8000a7e:	f001 fac1 	bl	8002004 <max7219_PrintDigit>
		displayEnable = true;
 8000a82:	4b02      	ldr	r3, [pc, #8]	; (8000a8c <segment_display_standby+0x19c>)
 8000a84:	2201      	movs	r2, #1
 8000a86:	701a      	strb	r2, [r3, #0]
}
 8000a88:	bf00      	nop
 8000a8a:	bd80      	pop	{r7, pc}
 8000a8c:	2000000c 	.word	0x2000000c
 8000a90:	200000fc 	.word	0x200000fc

08000a94 <iot_send_inserted_credit>:
	max7219_PrintDigit(DIGIT_1,BLANK,false);
	max7219_PrintDigit(DIGIT_2,BLANK,false);
	max7219_PrintDigit(DIGIT_3,BLANK,false);
}

void iot_send_inserted_credit(uint16_t inst_credit){
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b08e      	sub	sp, #56	; 0x38
 8000a98:	af02      	add	r7, sp, #8
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	80fb      	strh	r3, [r7, #6]
	char cmd_buffer[35];
	sprintf(cmd_buffer,"%cINST_%d_%d%c\r\n",0x02,(unsigned int)credit,(unsigned int)inst_credit,0x03);
 8000a9e:	4b16      	ldr	r3, [pc, #88]	; (8000af8 <iot_send_inserted_credit+0x64>)
 8000aa0:	681a      	ldr	r2, [r3, #0]
 8000aa2:	88fb      	ldrh	r3, [r7, #6]
 8000aa4:	f107 000c 	add.w	r0, r7, #12
 8000aa8:	2103      	movs	r1, #3
 8000aaa:	9101      	str	r1, [sp, #4]
 8000aac:	9300      	str	r3, [sp, #0]
 8000aae:	4613      	mov	r3, r2
 8000ab0:	2202      	movs	r2, #2
 8000ab2:	4912      	ldr	r1, [pc, #72]	; (8000afc <iot_send_inserted_credit+0x68>)
 8000ab4:	f005 f9e4 	bl	8005e80 <siprintf>
	if(DEBUG){
		HAL_UART_Transmit(&huart1, (uint8_t *)cmd_buffer, strlen(cmd_buffer), HAL_MAX_DELAY);
	}else{
		HAL_UART_Transmit(&huart1, (uint8_t *)cmd_buffer, strlen(cmd_buffer), HAL_MAX_DELAY);
 8000ab8:	f107 030c 	add.w	r3, r7, #12
 8000abc:	4618      	mov	r0, r3
 8000abe:	f7ff fb45 	bl	800014c <strlen>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	b29a      	uxth	r2, r3
 8000ac6:	f107 010c 	add.w	r1, r7, #12
 8000aca:	f04f 33ff 	mov.w	r3, #4294967295
 8000ace:	480c      	ldr	r0, [pc, #48]	; (8000b00 <iot_send_inserted_credit+0x6c>)
 8000ad0:	f005 f839 	bl	8005b46 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart3, (uint8_t *)cmd_buffer, strlen(cmd_buffer), HAL_MAX_DELAY);
 8000ad4:	f107 030c 	add.w	r3, r7, #12
 8000ad8:	4618      	mov	r0, r3
 8000ada:	f7ff fb37 	bl	800014c <strlen>
 8000ade:	4603      	mov	r3, r0
 8000ae0:	b29a      	uxth	r2, r3
 8000ae2:	f107 010c 	add.w	r1, r7, #12
 8000ae6:	f04f 33ff 	mov.w	r3, #4294967295
 8000aea:	4806      	ldr	r0, [pc, #24]	; (8000b04 <iot_send_inserted_credit+0x70>)
 8000aec:	f005 f82b 	bl	8005b46 <HAL_UART_Transmit>
	}
}
 8000af0:	bf00      	nop
 8000af2:	3730      	adds	r7, #48	; 0x30
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}
 8000af8:	200000e4 	.word	0x200000e4
 8000afc:	080067d8 	.word	0x080067d8
 8000b00:	20000328 	.word	0x20000328
 8000b04:	200002e8 	.word	0x200002e8

08000b08 <iot_send_mode>:
void iot_send_mode(uint8_t mode){
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b08e      	sub	sp, #56	; 0x38
 8000b0c:	af02      	add	r7, sp, #8
 8000b0e:	4603      	mov	r3, r0
 8000b10:	71fb      	strb	r3, [r7, #7]
	char cmd_buffer[35];
	sprintf(cmd_buffer,"%cMODE_%d_%d%c\r\n",0x02,(unsigned int)credit,(unsigned int)mode,0x03);
 8000b12:	4b16      	ldr	r3, [pc, #88]	; (8000b6c <iot_send_mode+0x64>)
 8000b14:	681a      	ldr	r2, [r3, #0]
 8000b16:	79fb      	ldrb	r3, [r7, #7]
 8000b18:	f107 000c 	add.w	r0, r7, #12
 8000b1c:	2103      	movs	r1, #3
 8000b1e:	9101      	str	r1, [sp, #4]
 8000b20:	9300      	str	r3, [sp, #0]
 8000b22:	4613      	mov	r3, r2
 8000b24:	2202      	movs	r2, #2
 8000b26:	4912      	ldr	r1, [pc, #72]	; (8000b70 <iot_send_mode+0x68>)
 8000b28:	f005 f9aa 	bl	8005e80 <siprintf>
	if(DEBUG){
		HAL_UART_Transmit(&huart1, (uint8_t *)cmd_buffer, strlen(cmd_buffer), HAL_MAX_DELAY);
	}else{
		HAL_UART_Transmit(&huart1, (uint8_t *)cmd_buffer, strlen(cmd_buffer), HAL_MAX_DELAY);
 8000b2c:	f107 030c 	add.w	r3, r7, #12
 8000b30:	4618      	mov	r0, r3
 8000b32:	f7ff fb0b 	bl	800014c <strlen>
 8000b36:	4603      	mov	r3, r0
 8000b38:	b29a      	uxth	r2, r3
 8000b3a:	f107 010c 	add.w	r1, r7, #12
 8000b3e:	f04f 33ff 	mov.w	r3, #4294967295
 8000b42:	480c      	ldr	r0, [pc, #48]	; (8000b74 <iot_send_mode+0x6c>)
 8000b44:	f004 ffff 	bl	8005b46 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart3, (uint8_t *)cmd_buffer, strlen(cmd_buffer), HAL_MAX_DELAY);
 8000b48:	f107 030c 	add.w	r3, r7, #12
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	f7ff fafd 	bl	800014c <strlen>
 8000b52:	4603      	mov	r3, r0
 8000b54:	b29a      	uxth	r2, r3
 8000b56:	f107 010c 	add.w	r1, r7, #12
 8000b5a:	f04f 33ff 	mov.w	r3, #4294967295
 8000b5e:	4806      	ldr	r0, [pc, #24]	; (8000b78 <iot_send_mode+0x70>)
 8000b60:	f004 fff1 	bl	8005b46 <HAL_UART_Transmit>
	}
}
 8000b64:	bf00      	nop
 8000b66:	3730      	adds	r7, #48	; 0x30
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bd80      	pop	{r7, pc}
 8000b6c:	200000e4 	.word	0x200000e4
 8000b70:	080067ec 	.word	0x080067ec
 8000b74:	20000328 	.word	0x20000328
 8000b78:	200002e8 	.word	0x200002e8

08000b7c <iot_send_status>:
void iot_send_status(){
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b08c      	sub	sp, #48	; 0x30
 8000b80:	af02      	add	r7, sp, #8
	char cmd_buffer[35];
	sprintf(cmd_buffer,"%cSTAT_%d%c\r\n",0x02,(unsigned int)credit,0x03);
 8000b82:	4b12      	ldr	r3, [pc, #72]	; (8000bcc <iot_send_status+0x50>)
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	1d38      	adds	r0, r7, #4
 8000b88:	2203      	movs	r2, #3
 8000b8a:	9200      	str	r2, [sp, #0]
 8000b8c:	2202      	movs	r2, #2
 8000b8e:	4910      	ldr	r1, [pc, #64]	; (8000bd0 <iot_send_status+0x54>)
 8000b90:	f005 f976 	bl	8005e80 <siprintf>
	if(DEBUG){
		HAL_UART_Transmit(&huart1, (uint8_t *)cmd_buffer, strlen(cmd_buffer), HAL_MAX_DELAY);
	}else{
		HAL_UART_Transmit(&huart1, (uint8_t *)cmd_buffer, strlen(cmd_buffer), HAL_MAX_DELAY);
 8000b94:	1d3b      	adds	r3, r7, #4
 8000b96:	4618      	mov	r0, r3
 8000b98:	f7ff fad8 	bl	800014c <strlen>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	b29a      	uxth	r2, r3
 8000ba0:	1d39      	adds	r1, r7, #4
 8000ba2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ba6:	480b      	ldr	r0, [pc, #44]	; (8000bd4 <iot_send_status+0x58>)
 8000ba8:	f004 ffcd 	bl	8005b46 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart3, (uint8_t *)cmd_buffer, strlen(cmd_buffer), HAL_MAX_DELAY);
 8000bac:	1d3b      	adds	r3, r7, #4
 8000bae:	4618      	mov	r0, r3
 8000bb0:	f7ff facc 	bl	800014c <strlen>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	b29a      	uxth	r2, r3
 8000bb8:	1d39      	adds	r1, r7, #4
 8000bba:	f04f 33ff 	mov.w	r3, #4294967295
 8000bbe:	4806      	ldr	r0, [pc, #24]	; (8000bd8 <iot_send_status+0x5c>)
 8000bc0:	f004 ffc1 	bl	8005b46 <HAL_UART_Transmit>
	}
}
 8000bc4:	bf00      	nop
 8000bc6:	3728      	adds	r7, #40	; 0x28
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bd80      	pop	{r7, pc}
 8000bcc:	200000e4 	.word	0x200000e4
 8000bd0:	08006800 	.word	0x08006800
 8000bd4:	20000328 	.word	0x20000328
 8000bd8:	200002e8 	.word	0x200002e8

08000bdc <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b098      	sub	sp, #96	; 0x60
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM4) { /// tick every 1s
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	4aab      	ldr	r2, [pc, #684]	; (8000e98 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8000bea:	4293      	cmp	r3, r2
 8000bec:	f040 80c0 	bne.w	8000d70 <HAL_TIM_PeriodElapsedCallback+0x194>
		max7219_Turn_On();
 8000bf0:	f001 f9e4 	bl	8001fbc <max7219_Turn_On>
		//		HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adcBuffer, 2);
		//		char tmp[25];
		//		uint8_t mapped_value = calculate_adc(adcBuffer[0]);
		if(clearButton == true){
 8000bf4:	4ba9      	ldr	r3, [pc, #676]	; (8000e9c <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8000bf6:	781b      	ldrb	r3, [r3, #0]
 8000bf8:	b2db      	uxtb	r3, r3
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d046      	beq.n	8000c8c <HAL_TIM_PeriodElapsedCallback+0xb0>
			if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7) == 1){
 8000bfe:	2180      	movs	r1, #128	; 0x80
 8000c00:	48a7      	ldr	r0, [pc, #668]	; (8000ea0 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8000c02:	f002 fb71 	bl	80032e8 <HAL_GPIO_ReadPin>
 8000c06:	4603      	mov	r3, r0
 8000c08:	2b01      	cmp	r3, #1
 8000c0a:	d113      	bne.n	8000c34 <HAL_TIM_PeriodElapsedCallback+0x58>
				HAL_UART_Transmit(&huart1, "---> CLEAR BTN >>PRESS<< !!!\r\n", 30, HAL_MAX_DELAY);
 8000c0c:	f04f 33ff 	mov.w	r3, #4294967295
 8000c10:	221e      	movs	r2, #30
 8000c12:	49a4      	ldr	r1, [pc, #656]	; (8000ea4 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8000c14:	48a4      	ldr	r0, [pc, #656]	; (8000ea8 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8000c16:	f004 ff96 	bl	8005b46 <HAL_UART_Transmit>
				selected_button = 0;
 8000c1a:	4ba4      	ldr	r3, [pc, #656]	; (8000eac <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	701a      	strb	r2, [r3, #0]
				reset_all_output();
 8000c20:	f7ff fdae 	bl	8000780 <reset_all_output>
				clearButtonCounter += 1;
 8000c24:	4ba2      	ldr	r3, [pc, #648]	; (8000eb0 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8000c26:	781b      	ldrb	r3, [r3, #0]
 8000c28:	b2db      	uxtb	r3, r3
 8000c2a:	3301      	adds	r3, #1
 8000c2c:	b2da      	uxtb	r2, r3
 8000c2e:	4ba0      	ldr	r3, [pc, #640]	; (8000eb0 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8000c30:	701a      	strb	r2, [r3, #0]
 8000c32:	e008      	b.n	8000c46 <HAL_TIM_PeriodElapsedCallback+0x6a>
			}else{
				clearButton = false;
 8000c34:	4b99      	ldr	r3, [pc, #612]	; (8000e9c <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	701a      	strb	r2, [r3, #0]
				clearButtonCounter = 0;
 8000c3a:	4b9d      	ldr	r3, [pc, #628]	; (8000eb0 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	701a      	strb	r2, [r3, #0]
				HAL_TIM_Base_Stop_IT(&htim4);
 8000c40:	489c      	ldr	r0, [pc, #624]	; (8000eb4 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8000c42:	f004 f84d 	bl	8004ce0 <HAL_TIM_Base_Stop_IT>
			}
			if(clearButtonCounter > 5){
 8000c46:	4b9a      	ldr	r3, [pc, #616]	; (8000eb0 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8000c48:	781b      	ldrb	r3, [r3, #0]
 8000c4a:	b2db      	uxtb	r3, r3
 8000c4c:	2b05      	cmp	r3, #5
 8000c4e:	d91d      	bls.n	8000c8c <HAL_TIM_PeriodElapsedCallback+0xb0>
				HAL_UART_Transmit(&huart1, "---> CLEAR CREDITS !!!\r\n", 24, HAL_MAX_DELAY);
 8000c50:	f04f 33ff 	mov.w	r3, #4294967295
 8000c54:	2218      	movs	r2, #24
 8000c56:	4998      	ldr	r1, [pc, #608]	; (8000eb8 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8000c58:	4893      	ldr	r0, [pc, #588]	; (8000ea8 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8000c5a:	f004 ff74 	bl	8005b46 <HAL_UART_Transmit>
				clearButton = false;
 8000c5e:	4b8f      	ldr	r3, [pc, #572]	; (8000e9c <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	701a      	strb	r2, [r3, #0]
				clearButtonCounter = 0;
 8000c64:	4b92      	ldr	r3, [pc, #584]	; (8000eb0 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	701a      	strb	r2, [r3, #0]
				credit = 0;
 8000c6a:	4b94      	ldr	r3, [pc, #592]	; (8000ebc <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	601a      	str	r2, [r3, #0]
				system_function_start = false;
 8000c70:	4b93      	ldr	r3, [pc, #588]	; (8000ec0 <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	701a      	strb	r2, [r3, #0]
				selected_button = 0;
 8000c76:	4b8d      	ldr	r3, [pc, #564]	; (8000eac <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	701a      	strb	r2, [r3, #0]
				reset_all_output();
 8000c7c:	f7ff fd80 	bl	8000780 <reset_all_output>
				clearButtonCounter = 0;
 8000c80:	4b8b      	ldr	r3, [pc, #556]	; (8000eb0 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	701a      	strb	r2, [r3, #0]
				HAL_TIM_Base_Stop_IT(&htim4);
 8000c86:	488b      	ldr	r0, [pc, #556]	; (8000eb4 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8000c88:	f004 f82a 	bl	8004ce0 <HAL_TIM_Base_Stop_IT>
			}
		}
		if (selected_menu > 0) {
 8000c8c:	4b8d      	ldr	r3, [pc, #564]	; (8000ec4 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8000c8e:	781b      	ldrb	r3, [r3, #0]
 8000c90:	b2db      	uxtb	r3, r3
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d05c      	beq.n	8000d50 <HAL_TIM_PeriodElapsedCallback+0x174>
			HAL_TIM_Base_Stop_IT(&htim2); //stop main program
 8000c96:	488c      	ldr	r0, [pc, #560]	; (8000ec8 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8000c98:	f004 f822 	bl	8004ce0 <HAL_TIM_Base_Stop_IT>
			switch (selected_menu) {
 8000c9c:	4b89      	ldr	r3, [pc, #548]	; (8000ec4 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8000c9e:	781b      	ldrb	r3, [r3, #0]
 8000ca0:	b2db      	uxtb	r3, r3
 8000ca2:	3b01      	subs	r3, #1
 8000ca4:	2b04      	cmp	r3, #4
 8000ca6:	d863      	bhi.n	8000d70 <HAL_TIM_PeriodElapsedCallback+0x194>
 8000ca8:	a201      	add	r2, pc, #4	; (adr r2, 8000cb0 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8000caa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cae:	bf00      	nop
 8000cb0:	08000cc5 	.word	0x08000cc5
 8000cb4:	08000cdd 	.word	0x08000cdd
 8000cb8:	08000cf5 	.word	0x08000cf5
 8000cbc:	08000d17 	.word	0x08000d17
 8000cc0:	08000d39 	.word	0x08000d39
			case 1:
				//				max7219_PrintDigit(DIGIT_3,16,true);
				segment_display_function_settings(selected_menu,F1_DURATION);
 8000cc4:	4b7f      	ldr	r3, [pc, #508]	; (8000ec4 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8000cc6:	781b      	ldrb	r3, [r3, #0]
 8000cc8:	b2db      	uxtb	r3, r3
 8000cca:	461a      	mov	r2, r3
 8000ccc:	4b7f      	ldr	r3, [pc, #508]	; (8000ecc <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8000cce:	781b      	ldrb	r3, [r3, #0]
 8000cd0:	b2db      	uxtb	r3, r3
 8000cd2:	4619      	mov	r1, r3
 8000cd4:	4610      	mov	r0, r2
 8000cd6:	f7ff fde4 	bl	80008a2 <segment_display_function_settings>
				//				max7219_PrintDigit(DIGIT_2,NUM_1,false);
				//				memset(tmp, 0, sizeof tmp);
				//				sprintf(tmp, "F1 VALUE : %d \r\n", (unsigned int) mapped_value);
				//				HAL_UART_Transmit(&huart1, tmp, strlen(tmp), HAL_MAX_DELAY);
				//				F1_DURATION = mapped_value;
				break;
 8000cda:	e049      	b.n	8000d70 <HAL_TIM_PeriodElapsedCallback+0x194>
			case 2:
				segment_display_function_settings(selected_menu,F2_DURATION);
 8000cdc:	4b79      	ldr	r3, [pc, #484]	; (8000ec4 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8000cde:	781b      	ldrb	r3, [r3, #0]
 8000ce0:	b2db      	uxtb	r3, r3
 8000ce2:	461a      	mov	r2, r3
 8000ce4:	4b7a      	ldr	r3, [pc, #488]	; (8000ed0 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 8000ce6:	781b      	ldrb	r3, [r3, #0]
 8000ce8:	b2db      	uxtb	r3, r3
 8000cea:	4619      	mov	r1, r3
 8000cec:	4610      	mov	r0, r2
 8000cee:	f7ff fdd8 	bl	80008a2 <segment_display_function_settings>
				break;
 8000cf2:	e03d      	b.n	8000d70 <HAL_TIM_PeriodElapsedCallback+0x194>
			case 3:
				max7219_PrintDigit(DIGIT_3,18,true);
 8000cf4:	2201      	movs	r2, #1
 8000cf6:	2112      	movs	r1, #18
 8000cf8:	2003      	movs	r0, #3
 8000cfa:	f001 f983 	bl	8002004 <max7219_PrintDigit>
				segment_display_function_settings(selected_menu,F3_DURATION);
 8000cfe:	4b71      	ldr	r3, [pc, #452]	; (8000ec4 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8000d00:	781b      	ldrb	r3, [r3, #0]
 8000d02:	b2db      	uxtb	r3, r3
 8000d04:	461a      	mov	r2, r3
 8000d06:	4b73      	ldr	r3, [pc, #460]	; (8000ed4 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8000d08:	781b      	ldrb	r3, [r3, #0]
 8000d0a:	b2db      	uxtb	r3, r3
 8000d0c:	4619      	mov	r1, r3
 8000d0e:	4610      	mov	r0, r2
 8000d10:	f7ff fdc7 	bl	80008a2 <segment_display_function_settings>
				break;
 8000d14:	e02c      	b.n	8000d70 <HAL_TIM_PeriodElapsedCallback+0x194>
			case 4:
				max7219_PrintDigit(DIGIT_3,19,true);
 8000d16:	2201      	movs	r2, #1
 8000d18:	2113      	movs	r1, #19
 8000d1a:	2003      	movs	r0, #3
 8000d1c:	f001 f972 	bl	8002004 <max7219_PrintDigit>
				segment_display_function_settings(selected_menu,F4_DURATION);
 8000d20:	4b68      	ldr	r3, [pc, #416]	; (8000ec4 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8000d22:	781b      	ldrb	r3, [r3, #0]
 8000d24:	b2db      	uxtb	r3, r3
 8000d26:	461a      	mov	r2, r3
 8000d28:	4b6b      	ldr	r3, [pc, #428]	; (8000ed8 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8000d2a:	781b      	ldrb	r3, [r3, #0]
 8000d2c:	b2db      	uxtb	r3, r3
 8000d2e:	4619      	mov	r1, r3
 8000d30:	4610      	mov	r0, r2
 8000d32:	f7ff fdb6 	bl	80008a2 <segment_display_function_settings>
				break;
 8000d36:	e01b      	b.n	8000d70 <HAL_TIM_PeriodElapsedCallback+0x194>
			case 5:
				segment_display_function_settings(selected_menu,F5_DURATION);
 8000d38:	4b62      	ldr	r3, [pc, #392]	; (8000ec4 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8000d3a:	781b      	ldrb	r3, [r3, #0]
 8000d3c:	b2db      	uxtb	r3, r3
 8000d3e:	461a      	mov	r2, r3
 8000d40:	4b66      	ldr	r3, [pc, #408]	; (8000edc <HAL_TIM_PeriodElapsedCallback+0x300>)
 8000d42:	781b      	ldrb	r3, [r3, #0]
 8000d44:	b2db      	uxtb	r3, r3
 8000d46:	4619      	mov	r1, r3
 8000d48:	4610      	mov	r0, r2
 8000d4a:	f7ff fdaa 	bl	80008a2 <segment_display_function_settings>
				break;
 8000d4e:	e00f      	b.n	8000d70 <HAL_TIM_PeriodElapsedCallback+0x194>
			}
		} else {
			max7219_Decode_On();
 8000d50:	f001 f948 	bl	8001fe4 <max7219_Decode_On>
			HAL_TIM_Base_Start_IT(&htim2);
 8000d54:	485c      	ldr	r0, [pc, #368]	; (8000ec8 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8000d56:	f003 ff71 	bl	8004c3c <HAL_TIM_Base_Start_IT>
			if(clearButton == false){
 8000d5a:	4b50      	ldr	r3, [pc, #320]	; (8000e9c <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8000d5c:	781b      	ldrb	r3, [r3, #0]
 8000d5e:	b2db      	uxtb	r3, r3
 8000d60:	f083 0301 	eor.w	r3, r3, #1
 8000d64:	b2db      	uxtb	r3, r3
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d002      	beq.n	8000d70 <HAL_TIM_PeriodElapsedCallback+0x194>
				HAL_TIM_Base_Stop_IT(&htim4);
 8000d6a:	4852      	ldr	r0, [pc, #328]	; (8000eb4 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8000d6c:	f003 ffb8 	bl	8004ce0 <HAL_TIM_Base_Stop_IT>
			}
		}
	}
	if (htim->Instance == TIM2) { /// tick every 1ms
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000d78:	f040 80da 	bne.w	8000f30 <HAL_TIM_PeriodElapsedCallback+0x354>
		//		HAL_UART_Transmit(&huart1, (uint8_t*)"TIM2 TICK!!\r\n", 13, HAL_MAX_DELAY);
		char credit_tmp_msg[55];
		if(last_credit_insert > 0){
 8000d7c:	4b58      	ldr	r3, [pc, #352]	; (8000ee0 <HAL_TIM_PeriodElapsedCallback+0x304>)
 8000d7e:	881b      	ldrh	r3, [r3, #0]
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d01e      	beq.n	8000dc2 <HAL_TIM_PeriodElapsedCallback+0x1e6>
			sprintf(credit_tmp_msg,"last credit inserted: %d \r\n",(unsigned int)last_credit_insert);
 8000d84:	4b56      	ldr	r3, [pc, #344]	; (8000ee0 <HAL_TIM_PeriodElapsedCallback+0x304>)
 8000d86:	881b      	ldrh	r3, [r3, #0]
 8000d88:	461a      	mov	r2, r3
 8000d8a:	f107 030c 	add.w	r3, r7, #12
 8000d8e:	4955      	ldr	r1, [pc, #340]	; (8000ee4 <HAL_TIM_PeriodElapsedCallback+0x308>)
 8000d90:	4618      	mov	r0, r3
 8000d92:	f005 f875 	bl	8005e80 <siprintf>
			iot_send_inserted_credit(last_credit_insert);
 8000d96:	4b52      	ldr	r3, [pc, #328]	; (8000ee0 <HAL_TIM_PeriodElapsedCallback+0x304>)
 8000d98:	881b      	ldrh	r3, [r3, #0]
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	f7ff fe7a 	bl	8000a94 <iot_send_inserted_credit>
			HAL_UART_Transmit(&huart1,(uint8_t *)credit_tmp_msg, strlen(credit_tmp_msg), HAL_MAX_DELAY);
 8000da0:	f107 030c 	add.w	r3, r7, #12
 8000da4:	4618      	mov	r0, r3
 8000da6:	f7ff f9d1 	bl	800014c <strlen>
 8000daa:	4603      	mov	r3, r0
 8000dac:	b29a      	uxth	r2, r3
 8000dae:	f107 010c 	add.w	r1, r7, #12
 8000db2:	f04f 33ff 	mov.w	r3, #4294967295
 8000db6:	483c      	ldr	r0, [pc, #240]	; (8000ea8 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8000db8:	f004 fec5 	bl	8005b46 <HAL_UART_Transmit>
			last_credit_insert = 0;
 8000dbc:	4b48      	ldr	r3, [pc, #288]	; (8000ee0 <HAL_TIM_PeriodElapsedCallback+0x304>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	801a      	strh	r2, [r3, #0]
		}
		if(last_credit_insert_bank > 0){
 8000dc2:	4b49      	ldr	r3, [pc, #292]	; (8000ee8 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8000dc4:	881b      	ldrh	r3, [r3, #0]
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d01e      	beq.n	8000e08 <HAL_TIM_PeriodElapsedCallback+0x22c>
			sprintf(credit_tmp_msg,"last bank credit inserted: %d \r\n",(unsigned int)last_credit_insert_bank);
 8000dca:	4b47      	ldr	r3, [pc, #284]	; (8000ee8 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8000dcc:	881b      	ldrh	r3, [r3, #0]
 8000dce:	461a      	mov	r2, r3
 8000dd0:	f107 030c 	add.w	r3, r7, #12
 8000dd4:	4945      	ldr	r1, [pc, #276]	; (8000eec <HAL_TIM_PeriodElapsedCallback+0x310>)
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f005 f852 	bl	8005e80 <siprintf>
			iot_send_inserted_credit(last_credit_insert_bank);
 8000ddc:	4b42      	ldr	r3, [pc, #264]	; (8000ee8 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8000dde:	881b      	ldrh	r3, [r3, #0]
 8000de0:	4618      	mov	r0, r3
 8000de2:	f7ff fe57 	bl	8000a94 <iot_send_inserted_credit>
			HAL_UART_Transmit(&huart1,(uint8_t *)credit_tmp_msg, strlen(credit_tmp_msg), HAL_MAX_DELAY);
 8000de6:	f107 030c 	add.w	r3, r7, #12
 8000dea:	4618      	mov	r0, r3
 8000dec:	f7ff f9ae 	bl	800014c <strlen>
 8000df0:	4603      	mov	r3, r0
 8000df2:	b29a      	uxth	r2, r3
 8000df4:	f107 010c 	add.w	r1, r7, #12
 8000df8:	f04f 33ff 	mov.w	r3, #4294967295
 8000dfc:	482a      	ldr	r0, [pc, #168]	; (8000ea8 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8000dfe:	f004 fea2 	bl	8005b46 <HAL_UART_Transmit>
			last_credit_insert_bank = 0;
 8000e02:	4b39      	ldr	r3, [pc, #228]	; (8000ee8 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	801a      	strh	r2, [r3, #0]
		}
		if(tim2_round_counter >= 10){
 8000e08:	4b39      	ldr	r3, [pc, #228]	; (8000ef0 <HAL_TIM_PeriodElapsedCallback+0x314>)
 8000e0a:	781b      	ldrb	r3, [r3, #0]
 8000e0c:	b2db      	uxtb	r3, r3
 8000e0e:	2b09      	cmp	r3, #9
 8000e10:	d91e      	bls.n	8000e50 <HAL_TIM_PeriodElapsedCallback+0x274>
			HAL_UART_Transmit(&huart1, (uint8_t*)"TIM2 TICK!!\r\n", 13, HAL_MAX_DELAY);
 8000e12:	f04f 33ff 	mov.w	r3, #4294967295
 8000e16:	220d      	movs	r2, #13
 8000e18:	4936      	ldr	r1, [pc, #216]	; (8000ef4 <HAL_TIM_PeriodElapsedCallback+0x318>)
 8000e1a:	4823      	ldr	r0, [pc, #140]	; (8000ea8 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8000e1c:	f004 fe93 	bl	8005b46 <HAL_UART_Transmit>
			logic_runner();
 8000e20:	f000 fdb8 	bl	8001994 <logic_runner>
			tim2_round_counter = 0;
 8000e24:	4b32      	ldr	r3, [pc, #200]	; (8000ef0 <HAL_TIM_PeriodElapsedCallback+0x314>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	701a      	strb	r2, [r3, #0]
			if(iot_round_counter > 30){
 8000e2a:	4b33      	ldr	r3, [pc, #204]	; (8000ef8 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 8000e2c:	781b      	ldrb	r3, [r3, #0]
 8000e2e:	b2db      	uxtb	r3, r3
 8000e30:	2b1e      	cmp	r3, #30
 8000e32:	d905      	bls.n	8000e40 <HAL_TIM_PeriodElapsedCallback+0x264>
				iot_send_status();
 8000e34:	f7ff fea2 	bl	8000b7c <iot_send_status>
				iot_round_counter = 0;
 8000e38:	4b2f      	ldr	r3, [pc, #188]	; (8000ef8 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	701a      	strb	r2, [r3, #0]
 8000e3e:	e077      	b.n	8000f30 <HAL_TIM_PeriodElapsedCallback+0x354>
			}else{
				iot_round_counter += 1;
 8000e40:	4b2d      	ldr	r3, [pc, #180]	; (8000ef8 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 8000e42:	781b      	ldrb	r3, [r3, #0]
 8000e44:	b2db      	uxtb	r3, r3
 8000e46:	3301      	adds	r3, #1
 8000e48:	b2da      	uxtb	r2, r3
 8000e4a:	4b2b      	ldr	r3, [pc, #172]	; (8000ef8 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 8000e4c:	701a      	strb	r2, [r3, #0]
 8000e4e:	e06f      	b.n	8000f30 <HAL_TIM_PeriodElapsedCallback+0x354>
			}
		}else{
			if((tim2_round_counter%3) == 0){
 8000e50:	4b27      	ldr	r3, [pc, #156]	; (8000ef0 <HAL_TIM_PeriodElapsedCallback+0x314>)
 8000e52:	781b      	ldrb	r3, [r3, #0]
 8000e54:	b2da      	uxtb	r2, r3
 8000e56:	4b29      	ldr	r3, [pc, #164]	; (8000efc <HAL_TIM_PeriodElapsedCallback+0x320>)
 8000e58:	fba3 1302 	umull	r1, r3, r3, r2
 8000e5c:	0859      	lsrs	r1, r3, #1
 8000e5e:	460b      	mov	r3, r1
 8000e60:	005b      	lsls	r3, r3, #1
 8000e62:	440b      	add	r3, r1
 8000e64:	1ad3      	subs	r3, r2, r3
 8000e66:	b2db      	uxtb	r3, r3
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d14d      	bne.n	8000f08 <HAL_TIM_PeriodElapsedCallback+0x32c>
				if (selected_button != 0) {
 8000e6c:	4b0f      	ldr	r3, [pc, #60]	; (8000eac <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8000e6e:	781b      	ldrb	r3, [r3, #0]
 8000e70:	b2db      	uxtb	r3, r3
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d046      	beq.n	8000f04 <HAL_TIM_PeriodElapsedCallback+0x328>
					if(displayToggle){
 8000e76:	4b22      	ldr	r3, [pc, #136]	; (8000f00 <HAL_TIM_PeriodElapsedCallback+0x324>)
 8000e78:	781b      	ldrb	r3, [r3, #0]
 8000e7a:	b2db      	uxtb	r3, r3
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d005      	beq.n	8000e8c <HAL_TIM_PeriodElapsedCallback+0x2b0>
						max7219_Turn_On();
 8000e80:	f001 f89c 	bl	8001fbc <max7219_Turn_On>
						displayToggle = false;
 8000e84:	4b1e      	ldr	r3, [pc, #120]	; (8000f00 <HAL_TIM_PeriodElapsedCallback+0x324>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	701a      	strb	r2, [r3, #0]
 8000e8a:	e03d      	b.n	8000f08 <HAL_TIM_PeriodElapsedCallback+0x32c>
					}else{
						max7219_Turn_Off();
 8000e8c:	f001 f8a0 	bl	8001fd0 <max7219_Turn_Off>
						displayToggle = true;
 8000e90:	4b1b      	ldr	r3, [pc, #108]	; (8000f00 <HAL_TIM_PeriodElapsedCallback+0x324>)
 8000e92:	2201      	movs	r2, #1
 8000e94:	701a      	strb	r2, [r3, #0]
 8000e96:	e037      	b.n	8000f08 <HAL_TIM_PeriodElapsedCallback+0x32c>
 8000e98:	40000800 	.word	0x40000800
 8000e9c:	200000fd 	.word	0x200000fd
 8000ea0:	40010800 	.word	0x40010800
 8000ea4:	08006810 	.word	0x08006810
 8000ea8:	20000328 	.word	0x20000328
 8000eac:	200000e8 	.word	0x200000e8
 8000eb0:	200000fe 	.word	0x200000fe
 8000eb4:	200001c8 	.word	0x200001c8
 8000eb8:	08006830 	.word	0x08006830
 8000ebc:	200000e4 	.word	0x200000e4
 8000ec0:	200000f0 	.word	0x200000f0
 8000ec4:	200000e1 	.word	0x200000e1
 8000ec8:	200002a0 	.word	0x200002a0
 8000ecc:	20000013 	.word	0x20000013
 8000ed0:	20000014 	.word	0x20000014
 8000ed4:	20000015 	.word	0x20000015
 8000ed8:	20000016 	.word	0x20000016
 8000edc:	20000017 	.word	0x20000017
 8000ee0:	200000f8 	.word	0x200000f8
 8000ee4:	0800684c 	.word	0x0800684c
 8000ee8:	200000fa 	.word	0x200000fa
 8000eec:	08006868 	.word	0x08006868
 8000ef0:	200000ff 	.word	0x200000ff
 8000ef4:	0800688c 	.word	0x0800688c
 8000ef8:	20000100 	.word	0x20000100
 8000efc:	aaaaaaab 	.word	0xaaaaaaab
 8000f00:	2000000d 	.word	0x2000000d
					}
				}else{
					max7219_Turn_On();
 8000f04:	f001 f85a 	bl	8001fbc <max7219_Turn_On>
				}
			}
			if(credit <= 0){
 8000f08:	4b29      	ldr	r3, [pc, #164]	; (8000fb0 <HAL_TIM_PeriodElapsedCallback+0x3d4>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d108      	bne.n	8000f22 <HAL_TIM_PeriodElapsedCallback+0x346>
				if((tim2_round_counter&2) == 0){
 8000f10:	4b28      	ldr	r3, [pc, #160]	; (8000fb4 <HAL_TIM_PeriodElapsedCallback+0x3d8>)
 8000f12:	781b      	ldrb	r3, [r3, #0]
 8000f14:	b2db      	uxtb	r3, r3
 8000f16:	f003 0302 	and.w	r3, r3, #2
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d101      	bne.n	8000f22 <HAL_TIM_PeriodElapsedCallback+0x346>
					segment_display_standby();
 8000f1e:	f7ff fce7 	bl	80008f0 <segment_display_standby>
				}
			}

			tim2_round_counter += 1;
 8000f22:	4b24      	ldr	r3, [pc, #144]	; (8000fb4 <HAL_TIM_PeriodElapsedCallback+0x3d8>)
 8000f24:	781b      	ldrb	r3, [r3, #0]
 8000f26:	b2db      	uxtb	r3, r3
 8000f28:	3301      	adds	r3, #1
 8000f2a:	b2da      	uxtb	r2, r3
 8000f2c:	4b21      	ldr	r3, [pc, #132]	; (8000fb4 <HAL_TIM_PeriodElapsedCallback+0x3d8>)
 8000f2e:	701a      	strb	r2, [r3, #0]

		}
	}
	if (htim->Instance == TIM1) { /// tick every 1000ms
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	4a20      	ldr	r2, [pc, #128]	; (8000fb8 <HAL_TIM_PeriodElapsedCallback+0x3dc>)
 8000f36:	4293      	cmp	r3, r2
 8000f38:	d136      	bne.n	8000fa8 <HAL_TIM_PeriodElapsedCallback+0x3cc>
		stop_and_clear_tim1();
 8000f3a:	f000 fe01 	bl	8001b40 <stop_and_clear_tim1>
		//		enable_all_exti_it();
		HAL_UART_Transmit(&huart1, (uint8_t*)"TIM SW DEBOUNCE TICK!\r\n", 23, HAL_MAX_DELAY);
 8000f3e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f42:	2217      	movs	r2, #23
 8000f44:	491d      	ldr	r1, [pc, #116]	; (8000fbc <HAL_TIM_PeriodElapsedCallback+0x3e0>)
 8000f46:	481e      	ldr	r0, [pc, #120]	; (8000fc0 <HAL_TIM_PeriodElapsedCallback+0x3e4>)
 8000f48:	f004 fdfd 	bl	8005b46 <HAL_UART_Transmit>
		char tmp[25];
		sprintf(tmp, "selected mode %d \r\n", (unsigned int) selected_button);
 8000f4c:	4b1d      	ldr	r3, [pc, #116]	; (8000fc4 <HAL_TIM_PeriodElapsedCallback+0x3e8>)
 8000f4e:	781b      	ldrb	r3, [r3, #0]
 8000f50:	b2db      	uxtb	r3, r3
 8000f52:	461a      	mov	r2, r3
 8000f54:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000f58:	491b      	ldr	r1, [pc, #108]	; (8000fc8 <HAL_TIM_PeriodElapsedCallback+0x3ec>)
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f004 ff90 	bl	8005e80 <siprintf>
		reset_all_output();
 8000f60:	f7ff fc0e 	bl	8000780 <reset_all_output>
		set_output_to(selected_button);
 8000f64:	4b17      	ldr	r3, [pc, #92]	; (8000fc4 <HAL_TIM_PeriodElapsedCallback+0x3e8>)
 8000f66:	781b      	ldrb	r3, [r3, #0]
 8000f68:	b2db      	uxtb	r3, r3
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f7ff fc32 	bl	80007d4 <set_output_to>
		iot_send_mode(selected_button);
 8000f70:	4b14      	ldr	r3, [pc, #80]	; (8000fc4 <HAL_TIM_PeriodElapsedCallback+0x3e8>)
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	b2db      	uxtb	r3, r3
 8000f76:	4618      	mov	r0, r3
 8000f78:	f7ff fdc6 	bl	8000b08 <iot_send_mode>
		HAL_UART_Transmit(&huart1, (uint8_t*)tmp, strlen(tmp), HAL_MAX_DELAY);
 8000f7c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000f80:	4618      	mov	r0, r3
 8000f82:	f7ff f8e3 	bl	800014c <strlen>
 8000f86:	4603      	mov	r3, r0
 8000f88:	b29a      	uxth	r2, r3
 8000f8a:	f107 0144 	add.w	r1, r7, #68	; 0x44
 8000f8e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f92:	480b      	ldr	r0, [pc, #44]	; (8000fc0 <HAL_TIM_PeriodElapsedCallback+0x3e4>)
 8000f94:	f004 fdd7 	bl	8005b46 <HAL_UART_Transmit>
		if(selected_menu <= 0){
 8000f98:	4b0c      	ldr	r3, [pc, #48]	; (8000fcc <HAL_TIM_PeriodElapsedCallback+0x3f0>)
 8000f9a:	781b      	ldrb	r3, [r3, #0]
 8000f9c:	b2db      	uxtb	r3, r3
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d102      	bne.n	8000fa8 <HAL_TIM_PeriodElapsedCallback+0x3cc>
			HAL_TIM_Base_Start_IT(&htim2);
 8000fa2:	480b      	ldr	r0, [pc, #44]	; (8000fd0 <HAL_TIM_PeriodElapsedCallback+0x3f4>)
 8000fa4:	f003 fe4a 	bl	8004c3c <HAL_TIM_Base_Start_IT>
		}

	}
}
 8000fa8:	bf00      	nop
 8000faa:	3760      	adds	r7, #96	; 0x60
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	200000e4 	.word	0x200000e4
 8000fb4:	200000ff 	.word	0x200000ff
 8000fb8:	40012c00 	.word	0x40012c00
 8000fbc:	0800689c 	.word	0x0800689c
 8000fc0:	20000328 	.word	0x20000328
 8000fc4:	200000e8 	.word	0x200000e8
 8000fc8:	080068b4 	.word	0x080068b4
 8000fcc:	200000e1 	.word	0x200000e1
 8000fd0:	200002a0 	.word	0x200002a0

08000fd4 <disable_all_exti_it>:
void disable_all_exti_it(){
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0
	HAL_NVIC_DisableIRQ(EXTI2_IRQn);
 8000fd8:	2008      	movs	r0, #8
 8000fda:	f001 ffd8 	bl	8002f8e <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI3_IRQn);
 8000fde:	2009      	movs	r0, #9
 8000fe0:	f001 ffd5 	bl	8002f8e <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI4_IRQn);
 8000fe4:	200a      	movs	r0, #10
 8000fe6:	f001 ffd2 	bl	8002f8e <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 8000fea:	2017      	movs	r0, #23
 8000fec:	f001 ffcf 	bl	8002f8e <HAL_NVIC_DisableIRQ>
}
 8000ff0:	bf00      	nop
 8000ff2:	bd80      	pop	{r7, pc}

08000ff4 <enable_all_exti_it>:
void enable_all_exti_it(){
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	af00      	add	r7, sp, #0
	HAL_NVIC_ClearPendingIRQ(EXTI2_IRQn);
 8000ff8:	2008      	movs	r0, #8
 8000ffa:	f001 ffe2 	bl	8002fc2 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_ClearPendingIRQ(EXTI3_IRQn);
 8000ffe:	2009      	movs	r0, #9
 8001000:	f001 ffdf 	bl	8002fc2 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_ClearPendingIRQ(EXTI4_IRQn);
 8001004:	200a      	movs	r0, #10
 8001006:	f001 ffdc 	bl	8002fc2 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_ClearPendingIRQ(EXTI9_5_IRQn);
 800100a:	2017      	movs	r0, #23
 800100c:	f001 ffd9 	bl	8002fc2 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001010:	2008      	movs	r0, #8
 8001012:	f001 ffae 	bl	8002f72 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001016:	2009      	movs	r0, #9
 8001018:	f001 ffab 	bl	8002f72 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 800101c:	200a      	movs	r0, #10
 800101e:	f001 ffa8 	bl	8002f72 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001022:	2017      	movs	r0, #23
 8001024:	f001 ffa5 	bl	8002f72 <HAL_NVIC_EnableIRQ>
}
 8001028:	bf00      	nop
 800102a:	bd80      	pop	{r7, pc}

0800102c <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 800102c:	b5b0      	push	{r4, r5, r7, lr}
 800102e:	b0b0      	sub	sp, #192	; 0xc0
 8001030:	af00      	add	r7, sp, #0
 8001032:	4603      	mov	r3, r0
 8001034:	80fb      	strh	r3, [r7, #6]
	disable_all_exti_it();
 8001036:	f7ff ffcd 	bl	8000fd4 <disable_all_exti_it>
	char message_sw2[] = "Switch [2] pressed!\r\n";
 800103a:	4bb5      	ldr	r3, [pc, #724]	; (8001310 <HAL_GPIO_EXTI_Callback+0x2e4>)
 800103c:	f107 04a4 	add.w	r4, r7, #164	; 0xa4
 8001040:	461d      	mov	r5, r3
 8001042:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001044:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001046:	e895 0003 	ldmia.w	r5, {r0, r1}
 800104a:	6020      	str	r0, [r4, #0]
 800104c:	3404      	adds	r4, #4
 800104e:	8021      	strh	r1, [r4, #0]
	char message_sw3[] = "FRONT SW [1] pressed!\r\n";
 8001050:	4bb0      	ldr	r3, [pc, #704]	; (8001314 <HAL_GPIO_EXTI_Callback+0x2e8>)
 8001052:	f107 048c 	add.w	r4, r7, #140	; 0x8c
 8001056:	461d      	mov	r5, r3
 8001058:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800105a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800105c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001060:	e884 0003 	stmia.w	r4, {r0, r1}
	char message_sw4[] = "FRONT SW [2] pressed!\r\n";
 8001064:	4bac      	ldr	r3, [pc, #688]	; (8001318 <HAL_GPIO_EXTI_Callback+0x2ec>)
 8001066:	f107 0474 	add.w	r4, r7, #116	; 0x74
 800106a:	461d      	mov	r5, r3
 800106c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800106e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001070:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001074:	e884 0003 	stmia.w	r4, {r0, r1}
	char message_sw5[] = "FRONT SW [3] pressed!\r\n";
 8001078:	4ba8      	ldr	r3, [pc, #672]	; (800131c <HAL_GPIO_EXTI_Callback+0x2f0>)
 800107a:	f107 045c 	add.w	r4, r7, #92	; 0x5c
 800107e:	461d      	mov	r5, r3
 8001080:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001082:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001084:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001088:	e884 0003 	stmia.w	r4, {r0, r1}
	char message_sw6[] = "FRONT SW [4] pressed!\r\n";
 800108c:	4ba4      	ldr	r3, [pc, #656]	; (8001320 <HAL_GPIO_EXTI_Callback+0x2f4>)
 800108e:	f107 0444 	add.w	r4, r7, #68	; 0x44
 8001092:	461d      	mov	r5, r3
 8001094:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001096:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001098:	e895 0003 	ldmia.w	r5, {r0, r1}
 800109c:	e884 0003 	stmia.w	r4, {r0, r1}
	char message_sw7[] = "FRONT SW [5] pressed!\r\n";
 80010a0:	4ba0      	ldr	r3, [pc, #640]	; (8001324 <HAL_GPIO_EXTI_Callback+0x2f8>)
 80010a2:	f107 042c 	add.w	r4, r7, #44	; 0x2c
 80010a6:	461d      	mov	r5, r3
 80010a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010ac:	e895 0003 	ldmia.w	r5, {r0, r1}
 80010b0:	e884 0003 	stmia.w	r4, {r0, r1}
	uint32_t tickstart = HAL_GetTick();
 80010b4:	f001 fde2 	bl	8002c7c <HAL_GetTick>
 80010b8:	f8c7 00bc 	str.w	r0, [r7, #188]	; 0xbc
	char tick_msg[35];
	sprintf(tick_msg,"---- sysTick : %d\r\n",tickstart);
 80010bc:	f107 0308 	add.w	r3, r7, #8
 80010c0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80010c4:	4998      	ldr	r1, [pc, #608]	; (8001328 <HAL_GPIO_EXTI_Callback+0x2fc>)
 80010c6:	4618      	mov	r0, r3
 80010c8:	f004 feda 	bl	8005e80 <siprintf>
	if( (tickstart - lastTimePress)<=50){
 80010cc:	4b97      	ldr	r3, [pc, #604]	; (800132c <HAL_GPIO_EXTI_Callback+0x300>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80010d4:	1ad3      	subs	r3, r2, r3
 80010d6:	2b32      	cmp	r3, #50	; 0x32
 80010d8:	d809      	bhi.n	80010ee <HAL_GPIO_EXTI_Callback+0xc2>
		HAL_UART_Transmit(&huart1,"too many times press !!!!\r\n", 27,HAL_MAX_DELAY);
 80010da:	f04f 33ff 	mov.w	r3, #4294967295
 80010de:	221b      	movs	r2, #27
 80010e0:	4993      	ldr	r1, [pc, #588]	; (8001330 <HAL_GPIO_EXTI_Callback+0x304>)
 80010e2:	4894      	ldr	r0, [pc, #592]	; (8001334 <HAL_GPIO_EXTI_Callback+0x308>)
 80010e4:	f004 fd2f 	bl	8005b46 <HAL_UART_Transmit>
		enable_all_exti_it();
 80010e8:	f7ff ff84 	bl	8000ff4 <enable_all_exti_it>
 80010ec:	e196      	b.n	800141c <HAL_GPIO_EXTI_Callback+0x3f0>
		return;
	}else{
		lastTimePress = tickstart;
 80010ee:	4a8f      	ldr	r2, [pc, #572]	; (800132c <HAL_GPIO_EXTI_Callback+0x300>)
 80010f0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80010f4:	6013      	str	r3, [r2, #0]
	}
	max7219_DisableDisplayTest();
 80010f6:	f000 ff0a 	bl	8001f0e <max7219_DisableDisplayTest>
	HAL_UART_Transmit(&huart1, (uint8_t*)tick_msg, strlen(tick_msg),
 80010fa:	f107 0308 	add.w	r3, r7, #8
 80010fe:	4618      	mov	r0, r3
 8001100:	f7ff f824 	bl	800014c <strlen>
 8001104:	4603      	mov	r3, r0
 8001106:	b29a      	uxth	r2, r3
 8001108:	f107 0108 	add.w	r1, r7, #8
 800110c:	f04f 33ff 	mov.w	r3, #4294967295
 8001110:	4888      	ldr	r0, [pc, #544]	; (8001334 <HAL_GPIO_EXTI_Callback+0x308>)
 8001112:	f004 fd18 	bl	8005b46 <HAL_UART_Transmit>
			HAL_MAX_DELAY);
	if (GPIO_Pin == GPIO_PIN_2 && HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2) == 1) {
 8001116:	88fb      	ldrh	r3, [r7, #6]
 8001118:	2b04      	cmp	r3, #4
 800111a:	d131      	bne.n	8001180 <HAL_GPIO_EXTI_Callback+0x154>
 800111c:	2104      	movs	r1, #4
 800111e:	4886      	ldr	r0, [pc, #536]	; (8001338 <HAL_GPIO_EXTI_Callback+0x30c>)
 8001120:	f002 f8e2 	bl	80032e8 <HAL_GPIO_ReadPin>
 8001124:	4603      	mov	r3, r0
 8001126:	2b01      	cmp	r3, #1
 8001128:	d12a      	bne.n	8001180 <HAL_GPIO_EXTI_Callback+0x154>
		enable_all_exti_it();
 800112a:	f7ff ff63 	bl	8000ff4 <enable_all_exti_it>
		HAL_TIM_Base_Stop_IT(&htim2);
 800112e:	4883      	ldr	r0, [pc, #524]	; (800133c <HAL_GPIO_EXTI_Callback+0x310>)
 8001130:	f003 fdd6 	bl	8004ce0 <HAL_TIM_Base_Stop_IT>
		HAL_UART_Transmit(&huart1, (uint8_t*)message_sw2, strlen(message_sw2),
 8001134:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001138:	4618      	mov	r0, r3
 800113a:	f7ff f807 	bl	800014c <strlen>
 800113e:	4603      	mov	r3, r0
 8001140:	b29a      	uxth	r2, r3
 8001142:	f107 01a4 	add.w	r1, r7, #164	; 0xa4
 8001146:	f04f 33ff 	mov.w	r3, #4294967295
 800114a:	487a      	ldr	r0, [pc, #488]	; (8001334 <HAL_GPIO_EXTI_Callback+0x308>)
 800114c:	f004 fcfb 	bl	8005b46 <HAL_UART_Transmit>
				HAL_MAX_DELAY);
		selected_menu += 1;
 8001150:	4b7b      	ldr	r3, [pc, #492]	; (8001340 <HAL_GPIO_EXTI_Callback+0x314>)
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	b2db      	uxtb	r3, r3
 8001156:	3301      	adds	r3, #1
 8001158:	b2da      	uxtb	r2, r3
 800115a:	4b79      	ldr	r3, [pc, #484]	; (8001340 <HAL_GPIO_EXTI_Callback+0x314>)
 800115c:	701a      	strb	r2, [r3, #0]
		HAL_TIM_Base_Start_IT(&htim4);
 800115e:	4879      	ldr	r0, [pc, #484]	; (8001344 <HAL_GPIO_EXTI_Callback+0x318>)
 8001160:	f003 fd6c 	bl	8004c3c <HAL_TIM_Base_Start_IT>
		if (selected_menu > 5) {
 8001164:	4b76      	ldr	r3, [pc, #472]	; (8001340 <HAL_GPIO_EXTI_Callback+0x314>)
 8001166:	781b      	ldrb	r3, [r3, #0]
 8001168:	b2db      	uxtb	r3, r3
 800116a:	2b05      	cmp	r3, #5
 800116c:	d908      	bls.n	8001180 <HAL_GPIO_EXTI_Callback+0x154>
			selected_menu = 0;
 800116e:	4b74      	ldr	r3, [pc, #464]	; (8001340 <HAL_GPIO_EXTI_Callback+0x314>)
 8001170:	2200      	movs	r2, #0
 8001172:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim4);
 8001174:	4873      	ldr	r0, [pc, #460]	; (8001344 <HAL_GPIO_EXTI_Callback+0x318>)
 8001176:	f003 fdb3 	bl	8004ce0 <HAL_TIM_Base_Stop_IT>
			HAL_TIM_Base_Start_IT(&htim2);
 800117a:	4870      	ldr	r0, [pc, #448]	; (800133c <HAL_GPIO_EXTI_Callback+0x310>)
 800117c:	f003 fd5e 	bl	8004c3c <HAL_TIM_Base_Start_IT>
		}
	}
	if(selected_menu > 0){
 8001180:	4b6f      	ldr	r3, [pc, #444]	; (8001340 <HAL_GPIO_EXTI_Callback+0x314>)
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	b2db      	uxtb	r3, r3
 8001186:	2b00      	cmp	r3, #0
 8001188:	d01c      	beq.n	80011c4 <HAL_GPIO_EXTI_Callback+0x198>
		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3) == 1) {
 800118a:	2108      	movs	r1, #8
 800118c:	486a      	ldr	r0, [pc, #424]	; (8001338 <HAL_GPIO_EXTI_Callback+0x30c>)
 800118e:	f002 f8ab 	bl	80032e8 <HAL_GPIO_ReadPin>
 8001192:	4603      	mov	r3, r0
 8001194:	2b01      	cmp	r3, #1
 8001196:	d106      	bne.n	80011a6 <HAL_GPIO_EXTI_Callback+0x17a>
			set_add_duration_of_function(selected_menu);
 8001198:	4b69      	ldr	r3, [pc, #420]	; (8001340 <HAL_GPIO_EXTI_Callback+0x314>)
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	b2db      	uxtb	r3, r3
 800119e:	4618      	mov	r0, r3
 80011a0:	f000 f998 	bl	80014d4 <set_add_duration_of_function>
 80011a4:	e135      	b.n	8001412 <HAL_GPIO_EXTI_Callback+0x3e6>
		}
		else if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) == 1) {
 80011a6:	2110      	movs	r1, #16
 80011a8:	4863      	ldr	r0, [pc, #396]	; (8001338 <HAL_GPIO_EXTI_Callback+0x30c>)
 80011aa:	f002 f89d 	bl	80032e8 <HAL_GPIO_ReadPin>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b01      	cmp	r3, #1
 80011b2:	f040 812e 	bne.w	8001412 <HAL_GPIO_EXTI_Callback+0x3e6>
			set_substract_duration_of_function(selected_menu);
 80011b6:	4b62      	ldr	r3, [pc, #392]	; (8001340 <HAL_GPIO_EXTI_Callback+0x314>)
 80011b8:	781b      	ldrb	r3, [r3, #0]
 80011ba:	b2db      	uxtb	r3, r3
 80011bc:	4618      	mov	r0, r3
 80011be:	f000 fa21 	bl	8001604 <set_substract_duration_of_function>
 80011c2:	e126      	b.n	8001412 <HAL_GPIO_EXTI_Callback+0x3e6>
		}
	}
	else if (system_function_start) {
 80011c4:	4b60      	ldr	r3, [pc, #384]	; (8001348 <HAL_GPIO_EXTI_Callback+0x31c>)
 80011c6:	781b      	ldrb	r3, [r3, #0]
 80011c8:	b2db      	uxtb	r3, r3
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	f000 8116 	beq.w	80013fc <HAL_GPIO_EXTI_Callback+0x3d0>
		HAL_TIM_Base_Stop_IT(&htim2);
 80011d0:	485a      	ldr	r0, [pc, #360]	; (800133c <HAL_GPIO_EXTI_Callback+0x310>)
 80011d2:	f003 fd85 	bl	8004ce0 <HAL_TIM_Base_Stop_IT>
		HAL_TIM_Base_Stop_IT(&htim1);
 80011d6:	485d      	ldr	r0, [pc, #372]	; (800134c <HAL_GPIO_EXTI_Callback+0x320>)
 80011d8:	f003 fd82 	bl	8004ce0 <HAL_TIM_Base_Stop_IT>
		__HAL_TIM_SET_COUNTER(&htim1, 0);
 80011dc:	4b5b      	ldr	r3, [pc, #364]	; (800134c <HAL_GPIO_EXTI_Callback+0x320>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	2200      	movs	r2, #0
 80011e2:	625a      	str	r2, [r3, #36]	; 0x24
		__HAL_TIM_SET_COUNTER(&htim2, 0);
 80011e4:	4b55      	ldr	r3, [pc, #340]	; (800133c <HAL_GPIO_EXTI_Callback+0x310>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	2200      	movs	r2, #0
 80011ea:	625a      	str	r2, [r3, #36]	; 0x24
		displayToggle = true;
 80011ec:	4b58      	ldr	r3, [pc, #352]	; (8001350 <HAL_GPIO_EXTI_Callback+0x324>)
 80011ee:	2201      	movs	r2, #1
 80011f0:	701a      	strb	r2, [r3, #0]
		max7219_Turn_On();
 80011f2:	f000 fee3 	bl	8001fbc <max7219_Turn_On>
		switch (GPIO_Pin) {
 80011f6:	88fb      	ldrh	r3, [r7, #6]
 80011f8:	2b80      	cmp	r3, #128	; 0x80
 80011fa:	f000 80d3 	beq.w	80013a4 <HAL_GPIO_EXTI_Callback+0x378>
 80011fe:	2b80      	cmp	r3, #128	; 0x80
 8001200:	f300 8107 	bgt.w	8001412 <HAL_GPIO_EXTI_Callback+0x3e6>
 8001204:	2b40      	cmp	r3, #64	; 0x40
 8001206:	f000 80a7 	beq.w	8001358 <HAL_GPIO_EXTI_Callback+0x32c>
 800120a:	2b40      	cmp	r3, #64	; 0x40
 800120c:	f300 8101 	bgt.w	8001412 <HAL_GPIO_EXTI_Callback+0x3e6>
 8001210:	2b20      	cmp	r3, #32
 8001212:	d055      	beq.n	80012c0 <HAL_GPIO_EXTI_Callback+0x294>
 8001214:	2b20      	cmp	r3, #32
 8001216:	f300 80fc 	bgt.w	8001412 <HAL_GPIO_EXTI_Callback+0x3e6>
 800121a:	2b08      	cmp	r3, #8
 800121c:	d002      	beq.n	8001224 <HAL_GPIO_EXTI_Callback+0x1f8>
 800121e:	2b10      	cmp	r3, #16
 8001220:	d027      	beq.n	8001272 <HAL_GPIO_EXTI_Callback+0x246>
 8001222:	e0f6      	b.n	8001412 <HAL_GPIO_EXTI_Callback+0x3e6>
		case GPIO_PIN_3:
			if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3) == 1) {
 8001224:	2108      	movs	r1, #8
 8001226:	4844      	ldr	r0, [pc, #272]	; (8001338 <HAL_GPIO_EXTI_Callback+0x30c>)
 8001228:	f002 f85e 	bl	80032e8 <HAL_GPIO_ReadPin>
 800122c:	4603      	mov	r3, r0
 800122e:	2b01      	cmp	r3, #1
 8001230:	f040 80e6 	bne.w	8001400 <HAL_GPIO_EXTI_Callback+0x3d4>
				HAL_UART_Transmit(&huart1, (uint8_t*)message_sw3, strlen(message_sw3),
 8001234:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001238:	4618      	mov	r0, r3
 800123a:	f7fe ff87 	bl	800014c <strlen>
 800123e:	4603      	mov	r3, r0
 8001240:	b29a      	uxth	r2, r3
 8001242:	f107 018c 	add.w	r1, r7, #140	; 0x8c
 8001246:	f04f 33ff 	mov.w	r3, #4294967295
 800124a:	483a      	ldr	r0, [pc, #232]	; (8001334 <HAL_GPIO_EXTI_Callback+0x308>)
 800124c:	f004 fc7b 	bl	8005b46 <HAL_UART_Transmit>
						HAL_MAX_DELAY);
				if (selected_button == 3) {
 8001250:	4b40      	ldr	r3, [pc, #256]	; (8001354 <HAL_GPIO_EXTI_Callback+0x328>)
 8001252:	781b      	ldrb	r3, [r3, #0]
 8001254:	b2db      	uxtb	r3, r3
 8001256:	2b03      	cmp	r3, #3
 8001258:	d105      	bne.n	8001266 <HAL_GPIO_EXTI_Callback+0x23a>
					selected_button = 0;
 800125a:	4b3e      	ldr	r3, [pc, #248]	; (8001354 <HAL_GPIO_EXTI_Callback+0x328>)
 800125c:	2200      	movs	r2, #0
 800125e:	701a      	strb	r2, [r3, #0]
					reset_all_output();
 8001260:	f7ff fa8e 	bl	8000780 <reset_all_output>
				} else {
					reset_all_output();
					selected_button = 3;
				}
			}
			break;
 8001264:	e0cc      	b.n	8001400 <HAL_GPIO_EXTI_Callback+0x3d4>
					reset_all_output();
 8001266:	f7ff fa8b 	bl	8000780 <reset_all_output>
					selected_button = 3;
 800126a:	4b3a      	ldr	r3, [pc, #232]	; (8001354 <HAL_GPIO_EXTI_Callback+0x328>)
 800126c:	2203      	movs	r2, #3
 800126e:	701a      	strb	r2, [r3, #0]
			break;
 8001270:	e0c6      	b.n	8001400 <HAL_GPIO_EXTI_Callback+0x3d4>
		case GPIO_PIN_4:
			if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) == 1) {
 8001272:	2110      	movs	r1, #16
 8001274:	4830      	ldr	r0, [pc, #192]	; (8001338 <HAL_GPIO_EXTI_Callback+0x30c>)
 8001276:	f002 f837 	bl	80032e8 <HAL_GPIO_ReadPin>
 800127a:	4603      	mov	r3, r0
 800127c:	2b01      	cmp	r3, #1
 800127e:	f040 80c1 	bne.w	8001404 <HAL_GPIO_EXTI_Callback+0x3d8>
				HAL_UART_Transmit(&huart1, (uint8_t*)message_sw4, strlen(message_sw3),
 8001282:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001286:	4618      	mov	r0, r3
 8001288:	f7fe ff60 	bl	800014c <strlen>
 800128c:	4603      	mov	r3, r0
 800128e:	b29a      	uxth	r2, r3
 8001290:	f107 0174 	add.w	r1, r7, #116	; 0x74
 8001294:	f04f 33ff 	mov.w	r3, #4294967295
 8001298:	4826      	ldr	r0, [pc, #152]	; (8001334 <HAL_GPIO_EXTI_Callback+0x308>)
 800129a:	f004 fc54 	bl	8005b46 <HAL_UART_Transmit>
						HAL_MAX_DELAY);
				if (selected_button == 4) {
 800129e:	4b2d      	ldr	r3, [pc, #180]	; (8001354 <HAL_GPIO_EXTI_Callback+0x328>)
 80012a0:	781b      	ldrb	r3, [r3, #0]
 80012a2:	b2db      	uxtb	r3, r3
 80012a4:	2b04      	cmp	r3, #4
 80012a6:	d105      	bne.n	80012b4 <HAL_GPIO_EXTI_Callback+0x288>
					selected_button = 0;
 80012a8:	4b2a      	ldr	r3, [pc, #168]	; (8001354 <HAL_GPIO_EXTI_Callback+0x328>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	701a      	strb	r2, [r3, #0]
					reset_all_output();
 80012ae:	f7ff fa67 	bl	8000780 <reset_all_output>
				} else {
					reset_all_output();
					selected_button = 4;
				}
			}
			break;
 80012b2:	e0a7      	b.n	8001404 <HAL_GPIO_EXTI_Callback+0x3d8>
					reset_all_output();
 80012b4:	f7ff fa64 	bl	8000780 <reset_all_output>
					selected_button = 4;
 80012b8:	4b26      	ldr	r3, [pc, #152]	; (8001354 <HAL_GPIO_EXTI_Callback+0x328>)
 80012ba:	2204      	movs	r2, #4
 80012bc:	701a      	strb	r2, [r3, #0]
			break;
 80012be:	e0a1      	b.n	8001404 <HAL_GPIO_EXTI_Callback+0x3d8>
		case GPIO_PIN_5:
			if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5) == 1) {
 80012c0:	2120      	movs	r1, #32
 80012c2:	481d      	ldr	r0, [pc, #116]	; (8001338 <HAL_GPIO_EXTI_Callback+0x30c>)
 80012c4:	f002 f810 	bl	80032e8 <HAL_GPIO_ReadPin>
 80012c8:	4603      	mov	r3, r0
 80012ca:	2b01      	cmp	r3, #1
 80012cc:	f040 809c 	bne.w	8001408 <HAL_GPIO_EXTI_Callback+0x3dc>
				HAL_UART_Transmit(&huart1, (uint8_t*)message_sw5, strlen(message_sw3),
 80012d0:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80012d4:	4618      	mov	r0, r3
 80012d6:	f7fe ff39 	bl	800014c <strlen>
 80012da:	4603      	mov	r3, r0
 80012dc:	b29a      	uxth	r2, r3
 80012de:	f107 015c 	add.w	r1, r7, #92	; 0x5c
 80012e2:	f04f 33ff 	mov.w	r3, #4294967295
 80012e6:	4813      	ldr	r0, [pc, #76]	; (8001334 <HAL_GPIO_EXTI_Callback+0x308>)
 80012e8:	f004 fc2d 	bl	8005b46 <HAL_UART_Transmit>
						HAL_MAX_DELAY);
				if (selected_button == 5) {
 80012ec:	4b19      	ldr	r3, [pc, #100]	; (8001354 <HAL_GPIO_EXTI_Callback+0x328>)
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	b2db      	uxtb	r3, r3
 80012f2:	2b05      	cmp	r3, #5
 80012f4:	d105      	bne.n	8001302 <HAL_GPIO_EXTI_Callback+0x2d6>
					selected_button = 0;
 80012f6:	4b17      	ldr	r3, [pc, #92]	; (8001354 <HAL_GPIO_EXTI_Callback+0x328>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	701a      	strb	r2, [r3, #0]
					reset_all_output();
 80012fc:	f7ff fa40 	bl	8000780 <reset_all_output>
				} else {
					reset_all_output();
					selected_button = 5;
				}
			}
			break;
 8001300:	e082      	b.n	8001408 <HAL_GPIO_EXTI_Callback+0x3dc>
					reset_all_output();
 8001302:	f7ff fa3d 	bl	8000780 <reset_all_output>
					selected_button = 5;
 8001306:	4b13      	ldr	r3, [pc, #76]	; (8001354 <HAL_GPIO_EXTI_Callback+0x328>)
 8001308:	2205      	movs	r2, #5
 800130a:	701a      	strb	r2, [r3, #0]
			break;
 800130c:	e07c      	b.n	8001408 <HAL_GPIO_EXTI_Callback+0x3dc>
 800130e:	bf00      	nop
 8001310:	080068f8 	.word	0x080068f8
 8001314:	08006910 	.word	0x08006910
 8001318:	08006928 	.word	0x08006928
 800131c:	08006940 	.word	0x08006940
 8001320:	08006958 	.word	0x08006958
 8001324:	08006970 	.word	0x08006970
 8001328:	080068c8 	.word	0x080068c8
 800132c:	200000f4 	.word	0x200000f4
 8001330:	080068dc 	.word	0x080068dc
 8001334:	20000328 	.word	0x20000328
 8001338:	40010800 	.word	0x40010800
 800133c:	200002a0 	.word	0x200002a0
 8001340:	200000e1 	.word	0x200000e1
 8001344:	200001c8 	.word	0x200001c8
 8001348:	200000f0 	.word	0x200000f0
 800134c:	20000258 	.word	0x20000258
 8001350:	2000000d 	.word	0x2000000d
 8001354:	200000e8 	.word	0x200000e8
		case GPIO_PIN_6:
			if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6) == 1) {
 8001358:	2140      	movs	r1, #64	; 0x40
 800135a:	4832      	ldr	r0, [pc, #200]	; (8001424 <HAL_GPIO_EXTI_Callback+0x3f8>)
 800135c:	f001 ffc4 	bl	80032e8 <HAL_GPIO_ReadPin>
 8001360:	4603      	mov	r3, r0
 8001362:	2b01      	cmp	r3, #1
 8001364:	d152      	bne.n	800140c <HAL_GPIO_EXTI_Callback+0x3e0>
				HAL_UART_Transmit(&huart1, (uint8_t*)message_sw6, strlen(message_sw3),
 8001366:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800136a:	4618      	mov	r0, r3
 800136c:	f7fe feee 	bl	800014c <strlen>
 8001370:	4603      	mov	r3, r0
 8001372:	b29a      	uxth	r2, r3
 8001374:	f107 0144 	add.w	r1, r7, #68	; 0x44
 8001378:	f04f 33ff 	mov.w	r3, #4294967295
 800137c:	482a      	ldr	r0, [pc, #168]	; (8001428 <HAL_GPIO_EXTI_Callback+0x3fc>)
 800137e:	f004 fbe2 	bl	8005b46 <HAL_UART_Transmit>
						HAL_MAX_DELAY);
				if (selected_button == 6) {
 8001382:	4b2a      	ldr	r3, [pc, #168]	; (800142c <HAL_GPIO_EXTI_Callback+0x400>)
 8001384:	781b      	ldrb	r3, [r3, #0]
 8001386:	b2db      	uxtb	r3, r3
 8001388:	2b06      	cmp	r3, #6
 800138a:	d105      	bne.n	8001398 <HAL_GPIO_EXTI_Callback+0x36c>
					reset_all_output();
 800138c:	f7ff f9f8 	bl	8000780 <reset_all_output>
					selected_button = 0;
 8001390:	4b26      	ldr	r3, [pc, #152]	; (800142c <HAL_GPIO_EXTI_Callback+0x400>)
 8001392:	2200      	movs	r2, #0
 8001394:	701a      	strb	r2, [r3, #0]
				} else {
					reset_all_output();
					selected_button = 6;
				}
			}
			break;
 8001396:	e039      	b.n	800140c <HAL_GPIO_EXTI_Callback+0x3e0>
					reset_all_output();
 8001398:	f7ff f9f2 	bl	8000780 <reset_all_output>
					selected_button = 6;
 800139c:	4b23      	ldr	r3, [pc, #140]	; (800142c <HAL_GPIO_EXTI_Callback+0x400>)
 800139e:	2206      	movs	r2, #6
 80013a0:	701a      	strb	r2, [r3, #0]
			break;
 80013a2:	e033      	b.n	800140c <HAL_GPIO_EXTI_Callback+0x3e0>
		case GPIO_PIN_7:
			if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7) == 1) {
 80013a4:	2180      	movs	r1, #128	; 0x80
 80013a6:	481f      	ldr	r0, [pc, #124]	; (8001424 <HAL_GPIO_EXTI_Callback+0x3f8>)
 80013a8:	f001 ff9e 	bl	80032e8 <HAL_GPIO_ReadPin>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b01      	cmp	r3, #1
 80013b0:	d12e      	bne.n	8001410 <HAL_GPIO_EXTI_Callback+0x3e4>
				HAL_UART_Transmit(&huart1, (uint8_t*)message_sw7, strlen(message_sw3),
 80013b2:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80013b6:	4618      	mov	r0, r3
 80013b8:	f7fe fec8 	bl	800014c <strlen>
 80013bc:	4603      	mov	r3, r0
 80013be:	b29a      	uxth	r2, r3
 80013c0:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 80013c4:	f04f 33ff 	mov.w	r3, #4294967295
 80013c8:	4817      	ldr	r0, [pc, #92]	; (8001428 <HAL_GPIO_EXTI_Callback+0x3fc>)
 80013ca:	f004 fbbc 	bl	8005b46 <HAL_UART_Transmit>
						HAL_MAX_DELAY);
				if (selected_button == 7) {
 80013ce:	4b17      	ldr	r3, [pc, #92]	; (800142c <HAL_GPIO_EXTI_Callback+0x400>)
 80013d0:	781b      	ldrb	r3, [r3, #0]
 80013d2:	b2db      	uxtb	r3, r3
 80013d4:	2b07      	cmp	r3, #7
 80013d6:	d10b      	bne.n	80013f0 <HAL_GPIO_EXTI_Callback+0x3c4>
					selected_button = 0;
 80013d8:	4b14      	ldr	r3, [pc, #80]	; (800142c <HAL_GPIO_EXTI_Callback+0x400>)
 80013da:	2200      	movs	r2, #0
 80013dc:	701a      	strb	r2, [r3, #0]
					reset_all_output();
 80013de:	f7ff f9cf 	bl	8000780 <reset_all_output>
					clearButton = true;
 80013e2:	4b13      	ldr	r3, [pc, #76]	; (8001430 <HAL_GPIO_EXTI_Callback+0x404>)
 80013e4:	2201      	movs	r2, #1
 80013e6:	701a      	strb	r2, [r3, #0]
					HAL_TIM_Base_Start_IT(&htim4);
 80013e8:	4812      	ldr	r0, [pc, #72]	; (8001434 <HAL_GPIO_EXTI_Callback+0x408>)
 80013ea:	f003 fc27 	bl	8004c3c <HAL_TIM_Base_Start_IT>
				} else {
					reset_all_output();
					selected_button = 7;
				}
			}
			break;
 80013ee:	e00f      	b.n	8001410 <HAL_GPIO_EXTI_Callback+0x3e4>
					reset_all_output();
 80013f0:	f7ff f9c6 	bl	8000780 <reset_all_output>
					selected_button = 7;
 80013f4:	4b0d      	ldr	r3, [pc, #52]	; (800142c <HAL_GPIO_EXTI_Callback+0x400>)
 80013f6:	2207      	movs	r2, #7
 80013f8:	701a      	strb	r2, [r3, #0]
			break;
 80013fa:	e009      	b.n	8001410 <HAL_GPIO_EXTI_Callback+0x3e4>
		}
	}
 80013fc:	bf00      	nop
 80013fe:	e008      	b.n	8001412 <HAL_GPIO_EXTI_Callback+0x3e6>
			break;
 8001400:	bf00      	nop
 8001402:	e006      	b.n	8001412 <HAL_GPIO_EXTI_Callback+0x3e6>
			break;
 8001404:	bf00      	nop
 8001406:	e004      	b.n	8001412 <HAL_GPIO_EXTI_Callback+0x3e6>
			break;
 8001408:	bf00      	nop
 800140a:	e002      	b.n	8001412 <HAL_GPIO_EXTI_Callback+0x3e6>
			break;
 800140c:	bf00      	nop
 800140e:	e000      	b.n	8001412 <HAL_GPIO_EXTI_Callback+0x3e6>
			break;
 8001410:	bf00      	nop
	//	uint32_t i = 100000;
	//	while (i-- > 0) {
	//		asm("nop");
	//	}
	enable_all_exti_it();
 8001412:	f7ff fdef 	bl	8000ff4 <enable_all_exti_it>
	HAL_TIM_Base_Start_IT(&htim1);
 8001416:	4808      	ldr	r0, [pc, #32]	; (8001438 <HAL_GPIO_EXTI_Callback+0x40c>)
 8001418:	f003 fc10 	bl	8004c3c <HAL_TIM_Base_Start_IT>
}
 800141c:	37c0      	adds	r7, #192	; 0xc0
 800141e:	46bd      	mov	sp, r7
 8001420:	bdb0      	pop	{r4, r5, r7, pc}
 8001422:	bf00      	nop
 8001424:	40010800 	.word	0x40010800
 8001428:	20000328 	.word	0x20000328
 800142c:	200000e8 	.word	0x200000e8
 8001430:	200000fd 	.word	0x200000fd
 8001434:	200001c8 	.word	0x200001c8
 8001438:	20000258 	.word	0x20000258

0800143c <eeprom_write>:
void eeprom_write(uint8_t addr, uint8_t data){
 800143c:	b580      	push	{r7, lr}
 800143e:	b082      	sub	sp, #8
 8001440:	af00      	add	r7, sp, #0
 8001442:	4603      	mov	r3, r0
 8001444:	460a      	mov	r2, r1
 8001446:	71fb      	strb	r3, [r7, #7]
 8001448:	4613      	mov	r3, r2
 800144a:	71bb      	strb	r3, [r7, #6]
	 *   0x05   |  F5_DURATION
	 *
	 *	 0x06   |  credit
	 *
	 * */
	switch(addr){
 800144c:	79fb      	ldrb	r3, [r7, #7]
 800144e:	3b01      	subs	r3, #1
 8001450:	2b05      	cmp	r3, #5
 8001452:	d839      	bhi.n	80014c8 <eeprom_write+0x8c>
 8001454:	a201      	add	r2, pc, #4	; (adr r2, 800145c <eeprom_write+0x20>)
 8001456:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800145a:	bf00      	nop
 800145c:	08001475 	.word	0x08001475
 8001460:	08001483 	.word	0x08001483
 8001464:	08001491 	.word	0x08001491
 8001468:	0800149f 	.word	0x0800149f
 800146c:	080014ad 	.word	0x080014ad
 8001470:	080014bb 	.word	0x080014bb
	case 0x01:
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, data);
 8001474:	79bb      	ldrb	r3, [r7, #6]
 8001476:	461a      	mov	r2, r3
 8001478:	2101      	movs	r1, #1
 800147a:	4815      	ldr	r0, [pc, #84]	; (80014d0 <eeprom_write+0x94>)
 800147c:	f003 f8f2 	bl	8004664 <HAL_RTCEx_BKUPWrite>
		break;
 8001480:	e022      	b.n	80014c8 <eeprom_write+0x8c>
	case 0x02:
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR2, data);
 8001482:	79bb      	ldrb	r3, [r7, #6]
 8001484:	461a      	mov	r2, r3
 8001486:	2102      	movs	r1, #2
 8001488:	4811      	ldr	r0, [pc, #68]	; (80014d0 <eeprom_write+0x94>)
 800148a:	f003 f8eb 	bl	8004664 <HAL_RTCEx_BKUPWrite>
		break;
 800148e:	e01b      	b.n	80014c8 <eeprom_write+0x8c>
	case 0x03:
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR3, data);
 8001490:	79bb      	ldrb	r3, [r7, #6]
 8001492:	461a      	mov	r2, r3
 8001494:	2103      	movs	r1, #3
 8001496:	480e      	ldr	r0, [pc, #56]	; (80014d0 <eeprom_write+0x94>)
 8001498:	f003 f8e4 	bl	8004664 <HAL_RTCEx_BKUPWrite>
		break;
 800149c:	e014      	b.n	80014c8 <eeprom_write+0x8c>
	case 0x04:
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR4, data);
 800149e:	79bb      	ldrb	r3, [r7, #6]
 80014a0:	461a      	mov	r2, r3
 80014a2:	2104      	movs	r1, #4
 80014a4:	480a      	ldr	r0, [pc, #40]	; (80014d0 <eeprom_write+0x94>)
 80014a6:	f003 f8dd 	bl	8004664 <HAL_RTCEx_BKUPWrite>
		break;
 80014aa:	e00d      	b.n	80014c8 <eeprom_write+0x8c>
	case 0x05:
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR5, data);
 80014ac:	79bb      	ldrb	r3, [r7, #6]
 80014ae:	461a      	mov	r2, r3
 80014b0:	2105      	movs	r1, #5
 80014b2:	4807      	ldr	r0, [pc, #28]	; (80014d0 <eeprom_write+0x94>)
 80014b4:	f003 f8d6 	bl	8004664 <HAL_RTCEx_BKUPWrite>
		break;
 80014b8:	e006      	b.n	80014c8 <eeprom_write+0x8c>
	case 0x06:
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR6, data);
 80014ba:	79bb      	ldrb	r3, [r7, #6]
 80014bc:	461a      	mov	r2, r3
 80014be:	2106      	movs	r1, #6
 80014c0:	4803      	ldr	r0, [pc, #12]	; (80014d0 <eeprom_write+0x94>)
 80014c2:	f003 f8cf 	bl	8004664 <HAL_RTCEx_BKUPWrite>
		break;
 80014c6:	bf00      	nop
	}

}
 80014c8:	bf00      	nop
 80014ca:	3708      	adds	r7, #8
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	2000015c 	.word	0x2000015c

080014d4 <set_add_duration_of_function>:
//uint8_t eeprom_read(uint8_t addr){
//	uint8_t recv_data;
//	HAL_I2C_Mem_Read(&hi2c1, EEPROM_ADDR, addr, 0xFF, &recv_data, 1, HAL_MAX_DELAY);
//}
void set_add_duration_of_function(uint8_t _selected_menu){
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b082      	sub	sp, #8
 80014d8:	af00      	add	r7, sp, #0
 80014da:	4603      	mov	r3, r0
 80014dc:	71fb      	strb	r3, [r7, #7]
	if(_selected_menu > 0){
 80014de:	79fb      	ldrb	r3, [r7, #7]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d075      	beq.n	80015d0 <set_add_duration_of_function+0xfc>
		switch (_selected_menu) {
 80014e4:	79fb      	ldrb	r3, [r7, #7]
 80014e6:	3b01      	subs	r3, #1
 80014e8:	2b04      	cmp	r3, #4
 80014ea:	d87c      	bhi.n	80015e6 <set_add_duration_of_function+0x112>
 80014ec:	a201      	add	r2, pc, #4	; (adr r2, 80014f4 <set_add_duration_of_function+0x20>)
 80014ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014f2:	bf00      	nop
 80014f4:	08001509 	.word	0x08001509
 80014f8:	08001531 	.word	0x08001531
 80014fc:	08001559 	.word	0x08001559
 8001500:	08001581 	.word	0x08001581
 8001504:	080015a9 	.word	0x080015a9
		case 1:
			if(F1_DURATION < 99){
 8001508:	4b39      	ldr	r3, [pc, #228]	; (80015f0 <set_add_duration_of_function+0x11c>)
 800150a:	781b      	ldrb	r3, [r3, #0]
 800150c:	b2db      	uxtb	r3, r3
 800150e:	2b62      	cmp	r3, #98	; 0x62
 8001510:	d860      	bhi.n	80015d4 <set_add_duration_of_function+0x100>
				F1_DURATION += 1;
 8001512:	4b37      	ldr	r3, [pc, #220]	; (80015f0 <set_add_duration_of_function+0x11c>)
 8001514:	781b      	ldrb	r3, [r3, #0]
 8001516:	b2db      	uxtb	r3, r3
 8001518:	3301      	adds	r3, #1
 800151a:	b2da      	uxtb	r2, r3
 800151c:	4b34      	ldr	r3, [pc, #208]	; (80015f0 <set_add_duration_of_function+0x11c>)
 800151e:	701a      	strb	r2, [r3, #0]
				eeprom_write(0x01,F1_DURATION);
 8001520:	4b33      	ldr	r3, [pc, #204]	; (80015f0 <set_add_duration_of_function+0x11c>)
 8001522:	781b      	ldrb	r3, [r3, #0]
 8001524:	b2db      	uxtb	r3, r3
 8001526:	4619      	mov	r1, r3
 8001528:	2001      	movs	r0, #1
 800152a:	f7ff ff87 	bl	800143c <eeprom_write>
			}
			break;
 800152e:	e051      	b.n	80015d4 <set_add_duration_of_function+0x100>
		case 2:
			if(F2_DURATION < 99){
 8001530:	4b30      	ldr	r3, [pc, #192]	; (80015f4 <set_add_duration_of_function+0x120>)
 8001532:	781b      	ldrb	r3, [r3, #0]
 8001534:	b2db      	uxtb	r3, r3
 8001536:	2b62      	cmp	r3, #98	; 0x62
 8001538:	d84e      	bhi.n	80015d8 <set_add_duration_of_function+0x104>
				F2_DURATION += 1;
 800153a:	4b2e      	ldr	r3, [pc, #184]	; (80015f4 <set_add_duration_of_function+0x120>)
 800153c:	781b      	ldrb	r3, [r3, #0]
 800153e:	b2db      	uxtb	r3, r3
 8001540:	3301      	adds	r3, #1
 8001542:	b2da      	uxtb	r2, r3
 8001544:	4b2b      	ldr	r3, [pc, #172]	; (80015f4 <set_add_duration_of_function+0x120>)
 8001546:	701a      	strb	r2, [r3, #0]
				eeprom_write(0x02,F2_DURATION);
 8001548:	4b2a      	ldr	r3, [pc, #168]	; (80015f4 <set_add_duration_of_function+0x120>)
 800154a:	781b      	ldrb	r3, [r3, #0]
 800154c:	b2db      	uxtb	r3, r3
 800154e:	4619      	mov	r1, r3
 8001550:	2002      	movs	r0, #2
 8001552:	f7ff ff73 	bl	800143c <eeprom_write>
			}
			break;
 8001556:	e03f      	b.n	80015d8 <set_add_duration_of_function+0x104>
		case 3:
			if(F3_DURATION < 99){
 8001558:	4b27      	ldr	r3, [pc, #156]	; (80015f8 <set_add_duration_of_function+0x124>)
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	b2db      	uxtb	r3, r3
 800155e:	2b62      	cmp	r3, #98	; 0x62
 8001560:	d83c      	bhi.n	80015dc <set_add_duration_of_function+0x108>
				F3_DURATION += 1;
 8001562:	4b25      	ldr	r3, [pc, #148]	; (80015f8 <set_add_duration_of_function+0x124>)
 8001564:	781b      	ldrb	r3, [r3, #0]
 8001566:	b2db      	uxtb	r3, r3
 8001568:	3301      	adds	r3, #1
 800156a:	b2da      	uxtb	r2, r3
 800156c:	4b22      	ldr	r3, [pc, #136]	; (80015f8 <set_add_duration_of_function+0x124>)
 800156e:	701a      	strb	r2, [r3, #0]
				eeprom_write(0x03,F3_DURATION);
 8001570:	4b21      	ldr	r3, [pc, #132]	; (80015f8 <set_add_duration_of_function+0x124>)
 8001572:	781b      	ldrb	r3, [r3, #0]
 8001574:	b2db      	uxtb	r3, r3
 8001576:	4619      	mov	r1, r3
 8001578:	2003      	movs	r0, #3
 800157a:	f7ff ff5f 	bl	800143c <eeprom_write>
			}
			break;
 800157e:	e02d      	b.n	80015dc <set_add_duration_of_function+0x108>
		case 4:
			if(F4_DURATION < 99){
 8001580:	4b1e      	ldr	r3, [pc, #120]	; (80015fc <set_add_duration_of_function+0x128>)
 8001582:	781b      	ldrb	r3, [r3, #0]
 8001584:	b2db      	uxtb	r3, r3
 8001586:	2b62      	cmp	r3, #98	; 0x62
 8001588:	d82a      	bhi.n	80015e0 <set_add_duration_of_function+0x10c>
				F4_DURATION += 1;
 800158a:	4b1c      	ldr	r3, [pc, #112]	; (80015fc <set_add_duration_of_function+0x128>)
 800158c:	781b      	ldrb	r3, [r3, #0]
 800158e:	b2db      	uxtb	r3, r3
 8001590:	3301      	adds	r3, #1
 8001592:	b2da      	uxtb	r2, r3
 8001594:	4b19      	ldr	r3, [pc, #100]	; (80015fc <set_add_duration_of_function+0x128>)
 8001596:	701a      	strb	r2, [r3, #0]
				eeprom_write(0x04,F4_DURATION);
 8001598:	4b18      	ldr	r3, [pc, #96]	; (80015fc <set_add_duration_of_function+0x128>)
 800159a:	781b      	ldrb	r3, [r3, #0]
 800159c:	b2db      	uxtb	r3, r3
 800159e:	4619      	mov	r1, r3
 80015a0:	2004      	movs	r0, #4
 80015a2:	f7ff ff4b 	bl	800143c <eeprom_write>
			}
			break;
 80015a6:	e01b      	b.n	80015e0 <set_add_duration_of_function+0x10c>
		case 5:
			if(F5_DURATION < 99){
 80015a8:	4b15      	ldr	r3, [pc, #84]	; (8001600 <set_add_duration_of_function+0x12c>)
 80015aa:	781b      	ldrb	r3, [r3, #0]
 80015ac:	b2db      	uxtb	r3, r3
 80015ae:	2b62      	cmp	r3, #98	; 0x62
 80015b0:	d818      	bhi.n	80015e4 <set_add_duration_of_function+0x110>
				F5_DURATION += 1;
 80015b2:	4b13      	ldr	r3, [pc, #76]	; (8001600 <set_add_duration_of_function+0x12c>)
 80015b4:	781b      	ldrb	r3, [r3, #0]
 80015b6:	b2db      	uxtb	r3, r3
 80015b8:	3301      	adds	r3, #1
 80015ba:	b2da      	uxtb	r2, r3
 80015bc:	4b10      	ldr	r3, [pc, #64]	; (8001600 <set_add_duration_of_function+0x12c>)
 80015be:	701a      	strb	r2, [r3, #0]
				eeprom_write(0x05,F5_DURATION);
 80015c0:	4b0f      	ldr	r3, [pc, #60]	; (8001600 <set_add_duration_of_function+0x12c>)
 80015c2:	781b      	ldrb	r3, [r3, #0]
 80015c4:	b2db      	uxtb	r3, r3
 80015c6:	4619      	mov	r1, r3
 80015c8:	2005      	movs	r0, #5
 80015ca:	f7ff ff37 	bl	800143c <eeprom_write>
			}
			break;
 80015ce:	e009      	b.n	80015e4 <set_add_duration_of_function+0x110>
		}
	}
 80015d0:	bf00      	nop
 80015d2:	e008      	b.n	80015e6 <set_add_duration_of_function+0x112>
			break;
 80015d4:	bf00      	nop
 80015d6:	e006      	b.n	80015e6 <set_add_duration_of_function+0x112>
			break;
 80015d8:	bf00      	nop
 80015da:	e004      	b.n	80015e6 <set_add_duration_of_function+0x112>
			break;
 80015dc:	bf00      	nop
 80015de:	e002      	b.n	80015e6 <set_add_duration_of_function+0x112>
			break;
 80015e0:	bf00      	nop
 80015e2:	e000      	b.n	80015e6 <set_add_duration_of_function+0x112>
			break;
 80015e4:	bf00      	nop
}
 80015e6:	bf00      	nop
 80015e8:	3708      	adds	r7, #8
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	20000013 	.word	0x20000013
 80015f4:	20000014 	.word	0x20000014
 80015f8:	20000015 	.word	0x20000015
 80015fc:	20000016 	.word	0x20000016
 8001600:	20000017 	.word	0x20000017

08001604 <set_substract_duration_of_function>:

void set_substract_duration_of_function(uint8_t _selected_menu){
 8001604:	b580      	push	{r7, lr}
 8001606:	b082      	sub	sp, #8
 8001608:	af00      	add	r7, sp, #0
 800160a:	4603      	mov	r3, r0
 800160c:	71fb      	strb	r3, [r7, #7]
	if(_selected_menu > 0){
 800160e:	79fb      	ldrb	r3, [r7, #7]
 8001610:	2b00      	cmp	r3, #0
 8001612:	d075      	beq.n	8001700 <set_substract_duration_of_function+0xfc>
		switch (_selected_menu) {
 8001614:	79fb      	ldrb	r3, [r7, #7]
 8001616:	3b01      	subs	r3, #1
 8001618:	2b04      	cmp	r3, #4
 800161a:	d87c      	bhi.n	8001716 <set_substract_duration_of_function+0x112>
 800161c:	a201      	add	r2, pc, #4	; (adr r2, 8001624 <set_substract_duration_of_function+0x20>)
 800161e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001622:	bf00      	nop
 8001624:	08001639 	.word	0x08001639
 8001628:	08001661 	.word	0x08001661
 800162c:	08001689 	.word	0x08001689
 8001630:	080016b1 	.word	0x080016b1
 8001634:	080016d9 	.word	0x080016d9
		case 1:
			if(F1_DURATION >0){
 8001638:	4b39      	ldr	r3, [pc, #228]	; (8001720 <set_substract_duration_of_function+0x11c>)
 800163a:	781b      	ldrb	r3, [r3, #0]
 800163c:	b2db      	uxtb	r3, r3
 800163e:	2b00      	cmp	r3, #0
 8001640:	d060      	beq.n	8001704 <set_substract_duration_of_function+0x100>
				F1_DURATION -= 1;
 8001642:	4b37      	ldr	r3, [pc, #220]	; (8001720 <set_substract_duration_of_function+0x11c>)
 8001644:	781b      	ldrb	r3, [r3, #0]
 8001646:	b2db      	uxtb	r3, r3
 8001648:	3b01      	subs	r3, #1
 800164a:	b2da      	uxtb	r2, r3
 800164c:	4b34      	ldr	r3, [pc, #208]	; (8001720 <set_substract_duration_of_function+0x11c>)
 800164e:	701a      	strb	r2, [r3, #0]
				eeprom_write(0x01,F1_DURATION);
 8001650:	4b33      	ldr	r3, [pc, #204]	; (8001720 <set_substract_duration_of_function+0x11c>)
 8001652:	781b      	ldrb	r3, [r3, #0]
 8001654:	b2db      	uxtb	r3, r3
 8001656:	4619      	mov	r1, r3
 8001658:	2001      	movs	r0, #1
 800165a:	f7ff feef 	bl	800143c <eeprom_write>
			}
			break;
 800165e:	e051      	b.n	8001704 <set_substract_duration_of_function+0x100>
		case 2:
			if(F2_DURATION >0){
 8001660:	4b30      	ldr	r3, [pc, #192]	; (8001724 <set_substract_duration_of_function+0x120>)
 8001662:	781b      	ldrb	r3, [r3, #0]
 8001664:	b2db      	uxtb	r3, r3
 8001666:	2b00      	cmp	r3, #0
 8001668:	d04e      	beq.n	8001708 <set_substract_duration_of_function+0x104>
				F2_DURATION -= 1;
 800166a:	4b2e      	ldr	r3, [pc, #184]	; (8001724 <set_substract_duration_of_function+0x120>)
 800166c:	781b      	ldrb	r3, [r3, #0]
 800166e:	b2db      	uxtb	r3, r3
 8001670:	3b01      	subs	r3, #1
 8001672:	b2da      	uxtb	r2, r3
 8001674:	4b2b      	ldr	r3, [pc, #172]	; (8001724 <set_substract_duration_of_function+0x120>)
 8001676:	701a      	strb	r2, [r3, #0]
				eeprom_write(0x02,F2_DURATION);
 8001678:	4b2a      	ldr	r3, [pc, #168]	; (8001724 <set_substract_duration_of_function+0x120>)
 800167a:	781b      	ldrb	r3, [r3, #0]
 800167c:	b2db      	uxtb	r3, r3
 800167e:	4619      	mov	r1, r3
 8001680:	2002      	movs	r0, #2
 8001682:	f7ff fedb 	bl	800143c <eeprom_write>
			}
			break;
 8001686:	e03f      	b.n	8001708 <set_substract_duration_of_function+0x104>
		case 3:
			if(F3_DURATION >0){
 8001688:	4b27      	ldr	r3, [pc, #156]	; (8001728 <set_substract_duration_of_function+0x124>)
 800168a:	781b      	ldrb	r3, [r3, #0]
 800168c:	b2db      	uxtb	r3, r3
 800168e:	2b00      	cmp	r3, #0
 8001690:	d03c      	beq.n	800170c <set_substract_duration_of_function+0x108>
				F3_DURATION -= 1;
 8001692:	4b25      	ldr	r3, [pc, #148]	; (8001728 <set_substract_duration_of_function+0x124>)
 8001694:	781b      	ldrb	r3, [r3, #0]
 8001696:	b2db      	uxtb	r3, r3
 8001698:	3b01      	subs	r3, #1
 800169a:	b2da      	uxtb	r2, r3
 800169c:	4b22      	ldr	r3, [pc, #136]	; (8001728 <set_substract_duration_of_function+0x124>)
 800169e:	701a      	strb	r2, [r3, #0]
				eeprom_write(0x03,F3_DURATION);
 80016a0:	4b21      	ldr	r3, [pc, #132]	; (8001728 <set_substract_duration_of_function+0x124>)
 80016a2:	781b      	ldrb	r3, [r3, #0]
 80016a4:	b2db      	uxtb	r3, r3
 80016a6:	4619      	mov	r1, r3
 80016a8:	2003      	movs	r0, #3
 80016aa:	f7ff fec7 	bl	800143c <eeprom_write>
			}
			break;
 80016ae:	e02d      	b.n	800170c <set_substract_duration_of_function+0x108>
		case 4:
			if(F4_DURATION >0){
 80016b0:	4b1e      	ldr	r3, [pc, #120]	; (800172c <set_substract_duration_of_function+0x128>)
 80016b2:	781b      	ldrb	r3, [r3, #0]
 80016b4:	b2db      	uxtb	r3, r3
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d02a      	beq.n	8001710 <set_substract_duration_of_function+0x10c>
				F4_DURATION -= 1;
 80016ba:	4b1c      	ldr	r3, [pc, #112]	; (800172c <set_substract_duration_of_function+0x128>)
 80016bc:	781b      	ldrb	r3, [r3, #0]
 80016be:	b2db      	uxtb	r3, r3
 80016c0:	3b01      	subs	r3, #1
 80016c2:	b2da      	uxtb	r2, r3
 80016c4:	4b19      	ldr	r3, [pc, #100]	; (800172c <set_substract_duration_of_function+0x128>)
 80016c6:	701a      	strb	r2, [r3, #0]
				eeprom_write(0x04,F4_DURATION);
 80016c8:	4b18      	ldr	r3, [pc, #96]	; (800172c <set_substract_duration_of_function+0x128>)
 80016ca:	781b      	ldrb	r3, [r3, #0]
 80016cc:	b2db      	uxtb	r3, r3
 80016ce:	4619      	mov	r1, r3
 80016d0:	2004      	movs	r0, #4
 80016d2:	f7ff feb3 	bl	800143c <eeprom_write>
			}
			break;
 80016d6:	e01b      	b.n	8001710 <set_substract_duration_of_function+0x10c>
		case 5:
			if(F5_DURATION >0){
 80016d8:	4b15      	ldr	r3, [pc, #84]	; (8001730 <set_substract_duration_of_function+0x12c>)
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	b2db      	uxtb	r3, r3
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d018      	beq.n	8001714 <set_substract_duration_of_function+0x110>
				F5_DURATION -= 1;
 80016e2:	4b13      	ldr	r3, [pc, #76]	; (8001730 <set_substract_duration_of_function+0x12c>)
 80016e4:	781b      	ldrb	r3, [r3, #0]
 80016e6:	b2db      	uxtb	r3, r3
 80016e8:	3b01      	subs	r3, #1
 80016ea:	b2da      	uxtb	r2, r3
 80016ec:	4b10      	ldr	r3, [pc, #64]	; (8001730 <set_substract_duration_of_function+0x12c>)
 80016ee:	701a      	strb	r2, [r3, #0]
				eeprom_write(0x05,F5_DURATION);
 80016f0:	4b0f      	ldr	r3, [pc, #60]	; (8001730 <set_substract_duration_of_function+0x12c>)
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	b2db      	uxtb	r3, r3
 80016f6:	4619      	mov	r1, r3
 80016f8:	2005      	movs	r0, #5
 80016fa:	f7ff fe9f 	bl	800143c <eeprom_write>
			}
			break;
 80016fe:	e009      	b.n	8001714 <set_substract_duration_of_function+0x110>
		}
	}
 8001700:	bf00      	nop
 8001702:	e008      	b.n	8001716 <set_substract_duration_of_function+0x112>
			break;
 8001704:	bf00      	nop
 8001706:	e006      	b.n	8001716 <set_substract_duration_of_function+0x112>
			break;
 8001708:	bf00      	nop
 800170a:	e004      	b.n	8001716 <set_substract_duration_of_function+0x112>
			break;
 800170c:	bf00      	nop
 800170e:	e002      	b.n	8001716 <set_substract_duration_of_function+0x112>
			break;
 8001710:	bf00      	nop
 8001712:	e000      	b.n	8001716 <set_substract_duration_of_function+0x112>
			break;
 8001714:	bf00      	nop
}
 8001716:	bf00      	nop
 8001718:	3708      	adds	r7, #8
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	20000013 	.word	0x20000013
 8001724:	20000014 	.word	0x20000014
 8001728:	20000015 	.word	0x20000015
 800172c:	20000016 	.word	0x20000016
 8001730:	20000017 	.word	0x20000017

08001734 <add_coin_credit>:
void add_coin_credit(uint32_t pulse_width) {
 8001734:	b580      	push	{r7, lr}
 8001736:	b094      	sub	sp, #80	; 0x50
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
	max7219_DisableDisplayTest();
 800173c:	f000 fbe7 	bl	8001f0e <max7219_DisableDisplayTest>
	if (pulse_width <= (coin_acceptor_pulse_width + creditPulseOffset)
 8001740:	4b38      	ldr	r3, [pc, #224]	; (8001824 <add_coin_credit+0xf0>)
 8001742:	781b      	ldrb	r3, [r3, #0]
 8001744:	b2db      	uxtb	r3, r3
 8001746:	461a      	mov	r2, r3
 8001748:	4b37      	ldr	r3, [pc, #220]	; (8001828 <add_coin_credit+0xf4>)
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	4413      	add	r3, r2
 800174e:	461a      	mov	r2, r3
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	4293      	cmp	r3, r2
 8001754:	d84b      	bhi.n	80017ee <add_coin_credit+0xba>
			&& (pulse_width
					>= coin_acceptor_pulse_width - creditPulseOffset)) {
 8001756:	4b33      	ldr	r3, [pc, #204]	; (8001824 <add_coin_credit+0xf0>)
 8001758:	781b      	ldrb	r3, [r3, #0]
 800175a:	b2db      	uxtb	r3, r3
 800175c:	461a      	mov	r2, r3
 800175e:	4b32      	ldr	r3, [pc, #200]	; (8001828 <add_coin_credit+0xf4>)
 8001760:	781b      	ldrb	r3, [r3, #0]
 8001762:	1ad3      	subs	r3, r2, r3
 8001764:	461a      	mov	r2, r3
			&& (pulse_width
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	4293      	cmp	r3, r2
 800176a:	d340      	bcc.n	80017ee <add_coin_credit+0xba>
		char tmp_msg[40];
		sprintf(tmp_msg, "added credit : %d \r\n",
 800176c:	4b2f      	ldr	r3, [pc, #188]	; (800182c <add_coin_credit+0xf8>)
 800176e:	781b      	ldrb	r3, [r3, #0]
 8001770:	b2db      	uxtb	r3, r3
 8001772:	461a      	mov	r2, r3
 8001774:	f107 0308 	add.w	r3, r7, #8
 8001778:	492d      	ldr	r1, [pc, #180]	; (8001830 <add_coin_credit+0xfc>)
 800177a:	4618      	mov	r0, r3
 800177c:	f004 fb80 	bl	8005e80 <siprintf>
				(int)coin_credit_per_pulse);
		HAL_UART_Transmit(&huart1, (uint8_t*)tmp_msg, strlen(tmp_msg), HAL_MAX_DELAY);
 8001780:	f107 0308 	add.w	r3, r7, #8
 8001784:	4618      	mov	r0, r3
 8001786:	f7fe fce1 	bl	800014c <strlen>
 800178a:	4603      	mov	r3, r0
 800178c:	b29a      	uxth	r2, r3
 800178e:	f107 0108 	add.w	r1, r7, #8
 8001792:	f04f 33ff 	mov.w	r3, #4294967295
 8001796:	4827      	ldr	r0, [pc, #156]	; (8001834 <add_coin_credit+0x100>)
 8001798:	f004 f9d5 	bl	8005b46 <HAL_UART_Transmit>
		credit += coin_credit_per_pulse;
 800179c:	4b23      	ldr	r3, [pc, #140]	; (800182c <add_coin_credit+0xf8>)
 800179e:	781b      	ldrb	r3, [r3, #0]
 80017a0:	b2db      	uxtb	r3, r3
 80017a2:	461a      	mov	r2, r3
 80017a4:	4b24      	ldr	r3, [pc, #144]	; (8001838 <add_coin_credit+0x104>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4413      	add	r3, r2
 80017aa:	4a23      	ldr	r2, [pc, #140]	; (8001838 <add_coin_credit+0x104>)
 80017ac:	6013      	str	r3, [r2, #0]
		//		eeprom_write(0x06,credit);
		if(credit >= 999){
 80017ae:	4b22      	ldr	r3, [pc, #136]	; (8001838 <add_coin_credit+0x104>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f240 32e6 	movw	r2, #998	; 0x3e6
 80017b6:	4293      	cmp	r3, r2
 80017b8:	d903      	bls.n	80017c2 <add_coin_credit+0x8e>
			credit = 999;
 80017ba:	4b1f      	ldr	r3, [pc, #124]	; (8001838 <add_coin_credit+0x104>)
 80017bc:	f240 32e7 	movw	r2, #999	; 0x3e7
 80017c0:	601a      	str	r2, [r3, #0]
		}
		segment_display_int(credit);
 80017c2:	4b1d      	ldr	r3, [pc, #116]	; (8001838 <add_coin_credit+0x104>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	4618      	mov	r0, r3
 80017c8:	f7ff f848 	bl	800085c <segment_display_int>

		if (credit >= minimum_credit_to_start) {
 80017cc:	4b1a      	ldr	r3, [pc, #104]	; (8001838 <add_coin_credit+0x104>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	4a1a      	ldr	r2, [pc, #104]	; (800183c <add_coin_credit+0x108>)
 80017d2:	6812      	ldr	r2, [r2, #0]
 80017d4:	4293      	cmp	r3, r2
 80017d6:	d320      	bcc.n	800181a <add_coin_credit+0xe6>
			system_function_start = true;
 80017d8:	4b19      	ldr	r3, [pc, #100]	; (8001840 <add_coin_credit+0x10c>)
 80017da:	2201      	movs	r2, #1
 80017dc:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart1, (uint8_t*)"front btn is now enable\r\n", 25,
 80017de:	f04f 33ff 	mov.w	r3, #4294967295
 80017e2:	2219      	movs	r2, #25
 80017e4:	4917      	ldr	r1, [pc, #92]	; (8001844 <add_coin_credit+0x110>)
 80017e6:	4813      	ldr	r0, [pc, #76]	; (8001834 <add_coin_credit+0x100>)
 80017e8:	f004 f9ad 	bl	8005b46 <HAL_UART_Transmit>
					>= coin_acceptor_pulse_width - creditPulseOffset)) {
 80017ec:	e015      	b.n	800181a <add_coin_credit+0xe6>
					HAL_MAX_DELAY);
		}
	}else{
		char pulseWmessage[30];
		sprintf(pulseWmessage, "PULSEWIDTH NOT MATCH : %d \r\n", (int)pulse_width);
 80017ee:	687a      	ldr	r2, [r7, #4]
 80017f0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80017f4:	4914      	ldr	r1, [pc, #80]	; (8001848 <add_coin_credit+0x114>)
 80017f6:	4618      	mov	r0, r3
 80017f8:	f004 fb42 	bl	8005e80 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)pulseWmessage, strlen(pulseWmessage), HAL_MAX_DELAY);
 80017fc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001800:	4618      	mov	r0, r3
 8001802:	f7fe fca3 	bl	800014c <strlen>
 8001806:	4603      	mov	r3, r0
 8001808:	b29a      	uxth	r2, r3
 800180a:	f107 0130 	add.w	r1, r7, #48	; 0x30
 800180e:	f04f 33ff 	mov.w	r3, #4294967295
 8001812:	4808      	ldr	r0, [pc, #32]	; (8001834 <add_coin_credit+0x100>)
 8001814:	f004 f997 	bl	8005b46 <HAL_UART_Transmit>
	}
}
 8001818:	e000      	b.n	800181c <add_coin_credit+0xe8>
					>= coin_acceptor_pulse_width - creditPulseOffset)) {
 800181a:	bf00      	nop
}
 800181c:	bf00      	nop
 800181e:	3750      	adds	r7, #80	; 0x50
 8001820:	46bd      	mov	sp, r7
 8001822:	bd80      	pop	{r7, pc}
 8001824:	2000000f 	.word	0x2000000f
 8001828:	20000010 	.word	0x20000010
 800182c:	20000012 	.word	0x20000012
 8001830:	08006988 	.word	0x08006988
 8001834:	20000328 	.word	0x20000328
 8001838:	200000e4 	.word	0x200000e4
 800183c:	20000004 	.word	0x20000004
 8001840:	200000f0 	.word	0x200000f0
 8001844:	080069a0 	.word	0x080069a0
 8001848:	080069bc 	.word	0x080069bc

0800184c <add_bank_note_credit>:
void add_bank_note_credit(uint32_t pulse_width) {
 800184c:	b580      	push	{r7, lr}
 800184e:	b09e      	sub	sp, #120	; 0x78
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
	max7219_DisableDisplayTest();
 8001854:	f000 fb5b 	bl	8001f0e <max7219_DisableDisplayTest>
	if (pulse_width <= bank_acceptor_pulse_width + creditPulseOffset
 8001858:	4b43      	ldr	r3, [pc, #268]	; (8001968 <add_bank_note_credit+0x11c>)
 800185a:	781b      	ldrb	r3, [r3, #0]
 800185c:	b2db      	uxtb	r3, r3
 800185e:	461a      	mov	r2, r3
 8001860:	4b42      	ldr	r3, [pc, #264]	; (800196c <add_bank_note_credit+0x120>)
 8001862:	781b      	ldrb	r3, [r3, #0]
 8001864:	4413      	add	r3, r2
 8001866:	461a      	mov	r2, r3
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	4293      	cmp	r3, r2
 800186c:	d862      	bhi.n	8001934 <add_bank_note_credit+0xe8>
			&& pulse_width
			>= bank_acceptor_pulse_width - creditPulseOffset) {
 800186e:	4b3e      	ldr	r3, [pc, #248]	; (8001968 <add_bank_note_credit+0x11c>)
 8001870:	781b      	ldrb	r3, [r3, #0]
 8001872:	b2db      	uxtb	r3, r3
 8001874:	461a      	mov	r2, r3
 8001876:	4b3d      	ldr	r3, [pc, #244]	; (800196c <add_bank_note_credit+0x120>)
 8001878:	781b      	ldrb	r3, [r3, #0]
 800187a:	1ad3      	subs	r3, r2, r3
 800187c:	461a      	mov	r2, r3
			&& pulse_width
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	4293      	cmp	r3, r2
 8001882:	d357      	bcc.n	8001934 <add_bank_note_credit+0xe8>
		char tmp_msg[40];
		sprintf(tmp_msg, "added credit : %d \r\n",
 8001884:	4b3a      	ldr	r3, [pc, #232]	; (8001970 <add_bank_note_credit+0x124>)
 8001886:	781b      	ldrb	r3, [r3, #0]
 8001888:	b2db      	uxtb	r3, r3
 800188a:	461a      	mov	r2, r3
 800188c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001890:	4938      	ldr	r1, [pc, #224]	; (8001974 <add_bank_note_credit+0x128>)
 8001892:	4618      	mov	r0, r3
 8001894:	f004 faf4 	bl	8005e80 <siprintf>
				bank_credit_per_pulse);
		HAL_UART_Transmit(&huart1, (uint8_t*)tmp_msg, strlen(tmp_msg), HAL_MAX_DELAY);
 8001898:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800189c:	4618      	mov	r0, r3
 800189e:	f7fe fc55 	bl	800014c <strlen>
 80018a2:	4603      	mov	r3, r0
 80018a4:	b29a      	uxth	r2, r3
 80018a6:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80018aa:	f04f 33ff 	mov.w	r3, #4294967295
 80018ae:	4832      	ldr	r0, [pc, #200]	; (8001978 <add_bank_note_credit+0x12c>)
 80018b0:	f004 f949 	bl	8005b46 <HAL_UART_Transmit>
		credit += bank_credit_per_pulse;
 80018b4:	4b2e      	ldr	r3, [pc, #184]	; (8001970 <add_bank_note_credit+0x124>)
 80018b6:	781b      	ldrb	r3, [r3, #0]
 80018b8:	b2db      	uxtb	r3, r3
 80018ba:	461a      	mov	r2, r3
 80018bc:	4b2f      	ldr	r3, [pc, #188]	; (800197c <add_bank_note_credit+0x130>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4413      	add	r3, r2
 80018c2:	4a2e      	ldr	r2, [pc, #184]	; (800197c <add_bank_note_credit+0x130>)
 80018c4:	6013      	str	r3, [r2, #0]
		//		eeprom_write(0x06,credit);
		if(credit >= 999){
 80018c6:	4b2d      	ldr	r3, [pc, #180]	; (800197c <add_bank_note_credit+0x130>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f240 32e6 	movw	r2, #998	; 0x3e6
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d903      	bls.n	80018da <add_bank_note_credit+0x8e>
			credit = 999;
 80018d2:	4b2a      	ldr	r3, [pc, #168]	; (800197c <add_bank_note_credit+0x130>)
 80018d4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80018d8:	601a      	str	r2, [r3, #0]
		}
		segment_display_int(credit);
 80018da:	4b28      	ldr	r3, [pc, #160]	; (800197c <add_bank_note_credit+0x130>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4618      	mov	r0, r3
 80018e0:	f7fe ffbc 	bl	800085c <segment_display_int>
		if (credit >= minimum_credit_to_start) {
 80018e4:	4b25      	ldr	r3, [pc, #148]	; (800197c <add_bank_note_credit+0x130>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	4a25      	ldr	r2, [pc, #148]	; (8001980 <add_bank_note_credit+0x134>)
 80018ea:	6812      	ldr	r2, [r2, #0]
 80018ec:	4293      	cmp	r3, r2
 80018ee:	d309      	bcc.n	8001904 <add_bank_note_credit+0xb8>
			system_function_start = true;
 80018f0:	4b24      	ldr	r3, [pc, #144]	; (8001984 <add_bank_note_credit+0x138>)
 80018f2:	2201      	movs	r2, #1
 80018f4:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart1, (uint8_t*)"front btn is now enable\r\n", 25,
 80018f6:	f04f 33ff 	mov.w	r3, #4294967295
 80018fa:	2219      	movs	r2, #25
 80018fc:	4922      	ldr	r1, [pc, #136]	; (8001988 <add_bank_note_credit+0x13c>)
 80018fe:	481e      	ldr	r0, [pc, #120]	; (8001978 <add_bank_note_credit+0x12c>)
 8001900:	f004 f921 	bl	8005b46 <HAL_UART_Transmit>
					HAL_MAX_DELAY);
		}
		char tmp_msg2[35];
		sprintf(tmp_msg2, "current credit : %d \r\n", (int)credit);
 8001904:	4b1d      	ldr	r3, [pc, #116]	; (800197c <add_bank_note_credit+0x130>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	461a      	mov	r2, r3
 800190a:	f107 030c 	add.w	r3, r7, #12
 800190e:	491f      	ldr	r1, [pc, #124]	; (800198c <add_bank_note_credit+0x140>)
 8001910:	4618      	mov	r0, r3
 8001912:	f004 fab5 	bl	8005e80 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)tmp_msg2, strlen(tmp_msg2),
 8001916:	f107 030c 	add.w	r3, r7, #12
 800191a:	4618      	mov	r0, r3
 800191c:	f7fe fc16 	bl	800014c <strlen>
 8001920:	4603      	mov	r3, r0
 8001922:	b29a      	uxth	r2, r3
 8001924:	f107 010c 	add.w	r1, r7, #12
 8001928:	f04f 33ff 	mov.w	r3, #4294967295
 800192c:	4812      	ldr	r0, [pc, #72]	; (8001978 <add_bank_note_credit+0x12c>)
 800192e:	f004 f90a 	bl	8005b46 <HAL_UART_Transmit>
			>= bank_acceptor_pulse_width - creditPulseOffset) {
 8001932:	e015      	b.n	8001960 <add_bank_note_credit+0x114>
				HAL_MAX_DELAY);
	}else{
		char pulseWmessage[30];
		sprintf(pulseWmessage, "PULSEWIDTH NOT MATCH : %d \r\n", (int)pulse_width);
 8001934:	687a      	ldr	r2, [r7, #4]
 8001936:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800193a:	4915      	ldr	r1, [pc, #84]	; (8001990 <add_bank_note_credit+0x144>)
 800193c:	4618      	mov	r0, r3
 800193e:	f004 fa9f 	bl	8005e80 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)pulseWmessage, strlen(pulseWmessage), HAL_MAX_DELAY);
 8001942:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001946:	4618      	mov	r0, r3
 8001948:	f7fe fc00 	bl	800014c <strlen>
 800194c:	4603      	mov	r3, r0
 800194e:	b29a      	uxth	r2, r3
 8001950:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8001954:	f04f 33ff 	mov.w	r3, #4294967295
 8001958:	4807      	ldr	r0, [pc, #28]	; (8001978 <add_bank_note_credit+0x12c>)
 800195a:	f004 f8f4 	bl	8005b46 <HAL_UART_Transmit>
	}
}
 800195e:	bf00      	nop
 8001960:	bf00      	nop
 8001962:	3778      	adds	r7, #120	; 0x78
 8001964:	46bd      	mov	sp, r7
 8001966:	bd80      	pop	{r7, pc}
 8001968:	2000000e 	.word	0x2000000e
 800196c:	20000010 	.word	0x20000010
 8001970:	20000011 	.word	0x20000011
 8001974:	08006988 	.word	0x08006988
 8001978:	20000328 	.word	0x20000328
 800197c:	200000e4 	.word	0x200000e4
 8001980:	20000004 	.word	0x20000004
 8001984:	200000f0 	.word	0x200000f0
 8001988:	080069a0 	.word	0x080069a0
 800198c:	080069dc 	.word	0x080069dc
 8001990:	080069bc 	.word	0x080069bc

08001994 <logic_runner>:

void logic_runner() {
 8001994:	b580      	push	{r7, lr}
 8001996:	af00      	add	r7, sp, #0
	eeprom_write(0x06,credit);
 8001998:	4b4a      	ldr	r3, [pc, #296]	; (8001ac4 <logic_runner+0x130>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	b2db      	uxtb	r3, r3
 800199e:	4619      	mov	r1, r3
 80019a0:	2006      	movs	r0, #6
 80019a2:	f7ff fd4b 	bl	800143c <eeprom_write>
	max7219_DisableDisplayTest();
 80019a6:	f000 fab2 	bl	8001f0e <max7219_DisableDisplayTest>
	if (selected_button != 0) {
 80019aa:	4b47      	ldr	r3, [pc, #284]	; (8001ac8 <logic_runner+0x134>)
 80019ac:	781b      	ldrb	r3, [r3, #0]
 80019ae:	b2db      	uxtb	r3, r3
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d004      	beq.n	80019be <logic_runner+0x2a>
		logic_runner_round_counter += 1;
 80019b4:	4b45      	ldr	r3, [pc, #276]	; (8001acc <logic_runner+0x138>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	3301      	adds	r3, #1
 80019ba:	4a44      	ldr	r2, [pc, #272]	; (8001acc <logic_runner+0x138>)
 80019bc:	6013      	str	r3, [r2, #0]
	}
	switch(selected_button){
 80019be:	4b42      	ldr	r3, [pc, #264]	; (8001ac8 <logic_runner+0x134>)
 80019c0:	781b      	ldrb	r3, [r3, #0]
 80019c2:	b2db      	uxtb	r3, r3
 80019c4:	3b03      	subs	r3, #3
 80019c6:	2b04      	cmp	r3, #4
 80019c8:	d82f      	bhi.n	8001a2a <logic_runner+0x96>
 80019ca:	a201      	add	r2, pc, #4	; (adr r2, 80019d0 <logic_runner+0x3c>)
 80019cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019d0:	080019e5 	.word	0x080019e5
 80019d4:	080019f3 	.word	0x080019f3
 80019d8:	08001a01 	.word	0x08001a01
 80019dc:	08001a0f 	.word	0x08001a0f
 80019e0:	08001a1d 	.word	0x08001a1d
	case 3:
		duration_per_1credit = F1_DURATION;
 80019e4:	4b3a      	ldr	r3, [pc, #232]	; (8001ad0 <logic_runner+0x13c>)
 80019e6:	781b      	ldrb	r3, [r3, #0]
 80019e8:	b2db      	uxtb	r3, r3
 80019ea:	461a      	mov	r2, r3
 80019ec:	4b39      	ldr	r3, [pc, #228]	; (8001ad4 <logic_runner+0x140>)
 80019ee:	601a      	str	r2, [r3, #0]
		break;
 80019f0:	e01f      	b.n	8001a32 <logic_runner+0x9e>
	case 4:
		duration_per_1credit = F2_DURATION;
 80019f2:	4b39      	ldr	r3, [pc, #228]	; (8001ad8 <logic_runner+0x144>)
 80019f4:	781b      	ldrb	r3, [r3, #0]
 80019f6:	b2db      	uxtb	r3, r3
 80019f8:	461a      	mov	r2, r3
 80019fa:	4b36      	ldr	r3, [pc, #216]	; (8001ad4 <logic_runner+0x140>)
 80019fc:	601a      	str	r2, [r3, #0]
		break;
 80019fe:	e018      	b.n	8001a32 <logic_runner+0x9e>
	case 5:
		duration_per_1credit = F3_DURATION;
 8001a00:	4b36      	ldr	r3, [pc, #216]	; (8001adc <logic_runner+0x148>)
 8001a02:	781b      	ldrb	r3, [r3, #0]
 8001a04:	b2db      	uxtb	r3, r3
 8001a06:	461a      	mov	r2, r3
 8001a08:	4b32      	ldr	r3, [pc, #200]	; (8001ad4 <logic_runner+0x140>)
 8001a0a:	601a      	str	r2, [r3, #0]
		break;
 8001a0c:	e011      	b.n	8001a32 <logic_runner+0x9e>
	case 6:
		duration_per_1credit = F4_DURATION;
 8001a0e:	4b34      	ldr	r3, [pc, #208]	; (8001ae0 <logic_runner+0x14c>)
 8001a10:	781b      	ldrb	r3, [r3, #0]
 8001a12:	b2db      	uxtb	r3, r3
 8001a14:	461a      	mov	r2, r3
 8001a16:	4b2f      	ldr	r3, [pc, #188]	; (8001ad4 <logic_runner+0x140>)
 8001a18:	601a      	str	r2, [r3, #0]
		break;
 8001a1a:	e00a      	b.n	8001a32 <logic_runner+0x9e>
	case 7:
		duration_per_1credit = F5_DURATION;
 8001a1c:	4b31      	ldr	r3, [pc, #196]	; (8001ae4 <logic_runner+0x150>)
 8001a1e:	781b      	ldrb	r3, [r3, #0]
 8001a20:	b2db      	uxtb	r3, r3
 8001a22:	461a      	mov	r2, r3
 8001a24:	4b2b      	ldr	r3, [pc, #172]	; (8001ad4 <logic_runner+0x140>)
 8001a26:	601a      	str	r2, [r3, #0]
		break;
 8001a28:	e003      	b.n	8001a32 <logic_runner+0x9e>
	default:
		duration_per_1credit = 10;
 8001a2a:	4b2a      	ldr	r3, [pc, #168]	; (8001ad4 <logic_runner+0x140>)
 8001a2c:	220a      	movs	r2, #10
 8001a2e:	601a      	str	r2, [r3, #0]
		break;
 8001a30:	bf00      	nop
	}
	if(duration_per_1credit != 0){
 8001a32:	4b28      	ldr	r3, [pc, #160]	; (8001ad4 <logic_runner+0x140>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d025      	beq.n	8001a86 <logic_runner+0xf2>
		if (logic_runner_round_counter >= duration_per_1credit && credit > 0) {
 8001a3a:	4b24      	ldr	r3, [pc, #144]	; (8001acc <logic_runner+0x138>)
 8001a3c:	681a      	ldr	r2, [r3, #0]
 8001a3e:	4b25      	ldr	r3, [pc, #148]	; (8001ad4 <logic_runner+0x140>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	429a      	cmp	r2, r3
 8001a44:	db1f      	blt.n	8001a86 <logic_runner+0xf2>
 8001a46:	4b1f      	ldr	r3, [pc, #124]	; (8001ac4 <logic_runner+0x130>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d01b      	beq.n	8001a86 <logic_runner+0xf2>
			logic_runner_round_counter = 0;
 8001a4e:	4b1f      	ldr	r3, [pc, #124]	; (8001acc <logic_runner+0x138>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	601a      	str	r2, [r3, #0]
			HAL_UART_Transmit(&huart1, (uint8_t *)"took 1 credit\r\n", 15, HAL_MAX_DELAY);
 8001a54:	f04f 33ff 	mov.w	r3, #4294967295
 8001a58:	220f      	movs	r2, #15
 8001a5a:	4923      	ldr	r1, [pc, #140]	; (8001ae8 <logic_runner+0x154>)
 8001a5c:	4823      	ldr	r0, [pc, #140]	; (8001aec <logic_runner+0x158>)
 8001a5e:	f004 f872 	bl	8005b46 <HAL_UART_Transmit>
			credit -= 1;
 8001a62:	4b18      	ldr	r3, [pc, #96]	; (8001ac4 <logic_runner+0x130>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	3b01      	subs	r3, #1
 8001a68:	4a16      	ldr	r2, [pc, #88]	; (8001ac4 <logic_runner+0x130>)
 8001a6a:	6013      	str	r3, [r2, #0]
			if(credit < 255){
 8001a6c:	4b15      	ldr	r3, [pc, #84]	; (8001ac4 <logic_runner+0x130>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	2bfe      	cmp	r3, #254	; 0xfe
 8001a72:	d806      	bhi.n	8001a82 <logic_runner+0xee>
				//			eeprom_write(0x06,credit);
				HAL_UART_Transmit(&huart1, (uint8_t *)"writing credit value\r\n", 22,
 8001a74:	f04f 33ff 	mov.w	r3, #4294967295
 8001a78:	2216      	movs	r2, #22
 8001a7a:	491d      	ldr	r1, [pc, #116]	; (8001af0 <logic_runner+0x15c>)
 8001a7c:	481b      	ldr	r0, [pc, #108]	; (8001aec <logic_runner+0x158>)
 8001a7e:	f004 f862 	bl	8005b46 <HAL_UART_Transmit>
						HAL_MAX_DELAY);
			}
			serial_display_credit();
 8001a82:	f000 f83b 	bl	8001afc <serial_display_credit>
		}
	}

	if (credit <= 0) {
 8001a86:	4b0f      	ldr	r3, [pc, #60]	; (8001ac4 <logic_runner+0x130>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d112      	bne.n	8001ab4 <logic_runner+0x120>
		//		segment_display_standby();
		reset_all_output();
 8001a8e:	f7fe fe77 	bl	8000780 <reset_all_output>
		HAL_UART_Transmit(&huart1, (uint8_t *)"time up !, disable all functions\r\n", 34,
 8001a92:	f04f 33ff 	mov.w	r3, #4294967295
 8001a96:	2222      	movs	r2, #34	; 0x22
 8001a98:	4916      	ldr	r1, [pc, #88]	; (8001af4 <logic_runner+0x160>)
 8001a9a:	4814      	ldr	r0, [pc, #80]	; (8001aec <logic_runner+0x158>)
 8001a9c:	f004 f853 	bl	8005b46 <HAL_UART_Transmit>
				HAL_MAX_DELAY);
		credit = 0;
 8001aa0:	4b08      	ldr	r3, [pc, #32]	; (8001ac4 <logic_runner+0x130>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	601a      	str	r2, [r3, #0]
		//		eeprom_write(0x06,0);
		system_function_start = false;
 8001aa6:	4b14      	ldr	r3, [pc, #80]	; (8001af8 <logic_runner+0x164>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	701a      	strb	r2, [r3, #0]
		selected_button = 0;
 8001aac:	4b06      	ldr	r3, [pc, #24]	; (8001ac8 <logic_runner+0x134>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	701a      	strb	r2, [r3, #0]
	}else{
		segment_display_int(credit);
	}
}
 8001ab2:	e004      	b.n	8001abe <logic_runner+0x12a>
		segment_display_int(credit);
 8001ab4:	4b03      	ldr	r3, [pc, #12]	; (8001ac4 <logic_runner+0x130>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f7fe fecf 	bl	800085c <segment_display_int>
}
 8001abe:	bf00      	nop
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	200000e4 	.word	0x200000e4
 8001ac8:	200000e8 	.word	0x200000e8
 8001acc:	200000ec 	.word	0x200000ec
 8001ad0:	20000013 	.word	0x20000013
 8001ad4:	20000008 	.word	0x20000008
 8001ad8:	20000014 	.word	0x20000014
 8001adc:	20000015 	.word	0x20000015
 8001ae0:	20000016 	.word	0x20000016
 8001ae4:	20000017 	.word	0x20000017
 8001ae8:	080069f4 	.word	0x080069f4
 8001aec:	20000328 	.word	0x20000328
 8001af0:	08006a04 	.word	0x08006a04
 8001af4:	08006a1c 	.word	0x08006a1c
 8001af8:	200000f0 	.word	0x200000f0

08001afc <serial_display_credit>:

void serial_display_credit() {
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b08a      	sub	sp, #40	; 0x28
 8001b00:	af00      	add	r7, sp, #0
	char buffer[35];
	sprintf(buffer, "current credit : %d \r\n", (int)credit);
 8001b02:	4b0c      	ldr	r3, [pc, #48]	; (8001b34 <serial_display_credit+0x38>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	461a      	mov	r2, r3
 8001b08:	1d3b      	adds	r3, r7, #4
 8001b0a:	490b      	ldr	r1, [pc, #44]	; (8001b38 <serial_display_credit+0x3c>)
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f004 f9b7 	bl	8005e80 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8001b12:	1d3b      	adds	r3, r7, #4
 8001b14:	4618      	mov	r0, r3
 8001b16:	f7fe fb19 	bl	800014c <strlen>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	b29a      	uxth	r2, r3
 8001b1e:	1d39      	adds	r1, r7, #4
 8001b20:	f04f 33ff 	mov.w	r3, #4294967295
 8001b24:	4805      	ldr	r0, [pc, #20]	; (8001b3c <serial_display_credit+0x40>)
 8001b26:	f004 f80e 	bl	8005b46 <HAL_UART_Transmit>
}
 8001b2a:	bf00      	nop
 8001b2c:	3728      	adds	r7, #40	; 0x28
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	200000e4 	.word	0x200000e4
 8001b38:	080069dc 	.word	0x080069dc
 8001b3c:	20000328 	.word	0x20000328

08001b40 <stop_and_clear_tim1>:
void stop_and_clear_tim1() {
 8001b40:	b580      	push	{r7, lr}
 8001b42:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 8001b44:	4b06      	ldr	r3, [pc, #24]	; (8001b60 <stop_and_clear_tim1+0x20>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	2200      	movs	r2, #0
 8001b4a:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_TIM_Base_Stop_IT(&htim1);
 8001b4c:	4804      	ldr	r0, [pc, #16]	; (8001b60 <stop_and_clear_tim1+0x20>)
 8001b4e:	f003 f8c7 	bl	8004ce0 <HAL_TIM_Base_Stop_IT>
	__HAL_TIM_CLEAR_IT(&htim1, TIM_IT_UPDATE);
 8001b52:	4b03      	ldr	r3, [pc, #12]	; (8001b60 <stop_and_clear_tim1+0x20>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f06f 0201 	mvn.w	r2, #1
 8001b5a:	611a      	str	r2, [r3, #16]
}
 8001b5c:	bf00      	nop
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	20000258 	.word	0x20000258

08001b64 <HAL_TIM_IC_CaptureCallback>:
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b08c      	sub	sp, #48	; 0x30
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
	//	HAL_UART_Transmit(&huart2, message3, strlen(message3), HAL_MAX_DELAY);
	//	stop_and_clear_tim1();
	//	max7219_Turn_On();
	HAL_TIM_Base_Stop_IT(&htim2);
 8001b6c:	4881      	ldr	r0, [pc, #516]	; (8001d74 <HAL_TIM_IC_CaptureCallback+0x210>)
 8001b6e:	f003 f8b7 	bl	8004ce0 <HAL_TIM_Base_Stop_IT>
	__HAL_TIM_SET_COUNTER(&htim2, 0);
 8001b72:	4b80      	ldr	r3, [pc, #512]	; (8001d74 <HAL_TIM_IC_CaptureCallback+0x210>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	2200      	movs	r2, #0
 8001b78:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_CLEAR_IT(&htim2, TIM_IT_UPDATE);
 8001b7a:	4b7e      	ldr	r3, [pc, #504]	; (8001d74 <HAL_TIM_IC_CaptureCallback+0x210>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f06f 0201 	mvn.w	r2, #1
 8001b82:	611a      	str	r2, [r3, #16]

	HAL_TIM_Base_Stop_IT(&htim1);
 8001b84:	487c      	ldr	r0, [pc, #496]	; (8001d78 <HAL_TIM_IC_CaptureCallback+0x214>)
 8001b86:	f003 f8ab 	bl	8004ce0 <HAL_TIM_Base_Stop_IT>
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 8001b8a:	4b7b      	ldr	r3, [pc, #492]	; (8001d78 <HAL_TIM_IC_CaptureCallback+0x214>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	2200      	movs	r2, #0
 8001b90:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_CLEAR_IT(&htim1, TIM_IT_UPDATE);
 8001b92:	4b79      	ldr	r3, [pc, #484]	; (8001d78 <HAL_TIM_IC_CaptureCallback+0x214>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f06f 0201 	mvn.w	r2, #1
 8001b9a:	611a      	str	r2, [r3, #16]


	if (htim->Instance == TIM3 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) { // if the interrupt source is channel1
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	4a76      	ldr	r2, [pc, #472]	; (8001d7c <HAL_TIM_IC_CaptureCallback+0x218>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	f040 8095 	bne.w	8001cd2 <HAL_TIM_IC_CaptureCallback+0x16e>
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	7f1b      	ldrb	r3, [r3, #28]
 8001bac:	2b01      	cmp	r3, #1
 8001bae:	f040 8090 	bne.w	8001cd2 <HAL_TIM_IC_CaptureCallback+0x16e>
		HAL_UART_Transmit(&huart1, (uint8_t*)"CH1 INT\r\n", 9, HAL_MAX_DELAY);
 8001bb2:	f04f 33ff 	mov.w	r3, #4294967295
 8001bb6:	2209      	movs	r2, #9
 8001bb8:	4971      	ldr	r1, [pc, #452]	; (8001d80 <HAL_TIM_IC_CaptureCallback+0x21c>)
 8001bba:	4872      	ldr	r0, [pc, #456]	; (8001d84 <HAL_TIM_IC_CaptureCallback+0x220>)
 8001bbc:	f003 ffc3 	bl	8005b46 <HAL_UART_Transmit>
		if (Is_First_Captured == 0) // if the first value is not captured
 8001bc0:	4b71      	ldr	r3, [pc, #452]	; (8001d88 <HAL_TIM_IC_CaptureCallback+0x224>)
 8001bc2:	781b      	ldrb	r3, [r3, #0]
 8001bc4:	b2db      	uxtb	r3, r3
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d11a      	bne.n	8001c00 <HAL_TIM_IC_CaptureCallback+0x9c>
		{
			IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 8001bca:	2100      	movs	r1, #0
 8001bcc:	6878      	ldr	r0, [r7, #4]
 8001bce:	f003 fc73 	bl	80054b8 <HAL_TIM_ReadCapturedValue>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	4a6d      	ldr	r2, [pc, #436]	; (8001d8c <HAL_TIM_IC_CaptureCallback+0x228>)
 8001bd6:	6013      	str	r3, [r2, #0]
			Is_First_Captured = 1;  // set the first captured as true
 8001bd8:	4b6b      	ldr	r3, [pc, #428]	; (8001d88 <HAL_TIM_IC_CaptureCallback+0x224>)
 8001bda:	2201      	movs	r2, #1
 8001bdc:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1,
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	6a1a      	ldr	r2, [r3, #32]
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f022 020a 	bic.w	r2, r2, #10
 8001bec:	621a      	str	r2, [r3, #32]
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	6a1a      	ldr	r2, [r3, #32]
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f042 0202 	orr.w	r2, r2, #2
 8001bfc:	621a      	str	r2, [r3, #32]
 8001bfe:	e068      	b.n	8001cd2 <HAL_TIM_IC_CaptureCallback+0x16e>
					TIM_INPUTCHANNELPOLARITY_FALLING);
		}

		else if (Is_First_Captured == 1)   // if the first is already captured
 8001c00:	4b61      	ldr	r3, [pc, #388]	; (8001d88 <HAL_TIM_IC_CaptureCallback+0x224>)
 8001c02:	781b      	ldrb	r3, [r3, #0]
 8001c04:	b2db      	uxtb	r3, r3
 8001c06:	2b01      	cmp	r3, #1
 8001c08:	d163      	bne.n	8001cd2 <HAL_TIM_IC_CaptureCallback+0x16e>
		{
			IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read second value
 8001c0a:	2100      	movs	r1, #0
 8001c0c:	6878      	ldr	r0, [r7, #4]
 8001c0e:	f003 fc53 	bl	80054b8 <HAL_TIM_ReadCapturedValue>
 8001c12:	4603      	mov	r3, r0
 8001c14:	4a5e      	ldr	r2, [pc, #376]	; (8001d90 <HAL_TIM_IC_CaptureCallback+0x22c>)
 8001c16:	6013      	str	r3, [r2, #0]
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	625a      	str	r2, [r3, #36]	; 0x24
			if (IC_Val2 > IC_Val1) {
 8001c20:	4b5b      	ldr	r3, [pc, #364]	; (8001d90 <HAL_TIM_IC_CaptureCallback+0x22c>)
 8001c22:	681a      	ldr	r2, [r3, #0]
 8001c24:	4b59      	ldr	r3, [pc, #356]	; (8001d8c <HAL_TIM_IC_CaptureCallback+0x228>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	429a      	cmp	r2, r3
 8001c2a:	d907      	bls.n	8001c3c <HAL_TIM_IC_CaptureCallback+0xd8>
				Difference = IC_Val2 - IC_Val1;
 8001c2c:	4b58      	ldr	r3, [pc, #352]	; (8001d90 <HAL_TIM_IC_CaptureCallback+0x22c>)
 8001c2e:	681a      	ldr	r2, [r3, #0]
 8001c30:	4b56      	ldr	r3, [pc, #344]	; (8001d8c <HAL_TIM_IC_CaptureCallback+0x228>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	1ad3      	subs	r3, r2, r3
 8001c36:	4a57      	ldr	r2, [pc, #348]	; (8001d94 <HAL_TIM_IC_CaptureCallback+0x230>)
 8001c38:	6013      	str	r3, [r2, #0]
 8001c3a:	e00f      	b.n	8001c5c <HAL_TIM_IC_CaptureCallback+0xf8>
			}

			else if (IC_Val1 > IC_Val2) {
 8001c3c:	4b53      	ldr	r3, [pc, #332]	; (8001d8c <HAL_TIM_IC_CaptureCallback+0x228>)
 8001c3e:	681a      	ldr	r2, [r3, #0]
 8001c40:	4b53      	ldr	r3, [pc, #332]	; (8001d90 <HAL_TIM_IC_CaptureCallback+0x22c>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	429a      	cmp	r2, r3
 8001c46:	d909      	bls.n	8001c5c <HAL_TIM_IC_CaptureCallback+0xf8>
				Difference = ((uint16_t) 0xffff - IC_Val1) + IC_Val2;
 8001c48:	4b51      	ldr	r3, [pc, #324]	; (8001d90 <HAL_TIM_IC_CaptureCallback+0x22c>)
 8001c4a:	681a      	ldr	r2, [r3, #0]
 8001c4c:	4b4f      	ldr	r3, [pc, #316]	; (8001d8c <HAL_TIM_IC_CaptureCallback+0x228>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	1ad3      	subs	r3, r2, r3
 8001c52:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001c56:	33ff      	adds	r3, #255	; 0xff
 8001c58:	4a4e      	ldr	r2, [pc, #312]	; (8001d94 <HAL_TIM_IC_CaptureCallback+0x230>)
 8001c5a:	6013      	str	r3, [r2, #0]
			}
			Is_First_Captured = 0; // set it back to false
 8001c5c:	4b4a      	ldr	r3, [pc, #296]	; (8001d88 <HAL_TIM_IC_CaptureCallback+0x224>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	701a      	strb	r2, [r3, #0]
			// set polarity to rising edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1,
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	6a1a      	ldr	r2, [r3, #32]
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f022 020a 	bic.w	r2, r2, #10
 8001c70:	621a      	str	r2, [r3, #32]
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681a      	ldr	r2, [r3, #0]
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	6a12      	ldr	r2, [r2, #32]
 8001c7c:	621a      	str	r2, [r3, #32]
					TIM_INPUTCHANNELPOLARITY_RISING);

			add_bank_note_credit(Difference/1000);
 8001c7e:	4b45      	ldr	r3, [pc, #276]	; (8001d94 <HAL_TIM_IC_CaptureCallback+0x230>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	4a45      	ldr	r2, [pc, #276]	; (8001d98 <HAL_TIM_IC_CaptureCallback+0x234>)
 8001c84:	fba2 2303 	umull	r2, r3, r2, r3
 8001c88:	099b      	lsrs	r3, r3, #6
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f7ff fdde 	bl	800184c <add_bank_note_credit>
			last_credit_insert_bank += bank_credit_per_pulse;
 8001c90:	4b42      	ldr	r3, [pc, #264]	; (8001d9c <HAL_TIM_IC_CaptureCallback+0x238>)
 8001c92:	781b      	ldrb	r3, [r3, #0]
 8001c94:	b2db      	uxtb	r3, r3
 8001c96:	b29a      	uxth	r2, r3
 8001c98:	4b41      	ldr	r3, [pc, #260]	; (8001da0 <HAL_TIM_IC_CaptureCallback+0x23c>)
 8001c9a:	881b      	ldrh	r3, [r3, #0]
 8001c9c:	4413      	add	r3, r2
 8001c9e:	b29a      	uxth	r2, r3
 8001ca0:	4b3f      	ldr	r3, [pc, #252]	; (8001da0 <HAL_TIM_IC_CaptureCallback+0x23c>)
 8001ca2:	801a      	strh	r2, [r3, #0]
			char tmpp[35];
			sprintf(tmpp,"CH1:captured val : %d \r\n",(int)Difference);
 8001ca4:	4b3b      	ldr	r3, [pc, #236]	; (8001d94 <HAL_TIM_IC_CaptureCallback+0x230>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	461a      	mov	r2, r3
 8001caa:	f107 030c 	add.w	r3, r7, #12
 8001cae:	493d      	ldr	r1, [pc, #244]	; (8001da4 <HAL_TIM_IC_CaptureCallback+0x240>)
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f004 f8e5 	bl	8005e80 <siprintf>
			HAL_UART_Transmit(&huart1, (uint8_t*)tmpp, strlen(tmpp), HAL_MAX_DELAY);
 8001cb6:	f107 030c 	add.w	r3, r7, #12
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f7fe fa46 	bl	800014c <strlen>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	b29a      	uxth	r2, r3
 8001cc4:	f107 010c 	add.w	r1, r7, #12
 8001cc8:	f04f 33ff 	mov.w	r3, #4294967295
 8001ccc:	482d      	ldr	r0, [pc, #180]	; (8001d84 <HAL_TIM_IC_CaptureCallback+0x220>)
 8001cce:	f003 ff3a 	bl	8005b46 <HAL_UART_Transmit>
		}
	}
	if (htim->Instance == TIM3
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4a29      	ldr	r2, [pc, #164]	; (8001d7c <HAL_TIM_IC_CaptureCallback+0x218>)
 8001cd8:	4293      	cmp	r3, r2
 8001cda:	f040 80ba 	bne.w	8001e52 <HAL_TIM_IC_CaptureCallback+0x2ee>
			&& htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) { // if the interrupt source is channel1
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	7f1b      	ldrb	r3, [r3, #28]
 8001ce2:	2b02      	cmp	r3, #2
 8001ce4:	f040 80b5 	bne.w	8001e52 <HAL_TIM_IC_CaptureCallback+0x2ee>
		HAL_UART_Transmit(&huart1, (uint8_t*)"CH2 INT\r\n", 9, HAL_MAX_DELAY);
 8001ce8:	f04f 33ff 	mov.w	r3, #4294967295
 8001cec:	2209      	movs	r2, #9
 8001cee:	492e      	ldr	r1, [pc, #184]	; (8001da8 <HAL_TIM_IC_CaptureCallback+0x244>)
 8001cf0:	4824      	ldr	r0, [pc, #144]	; (8001d84 <HAL_TIM_IC_CaptureCallback+0x220>)
 8001cf2:	f003 ff28 	bl	8005b46 <HAL_UART_Transmit>
		if (coin_Is_First_Captured == 0) // if the first value is not captured
 8001cf6:	4b2d      	ldr	r3, [pc, #180]	; (8001dac <HAL_TIM_IC_CaptureCallback+0x248>)
 8001cf8:	781b      	ldrb	r3, [r3, #0]
 8001cfa:	b2db      	uxtb	r3, r3
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d11a      	bne.n	8001d36 <HAL_TIM_IC_CaptureCallback+0x1d2>
		{
			coin_IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2); // read the first value
 8001d00:	2104      	movs	r1, #4
 8001d02:	6878      	ldr	r0, [r7, #4]
 8001d04:	f003 fbd8 	bl	80054b8 <HAL_TIM_ReadCapturedValue>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	4a29      	ldr	r2, [pc, #164]	; (8001db0 <HAL_TIM_IC_CaptureCallback+0x24c>)
 8001d0c:	6013      	str	r3, [r2, #0]
			coin_Is_First_Captured = 1;  // set the first captured as true
 8001d0e:	4b27      	ldr	r3, [pc, #156]	; (8001dac <HAL_TIM_IC_CaptureCallback+0x248>)
 8001d10:	2201      	movs	r2, #1
 8001d12:	701a      	strb	r2, [r3, #0]

			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2,
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	6a1a      	ldr	r2, [r3, #32]
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8001d22:	621a      	str	r2, [r3, #32]
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	6a1a      	ldr	r2, [r3, #32]
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f042 0220 	orr.w	r2, r2, #32
 8001d32:	621a      	str	r2, [r3, #32]
 8001d34:	e08d      	b.n	8001e52 <HAL_TIM_IC_CaptureCallback+0x2ee>
					TIM_INPUTCHANNELPOLARITY_FALLING);
		}

		else if (coin_Is_First_Captured == 1) // if the first is already captured
 8001d36:	4b1d      	ldr	r3, [pc, #116]	; (8001dac <HAL_TIM_IC_CaptureCallback+0x248>)
 8001d38:	781b      	ldrb	r3, [r3, #0]
 8001d3a:	b2db      	uxtb	r3, r3
 8001d3c:	2b01      	cmp	r3, #1
 8001d3e:	f040 8088 	bne.w	8001e52 <HAL_TIM_IC_CaptureCallback+0x2ee>
		{
			coin_IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2); // read second value
 8001d42:	2104      	movs	r1, #4
 8001d44:	6878      	ldr	r0, [r7, #4]
 8001d46:	f003 fbb7 	bl	80054b8 <HAL_TIM_ReadCapturedValue>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	4a19      	ldr	r2, [pc, #100]	; (8001db4 <HAL_TIM_IC_CaptureCallback+0x250>)
 8001d4e:	6013      	str	r3, [r2, #0]
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	2200      	movs	r2, #0
 8001d56:	625a      	str	r2, [r3, #36]	; 0x24
			if (coin_IC_Val2 > coin_IC_Val1) {
 8001d58:	4b16      	ldr	r3, [pc, #88]	; (8001db4 <HAL_TIM_IC_CaptureCallback+0x250>)
 8001d5a:	681a      	ldr	r2, [r3, #0]
 8001d5c:	4b14      	ldr	r3, [pc, #80]	; (8001db0 <HAL_TIM_IC_CaptureCallback+0x24c>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	429a      	cmp	r2, r3
 8001d62:	d92b      	bls.n	8001dbc <HAL_TIM_IC_CaptureCallback+0x258>
				coin_Difference = coin_IC_Val2 - coin_IC_Val1;
 8001d64:	4b13      	ldr	r3, [pc, #76]	; (8001db4 <HAL_TIM_IC_CaptureCallback+0x250>)
 8001d66:	681a      	ldr	r2, [r3, #0]
 8001d68:	4b11      	ldr	r3, [pc, #68]	; (8001db0 <HAL_TIM_IC_CaptureCallback+0x24c>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	1ad3      	subs	r3, r2, r3
 8001d6e:	4a12      	ldr	r2, [pc, #72]	; (8001db8 <HAL_TIM_IC_CaptureCallback+0x254>)
 8001d70:	6013      	str	r3, [r2, #0]
 8001d72:	e033      	b.n	8001ddc <HAL_TIM_IC_CaptureCallback+0x278>
 8001d74:	200002a0 	.word	0x200002a0
 8001d78:	20000258 	.word	0x20000258
 8001d7c:	40000400 	.word	0x40000400
 8001d80:	08006a40 	.word	0x08006a40
 8001d84:	20000328 	.word	0x20000328
 8001d88:	200000d0 	.word	0x200000d0
 8001d8c:	200000c4 	.word	0x200000c4
 8001d90:	200000c8 	.word	0x200000c8
 8001d94:	200000cc 	.word	0x200000cc
 8001d98:	10624dd3 	.word	0x10624dd3
 8001d9c:	20000011 	.word	0x20000011
 8001da0:	200000fa 	.word	0x200000fa
 8001da4:	08006a4c 	.word	0x08006a4c
 8001da8:	08006a68 	.word	0x08006a68
 8001dac:	200000e0 	.word	0x200000e0
 8001db0:	200000d4 	.word	0x200000d4
 8001db4:	200000d8 	.word	0x200000d8
 8001db8:	200000dc 	.word	0x200000dc
			}

			else if (coin_IC_Val1 > coin_IC_Val2) {
 8001dbc:	4b30      	ldr	r3, [pc, #192]	; (8001e80 <HAL_TIM_IC_CaptureCallback+0x31c>)
 8001dbe:	681a      	ldr	r2, [r3, #0]
 8001dc0:	4b30      	ldr	r3, [pc, #192]	; (8001e84 <HAL_TIM_IC_CaptureCallback+0x320>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	429a      	cmp	r2, r3
 8001dc6:	d909      	bls.n	8001ddc <HAL_TIM_IC_CaptureCallback+0x278>
				coin_Difference = ((uint16_t) 0xffff - coin_IC_Val1)
																																																																																																																						+ coin_IC_Val2;
 8001dc8:	4b2e      	ldr	r3, [pc, #184]	; (8001e84 <HAL_TIM_IC_CaptureCallback+0x320>)
 8001dca:	681a      	ldr	r2, [r3, #0]
 8001dcc:	4b2c      	ldr	r3, [pc, #176]	; (8001e80 <HAL_TIM_IC_CaptureCallback+0x31c>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	1ad3      	subs	r3, r2, r3
 8001dd2:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001dd6:	33ff      	adds	r3, #255	; 0xff
				coin_Difference = ((uint16_t) 0xffff - coin_IC_Val1)
 8001dd8:	4a2b      	ldr	r2, [pc, #172]	; (8001e88 <HAL_TIM_IC_CaptureCallback+0x324>)
 8001dda:	6013      	str	r3, [r2, #0]
			}
			coin_Is_First_Captured = 0; // set it back to false
 8001ddc:	4b2b      	ldr	r3, [pc, #172]	; (8001e8c <HAL_TIM_IC_CaptureCallback+0x328>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2,
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	6a1a      	ldr	r2, [r3, #32]
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8001df0:	621a      	str	r2, [r3, #32]
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681a      	ldr	r2, [r3, #0]
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	6a12      	ldr	r2, [r2, #32]
 8001dfc:	621a      	str	r2, [r3, #32]
					TIM_INPUTCHANNELPOLARITY_RISING);
			add_coin_credit(coin_Difference/1000);
 8001dfe:	4b22      	ldr	r3, [pc, #136]	; (8001e88 <HAL_TIM_IC_CaptureCallback+0x324>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4a23      	ldr	r2, [pc, #140]	; (8001e90 <HAL_TIM_IC_CaptureCallback+0x32c>)
 8001e04:	fba2 2303 	umull	r2, r3, r2, r3
 8001e08:	099b      	lsrs	r3, r3, #6
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f7ff fc92 	bl	8001734 <add_coin_credit>
			last_credit_insert += coin_credit_per_pulse;
 8001e10:	4b20      	ldr	r3, [pc, #128]	; (8001e94 <HAL_TIM_IC_CaptureCallback+0x330>)
 8001e12:	781b      	ldrb	r3, [r3, #0]
 8001e14:	b2db      	uxtb	r3, r3
 8001e16:	b29a      	uxth	r2, r3
 8001e18:	4b1f      	ldr	r3, [pc, #124]	; (8001e98 <HAL_TIM_IC_CaptureCallback+0x334>)
 8001e1a:	881b      	ldrh	r3, [r3, #0]
 8001e1c:	4413      	add	r3, r2
 8001e1e:	b29a      	uxth	r2, r3
 8001e20:	4b1d      	ldr	r3, [pc, #116]	; (8001e98 <HAL_TIM_IC_CaptureCallback+0x334>)
 8001e22:	801a      	strh	r2, [r3, #0]
			char tmpp[35];
			sprintf(tmpp,"CH2:captured val : %d \r\n",(int)coin_Difference);
 8001e24:	4b18      	ldr	r3, [pc, #96]	; (8001e88 <HAL_TIM_IC_CaptureCallback+0x324>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	461a      	mov	r2, r3
 8001e2a:	f107 030c 	add.w	r3, r7, #12
 8001e2e:	491b      	ldr	r1, [pc, #108]	; (8001e9c <HAL_TIM_IC_CaptureCallback+0x338>)
 8001e30:	4618      	mov	r0, r3
 8001e32:	f004 f825 	bl	8005e80 <siprintf>
			HAL_UART_Transmit(&huart1, (uint8_t*)tmpp, strlen(tmpp), HAL_MAX_DELAY);
 8001e36:	f107 030c 	add.w	r3, r7, #12
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	f7fe f986 	bl	800014c <strlen>
 8001e40:	4603      	mov	r3, r0
 8001e42:	b29a      	uxth	r2, r3
 8001e44:	f107 010c 	add.w	r1, r7, #12
 8001e48:	f04f 33ff 	mov.w	r3, #4294967295
 8001e4c:	4814      	ldr	r0, [pc, #80]	; (8001ea0 <HAL_TIM_IC_CaptureCallback+0x33c>)
 8001e4e:	f003 fe7a 	bl	8005b46 <HAL_UART_Transmit>
		}
	}
	__HAL_TIM_DISABLE_IT(&htim3, TIM_IT_CC2);
 8001e52:	4b14      	ldr	r3, [pc, #80]	; (8001ea4 <HAL_TIM_IC_CaptureCallback+0x340>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	68da      	ldr	r2, [r3, #12]
 8001e58:	4b12      	ldr	r3, [pc, #72]	; (8001ea4 <HAL_TIM_IC_CaptureCallback+0x340>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f022 0204 	bic.w	r2, r2, #4
 8001e60:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_IT(&htim3, TIM_IT_CC2);
 8001e62:	4b10      	ldr	r3, [pc, #64]	; (8001ea4 <HAL_TIM_IC_CaptureCallback+0x340>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	68da      	ldr	r2, [r3, #12]
 8001e68:	4b0e      	ldr	r3, [pc, #56]	; (8001ea4 <HAL_TIM_IC_CaptureCallback+0x340>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f042 0204 	orr.w	r2, r2, #4
 8001e70:	60da      	str	r2, [r3, #12]
	HAL_TIM_Base_Start_IT(&htim2);
 8001e72:	480d      	ldr	r0, [pc, #52]	; (8001ea8 <HAL_TIM_IC_CaptureCallback+0x344>)
 8001e74:	f002 fee2 	bl	8004c3c <HAL_TIM_Base_Start_IT>
}
 8001e78:	bf00      	nop
 8001e7a:	3730      	adds	r7, #48	; 0x30
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}
 8001e80:	200000d4 	.word	0x200000d4
 8001e84:	200000d8 	.word	0x200000d8
 8001e88:	200000dc 	.word	0x200000dc
 8001e8c:	200000e0 	.word	0x200000e0
 8001e90:	10624dd3 	.word	0x10624dd3
 8001e94:	20000012 	.word	0x20000012
 8001e98:	200000f8 	.word	0x200000f8
 8001e9c:	08006a74 	.word	0x08006a74
 8001ea0:	20000328 	.word	0x20000328
 8001ea4:	20000210 	.word	0x20000210
 8001ea8:	200002a0 	.word	0x200002a0

08001eac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001eac:	b480      	push	{r7}
 8001eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001eb0:	bf00      	nop
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bc80      	pop	{r7}
 8001eb6:	4770      	bx	lr

08001eb8 <max7219_Init>:

static uint16_t getSymbol(uint8_t number);
static uint32_t lcdPow10(uint8_t n);

void max7219_Init(uint8_t intensivity)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b082      	sub	sp, #8
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	71fb      	strb	r3, [r7, #7]
	max7219_Turn_Off();
 8001ec2:	f000 f885 	bl	8001fd0 <max7219_Turn_Off>
	max7219_DisableDisplayTest();
 8001ec6:	f000 f822 	bl	8001f0e <max7219_DisableDisplayTest>
	max7219_Turn_On();
 8001eca:	f000 f877 	bl	8001fbc <max7219_Turn_On>
	max7219_SendData(REG_SCAN_LIMIT, NUMBER_OF_DIGITS - 1);
 8001ece:	2107      	movs	r1, #7
 8001ed0:	200b      	movs	r0, #11
 8001ed2:	f000 f849 	bl	8001f68 <max7219_SendData>
	max7219_SetIntensivity(intensivity);
 8001ed6:	79fb      	ldrb	r3, [r7, #7]
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f000 f806 	bl	8001eea <max7219_SetIntensivity>
	max7219_Clean();
 8001ede:	f000 f81f 	bl	8001f20 <max7219_Clean>
}
 8001ee2:	bf00      	nop
 8001ee4:	3708      	adds	r7, #8
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}

08001eea <max7219_SetIntensivity>:

void max7219_SetIntensivity(uint8_t intensivity)
{
 8001eea:	b580      	push	{r7, lr}
 8001eec:	b082      	sub	sp, #8
 8001eee:	af00      	add	r7, sp, #0
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	71fb      	strb	r3, [r7, #7]
	if (intensivity > 0x0F)
 8001ef4:	79fb      	ldrb	r3, [r7, #7]
 8001ef6:	2b0f      	cmp	r3, #15
 8001ef8:	d805      	bhi.n	8001f06 <max7219_SetIntensivity+0x1c>
	{
		return;
	}

	max7219_SendData(REG_INTENSITY, intensivity);
 8001efa:	79fb      	ldrb	r3, [r7, #7]
 8001efc:	4619      	mov	r1, r3
 8001efe:	200a      	movs	r0, #10
 8001f00:	f000 f832 	bl	8001f68 <max7219_SendData>
 8001f04:	e000      	b.n	8001f08 <max7219_SetIntensivity+0x1e>
		return;
 8001f06:	bf00      	nop
}
 8001f08:	3708      	adds	r7, #8
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}

08001f0e <max7219_DisableDisplayTest>:

void max7219_DisableDisplayTest()
{
 8001f0e:	b580      	push	{r7, lr}
 8001f10:	af00      	add	r7, sp, #0
	max7219_SendData(REG_DISPLAY_TEST, REG_NO_OP);
 8001f12:	2100      	movs	r1, #0
 8001f14:	200f      	movs	r0, #15
 8001f16:	f000 f827 	bl	8001f68 <max7219_SendData>
}
 8001f1a:	bf00      	nop
 8001f1c:	bd80      	pop	{r7, pc}
	...

08001f20 <max7219_Clean>:

void max7219_Clean()
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b082      	sub	sp, #8
 8001f24:	af00      	add	r7, sp, #0
	uint8_t clear = 0x00;
 8001f26:	2300      	movs	r3, #0
 8001f28:	71fb      	strb	r3, [r7, #7]

	if(decodeMode == 0xFF)
 8001f2a:	4b0e      	ldr	r3, [pc, #56]	; (8001f64 <max7219_Clean+0x44>)
 8001f2c:	781b      	ldrb	r3, [r3, #0]
 8001f2e:	2bff      	cmp	r3, #255	; 0xff
 8001f30:	d101      	bne.n	8001f36 <max7219_Clean+0x16>
	{
		clear = BLANK;
 8001f32:	230f      	movs	r3, #15
 8001f34:	71fb      	strb	r3, [r7, #7]
	}

	for (int i = 0; i < 8; ++i)
 8001f36:	2300      	movs	r3, #0
 8001f38:	603b      	str	r3, [r7, #0]
 8001f3a:	e00b      	b.n	8001f54 <max7219_Clean+0x34>
	{
		max7219_SendData(i + 1, clear);
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	b2db      	uxtb	r3, r3
 8001f40:	3301      	adds	r3, #1
 8001f42:	b2db      	uxtb	r3, r3
 8001f44:	79fa      	ldrb	r2, [r7, #7]
 8001f46:	4611      	mov	r1, r2
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f000 f80d 	bl	8001f68 <max7219_SendData>
	for (int i = 0; i < 8; ++i)
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	3301      	adds	r3, #1
 8001f52:	603b      	str	r3, [r7, #0]
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	2b07      	cmp	r3, #7
 8001f58:	ddf0      	ble.n	8001f3c <max7219_Clean+0x1c>
	}
}
 8001f5a:	bf00      	nop
 8001f5c:	bf00      	nop
 8001f5e:	3708      	adds	r7, #8
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	20000101 	.word	0x20000101

08001f68 <max7219_SendData>:

void max7219_SendData(uint8_t addr, uint8_t data)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b082      	sub	sp, #8
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	4603      	mov	r3, r0
 8001f70:	460a      	mov	r2, r1
 8001f72:	71fb      	strb	r3, [r7, #7]
 8001f74:	4613      	mov	r3, r2
 8001f76:	71bb      	strb	r3, [r7, #6]
	CS_SET();
 8001f78:	2200      	movs	r2, #0
 8001f7a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001f7e:	480d      	ldr	r0, [pc, #52]	; (8001fb4 <max7219_SendData+0x4c>)
 8001f80:	f001 f9c9 	bl	8003316 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &addr, 1, HAL_MAX_DELAY);
 8001f84:	1df9      	adds	r1, r7, #7
 8001f86:	f04f 33ff 	mov.w	r3, #4294967295
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	480a      	ldr	r0, [pc, #40]	; (8001fb8 <max7219_SendData+0x50>)
 8001f8e:	f002 fc23 	bl	80047d8 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2, &data, 1, HAL_MAX_DELAY);
 8001f92:	1db9      	adds	r1, r7, #6
 8001f94:	f04f 33ff 	mov.w	r3, #4294967295
 8001f98:	2201      	movs	r2, #1
 8001f9a:	4807      	ldr	r0, [pc, #28]	; (8001fb8 <max7219_SendData+0x50>)
 8001f9c:	f002 fc1c 	bl	80047d8 <HAL_SPI_Transmit>
	CS_RESET();
 8001fa0:	2201      	movs	r2, #1
 8001fa2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001fa6:	4803      	ldr	r0, [pc, #12]	; (8001fb4 <max7219_SendData+0x4c>)
 8001fa8:	f001 f9b5 	bl	8003316 <HAL_GPIO_WritePin>
}
 8001fac:	bf00      	nop
 8001fae:	3708      	adds	r7, #8
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd80      	pop	{r7, pc}
 8001fb4:	40010c00 	.word	0x40010c00
 8001fb8:	20000170 	.word	0x20000170

08001fbc <max7219_Turn_On>:

void max7219_Turn_On(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	af00      	add	r7, sp, #0
	max7219_DisableDisplayTest();
 8001fc0:	f7ff ffa5 	bl	8001f0e <max7219_DisableDisplayTest>
	max7219_SendData(REG_SHUTDOWN, 0x01);
 8001fc4:	2101      	movs	r1, #1
 8001fc6:	200c      	movs	r0, #12
 8001fc8:	f7ff ffce 	bl	8001f68 <max7219_SendData>
}
 8001fcc:	bf00      	nop
 8001fce:	bd80      	pop	{r7, pc}

08001fd0 <max7219_Turn_Off>:

void max7219_Turn_Off(void)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	af00      	add	r7, sp, #0
	max7219_DisableDisplayTest();
 8001fd4:	f7ff ff9b 	bl	8001f0e <max7219_DisableDisplayTest>
	max7219_SendData(REG_SHUTDOWN, 0x00);
 8001fd8:	2100      	movs	r1, #0
 8001fda:	200c      	movs	r0, #12
 8001fdc:	f7ff ffc4 	bl	8001f68 <max7219_SendData>
}
 8001fe0:	bf00      	nop
 8001fe2:	bd80      	pop	{r7, pc}

08001fe4 <max7219_Decode_On>:

void max7219_Decode_On(void)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	af00      	add	r7, sp, #0
	decodeMode = 0xFF;
 8001fe8:	4b05      	ldr	r3, [pc, #20]	; (8002000 <max7219_Decode_On+0x1c>)
 8001fea:	22ff      	movs	r2, #255	; 0xff
 8001fec:	701a      	strb	r2, [r3, #0]
	max7219_SendData(REG_DECODE_MODE, decodeMode);
 8001fee:	4b04      	ldr	r3, [pc, #16]	; (8002000 <max7219_Decode_On+0x1c>)
 8001ff0:	781b      	ldrb	r3, [r3, #0]
 8001ff2:	4619      	mov	r1, r3
 8001ff4:	2009      	movs	r0, #9
 8001ff6:	f7ff ffb7 	bl	8001f68 <max7219_SendData>
}
 8001ffa:	bf00      	nop
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	bf00      	nop
 8002000:	20000101 	.word	0x20000101

08002004 <max7219_PrintDigit>:
	decodeMode = 0x00;
	max7219_SendData(REG_DECODE_MODE, decodeMode);
}

void max7219_PrintDigit(MAX7219_Digits position, MAX7219_Numeric numeric, bool point)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b082      	sub	sp, #8
 8002008:	af00      	add	r7, sp, #0
 800200a:	4603      	mov	r3, r0
 800200c:	71fb      	strb	r3, [r7, #7]
 800200e:	460b      	mov	r3, r1
 8002010:	71bb      	strb	r3, [r7, #6]
 8002012:	4613      	mov	r3, r2
 8002014:	717b      	strb	r3, [r7, #5]
	max7219_DisableDisplayTest();
 8002016:	f7ff ff7a 	bl	8001f0e <max7219_DisableDisplayTest>
	if(position > NUMBER_OF_DIGITS)
 800201a:	79fb      	ldrb	r3, [r7, #7]
 800201c:	2b08      	cmp	r3, #8
 800201e:	d844      	bhi.n	80020aa <max7219_PrintDigit+0xa6>
	{
		return;
	}

	if(point)
 8002020:	797b      	ldrb	r3, [r7, #5]
 8002022:	2b00      	cmp	r3, #0
 8002024:	d020      	beq.n	8002068 <max7219_PrintDigit+0x64>
	{
		if(decodeMode == 0x00)
 8002026:	4b23      	ldr	r3, [pc, #140]	; (80020b4 <max7219_PrintDigit+0xb0>)
 8002028:	781b      	ldrb	r3, [r3, #0]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d10e      	bne.n	800204c <max7219_PrintDigit+0x48>
		{
			max7219_SendData(position, getSymbol(numeric) | (1 << 7));
 800202e:	79bb      	ldrb	r3, [r7, #6]
 8002030:	4618      	mov	r0, r3
 8002032:	f000 f8bb 	bl	80021ac <getSymbol>
 8002036:	4603      	mov	r3, r0
 8002038:	b2db      	uxtb	r3, r3
 800203a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800203e:	b2da      	uxtb	r2, r3
 8002040:	79fb      	ldrb	r3, [r7, #7]
 8002042:	4611      	mov	r1, r2
 8002044:	4618      	mov	r0, r3
 8002046:	f7ff ff8f 	bl	8001f68 <max7219_SendData>
 800204a:	e02f      	b.n	80020ac <max7219_PrintDigit+0xa8>
		}
		else if(decodeMode == 0xFF)
 800204c:	4b19      	ldr	r3, [pc, #100]	; (80020b4 <max7219_PrintDigit+0xb0>)
 800204e:	781b      	ldrb	r3, [r3, #0]
 8002050:	2bff      	cmp	r3, #255	; 0xff
 8002052:	d12b      	bne.n	80020ac <max7219_PrintDigit+0xa8>
		{
			max7219_SendData(position, numeric | (1 << 7));
 8002054:	79bb      	ldrb	r3, [r7, #6]
 8002056:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800205a:	b2da      	uxtb	r2, r3
 800205c:	79fb      	ldrb	r3, [r7, #7]
 800205e:	4611      	mov	r1, r2
 8002060:	4618      	mov	r0, r3
 8002062:	f7ff ff81 	bl	8001f68 <max7219_SendData>
 8002066:	e021      	b.n	80020ac <max7219_PrintDigit+0xa8>
		}
	}
	else
	{
		if(decodeMode == 0x00)
 8002068:	4b12      	ldr	r3, [pc, #72]	; (80020b4 <max7219_PrintDigit+0xb0>)
 800206a:	781b      	ldrb	r3, [r3, #0]
 800206c:	2b00      	cmp	r3, #0
 800206e:	d10e      	bne.n	800208e <max7219_PrintDigit+0x8a>
		{
			max7219_SendData(position, getSymbol(numeric) & (~(1 << 7)));
 8002070:	79bb      	ldrb	r3, [r7, #6]
 8002072:	4618      	mov	r0, r3
 8002074:	f000 f89a 	bl	80021ac <getSymbol>
 8002078:	4603      	mov	r3, r0
 800207a:	b2db      	uxtb	r3, r3
 800207c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002080:	b2da      	uxtb	r2, r3
 8002082:	79fb      	ldrb	r3, [r7, #7]
 8002084:	4611      	mov	r1, r2
 8002086:	4618      	mov	r0, r3
 8002088:	f7ff ff6e 	bl	8001f68 <max7219_SendData>
 800208c:	e00e      	b.n	80020ac <max7219_PrintDigit+0xa8>
		}
		else if(decodeMode == 0xFF)
 800208e:	4b09      	ldr	r3, [pc, #36]	; (80020b4 <max7219_PrintDigit+0xb0>)
 8002090:	781b      	ldrb	r3, [r3, #0]
 8002092:	2bff      	cmp	r3, #255	; 0xff
 8002094:	d10a      	bne.n	80020ac <max7219_PrintDigit+0xa8>
		{
			max7219_SendData(position, numeric & (~(1 << 7)));
 8002096:	79bb      	ldrb	r3, [r7, #6]
 8002098:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800209c:	b2da      	uxtb	r2, r3
 800209e:	79fb      	ldrb	r3, [r7, #7]
 80020a0:	4611      	mov	r1, r2
 80020a2:	4618      	mov	r0, r3
 80020a4:	f7ff ff60 	bl	8001f68 <max7219_SendData>
 80020a8:	e000      	b.n	80020ac <max7219_PrintDigit+0xa8>
		return;
 80020aa:	bf00      	nop
		}
	}
}
 80020ac:	3708      	adds	r7, #8
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop
 80020b4:	20000101 	.word	0x20000101

080020b8 <max7219_PrintItos>:

MAX7219_Digits max7219_PrintItos(MAX7219_Digits position, int value)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b084      	sub	sp, #16
 80020bc:	af00      	add	r7, sp, #0
 80020be:	4603      	mov	r3, r0
 80020c0:	6039      	str	r1, [r7, #0]
 80020c2:	71fb      	strb	r3, [r7, #7]
	max7219_DisableDisplayTest();
 80020c4:	f7ff ff23 	bl	8001f0e <max7219_DisableDisplayTest>
	max7219_SendData(REG_DECODE_MODE, 0xFF);
 80020c8:	21ff      	movs	r1, #255	; 0xff
 80020ca:	2009      	movs	r0, #9
 80020cc:	f7ff ff4c 	bl	8001f68 <max7219_SendData>

	int32_t i;

	if (value < 0)
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	da0d      	bge.n	80020f2 <max7219_PrintItos+0x3a>
	{
		if(position > 0)
 80020d6:	79fb      	ldrb	r3, [r7, #7]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d007      	beq.n	80020ec <max7219_PrintItos+0x34>
		{
			max7219_SendData(position, MINUS);
 80020dc:	79fb      	ldrb	r3, [r7, #7]
 80020de:	210a      	movs	r1, #10
 80020e0:	4618      	mov	r0, r3
 80020e2:	f7ff ff41 	bl	8001f68 <max7219_SendData>
			position--;
 80020e6:	79fb      	ldrb	r3, [r7, #7]
 80020e8:	3b01      	subs	r3, #1
 80020ea:	71fb      	strb	r3, [r7, #7]
		}
		value = -value;
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	425b      	negs	r3, r3
 80020f0:	603b      	str	r3, [r7, #0]
	}

	i = 1;
 80020f2:	2301      	movs	r3, #1
 80020f4:	60fb      	str	r3, [r7, #12]

	while ((value / i) > 9)
 80020f6:	e005      	b.n	8002104 <max7219_PrintItos+0x4c>
	{
		i *= 10;
 80020f8:	68fa      	ldr	r2, [r7, #12]
 80020fa:	4613      	mov	r3, r2
 80020fc:	009b      	lsls	r3, r3, #2
 80020fe:	4413      	add	r3, r2
 8002100:	005b      	lsls	r3, r3, #1
 8002102:	60fb      	str	r3, [r7, #12]
	while ((value / i) > 9)
 8002104:	683a      	ldr	r2, [r7, #0]
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	fb92 f3f3 	sdiv	r3, r2, r3
 800210c:	2b09      	cmp	r3, #9
 800210e:	dcf3      	bgt.n	80020f8 <max7219_PrintItos+0x40>
	}

	if(position > 0)
 8002110:	79fb      	ldrb	r3, [r7, #7]
 8002112:	2b00      	cmp	r3, #0
 8002114:	d00c      	beq.n	8002130 <max7219_PrintItos+0x78>
	{
		max7219_SendData(position, value/i);
 8002116:	683a      	ldr	r2, [r7, #0]
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	fb92 f3f3 	sdiv	r3, r2, r3
 800211e:	b2da      	uxtb	r2, r3
 8002120:	79fb      	ldrb	r3, [r7, #7]
 8002122:	4611      	mov	r1, r2
 8002124:	4618      	mov	r0, r3
 8002126:	f7ff ff1f 	bl	8001f68 <max7219_SendData>
		position--;
 800212a:	79fb      	ldrb	r3, [r7, #7]
 800212c:	3b01      	subs	r3, #1
 800212e:	71fb      	strb	r3, [r7, #7]
	}

	i /= 10;
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	4a1c      	ldr	r2, [pc, #112]	; (80021a4 <max7219_PrintItos+0xec>)
 8002134:	fb82 1203 	smull	r1, r2, r2, r3
 8002138:	1092      	asrs	r2, r2, #2
 800213a:	17db      	asrs	r3, r3, #31
 800213c:	1ad3      	subs	r3, r2, r3
 800213e:	60fb      	str	r3, [r7, #12]

	while (i > 0)
 8002140:	e022      	b.n	8002188 <max7219_PrintItos+0xd0>
	{
		if(position > 0)
 8002142:	79fb      	ldrb	r3, [r7, #7]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d017      	beq.n	8002178 <max7219_PrintItos+0xc0>
		{
			max7219_SendData(position, (value % (i * 10)) / i);
 8002148:	68fa      	ldr	r2, [r7, #12]
 800214a:	4613      	mov	r3, r2
 800214c:	009b      	lsls	r3, r3, #2
 800214e:	4413      	add	r3, r2
 8002150:	005b      	lsls	r3, r3, #1
 8002152:	461a      	mov	r2, r3
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	fb93 f1f2 	sdiv	r1, r3, r2
 800215a:	fb02 f201 	mul.w	r2, r2, r1
 800215e:	1a9a      	subs	r2, r3, r2
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	fb92 f3f3 	sdiv	r3, r2, r3
 8002166:	b2da      	uxtb	r2, r3
 8002168:	79fb      	ldrb	r3, [r7, #7]
 800216a:	4611      	mov	r1, r2
 800216c:	4618      	mov	r0, r3
 800216e:	f7ff fefb 	bl	8001f68 <max7219_SendData>
			position--;
 8002172:	79fb      	ldrb	r3, [r7, #7]
 8002174:	3b01      	subs	r3, #1
 8002176:	71fb      	strb	r3, [r7, #7]
		}

		i /= 10;
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	4a0a      	ldr	r2, [pc, #40]	; (80021a4 <max7219_PrintItos+0xec>)
 800217c:	fb82 1203 	smull	r1, r2, r2, r3
 8002180:	1092      	asrs	r2, r2, #2
 8002182:	17db      	asrs	r3, r3, #31
 8002184:	1ad3      	subs	r3, r2, r3
 8002186:	60fb      	str	r3, [r7, #12]
	while (i > 0)
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	2b00      	cmp	r3, #0
 800218c:	dcd9      	bgt.n	8002142 <max7219_PrintItos+0x8a>
	}

	max7219_SendData(REG_DECODE_MODE, decodeMode);
 800218e:	4b06      	ldr	r3, [pc, #24]	; (80021a8 <max7219_PrintItos+0xf0>)
 8002190:	781b      	ldrb	r3, [r3, #0]
 8002192:	4619      	mov	r1, r3
 8002194:	2009      	movs	r0, #9
 8002196:	f7ff fee7 	bl	8001f68 <max7219_SendData>

	return position;
 800219a:	79fb      	ldrb	r3, [r7, #7]
}
 800219c:	4618      	mov	r0, r3
 800219e:	3710      	adds	r7, #16
 80021a0:	46bd      	mov	sp, r7
 80021a2:	bd80      	pop	{r7, pc}
 80021a4:	66666667 	.word	0x66666667
 80021a8:	20000101 	.word	0x20000101

080021ac <getSymbol>:

	return position;
}

static uint16_t getSymbol(uint8_t number)
{
 80021ac:	b480      	push	{r7}
 80021ae:	b083      	sub	sp, #12
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	4603      	mov	r3, r0
 80021b4:	71fb      	strb	r3, [r7, #7]
	return SYMBOLS[number];
 80021b6:	79fb      	ldrb	r3, [r7, #7]
 80021b8:	4a03      	ldr	r2, [pc, #12]	; (80021c8 <getSymbol+0x1c>)
 80021ba:	5cd3      	ldrb	r3, [r2, r3]
 80021bc:	b29b      	uxth	r3, r3
}
 80021be:	4618      	mov	r0, r3
 80021c0:	370c      	adds	r7, #12
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bc80      	pop	{r7}
 80021c6:	4770      	bx	lr
 80021c8:	20000018 	.word	0x20000018

080021cc <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b082      	sub	sp, #8
 80021d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80021d2:	1d3b      	adds	r3, r7, #4
 80021d4:	2100      	movs	r1, #0
 80021d6:	460a      	mov	r2, r1
 80021d8:	801a      	strh	r2, [r3, #0]
 80021da:	460a      	mov	r2, r1
 80021dc:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 80021de:	2300      	movs	r3, #0
 80021e0:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80021e2:	4b1d      	ldr	r3, [pc, #116]	; (8002258 <MX_RTC_Init+0x8c>)
 80021e4:	4a1d      	ldr	r2, [pc, #116]	; (800225c <MX_RTC_Init+0x90>)
 80021e6:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 80021e8:	4b1b      	ldr	r3, [pc, #108]	; (8002258 <MX_RTC_Init+0x8c>)
 80021ea:	f04f 32ff 	mov.w	r2, #4294967295
 80021ee:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 80021f0:	4b19      	ldr	r3, [pc, #100]	; (8002258 <MX_RTC_Init+0x8c>)
 80021f2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80021f6:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80021f8:	4817      	ldr	r0, [pc, #92]	; (8002258 <MX_RTC_Init+0x8c>)
 80021fa:	f001 fea5 	bl	8003f48 <HAL_RTC_Init>
 80021fe:	4603      	mov	r3, r0
 8002200:	2b00      	cmp	r3, #0
 8002202:	d001      	beq.n	8002208 <MX_RTC_Init+0x3c>
  {
    Error_Handler();
 8002204:	f7ff fe52 	bl	8001eac <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8002208:	2300      	movs	r3, #0
 800220a:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 800220c:	2300      	movs	r3, #0
 800220e:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8002210:	2300      	movs	r3, #0
 8002212:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002214:	1d3b      	adds	r3, r7, #4
 8002216:	2201      	movs	r2, #1
 8002218:	4619      	mov	r1, r3
 800221a:	480f      	ldr	r0, [pc, #60]	; (8002258 <MX_RTC_Init+0x8c>)
 800221c:	f001 ff2a 	bl	8004074 <HAL_RTC_SetTime>
 8002220:	4603      	mov	r3, r0
 8002222:	2b00      	cmp	r3, #0
 8002224:	d001      	beq.n	800222a <MX_RTC_Init+0x5e>
  {
    Error_Handler();
 8002226:	f7ff fe41 	bl	8001eac <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 800222a:	2301      	movs	r3, #1
 800222c:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 800222e:	2301      	movs	r3, #1
 8002230:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 0x1;
 8002232:	2301      	movs	r3, #1
 8002234:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0x0;
 8002236:	2300      	movs	r3, #0
 8002238:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 800223a:	463b      	mov	r3, r7
 800223c:	2201      	movs	r2, #1
 800223e:	4619      	mov	r1, r3
 8002240:	4805      	ldr	r0, [pc, #20]	; (8002258 <MX_RTC_Init+0x8c>)
 8002242:	f001 ffaf 	bl	80041a4 <HAL_RTC_SetDate>
 8002246:	4603      	mov	r3, r0
 8002248:	2b00      	cmp	r3, #0
 800224a:	d001      	beq.n	8002250 <MX_RTC_Init+0x84>
  {
    Error_Handler();
 800224c:	f7ff fe2e 	bl	8001eac <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002250:	bf00      	nop
 8002252:	3708      	adds	r7, #8
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}
 8002258:	2000015c 	.word	0x2000015c
 800225c:	40002800 	.word	0x40002800

08002260 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b084      	sub	sp, #16
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a0b      	ldr	r2, [pc, #44]	; (800229c <HAL_RTC_MspInit+0x3c>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d110      	bne.n	8002294 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8002272:	f001 f8c9 	bl	8003408 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8002276:	4b0a      	ldr	r3, [pc, #40]	; (80022a0 <HAL_RTC_MspInit+0x40>)
 8002278:	69db      	ldr	r3, [r3, #28]
 800227a:	4a09      	ldr	r2, [pc, #36]	; (80022a0 <HAL_RTC_MspInit+0x40>)
 800227c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002280:	61d3      	str	r3, [r2, #28]
 8002282:	4b07      	ldr	r3, [pc, #28]	; (80022a0 <HAL_RTC_MspInit+0x40>)
 8002284:	69db      	ldr	r3, [r3, #28]
 8002286:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800228a:	60fb      	str	r3, [r7, #12]
 800228c:	68fb      	ldr	r3, [r7, #12]
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 800228e:	4b05      	ldr	r3, [pc, #20]	; (80022a4 <HAL_RTC_MspInit+0x44>)
 8002290:	2201      	movs	r2, #1
 8002292:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8002294:	bf00      	nop
 8002296:	3710      	adds	r7, #16
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}
 800229c:	40002800 	.word	0x40002800
 80022a0:	40021000 	.word	0x40021000
 80022a4:	4242043c 	.word	0x4242043c

080022a8 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80022ac:	4b17      	ldr	r3, [pc, #92]	; (800230c <MX_SPI2_Init+0x64>)
 80022ae:	4a18      	ldr	r2, [pc, #96]	; (8002310 <MX_SPI2_Init+0x68>)
 80022b0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80022b2:	4b16      	ldr	r3, [pc, #88]	; (800230c <MX_SPI2_Init+0x64>)
 80022b4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80022b8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80022ba:	4b14      	ldr	r3, [pc, #80]	; (800230c <MX_SPI2_Init+0x64>)
 80022bc:	2200      	movs	r2, #0
 80022be:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80022c0:	4b12      	ldr	r3, [pc, #72]	; (800230c <MX_SPI2_Init+0x64>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80022c6:	4b11      	ldr	r3, [pc, #68]	; (800230c <MX_SPI2_Init+0x64>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80022cc:	4b0f      	ldr	r3, [pc, #60]	; (800230c <MX_SPI2_Init+0x64>)
 80022ce:	2200      	movs	r2, #0
 80022d0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80022d2:	4b0e      	ldr	r3, [pc, #56]	; (800230c <MX_SPI2_Init+0x64>)
 80022d4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80022d8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80022da:	4b0c      	ldr	r3, [pc, #48]	; (800230c <MX_SPI2_Init+0x64>)
 80022dc:	2208      	movs	r2, #8
 80022de:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80022e0:	4b0a      	ldr	r3, [pc, #40]	; (800230c <MX_SPI2_Init+0x64>)
 80022e2:	2200      	movs	r2, #0
 80022e4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80022e6:	4b09      	ldr	r3, [pc, #36]	; (800230c <MX_SPI2_Init+0x64>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80022ec:	4b07      	ldr	r3, [pc, #28]	; (800230c <MX_SPI2_Init+0x64>)
 80022ee:	2200      	movs	r2, #0
 80022f0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80022f2:	4b06      	ldr	r3, [pc, #24]	; (800230c <MX_SPI2_Init+0x64>)
 80022f4:	220a      	movs	r2, #10
 80022f6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80022f8:	4804      	ldr	r0, [pc, #16]	; (800230c <MX_SPI2_Init+0x64>)
 80022fa:	f002 f9e9 	bl	80046d0 <HAL_SPI_Init>
 80022fe:	4603      	mov	r3, r0
 8002300:	2b00      	cmp	r3, #0
 8002302:	d001      	beq.n	8002308 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002304:	f7ff fdd2 	bl	8001eac <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002308:	bf00      	nop
 800230a:	bd80      	pop	{r7, pc}
 800230c:	20000170 	.word	0x20000170
 8002310:	40003800 	.word	0x40003800

08002314 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b088      	sub	sp, #32
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800231c:	f107 0310 	add.w	r3, r7, #16
 8002320:	2200      	movs	r2, #0
 8002322:	601a      	str	r2, [r3, #0]
 8002324:	605a      	str	r2, [r3, #4]
 8002326:	609a      	str	r2, [r3, #8]
 8002328:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI2)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4a16      	ldr	r2, [pc, #88]	; (8002388 <HAL_SPI_MspInit+0x74>)
 8002330:	4293      	cmp	r3, r2
 8002332:	d124      	bne.n	800237e <HAL_SPI_MspInit+0x6a>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002334:	4b15      	ldr	r3, [pc, #84]	; (800238c <HAL_SPI_MspInit+0x78>)
 8002336:	69db      	ldr	r3, [r3, #28]
 8002338:	4a14      	ldr	r2, [pc, #80]	; (800238c <HAL_SPI_MspInit+0x78>)
 800233a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800233e:	61d3      	str	r3, [r2, #28]
 8002340:	4b12      	ldr	r3, [pc, #72]	; (800238c <HAL_SPI_MspInit+0x78>)
 8002342:	69db      	ldr	r3, [r3, #28]
 8002344:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002348:	60fb      	str	r3, [r7, #12]
 800234a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800234c:	4b0f      	ldr	r3, [pc, #60]	; (800238c <HAL_SPI_MspInit+0x78>)
 800234e:	699b      	ldr	r3, [r3, #24]
 8002350:	4a0e      	ldr	r2, [pc, #56]	; (800238c <HAL_SPI_MspInit+0x78>)
 8002352:	f043 0308 	orr.w	r3, r3, #8
 8002356:	6193      	str	r3, [r2, #24]
 8002358:	4b0c      	ldr	r3, [pc, #48]	; (800238c <HAL_SPI_MspInit+0x78>)
 800235a:	699b      	ldr	r3, [r3, #24]
 800235c:	f003 0308 	and.w	r3, r3, #8
 8002360:	60bb      	str	r3, [r7, #8]
 8002362:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8002364:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8002368:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800236a:	2302      	movs	r3, #2
 800236c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800236e:	2303      	movs	r3, #3
 8002370:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002372:	f107 0310 	add.w	r3, r7, #16
 8002376:	4619      	mov	r1, r3
 8002378:	4805      	ldr	r0, [pc, #20]	; (8002390 <HAL_SPI_MspInit+0x7c>)
 800237a:	f000 fe31 	bl	8002fe0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800237e:	bf00      	nop
 8002380:	3720      	adds	r7, #32
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}
 8002386:	bf00      	nop
 8002388:	40003800 	.word	0x40003800
 800238c:	40021000 	.word	0x40021000
 8002390:	40010c00 	.word	0x40010c00

08002394 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b084      	sub	sp, #16
 8002398:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800239a:	4b27      	ldr	r3, [pc, #156]	; (8002438 <HAL_MspInit+0xa4>)
 800239c:	699b      	ldr	r3, [r3, #24]
 800239e:	4a26      	ldr	r2, [pc, #152]	; (8002438 <HAL_MspInit+0xa4>)
 80023a0:	f043 0301 	orr.w	r3, r3, #1
 80023a4:	6193      	str	r3, [r2, #24]
 80023a6:	4b24      	ldr	r3, [pc, #144]	; (8002438 <HAL_MspInit+0xa4>)
 80023a8:	699b      	ldr	r3, [r3, #24]
 80023aa:	f003 0301 	and.w	r3, r3, #1
 80023ae:	60bb      	str	r3, [r7, #8]
 80023b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80023b2:	4b21      	ldr	r3, [pc, #132]	; (8002438 <HAL_MspInit+0xa4>)
 80023b4:	69db      	ldr	r3, [r3, #28]
 80023b6:	4a20      	ldr	r2, [pc, #128]	; (8002438 <HAL_MspInit+0xa4>)
 80023b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023bc:	61d3      	str	r3, [r2, #28]
 80023be:	4b1e      	ldr	r3, [pc, #120]	; (8002438 <HAL_MspInit+0xa4>)
 80023c0:	69db      	ldr	r3, [r3, #28]
 80023c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023c6:	607b      	str	r3, [r7, #4]
 80023c8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 1, 0);
 80023ca:	2200      	movs	r2, #0
 80023cc:	2101      	movs	r1, #1
 80023ce:	f06f 000b 	mvn.w	r0, #11
 80023d2:	f000 fdb2 	bl	8002f3a <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 1, 0);
 80023d6:	2200      	movs	r2, #0
 80023d8:	2101      	movs	r1, #1
 80023da:	f06f 000a 	mvn.w	r0, #10
 80023de:	f000 fdac 	bl	8002f3a <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 1, 0);
 80023e2:	2200      	movs	r2, #0
 80023e4:	2101      	movs	r1, #1
 80023e6:	f06f 0009 	mvn.w	r0, #9
 80023ea:	f000 fda6 	bl	8002f3a <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 1, 0);
 80023ee:	2200      	movs	r2, #0
 80023f0:	2101      	movs	r1, #1
 80023f2:	f06f 0004 	mvn.w	r0, #4
 80023f6:	f000 fda0 	bl	8002f3a <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 1, 0);
 80023fa:	2200      	movs	r2, #0
 80023fc:	2101      	movs	r1, #1
 80023fe:	f06f 0003 	mvn.w	r0, #3
 8002402:	f000 fd9a 	bl	8002f3a <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 1, 0);
 8002406:	2200      	movs	r2, #0
 8002408:	2101      	movs	r1, #1
 800240a:	f06f 0001 	mvn.w	r0, #1
 800240e:	f000 fd94 	bl	8002f3a <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002412:	4b0a      	ldr	r3, [pc, #40]	; (800243c <HAL_MspInit+0xa8>)
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	60fb      	str	r3, [r7, #12]
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800241e:	60fb      	str	r3, [r7, #12]
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002426:	60fb      	str	r3, [r7, #12]
 8002428:	4a04      	ldr	r2, [pc, #16]	; (800243c <HAL_MspInit+0xa8>)
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800242e:	bf00      	nop
 8002430:	3710      	adds	r7, #16
 8002432:	46bd      	mov	sp, r7
 8002434:	bd80      	pop	{r7, pc}
 8002436:	bf00      	nop
 8002438:	40021000 	.word	0x40021000
 800243c:	40010000 	.word	0x40010000

08002440 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002440:	b480      	push	{r7}
 8002442:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002444:	bf00      	nop
 8002446:	46bd      	mov	sp, r7
 8002448:	bc80      	pop	{r7}
 800244a:	4770      	bx	lr

0800244c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800244c:	b480      	push	{r7}
 800244e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002450:	e7fe      	b.n	8002450 <HardFault_Handler+0x4>

08002452 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002452:	b480      	push	{r7}
 8002454:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002456:	e7fe      	b.n	8002456 <MemManage_Handler+0x4>

08002458 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002458:	b480      	push	{r7}
 800245a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800245c:	e7fe      	b.n	800245c <BusFault_Handler+0x4>

0800245e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800245e:	b480      	push	{r7}
 8002460:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002462:	e7fe      	b.n	8002462 <UsageFault_Handler+0x4>

08002464 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002464:	b480      	push	{r7}
 8002466:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002468:	bf00      	nop
 800246a:	46bd      	mov	sp, r7
 800246c:	bc80      	pop	{r7}
 800246e:	4770      	bx	lr

08002470 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002470:	b480      	push	{r7}
 8002472:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002474:	bf00      	nop
 8002476:	46bd      	mov	sp, r7
 8002478:	bc80      	pop	{r7}
 800247a:	4770      	bx	lr

0800247c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800247c:	b480      	push	{r7}
 800247e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002480:	bf00      	nop
 8002482:	46bd      	mov	sp, r7
 8002484:	bc80      	pop	{r7}
 8002486:	4770      	bx	lr

08002488 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800248c:	f000 fbe4 	bl	8002c58 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002490:	bf00      	nop
 8002492:	bd80      	pop	{r7, pc}

08002494 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8002498:	2004      	movs	r0, #4
 800249a:	f000 ff55 	bl	8003348 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 800249e:	bf00      	nop
 80024a0:	bd80      	pop	{r7, pc}

080024a2 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80024a2:	b580      	push	{r7, lr}
 80024a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 80024a6:	2008      	movs	r0, #8
 80024a8:	f000 ff4e 	bl	8003348 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80024ac:	bf00      	nop
 80024ae:	bd80      	pop	{r7, pc}

080024b0 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 80024b4:	2010      	movs	r0, #16
 80024b6:	f000 ff47 	bl	8003348 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80024ba:	bf00      	nop
 80024bc:	bd80      	pop	{r7, pc}

080024be <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80024be:	b580      	push	{r7, lr}
 80024c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 80024c2:	2020      	movs	r0, #32
 80024c4:	f000 ff40 	bl	8003348 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 80024c8:	2040      	movs	r0, #64	; 0x40
 80024ca:	f000 ff3d 	bl	8003348 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 80024ce:	2080      	movs	r0, #128	; 0x80
 80024d0:	f000 ff3a 	bl	8003348 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80024d4:	bf00      	nop
 80024d6:	bd80      	pop	{r7, pc}

080024d8 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80024dc:	4802      	ldr	r0, [pc, #8]	; (80024e8 <TIM1_UP_IRQHandler+0x10>)
 80024de:	f002 fd8b 	bl	8004ff8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80024e2:	bf00      	nop
 80024e4:	bd80      	pop	{r7, pc}
 80024e6:	bf00      	nop
 80024e8:	20000258 	.word	0x20000258

080024ec <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80024f0:	4802      	ldr	r0, [pc, #8]	; (80024fc <TIM2_IRQHandler+0x10>)
 80024f2:	f002 fd81 	bl	8004ff8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80024f6:	bf00      	nop
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop
 80024fc:	200002a0 	.word	0x200002a0

08002500 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002504:	4802      	ldr	r0, [pc, #8]	; (8002510 <TIM3_IRQHandler+0x10>)
 8002506:	f002 fd77 	bl	8004ff8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800250a:	bf00      	nop
 800250c:	bd80      	pop	{r7, pc}
 800250e:	bf00      	nop
 8002510:	20000210 	.word	0x20000210

08002514 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002518:	4802      	ldr	r0, [pc, #8]	; (8002524 <TIM4_IRQHandler+0x10>)
 800251a:	f002 fd6d 	bl	8004ff8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800251e:	bf00      	nop
 8002520:	bd80      	pop	{r7, pc}
 8002522:	bf00      	nop
 8002524:	200001c8 	.word	0x200001c8

08002528 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b086      	sub	sp, #24
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002530:	4a14      	ldr	r2, [pc, #80]	; (8002584 <_sbrk+0x5c>)
 8002532:	4b15      	ldr	r3, [pc, #84]	; (8002588 <_sbrk+0x60>)
 8002534:	1ad3      	subs	r3, r2, r3
 8002536:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002538:	697b      	ldr	r3, [r7, #20]
 800253a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800253c:	4b13      	ldr	r3, [pc, #76]	; (800258c <_sbrk+0x64>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d102      	bne.n	800254a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002544:	4b11      	ldr	r3, [pc, #68]	; (800258c <_sbrk+0x64>)
 8002546:	4a12      	ldr	r2, [pc, #72]	; (8002590 <_sbrk+0x68>)
 8002548:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800254a:	4b10      	ldr	r3, [pc, #64]	; (800258c <_sbrk+0x64>)
 800254c:	681a      	ldr	r2, [r3, #0]
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	4413      	add	r3, r2
 8002552:	693a      	ldr	r2, [r7, #16]
 8002554:	429a      	cmp	r2, r3
 8002556:	d207      	bcs.n	8002568 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002558:	f003 fc60 	bl	8005e1c <__errno>
 800255c:	4603      	mov	r3, r0
 800255e:	220c      	movs	r2, #12
 8002560:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002562:	f04f 33ff 	mov.w	r3, #4294967295
 8002566:	e009      	b.n	800257c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002568:	4b08      	ldr	r3, [pc, #32]	; (800258c <_sbrk+0x64>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800256e:	4b07      	ldr	r3, [pc, #28]	; (800258c <_sbrk+0x64>)
 8002570:	681a      	ldr	r2, [r3, #0]
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	4413      	add	r3, r2
 8002576:	4a05      	ldr	r2, [pc, #20]	; (800258c <_sbrk+0x64>)
 8002578:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800257a:	68fb      	ldr	r3, [r7, #12]
}
 800257c:	4618      	mov	r0, r3
 800257e:	3718      	adds	r7, #24
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}
 8002584:	20005000 	.word	0x20005000
 8002588:	00000400 	.word	0x00000400
 800258c:	20000104 	.word	0x20000104
 8002590:	20000380 	.word	0x20000380

08002594 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002594:	b480      	push	{r7}
 8002596:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002598:	bf00      	nop
 800259a:	46bd      	mov	sp, r7
 800259c:	bc80      	pop	{r7}
 800259e:	4770      	bx	lr

080025a0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b086      	sub	sp, #24
 80025a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80025a6:	f107 0308 	add.w	r3, r7, #8
 80025aa:	2200      	movs	r2, #0
 80025ac:	601a      	str	r2, [r3, #0]
 80025ae:	605a      	str	r2, [r3, #4]
 80025b0:	609a      	str	r2, [r3, #8]
 80025b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025b4:	463b      	mov	r3, r7
 80025b6:	2200      	movs	r2, #0
 80025b8:	601a      	str	r2, [r3, #0]
 80025ba:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80025bc:	4b1f      	ldr	r3, [pc, #124]	; (800263c <MX_TIM1_Init+0x9c>)
 80025be:	4a20      	ldr	r2, [pc, #128]	; (8002640 <MX_TIM1_Init+0xa0>)
 80025c0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 699;
 80025c2:	4b1e      	ldr	r3, [pc, #120]	; (800263c <MX_TIM1_Init+0x9c>)
 80025c4:	f240 22bb 	movw	r2, #699	; 0x2bb
 80025c8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025ca:	4b1c      	ldr	r3, [pc, #112]	; (800263c <MX_TIM1_Init+0x9c>)
 80025cc:	2200      	movs	r2, #0
 80025ce:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 63999;
 80025d0:	4b1a      	ldr	r3, [pc, #104]	; (800263c <MX_TIM1_Init+0x9c>)
 80025d2:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 80025d6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025d8:	4b18      	ldr	r3, [pc, #96]	; (800263c <MX_TIM1_Init+0x9c>)
 80025da:	2200      	movs	r2, #0
 80025dc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80025de:	4b17      	ldr	r3, [pc, #92]	; (800263c <MX_TIM1_Init+0x9c>)
 80025e0:	2200      	movs	r2, #0
 80025e2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025e4:	4b15      	ldr	r3, [pc, #84]	; (800263c <MX_TIM1_Init+0x9c>)
 80025e6:	2200      	movs	r2, #0
 80025e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80025ea:	4814      	ldr	r0, [pc, #80]	; (800263c <MX_TIM1_Init+0x9c>)
 80025ec:	f002 fad6 	bl	8004b9c <HAL_TIM_Base_Init>
 80025f0:	4603      	mov	r3, r0
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d001      	beq.n	80025fa <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80025f6:	f7ff fc59 	bl	8001eac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80025fa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80025fe:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002600:	f107 0308 	add.w	r3, r7, #8
 8002604:	4619      	mov	r1, r3
 8002606:	480d      	ldr	r0, [pc, #52]	; (800263c <MX_TIM1_Init+0x9c>)
 8002608:	f002 fe92 	bl	8005330 <HAL_TIM_ConfigClockSource>
 800260c:	4603      	mov	r3, r0
 800260e:	2b00      	cmp	r3, #0
 8002610:	d001      	beq.n	8002616 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8002612:	f7ff fc4b 	bl	8001eac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002616:	2300      	movs	r3, #0
 8002618:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800261a:	2300      	movs	r3, #0
 800261c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800261e:	463b      	mov	r3, r7
 8002620:	4619      	mov	r1, r3
 8002622:	4806      	ldr	r0, [pc, #24]	; (800263c <MX_TIM1_Init+0x9c>)
 8002624:	f003 f9d2 	bl	80059cc <HAL_TIMEx_MasterConfigSynchronization>
 8002628:	4603      	mov	r3, r0
 800262a:	2b00      	cmp	r3, #0
 800262c:	d001      	beq.n	8002632 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 800262e:	f7ff fc3d 	bl	8001eac <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002632:	bf00      	nop
 8002634:	3718      	adds	r7, #24
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}
 800263a:	bf00      	nop
 800263c:	20000258 	.word	0x20000258
 8002640:	40012c00 	.word	0x40012c00

08002644 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b086      	sub	sp, #24
 8002648:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800264a:	f107 0308 	add.w	r3, r7, #8
 800264e:	2200      	movs	r2, #0
 8002650:	601a      	str	r2, [r3, #0]
 8002652:	605a      	str	r2, [r3, #4]
 8002654:	609a      	str	r2, [r3, #8]
 8002656:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002658:	463b      	mov	r3, r7
 800265a:	2200      	movs	r2, #0
 800265c:	601a      	str	r2, [r3, #0]
 800265e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002660:	4b1d      	ldr	r3, [pc, #116]	; (80026d8 <MX_TIM2_Init+0x94>)
 8002662:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002666:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 99;
 8002668:	4b1b      	ldr	r3, [pc, #108]	; (80026d8 <MX_TIM2_Init+0x94>)
 800266a:	2263      	movs	r2, #99	; 0x63
 800266c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800266e:	4b1a      	ldr	r3, [pc, #104]	; (80026d8 <MX_TIM2_Init+0x94>)
 8002670:	2200      	movs	r2, #0
 8002672:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 63999;
 8002674:	4b18      	ldr	r3, [pc, #96]	; (80026d8 <MX_TIM2_Init+0x94>)
 8002676:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 800267a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800267c:	4b16      	ldr	r3, [pc, #88]	; (80026d8 <MX_TIM2_Init+0x94>)
 800267e:	2200      	movs	r2, #0
 8002680:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002682:	4b15      	ldr	r3, [pc, #84]	; (80026d8 <MX_TIM2_Init+0x94>)
 8002684:	2200      	movs	r2, #0
 8002686:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002688:	4813      	ldr	r0, [pc, #76]	; (80026d8 <MX_TIM2_Init+0x94>)
 800268a:	f002 fa87 	bl	8004b9c <HAL_TIM_Base_Init>
 800268e:	4603      	mov	r3, r0
 8002690:	2b00      	cmp	r3, #0
 8002692:	d001      	beq.n	8002698 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002694:	f7ff fc0a 	bl	8001eac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002698:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800269c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800269e:	f107 0308 	add.w	r3, r7, #8
 80026a2:	4619      	mov	r1, r3
 80026a4:	480c      	ldr	r0, [pc, #48]	; (80026d8 <MX_TIM2_Init+0x94>)
 80026a6:	f002 fe43 	bl	8005330 <HAL_TIM_ConfigClockSource>
 80026aa:	4603      	mov	r3, r0
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d001      	beq.n	80026b4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80026b0:	f7ff fbfc 	bl	8001eac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026b4:	2300      	movs	r3, #0
 80026b6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026b8:	2300      	movs	r3, #0
 80026ba:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80026bc:	463b      	mov	r3, r7
 80026be:	4619      	mov	r1, r3
 80026c0:	4805      	ldr	r0, [pc, #20]	; (80026d8 <MX_TIM2_Init+0x94>)
 80026c2:	f003 f983 	bl	80059cc <HAL_TIMEx_MasterConfigSynchronization>
 80026c6:	4603      	mov	r3, r0
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d001      	beq.n	80026d0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80026cc:	f7ff fbee 	bl	8001eac <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80026d0:	bf00      	nop
 80026d2:	3718      	adds	r7, #24
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bd80      	pop	{r7, pc}
 80026d8:	200002a0 	.word	0x200002a0

080026dc <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b08a      	sub	sp, #40	; 0x28
 80026e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026e2:	f107 0318 	add.w	r3, r7, #24
 80026e6:	2200      	movs	r2, #0
 80026e8:	601a      	str	r2, [r3, #0]
 80026ea:	605a      	str	r2, [r3, #4]
 80026ec:	609a      	str	r2, [r3, #8]
 80026ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026f0:	f107 0310 	add.w	r3, r7, #16
 80026f4:	2200      	movs	r2, #0
 80026f6:	601a      	str	r2, [r3, #0]
 80026f8:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80026fa:	463b      	mov	r3, r7
 80026fc:	2200      	movs	r2, #0
 80026fe:	601a      	str	r2, [r3, #0]
 8002700:	605a      	str	r2, [r3, #4]
 8002702:	609a      	str	r2, [r3, #8]
 8002704:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002706:	4b31      	ldr	r3, [pc, #196]	; (80027cc <MX_TIM3_Init+0xf0>)
 8002708:	4a31      	ldr	r2, [pc, #196]	; (80027d0 <MX_TIM3_Init+0xf4>)
 800270a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 800270c:	4b2f      	ldr	r3, [pc, #188]	; (80027cc <MX_TIM3_Init+0xf0>)
 800270e:	2247      	movs	r2, #71	; 0x47
 8002710:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002712:	4b2e      	ldr	r3, [pc, #184]	; (80027cc <MX_TIM3_Init+0xf0>)
 8002714:	2200      	movs	r2, #0
 8002716:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0xffff-1;
 8002718:	4b2c      	ldr	r3, [pc, #176]	; (80027cc <MX_TIM3_Init+0xf0>)
 800271a:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800271e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002720:	4b2a      	ldr	r3, [pc, #168]	; (80027cc <MX_TIM3_Init+0xf0>)
 8002722:	2200      	movs	r2, #0
 8002724:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002726:	4b29      	ldr	r3, [pc, #164]	; (80027cc <MX_TIM3_Init+0xf0>)
 8002728:	2200      	movs	r2, #0
 800272a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800272c:	4827      	ldr	r0, [pc, #156]	; (80027cc <MX_TIM3_Init+0xf0>)
 800272e:	f002 fa35 	bl	8004b9c <HAL_TIM_Base_Init>
 8002732:	4603      	mov	r3, r0
 8002734:	2b00      	cmp	r3, #0
 8002736:	d001      	beq.n	800273c <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 8002738:	f7ff fbb8 	bl	8001eac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800273c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002740:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002742:	f107 0318 	add.w	r3, r7, #24
 8002746:	4619      	mov	r1, r3
 8002748:	4820      	ldr	r0, [pc, #128]	; (80027cc <MX_TIM3_Init+0xf0>)
 800274a:	f002 fdf1 	bl	8005330 <HAL_TIM_ConfigClockSource>
 800274e:	4603      	mov	r3, r0
 8002750:	2b00      	cmp	r3, #0
 8002752:	d001      	beq.n	8002758 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8002754:	f7ff fbaa 	bl	8001eac <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8002758:	481c      	ldr	r0, [pc, #112]	; (80027cc <MX_TIM3_Init+0xf0>)
 800275a:	f002 faef 	bl	8004d3c <HAL_TIM_IC_Init>
 800275e:	4603      	mov	r3, r0
 8002760:	2b00      	cmp	r3, #0
 8002762:	d001      	beq.n	8002768 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8002764:	f7ff fba2 	bl	8001eac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002768:	2300      	movs	r3, #0
 800276a:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800276c:	2300      	movs	r3, #0
 800276e:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002770:	f107 0310 	add.w	r3, r7, #16
 8002774:	4619      	mov	r1, r3
 8002776:	4815      	ldr	r0, [pc, #84]	; (80027cc <MX_TIM3_Init+0xf0>)
 8002778:	f003 f928 	bl	80059cc <HAL_TIMEx_MasterConfigSynchronization>
 800277c:	4603      	mov	r3, r0
 800277e:	2b00      	cmp	r3, #0
 8002780:	d001      	beq.n	8002786 <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 8002782:	f7ff fb93 	bl	8001eac <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002786:	2300      	movs	r3, #0
 8002788:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800278a:	2301      	movs	r3, #1
 800278c:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800278e:	2300      	movs	r3, #0
 8002790:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 5;
 8002792:	2305      	movs	r3, #5
 8002794:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002796:	463b      	mov	r3, r7
 8002798:	2200      	movs	r2, #0
 800279a:	4619      	mov	r1, r3
 800279c:	480b      	ldr	r0, [pc, #44]	; (80027cc <MX_TIM3_Init+0xf0>)
 800279e:	f002 fd33 	bl	8005208 <HAL_TIM_IC_ConfigChannel>
 80027a2:	4603      	mov	r3, r0
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d001      	beq.n	80027ac <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 80027a8:	f7ff fb80 	bl	8001eac <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80027ac:	463b      	mov	r3, r7
 80027ae:	2204      	movs	r2, #4
 80027b0:	4619      	mov	r1, r3
 80027b2:	4806      	ldr	r0, [pc, #24]	; (80027cc <MX_TIM3_Init+0xf0>)
 80027b4:	f002 fd28 	bl	8005208 <HAL_TIM_IC_ConfigChannel>
 80027b8:	4603      	mov	r3, r0
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d001      	beq.n	80027c2 <MX_TIM3_Init+0xe6>
  {
    Error_Handler();
 80027be:	f7ff fb75 	bl	8001eac <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80027c2:	bf00      	nop
 80027c4:	3728      	adds	r7, #40	; 0x28
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bd80      	pop	{r7, pc}
 80027ca:	bf00      	nop
 80027cc:	20000210 	.word	0x20000210
 80027d0:	40000400 	.word	0x40000400

080027d4 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b086      	sub	sp, #24
 80027d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80027da:	f107 0308 	add.w	r3, r7, #8
 80027de:	2200      	movs	r2, #0
 80027e0:	601a      	str	r2, [r3, #0]
 80027e2:	605a      	str	r2, [r3, #4]
 80027e4:	609a      	str	r2, [r3, #8]
 80027e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027e8:	463b      	mov	r3, r7
 80027ea:	2200      	movs	r2, #0
 80027ec:	601a      	str	r2, [r3, #0]
 80027ee:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80027f0:	4b1d      	ldr	r3, [pc, #116]	; (8002868 <MX_TIM4_Init+0x94>)
 80027f2:	4a1e      	ldr	r2, [pc, #120]	; (800286c <MX_TIM4_Init+0x98>)
 80027f4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 1499;
 80027f6:	4b1c      	ldr	r3, [pc, #112]	; (8002868 <MX_TIM4_Init+0x94>)
 80027f8:	f240 52db 	movw	r2, #1499	; 0x5db
 80027fc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027fe:	4b1a      	ldr	r3, [pc, #104]	; (8002868 <MX_TIM4_Init+0x94>)
 8002800:	2200      	movs	r2, #0
 8002802:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 63999;
 8002804:	4b18      	ldr	r3, [pc, #96]	; (8002868 <MX_TIM4_Init+0x94>)
 8002806:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 800280a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800280c:	4b16      	ldr	r3, [pc, #88]	; (8002868 <MX_TIM4_Init+0x94>)
 800280e:	2200      	movs	r2, #0
 8002810:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002812:	4b15      	ldr	r3, [pc, #84]	; (8002868 <MX_TIM4_Init+0x94>)
 8002814:	2200      	movs	r2, #0
 8002816:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002818:	4813      	ldr	r0, [pc, #76]	; (8002868 <MX_TIM4_Init+0x94>)
 800281a:	f002 f9bf 	bl	8004b9c <HAL_TIM_Base_Init>
 800281e:	4603      	mov	r3, r0
 8002820:	2b00      	cmp	r3, #0
 8002822:	d001      	beq.n	8002828 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8002824:	f7ff fb42 	bl	8001eac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002828:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800282c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800282e:	f107 0308 	add.w	r3, r7, #8
 8002832:	4619      	mov	r1, r3
 8002834:	480c      	ldr	r0, [pc, #48]	; (8002868 <MX_TIM4_Init+0x94>)
 8002836:	f002 fd7b 	bl	8005330 <HAL_TIM_ConfigClockSource>
 800283a:	4603      	mov	r3, r0
 800283c:	2b00      	cmp	r3, #0
 800283e:	d001      	beq.n	8002844 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8002840:	f7ff fb34 	bl	8001eac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002844:	2300      	movs	r3, #0
 8002846:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002848:	2300      	movs	r3, #0
 800284a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800284c:	463b      	mov	r3, r7
 800284e:	4619      	mov	r1, r3
 8002850:	4805      	ldr	r0, [pc, #20]	; (8002868 <MX_TIM4_Init+0x94>)
 8002852:	f003 f8bb 	bl	80059cc <HAL_TIMEx_MasterConfigSynchronization>
 8002856:	4603      	mov	r3, r0
 8002858:	2b00      	cmp	r3, #0
 800285a:	d001      	beq.n	8002860 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 800285c:	f7ff fb26 	bl	8001eac <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002860:	bf00      	nop
 8002862:	3718      	adds	r7, #24
 8002864:	46bd      	mov	sp, r7
 8002866:	bd80      	pop	{r7, pc}
 8002868:	200001c8 	.word	0x200001c8
 800286c:	40000800 	.word	0x40000800

08002870 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b08c      	sub	sp, #48	; 0x30
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002878:	f107 031c 	add.w	r3, r7, #28
 800287c:	2200      	movs	r2, #0
 800287e:	601a      	str	r2, [r3, #0]
 8002880:	605a      	str	r2, [r3, #4]
 8002882:	609a      	str	r2, [r3, #8]
 8002884:	60da      	str	r2, [r3, #12]
  if(tim_baseHandle->Instance==TIM1)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4a49      	ldr	r2, [pc, #292]	; (80029b0 <HAL_TIM_Base_MspInit+0x140>)
 800288c:	4293      	cmp	r3, r2
 800288e:	d114      	bne.n	80028ba <HAL_TIM_Base_MspInit+0x4a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002890:	4b48      	ldr	r3, [pc, #288]	; (80029b4 <HAL_TIM_Base_MspInit+0x144>)
 8002892:	699b      	ldr	r3, [r3, #24]
 8002894:	4a47      	ldr	r2, [pc, #284]	; (80029b4 <HAL_TIM_Base_MspInit+0x144>)
 8002896:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800289a:	6193      	str	r3, [r2, #24]
 800289c:	4b45      	ldr	r3, [pc, #276]	; (80029b4 <HAL_TIM_Base_MspInit+0x144>)
 800289e:	699b      	ldr	r3, [r3, #24]
 80028a0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80028a4:	61bb      	str	r3, [r7, #24]
 80028a6:	69bb      	ldr	r3, [r7, #24]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 3, 0);
 80028a8:	2200      	movs	r2, #0
 80028aa:	2103      	movs	r1, #3
 80028ac:	2019      	movs	r0, #25
 80028ae:	f000 fb44 	bl	8002f3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80028b2:	2019      	movs	r0, #25
 80028b4:	f000 fb5d 	bl	8002f72 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80028b8:	e076      	b.n	80029a8 <HAL_TIM_Base_MspInit+0x138>
  else if(tim_baseHandle->Instance==TIM2)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028c2:	d114      	bne.n	80028ee <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80028c4:	4b3b      	ldr	r3, [pc, #236]	; (80029b4 <HAL_TIM_Base_MspInit+0x144>)
 80028c6:	69db      	ldr	r3, [r3, #28]
 80028c8:	4a3a      	ldr	r2, [pc, #232]	; (80029b4 <HAL_TIM_Base_MspInit+0x144>)
 80028ca:	f043 0301 	orr.w	r3, r3, #1
 80028ce:	61d3      	str	r3, [r2, #28]
 80028d0:	4b38      	ldr	r3, [pc, #224]	; (80029b4 <HAL_TIM_Base_MspInit+0x144>)
 80028d2:	69db      	ldr	r3, [r3, #28]
 80028d4:	f003 0301 	and.w	r3, r3, #1
 80028d8:	617b      	str	r3, [r7, #20]
 80028da:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM2_IRQn, 4, 0);
 80028dc:	2200      	movs	r2, #0
 80028de:	2104      	movs	r1, #4
 80028e0:	201c      	movs	r0, #28
 80028e2:	f000 fb2a 	bl	8002f3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80028e6:	201c      	movs	r0, #28
 80028e8:	f000 fb43 	bl	8002f72 <HAL_NVIC_EnableIRQ>
}
 80028ec:	e05c      	b.n	80029a8 <HAL_TIM_Base_MspInit+0x138>
  else if(tim_baseHandle->Instance==TIM3)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4a31      	ldr	r2, [pc, #196]	; (80029b8 <HAL_TIM_Base_MspInit+0x148>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d13e      	bne.n	8002976 <HAL_TIM_Base_MspInit+0x106>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80028f8:	4b2e      	ldr	r3, [pc, #184]	; (80029b4 <HAL_TIM_Base_MspInit+0x144>)
 80028fa:	69db      	ldr	r3, [r3, #28]
 80028fc:	4a2d      	ldr	r2, [pc, #180]	; (80029b4 <HAL_TIM_Base_MspInit+0x144>)
 80028fe:	f043 0302 	orr.w	r3, r3, #2
 8002902:	61d3      	str	r3, [r2, #28]
 8002904:	4b2b      	ldr	r3, [pc, #172]	; (80029b4 <HAL_TIM_Base_MspInit+0x144>)
 8002906:	69db      	ldr	r3, [r3, #28]
 8002908:	f003 0302 	and.w	r3, r3, #2
 800290c:	613b      	str	r3, [r7, #16]
 800290e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002910:	4b28      	ldr	r3, [pc, #160]	; (80029b4 <HAL_TIM_Base_MspInit+0x144>)
 8002912:	699b      	ldr	r3, [r3, #24]
 8002914:	4a27      	ldr	r2, [pc, #156]	; (80029b4 <HAL_TIM_Base_MspInit+0x144>)
 8002916:	f043 0308 	orr.w	r3, r3, #8
 800291a:	6193      	str	r3, [r2, #24]
 800291c:	4b25      	ldr	r3, [pc, #148]	; (80029b4 <HAL_TIM_Base_MspInit+0x144>)
 800291e:	699b      	ldr	r3, [r3, #24]
 8002920:	f003 0308 	and.w	r3, r3, #8
 8002924:	60fb      	str	r3, [r7, #12]
 8002926:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002928:	2330      	movs	r3, #48	; 0x30
 800292a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800292c:	2300      	movs	r3, #0
 800292e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002930:	2302      	movs	r3, #2
 8002932:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002934:	f107 031c 	add.w	r3, r7, #28
 8002938:	4619      	mov	r1, r3
 800293a:	4820      	ldr	r0, [pc, #128]	; (80029bc <HAL_TIM_Base_MspInit+0x14c>)
 800293c:	f000 fb50 	bl	8002fe0 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 8002940:	4b1f      	ldr	r3, [pc, #124]	; (80029c0 <HAL_TIM_Base_MspInit+0x150>)
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002946:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002948:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800294c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800294e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002950:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002954:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002956:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002958:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800295c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800295e:	4a18      	ldr	r2, [pc, #96]	; (80029c0 <HAL_TIM_Base_MspInit+0x150>)
 8002960:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002962:	6053      	str	r3, [r2, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8002964:	2200      	movs	r2, #0
 8002966:	2101      	movs	r1, #1
 8002968:	201d      	movs	r0, #29
 800296a:	f000 fae6 	bl	8002f3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800296e:	201d      	movs	r0, #29
 8002970:	f000 faff 	bl	8002f72 <HAL_NVIC_EnableIRQ>
}
 8002974:	e018      	b.n	80029a8 <HAL_TIM_Base_MspInit+0x138>
  else if(tim_baseHandle->Instance==TIM4)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	4a12      	ldr	r2, [pc, #72]	; (80029c4 <HAL_TIM_Base_MspInit+0x154>)
 800297c:	4293      	cmp	r3, r2
 800297e:	d113      	bne.n	80029a8 <HAL_TIM_Base_MspInit+0x138>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002980:	4b0c      	ldr	r3, [pc, #48]	; (80029b4 <HAL_TIM_Base_MspInit+0x144>)
 8002982:	69db      	ldr	r3, [r3, #28]
 8002984:	4a0b      	ldr	r2, [pc, #44]	; (80029b4 <HAL_TIM_Base_MspInit+0x144>)
 8002986:	f043 0304 	orr.w	r3, r3, #4
 800298a:	61d3      	str	r3, [r2, #28]
 800298c:	4b09      	ldr	r3, [pc, #36]	; (80029b4 <HAL_TIM_Base_MspInit+0x144>)
 800298e:	69db      	ldr	r3, [r3, #28]
 8002990:	f003 0304 	and.w	r3, r3, #4
 8002994:	60bb      	str	r3, [r7, #8]
 8002996:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 3, 0);
 8002998:	2200      	movs	r2, #0
 800299a:	2103      	movs	r1, #3
 800299c:	201e      	movs	r0, #30
 800299e:	f000 facc 	bl	8002f3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80029a2:	201e      	movs	r0, #30
 80029a4:	f000 fae5 	bl	8002f72 <HAL_NVIC_EnableIRQ>
}
 80029a8:	bf00      	nop
 80029aa:	3730      	adds	r7, #48	; 0x30
 80029ac:	46bd      	mov	sp, r7
 80029ae:	bd80      	pop	{r7, pc}
 80029b0:	40012c00 	.word	0x40012c00
 80029b4:	40021000 	.word	0x40021000
 80029b8:	40000400 	.word	0x40000400
 80029bc:	40010c00 	.word	0x40010c00
 80029c0:	40010000 	.word	0x40010000
 80029c4:	40000800 	.word	0x40000800

080029c8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80029cc:	4b11      	ldr	r3, [pc, #68]	; (8002a14 <MX_USART1_UART_Init+0x4c>)
 80029ce:	4a12      	ldr	r2, [pc, #72]	; (8002a18 <MX_USART1_UART_Init+0x50>)
 80029d0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80029d2:	4b10      	ldr	r3, [pc, #64]	; (8002a14 <MX_USART1_UART_Init+0x4c>)
 80029d4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80029d8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80029da:	4b0e      	ldr	r3, [pc, #56]	; (8002a14 <MX_USART1_UART_Init+0x4c>)
 80029dc:	2200      	movs	r2, #0
 80029de:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80029e0:	4b0c      	ldr	r3, [pc, #48]	; (8002a14 <MX_USART1_UART_Init+0x4c>)
 80029e2:	2200      	movs	r2, #0
 80029e4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80029e6:	4b0b      	ldr	r3, [pc, #44]	; (8002a14 <MX_USART1_UART_Init+0x4c>)
 80029e8:	2200      	movs	r2, #0
 80029ea:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80029ec:	4b09      	ldr	r3, [pc, #36]	; (8002a14 <MX_USART1_UART_Init+0x4c>)
 80029ee:	220c      	movs	r2, #12
 80029f0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80029f2:	4b08      	ldr	r3, [pc, #32]	; (8002a14 <MX_USART1_UART_Init+0x4c>)
 80029f4:	2200      	movs	r2, #0
 80029f6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80029f8:	4b06      	ldr	r3, [pc, #24]	; (8002a14 <MX_USART1_UART_Init+0x4c>)
 80029fa:	2200      	movs	r2, #0
 80029fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80029fe:	4805      	ldr	r0, [pc, #20]	; (8002a14 <MX_USART1_UART_Init+0x4c>)
 8002a00:	f003 f854 	bl	8005aac <HAL_UART_Init>
 8002a04:	4603      	mov	r3, r0
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d001      	beq.n	8002a0e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002a0a:	f7ff fa4f 	bl	8001eac <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002a0e:	bf00      	nop
 8002a10:	bd80      	pop	{r7, pc}
 8002a12:	bf00      	nop
 8002a14:	20000328 	.word	0x20000328
 8002a18:	40013800 	.word	0x40013800

08002a1c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002a20:	4b11      	ldr	r3, [pc, #68]	; (8002a68 <MX_USART3_UART_Init+0x4c>)
 8002a22:	4a12      	ldr	r2, [pc, #72]	; (8002a6c <MX_USART3_UART_Init+0x50>)
 8002a24:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002a26:	4b10      	ldr	r3, [pc, #64]	; (8002a68 <MX_USART3_UART_Init+0x4c>)
 8002a28:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002a2c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002a2e:	4b0e      	ldr	r3, [pc, #56]	; (8002a68 <MX_USART3_UART_Init+0x4c>)
 8002a30:	2200      	movs	r2, #0
 8002a32:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002a34:	4b0c      	ldr	r3, [pc, #48]	; (8002a68 <MX_USART3_UART_Init+0x4c>)
 8002a36:	2200      	movs	r2, #0
 8002a38:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002a3a:	4b0b      	ldr	r3, [pc, #44]	; (8002a68 <MX_USART3_UART_Init+0x4c>)
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002a40:	4b09      	ldr	r3, [pc, #36]	; (8002a68 <MX_USART3_UART_Init+0x4c>)
 8002a42:	220c      	movs	r2, #12
 8002a44:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a46:	4b08      	ldr	r3, [pc, #32]	; (8002a68 <MX_USART3_UART_Init+0x4c>)
 8002a48:	2200      	movs	r2, #0
 8002a4a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a4c:	4b06      	ldr	r3, [pc, #24]	; (8002a68 <MX_USART3_UART_Init+0x4c>)
 8002a4e:	2200      	movs	r2, #0
 8002a50:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002a52:	4805      	ldr	r0, [pc, #20]	; (8002a68 <MX_USART3_UART_Init+0x4c>)
 8002a54:	f003 f82a 	bl	8005aac <HAL_UART_Init>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d001      	beq.n	8002a62 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002a5e:	f7ff fa25 	bl	8001eac <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002a62:	bf00      	nop
 8002a64:	bd80      	pop	{r7, pc}
 8002a66:	bf00      	nop
 8002a68:	200002e8 	.word	0x200002e8
 8002a6c:	40004800 	.word	0x40004800

08002a70 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b08a      	sub	sp, #40	; 0x28
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a78:	f107 0318 	add.w	r3, r7, #24
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	601a      	str	r2, [r3, #0]
 8002a80:	605a      	str	r2, [r3, #4]
 8002a82:	609a      	str	r2, [r3, #8]
 8002a84:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a38      	ldr	r2, [pc, #224]	; (8002b6c <HAL_UART_MspInit+0xfc>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d132      	bne.n	8002af6 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002a90:	4b37      	ldr	r3, [pc, #220]	; (8002b70 <HAL_UART_MspInit+0x100>)
 8002a92:	699b      	ldr	r3, [r3, #24]
 8002a94:	4a36      	ldr	r2, [pc, #216]	; (8002b70 <HAL_UART_MspInit+0x100>)
 8002a96:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a9a:	6193      	str	r3, [r2, #24]
 8002a9c:	4b34      	ldr	r3, [pc, #208]	; (8002b70 <HAL_UART_MspInit+0x100>)
 8002a9e:	699b      	ldr	r3, [r3, #24]
 8002aa0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002aa4:	617b      	str	r3, [r7, #20]
 8002aa6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002aa8:	4b31      	ldr	r3, [pc, #196]	; (8002b70 <HAL_UART_MspInit+0x100>)
 8002aaa:	699b      	ldr	r3, [r3, #24]
 8002aac:	4a30      	ldr	r2, [pc, #192]	; (8002b70 <HAL_UART_MspInit+0x100>)
 8002aae:	f043 0304 	orr.w	r3, r3, #4
 8002ab2:	6193      	str	r3, [r2, #24]
 8002ab4:	4b2e      	ldr	r3, [pc, #184]	; (8002b70 <HAL_UART_MspInit+0x100>)
 8002ab6:	699b      	ldr	r3, [r3, #24]
 8002ab8:	f003 0304 	and.w	r3, r3, #4
 8002abc:	613b      	str	r3, [r7, #16]
 8002abe:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002ac0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002ac4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ac6:	2302      	movs	r3, #2
 8002ac8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002aca:	2303      	movs	r3, #3
 8002acc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ace:	f107 0318 	add.w	r3, r7, #24
 8002ad2:	4619      	mov	r1, r3
 8002ad4:	4827      	ldr	r0, [pc, #156]	; (8002b74 <HAL_UART_MspInit+0x104>)
 8002ad6:	f000 fa83 	bl	8002fe0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002ada:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002ade:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ae8:	f107 0318 	add.w	r3, r7, #24
 8002aec:	4619      	mov	r1, r3
 8002aee:	4821      	ldr	r0, [pc, #132]	; (8002b74 <HAL_UART_MspInit+0x104>)
 8002af0:	f000 fa76 	bl	8002fe0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002af4:	e036      	b.n	8002b64 <HAL_UART_MspInit+0xf4>
  else if(uartHandle->Instance==USART3)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a1f      	ldr	r2, [pc, #124]	; (8002b78 <HAL_UART_MspInit+0x108>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d131      	bne.n	8002b64 <HAL_UART_MspInit+0xf4>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002b00:	4b1b      	ldr	r3, [pc, #108]	; (8002b70 <HAL_UART_MspInit+0x100>)
 8002b02:	69db      	ldr	r3, [r3, #28]
 8002b04:	4a1a      	ldr	r2, [pc, #104]	; (8002b70 <HAL_UART_MspInit+0x100>)
 8002b06:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b0a:	61d3      	str	r3, [r2, #28]
 8002b0c:	4b18      	ldr	r3, [pc, #96]	; (8002b70 <HAL_UART_MspInit+0x100>)
 8002b0e:	69db      	ldr	r3, [r3, #28]
 8002b10:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b14:	60fb      	str	r3, [r7, #12]
 8002b16:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b18:	4b15      	ldr	r3, [pc, #84]	; (8002b70 <HAL_UART_MspInit+0x100>)
 8002b1a:	699b      	ldr	r3, [r3, #24]
 8002b1c:	4a14      	ldr	r2, [pc, #80]	; (8002b70 <HAL_UART_MspInit+0x100>)
 8002b1e:	f043 0308 	orr.w	r3, r3, #8
 8002b22:	6193      	str	r3, [r2, #24]
 8002b24:	4b12      	ldr	r3, [pc, #72]	; (8002b70 <HAL_UART_MspInit+0x100>)
 8002b26:	699b      	ldr	r3, [r3, #24]
 8002b28:	f003 0308 	and.w	r3, r3, #8
 8002b2c:	60bb      	str	r3, [r7, #8]
 8002b2e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002b30:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002b34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b36:	2302      	movs	r3, #2
 8002b38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002b3a:	2303      	movs	r3, #3
 8002b3c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b3e:	f107 0318 	add.w	r3, r7, #24
 8002b42:	4619      	mov	r1, r3
 8002b44:	480d      	ldr	r0, [pc, #52]	; (8002b7c <HAL_UART_MspInit+0x10c>)
 8002b46:	f000 fa4b 	bl	8002fe0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002b4a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002b4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b50:	2300      	movs	r3, #0
 8002b52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b54:	2300      	movs	r3, #0
 8002b56:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b58:	f107 0318 	add.w	r3, r7, #24
 8002b5c:	4619      	mov	r1, r3
 8002b5e:	4807      	ldr	r0, [pc, #28]	; (8002b7c <HAL_UART_MspInit+0x10c>)
 8002b60:	f000 fa3e 	bl	8002fe0 <HAL_GPIO_Init>
}
 8002b64:	bf00      	nop
 8002b66:	3728      	adds	r7, #40	; 0x28
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	bd80      	pop	{r7, pc}
 8002b6c:	40013800 	.word	0x40013800
 8002b70:	40021000 	.word	0x40021000
 8002b74:	40010800 	.word	0x40010800
 8002b78:	40004800 	.word	0x40004800
 8002b7c:	40010c00 	.word	0x40010c00

08002b80 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002b80:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002b82:	e003      	b.n	8002b8c <LoopCopyDataInit>

08002b84 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002b84:	4b0b      	ldr	r3, [pc, #44]	; (8002bb4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8002b86:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002b88:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002b8a:	3104      	adds	r1, #4

08002b8c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002b8c:	480a      	ldr	r0, [pc, #40]	; (8002bb8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002b8e:	4b0b      	ldr	r3, [pc, #44]	; (8002bbc <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002b90:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002b92:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002b94:	d3f6      	bcc.n	8002b84 <CopyDataInit>
  ldr r2, =_sbss
 8002b96:	4a0a      	ldr	r2, [pc, #40]	; (8002bc0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002b98:	e002      	b.n	8002ba0 <LoopFillZerobss>

08002b9a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002b9a:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002b9c:	f842 3b04 	str.w	r3, [r2], #4

08002ba0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002ba0:	4b08      	ldr	r3, [pc, #32]	; (8002bc4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002ba2:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002ba4:	d3f9      	bcc.n	8002b9a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002ba6:	f7ff fcf5 	bl	8002594 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002baa:	f003 f93d 	bl	8005e28 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002bae:	f7fd fbbf 	bl	8000330 <main>
  bx lr
 8002bb2:	4770      	bx	lr
  ldr r3, =_sidata
 8002bb4:	08006b04 	.word	0x08006b04
  ldr r0, =_sdata
 8002bb8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002bbc:	200000a0 	.word	0x200000a0
  ldr r2, =_sbss
 8002bc0:	200000a0 	.word	0x200000a0
  ldr r3, = _ebss
 8002bc4:	2000037c 	.word	0x2000037c

08002bc8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002bc8:	e7fe      	b.n	8002bc8 <ADC1_2_IRQHandler>
	...

08002bcc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002bd0:	4b08      	ldr	r3, [pc, #32]	; (8002bf4 <HAL_Init+0x28>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4a07      	ldr	r2, [pc, #28]	; (8002bf4 <HAL_Init+0x28>)
 8002bd6:	f043 0310 	orr.w	r3, r3, #16
 8002bda:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002bdc:	2003      	movs	r0, #3
 8002bde:	f000 f9a1 	bl	8002f24 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002be2:	2001      	movs	r0, #1
 8002be4:	f000 f808 	bl	8002bf8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002be8:	f7ff fbd4 	bl	8002394 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002bec:	2300      	movs	r3, #0
}
 8002bee:	4618      	mov	r0, r3
 8002bf0:	bd80      	pop	{r7, pc}
 8002bf2:	bf00      	nop
 8002bf4:	40022000 	.word	0x40022000

08002bf8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b082      	sub	sp, #8
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c00:	4b12      	ldr	r3, [pc, #72]	; (8002c4c <HAL_InitTick+0x54>)
 8002c02:	681a      	ldr	r2, [r3, #0]
 8002c04:	4b12      	ldr	r3, [pc, #72]	; (8002c50 <HAL_InitTick+0x58>)
 8002c06:	781b      	ldrb	r3, [r3, #0]
 8002c08:	4619      	mov	r1, r3
 8002c0a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c12:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c16:	4618      	mov	r0, r3
 8002c18:	f000 f9c7 	bl	8002faa <HAL_SYSTICK_Config>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d001      	beq.n	8002c26 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c22:	2301      	movs	r3, #1
 8002c24:	e00e      	b.n	8002c44 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2b0f      	cmp	r3, #15
 8002c2a:	d80a      	bhi.n	8002c42 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	6879      	ldr	r1, [r7, #4]
 8002c30:	f04f 30ff 	mov.w	r0, #4294967295
 8002c34:	f000 f981 	bl	8002f3a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c38:	4a06      	ldr	r2, [pc, #24]	; (8002c54 <HAL_InitTick+0x5c>)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	e000      	b.n	8002c44 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c42:	2301      	movs	r3, #1
}
 8002c44:	4618      	mov	r0, r3
 8002c46:	3708      	adds	r7, #8
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}
 8002c4c:	20000030 	.word	0x20000030
 8002c50:	20000038 	.word	0x20000038
 8002c54:	20000034 	.word	0x20000034

08002c58 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c5c:	4b05      	ldr	r3, [pc, #20]	; (8002c74 <HAL_IncTick+0x1c>)
 8002c5e:	781b      	ldrb	r3, [r3, #0]
 8002c60:	461a      	mov	r2, r3
 8002c62:	4b05      	ldr	r3, [pc, #20]	; (8002c78 <HAL_IncTick+0x20>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4413      	add	r3, r2
 8002c68:	4a03      	ldr	r2, [pc, #12]	; (8002c78 <HAL_IncTick+0x20>)
 8002c6a:	6013      	str	r3, [r2, #0]
}
 8002c6c:	bf00      	nop
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bc80      	pop	{r7}
 8002c72:	4770      	bx	lr
 8002c74:	20000038 	.word	0x20000038
 8002c78:	20000368 	.word	0x20000368

08002c7c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	af00      	add	r7, sp, #0
  return uwTick;
 8002c80:	4b02      	ldr	r3, [pc, #8]	; (8002c8c <HAL_GetTick+0x10>)
 8002c82:	681b      	ldr	r3, [r3, #0]
}
 8002c84:	4618      	mov	r0, r3
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bc80      	pop	{r7}
 8002c8a:	4770      	bx	lr
 8002c8c:	20000368 	.word	0x20000368

08002c90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b084      	sub	sp, #16
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002c98:	f7ff fff0 	bl	8002c7c <HAL_GetTick>
 8002c9c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ca8:	d005      	beq.n	8002cb6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002caa:	4b0a      	ldr	r3, [pc, #40]	; (8002cd4 <HAL_Delay+0x44>)
 8002cac:	781b      	ldrb	r3, [r3, #0]
 8002cae:	461a      	mov	r2, r3
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	4413      	add	r3, r2
 8002cb4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002cb6:	bf00      	nop
 8002cb8:	f7ff ffe0 	bl	8002c7c <HAL_GetTick>
 8002cbc:	4602      	mov	r2, r0
 8002cbe:	68bb      	ldr	r3, [r7, #8]
 8002cc0:	1ad3      	subs	r3, r2, r3
 8002cc2:	68fa      	ldr	r2, [r7, #12]
 8002cc4:	429a      	cmp	r2, r3
 8002cc6:	d8f7      	bhi.n	8002cb8 <HAL_Delay+0x28>
  {
  }
}
 8002cc8:	bf00      	nop
 8002cca:	bf00      	nop
 8002ccc:	3710      	adds	r7, #16
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}
 8002cd2:	bf00      	nop
 8002cd4:	20000038 	.word	0x20000038

08002cd8 <HAL_GetREVID>:
  *       debug mode (not accessible by the user software in normal mode).
  *       Refer to errata sheet of these devices for more details.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	af00      	add	r7, sp, #0
  return ((DBGMCU->IDCODE) >> DBGMCU_IDCODE_REV_ID_Pos);
 8002cdc:	4b03      	ldr	r3, [pc, #12]	; (8002cec <HAL_GetREVID+0x14>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	0c1b      	lsrs	r3, r3, #16
}
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bc80      	pop	{r7}
 8002ce8:	4770      	bx	lr
 8002cea:	bf00      	nop
 8002cec:	e0042000 	.word	0xe0042000

08002cf0 <HAL_GetDEVID>:
  *       debug mode (not accessible by the user software in normal mode).
  *       Refer to errata sheet of these devices for more details.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	af00      	add	r7, sp, #0
  return ((DBGMCU->IDCODE) & IDCODE_DEVID_MASK);
 8002cf4:	4b03      	ldr	r3, [pc, #12]	; (8002d04 <HAL_GetDEVID+0x14>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bc80      	pop	{r7}
 8002d02:	4770      	bx	lr
 8002d04:	e0042000 	.word	0xe0042000

08002d08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	b085      	sub	sp, #20
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	f003 0307 	and.w	r3, r3, #7
 8002d16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d18:	4b0c      	ldr	r3, [pc, #48]	; (8002d4c <__NVIC_SetPriorityGrouping+0x44>)
 8002d1a:	68db      	ldr	r3, [r3, #12]
 8002d1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d1e:	68ba      	ldr	r2, [r7, #8]
 8002d20:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002d24:	4013      	ands	r3, r2
 8002d26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d30:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002d34:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d3a:	4a04      	ldr	r2, [pc, #16]	; (8002d4c <__NVIC_SetPriorityGrouping+0x44>)
 8002d3c:	68bb      	ldr	r3, [r7, #8]
 8002d3e:	60d3      	str	r3, [r2, #12]
}
 8002d40:	bf00      	nop
 8002d42:	3714      	adds	r7, #20
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bc80      	pop	{r7}
 8002d48:	4770      	bx	lr
 8002d4a:	bf00      	nop
 8002d4c:	e000ed00 	.word	0xe000ed00

08002d50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d50:	b480      	push	{r7}
 8002d52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d54:	4b04      	ldr	r3, [pc, #16]	; (8002d68 <__NVIC_GetPriorityGrouping+0x18>)
 8002d56:	68db      	ldr	r3, [r3, #12]
 8002d58:	0a1b      	lsrs	r3, r3, #8
 8002d5a:	f003 0307 	and.w	r3, r3, #7
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bc80      	pop	{r7}
 8002d64:	4770      	bx	lr
 8002d66:	bf00      	nop
 8002d68:	e000ed00 	.word	0xe000ed00

08002d6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	b083      	sub	sp, #12
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	4603      	mov	r3, r0
 8002d74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	db0b      	blt.n	8002d96 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d7e:	79fb      	ldrb	r3, [r7, #7]
 8002d80:	f003 021f 	and.w	r2, r3, #31
 8002d84:	4906      	ldr	r1, [pc, #24]	; (8002da0 <__NVIC_EnableIRQ+0x34>)
 8002d86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d8a:	095b      	lsrs	r3, r3, #5
 8002d8c:	2001      	movs	r0, #1
 8002d8e:	fa00 f202 	lsl.w	r2, r0, r2
 8002d92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002d96:	bf00      	nop
 8002d98:	370c      	adds	r7, #12
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bc80      	pop	{r7}
 8002d9e:	4770      	bx	lr
 8002da0:	e000e100 	.word	0xe000e100

08002da4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b083      	sub	sp, #12
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	4603      	mov	r3, r0
 8002dac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002dae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	db12      	blt.n	8002ddc <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002db6:	79fb      	ldrb	r3, [r7, #7]
 8002db8:	f003 021f 	and.w	r2, r3, #31
 8002dbc:	490a      	ldr	r1, [pc, #40]	; (8002de8 <__NVIC_DisableIRQ+0x44>)
 8002dbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dc2:	095b      	lsrs	r3, r3, #5
 8002dc4:	2001      	movs	r0, #1
 8002dc6:	fa00 f202 	lsl.w	r2, r0, r2
 8002dca:	3320      	adds	r3, #32
 8002dcc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002dd0:	f3bf 8f4f 	dsb	sy
}
 8002dd4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002dd6:	f3bf 8f6f 	isb	sy
}
 8002dda:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002ddc:	bf00      	nop
 8002dde:	370c      	adds	r7, #12
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bc80      	pop	{r7}
 8002de4:	4770      	bx	lr
 8002de6:	bf00      	nop
 8002de8:	e000e100 	.word	0xe000e100

08002dec <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b083      	sub	sp, #12
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	4603      	mov	r3, r0
 8002df4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002df6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	db0c      	blt.n	8002e18 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002dfe:	79fb      	ldrb	r3, [r7, #7]
 8002e00:	f003 021f 	and.w	r2, r3, #31
 8002e04:	4907      	ldr	r1, [pc, #28]	; (8002e24 <__NVIC_ClearPendingIRQ+0x38>)
 8002e06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e0a:	095b      	lsrs	r3, r3, #5
 8002e0c:	2001      	movs	r0, #1
 8002e0e:	fa00 f202 	lsl.w	r2, r0, r2
 8002e12:	3360      	adds	r3, #96	; 0x60
 8002e14:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002e18:	bf00      	nop
 8002e1a:	370c      	adds	r7, #12
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	bc80      	pop	{r7}
 8002e20:	4770      	bx	lr
 8002e22:	bf00      	nop
 8002e24:	e000e100 	.word	0xe000e100

08002e28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	b083      	sub	sp, #12
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	4603      	mov	r3, r0
 8002e30:	6039      	str	r1, [r7, #0]
 8002e32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	db0a      	blt.n	8002e52 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	b2da      	uxtb	r2, r3
 8002e40:	490c      	ldr	r1, [pc, #48]	; (8002e74 <__NVIC_SetPriority+0x4c>)
 8002e42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e46:	0112      	lsls	r2, r2, #4
 8002e48:	b2d2      	uxtb	r2, r2
 8002e4a:	440b      	add	r3, r1
 8002e4c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e50:	e00a      	b.n	8002e68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	b2da      	uxtb	r2, r3
 8002e56:	4908      	ldr	r1, [pc, #32]	; (8002e78 <__NVIC_SetPriority+0x50>)
 8002e58:	79fb      	ldrb	r3, [r7, #7]
 8002e5a:	f003 030f 	and.w	r3, r3, #15
 8002e5e:	3b04      	subs	r3, #4
 8002e60:	0112      	lsls	r2, r2, #4
 8002e62:	b2d2      	uxtb	r2, r2
 8002e64:	440b      	add	r3, r1
 8002e66:	761a      	strb	r2, [r3, #24]
}
 8002e68:	bf00      	nop
 8002e6a:	370c      	adds	r7, #12
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	bc80      	pop	{r7}
 8002e70:	4770      	bx	lr
 8002e72:	bf00      	nop
 8002e74:	e000e100 	.word	0xe000e100
 8002e78:	e000ed00 	.word	0xe000ed00

08002e7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b089      	sub	sp, #36	; 0x24
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	60f8      	str	r0, [r7, #12]
 8002e84:	60b9      	str	r1, [r7, #8]
 8002e86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	f003 0307 	and.w	r3, r3, #7
 8002e8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e90:	69fb      	ldr	r3, [r7, #28]
 8002e92:	f1c3 0307 	rsb	r3, r3, #7
 8002e96:	2b04      	cmp	r3, #4
 8002e98:	bf28      	it	cs
 8002e9a:	2304      	movcs	r3, #4
 8002e9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e9e:	69fb      	ldr	r3, [r7, #28]
 8002ea0:	3304      	adds	r3, #4
 8002ea2:	2b06      	cmp	r3, #6
 8002ea4:	d902      	bls.n	8002eac <NVIC_EncodePriority+0x30>
 8002ea6:	69fb      	ldr	r3, [r7, #28]
 8002ea8:	3b03      	subs	r3, #3
 8002eaa:	e000      	b.n	8002eae <NVIC_EncodePriority+0x32>
 8002eac:	2300      	movs	r3, #0
 8002eae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002eb0:	f04f 32ff 	mov.w	r2, #4294967295
 8002eb4:	69bb      	ldr	r3, [r7, #24]
 8002eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eba:	43da      	mvns	r2, r3
 8002ebc:	68bb      	ldr	r3, [r7, #8]
 8002ebe:	401a      	ands	r2, r3
 8002ec0:	697b      	ldr	r3, [r7, #20]
 8002ec2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ec4:	f04f 31ff 	mov.w	r1, #4294967295
 8002ec8:	697b      	ldr	r3, [r7, #20]
 8002eca:	fa01 f303 	lsl.w	r3, r1, r3
 8002ece:	43d9      	mvns	r1, r3
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ed4:	4313      	orrs	r3, r2
         );
}
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	3724      	adds	r7, #36	; 0x24
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bc80      	pop	{r7}
 8002ede:	4770      	bx	lr

08002ee0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b082      	sub	sp, #8
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	3b01      	subs	r3, #1
 8002eec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002ef0:	d301      	bcc.n	8002ef6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e00f      	b.n	8002f16 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ef6:	4a0a      	ldr	r2, [pc, #40]	; (8002f20 <SysTick_Config+0x40>)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	3b01      	subs	r3, #1
 8002efc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002efe:	210f      	movs	r1, #15
 8002f00:	f04f 30ff 	mov.w	r0, #4294967295
 8002f04:	f7ff ff90 	bl	8002e28 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f08:	4b05      	ldr	r3, [pc, #20]	; (8002f20 <SysTick_Config+0x40>)
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f0e:	4b04      	ldr	r3, [pc, #16]	; (8002f20 <SysTick_Config+0x40>)
 8002f10:	2207      	movs	r2, #7
 8002f12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f14:	2300      	movs	r3, #0
}
 8002f16:	4618      	mov	r0, r3
 8002f18:	3708      	adds	r7, #8
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bd80      	pop	{r7, pc}
 8002f1e:	bf00      	nop
 8002f20:	e000e010 	.word	0xe000e010

08002f24 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b082      	sub	sp, #8
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f2c:	6878      	ldr	r0, [r7, #4]
 8002f2e:	f7ff feeb 	bl	8002d08 <__NVIC_SetPriorityGrouping>
}
 8002f32:	bf00      	nop
 8002f34:	3708      	adds	r7, #8
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}

08002f3a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f3a:	b580      	push	{r7, lr}
 8002f3c:	b086      	sub	sp, #24
 8002f3e:	af00      	add	r7, sp, #0
 8002f40:	4603      	mov	r3, r0
 8002f42:	60b9      	str	r1, [r7, #8]
 8002f44:	607a      	str	r2, [r7, #4]
 8002f46:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002f48:	2300      	movs	r3, #0
 8002f4a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f4c:	f7ff ff00 	bl	8002d50 <__NVIC_GetPriorityGrouping>
 8002f50:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f52:	687a      	ldr	r2, [r7, #4]
 8002f54:	68b9      	ldr	r1, [r7, #8]
 8002f56:	6978      	ldr	r0, [r7, #20]
 8002f58:	f7ff ff90 	bl	8002e7c <NVIC_EncodePriority>
 8002f5c:	4602      	mov	r2, r0
 8002f5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f62:	4611      	mov	r1, r2
 8002f64:	4618      	mov	r0, r3
 8002f66:	f7ff ff5f 	bl	8002e28 <__NVIC_SetPriority>
}
 8002f6a:	bf00      	nop
 8002f6c:	3718      	adds	r7, #24
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bd80      	pop	{r7, pc}

08002f72 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f72:	b580      	push	{r7, lr}
 8002f74:	b082      	sub	sp, #8
 8002f76:	af00      	add	r7, sp, #0
 8002f78:	4603      	mov	r3, r0
 8002f7a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f80:	4618      	mov	r0, r3
 8002f82:	f7ff fef3 	bl	8002d6c <__NVIC_EnableIRQ>
}
 8002f86:	bf00      	nop
 8002f88:	3708      	adds	r7, #8
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}

08002f8e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002f8e:	b580      	push	{r7, lr}
 8002f90:	b082      	sub	sp, #8
 8002f92:	af00      	add	r7, sp, #0
 8002f94:	4603      	mov	r3, r0
 8002f96:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002f98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	f7ff ff01 	bl	8002da4 <__NVIC_DisableIRQ>
}
 8002fa2:	bf00      	nop
 8002fa4:	3708      	adds	r7, #8
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bd80      	pop	{r7, pc}

08002faa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002faa:	b580      	push	{r7, lr}
 8002fac:	b082      	sub	sp, #8
 8002fae:	af00      	add	r7, sp, #0
 8002fb0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002fb2:	6878      	ldr	r0, [r7, #4]
 8002fb4:	f7ff ff94 	bl	8002ee0 <SysTick_Config>
 8002fb8:	4603      	mov	r3, r0
}
 8002fba:	4618      	mov	r0, r3
 8002fbc:	3708      	adds	r7, #8
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}

08002fc2 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8002fc2:	b580      	push	{r7, lr}
 8002fc4:	b082      	sub	sp, #8
 8002fc6:	af00      	add	r7, sp, #0
 8002fc8:	4603      	mov	r3, r0
 8002fca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8002fcc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	f7ff ff0b 	bl	8002dec <__NVIC_ClearPendingIRQ>
}
 8002fd6:	bf00      	nop
 8002fd8:	3708      	adds	r7, #8
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}
	...

08002fe0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b08b      	sub	sp, #44	; 0x2c
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
 8002fe8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002fea:	2300      	movs	r3, #0
 8002fec:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ff2:	e169      	b.n	80032c8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002ff4:	2201      	movs	r2, #1
 8002ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	69fa      	ldr	r2, [r7, #28]
 8003004:	4013      	ands	r3, r2
 8003006:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003008:	69ba      	ldr	r2, [r7, #24]
 800300a:	69fb      	ldr	r3, [r7, #28]
 800300c:	429a      	cmp	r2, r3
 800300e:	f040 8158 	bne.w	80032c2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	4a9a      	ldr	r2, [pc, #616]	; (8003280 <HAL_GPIO_Init+0x2a0>)
 8003018:	4293      	cmp	r3, r2
 800301a:	d05e      	beq.n	80030da <HAL_GPIO_Init+0xfa>
 800301c:	4a98      	ldr	r2, [pc, #608]	; (8003280 <HAL_GPIO_Init+0x2a0>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d875      	bhi.n	800310e <HAL_GPIO_Init+0x12e>
 8003022:	4a98      	ldr	r2, [pc, #608]	; (8003284 <HAL_GPIO_Init+0x2a4>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d058      	beq.n	80030da <HAL_GPIO_Init+0xfa>
 8003028:	4a96      	ldr	r2, [pc, #600]	; (8003284 <HAL_GPIO_Init+0x2a4>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d86f      	bhi.n	800310e <HAL_GPIO_Init+0x12e>
 800302e:	4a96      	ldr	r2, [pc, #600]	; (8003288 <HAL_GPIO_Init+0x2a8>)
 8003030:	4293      	cmp	r3, r2
 8003032:	d052      	beq.n	80030da <HAL_GPIO_Init+0xfa>
 8003034:	4a94      	ldr	r2, [pc, #592]	; (8003288 <HAL_GPIO_Init+0x2a8>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d869      	bhi.n	800310e <HAL_GPIO_Init+0x12e>
 800303a:	4a94      	ldr	r2, [pc, #592]	; (800328c <HAL_GPIO_Init+0x2ac>)
 800303c:	4293      	cmp	r3, r2
 800303e:	d04c      	beq.n	80030da <HAL_GPIO_Init+0xfa>
 8003040:	4a92      	ldr	r2, [pc, #584]	; (800328c <HAL_GPIO_Init+0x2ac>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d863      	bhi.n	800310e <HAL_GPIO_Init+0x12e>
 8003046:	4a92      	ldr	r2, [pc, #584]	; (8003290 <HAL_GPIO_Init+0x2b0>)
 8003048:	4293      	cmp	r3, r2
 800304a:	d046      	beq.n	80030da <HAL_GPIO_Init+0xfa>
 800304c:	4a90      	ldr	r2, [pc, #576]	; (8003290 <HAL_GPIO_Init+0x2b0>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d85d      	bhi.n	800310e <HAL_GPIO_Init+0x12e>
 8003052:	2b12      	cmp	r3, #18
 8003054:	d82a      	bhi.n	80030ac <HAL_GPIO_Init+0xcc>
 8003056:	2b12      	cmp	r3, #18
 8003058:	d859      	bhi.n	800310e <HAL_GPIO_Init+0x12e>
 800305a:	a201      	add	r2, pc, #4	; (adr r2, 8003060 <HAL_GPIO_Init+0x80>)
 800305c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003060:	080030db 	.word	0x080030db
 8003064:	080030b5 	.word	0x080030b5
 8003068:	080030c7 	.word	0x080030c7
 800306c:	08003109 	.word	0x08003109
 8003070:	0800310f 	.word	0x0800310f
 8003074:	0800310f 	.word	0x0800310f
 8003078:	0800310f 	.word	0x0800310f
 800307c:	0800310f 	.word	0x0800310f
 8003080:	0800310f 	.word	0x0800310f
 8003084:	0800310f 	.word	0x0800310f
 8003088:	0800310f 	.word	0x0800310f
 800308c:	0800310f 	.word	0x0800310f
 8003090:	0800310f 	.word	0x0800310f
 8003094:	0800310f 	.word	0x0800310f
 8003098:	0800310f 	.word	0x0800310f
 800309c:	0800310f 	.word	0x0800310f
 80030a0:	0800310f 	.word	0x0800310f
 80030a4:	080030bd 	.word	0x080030bd
 80030a8:	080030d1 	.word	0x080030d1
 80030ac:	4a79      	ldr	r2, [pc, #484]	; (8003294 <HAL_GPIO_Init+0x2b4>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d013      	beq.n	80030da <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80030b2:	e02c      	b.n	800310e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	68db      	ldr	r3, [r3, #12]
 80030b8:	623b      	str	r3, [r7, #32]
          break;
 80030ba:	e029      	b.n	8003110 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	68db      	ldr	r3, [r3, #12]
 80030c0:	3304      	adds	r3, #4
 80030c2:	623b      	str	r3, [r7, #32]
          break;
 80030c4:	e024      	b.n	8003110 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	68db      	ldr	r3, [r3, #12]
 80030ca:	3308      	adds	r3, #8
 80030cc:	623b      	str	r3, [r7, #32]
          break;
 80030ce:	e01f      	b.n	8003110 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	68db      	ldr	r3, [r3, #12]
 80030d4:	330c      	adds	r3, #12
 80030d6:	623b      	str	r3, [r7, #32]
          break;
 80030d8:	e01a      	b.n	8003110 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	689b      	ldr	r3, [r3, #8]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d102      	bne.n	80030e8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80030e2:	2304      	movs	r3, #4
 80030e4:	623b      	str	r3, [r7, #32]
          break;
 80030e6:	e013      	b.n	8003110 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	689b      	ldr	r3, [r3, #8]
 80030ec:	2b01      	cmp	r3, #1
 80030ee:	d105      	bne.n	80030fc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80030f0:	2308      	movs	r3, #8
 80030f2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	69fa      	ldr	r2, [r7, #28]
 80030f8:	611a      	str	r2, [r3, #16]
          break;
 80030fa:	e009      	b.n	8003110 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80030fc:	2308      	movs	r3, #8
 80030fe:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	69fa      	ldr	r2, [r7, #28]
 8003104:	615a      	str	r2, [r3, #20]
          break;
 8003106:	e003      	b.n	8003110 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003108:	2300      	movs	r3, #0
 800310a:	623b      	str	r3, [r7, #32]
          break;
 800310c:	e000      	b.n	8003110 <HAL_GPIO_Init+0x130>
          break;
 800310e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003110:	69bb      	ldr	r3, [r7, #24]
 8003112:	2bff      	cmp	r3, #255	; 0xff
 8003114:	d801      	bhi.n	800311a <HAL_GPIO_Init+0x13a>
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	e001      	b.n	800311e <HAL_GPIO_Init+0x13e>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	3304      	adds	r3, #4
 800311e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003120:	69bb      	ldr	r3, [r7, #24]
 8003122:	2bff      	cmp	r3, #255	; 0xff
 8003124:	d802      	bhi.n	800312c <HAL_GPIO_Init+0x14c>
 8003126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003128:	009b      	lsls	r3, r3, #2
 800312a:	e002      	b.n	8003132 <HAL_GPIO_Init+0x152>
 800312c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800312e:	3b08      	subs	r3, #8
 8003130:	009b      	lsls	r3, r3, #2
 8003132:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003134:	697b      	ldr	r3, [r7, #20]
 8003136:	681a      	ldr	r2, [r3, #0]
 8003138:	210f      	movs	r1, #15
 800313a:	693b      	ldr	r3, [r7, #16]
 800313c:	fa01 f303 	lsl.w	r3, r1, r3
 8003140:	43db      	mvns	r3, r3
 8003142:	401a      	ands	r2, r3
 8003144:	6a39      	ldr	r1, [r7, #32]
 8003146:	693b      	ldr	r3, [r7, #16]
 8003148:	fa01 f303 	lsl.w	r3, r1, r3
 800314c:	431a      	orrs	r2, r3
 800314e:	697b      	ldr	r3, [r7, #20]
 8003150:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800315a:	2b00      	cmp	r3, #0
 800315c:	f000 80b1 	beq.w	80032c2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003160:	4b4d      	ldr	r3, [pc, #308]	; (8003298 <HAL_GPIO_Init+0x2b8>)
 8003162:	699b      	ldr	r3, [r3, #24]
 8003164:	4a4c      	ldr	r2, [pc, #304]	; (8003298 <HAL_GPIO_Init+0x2b8>)
 8003166:	f043 0301 	orr.w	r3, r3, #1
 800316a:	6193      	str	r3, [r2, #24]
 800316c:	4b4a      	ldr	r3, [pc, #296]	; (8003298 <HAL_GPIO_Init+0x2b8>)
 800316e:	699b      	ldr	r3, [r3, #24]
 8003170:	f003 0301 	and.w	r3, r3, #1
 8003174:	60bb      	str	r3, [r7, #8]
 8003176:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003178:	4a48      	ldr	r2, [pc, #288]	; (800329c <HAL_GPIO_Init+0x2bc>)
 800317a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800317c:	089b      	lsrs	r3, r3, #2
 800317e:	3302      	adds	r3, #2
 8003180:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003184:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003188:	f003 0303 	and.w	r3, r3, #3
 800318c:	009b      	lsls	r3, r3, #2
 800318e:	220f      	movs	r2, #15
 8003190:	fa02 f303 	lsl.w	r3, r2, r3
 8003194:	43db      	mvns	r3, r3
 8003196:	68fa      	ldr	r2, [r7, #12]
 8003198:	4013      	ands	r3, r2
 800319a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	4a40      	ldr	r2, [pc, #256]	; (80032a0 <HAL_GPIO_Init+0x2c0>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d013      	beq.n	80031cc <HAL_GPIO_Init+0x1ec>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	4a3f      	ldr	r2, [pc, #252]	; (80032a4 <HAL_GPIO_Init+0x2c4>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d00d      	beq.n	80031c8 <HAL_GPIO_Init+0x1e8>
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	4a3e      	ldr	r2, [pc, #248]	; (80032a8 <HAL_GPIO_Init+0x2c8>)
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d007      	beq.n	80031c4 <HAL_GPIO_Init+0x1e4>
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	4a3d      	ldr	r2, [pc, #244]	; (80032ac <HAL_GPIO_Init+0x2cc>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d101      	bne.n	80031c0 <HAL_GPIO_Init+0x1e0>
 80031bc:	2303      	movs	r3, #3
 80031be:	e006      	b.n	80031ce <HAL_GPIO_Init+0x1ee>
 80031c0:	2304      	movs	r3, #4
 80031c2:	e004      	b.n	80031ce <HAL_GPIO_Init+0x1ee>
 80031c4:	2302      	movs	r3, #2
 80031c6:	e002      	b.n	80031ce <HAL_GPIO_Init+0x1ee>
 80031c8:	2301      	movs	r3, #1
 80031ca:	e000      	b.n	80031ce <HAL_GPIO_Init+0x1ee>
 80031cc:	2300      	movs	r3, #0
 80031ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80031d0:	f002 0203 	and.w	r2, r2, #3
 80031d4:	0092      	lsls	r2, r2, #2
 80031d6:	4093      	lsls	r3, r2
 80031d8:	68fa      	ldr	r2, [r7, #12]
 80031da:	4313      	orrs	r3, r2
 80031dc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80031de:	492f      	ldr	r1, [pc, #188]	; (800329c <HAL_GPIO_Init+0x2bc>)
 80031e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031e2:	089b      	lsrs	r3, r3, #2
 80031e4:	3302      	adds	r3, #2
 80031e6:	68fa      	ldr	r2, [r7, #12]
 80031e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d006      	beq.n	8003206 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80031f8:	4b2d      	ldr	r3, [pc, #180]	; (80032b0 <HAL_GPIO_Init+0x2d0>)
 80031fa:	681a      	ldr	r2, [r3, #0]
 80031fc:	492c      	ldr	r1, [pc, #176]	; (80032b0 <HAL_GPIO_Init+0x2d0>)
 80031fe:	69bb      	ldr	r3, [r7, #24]
 8003200:	4313      	orrs	r3, r2
 8003202:	600b      	str	r3, [r1, #0]
 8003204:	e006      	b.n	8003214 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003206:	4b2a      	ldr	r3, [pc, #168]	; (80032b0 <HAL_GPIO_Init+0x2d0>)
 8003208:	681a      	ldr	r2, [r3, #0]
 800320a:	69bb      	ldr	r3, [r7, #24]
 800320c:	43db      	mvns	r3, r3
 800320e:	4928      	ldr	r1, [pc, #160]	; (80032b0 <HAL_GPIO_Init+0x2d0>)
 8003210:	4013      	ands	r3, r2
 8003212:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	685b      	ldr	r3, [r3, #4]
 8003218:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800321c:	2b00      	cmp	r3, #0
 800321e:	d006      	beq.n	800322e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003220:	4b23      	ldr	r3, [pc, #140]	; (80032b0 <HAL_GPIO_Init+0x2d0>)
 8003222:	685a      	ldr	r2, [r3, #4]
 8003224:	4922      	ldr	r1, [pc, #136]	; (80032b0 <HAL_GPIO_Init+0x2d0>)
 8003226:	69bb      	ldr	r3, [r7, #24]
 8003228:	4313      	orrs	r3, r2
 800322a:	604b      	str	r3, [r1, #4]
 800322c:	e006      	b.n	800323c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800322e:	4b20      	ldr	r3, [pc, #128]	; (80032b0 <HAL_GPIO_Init+0x2d0>)
 8003230:	685a      	ldr	r2, [r3, #4]
 8003232:	69bb      	ldr	r3, [r7, #24]
 8003234:	43db      	mvns	r3, r3
 8003236:	491e      	ldr	r1, [pc, #120]	; (80032b0 <HAL_GPIO_Init+0x2d0>)
 8003238:	4013      	ands	r3, r2
 800323a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003244:	2b00      	cmp	r3, #0
 8003246:	d006      	beq.n	8003256 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003248:	4b19      	ldr	r3, [pc, #100]	; (80032b0 <HAL_GPIO_Init+0x2d0>)
 800324a:	689a      	ldr	r2, [r3, #8]
 800324c:	4918      	ldr	r1, [pc, #96]	; (80032b0 <HAL_GPIO_Init+0x2d0>)
 800324e:	69bb      	ldr	r3, [r7, #24]
 8003250:	4313      	orrs	r3, r2
 8003252:	608b      	str	r3, [r1, #8]
 8003254:	e006      	b.n	8003264 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003256:	4b16      	ldr	r3, [pc, #88]	; (80032b0 <HAL_GPIO_Init+0x2d0>)
 8003258:	689a      	ldr	r2, [r3, #8]
 800325a:	69bb      	ldr	r3, [r7, #24]
 800325c:	43db      	mvns	r3, r3
 800325e:	4914      	ldr	r1, [pc, #80]	; (80032b0 <HAL_GPIO_Init+0x2d0>)
 8003260:	4013      	ands	r3, r2
 8003262:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800326c:	2b00      	cmp	r3, #0
 800326e:	d021      	beq.n	80032b4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003270:	4b0f      	ldr	r3, [pc, #60]	; (80032b0 <HAL_GPIO_Init+0x2d0>)
 8003272:	68da      	ldr	r2, [r3, #12]
 8003274:	490e      	ldr	r1, [pc, #56]	; (80032b0 <HAL_GPIO_Init+0x2d0>)
 8003276:	69bb      	ldr	r3, [r7, #24]
 8003278:	4313      	orrs	r3, r2
 800327a:	60cb      	str	r3, [r1, #12]
 800327c:	e021      	b.n	80032c2 <HAL_GPIO_Init+0x2e2>
 800327e:	bf00      	nop
 8003280:	10320000 	.word	0x10320000
 8003284:	10310000 	.word	0x10310000
 8003288:	10220000 	.word	0x10220000
 800328c:	10210000 	.word	0x10210000
 8003290:	10120000 	.word	0x10120000
 8003294:	10110000 	.word	0x10110000
 8003298:	40021000 	.word	0x40021000
 800329c:	40010000 	.word	0x40010000
 80032a0:	40010800 	.word	0x40010800
 80032a4:	40010c00 	.word	0x40010c00
 80032a8:	40011000 	.word	0x40011000
 80032ac:	40011400 	.word	0x40011400
 80032b0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80032b4:	4b0b      	ldr	r3, [pc, #44]	; (80032e4 <HAL_GPIO_Init+0x304>)
 80032b6:	68da      	ldr	r2, [r3, #12]
 80032b8:	69bb      	ldr	r3, [r7, #24]
 80032ba:	43db      	mvns	r3, r3
 80032bc:	4909      	ldr	r1, [pc, #36]	; (80032e4 <HAL_GPIO_Init+0x304>)
 80032be:	4013      	ands	r3, r2
 80032c0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80032c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032c4:	3301      	adds	r3, #1
 80032c6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	681a      	ldr	r2, [r3, #0]
 80032cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032ce:	fa22 f303 	lsr.w	r3, r2, r3
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	f47f ae8e 	bne.w	8002ff4 <HAL_GPIO_Init+0x14>
  }
}
 80032d8:	bf00      	nop
 80032da:	bf00      	nop
 80032dc:	372c      	adds	r7, #44	; 0x2c
 80032de:	46bd      	mov	sp, r7
 80032e0:	bc80      	pop	{r7}
 80032e2:	4770      	bx	lr
 80032e4:	40010400 	.word	0x40010400

080032e8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80032e8:	b480      	push	{r7}
 80032ea:	b085      	sub	sp, #20
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
 80032f0:	460b      	mov	r3, r1
 80032f2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	689a      	ldr	r2, [r3, #8]
 80032f8:	887b      	ldrh	r3, [r7, #2]
 80032fa:	4013      	ands	r3, r2
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d002      	beq.n	8003306 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003300:	2301      	movs	r3, #1
 8003302:	73fb      	strb	r3, [r7, #15]
 8003304:	e001      	b.n	800330a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003306:	2300      	movs	r3, #0
 8003308:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800330a:	7bfb      	ldrb	r3, [r7, #15]
}
 800330c:	4618      	mov	r0, r3
 800330e:	3714      	adds	r7, #20
 8003310:	46bd      	mov	sp, r7
 8003312:	bc80      	pop	{r7}
 8003314:	4770      	bx	lr

08003316 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003316:	b480      	push	{r7}
 8003318:	b083      	sub	sp, #12
 800331a:	af00      	add	r7, sp, #0
 800331c:	6078      	str	r0, [r7, #4]
 800331e:	460b      	mov	r3, r1
 8003320:	807b      	strh	r3, [r7, #2]
 8003322:	4613      	mov	r3, r2
 8003324:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003326:	787b      	ldrb	r3, [r7, #1]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d003      	beq.n	8003334 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800332c:	887a      	ldrh	r2, [r7, #2]
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003332:	e003      	b.n	800333c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003334:	887b      	ldrh	r3, [r7, #2]
 8003336:	041a      	lsls	r2, r3, #16
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	611a      	str	r2, [r3, #16]
}
 800333c:	bf00      	nop
 800333e:	370c      	adds	r7, #12
 8003340:	46bd      	mov	sp, r7
 8003342:	bc80      	pop	{r7}
 8003344:	4770      	bx	lr
	...

08003348 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b082      	sub	sp, #8
 800334c:	af00      	add	r7, sp, #0
 800334e:	4603      	mov	r3, r0
 8003350:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003352:	4b08      	ldr	r3, [pc, #32]	; (8003374 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003354:	695a      	ldr	r2, [r3, #20]
 8003356:	88fb      	ldrh	r3, [r7, #6]
 8003358:	4013      	ands	r3, r2
 800335a:	2b00      	cmp	r3, #0
 800335c:	d006      	beq.n	800336c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800335e:	4a05      	ldr	r2, [pc, #20]	; (8003374 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003360:	88fb      	ldrh	r3, [r7, #6]
 8003362:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003364:	88fb      	ldrh	r3, [r7, #6]
 8003366:	4618      	mov	r0, r3
 8003368:	f7fd fe60 	bl	800102c <HAL_GPIO_EXTI_Callback>
  }
}
 800336c:	bf00      	nop
 800336e:	3708      	adds	r7, #8
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}
 8003374:	40010400 	.word	0x40010400

08003378 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b084      	sub	sp, #16
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d101      	bne.n	800338a <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8003386:	2301      	movs	r3, #1
 8003388:	e02b      	b.n	80033e2 <HAL_IWDG_Init+0x6a>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8003392:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f245 5255 	movw	r2, #21845	; 0x5555
 800339c:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	687a      	ldr	r2, [r7, #4]
 80033a4:	6852      	ldr	r2, [r2, #4]
 80033a6:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	687a      	ldr	r2, [r7, #4]
 80033ae:	6892      	ldr	r2, [r2, #8]
 80033b0:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80033b2:	f7ff fc63 	bl	8002c7c <HAL_GetTick>
 80033b6:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while (hiwdg->Instance->SR != 0x00u)
 80033b8:	e008      	b.n	80033cc <HAL_IWDG_Init+0x54>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80033ba:	f7ff fc5f 	bl	8002c7c <HAL_GetTick>
 80033be:	4602      	mov	r2, r0
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	1ad3      	subs	r3, r2, r3
 80033c4:	2b26      	cmp	r3, #38	; 0x26
 80033c6:	d901      	bls.n	80033cc <HAL_IWDG_Init+0x54>
    {
      return HAL_TIMEOUT;
 80033c8:	2303      	movs	r3, #3
 80033ca:	e00a      	b.n	80033e2 <HAL_IWDG_Init+0x6a>
  while (hiwdg->Instance->SR != 0x00u)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	68db      	ldr	r3, [r3, #12]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d1f1      	bne.n	80033ba <HAL_IWDG_Init+0x42>
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80033de:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80033e0:	2300      	movs	r3, #0
}
 80033e2:	4618      	mov	r0, r3
 80033e4:	3710      	adds	r7, #16
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}

080033ea <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 80033ea:	b480      	push	{r7}
 80033ec:	b083      	sub	sp, #12
 80033ee:	af00      	add	r7, sp, #0
 80033f0:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80033fa:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80033fc:	2300      	movs	r3, #0
}
 80033fe:	4618      	mov	r0, r3
 8003400:	370c      	adds	r7, #12
 8003402:	46bd      	mov	sp, r7
 8003404:	bc80      	pop	{r7}
 8003406:	4770      	bx	lr

08003408 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003408:	b480      	push	{r7}
 800340a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 800340c:	4b03      	ldr	r3, [pc, #12]	; (800341c <HAL_PWR_EnableBkUpAccess+0x14>)
 800340e:	2201      	movs	r2, #1
 8003410:	601a      	str	r2, [r3, #0]
}
 8003412:	bf00      	nop
 8003414:	46bd      	mov	sp, r7
 8003416:	bc80      	pop	{r7}
 8003418:	4770      	bx	lr
 800341a:	bf00      	nop
 800341c:	420e0020 	.word	0x420e0020

08003420 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b086      	sub	sp, #24
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d101      	bne.n	8003432 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800342e:	2301      	movs	r3, #1
 8003430:	e26c      	b.n	800390c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f003 0301 	and.w	r3, r3, #1
 800343a:	2b00      	cmp	r3, #0
 800343c:	f000 8087 	beq.w	800354e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003440:	4b92      	ldr	r3, [pc, #584]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	f003 030c 	and.w	r3, r3, #12
 8003448:	2b04      	cmp	r3, #4
 800344a:	d00c      	beq.n	8003466 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800344c:	4b8f      	ldr	r3, [pc, #572]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	f003 030c 	and.w	r3, r3, #12
 8003454:	2b08      	cmp	r3, #8
 8003456:	d112      	bne.n	800347e <HAL_RCC_OscConfig+0x5e>
 8003458:	4b8c      	ldr	r3, [pc, #560]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003460:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003464:	d10b      	bne.n	800347e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003466:	4b89      	ldr	r3, [pc, #548]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800346e:	2b00      	cmp	r3, #0
 8003470:	d06c      	beq.n	800354c <HAL_RCC_OscConfig+0x12c>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	685b      	ldr	r3, [r3, #4]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d168      	bne.n	800354c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800347a:	2301      	movs	r3, #1
 800347c:	e246      	b.n	800390c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	685b      	ldr	r3, [r3, #4]
 8003482:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003486:	d106      	bne.n	8003496 <HAL_RCC_OscConfig+0x76>
 8003488:	4b80      	ldr	r3, [pc, #512]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4a7f      	ldr	r2, [pc, #508]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 800348e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003492:	6013      	str	r3, [r2, #0]
 8003494:	e02e      	b.n	80034f4 <HAL_RCC_OscConfig+0xd4>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d10c      	bne.n	80034b8 <HAL_RCC_OscConfig+0x98>
 800349e:	4b7b      	ldr	r3, [pc, #492]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	4a7a      	ldr	r2, [pc, #488]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 80034a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80034a8:	6013      	str	r3, [r2, #0]
 80034aa:	4b78      	ldr	r3, [pc, #480]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4a77      	ldr	r2, [pc, #476]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 80034b0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80034b4:	6013      	str	r3, [r2, #0]
 80034b6:	e01d      	b.n	80034f4 <HAL_RCC_OscConfig+0xd4>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80034c0:	d10c      	bne.n	80034dc <HAL_RCC_OscConfig+0xbc>
 80034c2:	4b72      	ldr	r3, [pc, #456]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a71      	ldr	r2, [pc, #452]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 80034c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80034cc:	6013      	str	r3, [r2, #0]
 80034ce:	4b6f      	ldr	r3, [pc, #444]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a6e      	ldr	r2, [pc, #440]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 80034d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034d8:	6013      	str	r3, [r2, #0]
 80034da:	e00b      	b.n	80034f4 <HAL_RCC_OscConfig+0xd4>
 80034dc:	4b6b      	ldr	r3, [pc, #428]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	4a6a      	ldr	r2, [pc, #424]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 80034e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80034e6:	6013      	str	r3, [r2, #0]
 80034e8:	4b68      	ldr	r3, [pc, #416]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a67      	ldr	r2, [pc, #412]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 80034ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80034f2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d013      	beq.n	8003524 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034fc:	f7ff fbbe 	bl	8002c7c <HAL_GetTick>
 8003500:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003502:	e008      	b.n	8003516 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003504:	f7ff fbba 	bl	8002c7c <HAL_GetTick>
 8003508:	4602      	mov	r2, r0
 800350a:	693b      	ldr	r3, [r7, #16]
 800350c:	1ad3      	subs	r3, r2, r3
 800350e:	2b64      	cmp	r3, #100	; 0x64
 8003510:	d901      	bls.n	8003516 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003512:	2303      	movs	r3, #3
 8003514:	e1fa      	b.n	800390c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003516:	4b5d      	ldr	r3, [pc, #372]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800351e:	2b00      	cmp	r3, #0
 8003520:	d0f0      	beq.n	8003504 <HAL_RCC_OscConfig+0xe4>
 8003522:	e014      	b.n	800354e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003524:	f7ff fbaa 	bl	8002c7c <HAL_GetTick>
 8003528:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800352a:	e008      	b.n	800353e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800352c:	f7ff fba6 	bl	8002c7c <HAL_GetTick>
 8003530:	4602      	mov	r2, r0
 8003532:	693b      	ldr	r3, [r7, #16]
 8003534:	1ad3      	subs	r3, r2, r3
 8003536:	2b64      	cmp	r3, #100	; 0x64
 8003538:	d901      	bls.n	800353e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800353a:	2303      	movs	r3, #3
 800353c:	e1e6      	b.n	800390c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800353e:	4b53      	ldr	r3, [pc, #332]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003546:	2b00      	cmp	r3, #0
 8003548:	d1f0      	bne.n	800352c <HAL_RCC_OscConfig+0x10c>
 800354a:	e000      	b.n	800354e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800354c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f003 0302 	and.w	r3, r3, #2
 8003556:	2b00      	cmp	r3, #0
 8003558:	d063      	beq.n	8003622 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800355a:	4b4c      	ldr	r3, [pc, #304]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	f003 030c 	and.w	r3, r3, #12
 8003562:	2b00      	cmp	r3, #0
 8003564:	d00b      	beq.n	800357e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003566:	4b49      	ldr	r3, [pc, #292]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	f003 030c 	and.w	r3, r3, #12
 800356e:	2b08      	cmp	r3, #8
 8003570:	d11c      	bne.n	80035ac <HAL_RCC_OscConfig+0x18c>
 8003572:	4b46      	ldr	r3, [pc, #280]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800357a:	2b00      	cmp	r3, #0
 800357c:	d116      	bne.n	80035ac <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800357e:	4b43      	ldr	r3, [pc, #268]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f003 0302 	and.w	r3, r3, #2
 8003586:	2b00      	cmp	r3, #0
 8003588:	d005      	beq.n	8003596 <HAL_RCC_OscConfig+0x176>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	691b      	ldr	r3, [r3, #16]
 800358e:	2b01      	cmp	r3, #1
 8003590:	d001      	beq.n	8003596 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003592:	2301      	movs	r3, #1
 8003594:	e1ba      	b.n	800390c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003596:	4b3d      	ldr	r3, [pc, #244]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	695b      	ldr	r3, [r3, #20]
 80035a2:	00db      	lsls	r3, r3, #3
 80035a4:	4939      	ldr	r1, [pc, #228]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 80035a6:	4313      	orrs	r3, r2
 80035a8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035aa:	e03a      	b.n	8003622 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	691b      	ldr	r3, [r3, #16]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d020      	beq.n	80035f6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80035b4:	4b36      	ldr	r3, [pc, #216]	; (8003690 <HAL_RCC_OscConfig+0x270>)
 80035b6:	2201      	movs	r2, #1
 80035b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035ba:	f7ff fb5f 	bl	8002c7c <HAL_GetTick>
 80035be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035c0:	e008      	b.n	80035d4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035c2:	f7ff fb5b 	bl	8002c7c <HAL_GetTick>
 80035c6:	4602      	mov	r2, r0
 80035c8:	693b      	ldr	r3, [r7, #16]
 80035ca:	1ad3      	subs	r3, r2, r3
 80035cc:	2b02      	cmp	r3, #2
 80035ce:	d901      	bls.n	80035d4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80035d0:	2303      	movs	r3, #3
 80035d2:	e19b      	b.n	800390c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035d4:	4b2d      	ldr	r3, [pc, #180]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f003 0302 	and.w	r3, r3, #2
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d0f0      	beq.n	80035c2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035e0:	4b2a      	ldr	r3, [pc, #168]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	695b      	ldr	r3, [r3, #20]
 80035ec:	00db      	lsls	r3, r3, #3
 80035ee:	4927      	ldr	r1, [pc, #156]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 80035f0:	4313      	orrs	r3, r2
 80035f2:	600b      	str	r3, [r1, #0]
 80035f4:	e015      	b.n	8003622 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80035f6:	4b26      	ldr	r3, [pc, #152]	; (8003690 <HAL_RCC_OscConfig+0x270>)
 80035f8:	2200      	movs	r2, #0
 80035fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035fc:	f7ff fb3e 	bl	8002c7c <HAL_GetTick>
 8003600:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003602:	e008      	b.n	8003616 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003604:	f7ff fb3a 	bl	8002c7c <HAL_GetTick>
 8003608:	4602      	mov	r2, r0
 800360a:	693b      	ldr	r3, [r7, #16]
 800360c:	1ad3      	subs	r3, r2, r3
 800360e:	2b02      	cmp	r3, #2
 8003610:	d901      	bls.n	8003616 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003612:	2303      	movs	r3, #3
 8003614:	e17a      	b.n	800390c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003616:	4b1d      	ldr	r3, [pc, #116]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f003 0302 	and.w	r3, r3, #2
 800361e:	2b00      	cmp	r3, #0
 8003620:	d1f0      	bne.n	8003604 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f003 0308 	and.w	r3, r3, #8
 800362a:	2b00      	cmp	r3, #0
 800362c:	d03a      	beq.n	80036a4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	699b      	ldr	r3, [r3, #24]
 8003632:	2b00      	cmp	r3, #0
 8003634:	d019      	beq.n	800366a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003636:	4b17      	ldr	r3, [pc, #92]	; (8003694 <HAL_RCC_OscConfig+0x274>)
 8003638:	2201      	movs	r2, #1
 800363a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800363c:	f7ff fb1e 	bl	8002c7c <HAL_GetTick>
 8003640:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003642:	e008      	b.n	8003656 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003644:	f7ff fb1a 	bl	8002c7c <HAL_GetTick>
 8003648:	4602      	mov	r2, r0
 800364a:	693b      	ldr	r3, [r7, #16]
 800364c:	1ad3      	subs	r3, r2, r3
 800364e:	2b02      	cmp	r3, #2
 8003650:	d901      	bls.n	8003656 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003652:	2303      	movs	r3, #3
 8003654:	e15a      	b.n	800390c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003656:	4b0d      	ldr	r3, [pc, #52]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 8003658:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800365a:	f003 0302 	and.w	r3, r3, #2
 800365e:	2b00      	cmp	r3, #0
 8003660:	d0f0      	beq.n	8003644 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003662:	2001      	movs	r0, #1
 8003664:	f000 fad8 	bl	8003c18 <RCC_Delay>
 8003668:	e01c      	b.n	80036a4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800366a:	4b0a      	ldr	r3, [pc, #40]	; (8003694 <HAL_RCC_OscConfig+0x274>)
 800366c:	2200      	movs	r2, #0
 800366e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003670:	f7ff fb04 	bl	8002c7c <HAL_GetTick>
 8003674:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003676:	e00f      	b.n	8003698 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003678:	f7ff fb00 	bl	8002c7c <HAL_GetTick>
 800367c:	4602      	mov	r2, r0
 800367e:	693b      	ldr	r3, [r7, #16]
 8003680:	1ad3      	subs	r3, r2, r3
 8003682:	2b02      	cmp	r3, #2
 8003684:	d908      	bls.n	8003698 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003686:	2303      	movs	r3, #3
 8003688:	e140      	b.n	800390c <HAL_RCC_OscConfig+0x4ec>
 800368a:	bf00      	nop
 800368c:	40021000 	.word	0x40021000
 8003690:	42420000 	.word	0x42420000
 8003694:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003698:	4b9e      	ldr	r3, [pc, #632]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 800369a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800369c:	f003 0302 	and.w	r3, r3, #2
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d1e9      	bne.n	8003678 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f003 0304 	and.w	r3, r3, #4
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	f000 80a6 	beq.w	80037fe <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80036b2:	2300      	movs	r3, #0
 80036b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80036b6:	4b97      	ldr	r3, [pc, #604]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 80036b8:	69db      	ldr	r3, [r3, #28]
 80036ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d10d      	bne.n	80036de <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036c2:	4b94      	ldr	r3, [pc, #592]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 80036c4:	69db      	ldr	r3, [r3, #28]
 80036c6:	4a93      	ldr	r2, [pc, #588]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 80036c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036cc:	61d3      	str	r3, [r2, #28]
 80036ce:	4b91      	ldr	r3, [pc, #580]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 80036d0:	69db      	ldr	r3, [r3, #28]
 80036d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036d6:	60bb      	str	r3, [r7, #8]
 80036d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036da:	2301      	movs	r3, #1
 80036dc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036de:	4b8e      	ldr	r3, [pc, #568]	; (8003918 <HAL_RCC_OscConfig+0x4f8>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d118      	bne.n	800371c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80036ea:	4b8b      	ldr	r3, [pc, #556]	; (8003918 <HAL_RCC_OscConfig+0x4f8>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4a8a      	ldr	r2, [pc, #552]	; (8003918 <HAL_RCC_OscConfig+0x4f8>)
 80036f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80036f6:	f7ff fac1 	bl	8002c7c <HAL_GetTick>
 80036fa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036fc:	e008      	b.n	8003710 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036fe:	f7ff fabd 	bl	8002c7c <HAL_GetTick>
 8003702:	4602      	mov	r2, r0
 8003704:	693b      	ldr	r3, [r7, #16]
 8003706:	1ad3      	subs	r3, r2, r3
 8003708:	2b64      	cmp	r3, #100	; 0x64
 800370a:	d901      	bls.n	8003710 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800370c:	2303      	movs	r3, #3
 800370e:	e0fd      	b.n	800390c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003710:	4b81      	ldr	r3, [pc, #516]	; (8003918 <HAL_RCC_OscConfig+0x4f8>)
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003718:	2b00      	cmp	r3, #0
 800371a:	d0f0      	beq.n	80036fe <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	68db      	ldr	r3, [r3, #12]
 8003720:	2b01      	cmp	r3, #1
 8003722:	d106      	bne.n	8003732 <HAL_RCC_OscConfig+0x312>
 8003724:	4b7b      	ldr	r3, [pc, #492]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 8003726:	6a1b      	ldr	r3, [r3, #32]
 8003728:	4a7a      	ldr	r2, [pc, #488]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 800372a:	f043 0301 	orr.w	r3, r3, #1
 800372e:	6213      	str	r3, [r2, #32]
 8003730:	e02d      	b.n	800378e <HAL_RCC_OscConfig+0x36e>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	68db      	ldr	r3, [r3, #12]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d10c      	bne.n	8003754 <HAL_RCC_OscConfig+0x334>
 800373a:	4b76      	ldr	r3, [pc, #472]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 800373c:	6a1b      	ldr	r3, [r3, #32]
 800373e:	4a75      	ldr	r2, [pc, #468]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 8003740:	f023 0301 	bic.w	r3, r3, #1
 8003744:	6213      	str	r3, [r2, #32]
 8003746:	4b73      	ldr	r3, [pc, #460]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 8003748:	6a1b      	ldr	r3, [r3, #32]
 800374a:	4a72      	ldr	r2, [pc, #456]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 800374c:	f023 0304 	bic.w	r3, r3, #4
 8003750:	6213      	str	r3, [r2, #32]
 8003752:	e01c      	b.n	800378e <HAL_RCC_OscConfig+0x36e>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	68db      	ldr	r3, [r3, #12]
 8003758:	2b05      	cmp	r3, #5
 800375a:	d10c      	bne.n	8003776 <HAL_RCC_OscConfig+0x356>
 800375c:	4b6d      	ldr	r3, [pc, #436]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 800375e:	6a1b      	ldr	r3, [r3, #32]
 8003760:	4a6c      	ldr	r2, [pc, #432]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 8003762:	f043 0304 	orr.w	r3, r3, #4
 8003766:	6213      	str	r3, [r2, #32]
 8003768:	4b6a      	ldr	r3, [pc, #424]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 800376a:	6a1b      	ldr	r3, [r3, #32]
 800376c:	4a69      	ldr	r2, [pc, #420]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 800376e:	f043 0301 	orr.w	r3, r3, #1
 8003772:	6213      	str	r3, [r2, #32]
 8003774:	e00b      	b.n	800378e <HAL_RCC_OscConfig+0x36e>
 8003776:	4b67      	ldr	r3, [pc, #412]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 8003778:	6a1b      	ldr	r3, [r3, #32]
 800377a:	4a66      	ldr	r2, [pc, #408]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 800377c:	f023 0301 	bic.w	r3, r3, #1
 8003780:	6213      	str	r3, [r2, #32]
 8003782:	4b64      	ldr	r3, [pc, #400]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 8003784:	6a1b      	ldr	r3, [r3, #32]
 8003786:	4a63      	ldr	r2, [pc, #396]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 8003788:	f023 0304 	bic.w	r3, r3, #4
 800378c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	68db      	ldr	r3, [r3, #12]
 8003792:	2b00      	cmp	r3, #0
 8003794:	d015      	beq.n	80037c2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003796:	f7ff fa71 	bl	8002c7c <HAL_GetTick>
 800379a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800379c:	e00a      	b.n	80037b4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800379e:	f7ff fa6d 	bl	8002c7c <HAL_GetTick>
 80037a2:	4602      	mov	r2, r0
 80037a4:	693b      	ldr	r3, [r7, #16]
 80037a6:	1ad3      	subs	r3, r2, r3
 80037a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80037ac:	4293      	cmp	r3, r2
 80037ae:	d901      	bls.n	80037b4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80037b0:	2303      	movs	r3, #3
 80037b2:	e0ab      	b.n	800390c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037b4:	4b57      	ldr	r3, [pc, #348]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 80037b6:	6a1b      	ldr	r3, [r3, #32]
 80037b8:	f003 0302 	and.w	r3, r3, #2
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d0ee      	beq.n	800379e <HAL_RCC_OscConfig+0x37e>
 80037c0:	e014      	b.n	80037ec <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037c2:	f7ff fa5b 	bl	8002c7c <HAL_GetTick>
 80037c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037c8:	e00a      	b.n	80037e0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037ca:	f7ff fa57 	bl	8002c7c <HAL_GetTick>
 80037ce:	4602      	mov	r2, r0
 80037d0:	693b      	ldr	r3, [r7, #16]
 80037d2:	1ad3      	subs	r3, r2, r3
 80037d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80037d8:	4293      	cmp	r3, r2
 80037da:	d901      	bls.n	80037e0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80037dc:	2303      	movs	r3, #3
 80037de:	e095      	b.n	800390c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037e0:	4b4c      	ldr	r3, [pc, #304]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 80037e2:	6a1b      	ldr	r3, [r3, #32]
 80037e4:	f003 0302 	and.w	r3, r3, #2
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d1ee      	bne.n	80037ca <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80037ec:	7dfb      	ldrb	r3, [r7, #23]
 80037ee:	2b01      	cmp	r3, #1
 80037f0:	d105      	bne.n	80037fe <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037f2:	4b48      	ldr	r3, [pc, #288]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 80037f4:	69db      	ldr	r3, [r3, #28]
 80037f6:	4a47      	ldr	r2, [pc, #284]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 80037f8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80037fc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	69db      	ldr	r3, [r3, #28]
 8003802:	2b00      	cmp	r3, #0
 8003804:	f000 8081 	beq.w	800390a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003808:	4b42      	ldr	r3, [pc, #264]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	f003 030c 	and.w	r3, r3, #12
 8003810:	2b08      	cmp	r3, #8
 8003812:	d061      	beq.n	80038d8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	69db      	ldr	r3, [r3, #28]
 8003818:	2b02      	cmp	r3, #2
 800381a:	d146      	bne.n	80038aa <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800381c:	4b3f      	ldr	r3, [pc, #252]	; (800391c <HAL_RCC_OscConfig+0x4fc>)
 800381e:	2200      	movs	r2, #0
 8003820:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003822:	f7ff fa2b 	bl	8002c7c <HAL_GetTick>
 8003826:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003828:	e008      	b.n	800383c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800382a:	f7ff fa27 	bl	8002c7c <HAL_GetTick>
 800382e:	4602      	mov	r2, r0
 8003830:	693b      	ldr	r3, [r7, #16]
 8003832:	1ad3      	subs	r3, r2, r3
 8003834:	2b02      	cmp	r3, #2
 8003836:	d901      	bls.n	800383c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003838:	2303      	movs	r3, #3
 800383a:	e067      	b.n	800390c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800383c:	4b35      	ldr	r3, [pc, #212]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003844:	2b00      	cmp	r3, #0
 8003846:	d1f0      	bne.n	800382a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6a1b      	ldr	r3, [r3, #32]
 800384c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003850:	d108      	bne.n	8003864 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003852:	4b30      	ldr	r3, [pc, #192]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	689b      	ldr	r3, [r3, #8]
 800385e:	492d      	ldr	r1, [pc, #180]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 8003860:	4313      	orrs	r3, r2
 8003862:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003864:	4b2b      	ldr	r3, [pc, #172]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6a19      	ldr	r1, [r3, #32]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003874:	430b      	orrs	r3, r1
 8003876:	4927      	ldr	r1, [pc, #156]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 8003878:	4313      	orrs	r3, r2
 800387a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800387c:	4b27      	ldr	r3, [pc, #156]	; (800391c <HAL_RCC_OscConfig+0x4fc>)
 800387e:	2201      	movs	r2, #1
 8003880:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003882:	f7ff f9fb 	bl	8002c7c <HAL_GetTick>
 8003886:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003888:	e008      	b.n	800389c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800388a:	f7ff f9f7 	bl	8002c7c <HAL_GetTick>
 800388e:	4602      	mov	r2, r0
 8003890:	693b      	ldr	r3, [r7, #16]
 8003892:	1ad3      	subs	r3, r2, r3
 8003894:	2b02      	cmp	r3, #2
 8003896:	d901      	bls.n	800389c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003898:	2303      	movs	r3, #3
 800389a:	e037      	b.n	800390c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800389c:	4b1d      	ldr	r3, [pc, #116]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d0f0      	beq.n	800388a <HAL_RCC_OscConfig+0x46a>
 80038a8:	e02f      	b.n	800390a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038aa:	4b1c      	ldr	r3, [pc, #112]	; (800391c <HAL_RCC_OscConfig+0x4fc>)
 80038ac:	2200      	movs	r2, #0
 80038ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038b0:	f7ff f9e4 	bl	8002c7c <HAL_GetTick>
 80038b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038b6:	e008      	b.n	80038ca <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038b8:	f7ff f9e0 	bl	8002c7c <HAL_GetTick>
 80038bc:	4602      	mov	r2, r0
 80038be:	693b      	ldr	r3, [r7, #16]
 80038c0:	1ad3      	subs	r3, r2, r3
 80038c2:	2b02      	cmp	r3, #2
 80038c4:	d901      	bls.n	80038ca <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80038c6:	2303      	movs	r3, #3
 80038c8:	e020      	b.n	800390c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038ca:	4b12      	ldr	r3, [pc, #72]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d1f0      	bne.n	80038b8 <HAL_RCC_OscConfig+0x498>
 80038d6:	e018      	b.n	800390a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	69db      	ldr	r3, [r3, #28]
 80038dc:	2b01      	cmp	r3, #1
 80038de:	d101      	bne.n	80038e4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80038e0:	2301      	movs	r3, #1
 80038e2:	e013      	b.n	800390c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80038e4:	4b0b      	ldr	r3, [pc, #44]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 80038e6:	685b      	ldr	r3, [r3, #4]
 80038e8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6a1b      	ldr	r3, [r3, #32]
 80038f4:	429a      	cmp	r2, r3
 80038f6:	d106      	bne.n	8003906 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003902:	429a      	cmp	r2, r3
 8003904:	d001      	beq.n	800390a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003906:	2301      	movs	r3, #1
 8003908:	e000      	b.n	800390c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800390a:	2300      	movs	r3, #0
}
 800390c:	4618      	mov	r0, r3
 800390e:	3718      	adds	r7, #24
 8003910:	46bd      	mov	sp, r7
 8003912:	bd80      	pop	{r7, pc}
 8003914:	40021000 	.word	0x40021000
 8003918:	40007000 	.word	0x40007000
 800391c:	42420060 	.word	0x42420060

08003920 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b084      	sub	sp, #16
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
 8003928:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d101      	bne.n	8003934 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003930:	2301      	movs	r3, #1
 8003932:	e0d0      	b.n	8003ad6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003934:	4b6a      	ldr	r3, [pc, #424]	; (8003ae0 <HAL_RCC_ClockConfig+0x1c0>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f003 0307 	and.w	r3, r3, #7
 800393c:	683a      	ldr	r2, [r7, #0]
 800393e:	429a      	cmp	r2, r3
 8003940:	d910      	bls.n	8003964 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003942:	4b67      	ldr	r3, [pc, #412]	; (8003ae0 <HAL_RCC_ClockConfig+0x1c0>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f023 0207 	bic.w	r2, r3, #7
 800394a:	4965      	ldr	r1, [pc, #404]	; (8003ae0 <HAL_RCC_ClockConfig+0x1c0>)
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	4313      	orrs	r3, r2
 8003950:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003952:	4b63      	ldr	r3, [pc, #396]	; (8003ae0 <HAL_RCC_ClockConfig+0x1c0>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f003 0307 	and.w	r3, r3, #7
 800395a:	683a      	ldr	r2, [r7, #0]
 800395c:	429a      	cmp	r2, r3
 800395e:	d001      	beq.n	8003964 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003960:	2301      	movs	r3, #1
 8003962:	e0b8      	b.n	8003ad6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f003 0302 	and.w	r3, r3, #2
 800396c:	2b00      	cmp	r3, #0
 800396e:	d020      	beq.n	80039b2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f003 0304 	and.w	r3, r3, #4
 8003978:	2b00      	cmp	r3, #0
 800397a:	d005      	beq.n	8003988 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800397c:	4b59      	ldr	r3, [pc, #356]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c4>)
 800397e:	685b      	ldr	r3, [r3, #4]
 8003980:	4a58      	ldr	r2, [pc, #352]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c4>)
 8003982:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003986:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f003 0308 	and.w	r3, r3, #8
 8003990:	2b00      	cmp	r3, #0
 8003992:	d005      	beq.n	80039a0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003994:	4b53      	ldr	r3, [pc, #332]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c4>)
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	4a52      	ldr	r2, [pc, #328]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c4>)
 800399a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800399e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039a0:	4b50      	ldr	r3, [pc, #320]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c4>)
 80039a2:	685b      	ldr	r3, [r3, #4]
 80039a4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	689b      	ldr	r3, [r3, #8]
 80039ac:	494d      	ldr	r1, [pc, #308]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c4>)
 80039ae:	4313      	orrs	r3, r2
 80039b0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f003 0301 	and.w	r3, r3, #1
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d040      	beq.n	8003a40 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	2b01      	cmp	r3, #1
 80039c4:	d107      	bne.n	80039d6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039c6:	4b47      	ldr	r3, [pc, #284]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c4>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d115      	bne.n	80039fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039d2:	2301      	movs	r3, #1
 80039d4:	e07f      	b.n	8003ad6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	685b      	ldr	r3, [r3, #4]
 80039da:	2b02      	cmp	r3, #2
 80039dc:	d107      	bne.n	80039ee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039de:	4b41      	ldr	r3, [pc, #260]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c4>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d109      	bne.n	80039fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039ea:	2301      	movs	r3, #1
 80039ec:	e073      	b.n	8003ad6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039ee:	4b3d      	ldr	r3, [pc, #244]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c4>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f003 0302 	and.w	r3, r3, #2
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d101      	bne.n	80039fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	e06b      	b.n	8003ad6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80039fe:	4b39      	ldr	r3, [pc, #228]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	f023 0203 	bic.w	r2, r3, #3
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	4936      	ldr	r1, [pc, #216]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a0c:	4313      	orrs	r3, r2
 8003a0e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a10:	f7ff f934 	bl	8002c7c <HAL_GetTick>
 8003a14:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a16:	e00a      	b.n	8003a2e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a18:	f7ff f930 	bl	8002c7c <HAL_GetTick>
 8003a1c:	4602      	mov	r2, r0
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	1ad3      	subs	r3, r2, r3
 8003a22:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d901      	bls.n	8003a2e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003a2a:	2303      	movs	r3, #3
 8003a2c:	e053      	b.n	8003ad6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a2e:	4b2d      	ldr	r3, [pc, #180]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	f003 020c 	and.w	r2, r3, #12
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	685b      	ldr	r3, [r3, #4]
 8003a3a:	009b      	lsls	r3, r3, #2
 8003a3c:	429a      	cmp	r2, r3
 8003a3e:	d1eb      	bne.n	8003a18 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003a40:	4b27      	ldr	r3, [pc, #156]	; (8003ae0 <HAL_RCC_ClockConfig+0x1c0>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f003 0307 	and.w	r3, r3, #7
 8003a48:	683a      	ldr	r2, [r7, #0]
 8003a4a:	429a      	cmp	r2, r3
 8003a4c:	d210      	bcs.n	8003a70 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a4e:	4b24      	ldr	r3, [pc, #144]	; (8003ae0 <HAL_RCC_ClockConfig+0x1c0>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f023 0207 	bic.w	r2, r3, #7
 8003a56:	4922      	ldr	r1, [pc, #136]	; (8003ae0 <HAL_RCC_ClockConfig+0x1c0>)
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a5e:	4b20      	ldr	r3, [pc, #128]	; (8003ae0 <HAL_RCC_ClockConfig+0x1c0>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f003 0307 	and.w	r3, r3, #7
 8003a66:	683a      	ldr	r2, [r7, #0]
 8003a68:	429a      	cmp	r2, r3
 8003a6a:	d001      	beq.n	8003a70 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	e032      	b.n	8003ad6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f003 0304 	and.w	r3, r3, #4
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d008      	beq.n	8003a8e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a7c:	4b19      	ldr	r3, [pc, #100]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	68db      	ldr	r3, [r3, #12]
 8003a88:	4916      	ldr	r1, [pc, #88]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a8a:	4313      	orrs	r3, r2
 8003a8c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f003 0308 	and.w	r3, r3, #8
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d009      	beq.n	8003aae <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003a9a:	4b12      	ldr	r3, [pc, #72]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a9c:	685b      	ldr	r3, [r3, #4]
 8003a9e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	691b      	ldr	r3, [r3, #16]
 8003aa6:	00db      	lsls	r3, r3, #3
 8003aa8:	490e      	ldr	r1, [pc, #56]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c4>)
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003aae:	f000 f821 	bl	8003af4 <HAL_RCC_GetSysClockFreq>
 8003ab2:	4602      	mov	r2, r0
 8003ab4:	4b0b      	ldr	r3, [pc, #44]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c4>)
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	091b      	lsrs	r3, r3, #4
 8003aba:	f003 030f 	and.w	r3, r3, #15
 8003abe:	490a      	ldr	r1, [pc, #40]	; (8003ae8 <HAL_RCC_ClockConfig+0x1c8>)
 8003ac0:	5ccb      	ldrb	r3, [r1, r3]
 8003ac2:	fa22 f303 	lsr.w	r3, r2, r3
 8003ac6:	4a09      	ldr	r2, [pc, #36]	; (8003aec <HAL_RCC_ClockConfig+0x1cc>)
 8003ac8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003aca:	4b09      	ldr	r3, [pc, #36]	; (8003af0 <HAL_RCC_ClockConfig+0x1d0>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	4618      	mov	r0, r3
 8003ad0:	f7ff f892 	bl	8002bf8 <HAL_InitTick>

  return HAL_OK;
 8003ad4:	2300      	movs	r3, #0
}
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	3710      	adds	r7, #16
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bd80      	pop	{r7, pc}
 8003ade:	bf00      	nop
 8003ae0:	40022000 	.word	0x40022000
 8003ae4:	40021000 	.word	0x40021000
 8003ae8:	08006ab0 	.word	0x08006ab0
 8003aec:	20000030 	.word	0x20000030
 8003af0:	20000034 	.word	0x20000034

08003af4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003af4:	b490      	push	{r4, r7}
 8003af6:	b08a      	sub	sp, #40	; 0x28
 8003af8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003afa:	4b2a      	ldr	r3, [pc, #168]	; (8003ba4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003afc:	1d3c      	adds	r4, r7, #4
 8003afe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003b00:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003b04:	f240 2301 	movw	r3, #513	; 0x201
 8003b08:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	61fb      	str	r3, [r7, #28]
 8003b0e:	2300      	movs	r3, #0
 8003b10:	61bb      	str	r3, [r7, #24]
 8003b12:	2300      	movs	r3, #0
 8003b14:	627b      	str	r3, [r7, #36]	; 0x24
 8003b16:	2300      	movs	r3, #0
 8003b18:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003b1e:	4b22      	ldr	r3, [pc, #136]	; (8003ba8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003b20:	685b      	ldr	r3, [r3, #4]
 8003b22:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003b24:	69fb      	ldr	r3, [r7, #28]
 8003b26:	f003 030c 	and.w	r3, r3, #12
 8003b2a:	2b04      	cmp	r3, #4
 8003b2c:	d002      	beq.n	8003b34 <HAL_RCC_GetSysClockFreq+0x40>
 8003b2e:	2b08      	cmp	r3, #8
 8003b30:	d003      	beq.n	8003b3a <HAL_RCC_GetSysClockFreq+0x46>
 8003b32:	e02d      	b.n	8003b90 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003b34:	4b1d      	ldr	r3, [pc, #116]	; (8003bac <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b36:	623b      	str	r3, [r7, #32]
      break;
 8003b38:	e02d      	b.n	8003b96 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003b3a:	69fb      	ldr	r3, [r7, #28]
 8003b3c:	0c9b      	lsrs	r3, r3, #18
 8003b3e:	f003 030f 	and.w	r3, r3, #15
 8003b42:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003b46:	4413      	add	r3, r2
 8003b48:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003b4c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003b4e:	69fb      	ldr	r3, [r7, #28]
 8003b50:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d013      	beq.n	8003b80 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003b58:	4b13      	ldr	r3, [pc, #76]	; (8003ba8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	0c5b      	lsrs	r3, r3, #17
 8003b5e:	f003 0301 	and.w	r3, r3, #1
 8003b62:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003b66:	4413      	add	r3, r2
 8003b68:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003b6c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003b6e:	697b      	ldr	r3, [r7, #20]
 8003b70:	4a0e      	ldr	r2, [pc, #56]	; (8003bac <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b72:	fb02 f203 	mul.w	r2, r2, r3
 8003b76:	69bb      	ldr	r3, [r7, #24]
 8003b78:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b7c:	627b      	str	r3, [r7, #36]	; 0x24
 8003b7e:	e004      	b.n	8003b8a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	4a0b      	ldr	r2, [pc, #44]	; (8003bb0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003b84:	fb02 f303 	mul.w	r3, r2, r3
 8003b88:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003b8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b8c:	623b      	str	r3, [r7, #32]
      break;
 8003b8e:	e002      	b.n	8003b96 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003b90:	4b06      	ldr	r3, [pc, #24]	; (8003bac <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b92:	623b      	str	r3, [r7, #32]
      break;
 8003b94:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003b96:	6a3b      	ldr	r3, [r7, #32]
}
 8003b98:	4618      	mov	r0, r3
 8003b9a:	3728      	adds	r7, #40	; 0x28
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	bc90      	pop	{r4, r7}
 8003ba0:	4770      	bx	lr
 8003ba2:	bf00      	nop
 8003ba4:	08006a90 	.word	0x08006a90
 8003ba8:	40021000 	.word	0x40021000
 8003bac:	007a1200 	.word	0x007a1200
 8003bb0:	003d0900 	.word	0x003d0900

08003bb4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003bb4:	b480      	push	{r7}
 8003bb6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003bb8:	4b02      	ldr	r3, [pc, #8]	; (8003bc4 <HAL_RCC_GetHCLKFreq+0x10>)
 8003bba:	681b      	ldr	r3, [r3, #0]
}
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	bc80      	pop	{r7}
 8003bc2:	4770      	bx	lr
 8003bc4:	20000030 	.word	0x20000030

08003bc8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003bcc:	f7ff fff2 	bl	8003bb4 <HAL_RCC_GetHCLKFreq>
 8003bd0:	4602      	mov	r2, r0
 8003bd2:	4b05      	ldr	r3, [pc, #20]	; (8003be8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	0a1b      	lsrs	r3, r3, #8
 8003bd8:	f003 0307 	and.w	r3, r3, #7
 8003bdc:	4903      	ldr	r1, [pc, #12]	; (8003bec <HAL_RCC_GetPCLK1Freq+0x24>)
 8003bde:	5ccb      	ldrb	r3, [r1, r3]
 8003be0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003be4:	4618      	mov	r0, r3
 8003be6:	bd80      	pop	{r7, pc}
 8003be8:	40021000 	.word	0x40021000
 8003bec:	08006ac0 	.word	0x08006ac0

08003bf0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003bf4:	f7ff ffde 	bl	8003bb4 <HAL_RCC_GetHCLKFreq>
 8003bf8:	4602      	mov	r2, r0
 8003bfa:	4b05      	ldr	r3, [pc, #20]	; (8003c10 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	0adb      	lsrs	r3, r3, #11
 8003c00:	f003 0307 	and.w	r3, r3, #7
 8003c04:	4903      	ldr	r1, [pc, #12]	; (8003c14 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c06:	5ccb      	ldrb	r3, [r1, r3]
 8003c08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	bd80      	pop	{r7, pc}
 8003c10:	40021000 	.word	0x40021000
 8003c14:	08006ac0 	.word	0x08006ac0

08003c18 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	b085      	sub	sp, #20
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003c20:	4b0a      	ldr	r3, [pc, #40]	; (8003c4c <RCC_Delay+0x34>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4a0a      	ldr	r2, [pc, #40]	; (8003c50 <RCC_Delay+0x38>)
 8003c26:	fba2 2303 	umull	r2, r3, r2, r3
 8003c2a:	0a5b      	lsrs	r3, r3, #9
 8003c2c:	687a      	ldr	r2, [r7, #4]
 8003c2e:	fb02 f303 	mul.w	r3, r2, r3
 8003c32:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003c34:	bf00      	nop
  }
  while (Delay --);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	1e5a      	subs	r2, r3, #1
 8003c3a:	60fa      	str	r2, [r7, #12]
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d1f9      	bne.n	8003c34 <RCC_Delay+0x1c>
}
 8003c40:	bf00      	nop
 8003c42:	bf00      	nop
 8003c44:	3714      	adds	r7, #20
 8003c46:	46bd      	mov	sp, r7
 8003c48:	bc80      	pop	{r7}
 8003c4a:	4770      	bx	lr
 8003c4c:	20000030 	.word	0x20000030
 8003c50:	10624dd3 	.word	0x10624dd3

08003c54 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b086      	sub	sp, #24
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	613b      	str	r3, [r7, #16]
 8003c60:	2300      	movs	r3, #0
 8003c62:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f003 0301 	and.w	r3, r3, #1
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d07d      	beq.n	8003d6c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8003c70:	2300      	movs	r3, #0
 8003c72:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c74:	4b4f      	ldr	r3, [pc, #316]	; (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c76:	69db      	ldr	r3, [r3, #28]
 8003c78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d10d      	bne.n	8003c9c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c80:	4b4c      	ldr	r3, [pc, #304]	; (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c82:	69db      	ldr	r3, [r3, #28]
 8003c84:	4a4b      	ldr	r2, [pc, #300]	; (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c86:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c8a:	61d3      	str	r3, [r2, #28]
 8003c8c:	4b49      	ldr	r3, [pc, #292]	; (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c8e:	69db      	ldr	r3, [r3, #28]
 8003c90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c94:	60bb      	str	r3, [r7, #8]
 8003c96:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c98:	2301      	movs	r3, #1
 8003c9a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c9c:	4b46      	ldr	r3, [pc, #280]	; (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d118      	bne.n	8003cda <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ca8:	4b43      	ldr	r3, [pc, #268]	; (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a42      	ldr	r2, [pc, #264]	; (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003cae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003cb2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003cb4:	f7fe ffe2 	bl	8002c7c <HAL_GetTick>
 8003cb8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cba:	e008      	b.n	8003cce <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cbc:	f7fe ffde 	bl	8002c7c <HAL_GetTick>
 8003cc0:	4602      	mov	r2, r0
 8003cc2:	693b      	ldr	r3, [r7, #16]
 8003cc4:	1ad3      	subs	r3, r2, r3
 8003cc6:	2b64      	cmp	r3, #100	; 0x64
 8003cc8:	d901      	bls.n	8003cce <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003cca:	2303      	movs	r3, #3
 8003ccc:	e06d      	b.n	8003daa <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cce:	4b3a      	ldr	r3, [pc, #232]	; (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d0f0      	beq.n	8003cbc <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003cda:	4b36      	ldr	r3, [pc, #216]	; (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cdc:	6a1b      	ldr	r3, [r3, #32]
 8003cde:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ce2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d02e      	beq.n	8003d48 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	685b      	ldr	r3, [r3, #4]
 8003cee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003cf2:	68fa      	ldr	r2, [r7, #12]
 8003cf4:	429a      	cmp	r2, r3
 8003cf6:	d027      	beq.n	8003d48 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003cf8:	4b2e      	ldr	r3, [pc, #184]	; (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cfa:	6a1b      	ldr	r3, [r3, #32]
 8003cfc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d00:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003d02:	4b2e      	ldr	r3, [pc, #184]	; (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003d04:	2201      	movs	r2, #1
 8003d06:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003d08:	4b2c      	ldr	r3, [pc, #176]	; (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003d0e:	4a29      	ldr	r2, [pc, #164]	; (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	f003 0301 	and.w	r3, r3, #1
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d014      	beq.n	8003d48 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d1e:	f7fe ffad 	bl	8002c7c <HAL_GetTick>
 8003d22:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d24:	e00a      	b.n	8003d3c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d26:	f7fe ffa9 	bl	8002c7c <HAL_GetTick>
 8003d2a:	4602      	mov	r2, r0
 8003d2c:	693b      	ldr	r3, [r7, #16]
 8003d2e:	1ad3      	subs	r3, r2, r3
 8003d30:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d901      	bls.n	8003d3c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003d38:	2303      	movs	r3, #3
 8003d3a:	e036      	b.n	8003daa <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d3c:	4b1d      	ldr	r3, [pc, #116]	; (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d3e:	6a1b      	ldr	r3, [r3, #32]
 8003d40:	f003 0302 	and.w	r3, r3, #2
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d0ee      	beq.n	8003d26 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003d48:	4b1a      	ldr	r3, [pc, #104]	; (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d4a:	6a1b      	ldr	r3, [r3, #32]
 8003d4c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	4917      	ldr	r1, [pc, #92]	; (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d56:	4313      	orrs	r3, r2
 8003d58:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003d5a:	7dfb      	ldrb	r3, [r7, #23]
 8003d5c:	2b01      	cmp	r3, #1
 8003d5e:	d105      	bne.n	8003d6c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d60:	4b14      	ldr	r3, [pc, #80]	; (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d62:	69db      	ldr	r3, [r3, #28]
 8003d64:	4a13      	ldr	r2, [pc, #76]	; (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d66:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d6a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f003 0302 	and.w	r3, r3, #2
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d008      	beq.n	8003d8a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003d78:	4b0e      	ldr	r3, [pc, #56]	; (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d7a:	685b      	ldr	r3, [r3, #4]
 8003d7c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	689b      	ldr	r3, [r3, #8]
 8003d84:	490b      	ldr	r1, [pc, #44]	; (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d86:	4313      	orrs	r3, r2
 8003d88:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f003 0310 	and.w	r3, r3, #16
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d008      	beq.n	8003da8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003d96:	4b07      	ldr	r3, [pc, #28]	; (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d98:	685b      	ldr	r3, [r3, #4]
 8003d9a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	68db      	ldr	r3, [r3, #12]
 8003da2:	4904      	ldr	r1, [pc, #16]	; (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003da4:	4313      	orrs	r3, r2
 8003da6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003da8:	2300      	movs	r3, #0
}
 8003daa:	4618      	mov	r0, r3
 8003dac:	3718      	adds	r7, #24
 8003dae:	46bd      	mov	sp, r7
 8003db0:	bd80      	pop	{r7, pc}
 8003db2:	bf00      	nop
 8003db4:	40021000 	.word	0x40021000
 8003db8:	40007000 	.word	0x40007000
 8003dbc:	42420440 	.word	0x42420440

08003dc0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003dc0:	b590      	push	{r4, r7, lr}
 8003dc2:	b08d      	sub	sp, #52	; 0x34
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003dc8:	4b5a      	ldr	r3, [pc, #360]	; (8003f34 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8003dca:	f107 040c 	add.w	r4, r7, #12
 8003dce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003dd0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003dd4:	f240 2301 	movw	r3, #513	; 0x201
 8003dd8:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003dda:	2300      	movs	r3, #0
 8003ddc:	627b      	str	r3, [r7, #36]	; 0x24
 8003dde:	2300      	movs	r3, #0
 8003de0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003de2:	2300      	movs	r3, #0
 8003de4:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003de6:	2300      	movs	r3, #0
 8003de8:	61fb      	str	r3, [r7, #28]
 8003dea:	2300      	movs	r3, #0
 8003dec:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	2b10      	cmp	r3, #16
 8003df2:	d00a      	beq.n	8003e0a <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2b10      	cmp	r3, #16
 8003df8:	f200 8091 	bhi.w	8003f1e <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2b01      	cmp	r3, #1
 8003e00:	d04c      	beq.n	8003e9c <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2b02      	cmp	r3, #2
 8003e06:	d07c      	beq.n	8003f02 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8003e08:	e089      	b.n	8003f1e <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
      temp_reg = RCC->CFGR;
 8003e0a:	4b4b      	ldr	r3, [pc, #300]	; (8003f38 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003e10:	4b49      	ldr	r3, [pc, #292]	; (8003f38 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	f000 8082 	beq.w	8003f22 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003e1e:	69fb      	ldr	r3, [r7, #28]
 8003e20:	0c9b      	lsrs	r3, r3, #18
 8003e22:	f003 030f 	and.w	r3, r3, #15
 8003e26:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003e2a:	4413      	add	r3, r2
 8003e2c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003e30:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003e32:	69fb      	ldr	r3, [r7, #28]
 8003e34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d018      	beq.n	8003e6e <HAL_RCCEx_GetPeriphCLKFreq+0xae>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003e3c:	4b3e      	ldr	r3, [pc, #248]	; (8003f38 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8003e3e:	685b      	ldr	r3, [r3, #4]
 8003e40:	0c5b      	lsrs	r3, r3, #17
 8003e42:	f003 0301 	and.w	r3, r3, #1
 8003e46:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003e4a:	4413      	add	r3, r2
 8003e4c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003e50:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003e52:	69fb      	ldr	r3, [r7, #28]
 8003e54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d00d      	beq.n	8003e78 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003e5c:	4a37      	ldr	r2, [pc, #220]	; (8003f3c <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 8003e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e60:	fbb2 f2f3 	udiv	r2, r2, r3
 8003e64:	6a3b      	ldr	r3, [r7, #32]
 8003e66:	fb02 f303 	mul.w	r3, r2, r3
 8003e6a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003e6c:	e004      	b.n	8003e78 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003e6e:	6a3b      	ldr	r3, [r7, #32]
 8003e70:	4a33      	ldr	r2, [pc, #204]	; (8003f40 <HAL_RCCEx_GetPeriphCLKFreq+0x180>)
 8003e72:	fb02 f303 	mul.w	r3, r2, r3
 8003e76:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003e78:	4b2f      	ldr	r3, [pc, #188]	; (8003f38 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e80:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003e84:	d102      	bne.n	8003e8c <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
          frequency = pllclk;
 8003e86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e88:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003e8a:	e04a      	b.n	8003f22 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
          frequency = (pllclk * 2) / 3;
 8003e8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e8e:	005b      	lsls	r3, r3, #1
 8003e90:	4a2c      	ldr	r2, [pc, #176]	; (8003f44 <HAL_RCCEx_GetPeriphCLKFreq+0x184>)
 8003e92:	fba2 2303 	umull	r2, r3, r2, r3
 8003e96:	085b      	lsrs	r3, r3, #1
 8003e98:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003e9a:	e042      	b.n	8003f22 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      temp_reg = RCC->BDCR;
 8003e9c:	4b26      	ldr	r3, [pc, #152]	; (8003f38 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8003e9e:	6a1b      	ldr	r3, [r3, #32]
 8003ea0:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003ea2:	69fb      	ldr	r3, [r7, #28]
 8003ea4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ea8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003eac:	d108      	bne.n	8003ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8003eae:	69fb      	ldr	r3, [r7, #28]
 8003eb0:	f003 0302 	and.w	r3, r3, #2
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d003      	beq.n	8003ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSE_VALUE;
 8003eb8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003ebc:	62bb      	str	r3, [r7, #40]	; 0x28
 8003ebe:	e01f      	b.n	8003f00 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003ec0:	69fb      	ldr	r3, [r7, #28]
 8003ec2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ec6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003eca:	d109      	bne.n	8003ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 8003ecc:	4b1a      	ldr	r3, [pc, #104]	; (8003f38 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8003ece:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ed0:	f003 0302 	and.w	r3, r3, #2
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d003      	beq.n	8003ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
        frequency = LSI_VALUE;
 8003ed8:	f649 4340 	movw	r3, #40000	; 0x9c40
 8003edc:	62bb      	str	r3, [r7, #40]	; 0x28
 8003ede:	e00f      	b.n	8003f00 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003ee0:	69fb      	ldr	r3, [r7, #28]
 8003ee2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ee6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003eea:	d11c      	bne.n	8003f26 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8003eec:	4b12      	ldr	r3, [pc, #72]	; (8003f38 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d016      	beq.n	8003f26 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
        frequency = HSE_VALUE / 128U;
 8003ef8:	f24f 4324 	movw	r3, #62500	; 0xf424
 8003efc:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003efe:	e012      	b.n	8003f26 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8003f00:	e011      	b.n	8003f26 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003f02:	f7ff fe75 	bl	8003bf0 <HAL_RCC_GetPCLK2Freq>
 8003f06:	4602      	mov	r2, r0
 8003f08:	4b0b      	ldr	r3, [pc, #44]	; (8003f38 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8003f0a:	685b      	ldr	r3, [r3, #4]
 8003f0c:	0b9b      	lsrs	r3, r3, #14
 8003f0e:	f003 0303 	and.w	r3, r3, #3
 8003f12:	3301      	adds	r3, #1
 8003f14:	005b      	lsls	r3, r3, #1
 8003f16:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f1a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003f1c:	e004      	b.n	8003f28 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8003f1e:	bf00      	nop
 8003f20:	e002      	b.n	8003f28 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8003f22:	bf00      	nop
 8003f24:	e000      	b.n	8003f28 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8003f26:	bf00      	nop
    }
  }
  return (frequency);
 8003f28:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	3734      	adds	r7, #52	; 0x34
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bd90      	pop	{r4, r7, pc}
 8003f32:	bf00      	nop
 8003f34:	08006aa0 	.word	0x08006aa0
 8003f38:	40021000 	.word	0x40021000
 8003f3c:	007a1200 	.word	0x007a1200
 8003f40:	003d0900 	.word	0x003d0900
 8003f44:	aaaaaaab 	.word	0xaaaaaaab

08003f48 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b084      	sub	sp, #16
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8003f50:	2300      	movs	r3, #0
 8003f52:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d101      	bne.n	8003f5e <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	e084      	b.n	8004068 <HAL_RTC_Init+0x120>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	7c5b      	ldrb	r3, [r3, #17]
 8003f62:	b2db      	uxtb	r3, r3
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d105      	bne.n	8003f74 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8003f6e:	6878      	ldr	r0, [r7, #4]
 8003f70:	f7fe f976 	bl	8002260 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2202      	movs	r2, #2
 8003f78:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003f7a:	6878      	ldr	r0, [r7, #4]
 8003f7c:	f000 f9c8 	bl	8004310 <HAL_RTC_WaitForSynchro>
 8003f80:	4603      	mov	r3, r0
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d004      	beq.n	8003f90 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2204      	movs	r2, #4
 8003f8a:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	e06b      	b.n	8004068 <HAL_RTC_Init+0x120>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8003f90:	6878      	ldr	r0, [r7, #4]
 8003f92:	f000 fa81 	bl	8004498 <RTC_EnterInitMode>
 8003f96:	4603      	mov	r3, r0
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d004      	beq.n	8003fa6 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2204      	movs	r2, #4
 8003fa0:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	e060      	b.n	8004068 <HAL_RTC_Init+0x120>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	685a      	ldr	r2, [r3, #4]
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f022 0207 	bic.w	r2, r2, #7
 8003fb4:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	689b      	ldr	r3, [r3, #8]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d005      	beq.n	8003fca <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8003fbe:	4b2c      	ldr	r3, [pc, #176]	; (8004070 <HAL_RTC_Init+0x128>)
 8003fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fc2:	4a2b      	ldr	r2, [pc, #172]	; (8004070 <HAL_RTC_Init+0x128>)
 8003fc4:	f023 0301 	bic.w	r3, r3, #1
 8003fc8:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8003fca:	4b29      	ldr	r3, [pc, #164]	; (8004070 <HAL_RTC_Init+0x128>)
 8003fcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fce:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	689b      	ldr	r3, [r3, #8]
 8003fd6:	4926      	ldr	r1, [pc, #152]	; (8004070 <HAL_RTC_Init+0x128>)
 8003fd8:	4313      	orrs	r3, r2
 8003fda:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fe4:	d003      	beq.n	8003fee <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	685b      	ldr	r3, [r3, #4]
 8003fea:	60fb      	str	r3, [r7, #12]
 8003fec:	e00e      	b.n	800400c <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8003fee:	2001      	movs	r0, #1
 8003ff0:	f7ff fee6 	bl	8003dc0 <HAL_RCCEx_GetPeriphCLKFreq>
 8003ff4:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d104      	bne.n	8004006 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2204      	movs	r2, #4
 8004000:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8004002:	2301      	movs	r3, #1
 8004004:	e030      	b.n	8004068 <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	3b01      	subs	r3, #1
 800400a:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	689b      	ldr	r3, [r3, #8]
 8004012:	f023 010f 	bic.w	r1, r3, #15
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	0c1a      	lsrs	r2, r3, #16
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	430a      	orrs	r2, r1
 8004020:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	68db      	ldr	r3, [r3, #12]
 8004028:	0c1b      	lsrs	r3, r3, #16
 800402a:	041b      	lsls	r3, r3, #16
 800402c:	68fa      	ldr	r2, [r7, #12]
 800402e:	b291      	uxth	r1, r2
 8004030:	687a      	ldr	r2, [r7, #4]
 8004032:	6812      	ldr	r2, [r2, #0]
 8004034:	430b      	orrs	r3, r1
 8004036:	60d3      	str	r3, [r2, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8004038:	6878      	ldr	r0, [r7, #4]
 800403a:	f000 fa55 	bl	80044e8 <RTC_ExitInitMode>
 800403e:	4603      	mov	r3, r0
 8004040:	2b00      	cmp	r3, #0
 8004042:	d004      	beq.n	800404e <HAL_RTC_Init+0x106>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2204      	movs	r2, #4
 8004048:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 800404a:	2301      	movs	r3, #1
 800404c:	e00c      	b.n	8004068 <HAL_RTC_Init+0x120>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2200      	movs	r2, #0
 8004052:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2201      	movs	r2, #1
 8004058:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2201      	movs	r2, #1
 800405e:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2201      	movs	r2, #1
 8004064:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8004066:	2300      	movs	r3, #0
  }
}
 8004068:	4618      	mov	r0, r3
 800406a:	3710      	adds	r7, #16
 800406c:	46bd      	mov	sp, r7
 800406e:	bd80      	pop	{r7, pc}
 8004070:	40006c00 	.word	0x40006c00

08004074 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004074:	b590      	push	{r4, r7, lr}
 8004076:	b087      	sub	sp, #28
 8004078:	af00      	add	r7, sp, #0
 800407a:	60f8      	str	r0, [r7, #12]
 800407c:	60b9      	str	r1, [r7, #8]
 800407e:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8004080:	2300      	movs	r3, #0
 8004082:	617b      	str	r3, [r7, #20]
 8004084:	2300      	movs	r3, #0
 8004086:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d002      	beq.n	8004094 <HAL_RTC_SetTime+0x20>
 800408e:	68bb      	ldr	r3, [r7, #8]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d101      	bne.n	8004098 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8004094:	2301      	movs	r3, #1
 8004096:	e080      	b.n	800419a <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	7c1b      	ldrb	r3, [r3, #16]
 800409c:	2b01      	cmp	r3, #1
 800409e:	d101      	bne.n	80040a4 <HAL_RTC_SetTime+0x30>
 80040a0:	2302      	movs	r3, #2
 80040a2:	e07a      	b.n	800419a <HAL_RTC_SetTime+0x126>
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	2201      	movs	r2, #1
 80040a8:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	2202      	movs	r2, #2
 80040ae:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d113      	bne.n	80040de <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 80040b6:	68bb      	ldr	r3, [r7, #8]
 80040b8:	781b      	ldrb	r3, [r3, #0]
 80040ba:	461a      	mov	r2, r3
 80040bc:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 80040c0:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 80040c4:	68bb      	ldr	r3, [r7, #8]
 80040c6:	785b      	ldrb	r3, [r3, #1]
 80040c8:	4619      	mov	r1, r3
 80040ca:	460b      	mov	r3, r1
 80040cc:	011b      	lsls	r3, r3, #4
 80040ce:	1a5b      	subs	r3, r3, r1
 80040d0:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 80040d2:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 80040d4:	68ba      	ldr	r2, [r7, #8]
 80040d6:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 80040d8:	4413      	add	r3, r2
 80040da:	617b      	str	r3, [r7, #20]
 80040dc:	e01e      	b.n	800411c <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80040de:	68bb      	ldr	r3, [r7, #8]
 80040e0:	781b      	ldrb	r3, [r3, #0]
 80040e2:	4618      	mov	r0, r3
 80040e4:	f000 fa28 	bl	8004538 <RTC_Bcd2ToByte>
 80040e8:	4603      	mov	r3, r0
 80040ea:	461a      	mov	r2, r3
 80040ec:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 80040f0:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 80040f4:	68bb      	ldr	r3, [r7, #8]
 80040f6:	785b      	ldrb	r3, [r3, #1]
 80040f8:	4618      	mov	r0, r3
 80040fa:	f000 fa1d 	bl	8004538 <RTC_Bcd2ToByte>
 80040fe:	4603      	mov	r3, r0
 8004100:	461a      	mov	r2, r3
 8004102:	4613      	mov	r3, r2
 8004104:	011b      	lsls	r3, r3, #4
 8004106:	1a9b      	subs	r3, r3, r2
 8004108:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 800410a:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 800410c:	68bb      	ldr	r3, [r7, #8]
 800410e:	789b      	ldrb	r3, [r3, #2]
 8004110:	4618      	mov	r0, r3
 8004112:	f000 fa11 	bl	8004538 <RTC_Bcd2ToByte>
 8004116:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8004118:	4423      	add	r3, r4
 800411a:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 800411c:	6979      	ldr	r1, [r7, #20]
 800411e:	68f8      	ldr	r0, [r7, #12]
 8004120:	f000 f953 	bl	80043ca <RTC_WriteTimeCounter>
 8004124:	4603      	mov	r3, r0
 8004126:	2b00      	cmp	r3, #0
 8004128:	d007      	beq.n	800413a <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	2204      	movs	r2, #4
 800412e:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	2200      	movs	r2, #0
 8004134:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8004136:	2301      	movs	r3, #1
 8004138:	e02f      	b.n	800419a <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	685a      	ldr	r2, [r3, #4]
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f022 0205 	bic.w	r2, r2, #5
 8004148:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800414a:	68f8      	ldr	r0, [r7, #12]
 800414c:	f000 f964 	bl	8004418 <RTC_ReadAlarmCounter>
 8004150:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8004152:	693b      	ldr	r3, [r7, #16]
 8004154:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004158:	d018      	beq.n	800418c <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 800415a:	693a      	ldr	r2, [r7, #16]
 800415c:	697b      	ldr	r3, [r7, #20]
 800415e:	429a      	cmp	r2, r3
 8004160:	d214      	bcs.n	800418c <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8004162:	693b      	ldr	r3, [r7, #16]
 8004164:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8004168:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 800416c:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800416e:	6939      	ldr	r1, [r7, #16]
 8004170:	68f8      	ldr	r0, [r7, #12]
 8004172:	f000 f96a 	bl	800444a <RTC_WriteAlarmCounter>
 8004176:	4603      	mov	r3, r0
 8004178:	2b00      	cmp	r3, #0
 800417a:	d007      	beq.n	800418c <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	2204      	movs	r2, #4
 8004180:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	2200      	movs	r2, #0
 8004186:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8004188:	2301      	movs	r3, #1
 800418a:	e006      	b.n	800419a <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	2201      	movs	r2, #1
 8004190:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	2200      	movs	r2, #0
 8004196:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8004198:	2300      	movs	r3, #0
  }
}
 800419a:	4618      	mov	r0, r3
 800419c:	371c      	adds	r7, #28
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd90      	pop	{r4, r7, pc}
	...

080041a4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b088      	sub	sp, #32
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	60f8      	str	r0, [r7, #12]
 80041ac:	60b9      	str	r1, [r7, #8]
 80041ae:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 80041b0:	2300      	movs	r3, #0
 80041b2:	61fb      	str	r3, [r7, #28]
 80041b4:	2300      	movs	r3, #0
 80041b6:	61bb      	str	r3, [r7, #24]
 80041b8:	2300      	movs	r3, #0
 80041ba:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d002      	beq.n	80041c8 <HAL_RTC_SetDate+0x24>
 80041c2:	68bb      	ldr	r3, [r7, #8]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d101      	bne.n	80041cc <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 80041c8:	2301      	movs	r3, #1
 80041ca:	e097      	b.n	80042fc <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	7c1b      	ldrb	r3, [r3, #16]
 80041d0:	2b01      	cmp	r3, #1
 80041d2:	d101      	bne.n	80041d8 <HAL_RTC_SetDate+0x34>
 80041d4:	2302      	movs	r3, #2
 80041d6:	e091      	b.n	80042fc <HAL_RTC_SetDate+0x158>
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	2201      	movs	r2, #1
 80041dc:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	2202      	movs	r2, #2
 80041e2:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d10c      	bne.n	8004204 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 80041ea:	68bb      	ldr	r3, [r7, #8]
 80041ec:	78da      	ldrb	r2, [r3, #3]
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 80041f2:	68bb      	ldr	r3, [r7, #8]
 80041f4:	785a      	ldrb	r2, [r3, #1]
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 80041fa:	68bb      	ldr	r3, [r7, #8]
 80041fc:	789a      	ldrb	r2, [r3, #2]
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	739a      	strb	r2, [r3, #14]
 8004202:	e01a      	b.n	800423a <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8004204:	68bb      	ldr	r3, [r7, #8]
 8004206:	78db      	ldrb	r3, [r3, #3]
 8004208:	4618      	mov	r0, r3
 800420a:	f000 f995 	bl	8004538 <RTC_Bcd2ToByte>
 800420e:	4603      	mov	r3, r0
 8004210:	461a      	mov	r2, r3
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	785b      	ldrb	r3, [r3, #1]
 800421a:	4618      	mov	r0, r3
 800421c:	f000 f98c 	bl	8004538 <RTC_Bcd2ToByte>
 8004220:	4603      	mov	r3, r0
 8004222:	461a      	mov	r2, r3
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8004228:	68bb      	ldr	r3, [r7, #8]
 800422a:	789b      	ldrb	r3, [r3, #2]
 800422c:	4618      	mov	r0, r3
 800422e:	f000 f983 	bl	8004538 <RTC_Bcd2ToByte>
 8004232:	4603      	mov	r3, r0
 8004234:	461a      	mov	r2, r3
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	7bdb      	ldrb	r3, [r3, #15]
 800423e:	4618      	mov	r0, r3
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	7b59      	ldrb	r1, [r3, #13]
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	7b9b      	ldrb	r3, [r3, #14]
 8004248:	461a      	mov	r2, r3
 800424a:	f000 f993 	bl	8004574 <RTC_WeekDayNum>
 800424e:	4603      	mov	r3, r0
 8004250:	461a      	mov	r2, r3
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	7b1a      	ldrb	r2, [r3, #12]
 800425a:	68bb      	ldr	r3, [r7, #8]
 800425c:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 800425e:	68f8      	ldr	r0, [r7, #12]
 8004260:	f000 f883 	bl	800436a <RTC_ReadTimeCounter>
 8004264:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8004266:	69fb      	ldr	r3, [r7, #28]
 8004268:	4a26      	ldr	r2, [pc, #152]	; (8004304 <HAL_RTC_SetDate+0x160>)
 800426a:	fba2 2303 	umull	r2, r3, r2, r3
 800426e:	0adb      	lsrs	r3, r3, #11
 8004270:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8004272:	697b      	ldr	r3, [r7, #20]
 8004274:	2b18      	cmp	r3, #24
 8004276:	d93a      	bls.n	80042ee <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8004278:	697b      	ldr	r3, [r7, #20]
 800427a:	4a23      	ldr	r2, [pc, #140]	; (8004308 <HAL_RTC_SetDate+0x164>)
 800427c:	fba2 2303 	umull	r2, r3, r2, r3
 8004280:	091b      	lsrs	r3, r3, #4
 8004282:	4a22      	ldr	r2, [pc, #136]	; (800430c <HAL_RTC_SetDate+0x168>)
 8004284:	fb02 f303 	mul.w	r3, r2, r3
 8004288:	69fa      	ldr	r2, [r7, #28]
 800428a:	1ad3      	subs	r3, r2, r3
 800428c:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 800428e:	69f9      	ldr	r1, [r7, #28]
 8004290:	68f8      	ldr	r0, [r7, #12]
 8004292:	f000 f89a 	bl	80043ca <RTC_WriteTimeCounter>
 8004296:	4603      	mov	r3, r0
 8004298:	2b00      	cmp	r3, #0
 800429a:	d007      	beq.n	80042ac <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	2204      	movs	r2, #4
 80042a0:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	2200      	movs	r2, #0
 80042a6:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 80042a8:	2301      	movs	r3, #1
 80042aa:	e027      	b.n	80042fc <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80042ac:	68f8      	ldr	r0, [r7, #12]
 80042ae:	f000 f8b3 	bl	8004418 <RTC_ReadAlarmCounter>
 80042b2:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 80042b4:	69bb      	ldr	r3, [r7, #24]
 80042b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042ba:	d018      	beq.n	80042ee <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 80042bc:	69ba      	ldr	r2, [r7, #24]
 80042be:	69fb      	ldr	r3, [r7, #28]
 80042c0:	429a      	cmp	r2, r3
 80042c2:	d214      	bcs.n	80042ee <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 80042c4:	69bb      	ldr	r3, [r7, #24]
 80042c6:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 80042ca:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80042ce:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80042d0:	69b9      	ldr	r1, [r7, #24]
 80042d2:	68f8      	ldr	r0, [r7, #12]
 80042d4:	f000 f8b9 	bl	800444a <RTC_WriteAlarmCounter>
 80042d8:	4603      	mov	r3, r0
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d007      	beq.n	80042ee <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	2204      	movs	r2, #4
 80042e2:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	2200      	movs	r2, #0
 80042e8:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 80042ea:	2301      	movs	r3, #1
 80042ec:	e006      	b.n	80042fc <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	2201      	movs	r2, #1
 80042f2:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	2200      	movs	r2, #0
 80042f8:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 80042fa:	2300      	movs	r3, #0
}
 80042fc:	4618      	mov	r0, r3
 80042fe:	3720      	adds	r7, #32
 8004300:	46bd      	mov	sp, r7
 8004302:	bd80      	pop	{r7, pc}
 8004304:	91a2b3c5 	.word	0x91a2b3c5
 8004308:	aaaaaaab 	.word	0xaaaaaaab
 800430c:	00015180 	.word	0x00015180

08004310 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b084      	sub	sp, #16
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004318:	2300      	movs	r3, #0
 800431a:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d101      	bne.n	8004326 <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8004322:	2301      	movs	r3, #1
 8004324:	e01d      	b.n	8004362 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	685a      	ldr	r2, [r3, #4]
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f022 0208 	bic.w	r2, r2, #8
 8004334:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8004336:	f7fe fca1 	bl	8002c7c <HAL_GetTick>
 800433a:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 800433c:	e009      	b.n	8004352 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800433e:	f7fe fc9d 	bl	8002c7c <HAL_GetTick>
 8004342:	4602      	mov	r2, r0
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	1ad3      	subs	r3, r2, r3
 8004348:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800434c:	d901      	bls.n	8004352 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 800434e:	2303      	movs	r3, #3
 8004350:	e007      	b.n	8004362 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	685b      	ldr	r3, [r3, #4]
 8004358:	f003 0308 	and.w	r3, r3, #8
 800435c:	2b00      	cmp	r3, #0
 800435e:	d0ee      	beq.n	800433e <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8004360:	2300      	movs	r3, #0
}
 8004362:	4618      	mov	r0, r3
 8004364:	3710      	adds	r7, #16
 8004366:	46bd      	mov	sp, r7
 8004368:	bd80      	pop	{r7, pc}

0800436a <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 800436a:	b480      	push	{r7}
 800436c:	b087      	sub	sp, #28
 800436e:	af00      	add	r7, sp, #0
 8004370:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8004372:	2300      	movs	r3, #0
 8004374:	827b      	strh	r3, [r7, #18]
 8004376:	2300      	movs	r3, #0
 8004378:	823b      	strh	r3, [r7, #16]
 800437a:	2300      	movs	r3, #0
 800437c:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 800437e:	2300      	movs	r3, #0
 8004380:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	699b      	ldr	r3, [r3, #24]
 8004388:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	69db      	ldr	r3, [r3, #28]
 8004390:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	699b      	ldr	r3, [r3, #24]
 8004398:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 800439a:	8a7a      	ldrh	r2, [r7, #18]
 800439c:	8a3b      	ldrh	r3, [r7, #16]
 800439e:	429a      	cmp	r2, r3
 80043a0:	d008      	beq.n	80043b4 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 80043a2:	8a3b      	ldrh	r3, [r7, #16]
 80043a4:	041a      	lsls	r2, r3, #16
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	69db      	ldr	r3, [r3, #28]
 80043ac:	b29b      	uxth	r3, r3
 80043ae:	4313      	orrs	r3, r2
 80043b0:	617b      	str	r3, [r7, #20]
 80043b2:	e004      	b.n	80043be <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 80043b4:	8a7b      	ldrh	r3, [r7, #18]
 80043b6:	041a      	lsls	r2, r3, #16
 80043b8:	89fb      	ldrh	r3, [r7, #14]
 80043ba:	4313      	orrs	r3, r2
 80043bc:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 80043be:	697b      	ldr	r3, [r7, #20]
}
 80043c0:	4618      	mov	r0, r3
 80043c2:	371c      	adds	r7, #28
 80043c4:	46bd      	mov	sp, r7
 80043c6:	bc80      	pop	{r7}
 80043c8:	4770      	bx	lr

080043ca <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 80043ca:	b580      	push	{r7, lr}
 80043cc:	b084      	sub	sp, #16
 80043ce:	af00      	add	r7, sp, #0
 80043d0:	6078      	str	r0, [r7, #4]
 80043d2:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80043d4:	2300      	movs	r3, #0
 80043d6:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80043d8:	6878      	ldr	r0, [r7, #4]
 80043da:	f000 f85d 	bl	8004498 <RTC_EnterInitMode>
 80043de:	4603      	mov	r3, r0
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d002      	beq.n	80043ea <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 80043e4:	2301      	movs	r3, #1
 80043e6:	73fb      	strb	r3, [r7, #15]
 80043e8:	e011      	b.n	800440e <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	683a      	ldr	r2, [r7, #0]
 80043f0:	0c12      	lsrs	r2, r2, #16
 80043f2:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	683a      	ldr	r2, [r7, #0]
 80043fa:	b292      	uxth	r2, r2
 80043fc:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80043fe:	6878      	ldr	r0, [r7, #4]
 8004400:	f000 f872 	bl	80044e8 <RTC_ExitInitMode>
 8004404:	4603      	mov	r3, r0
 8004406:	2b00      	cmp	r3, #0
 8004408:	d001      	beq.n	800440e <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 800440a:	2301      	movs	r3, #1
 800440c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800440e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004410:	4618      	mov	r0, r3
 8004412:	3710      	adds	r7, #16
 8004414:	46bd      	mov	sp, r7
 8004416:	bd80      	pop	{r7, pc}

08004418 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 8004418:	b480      	push	{r7}
 800441a:	b085      	sub	sp, #20
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8004420:	2300      	movs	r3, #0
 8004422:	81fb      	strh	r3, [r7, #14]
 8004424:	2300      	movs	r3, #0
 8004426:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	6a1b      	ldr	r3, [r3, #32]
 800442e:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004436:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 8004438:	89fb      	ldrh	r3, [r7, #14]
 800443a:	041a      	lsls	r2, r3, #16
 800443c:	89bb      	ldrh	r3, [r7, #12]
 800443e:	4313      	orrs	r3, r2
}
 8004440:	4618      	mov	r0, r3
 8004442:	3714      	adds	r7, #20
 8004444:	46bd      	mov	sp, r7
 8004446:	bc80      	pop	{r7}
 8004448:	4770      	bx	lr

0800444a <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 800444a:	b580      	push	{r7, lr}
 800444c:	b084      	sub	sp, #16
 800444e:	af00      	add	r7, sp, #0
 8004450:	6078      	str	r0, [r7, #4]
 8004452:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004454:	2300      	movs	r3, #0
 8004456:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004458:	6878      	ldr	r0, [r7, #4]
 800445a:	f000 f81d 	bl	8004498 <RTC_EnterInitMode>
 800445e:	4603      	mov	r3, r0
 8004460:	2b00      	cmp	r3, #0
 8004462:	d002      	beq.n	800446a <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8004464:	2301      	movs	r3, #1
 8004466:	73fb      	strb	r3, [r7, #15]
 8004468:	e011      	b.n	800448e <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	683a      	ldr	r2, [r7, #0]
 8004470:	0c12      	lsrs	r2, r2, #16
 8004472:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	683a      	ldr	r2, [r7, #0]
 800447a:	b292      	uxth	r2, r2
 800447c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800447e:	6878      	ldr	r0, [r7, #4]
 8004480:	f000 f832 	bl	80044e8 <RTC_ExitInitMode>
 8004484:	4603      	mov	r3, r0
 8004486:	2b00      	cmp	r3, #0
 8004488:	d001      	beq.n	800448e <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 800448a:	2301      	movs	r3, #1
 800448c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800448e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004490:	4618      	mov	r0, r3
 8004492:	3710      	adds	r7, #16
 8004494:	46bd      	mov	sp, r7
 8004496:	bd80      	pop	{r7, pc}

08004498 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b084      	sub	sp, #16
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80044a0:	2300      	movs	r3, #0
 80044a2:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 80044a4:	f7fe fbea 	bl	8002c7c <HAL_GetTick>
 80044a8:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80044aa:	e009      	b.n	80044c0 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80044ac:	f7fe fbe6 	bl	8002c7c <HAL_GetTick>
 80044b0:	4602      	mov	r2, r0
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	1ad3      	subs	r3, r2, r3
 80044b6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80044ba:	d901      	bls.n	80044c0 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 80044bc:	2303      	movs	r3, #3
 80044be:	e00f      	b.n	80044e0 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	685b      	ldr	r3, [r3, #4]
 80044c6:	f003 0320 	and.w	r3, r3, #32
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d0ee      	beq.n	80044ac <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	685a      	ldr	r2, [r3, #4]
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f042 0210 	orr.w	r2, r2, #16
 80044dc:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 80044de:	2300      	movs	r3, #0
}
 80044e0:	4618      	mov	r0, r3
 80044e2:	3710      	adds	r7, #16
 80044e4:	46bd      	mov	sp, r7
 80044e6:	bd80      	pop	{r7, pc}

080044e8 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b084      	sub	sp, #16
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80044f0:	2300      	movs	r3, #0
 80044f2:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	685a      	ldr	r2, [r3, #4]
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f022 0210 	bic.w	r2, r2, #16
 8004502:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8004504:	f7fe fbba 	bl	8002c7c <HAL_GetTick>
 8004508:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800450a:	e009      	b.n	8004520 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800450c:	f7fe fbb6 	bl	8002c7c <HAL_GetTick>
 8004510:	4602      	mov	r2, r0
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	1ad3      	subs	r3, r2, r3
 8004516:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800451a:	d901      	bls.n	8004520 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 800451c:	2303      	movs	r3, #3
 800451e:	e007      	b.n	8004530 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	f003 0320 	and.w	r3, r3, #32
 800452a:	2b00      	cmp	r3, #0
 800452c:	d0ee      	beq.n	800450c <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 800452e:	2300      	movs	r3, #0
}
 8004530:	4618      	mov	r0, r3
 8004532:	3710      	adds	r7, #16
 8004534:	46bd      	mov	sp, r7
 8004536:	bd80      	pop	{r7, pc}

08004538 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8004538:	b480      	push	{r7}
 800453a:	b085      	sub	sp, #20
 800453c:	af00      	add	r7, sp, #0
 800453e:	4603      	mov	r3, r0
 8004540:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8004542:	2300      	movs	r3, #0
 8004544:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8004546:	79fb      	ldrb	r3, [r7, #7]
 8004548:	091b      	lsrs	r3, r3, #4
 800454a:	b2db      	uxtb	r3, r3
 800454c:	461a      	mov	r2, r3
 800454e:	4613      	mov	r3, r2
 8004550:	009b      	lsls	r3, r3, #2
 8004552:	4413      	add	r3, r2
 8004554:	005b      	lsls	r3, r3, #1
 8004556:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8004558:	79fb      	ldrb	r3, [r7, #7]
 800455a:	f003 030f 	and.w	r3, r3, #15
 800455e:	b2da      	uxtb	r2, r3
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	b2db      	uxtb	r3, r3
 8004564:	4413      	add	r3, r2
 8004566:	b2db      	uxtb	r3, r3
}
 8004568:	4618      	mov	r0, r3
 800456a:	3714      	adds	r7, #20
 800456c:	46bd      	mov	sp, r7
 800456e:	bc80      	pop	{r7}
 8004570:	4770      	bx	lr
	...

08004574 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8004574:	b480      	push	{r7}
 8004576:	b085      	sub	sp, #20
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
 800457c:	460b      	mov	r3, r1
 800457e:	70fb      	strb	r3, [r7, #3]
 8004580:	4613      	mov	r3, r2
 8004582:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8004584:	2300      	movs	r3, #0
 8004586:	60bb      	str	r3, [r7, #8]
 8004588:	2300      	movs	r3, #0
 800458a:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8004592:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 8004594:	78fb      	ldrb	r3, [r7, #3]
 8004596:	2b02      	cmp	r3, #2
 8004598:	d82d      	bhi.n	80045f6 <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 800459a:	78fa      	ldrb	r2, [r7, #3]
 800459c:	4613      	mov	r3, r2
 800459e:	005b      	lsls	r3, r3, #1
 80045a0:	4413      	add	r3, r2
 80045a2:	00db      	lsls	r3, r3, #3
 80045a4:	1a9b      	subs	r3, r3, r2
 80045a6:	4a2c      	ldr	r2, [pc, #176]	; (8004658 <RTC_WeekDayNum+0xe4>)
 80045a8:	fba2 2303 	umull	r2, r3, r2, r3
 80045ac:	085a      	lsrs	r2, r3, #1
 80045ae:	78bb      	ldrb	r3, [r7, #2]
 80045b0:	441a      	add	r2, r3
 80045b2:	68bb      	ldr	r3, [r7, #8]
 80045b4:	441a      	add	r2, r3
 80045b6:	68bb      	ldr	r3, [r7, #8]
 80045b8:	3b01      	subs	r3, #1
 80045ba:	089b      	lsrs	r3, r3, #2
 80045bc:	441a      	add	r2, r3
 80045be:	68bb      	ldr	r3, [r7, #8]
 80045c0:	3b01      	subs	r3, #1
 80045c2:	4926      	ldr	r1, [pc, #152]	; (800465c <RTC_WeekDayNum+0xe8>)
 80045c4:	fba1 1303 	umull	r1, r3, r1, r3
 80045c8:	095b      	lsrs	r3, r3, #5
 80045ca:	1ad2      	subs	r2, r2, r3
 80045cc:	68bb      	ldr	r3, [r7, #8]
 80045ce:	3b01      	subs	r3, #1
 80045d0:	4922      	ldr	r1, [pc, #136]	; (800465c <RTC_WeekDayNum+0xe8>)
 80045d2:	fba1 1303 	umull	r1, r3, r1, r3
 80045d6:	09db      	lsrs	r3, r3, #7
 80045d8:	4413      	add	r3, r2
 80045da:	1d1a      	adds	r2, r3, #4
 80045dc:	4b20      	ldr	r3, [pc, #128]	; (8004660 <RTC_WeekDayNum+0xec>)
 80045de:	fba3 1302 	umull	r1, r3, r3, r2
 80045e2:	1ad1      	subs	r1, r2, r3
 80045e4:	0849      	lsrs	r1, r1, #1
 80045e6:	440b      	add	r3, r1
 80045e8:	0899      	lsrs	r1, r3, #2
 80045ea:	460b      	mov	r3, r1
 80045ec:	00db      	lsls	r3, r3, #3
 80045ee:	1a5b      	subs	r3, r3, r1
 80045f0:	1ad3      	subs	r3, r2, r3
 80045f2:	60fb      	str	r3, [r7, #12]
 80045f4:	e029      	b.n	800464a <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 80045f6:	78fa      	ldrb	r2, [r7, #3]
 80045f8:	4613      	mov	r3, r2
 80045fa:	005b      	lsls	r3, r3, #1
 80045fc:	4413      	add	r3, r2
 80045fe:	00db      	lsls	r3, r3, #3
 8004600:	1a9b      	subs	r3, r3, r2
 8004602:	4a15      	ldr	r2, [pc, #84]	; (8004658 <RTC_WeekDayNum+0xe4>)
 8004604:	fba2 2303 	umull	r2, r3, r2, r3
 8004608:	085a      	lsrs	r2, r3, #1
 800460a:	78bb      	ldrb	r3, [r7, #2]
 800460c:	441a      	add	r2, r3
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	441a      	add	r2, r3
 8004612:	68bb      	ldr	r3, [r7, #8]
 8004614:	089b      	lsrs	r3, r3, #2
 8004616:	441a      	add	r2, r3
 8004618:	68bb      	ldr	r3, [r7, #8]
 800461a:	4910      	ldr	r1, [pc, #64]	; (800465c <RTC_WeekDayNum+0xe8>)
 800461c:	fba1 1303 	umull	r1, r3, r1, r3
 8004620:	095b      	lsrs	r3, r3, #5
 8004622:	1ad2      	subs	r2, r2, r3
 8004624:	68bb      	ldr	r3, [r7, #8]
 8004626:	490d      	ldr	r1, [pc, #52]	; (800465c <RTC_WeekDayNum+0xe8>)
 8004628:	fba1 1303 	umull	r1, r3, r1, r3
 800462c:	09db      	lsrs	r3, r3, #7
 800462e:	4413      	add	r3, r2
 8004630:	1c9a      	adds	r2, r3, #2
 8004632:	4b0b      	ldr	r3, [pc, #44]	; (8004660 <RTC_WeekDayNum+0xec>)
 8004634:	fba3 1302 	umull	r1, r3, r3, r2
 8004638:	1ad1      	subs	r1, r2, r3
 800463a:	0849      	lsrs	r1, r1, #1
 800463c:	440b      	add	r3, r1
 800463e:	0899      	lsrs	r1, r3, #2
 8004640:	460b      	mov	r3, r1
 8004642:	00db      	lsls	r3, r3, #3
 8004644:	1a5b      	subs	r3, r3, r1
 8004646:	1ad3      	subs	r3, r2, r3
 8004648:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	b2db      	uxtb	r3, r3
}
 800464e:	4618      	mov	r0, r3
 8004650:	3714      	adds	r7, #20
 8004652:	46bd      	mov	sp, r7
 8004654:	bc80      	pop	{r7}
 8004656:	4770      	bx	lr
 8004658:	38e38e39 	.word	0x38e38e39
 800465c:	51eb851f 	.word	0x51eb851f
 8004660:	24924925 	.word	0x24924925

08004664 <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register (depending devices).
  * @param  Data: Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8004664:	b480      	push	{r7}
 8004666:	b087      	sub	sp, #28
 8004668:	af00      	add	r7, sp, #0
 800466a:	60f8      	str	r0, [r7, #12]
 800466c:	60b9      	str	r1, [r7, #8]
 800466e:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8004670:	2300      	movs	r3, #0
 8004672:	617b      	str	r3, [r7, #20]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)BKP_BASE;
 8004674:	4b07      	ldr	r3, [pc, #28]	; (8004694 <HAL_RTCEx_BKUPWrite+0x30>)
 8004676:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8004678:	68bb      	ldr	r3, [r7, #8]
 800467a:	009b      	lsls	r3, r3, #2
 800467c:	697a      	ldr	r2, [r7, #20]
 800467e:	4413      	add	r3, r2
 8004680:	617b      	str	r3, [r7, #20]

  *(__IO uint32_t *) tmp = (Data & BKP_DR1_D);
 8004682:	697b      	ldr	r3, [r7, #20]
 8004684:	687a      	ldr	r2, [r7, #4]
 8004686:	b292      	uxth	r2, r2
 8004688:	601a      	str	r2, [r3, #0]
}
 800468a:	bf00      	nop
 800468c:	371c      	adds	r7, #28
 800468e:	46bd      	mov	sp, r7
 8004690:	bc80      	pop	{r7}
 8004692:	4770      	bx	lr
 8004694:	40006c00 	.word	0x40006c00

08004698 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 1 to 10 (or 42) to
  *                                 specify the register (depending devices).
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8004698:	b480      	push	{r7}
 800469a:	b085      	sub	sp, #20
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
 80046a0:	6039      	str	r1, [r7, #0]
  uint32_t backupregister = 0U;
 80046a2:	2300      	movs	r3, #0
 80046a4:	60fb      	str	r3, [r7, #12]
  uint32_t pvalue = 0U;
 80046a6:	2300      	movs	r3, #0
 80046a8:	60bb      	str	r3, [r7, #8]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  backupregister = (uint32_t)BKP_BASE;
 80046aa:	4b08      	ldr	r3, [pc, #32]	; (80046cc <HAL_RTCEx_BKUPRead+0x34>)
 80046ac:	60fb      	str	r3, [r7, #12]
  backupregister += (BackupRegister * 4U);
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	009b      	lsls	r3, r3, #2
 80046b2:	68fa      	ldr	r2, [r7, #12]
 80046b4:	4413      	add	r3, r2
 80046b6:	60fb      	str	r3, [r7, #12]

  pvalue = (*(__IO uint32_t *)(backupregister)) & BKP_DR1_D;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	b29b      	uxth	r3, r3
 80046be:	60bb      	str	r3, [r7, #8]

  /* Read the specified register */
  return pvalue;
 80046c0:	68bb      	ldr	r3, [r7, #8]
}
 80046c2:	4618      	mov	r0, r3
 80046c4:	3714      	adds	r7, #20
 80046c6:	46bd      	mov	sp, r7
 80046c8:	bc80      	pop	{r7}
 80046ca:	4770      	bx	lr
 80046cc:	40006c00 	.word	0x40006c00

080046d0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b082      	sub	sp, #8
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d101      	bne.n	80046e2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80046de:	2301      	movs	r3, #1
 80046e0:	e076      	b.n	80047d0 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d108      	bne.n	80046fc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80046f2:	d009      	beq.n	8004708 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2200      	movs	r2, #0
 80046f8:	61da      	str	r2, [r3, #28]
 80046fa:	e005      	b.n	8004708 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2200      	movs	r2, #0
 8004700:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2200      	movs	r2, #0
 8004706:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2200      	movs	r2, #0
 800470c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004714:	b2db      	uxtb	r3, r3
 8004716:	2b00      	cmp	r3, #0
 8004718:	d106      	bne.n	8004728 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2200      	movs	r2, #0
 800471e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004722:	6878      	ldr	r0, [r7, #4]
 8004724:	f7fd fdf6 	bl	8002314 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2202      	movs	r2, #2
 800472c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	681a      	ldr	r2, [r3, #0]
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800473e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	685b      	ldr	r3, [r3, #4]
 8004744:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	689b      	ldr	r3, [r3, #8]
 800474c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004750:	431a      	orrs	r2, r3
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	68db      	ldr	r3, [r3, #12]
 8004756:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800475a:	431a      	orrs	r2, r3
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	691b      	ldr	r3, [r3, #16]
 8004760:	f003 0302 	and.w	r3, r3, #2
 8004764:	431a      	orrs	r2, r3
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	695b      	ldr	r3, [r3, #20]
 800476a:	f003 0301 	and.w	r3, r3, #1
 800476e:	431a      	orrs	r2, r3
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	699b      	ldr	r3, [r3, #24]
 8004774:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004778:	431a      	orrs	r2, r3
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	69db      	ldr	r3, [r3, #28]
 800477e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004782:	431a      	orrs	r2, r3
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6a1b      	ldr	r3, [r3, #32]
 8004788:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800478c:	ea42 0103 	orr.w	r1, r2, r3
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004794:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	430a      	orrs	r2, r1
 800479e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	699b      	ldr	r3, [r3, #24]
 80047a4:	0c1a      	lsrs	r2, r3, #16
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f002 0204 	and.w	r2, r2, #4
 80047ae:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	69da      	ldr	r2, [r3, #28]
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80047be:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2200      	movs	r2, #0
 80047c4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2201      	movs	r2, #1
 80047ca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80047ce:	2300      	movs	r3, #0
}
 80047d0:	4618      	mov	r0, r3
 80047d2:	3708      	adds	r7, #8
 80047d4:	46bd      	mov	sp, r7
 80047d6:	bd80      	pop	{r7, pc}

080047d8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	b088      	sub	sp, #32
 80047dc:	af00      	add	r7, sp, #0
 80047de:	60f8      	str	r0, [r7, #12]
 80047e0:	60b9      	str	r1, [r7, #8]
 80047e2:	603b      	str	r3, [r7, #0]
 80047e4:	4613      	mov	r3, r2
 80047e6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80047e8:	2300      	movs	r3, #0
 80047ea:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80047f2:	2b01      	cmp	r3, #1
 80047f4:	d101      	bne.n	80047fa <HAL_SPI_Transmit+0x22>
 80047f6:	2302      	movs	r3, #2
 80047f8:	e126      	b.n	8004a48 <HAL_SPI_Transmit+0x270>
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	2201      	movs	r2, #1
 80047fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004802:	f7fe fa3b 	bl	8002c7c <HAL_GetTick>
 8004806:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004808:	88fb      	ldrh	r3, [r7, #6]
 800480a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004812:	b2db      	uxtb	r3, r3
 8004814:	2b01      	cmp	r3, #1
 8004816:	d002      	beq.n	800481e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004818:	2302      	movs	r3, #2
 800481a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800481c:	e10b      	b.n	8004a36 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800481e:	68bb      	ldr	r3, [r7, #8]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d002      	beq.n	800482a <HAL_SPI_Transmit+0x52>
 8004824:	88fb      	ldrh	r3, [r7, #6]
 8004826:	2b00      	cmp	r3, #0
 8004828:	d102      	bne.n	8004830 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800482a:	2301      	movs	r3, #1
 800482c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800482e:	e102      	b.n	8004a36 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	2203      	movs	r2, #3
 8004834:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	2200      	movs	r2, #0
 800483c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	68ba      	ldr	r2, [r7, #8]
 8004842:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	88fa      	ldrh	r2, [r7, #6]
 8004848:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	88fa      	ldrh	r2, [r7, #6]
 800484e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	2200      	movs	r2, #0
 8004854:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	2200      	movs	r2, #0
 800485a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	2200      	movs	r2, #0
 8004860:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	2200      	movs	r2, #0
 8004866:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	2200      	movs	r2, #0
 800486c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	689b      	ldr	r3, [r3, #8]
 8004872:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004876:	d10f      	bne.n	8004898 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	681a      	ldr	r2, [r3, #0]
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004886:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	681a      	ldr	r2, [r3, #0]
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004896:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048a2:	2b40      	cmp	r3, #64	; 0x40
 80048a4:	d007      	beq.n	80048b6 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	681a      	ldr	r2, [r3, #0]
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80048b4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	68db      	ldr	r3, [r3, #12]
 80048ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80048be:	d14b      	bne.n	8004958 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	685b      	ldr	r3, [r3, #4]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d002      	beq.n	80048ce <HAL_SPI_Transmit+0xf6>
 80048c8:	8afb      	ldrh	r3, [r7, #22]
 80048ca:	2b01      	cmp	r3, #1
 80048cc:	d13e      	bne.n	800494c <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048d2:	881a      	ldrh	r2, [r3, #0]
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048de:	1c9a      	adds	r2, r3, #2
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80048e8:	b29b      	uxth	r3, r3
 80048ea:	3b01      	subs	r3, #1
 80048ec:	b29a      	uxth	r2, r3
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80048f2:	e02b      	b.n	800494c <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	689b      	ldr	r3, [r3, #8]
 80048fa:	f003 0302 	and.w	r3, r3, #2
 80048fe:	2b02      	cmp	r3, #2
 8004900:	d112      	bne.n	8004928 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004906:	881a      	ldrh	r2, [r3, #0]
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004912:	1c9a      	adds	r2, r3, #2
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800491c:	b29b      	uxth	r3, r3
 800491e:	3b01      	subs	r3, #1
 8004920:	b29a      	uxth	r2, r3
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	86da      	strh	r2, [r3, #54]	; 0x36
 8004926:	e011      	b.n	800494c <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004928:	f7fe f9a8 	bl	8002c7c <HAL_GetTick>
 800492c:	4602      	mov	r2, r0
 800492e:	69bb      	ldr	r3, [r7, #24]
 8004930:	1ad3      	subs	r3, r2, r3
 8004932:	683a      	ldr	r2, [r7, #0]
 8004934:	429a      	cmp	r2, r3
 8004936:	d803      	bhi.n	8004940 <HAL_SPI_Transmit+0x168>
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800493e:	d102      	bne.n	8004946 <HAL_SPI_Transmit+0x16e>
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d102      	bne.n	800494c <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8004946:	2303      	movs	r3, #3
 8004948:	77fb      	strb	r3, [r7, #31]
          goto error;
 800494a:	e074      	b.n	8004a36 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004950:	b29b      	uxth	r3, r3
 8004952:	2b00      	cmp	r3, #0
 8004954:	d1ce      	bne.n	80048f4 <HAL_SPI_Transmit+0x11c>
 8004956:	e04c      	b.n	80049f2 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	685b      	ldr	r3, [r3, #4]
 800495c:	2b00      	cmp	r3, #0
 800495e:	d002      	beq.n	8004966 <HAL_SPI_Transmit+0x18e>
 8004960:	8afb      	ldrh	r3, [r7, #22]
 8004962:	2b01      	cmp	r3, #1
 8004964:	d140      	bne.n	80049e8 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	330c      	adds	r3, #12
 8004970:	7812      	ldrb	r2, [r2, #0]
 8004972:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004978:	1c5a      	adds	r2, r3, #1
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004982:	b29b      	uxth	r3, r3
 8004984:	3b01      	subs	r3, #1
 8004986:	b29a      	uxth	r2, r3
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800498c:	e02c      	b.n	80049e8 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	689b      	ldr	r3, [r3, #8]
 8004994:	f003 0302 	and.w	r3, r3, #2
 8004998:	2b02      	cmp	r3, #2
 800499a:	d113      	bne.n	80049c4 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	330c      	adds	r3, #12
 80049a6:	7812      	ldrb	r2, [r2, #0]
 80049a8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049ae:	1c5a      	adds	r2, r3, #1
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80049b8:	b29b      	uxth	r3, r3
 80049ba:	3b01      	subs	r3, #1
 80049bc:	b29a      	uxth	r2, r3
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	86da      	strh	r2, [r3, #54]	; 0x36
 80049c2:	e011      	b.n	80049e8 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80049c4:	f7fe f95a 	bl	8002c7c <HAL_GetTick>
 80049c8:	4602      	mov	r2, r0
 80049ca:	69bb      	ldr	r3, [r7, #24]
 80049cc:	1ad3      	subs	r3, r2, r3
 80049ce:	683a      	ldr	r2, [r7, #0]
 80049d0:	429a      	cmp	r2, r3
 80049d2:	d803      	bhi.n	80049dc <HAL_SPI_Transmit+0x204>
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049da:	d102      	bne.n	80049e2 <HAL_SPI_Transmit+0x20a>
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d102      	bne.n	80049e8 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80049e2:	2303      	movs	r3, #3
 80049e4:	77fb      	strb	r3, [r7, #31]
          goto error;
 80049e6:	e026      	b.n	8004a36 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80049ec:	b29b      	uxth	r3, r3
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d1cd      	bne.n	800498e <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80049f2:	69ba      	ldr	r2, [r7, #24]
 80049f4:	6839      	ldr	r1, [r7, #0]
 80049f6:	68f8      	ldr	r0, [r7, #12]
 80049f8:	f000 f8b2 	bl	8004b60 <SPI_EndRxTxTransaction>
 80049fc:	4603      	mov	r3, r0
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d002      	beq.n	8004a08 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	2220      	movs	r2, #32
 8004a06:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	689b      	ldr	r3, [r3, #8]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d10a      	bne.n	8004a26 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004a10:	2300      	movs	r3, #0
 8004a12:	613b      	str	r3, [r7, #16]
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	68db      	ldr	r3, [r3, #12]
 8004a1a:	613b      	str	r3, [r7, #16]
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	689b      	ldr	r3, [r3, #8]
 8004a22:	613b      	str	r3, [r7, #16]
 8004a24:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d002      	beq.n	8004a34 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004a2e:	2301      	movs	r3, #1
 8004a30:	77fb      	strb	r3, [r7, #31]
 8004a32:	e000      	b.n	8004a36 <HAL_SPI_Transmit+0x25e>
  }

error:
 8004a34:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	2201      	movs	r2, #1
 8004a3a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	2200      	movs	r2, #0
 8004a42:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004a46:	7ffb      	ldrb	r3, [r7, #31]
}
 8004a48:	4618      	mov	r0, r3
 8004a4a:	3720      	adds	r7, #32
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	bd80      	pop	{r7, pc}

08004a50 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b088      	sub	sp, #32
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	60f8      	str	r0, [r7, #12]
 8004a58:	60b9      	str	r1, [r7, #8]
 8004a5a:	603b      	str	r3, [r7, #0]
 8004a5c:	4613      	mov	r3, r2
 8004a5e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004a60:	f7fe f90c 	bl	8002c7c <HAL_GetTick>
 8004a64:	4602      	mov	r2, r0
 8004a66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a68:	1a9b      	subs	r3, r3, r2
 8004a6a:	683a      	ldr	r2, [r7, #0]
 8004a6c:	4413      	add	r3, r2
 8004a6e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004a70:	f7fe f904 	bl	8002c7c <HAL_GetTick>
 8004a74:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004a76:	4b39      	ldr	r3, [pc, #228]	; (8004b5c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	015b      	lsls	r3, r3, #5
 8004a7c:	0d1b      	lsrs	r3, r3, #20
 8004a7e:	69fa      	ldr	r2, [r7, #28]
 8004a80:	fb02 f303 	mul.w	r3, r2, r3
 8004a84:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004a86:	e054      	b.n	8004b32 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a8e:	d050      	beq.n	8004b32 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004a90:	f7fe f8f4 	bl	8002c7c <HAL_GetTick>
 8004a94:	4602      	mov	r2, r0
 8004a96:	69bb      	ldr	r3, [r7, #24]
 8004a98:	1ad3      	subs	r3, r2, r3
 8004a9a:	69fa      	ldr	r2, [r7, #28]
 8004a9c:	429a      	cmp	r2, r3
 8004a9e:	d902      	bls.n	8004aa6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004aa0:	69fb      	ldr	r3, [r7, #28]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d13d      	bne.n	8004b22 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	685a      	ldr	r2, [r3, #4]
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004ab4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	685b      	ldr	r3, [r3, #4]
 8004aba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004abe:	d111      	bne.n	8004ae4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	689b      	ldr	r3, [r3, #8]
 8004ac4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ac8:	d004      	beq.n	8004ad4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	689b      	ldr	r3, [r3, #8]
 8004ace:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ad2:	d107      	bne.n	8004ae4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	681a      	ldr	r2, [r3, #0]
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ae2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ae8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004aec:	d10f      	bne.n	8004b0e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	681a      	ldr	r2, [r3, #0]
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004afc:	601a      	str	r2, [r3, #0]
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	681a      	ldr	r2, [r3, #0]
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004b0c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	2201      	movs	r2, #1
 8004b12:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	2200      	movs	r2, #0
 8004b1a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004b1e:	2303      	movs	r3, #3
 8004b20:	e017      	b.n	8004b52 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004b22:	697b      	ldr	r3, [r7, #20]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d101      	bne.n	8004b2c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004b28:	2300      	movs	r3, #0
 8004b2a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004b2c:	697b      	ldr	r3, [r7, #20]
 8004b2e:	3b01      	subs	r3, #1
 8004b30:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	689a      	ldr	r2, [r3, #8]
 8004b38:	68bb      	ldr	r3, [r7, #8]
 8004b3a:	4013      	ands	r3, r2
 8004b3c:	68ba      	ldr	r2, [r7, #8]
 8004b3e:	429a      	cmp	r2, r3
 8004b40:	bf0c      	ite	eq
 8004b42:	2301      	moveq	r3, #1
 8004b44:	2300      	movne	r3, #0
 8004b46:	b2db      	uxtb	r3, r3
 8004b48:	461a      	mov	r2, r3
 8004b4a:	79fb      	ldrb	r3, [r7, #7]
 8004b4c:	429a      	cmp	r2, r3
 8004b4e:	d19b      	bne.n	8004a88 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004b50:	2300      	movs	r3, #0
}
 8004b52:	4618      	mov	r0, r3
 8004b54:	3720      	adds	r7, #32
 8004b56:	46bd      	mov	sp, r7
 8004b58:	bd80      	pop	{r7, pc}
 8004b5a:	bf00      	nop
 8004b5c:	20000030 	.word	0x20000030

08004b60 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b086      	sub	sp, #24
 8004b64:	af02      	add	r7, sp, #8
 8004b66:	60f8      	str	r0, [r7, #12]
 8004b68:	60b9      	str	r1, [r7, #8]
 8004b6a:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	9300      	str	r3, [sp, #0]
 8004b70:	68bb      	ldr	r3, [r7, #8]
 8004b72:	2200      	movs	r2, #0
 8004b74:	2180      	movs	r1, #128	; 0x80
 8004b76:	68f8      	ldr	r0, [r7, #12]
 8004b78:	f7ff ff6a 	bl	8004a50 <SPI_WaitFlagStateUntilTimeout>
 8004b7c:	4603      	mov	r3, r0
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d007      	beq.n	8004b92 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b86:	f043 0220 	orr.w	r2, r3, #32
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8004b8e:	2303      	movs	r3, #3
 8004b90:	e000      	b.n	8004b94 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8004b92:	2300      	movs	r3, #0
}
 8004b94:	4618      	mov	r0, r3
 8004b96:	3710      	adds	r7, #16
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	bd80      	pop	{r7, pc}

08004b9c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b082      	sub	sp, #8
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d101      	bne.n	8004bae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004baa:	2301      	movs	r3, #1
 8004bac:	e041      	b.n	8004c32 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004bb4:	b2db      	uxtb	r3, r3
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d106      	bne.n	8004bc8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004bc2:	6878      	ldr	r0, [r7, #4]
 8004bc4:	f7fd fe54 	bl	8002870 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2202      	movs	r2, #2
 8004bcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681a      	ldr	r2, [r3, #0]
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	3304      	adds	r3, #4
 8004bd8:	4619      	mov	r1, r3
 8004bda:	4610      	mov	r0, r2
 8004bdc:	f000 fccc 	bl	8005578 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2201      	movs	r2, #1
 8004be4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2201      	movs	r2, #1
 8004bec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2201      	movs	r2, #1
 8004bf4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2201      	movs	r2, #1
 8004bfc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2201      	movs	r2, #1
 8004c04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2201      	movs	r2, #1
 8004c0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2201      	movs	r2, #1
 8004c14:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2201      	movs	r2, #1
 8004c1c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2201      	movs	r2, #1
 8004c24:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2201      	movs	r2, #1
 8004c2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004c30:	2300      	movs	r3, #0
}
 8004c32:	4618      	mov	r0, r3
 8004c34:	3708      	adds	r7, #8
 8004c36:	46bd      	mov	sp, r7
 8004c38:	bd80      	pop	{r7, pc}
	...

08004c3c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	b085      	sub	sp, #20
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c4a:	b2db      	uxtb	r3, r3
 8004c4c:	2b01      	cmp	r3, #1
 8004c4e:	d001      	beq.n	8004c54 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004c50:	2301      	movs	r3, #1
 8004c52:	e03a      	b.n	8004cca <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2202      	movs	r2, #2
 8004c58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	68da      	ldr	r2, [r3, #12]
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f042 0201 	orr.w	r2, r2, #1
 8004c6a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	4a18      	ldr	r2, [pc, #96]	; (8004cd4 <HAL_TIM_Base_Start_IT+0x98>)
 8004c72:	4293      	cmp	r3, r2
 8004c74:	d00e      	beq.n	8004c94 <HAL_TIM_Base_Start_IT+0x58>
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c7e:	d009      	beq.n	8004c94 <HAL_TIM_Base_Start_IT+0x58>
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	4a14      	ldr	r2, [pc, #80]	; (8004cd8 <HAL_TIM_Base_Start_IT+0x9c>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d004      	beq.n	8004c94 <HAL_TIM_Base_Start_IT+0x58>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	4a13      	ldr	r2, [pc, #76]	; (8004cdc <HAL_TIM_Base_Start_IT+0xa0>)
 8004c90:	4293      	cmp	r3, r2
 8004c92:	d111      	bne.n	8004cb8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	689b      	ldr	r3, [r3, #8]
 8004c9a:	f003 0307 	and.w	r3, r3, #7
 8004c9e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	2b06      	cmp	r3, #6
 8004ca4:	d010      	beq.n	8004cc8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	681a      	ldr	r2, [r3, #0]
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f042 0201 	orr.w	r2, r2, #1
 8004cb4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cb6:	e007      	b.n	8004cc8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	681a      	ldr	r2, [r3, #0]
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f042 0201 	orr.w	r2, r2, #1
 8004cc6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004cc8:	2300      	movs	r3, #0
}
 8004cca:	4618      	mov	r0, r3
 8004ccc:	3714      	adds	r7, #20
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	bc80      	pop	{r7}
 8004cd2:	4770      	bx	lr
 8004cd4:	40012c00 	.word	0x40012c00
 8004cd8:	40000400 	.word	0x40000400
 8004cdc:	40000800 	.word	0x40000800

08004ce0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004ce0:	b480      	push	{r7}
 8004ce2:	b083      	sub	sp, #12
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	68da      	ldr	r2, [r3, #12]
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f022 0201 	bic.w	r2, r2, #1
 8004cf6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	6a1a      	ldr	r2, [r3, #32]
 8004cfe:	f241 1311 	movw	r3, #4369	; 0x1111
 8004d02:	4013      	ands	r3, r2
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d10f      	bne.n	8004d28 <HAL_TIM_Base_Stop_IT+0x48>
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	6a1a      	ldr	r2, [r3, #32]
 8004d0e:	f240 4344 	movw	r3, #1092	; 0x444
 8004d12:	4013      	ands	r3, r2
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d107      	bne.n	8004d28 <HAL_TIM_Base_Stop_IT+0x48>
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	681a      	ldr	r2, [r3, #0]
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f022 0201 	bic.w	r2, r2, #1
 8004d26:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2201      	movs	r2, #1
 8004d2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8004d30:	2300      	movs	r3, #0
}
 8004d32:	4618      	mov	r0, r3
 8004d34:	370c      	adds	r7, #12
 8004d36:	46bd      	mov	sp, r7
 8004d38:	bc80      	pop	{r7}
 8004d3a:	4770      	bx	lr

08004d3c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	b082      	sub	sp, #8
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d101      	bne.n	8004d4e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004d4a:	2301      	movs	r3, #1
 8004d4c:	e041      	b.n	8004dd2 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d54:	b2db      	uxtb	r3, r3
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d106      	bne.n	8004d68 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004d62:	6878      	ldr	r0, [r7, #4]
 8004d64:	f000 f839 	bl	8004dda <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2202      	movs	r2, #2
 8004d6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681a      	ldr	r2, [r3, #0]
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	3304      	adds	r3, #4
 8004d78:	4619      	mov	r1, r3
 8004d7a:	4610      	mov	r0, r2
 8004d7c:	f000 fbfc 	bl	8005578 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2201      	movs	r2, #1
 8004d84:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2201      	movs	r2, #1
 8004d8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2201      	movs	r2, #1
 8004d94:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2201      	movs	r2, #1
 8004d9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2201      	movs	r2, #1
 8004da4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2201      	movs	r2, #1
 8004dac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2201      	movs	r2, #1
 8004db4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2201      	movs	r2, #1
 8004dbc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2201      	movs	r2, #1
 8004dc4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2201      	movs	r2, #1
 8004dcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004dd0:	2300      	movs	r3, #0
}
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	3708      	adds	r7, #8
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	bd80      	pop	{r7, pc}

08004dda <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8004dda:	b480      	push	{r7}
 8004ddc:	b083      	sub	sp, #12
 8004dde:	af00      	add	r7, sp, #0
 8004de0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8004de2:	bf00      	nop
 8004de4:	370c      	adds	r7, #12
 8004de6:	46bd      	mov	sp, r7
 8004de8:	bc80      	pop	{r7}
 8004dea:	4770      	bx	lr

08004dec <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b084      	sub	sp, #16
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
 8004df4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d104      	bne.n	8004e06 <HAL_TIM_IC_Start_IT+0x1a>
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004e02:	b2db      	uxtb	r3, r3
 8004e04:	e013      	b.n	8004e2e <HAL_TIM_IC_Start_IT+0x42>
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	2b04      	cmp	r3, #4
 8004e0a:	d104      	bne.n	8004e16 <HAL_TIM_IC_Start_IT+0x2a>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004e12:	b2db      	uxtb	r3, r3
 8004e14:	e00b      	b.n	8004e2e <HAL_TIM_IC_Start_IT+0x42>
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	2b08      	cmp	r3, #8
 8004e1a:	d104      	bne.n	8004e26 <HAL_TIM_IC_Start_IT+0x3a>
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004e22:	b2db      	uxtb	r3, r3
 8004e24:	e003      	b.n	8004e2e <HAL_TIM_IC_Start_IT+0x42>
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004e2c:	b2db      	uxtb	r3, r3
 8004e2e:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d104      	bne.n	8004e40 <HAL_TIM_IC_Start_IT+0x54>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004e3c:	b2db      	uxtb	r3, r3
 8004e3e:	e013      	b.n	8004e68 <HAL_TIM_IC_Start_IT+0x7c>
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	2b04      	cmp	r3, #4
 8004e44:	d104      	bne.n	8004e50 <HAL_TIM_IC_Start_IT+0x64>
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004e4c:	b2db      	uxtb	r3, r3
 8004e4e:	e00b      	b.n	8004e68 <HAL_TIM_IC_Start_IT+0x7c>
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	2b08      	cmp	r3, #8
 8004e54:	d104      	bne.n	8004e60 <HAL_TIM_IC_Start_IT+0x74>
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004e5c:	b2db      	uxtb	r3, r3
 8004e5e:	e003      	b.n	8004e68 <HAL_TIM_IC_Start_IT+0x7c>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004e66:	b2db      	uxtb	r3, r3
 8004e68:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004e6a:	7bfb      	ldrb	r3, [r7, #15]
 8004e6c:	2b01      	cmp	r3, #1
 8004e6e:	d102      	bne.n	8004e76 <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004e70:	7bbb      	ldrb	r3, [r7, #14]
 8004e72:	2b01      	cmp	r3, #1
 8004e74:	d001      	beq.n	8004e7a <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 8004e76:	2301      	movs	r3, #1
 8004e78:	e0b3      	b.n	8004fe2 <HAL_TIM_IC_Start_IT+0x1f6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e7a:	683b      	ldr	r3, [r7, #0]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d104      	bne.n	8004e8a <HAL_TIM_IC_Start_IT+0x9e>
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2202      	movs	r2, #2
 8004e84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004e88:	e013      	b.n	8004eb2 <HAL_TIM_IC_Start_IT+0xc6>
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	2b04      	cmp	r3, #4
 8004e8e:	d104      	bne.n	8004e9a <HAL_TIM_IC_Start_IT+0xae>
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2202      	movs	r2, #2
 8004e94:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004e98:	e00b      	b.n	8004eb2 <HAL_TIM_IC_Start_IT+0xc6>
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	2b08      	cmp	r3, #8
 8004e9e:	d104      	bne.n	8004eaa <HAL_TIM_IC_Start_IT+0xbe>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2202      	movs	r2, #2
 8004ea4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004ea8:	e003      	b.n	8004eb2 <HAL_TIM_IC_Start_IT+0xc6>
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2202      	movs	r2, #2
 8004eae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d104      	bne.n	8004ec2 <HAL_TIM_IC_Start_IT+0xd6>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2202      	movs	r2, #2
 8004ebc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004ec0:	e013      	b.n	8004eea <HAL_TIM_IC_Start_IT+0xfe>
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	2b04      	cmp	r3, #4
 8004ec6:	d104      	bne.n	8004ed2 <HAL_TIM_IC_Start_IT+0xe6>
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2202      	movs	r2, #2
 8004ecc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004ed0:	e00b      	b.n	8004eea <HAL_TIM_IC_Start_IT+0xfe>
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	2b08      	cmp	r3, #8
 8004ed6:	d104      	bne.n	8004ee2 <HAL_TIM_IC_Start_IT+0xf6>
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2202      	movs	r2, #2
 8004edc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004ee0:	e003      	b.n	8004eea <HAL_TIM_IC_Start_IT+0xfe>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	2202      	movs	r2, #2
 8004ee6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	2b0c      	cmp	r3, #12
 8004eee:	d841      	bhi.n	8004f74 <HAL_TIM_IC_Start_IT+0x188>
 8004ef0:	a201      	add	r2, pc, #4	; (adr r2, 8004ef8 <HAL_TIM_IC_Start_IT+0x10c>)
 8004ef2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ef6:	bf00      	nop
 8004ef8:	08004f2d 	.word	0x08004f2d
 8004efc:	08004f75 	.word	0x08004f75
 8004f00:	08004f75 	.word	0x08004f75
 8004f04:	08004f75 	.word	0x08004f75
 8004f08:	08004f3f 	.word	0x08004f3f
 8004f0c:	08004f75 	.word	0x08004f75
 8004f10:	08004f75 	.word	0x08004f75
 8004f14:	08004f75 	.word	0x08004f75
 8004f18:	08004f51 	.word	0x08004f51
 8004f1c:	08004f75 	.word	0x08004f75
 8004f20:	08004f75 	.word	0x08004f75
 8004f24:	08004f75 	.word	0x08004f75
 8004f28:	08004f63 	.word	0x08004f63
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	68da      	ldr	r2, [r3, #12]
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f042 0202 	orr.w	r2, r2, #2
 8004f3a:	60da      	str	r2, [r3, #12]
      break;
 8004f3c:	e01b      	b.n	8004f76 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	68da      	ldr	r2, [r3, #12]
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f042 0204 	orr.w	r2, r2, #4
 8004f4c:	60da      	str	r2, [r3, #12]
      break;
 8004f4e:	e012      	b.n	8004f76 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	68da      	ldr	r2, [r3, #12]
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f042 0208 	orr.w	r2, r2, #8
 8004f5e:	60da      	str	r2, [r3, #12]
      break;
 8004f60:	e009      	b.n	8004f76 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	68da      	ldr	r2, [r3, #12]
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f042 0210 	orr.w	r2, r2, #16
 8004f70:	60da      	str	r2, [r3, #12]
      break;
 8004f72:	e000      	b.n	8004f76 <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 8004f74:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	2201      	movs	r2, #1
 8004f7c:	6839      	ldr	r1, [r7, #0]
 8004f7e:	4618      	mov	r0, r3
 8004f80:	f000 fcff 	bl	8005982 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	4a18      	ldr	r2, [pc, #96]	; (8004fec <HAL_TIM_IC_Start_IT+0x200>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d00e      	beq.n	8004fac <HAL_TIM_IC_Start_IT+0x1c0>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f96:	d009      	beq.n	8004fac <HAL_TIM_IC_Start_IT+0x1c0>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4a14      	ldr	r2, [pc, #80]	; (8004ff0 <HAL_TIM_IC_Start_IT+0x204>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d004      	beq.n	8004fac <HAL_TIM_IC_Start_IT+0x1c0>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4a13      	ldr	r2, [pc, #76]	; (8004ff4 <HAL_TIM_IC_Start_IT+0x208>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d111      	bne.n	8004fd0 <HAL_TIM_IC_Start_IT+0x1e4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	689b      	ldr	r3, [r3, #8]
 8004fb2:	f003 0307 	and.w	r3, r3, #7
 8004fb6:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fb8:	68bb      	ldr	r3, [r7, #8]
 8004fba:	2b06      	cmp	r3, #6
 8004fbc:	d010      	beq.n	8004fe0 <HAL_TIM_IC_Start_IT+0x1f4>
    {
      __HAL_TIM_ENABLE(htim);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	681a      	ldr	r2, [r3, #0]
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f042 0201 	orr.w	r2, r2, #1
 8004fcc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fce:	e007      	b.n	8004fe0 <HAL_TIM_IC_Start_IT+0x1f4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	681a      	ldr	r2, [r3, #0]
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f042 0201 	orr.w	r2, r2, #1
 8004fde:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004fe0:	2300      	movs	r3, #0
}
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	3710      	adds	r7, #16
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	bd80      	pop	{r7, pc}
 8004fea:	bf00      	nop
 8004fec:	40012c00 	.word	0x40012c00
 8004ff0:	40000400 	.word	0x40000400
 8004ff4:	40000800 	.word	0x40000800

08004ff8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b082      	sub	sp, #8
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	691b      	ldr	r3, [r3, #16]
 8005006:	f003 0302 	and.w	r3, r3, #2
 800500a:	2b02      	cmp	r3, #2
 800500c:	d122      	bne.n	8005054 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	68db      	ldr	r3, [r3, #12]
 8005014:	f003 0302 	and.w	r3, r3, #2
 8005018:	2b02      	cmp	r3, #2
 800501a:	d11b      	bne.n	8005054 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f06f 0202 	mvn.w	r2, #2
 8005024:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	2201      	movs	r2, #1
 800502a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	699b      	ldr	r3, [r3, #24]
 8005032:	f003 0303 	and.w	r3, r3, #3
 8005036:	2b00      	cmp	r3, #0
 8005038:	d003      	beq.n	8005042 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800503a:	6878      	ldr	r0, [r7, #4]
 800503c:	f7fc fd92 	bl	8001b64 <HAL_TIM_IC_CaptureCallback>
 8005040:	e005      	b.n	800504e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005042:	6878      	ldr	r0, [r7, #4]
 8005044:	f000 fa7c 	bl	8005540 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005048:	6878      	ldr	r0, [r7, #4]
 800504a:	f000 fa82 	bl	8005552 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2200      	movs	r2, #0
 8005052:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	691b      	ldr	r3, [r3, #16]
 800505a:	f003 0304 	and.w	r3, r3, #4
 800505e:	2b04      	cmp	r3, #4
 8005060:	d122      	bne.n	80050a8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	68db      	ldr	r3, [r3, #12]
 8005068:	f003 0304 	and.w	r3, r3, #4
 800506c:	2b04      	cmp	r3, #4
 800506e:	d11b      	bne.n	80050a8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f06f 0204 	mvn.w	r2, #4
 8005078:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	2202      	movs	r2, #2
 800507e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	699b      	ldr	r3, [r3, #24]
 8005086:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800508a:	2b00      	cmp	r3, #0
 800508c:	d003      	beq.n	8005096 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800508e:	6878      	ldr	r0, [r7, #4]
 8005090:	f7fc fd68 	bl	8001b64 <HAL_TIM_IC_CaptureCallback>
 8005094:	e005      	b.n	80050a2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005096:	6878      	ldr	r0, [r7, #4]
 8005098:	f000 fa52 	bl	8005540 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800509c:	6878      	ldr	r0, [r7, #4]
 800509e:	f000 fa58 	bl	8005552 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2200      	movs	r2, #0
 80050a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	691b      	ldr	r3, [r3, #16]
 80050ae:	f003 0308 	and.w	r3, r3, #8
 80050b2:	2b08      	cmp	r3, #8
 80050b4:	d122      	bne.n	80050fc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	68db      	ldr	r3, [r3, #12]
 80050bc:	f003 0308 	and.w	r3, r3, #8
 80050c0:	2b08      	cmp	r3, #8
 80050c2:	d11b      	bne.n	80050fc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f06f 0208 	mvn.w	r2, #8
 80050cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2204      	movs	r2, #4
 80050d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	69db      	ldr	r3, [r3, #28]
 80050da:	f003 0303 	and.w	r3, r3, #3
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d003      	beq.n	80050ea <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050e2:	6878      	ldr	r0, [r7, #4]
 80050e4:	f7fc fd3e 	bl	8001b64 <HAL_TIM_IC_CaptureCallback>
 80050e8:	e005      	b.n	80050f6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050ea:	6878      	ldr	r0, [r7, #4]
 80050ec:	f000 fa28 	bl	8005540 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050f0:	6878      	ldr	r0, [r7, #4]
 80050f2:	f000 fa2e 	bl	8005552 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2200      	movs	r2, #0
 80050fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	691b      	ldr	r3, [r3, #16]
 8005102:	f003 0310 	and.w	r3, r3, #16
 8005106:	2b10      	cmp	r3, #16
 8005108:	d122      	bne.n	8005150 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	68db      	ldr	r3, [r3, #12]
 8005110:	f003 0310 	and.w	r3, r3, #16
 8005114:	2b10      	cmp	r3, #16
 8005116:	d11b      	bne.n	8005150 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f06f 0210 	mvn.w	r2, #16
 8005120:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2208      	movs	r2, #8
 8005126:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	69db      	ldr	r3, [r3, #28]
 800512e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005132:	2b00      	cmp	r3, #0
 8005134:	d003      	beq.n	800513e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005136:	6878      	ldr	r0, [r7, #4]
 8005138:	f7fc fd14 	bl	8001b64 <HAL_TIM_IC_CaptureCallback>
 800513c:	e005      	b.n	800514a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800513e:	6878      	ldr	r0, [r7, #4]
 8005140:	f000 f9fe 	bl	8005540 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005144:	6878      	ldr	r0, [r7, #4]
 8005146:	f000 fa04 	bl	8005552 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	2200      	movs	r2, #0
 800514e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	691b      	ldr	r3, [r3, #16]
 8005156:	f003 0301 	and.w	r3, r3, #1
 800515a:	2b01      	cmp	r3, #1
 800515c:	d10e      	bne.n	800517c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	68db      	ldr	r3, [r3, #12]
 8005164:	f003 0301 	and.w	r3, r3, #1
 8005168:	2b01      	cmp	r3, #1
 800516a:	d107      	bne.n	800517c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f06f 0201 	mvn.w	r2, #1
 8005174:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005176:	6878      	ldr	r0, [r7, #4]
 8005178:	f7fb fd30 	bl	8000bdc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	691b      	ldr	r3, [r3, #16]
 8005182:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005186:	2b80      	cmp	r3, #128	; 0x80
 8005188:	d10e      	bne.n	80051a8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	68db      	ldr	r3, [r3, #12]
 8005190:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005194:	2b80      	cmp	r3, #128	; 0x80
 8005196:	d107      	bne.n	80051a8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80051a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80051a2:	6878      	ldr	r0, [r7, #4]
 80051a4:	f000 fc79 	bl	8005a9a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	691b      	ldr	r3, [r3, #16]
 80051ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051b2:	2b40      	cmp	r3, #64	; 0x40
 80051b4:	d10e      	bne.n	80051d4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	68db      	ldr	r3, [r3, #12]
 80051bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051c0:	2b40      	cmp	r3, #64	; 0x40
 80051c2:	d107      	bne.n	80051d4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80051cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80051ce:	6878      	ldr	r0, [r7, #4]
 80051d0:	f000 f9c8 	bl	8005564 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	691b      	ldr	r3, [r3, #16]
 80051da:	f003 0320 	and.w	r3, r3, #32
 80051de:	2b20      	cmp	r3, #32
 80051e0:	d10e      	bne.n	8005200 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	68db      	ldr	r3, [r3, #12]
 80051e8:	f003 0320 	and.w	r3, r3, #32
 80051ec:	2b20      	cmp	r3, #32
 80051ee:	d107      	bne.n	8005200 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f06f 0220 	mvn.w	r2, #32
 80051f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80051fa:	6878      	ldr	r0, [r7, #4]
 80051fc:	f000 fc44 	bl	8005a88 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005200:	bf00      	nop
 8005202:	3708      	adds	r7, #8
 8005204:	46bd      	mov	sp, r7
 8005206:	bd80      	pop	{r7, pc}

08005208 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b084      	sub	sp, #16
 800520c:	af00      	add	r7, sp, #0
 800520e:	60f8      	str	r0, [r7, #12]
 8005210:	60b9      	str	r1, [r7, #8]
 8005212:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800521a:	2b01      	cmp	r3, #1
 800521c:	d101      	bne.n	8005222 <HAL_TIM_IC_ConfigChannel+0x1a>
 800521e:	2302      	movs	r3, #2
 8005220:	e082      	b.n	8005328 <HAL_TIM_IC_ConfigChannel+0x120>
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	2201      	movs	r2, #1
 8005226:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d11b      	bne.n	8005268 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	6818      	ldr	r0, [r3, #0]
 8005234:	68bb      	ldr	r3, [r7, #8]
 8005236:	6819      	ldr	r1, [r3, #0]
 8005238:	68bb      	ldr	r3, [r7, #8]
 800523a:	685a      	ldr	r2, [r3, #4]
 800523c:	68bb      	ldr	r3, [r7, #8]
 800523e:	68db      	ldr	r3, [r3, #12]
 8005240:	f000 f9fc 	bl	800563c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	699a      	ldr	r2, [r3, #24]
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f022 020c 	bic.w	r2, r2, #12
 8005252:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	6999      	ldr	r1, [r3, #24]
 800525a:	68bb      	ldr	r3, [r7, #8]
 800525c:	689a      	ldr	r2, [r3, #8]
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	430a      	orrs	r2, r1
 8005264:	619a      	str	r2, [r3, #24]
 8005266:	e05a      	b.n	800531e <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2b04      	cmp	r3, #4
 800526c:	d11c      	bne.n	80052a8 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	6818      	ldr	r0, [r3, #0]
 8005272:	68bb      	ldr	r3, [r7, #8]
 8005274:	6819      	ldr	r1, [r3, #0]
 8005276:	68bb      	ldr	r3, [r7, #8]
 8005278:	685a      	ldr	r2, [r3, #4]
 800527a:	68bb      	ldr	r3, [r7, #8]
 800527c:	68db      	ldr	r3, [r3, #12]
 800527e:	f000 fa65 	bl	800574c <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	699a      	ldr	r2, [r3, #24]
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005290:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	6999      	ldr	r1, [r3, #24]
 8005298:	68bb      	ldr	r3, [r7, #8]
 800529a:	689b      	ldr	r3, [r3, #8]
 800529c:	021a      	lsls	r2, r3, #8
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	430a      	orrs	r2, r1
 80052a4:	619a      	str	r2, [r3, #24]
 80052a6:	e03a      	b.n	800531e <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2b08      	cmp	r3, #8
 80052ac:	d11b      	bne.n	80052e6 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	6818      	ldr	r0, [r3, #0]
 80052b2:	68bb      	ldr	r3, [r7, #8]
 80052b4:	6819      	ldr	r1, [r3, #0]
 80052b6:	68bb      	ldr	r3, [r7, #8]
 80052b8:	685a      	ldr	r2, [r3, #4]
 80052ba:	68bb      	ldr	r3, [r7, #8]
 80052bc:	68db      	ldr	r3, [r3, #12]
 80052be:	f000 fab0 	bl	8005822 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	69da      	ldr	r2, [r3, #28]
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f022 020c 	bic.w	r2, r2, #12
 80052d0:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	69d9      	ldr	r1, [r3, #28]
 80052d8:	68bb      	ldr	r3, [r7, #8]
 80052da:	689a      	ldr	r2, [r3, #8]
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	430a      	orrs	r2, r1
 80052e2:	61da      	str	r2, [r3, #28]
 80052e4:	e01b      	b.n	800531e <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	6818      	ldr	r0, [r3, #0]
 80052ea:	68bb      	ldr	r3, [r7, #8]
 80052ec:	6819      	ldr	r1, [r3, #0]
 80052ee:	68bb      	ldr	r3, [r7, #8]
 80052f0:	685a      	ldr	r2, [r3, #4]
 80052f2:	68bb      	ldr	r3, [r7, #8]
 80052f4:	68db      	ldr	r3, [r3, #12]
 80052f6:	f000 facf 	bl	8005898 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	69da      	ldr	r2, [r3, #28]
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005308:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	69d9      	ldr	r1, [r3, #28]
 8005310:	68bb      	ldr	r3, [r7, #8]
 8005312:	689b      	ldr	r3, [r3, #8]
 8005314:	021a      	lsls	r2, r3, #8
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	430a      	orrs	r2, r1
 800531c:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	2200      	movs	r2, #0
 8005322:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005326:	2300      	movs	r3, #0
}
 8005328:	4618      	mov	r0, r3
 800532a:	3710      	adds	r7, #16
 800532c:	46bd      	mov	sp, r7
 800532e:	bd80      	pop	{r7, pc}

08005330 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005330:	b580      	push	{r7, lr}
 8005332:	b084      	sub	sp, #16
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
 8005338:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005340:	2b01      	cmp	r3, #1
 8005342:	d101      	bne.n	8005348 <HAL_TIM_ConfigClockSource+0x18>
 8005344:	2302      	movs	r3, #2
 8005346:	e0b3      	b.n	80054b0 <HAL_TIM_ConfigClockSource+0x180>
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2201      	movs	r2, #1
 800534c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2202      	movs	r2, #2
 8005354:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	689b      	ldr	r3, [r3, #8]
 800535e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005366:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800536e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	68fa      	ldr	r2, [r7, #12]
 8005376:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005380:	d03e      	beq.n	8005400 <HAL_TIM_ConfigClockSource+0xd0>
 8005382:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005386:	f200 8087 	bhi.w	8005498 <HAL_TIM_ConfigClockSource+0x168>
 800538a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800538e:	f000 8085 	beq.w	800549c <HAL_TIM_ConfigClockSource+0x16c>
 8005392:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005396:	d87f      	bhi.n	8005498 <HAL_TIM_ConfigClockSource+0x168>
 8005398:	2b70      	cmp	r3, #112	; 0x70
 800539a:	d01a      	beq.n	80053d2 <HAL_TIM_ConfigClockSource+0xa2>
 800539c:	2b70      	cmp	r3, #112	; 0x70
 800539e:	d87b      	bhi.n	8005498 <HAL_TIM_ConfigClockSource+0x168>
 80053a0:	2b60      	cmp	r3, #96	; 0x60
 80053a2:	d050      	beq.n	8005446 <HAL_TIM_ConfigClockSource+0x116>
 80053a4:	2b60      	cmp	r3, #96	; 0x60
 80053a6:	d877      	bhi.n	8005498 <HAL_TIM_ConfigClockSource+0x168>
 80053a8:	2b50      	cmp	r3, #80	; 0x50
 80053aa:	d03c      	beq.n	8005426 <HAL_TIM_ConfigClockSource+0xf6>
 80053ac:	2b50      	cmp	r3, #80	; 0x50
 80053ae:	d873      	bhi.n	8005498 <HAL_TIM_ConfigClockSource+0x168>
 80053b0:	2b40      	cmp	r3, #64	; 0x40
 80053b2:	d058      	beq.n	8005466 <HAL_TIM_ConfigClockSource+0x136>
 80053b4:	2b40      	cmp	r3, #64	; 0x40
 80053b6:	d86f      	bhi.n	8005498 <HAL_TIM_ConfigClockSource+0x168>
 80053b8:	2b30      	cmp	r3, #48	; 0x30
 80053ba:	d064      	beq.n	8005486 <HAL_TIM_ConfigClockSource+0x156>
 80053bc:	2b30      	cmp	r3, #48	; 0x30
 80053be:	d86b      	bhi.n	8005498 <HAL_TIM_ConfigClockSource+0x168>
 80053c0:	2b20      	cmp	r3, #32
 80053c2:	d060      	beq.n	8005486 <HAL_TIM_ConfigClockSource+0x156>
 80053c4:	2b20      	cmp	r3, #32
 80053c6:	d867      	bhi.n	8005498 <HAL_TIM_ConfigClockSource+0x168>
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d05c      	beq.n	8005486 <HAL_TIM_ConfigClockSource+0x156>
 80053cc:	2b10      	cmp	r3, #16
 80053ce:	d05a      	beq.n	8005486 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80053d0:	e062      	b.n	8005498 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6818      	ldr	r0, [r3, #0]
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	6899      	ldr	r1, [r3, #8]
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	685a      	ldr	r2, [r3, #4]
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	68db      	ldr	r3, [r3, #12]
 80053e2:	f000 faaf 	bl	8005944 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	689b      	ldr	r3, [r3, #8]
 80053ec:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80053f4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	68fa      	ldr	r2, [r7, #12]
 80053fc:	609a      	str	r2, [r3, #8]
      break;
 80053fe:	e04e      	b.n	800549e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6818      	ldr	r0, [r3, #0]
 8005404:	683b      	ldr	r3, [r7, #0]
 8005406:	6899      	ldr	r1, [r3, #8]
 8005408:	683b      	ldr	r3, [r7, #0]
 800540a:	685a      	ldr	r2, [r3, #4]
 800540c:	683b      	ldr	r3, [r7, #0]
 800540e:	68db      	ldr	r3, [r3, #12]
 8005410:	f000 fa98 	bl	8005944 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	689a      	ldr	r2, [r3, #8]
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005422:	609a      	str	r2, [r3, #8]
      break;
 8005424:	e03b      	b.n	800549e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6818      	ldr	r0, [r3, #0]
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	6859      	ldr	r1, [r3, #4]
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	68db      	ldr	r3, [r3, #12]
 8005432:	461a      	mov	r2, r3
 8005434:	f000 f95c 	bl	80056f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	2150      	movs	r1, #80	; 0x50
 800543e:	4618      	mov	r0, r3
 8005440:	f000 fa66 	bl	8005910 <TIM_ITRx_SetConfig>
      break;
 8005444:	e02b      	b.n	800549e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6818      	ldr	r0, [r3, #0]
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	6859      	ldr	r1, [r3, #4]
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	68db      	ldr	r3, [r3, #12]
 8005452:	461a      	mov	r2, r3
 8005454:	f000 f9b6 	bl	80057c4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	2160      	movs	r1, #96	; 0x60
 800545e:	4618      	mov	r0, r3
 8005460:	f000 fa56 	bl	8005910 <TIM_ITRx_SetConfig>
      break;
 8005464:	e01b      	b.n	800549e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6818      	ldr	r0, [r3, #0]
 800546a:	683b      	ldr	r3, [r7, #0]
 800546c:	6859      	ldr	r1, [r3, #4]
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	68db      	ldr	r3, [r3, #12]
 8005472:	461a      	mov	r2, r3
 8005474:	f000 f93c 	bl	80056f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	2140      	movs	r1, #64	; 0x40
 800547e:	4618      	mov	r0, r3
 8005480:	f000 fa46 	bl	8005910 <TIM_ITRx_SetConfig>
      break;
 8005484:	e00b      	b.n	800549e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681a      	ldr	r2, [r3, #0]
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	4619      	mov	r1, r3
 8005490:	4610      	mov	r0, r2
 8005492:	f000 fa3d 	bl	8005910 <TIM_ITRx_SetConfig>
        break;
 8005496:	e002      	b.n	800549e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005498:	bf00      	nop
 800549a:	e000      	b.n	800549e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800549c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	2201      	movs	r2, #1
 80054a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	2200      	movs	r2, #0
 80054aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80054ae:	2300      	movs	r3, #0
}
 80054b0:	4618      	mov	r0, r3
 80054b2:	3710      	adds	r7, #16
 80054b4:	46bd      	mov	sp, r7
 80054b6:	bd80      	pop	{r7, pc}

080054b8 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80054b8:	b480      	push	{r7}
 80054ba:	b085      	sub	sp, #20
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
 80054c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80054c2:	2300      	movs	r3, #0
 80054c4:	60fb      	str	r3, [r7, #12]
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	2b0c      	cmp	r3, #12
 80054ca:	d831      	bhi.n	8005530 <HAL_TIM_ReadCapturedValue+0x78>
 80054cc:	a201      	add	r2, pc, #4	; (adr r2, 80054d4 <HAL_TIM_ReadCapturedValue+0x1c>)
 80054ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054d2:	bf00      	nop
 80054d4:	08005509 	.word	0x08005509
 80054d8:	08005531 	.word	0x08005531
 80054dc:	08005531 	.word	0x08005531
 80054e0:	08005531 	.word	0x08005531
 80054e4:	08005513 	.word	0x08005513
 80054e8:	08005531 	.word	0x08005531
 80054ec:	08005531 	.word	0x08005531
 80054f0:	08005531 	.word	0x08005531
 80054f4:	0800551d 	.word	0x0800551d
 80054f8:	08005531 	.word	0x08005531
 80054fc:	08005531 	.word	0x08005531
 8005500:	08005531 	.word	0x08005531
 8005504:	08005527 	.word	0x08005527
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800550e:	60fb      	str	r3, [r7, #12]

      break;
 8005510:	e00f      	b.n	8005532 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005518:	60fb      	str	r3, [r7, #12]

      break;
 800551a:	e00a      	b.n	8005532 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005522:	60fb      	str	r3, [r7, #12]

      break;
 8005524:	e005      	b.n	8005532 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800552c:	60fb      	str	r3, [r7, #12]

      break;
 800552e:	e000      	b.n	8005532 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8005530:	bf00      	nop
  }

  return tmpreg;
 8005532:	68fb      	ldr	r3, [r7, #12]
}
 8005534:	4618      	mov	r0, r3
 8005536:	3714      	adds	r7, #20
 8005538:	46bd      	mov	sp, r7
 800553a:	bc80      	pop	{r7}
 800553c:	4770      	bx	lr
 800553e:	bf00      	nop

08005540 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005540:	b480      	push	{r7}
 8005542:	b083      	sub	sp, #12
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005548:	bf00      	nop
 800554a:	370c      	adds	r7, #12
 800554c:	46bd      	mov	sp, r7
 800554e:	bc80      	pop	{r7}
 8005550:	4770      	bx	lr

08005552 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005552:	b480      	push	{r7}
 8005554:	b083      	sub	sp, #12
 8005556:	af00      	add	r7, sp, #0
 8005558:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800555a:	bf00      	nop
 800555c:	370c      	adds	r7, #12
 800555e:	46bd      	mov	sp, r7
 8005560:	bc80      	pop	{r7}
 8005562:	4770      	bx	lr

08005564 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005564:	b480      	push	{r7}
 8005566:	b083      	sub	sp, #12
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800556c:	bf00      	nop
 800556e:	370c      	adds	r7, #12
 8005570:	46bd      	mov	sp, r7
 8005572:	bc80      	pop	{r7}
 8005574:	4770      	bx	lr
	...

08005578 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005578:	b480      	push	{r7}
 800557a:	b085      	sub	sp, #20
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
 8005580:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	4a29      	ldr	r2, [pc, #164]	; (8005630 <TIM_Base_SetConfig+0xb8>)
 800558c:	4293      	cmp	r3, r2
 800558e:	d00b      	beq.n	80055a8 <TIM_Base_SetConfig+0x30>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005596:	d007      	beq.n	80055a8 <TIM_Base_SetConfig+0x30>
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	4a26      	ldr	r2, [pc, #152]	; (8005634 <TIM_Base_SetConfig+0xbc>)
 800559c:	4293      	cmp	r3, r2
 800559e:	d003      	beq.n	80055a8 <TIM_Base_SetConfig+0x30>
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	4a25      	ldr	r2, [pc, #148]	; (8005638 <TIM_Base_SetConfig+0xc0>)
 80055a4:	4293      	cmp	r3, r2
 80055a6:	d108      	bne.n	80055ba <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80055b0:	683b      	ldr	r3, [r7, #0]
 80055b2:	685b      	ldr	r3, [r3, #4]
 80055b4:	68fa      	ldr	r2, [r7, #12]
 80055b6:	4313      	orrs	r3, r2
 80055b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	4a1c      	ldr	r2, [pc, #112]	; (8005630 <TIM_Base_SetConfig+0xb8>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d00b      	beq.n	80055da <TIM_Base_SetConfig+0x62>
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80055c8:	d007      	beq.n	80055da <TIM_Base_SetConfig+0x62>
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	4a19      	ldr	r2, [pc, #100]	; (8005634 <TIM_Base_SetConfig+0xbc>)
 80055ce:	4293      	cmp	r3, r2
 80055d0:	d003      	beq.n	80055da <TIM_Base_SetConfig+0x62>
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	4a18      	ldr	r2, [pc, #96]	; (8005638 <TIM_Base_SetConfig+0xc0>)
 80055d6:	4293      	cmp	r3, r2
 80055d8:	d108      	bne.n	80055ec <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	68db      	ldr	r3, [r3, #12]
 80055e6:	68fa      	ldr	r2, [r7, #12]
 80055e8:	4313      	orrs	r3, r2
 80055ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80055f2:	683b      	ldr	r3, [r7, #0]
 80055f4:	695b      	ldr	r3, [r3, #20]
 80055f6:	4313      	orrs	r3, r2
 80055f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	68fa      	ldr	r2, [r7, #12]
 80055fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005600:	683b      	ldr	r3, [r7, #0]
 8005602:	689a      	ldr	r2, [r3, #8]
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005608:	683b      	ldr	r3, [r7, #0]
 800560a:	681a      	ldr	r2, [r3, #0]
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	4a07      	ldr	r2, [pc, #28]	; (8005630 <TIM_Base_SetConfig+0xb8>)
 8005614:	4293      	cmp	r3, r2
 8005616:	d103      	bne.n	8005620 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	691a      	ldr	r2, [r3, #16]
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2201      	movs	r2, #1
 8005624:	615a      	str	r2, [r3, #20]
}
 8005626:	bf00      	nop
 8005628:	3714      	adds	r7, #20
 800562a:	46bd      	mov	sp, r7
 800562c:	bc80      	pop	{r7}
 800562e:	4770      	bx	lr
 8005630:	40012c00 	.word	0x40012c00
 8005634:	40000400 	.word	0x40000400
 8005638:	40000800 	.word	0x40000800

0800563c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800563c:	b480      	push	{r7}
 800563e:	b087      	sub	sp, #28
 8005640:	af00      	add	r7, sp, #0
 8005642:	60f8      	str	r0, [r7, #12]
 8005644:	60b9      	str	r1, [r7, #8]
 8005646:	607a      	str	r2, [r7, #4]
 8005648:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	6a1b      	ldr	r3, [r3, #32]
 800564e:	f023 0201 	bic.w	r2, r3, #1
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	699b      	ldr	r3, [r3, #24]
 800565a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	6a1b      	ldr	r3, [r3, #32]
 8005660:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	4a1f      	ldr	r2, [pc, #124]	; (80056e4 <TIM_TI1_SetConfig+0xa8>)
 8005666:	4293      	cmp	r3, r2
 8005668:	d00b      	beq.n	8005682 <TIM_TI1_SetConfig+0x46>
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005670:	d007      	beq.n	8005682 <TIM_TI1_SetConfig+0x46>
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	4a1c      	ldr	r2, [pc, #112]	; (80056e8 <TIM_TI1_SetConfig+0xac>)
 8005676:	4293      	cmp	r3, r2
 8005678:	d003      	beq.n	8005682 <TIM_TI1_SetConfig+0x46>
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	4a1b      	ldr	r2, [pc, #108]	; (80056ec <TIM_TI1_SetConfig+0xb0>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d101      	bne.n	8005686 <TIM_TI1_SetConfig+0x4a>
 8005682:	2301      	movs	r3, #1
 8005684:	e000      	b.n	8005688 <TIM_TI1_SetConfig+0x4c>
 8005686:	2300      	movs	r3, #0
 8005688:	2b00      	cmp	r3, #0
 800568a:	d008      	beq.n	800569e <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800568c:	697b      	ldr	r3, [r7, #20]
 800568e:	f023 0303 	bic.w	r3, r3, #3
 8005692:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005694:	697a      	ldr	r2, [r7, #20]
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	4313      	orrs	r3, r2
 800569a:	617b      	str	r3, [r7, #20]
 800569c:	e003      	b.n	80056a6 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800569e:	697b      	ldr	r3, [r7, #20]
 80056a0:	f043 0301 	orr.w	r3, r3, #1
 80056a4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80056a6:	697b      	ldr	r3, [r7, #20]
 80056a8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80056ac:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	011b      	lsls	r3, r3, #4
 80056b2:	b2db      	uxtb	r3, r3
 80056b4:	697a      	ldr	r2, [r7, #20]
 80056b6:	4313      	orrs	r3, r2
 80056b8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80056ba:	693b      	ldr	r3, [r7, #16]
 80056bc:	f023 030a 	bic.w	r3, r3, #10
 80056c0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80056c2:	68bb      	ldr	r3, [r7, #8]
 80056c4:	f003 030a 	and.w	r3, r3, #10
 80056c8:	693a      	ldr	r2, [r7, #16]
 80056ca:	4313      	orrs	r3, r2
 80056cc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	697a      	ldr	r2, [r7, #20]
 80056d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	693a      	ldr	r2, [r7, #16]
 80056d8:	621a      	str	r2, [r3, #32]
}
 80056da:	bf00      	nop
 80056dc:	371c      	adds	r7, #28
 80056de:	46bd      	mov	sp, r7
 80056e0:	bc80      	pop	{r7}
 80056e2:	4770      	bx	lr
 80056e4:	40012c00 	.word	0x40012c00
 80056e8:	40000400 	.word	0x40000400
 80056ec:	40000800 	.word	0x40000800

080056f0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80056f0:	b480      	push	{r7}
 80056f2:	b087      	sub	sp, #28
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	60f8      	str	r0, [r7, #12]
 80056f8:	60b9      	str	r1, [r7, #8]
 80056fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	6a1b      	ldr	r3, [r3, #32]
 8005700:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	6a1b      	ldr	r3, [r3, #32]
 8005706:	f023 0201 	bic.w	r2, r3, #1
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	699b      	ldr	r3, [r3, #24]
 8005712:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005714:	693b      	ldr	r3, [r7, #16]
 8005716:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800571a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	011b      	lsls	r3, r3, #4
 8005720:	693a      	ldr	r2, [r7, #16]
 8005722:	4313      	orrs	r3, r2
 8005724:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005726:	697b      	ldr	r3, [r7, #20]
 8005728:	f023 030a 	bic.w	r3, r3, #10
 800572c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800572e:	697a      	ldr	r2, [r7, #20]
 8005730:	68bb      	ldr	r3, [r7, #8]
 8005732:	4313      	orrs	r3, r2
 8005734:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	693a      	ldr	r2, [r7, #16]
 800573a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	697a      	ldr	r2, [r7, #20]
 8005740:	621a      	str	r2, [r3, #32]
}
 8005742:	bf00      	nop
 8005744:	371c      	adds	r7, #28
 8005746:	46bd      	mov	sp, r7
 8005748:	bc80      	pop	{r7}
 800574a:	4770      	bx	lr

0800574c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800574c:	b480      	push	{r7}
 800574e:	b087      	sub	sp, #28
 8005750:	af00      	add	r7, sp, #0
 8005752:	60f8      	str	r0, [r7, #12]
 8005754:	60b9      	str	r1, [r7, #8]
 8005756:	607a      	str	r2, [r7, #4]
 8005758:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	6a1b      	ldr	r3, [r3, #32]
 800575e:	f023 0210 	bic.w	r2, r3, #16
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	699b      	ldr	r3, [r3, #24]
 800576a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	6a1b      	ldr	r3, [r3, #32]
 8005770:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005772:	697b      	ldr	r3, [r7, #20]
 8005774:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005778:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	021b      	lsls	r3, r3, #8
 800577e:	697a      	ldr	r2, [r7, #20]
 8005780:	4313      	orrs	r3, r2
 8005782:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005784:	697b      	ldr	r3, [r7, #20]
 8005786:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800578a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	031b      	lsls	r3, r3, #12
 8005790:	b29b      	uxth	r3, r3
 8005792:	697a      	ldr	r2, [r7, #20]
 8005794:	4313      	orrs	r3, r2
 8005796:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005798:	693b      	ldr	r3, [r7, #16]
 800579a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800579e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80057a0:	68bb      	ldr	r3, [r7, #8]
 80057a2:	011b      	lsls	r3, r3, #4
 80057a4:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80057a8:	693a      	ldr	r2, [r7, #16]
 80057aa:	4313      	orrs	r3, r2
 80057ac:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	697a      	ldr	r2, [r7, #20]
 80057b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	693a      	ldr	r2, [r7, #16]
 80057b8:	621a      	str	r2, [r3, #32]
}
 80057ba:	bf00      	nop
 80057bc:	371c      	adds	r7, #28
 80057be:	46bd      	mov	sp, r7
 80057c0:	bc80      	pop	{r7}
 80057c2:	4770      	bx	lr

080057c4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80057c4:	b480      	push	{r7}
 80057c6:	b087      	sub	sp, #28
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	60f8      	str	r0, [r7, #12]
 80057cc:	60b9      	str	r1, [r7, #8]
 80057ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	6a1b      	ldr	r3, [r3, #32]
 80057d4:	f023 0210 	bic.w	r2, r3, #16
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	699b      	ldr	r3, [r3, #24]
 80057e0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	6a1b      	ldr	r3, [r3, #32]
 80057e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80057e8:	697b      	ldr	r3, [r7, #20]
 80057ea:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80057ee:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	031b      	lsls	r3, r3, #12
 80057f4:	697a      	ldr	r2, [r7, #20]
 80057f6:	4313      	orrs	r3, r2
 80057f8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80057fa:	693b      	ldr	r3, [r7, #16]
 80057fc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005800:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005802:	68bb      	ldr	r3, [r7, #8]
 8005804:	011b      	lsls	r3, r3, #4
 8005806:	693a      	ldr	r2, [r7, #16]
 8005808:	4313      	orrs	r3, r2
 800580a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	697a      	ldr	r2, [r7, #20]
 8005810:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	693a      	ldr	r2, [r7, #16]
 8005816:	621a      	str	r2, [r3, #32]
}
 8005818:	bf00      	nop
 800581a:	371c      	adds	r7, #28
 800581c:	46bd      	mov	sp, r7
 800581e:	bc80      	pop	{r7}
 8005820:	4770      	bx	lr

08005822 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005822:	b480      	push	{r7}
 8005824:	b087      	sub	sp, #28
 8005826:	af00      	add	r7, sp, #0
 8005828:	60f8      	str	r0, [r7, #12]
 800582a:	60b9      	str	r1, [r7, #8]
 800582c:	607a      	str	r2, [r7, #4]
 800582e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	6a1b      	ldr	r3, [r3, #32]
 8005834:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	69db      	ldr	r3, [r3, #28]
 8005840:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	6a1b      	ldr	r3, [r3, #32]
 8005846:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005848:	697b      	ldr	r3, [r7, #20]
 800584a:	f023 0303 	bic.w	r3, r3, #3
 800584e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8005850:	697a      	ldr	r2, [r7, #20]
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	4313      	orrs	r3, r2
 8005856:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005858:	697b      	ldr	r3, [r7, #20]
 800585a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800585e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005860:	683b      	ldr	r3, [r7, #0]
 8005862:	011b      	lsls	r3, r3, #4
 8005864:	b2db      	uxtb	r3, r3
 8005866:	697a      	ldr	r2, [r7, #20]
 8005868:	4313      	orrs	r3, r2
 800586a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 800586c:	693b      	ldr	r3, [r7, #16]
 800586e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005872:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8005874:	68bb      	ldr	r3, [r7, #8]
 8005876:	021b      	lsls	r3, r3, #8
 8005878:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800587c:	693a      	ldr	r2, [r7, #16]
 800587e:	4313      	orrs	r3, r2
 8005880:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	697a      	ldr	r2, [r7, #20]
 8005886:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	693a      	ldr	r2, [r7, #16]
 800588c:	621a      	str	r2, [r3, #32]
}
 800588e:	bf00      	nop
 8005890:	371c      	adds	r7, #28
 8005892:	46bd      	mov	sp, r7
 8005894:	bc80      	pop	{r7}
 8005896:	4770      	bx	lr

08005898 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005898:	b480      	push	{r7}
 800589a:	b087      	sub	sp, #28
 800589c:	af00      	add	r7, sp, #0
 800589e:	60f8      	str	r0, [r7, #12]
 80058a0:	60b9      	str	r1, [r7, #8]
 80058a2:	607a      	str	r2, [r7, #4]
 80058a4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	6a1b      	ldr	r3, [r3, #32]
 80058aa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	69db      	ldr	r3, [r3, #28]
 80058b6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	6a1b      	ldr	r3, [r3, #32]
 80058bc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80058be:	697b      	ldr	r3, [r7, #20]
 80058c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058c4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	021b      	lsls	r3, r3, #8
 80058ca:	697a      	ldr	r2, [r7, #20]
 80058cc:	4313      	orrs	r3, r2
 80058ce:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80058d0:	697b      	ldr	r3, [r7, #20]
 80058d2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80058d6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	031b      	lsls	r3, r3, #12
 80058dc:	b29b      	uxth	r3, r3
 80058de:	697a      	ldr	r2, [r7, #20]
 80058e0:	4313      	orrs	r3, r2
 80058e2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 80058e4:	693b      	ldr	r3, [r7, #16]
 80058e6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80058ea:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 80058ec:	68bb      	ldr	r3, [r7, #8]
 80058ee:	031b      	lsls	r3, r3, #12
 80058f0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80058f4:	693a      	ldr	r2, [r7, #16]
 80058f6:	4313      	orrs	r3, r2
 80058f8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	697a      	ldr	r2, [r7, #20]
 80058fe:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	693a      	ldr	r2, [r7, #16]
 8005904:	621a      	str	r2, [r3, #32]
}
 8005906:	bf00      	nop
 8005908:	371c      	adds	r7, #28
 800590a:	46bd      	mov	sp, r7
 800590c:	bc80      	pop	{r7}
 800590e:	4770      	bx	lr

08005910 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005910:	b480      	push	{r7}
 8005912:	b085      	sub	sp, #20
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
 8005918:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	689b      	ldr	r3, [r3, #8]
 800591e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005926:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005928:	683a      	ldr	r2, [r7, #0]
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	4313      	orrs	r3, r2
 800592e:	f043 0307 	orr.w	r3, r3, #7
 8005932:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	68fa      	ldr	r2, [r7, #12]
 8005938:	609a      	str	r2, [r3, #8]
}
 800593a:	bf00      	nop
 800593c:	3714      	adds	r7, #20
 800593e:	46bd      	mov	sp, r7
 8005940:	bc80      	pop	{r7}
 8005942:	4770      	bx	lr

08005944 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005944:	b480      	push	{r7}
 8005946:	b087      	sub	sp, #28
 8005948:	af00      	add	r7, sp, #0
 800594a:	60f8      	str	r0, [r7, #12]
 800594c:	60b9      	str	r1, [r7, #8]
 800594e:	607a      	str	r2, [r7, #4]
 8005950:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	689b      	ldr	r3, [r3, #8]
 8005956:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005958:	697b      	ldr	r3, [r7, #20]
 800595a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800595e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	021a      	lsls	r2, r3, #8
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	431a      	orrs	r2, r3
 8005968:	68bb      	ldr	r3, [r7, #8]
 800596a:	4313      	orrs	r3, r2
 800596c:	697a      	ldr	r2, [r7, #20]
 800596e:	4313      	orrs	r3, r2
 8005970:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	697a      	ldr	r2, [r7, #20]
 8005976:	609a      	str	r2, [r3, #8]
}
 8005978:	bf00      	nop
 800597a:	371c      	adds	r7, #28
 800597c:	46bd      	mov	sp, r7
 800597e:	bc80      	pop	{r7}
 8005980:	4770      	bx	lr

08005982 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005982:	b480      	push	{r7}
 8005984:	b087      	sub	sp, #28
 8005986:	af00      	add	r7, sp, #0
 8005988:	60f8      	str	r0, [r7, #12]
 800598a:	60b9      	str	r1, [r7, #8]
 800598c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800598e:	68bb      	ldr	r3, [r7, #8]
 8005990:	f003 031f 	and.w	r3, r3, #31
 8005994:	2201      	movs	r2, #1
 8005996:	fa02 f303 	lsl.w	r3, r2, r3
 800599a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	6a1a      	ldr	r2, [r3, #32]
 80059a0:	697b      	ldr	r3, [r7, #20]
 80059a2:	43db      	mvns	r3, r3
 80059a4:	401a      	ands	r2, r3
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	6a1a      	ldr	r2, [r3, #32]
 80059ae:	68bb      	ldr	r3, [r7, #8]
 80059b0:	f003 031f 	and.w	r3, r3, #31
 80059b4:	6879      	ldr	r1, [r7, #4]
 80059b6:	fa01 f303 	lsl.w	r3, r1, r3
 80059ba:	431a      	orrs	r2, r3
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	621a      	str	r2, [r3, #32]
}
 80059c0:	bf00      	nop
 80059c2:	371c      	adds	r7, #28
 80059c4:	46bd      	mov	sp, r7
 80059c6:	bc80      	pop	{r7}
 80059c8:	4770      	bx	lr
	...

080059cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80059cc:	b480      	push	{r7}
 80059ce:	b085      	sub	sp, #20
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
 80059d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80059dc:	2b01      	cmp	r3, #1
 80059de:	d101      	bne.n	80059e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80059e0:	2302      	movs	r3, #2
 80059e2:	e046      	b.n	8005a72 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2201      	movs	r2, #1
 80059e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2202      	movs	r2, #2
 80059f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	685b      	ldr	r3, [r3, #4]
 80059fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	689b      	ldr	r3, [r3, #8]
 8005a02:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a0a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	68fa      	ldr	r2, [r7, #12]
 8005a12:	4313      	orrs	r3, r2
 8005a14:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	68fa      	ldr	r2, [r7, #12]
 8005a1c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	4a16      	ldr	r2, [pc, #88]	; (8005a7c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005a24:	4293      	cmp	r3, r2
 8005a26:	d00e      	beq.n	8005a46 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a30:	d009      	beq.n	8005a46 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	4a12      	ldr	r2, [pc, #72]	; (8005a80 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d004      	beq.n	8005a46 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	4a10      	ldr	r2, [pc, #64]	; (8005a84 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d10c      	bne.n	8005a60 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005a46:	68bb      	ldr	r3, [r7, #8]
 8005a48:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005a4c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005a4e:	683b      	ldr	r3, [r7, #0]
 8005a50:	685b      	ldr	r3, [r3, #4]
 8005a52:	68ba      	ldr	r2, [r7, #8]
 8005a54:	4313      	orrs	r3, r2
 8005a56:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	68ba      	ldr	r2, [r7, #8]
 8005a5e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2201      	movs	r2, #1
 8005a64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005a70:	2300      	movs	r3, #0
}
 8005a72:	4618      	mov	r0, r3
 8005a74:	3714      	adds	r7, #20
 8005a76:	46bd      	mov	sp, r7
 8005a78:	bc80      	pop	{r7}
 8005a7a:	4770      	bx	lr
 8005a7c:	40012c00 	.word	0x40012c00
 8005a80:	40000400 	.word	0x40000400
 8005a84:	40000800 	.word	0x40000800

08005a88 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005a88:	b480      	push	{r7}
 8005a8a:	b083      	sub	sp, #12
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005a90:	bf00      	nop
 8005a92:	370c      	adds	r7, #12
 8005a94:	46bd      	mov	sp, r7
 8005a96:	bc80      	pop	{r7}
 8005a98:	4770      	bx	lr

08005a9a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005a9a:	b480      	push	{r7}
 8005a9c:	b083      	sub	sp, #12
 8005a9e:	af00      	add	r7, sp, #0
 8005aa0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005aa2:	bf00      	nop
 8005aa4:	370c      	adds	r7, #12
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	bc80      	pop	{r7}
 8005aaa:	4770      	bx	lr

08005aac <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005aac:	b580      	push	{r7, lr}
 8005aae:	b082      	sub	sp, #8
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d101      	bne.n	8005abe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005aba:	2301      	movs	r3, #1
 8005abc:	e03f      	b.n	8005b3e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005ac4:	b2db      	uxtb	r3, r3
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d106      	bne.n	8005ad8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	2200      	movs	r2, #0
 8005ace:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005ad2:	6878      	ldr	r0, [r7, #4]
 8005ad4:	f7fc ffcc 	bl	8002a70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2224      	movs	r2, #36	; 0x24
 8005adc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	68da      	ldr	r2, [r3, #12]
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005aee:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005af0:	6878      	ldr	r0, [r7, #4]
 8005af2:	f000 f905 	bl	8005d00 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	691a      	ldr	r2, [r3, #16]
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005b04:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	695a      	ldr	r2, [r3, #20]
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005b14:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	68da      	ldr	r2, [r3, #12]
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005b24:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	2200      	movs	r2, #0
 8005b2a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2220      	movs	r2, #32
 8005b30:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2220      	movs	r2, #32
 8005b38:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8005b3c:	2300      	movs	r3, #0
}
 8005b3e:	4618      	mov	r0, r3
 8005b40:	3708      	adds	r7, #8
 8005b42:	46bd      	mov	sp, r7
 8005b44:	bd80      	pop	{r7, pc}

08005b46 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b46:	b580      	push	{r7, lr}
 8005b48:	b08a      	sub	sp, #40	; 0x28
 8005b4a:	af02      	add	r7, sp, #8
 8005b4c:	60f8      	str	r0, [r7, #12]
 8005b4e:	60b9      	str	r1, [r7, #8]
 8005b50:	603b      	str	r3, [r7, #0]
 8005b52:	4613      	mov	r3, r2
 8005b54:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005b56:	2300      	movs	r3, #0
 8005b58:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005b60:	b2db      	uxtb	r3, r3
 8005b62:	2b20      	cmp	r3, #32
 8005b64:	d17c      	bne.n	8005c60 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b66:	68bb      	ldr	r3, [r7, #8]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d002      	beq.n	8005b72 <HAL_UART_Transmit+0x2c>
 8005b6c:	88fb      	ldrh	r3, [r7, #6]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d101      	bne.n	8005b76 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005b72:	2301      	movs	r3, #1
 8005b74:	e075      	b.n	8005c62 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005b7c:	2b01      	cmp	r3, #1
 8005b7e:	d101      	bne.n	8005b84 <HAL_UART_Transmit+0x3e>
 8005b80:	2302      	movs	r3, #2
 8005b82:	e06e      	b.n	8005c62 <HAL_UART_Transmit+0x11c>
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	2201      	movs	r2, #1
 8005b88:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	2221      	movs	r2, #33	; 0x21
 8005b96:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8005b9a:	f7fd f86f 	bl	8002c7c <HAL_GetTick>
 8005b9e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	88fa      	ldrh	r2, [r7, #6]
 8005ba4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	88fa      	ldrh	r2, [r7, #6]
 8005baa:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	689b      	ldr	r3, [r3, #8]
 8005bb0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005bb4:	d108      	bne.n	8005bc8 <HAL_UART_Transmit+0x82>
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	691b      	ldr	r3, [r3, #16]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d104      	bne.n	8005bc8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005bc2:	68bb      	ldr	r3, [r7, #8]
 8005bc4:	61bb      	str	r3, [r7, #24]
 8005bc6:	e003      	b.n	8005bd0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005bc8:	68bb      	ldr	r3, [r7, #8]
 8005bca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005bcc:	2300      	movs	r3, #0
 8005bce:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8005bd8:	e02a      	b.n	8005c30 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	9300      	str	r3, [sp, #0]
 8005bde:	697b      	ldr	r3, [r7, #20]
 8005be0:	2200      	movs	r2, #0
 8005be2:	2180      	movs	r1, #128	; 0x80
 8005be4:	68f8      	ldr	r0, [r7, #12]
 8005be6:	f000 f840 	bl	8005c6a <UART_WaitOnFlagUntilTimeout>
 8005bea:	4603      	mov	r3, r0
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d001      	beq.n	8005bf4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005bf0:	2303      	movs	r3, #3
 8005bf2:	e036      	b.n	8005c62 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005bf4:	69fb      	ldr	r3, [r7, #28]
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d10b      	bne.n	8005c12 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005bfa:	69bb      	ldr	r3, [r7, #24]
 8005bfc:	881b      	ldrh	r3, [r3, #0]
 8005bfe:	461a      	mov	r2, r3
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005c08:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005c0a:	69bb      	ldr	r3, [r7, #24]
 8005c0c:	3302      	adds	r3, #2
 8005c0e:	61bb      	str	r3, [r7, #24]
 8005c10:	e007      	b.n	8005c22 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005c12:	69fb      	ldr	r3, [r7, #28]
 8005c14:	781a      	ldrb	r2, [r3, #0]
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005c1c:	69fb      	ldr	r3, [r7, #28]
 8005c1e:	3301      	adds	r3, #1
 8005c20:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005c26:	b29b      	uxth	r3, r3
 8005c28:	3b01      	subs	r3, #1
 8005c2a:	b29a      	uxth	r2, r3
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005c34:	b29b      	uxth	r3, r3
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d1cf      	bne.n	8005bda <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	9300      	str	r3, [sp, #0]
 8005c3e:	697b      	ldr	r3, [r7, #20]
 8005c40:	2200      	movs	r2, #0
 8005c42:	2140      	movs	r1, #64	; 0x40
 8005c44:	68f8      	ldr	r0, [r7, #12]
 8005c46:	f000 f810 	bl	8005c6a <UART_WaitOnFlagUntilTimeout>
 8005c4a:	4603      	mov	r3, r0
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d001      	beq.n	8005c54 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005c50:	2303      	movs	r3, #3
 8005c52:	e006      	b.n	8005c62 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	2220      	movs	r2, #32
 8005c58:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8005c5c:	2300      	movs	r3, #0
 8005c5e:	e000      	b.n	8005c62 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005c60:	2302      	movs	r3, #2
  }
}
 8005c62:	4618      	mov	r0, r3
 8005c64:	3720      	adds	r7, #32
 8005c66:	46bd      	mov	sp, r7
 8005c68:	bd80      	pop	{r7, pc}

08005c6a <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005c6a:	b580      	push	{r7, lr}
 8005c6c:	b084      	sub	sp, #16
 8005c6e:	af00      	add	r7, sp, #0
 8005c70:	60f8      	str	r0, [r7, #12]
 8005c72:	60b9      	str	r1, [r7, #8]
 8005c74:	603b      	str	r3, [r7, #0]
 8005c76:	4613      	mov	r3, r2
 8005c78:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c7a:	e02c      	b.n	8005cd6 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c7c:	69bb      	ldr	r3, [r7, #24]
 8005c7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c82:	d028      	beq.n	8005cd6 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005c84:	69bb      	ldr	r3, [r7, #24]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d007      	beq.n	8005c9a <UART_WaitOnFlagUntilTimeout+0x30>
 8005c8a:	f7fc fff7 	bl	8002c7c <HAL_GetTick>
 8005c8e:	4602      	mov	r2, r0
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	1ad3      	subs	r3, r2, r3
 8005c94:	69ba      	ldr	r2, [r7, #24]
 8005c96:	429a      	cmp	r2, r3
 8005c98:	d21d      	bcs.n	8005cd6 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	68da      	ldr	r2, [r3, #12]
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005ca8:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	695a      	ldr	r2, [r3, #20]
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f022 0201 	bic.w	r2, r2, #1
 8005cb8:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	2220      	movs	r2, #32
 8005cbe:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	2220      	movs	r2, #32
 8005cc6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	2200      	movs	r2, #0
 8005cce:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8005cd2:	2303      	movs	r3, #3
 8005cd4:	e00f      	b.n	8005cf6 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	681a      	ldr	r2, [r3, #0]
 8005cdc:	68bb      	ldr	r3, [r7, #8]
 8005cde:	4013      	ands	r3, r2
 8005ce0:	68ba      	ldr	r2, [r7, #8]
 8005ce2:	429a      	cmp	r2, r3
 8005ce4:	bf0c      	ite	eq
 8005ce6:	2301      	moveq	r3, #1
 8005ce8:	2300      	movne	r3, #0
 8005cea:	b2db      	uxtb	r3, r3
 8005cec:	461a      	mov	r2, r3
 8005cee:	79fb      	ldrb	r3, [r7, #7]
 8005cf0:	429a      	cmp	r2, r3
 8005cf2:	d0c3      	beq.n	8005c7c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005cf4:	2300      	movs	r3, #0
}
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	3710      	adds	r7, #16
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	bd80      	pop	{r7, pc}
	...

08005d00 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005d00:	b580      	push	{r7, lr}
 8005d02:	b084      	sub	sp, #16
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	691b      	ldr	r3, [r3, #16]
 8005d0e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	68da      	ldr	r2, [r3, #12]
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	430a      	orrs	r2, r1
 8005d1c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	689a      	ldr	r2, [r3, #8]
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	691b      	ldr	r3, [r3, #16]
 8005d26:	431a      	orrs	r2, r3
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	695b      	ldr	r3, [r3, #20]
 8005d2c:	4313      	orrs	r3, r2
 8005d2e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	68db      	ldr	r3, [r3, #12]
 8005d36:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005d3a:	f023 030c 	bic.w	r3, r3, #12
 8005d3e:	687a      	ldr	r2, [r7, #4]
 8005d40:	6812      	ldr	r2, [r2, #0]
 8005d42:	68b9      	ldr	r1, [r7, #8]
 8005d44:	430b      	orrs	r3, r1
 8005d46:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	695b      	ldr	r3, [r3, #20]
 8005d4e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	699a      	ldr	r2, [r3, #24]
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	430a      	orrs	r2, r1
 8005d5c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	4a2c      	ldr	r2, [pc, #176]	; (8005e14 <UART_SetConfig+0x114>)
 8005d64:	4293      	cmp	r3, r2
 8005d66:	d103      	bne.n	8005d70 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005d68:	f7fd ff42 	bl	8003bf0 <HAL_RCC_GetPCLK2Freq>
 8005d6c:	60f8      	str	r0, [r7, #12]
 8005d6e:	e002      	b.n	8005d76 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005d70:	f7fd ff2a 	bl	8003bc8 <HAL_RCC_GetPCLK1Freq>
 8005d74:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005d76:	68fa      	ldr	r2, [r7, #12]
 8005d78:	4613      	mov	r3, r2
 8005d7a:	009b      	lsls	r3, r3, #2
 8005d7c:	4413      	add	r3, r2
 8005d7e:	009a      	lsls	r2, r3, #2
 8005d80:	441a      	add	r2, r3
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	685b      	ldr	r3, [r3, #4]
 8005d86:	009b      	lsls	r3, r3, #2
 8005d88:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d8c:	4a22      	ldr	r2, [pc, #136]	; (8005e18 <UART_SetConfig+0x118>)
 8005d8e:	fba2 2303 	umull	r2, r3, r2, r3
 8005d92:	095b      	lsrs	r3, r3, #5
 8005d94:	0119      	lsls	r1, r3, #4
 8005d96:	68fa      	ldr	r2, [r7, #12]
 8005d98:	4613      	mov	r3, r2
 8005d9a:	009b      	lsls	r3, r3, #2
 8005d9c:	4413      	add	r3, r2
 8005d9e:	009a      	lsls	r2, r3, #2
 8005da0:	441a      	add	r2, r3
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	685b      	ldr	r3, [r3, #4]
 8005da6:	009b      	lsls	r3, r3, #2
 8005da8:	fbb2 f2f3 	udiv	r2, r2, r3
 8005dac:	4b1a      	ldr	r3, [pc, #104]	; (8005e18 <UART_SetConfig+0x118>)
 8005dae:	fba3 0302 	umull	r0, r3, r3, r2
 8005db2:	095b      	lsrs	r3, r3, #5
 8005db4:	2064      	movs	r0, #100	; 0x64
 8005db6:	fb00 f303 	mul.w	r3, r0, r3
 8005dba:	1ad3      	subs	r3, r2, r3
 8005dbc:	011b      	lsls	r3, r3, #4
 8005dbe:	3332      	adds	r3, #50	; 0x32
 8005dc0:	4a15      	ldr	r2, [pc, #84]	; (8005e18 <UART_SetConfig+0x118>)
 8005dc2:	fba2 2303 	umull	r2, r3, r2, r3
 8005dc6:	095b      	lsrs	r3, r3, #5
 8005dc8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005dcc:	4419      	add	r1, r3
 8005dce:	68fa      	ldr	r2, [r7, #12]
 8005dd0:	4613      	mov	r3, r2
 8005dd2:	009b      	lsls	r3, r3, #2
 8005dd4:	4413      	add	r3, r2
 8005dd6:	009a      	lsls	r2, r3, #2
 8005dd8:	441a      	add	r2, r3
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	685b      	ldr	r3, [r3, #4]
 8005dde:	009b      	lsls	r3, r3, #2
 8005de0:	fbb2 f2f3 	udiv	r2, r2, r3
 8005de4:	4b0c      	ldr	r3, [pc, #48]	; (8005e18 <UART_SetConfig+0x118>)
 8005de6:	fba3 0302 	umull	r0, r3, r3, r2
 8005dea:	095b      	lsrs	r3, r3, #5
 8005dec:	2064      	movs	r0, #100	; 0x64
 8005dee:	fb00 f303 	mul.w	r3, r0, r3
 8005df2:	1ad3      	subs	r3, r2, r3
 8005df4:	011b      	lsls	r3, r3, #4
 8005df6:	3332      	adds	r3, #50	; 0x32
 8005df8:	4a07      	ldr	r2, [pc, #28]	; (8005e18 <UART_SetConfig+0x118>)
 8005dfa:	fba2 2303 	umull	r2, r3, r2, r3
 8005dfe:	095b      	lsrs	r3, r3, #5
 8005e00:	f003 020f 	and.w	r2, r3, #15
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	440a      	add	r2, r1
 8005e0a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005e0c:	bf00      	nop
 8005e0e:	3710      	adds	r7, #16
 8005e10:	46bd      	mov	sp, r7
 8005e12:	bd80      	pop	{r7, pc}
 8005e14:	40013800 	.word	0x40013800
 8005e18:	51eb851f 	.word	0x51eb851f

08005e1c <__errno>:
 8005e1c:	4b01      	ldr	r3, [pc, #4]	; (8005e24 <__errno+0x8>)
 8005e1e:	6818      	ldr	r0, [r3, #0]
 8005e20:	4770      	bx	lr
 8005e22:	bf00      	nop
 8005e24:	2000003c 	.word	0x2000003c

08005e28 <__libc_init_array>:
 8005e28:	b570      	push	{r4, r5, r6, lr}
 8005e2a:	2600      	movs	r6, #0
 8005e2c:	4d0c      	ldr	r5, [pc, #48]	; (8005e60 <__libc_init_array+0x38>)
 8005e2e:	4c0d      	ldr	r4, [pc, #52]	; (8005e64 <__libc_init_array+0x3c>)
 8005e30:	1b64      	subs	r4, r4, r5
 8005e32:	10a4      	asrs	r4, r4, #2
 8005e34:	42a6      	cmp	r6, r4
 8005e36:	d109      	bne.n	8005e4c <__libc_init_array+0x24>
 8005e38:	f000 fc5c 	bl	80066f4 <_init>
 8005e3c:	2600      	movs	r6, #0
 8005e3e:	4d0a      	ldr	r5, [pc, #40]	; (8005e68 <__libc_init_array+0x40>)
 8005e40:	4c0a      	ldr	r4, [pc, #40]	; (8005e6c <__libc_init_array+0x44>)
 8005e42:	1b64      	subs	r4, r4, r5
 8005e44:	10a4      	asrs	r4, r4, #2
 8005e46:	42a6      	cmp	r6, r4
 8005e48:	d105      	bne.n	8005e56 <__libc_init_array+0x2e>
 8005e4a:	bd70      	pop	{r4, r5, r6, pc}
 8005e4c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e50:	4798      	blx	r3
 8005e52:	3601      	adds	r6, #1
 8005e54:	e7ee      	b.n	8005e34 <__libc_init_array+0xc>
 8005e56:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e5a:	4798      	blx	r3
 8005e5c:	3601      	adds	r6, #1
 8005e5e:	e7f2      	b.n	8005e46 <__libc_init_array+0x1e>
 8005e60:	08006afc 	.word	0x08006afc
 8005e64:	08006afc 	.word	0x08006afc
 8005e68:	08006afc 	.word	0x08006afc
 8005e6c:	08006b00 	.word	0x08006b00

08005e70 <memset>:
 8005e70:	4603      	mov	r3, r0
 8005e72:	4402      	add	r2, r0
 8005e74:	4293      	cmp	r3, r2
 8005e76:	d100      	bne.n	8005e7a <memset+0xa>
 8005e78:	4770      	bx	lr
 8005e7a:	f803 1b01 	strb.w	r1, [r3], #1
 8005e7e:	e7f9      	b.n	8005e74 <memset+0x4>

08005e80 <siprintf>:
 8005e80:	b40e      	push	{r1, r2, r3}
 8005e82:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005e86:	b500      	push	{lr}
 8005e88:	b09c      	sub	sp, #112	; 0x70
 8005e8a:	ab1d      	add	r3, sp, #116	; 0x74
 8005e8c:	9002      	str	r0, [sp, #8]
 8005e8e:	9006      	str	r0, [sp, #24]
 8005e90:	9107      	str	r1, [sp, #28]
 8005e92:	9104      	str	r1, [sp, #16]
 8005e94:	4808      	ldr	r0, [pc, #32]	; (8005eb8 <siprintf+0x38>)
 8005e96:	4909      	ldr	r1, [pc, #36]	; (8005ebc <siprintf+0x3c>)
 8005e98:	f853 2b04 	ldr.w	r2, [r3], #4
 8005e9c:	9105      	str	r1, [sp, #20]
 8005e9e:	6800      	ldr	r0, [r0, #0]
 8005ea0:	a902      	add	r1, sp, #8
 8005ea2:	9301      	str	r3, [sp, #4]
 8005ea4:	f000 f868 	bl	8005f78 <_svfiprintf_r>
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	9b02      	ldr	r3, [sp, #8]
 8005eac:	701a      	strb	r2, [r3, #0]
 8005eae:	b01c      	add	sp, #112	; 0x70
 8005eb0:	f85d eb04 	ldr.w	lr, [sp], #4
 8005eb4:	b003      	add	sp, #12
 8005eb6:	4770      	bx	lr
 8005eb8:	2000003c 	.word	0x2000003c
 8005ebc:	ffff0208 	.word	0xffff0208

08005ec0 <__ssputs_r>:
 8005ec0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ec4:	688e      	ldr	r6, [r1, #8]
 8005ec6:	4682      	mov	sl, r0
 8005ec8:	429e      	cmp	r6, r3
 8005eca:	460c      	mov	r4, r1
 8005ecc:	4690      	mov	r8, r2
 8005ece:	461f      	mov	r7, r3
 8005ed0:	d838      	bhi.n	8005f44 <__ssputs_r+0x84>
 8005ed2:	898a      	ldrh	r2, [r1, #12]
 8005ed4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005ed8:	d032      	beq.n	8005f40 <__ssputs_r+0x80>
 8005eda:	6825      	ldr	r5, [r4, #0]
 8005edc:	6909      	ldr	r1, [r1, #16]
 8005ede:	3301      	adds	r3, #1
 8005ee0:	eba5 0901 	sub.w	r9, r5, r1
 8005ee4:	6965      	ldr	r5, [r4, #20]
 8005ee6:	444b      	add	r3, r9
 8005ee8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005eec:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005ef0:	106d      	asrs	r5, r5, #1
 8005ef2:	429d      	cmp	r5, r3
 8005ef4:	bf38      	it	cc
 8005ef6:	461d      	movcc	r5, r3
 8005ef8:	0553      	lsls	r3, r2, #21
 8005efa:	d531      	bpl.n	8005f60 <__ssputs_r+0xa0>
 8005efc:	4629      	mov	r1, r5
 8005efe:	f000 fb53 	bl	80065a8 <_malloc_r>
 8005f02:	4606      	mov	r6, r0
 8005f04:	b950      	cbnz	r0, 8005f1c <__ssputs_r+0x5c>
 8005f06:	230c      	movs	r3, #12
 8005f08:	f04f 30ff 	mov.w	r0, #4294967295
 8005f0c:	f8ca 3000 	str.w	r3, [sl]
 8005f10:	89a3      	ldrh	r3, [r4, #12]
 8005f12:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005f16:	81a3      	strh	r3, [r4, #12]
 8005f18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f1c:	464a      	mov	r2, r9
 8005f1e:	6921      	ldr	r1, [r4, #16]
 8005f20:	f000 face 	bl	80064c0 <memcpy>
 8005f24:	89a3      	ldrh	r3, [r4, #12]
 8005f26:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005f2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005f2e:	81a3      	strh	r3, [r4, #12]
 8005f30:	6126      	str	r6, [r4, #16]
 8005f32:	444e      	add	r6, r9
 8005f34:	6026      	str	r6, [r4, #0]
 8005f36:	463e      	mov	r6, r7
 8005f38:	6165      	str	r5, [r4, #20]
 8005f3a:	eba5 0509 	sub.w	r5, r5, r9
 8005f3e:	60a5      	str	r5, [r4, #8]
 8005f40:	42be      	cmp	r6, r7
 8005f42:	d900      	bls.n	8005f46 <__ssputs_r+0x86>
 8005f44:	463e      	mov	r6, r7
 8005f46:	4632      	mov	r2, r6
 8005f48:	4641      	mov	r1, r8
 8005f4a:	6820      	ldr	r0, [r4, #0]
 8005f4c:	f000 fac6 	bl	80064dc <memmove>
 8005f50:	68a3      	ldr	r3, [r4, #8]
 8005f52:	6822      	ldr	r2, [r4, #0]
 8005f54:	1b9b      	subs	r3, r3, r6
 8005f56:	4432      	add	r2, r6
 8005f58:	2000      	movs	r0, #0
 8005f5a:	60a3      	str	r3, [r4, #8]
 8005f5c:	6022      	str	r2, [r4, #0]
 8005f5e:	e7db      	b.n	8005f18 <__ssputs_r+0x58>
 8005f60:	462a      	mov	r2, r5
 8005f62:	f000 fb7b 	bl	800665c <_realloc_r>
 8005f66:	4606      	mov	r6, r0
 8005f68:	2800      	cmp	r0, #0
 8005f6a:	d1e1      	bne.n	8005f30 <__ssputs_r+0x70>
 8005f6c:	4650      	mov	r0, sl
 8005f6e:	6921      	ldr	r1, [r4, #16]
 8005f70:	f000 face 	bl	8006510 <_free_r>
 8005f74:	e7c7      	b.n	8005f06 <__ssputs_r+0x46>
	...

08005f78 <_svfiprintf_r>:
 8005f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f7c:	4698      	mov	r8, r3
 8005f7e:	898b      	ldrh	r3, [r1, #12]
 8005f80:	4607      	mov	r7, r0
 8005f82:	061b      	lsls	r3, r3, #24
 8005f84:	460d      	mov	r5, r1
 8005f86:	4614      	mov	r4, r2
 8005f88:	b09d      	sub	sp, #116	; 0x74
 8005f8a:	d50e      	bpl.n	8005faa <_svfiprintf_r+0x32>
 8005f8c:	690b      	ldr	r3, [r1, #16]
 8005f8e:	b963      	cbnz	r3, 8005faa <_svfiprintf_r+0x32>
 8005f90:	2140      	movs	r1, #64	; 0x40
 8005f92:	f000 fb09 	bl	80065a8 <_malloc_r>
 8005f96:	6028      	str	r0, [r5, #0]
 8005f98:	6128      	str	r0, [r5, #16]
 8005f9a:	b920      	cbnz	r0, 8005fa6 <_svfiprintf_r+0x2e>
 8005f9c:	230c      	movs	r3, #12
 8005f9e:	603b      	str	r3, [r7, #0]
 8005fa0:	f04f 30ff 	mov.w	r0, #4294967295
 8005fa4:	e0d1      	b.n	800614a <_svfiprintf_r+0x1d2>
 8005fa6:	2340      	movs	r3, #64	; 0x40
 8005fa8:	616b      	str	r3, [r5, #20]
 8005faa:	2300      	movs	r3, #0
 8005fac:	9309      	str	r3, [sp, #36]	; 0x24
 8005fae:	2320      	movs	r3, #32
 8005fb0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005fb4:	2330      	movs	r3, #48	; 0x30
 8005fb6:	f04f 0901 	mov.w	r9, #1
 8005fba:	f8cd 800c 	str.w	r8, [sp, #12]
 8005fbe:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8006164 <_svfiprintf_r+0x1ec>
 8005fc2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005fc6:	4623      	mov	r3, r4
 8005fc8:	469a      	mov	sl, r3
 8005fca:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005fce:	b10a      	cbz	r2, 8005fd4 <_svfiprintf_r+0x5c>
 8005fd0:	2a25      	cmp	r2, #37	; 0x25
 8005fd2:	d1f9      	bne.n	8005fc8 <_svfiprintf_r+0x50>
 8005fd4:	ebba 0b04 	subs.w	fp, sl, r4
 8005fd8:	d00b      	beq.n	8005ff2 <_svfiprintf_r+0x7a>
 8005fda:	465b      	mov	r3, fp
 8005fdc:	4622      	mov	r2, r4
 8005fde:	4629      	mov	r1, r5
 8005fe0:	4638      	mov	r0, r7
 8005fe2:	f7ff ff6d 	bl	8005ec0 <__ssputs_r>
 8005fe6:	3001      	adds	r0, #1
 8005fe8:	f000 80aa 	beq.w	8006140 <_svfiprintf_r+0x1c8>
 8005fec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005fee:	445a      	add	r2, fp
 8005ff0:	9209      	str	r2, [sp, #36]	; 0x24
 8005ff2:	f89a 3000 	ldrb.w	r3, [sl]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	f000 80a2 	beq.w	8006140 <_svfiprintf_r+0x1c8>
 8005ffc:	2300      	movs	r3, #0
 8005ffe:	f04f 32ff 	mov.w	r2, #4294967295
 8006002:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006006:	f10a 0a01 	add.w	sl, sl, #1
 800600a:	9304      	str	r3, [sp, #16]
 800600c:	9307      	str	r3, [sp, #28]
 800600e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006012:	931a      	str	r3, [sp, #104]	; 0x68
 8006014:	4654      	mov	r4, sl
 8006016:	2205      	movs	r2, #5
 8006018:	f814 1b01 	ldrb.w	r1, [r4], #1
 800601c:	4851      	ldr	r0, [pc, #324]	; (8006164 <_svfiprintf_r+0x1ec>)
 800601e:	f000 fa41 	bl	80064a4 <memchr>
 8006022:	9a04      	ldr	r2, [sp, #16]
 8006024:	b9d8      	cbnz	r0, 800605e <_svfiprintf_r+0xe6>
 8006026:	06d0      	lsls	r0, r2, #27
 8006028:	bf44      	itt	mi
 800602a:	2320      	movmi	r3, #32
 800602c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006030:	0711      	lsls	r1, r2, #28
 8006032:	bf44      	itt	mi
 8006034:	232b      	movmi	r3, #43	; 0x2b
 8006036:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800603a:	f89a 3000 	ldrb.w	r3, [sl]
 800603e:	2b2a      	cmp	r3, #42	; 0x2a
 8006040:	d015      	beq.n	800606e <_svfiprintf_r+0xf6>
 8006042:	4654      	mov	r4, sl
 8006044:	2000      	movs	r0, #0
 8006046:	f04f 0c0a 	mov.w	ip, #10
 800604a:	9a07      	ldr	r2, [sp, #28]
 800604c:	4621      	mov	r1, r4
 800604e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006052:	3b30      	subs	r3, #48	; 0x30
 8006054:	2b09      	cmp	r3, #9
 8006056:	d94e      	bls.n	80060f6 <_svfiprintf_r+0x17e>
 8006058:	b1b0      	cbz	r0, 8006088 <_svfiprintf_r+0x110>
 800605a:	9207      	str	r2, [sp, #28]
 800605c:	e014      	b.n	8006088 <_svfiprintf_r+0x110>
 800605e:	eba0 0308 	sub.w	r3, r0, r8
 8006062:	fa09 f303 	lsl.w	r3, r9, r3
 8006066:	4313      	orrs	r3, r2
 8006068:	46a2      	mov	sl, r4
 800606a:	9304      	str	r3, [sp, #16]
 800606c:	e7d2      	b.n	8006014 <_svfiprintf_r+0x9c>
 800606e:	9b03      	ldr	r3, [sp, #12]
 8006070:	1d19      	adds	r1, r3, #4
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	9103      	str	r1, [sp, #12]
 8006076:	2b00      	cmp	r3, #0
 8006078:	bfbb      	ittet	lt
 800607a:	425b      	neglt	r3, r3
 800607c:	f042 0202 	orrlt.w	r2, r2, #2
 8006080:	9307      	strge	r3, [sp, #28]
 8006082:	9307      	strlt	r3, [sp, #28]
 8006084:	bfb8      	it	lt
 8006086:	9204      	strlt	r2, [sp, #16]
 8006088:	7823      	ldrb	r3, [r4, #0]
 800608a:	2b2e      	cmp	r3, #46	; 0x2e
 800608c:	d10c      	bne.n	80060a8 <_svfiprintf_r+0x130>
 800608e:	7863      	ldrb	r3, [r4, #1]
 8006090:	2b2a      	cmp	r3, #42	; 0x2a
 8006092:	d135      	bne.n	8006100 <_svfiprintf_r+0x188>
 8006094:	9b03      	ldr	r3, [sp, #12]
 8006096:	3402      	adds	r4, #2
 8006098:	1d1a      	adds	r2, r3, #4
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	9203      	str	r2, [sp, #12]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	bfb8      	it	lt
 80060a2:	f04f 33ff 	movlt.w	r3, #4294967295
 80060a6:	9305      	str	r3, [sp, #20]
 80060a8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006174 <_svfiprintf_r+0x1fc>
 80060ac:	2203      	movs	r2, #3
 80060ae:	4650      	mov	r0, sl
 80060b0:	7821      	ldrb	r1, [r4, #0]
 80060b2:	f000 f9f7 	bl	80064a4 <memchr>
 80060b6:	b140      	cbz	r0, 80060ca <_svfiprintf_r+0x152>
 80060b8:	2340      	movs	r3, #64	; 0x40
 80060ba:	eba0 000a 	sub.w	r0, r0, sl
 80060be:	fa03 f000 	lsl.w	r0, r3, r0
 80060c2:	9b04      	ldr	r3, [sp, #16]
 80060c4:	3401      	adds	r4, #1
 80060c6:	4303      	orrs	r3, r0
 80060c8:	9304      	str	r3, [sp, #16]
 80060ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80060ce:	2206      	movs	r2, #6
 80060d0:	4825      	ldr	r0, [pc, #148]	; (8006168 <_svfiprintf_r+0x1f0>)
 80060d2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80060d6:	f000 f9e5 	bl	80064a4 <memchr>
 80060da:	2800      	cmp	r0, #0
 80060dc:	d038      	beq.n	8006150 <_svfiprintf_r+0x1d8>
 80060de:	4b23      	ldr	r3, [pc, #140]	; (800616c <_svfiprintf_r+0x1f4>)
 80060e0:	bb1b      	cbnz	r3, 800612a <_svfiprintf_r+0x1b2>
 80060e2:	9b03      	ldr	r3, [sp, #12]
 80060e4:	3307      	adds	r3, #7
 80060e6:	f023 0307 	bic.w	r3, r3, #7
 80060ea:	3308      	adds	r3, #8
 80060ec:	9303      	str	r3, [sp, #12]
 80060ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80060f0:	4433      	add	r3, r6
 80060f2:	9309      	str	r3, [sp, #36]	; 0x24
 80060f4:	e767      	b.n	8005fc6 <_svfiprintf_r+0x4e>
 80060f6:	460c      	mov	r4, r1
 80060f8:	2001      	movs	r0, #1
 80060fa:	fb0c 3202 	mla	r2, ip, r2, r3
 80060fe:	e7a5      	b.n	800604c <_svfiprintf_r+0xd4>
 8006100:	2300      	movs	r3, #0
 8006102:	f04f 0c0a 	mov.w	ip, #10
 8006106:	4619      	mov	r1, r3
 8006108:	3401      	adds	r4, #1
 800610a:	9305      	str	r3, [sp, #20]
 800610c:	4620      	mov	r0, r4
 800610e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006112:	3a30      	subs	r2, #48	; 0x30
 8006114:	2a09      	cmp	r2, #9
 8006116:	d903      	bls.n	8006120 <_svfiprintf_r+0x1a8>
 8006118:	2b00      	cmp	r3, #0
 800611a:	d0c5      	beq.n	80060a8 <_svfiprintf_r+0x130>
 800611c:	9105      	str	r1, [sp, #20]
 800611e:	e7c3      	b.n	80060a8 <_svfiprintf_r+0x130>
 8006120:	4604      	mov	r4, r0
 8006122:	2301      	movs	r3, #1
 8006124:	fb0c 2101 	mla	r1, ip, r1, r2
 8006128:	e7f0      	b.n	800610c <_svfiprintf_r+0x194>
 800612a:	ab03      	add	r3, sp, #12
 800612c:	9300      	str	r3, [sp, #0]
 800612e:	462a      	mov	r2, r5
 8006130:	4638      	mov	r0, r7
 8006132:	4b0f      	ldr	r3, [pc, #60]	; (8006170 <_svfiprintf_r+0x1f8>)
 8006134:	a904      	add	r1, sp, #16
 8006136:	f3af 8000 	nop.w
 800613a:	1c42      	adds	r2, r0, #1
 800613c:	4606      	mov	r6, r0
 800613e:	d1d6      	bne.n	80060ee <_svfiprintf_r+0x176>
 8006140:	89ab      	ldrh	r3, [r5, #12]
 8006142:	065b      	lsls	r3, r3, #25
 8006144:	f53f af2c 	bmi.w	8005fa0 <_svfiprintf_r+0x28>
 8006148:	9809      	ldr	r0, [sp, #36]	; 0x24
 800614a:	b01d      	add	sp, #116	; 0x74
 800614c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006150:	ab03      	add	r3, sp, #12
 8006152:	9300      	str	r3, [sp, #0]
 8006154:	462a      	mov	r2, r5
 8006156:	4638      	mov	r0, r7
 8006158:	4b05      	ldr	r3, [pc, #20]	; (8006170 <_svfiprintf_r+0x1f8>)
 800615a:	a904      	add	r1, sp, #16
 800615c:	f000 f87c 	bl	8006258 <_printf_i>
 8006160:	e7eb      	b.n	800613a <_svfiprintf_r+0x1c2>
 8006162:	bf00      	nop
 8006164:	08006ac8 	.word	0x08006ac8
 8006168:	08006ad2 	.word	0x08006ad2
 800616c:	00000000 	.word	0x00000000
 8006170:	08005ec1 	.word	0x08005ec1
 8006174:	08006ace 	.word	0x08006ace

08006178 <_printf_common>:
 8006178:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800617c:	4616      	mov	r6, r2
 800617e:	4699      	mov	r9, r3
 8006180:	688a      	ldr	r2, [r1, #8]
 8006182:	690b      	ldr	r3, [r1, #16]
 8006184:	4607      	mov	r7, r0
 8006186:	4293      	cmp	r3, r2
 8006188:	bfb8      	it	lt
 800618a:	4613      	movlt	r3, r2
 800618c:	6033      	str	r3, [r6, #0]
 800618e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006192:	460c      	mov	r4, r1
 8006194:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006198:	b10a      	cbz	r2, 800619e <_printf_common+0x26>
 800619a:	3301      	adds	r3, #1
 800619c:	6033      	str	r3, [r6, #0]
 800619e:	6823      	ldr	r3, [r4, #0]
 80061a0:	0699      	lsls	r1, r3, #26
 80061a2:	bf42      	ittt	mi
 80061a4:	6833      	ldrmi	r3, [r6, #0]
 80061a6:	3302      	addmi	r3, #2
 80061a8:	6033      	strmi	r3, [r6, #0]
 80061aa:	6825      	ldr	r5, [r4, #0]
 80061ac:	f015 0506 	ands.w	r5, r5, #6
 80061b0:	d106      	bne.n	80061c0 <_printf_common+0x48>
 80061b2:	f104 0a19 	add.w	sl, r4, #25
 80061b6:	68e3      	ldr	r3, [r4, #12]
 80061b8:	6832      	ldr	r2, [r6, #0]
 80061ba:	1a9b      	subs	r3, r3, r2
 80061bc:	42ab      	cmp	r3, r5
 80061be:	dc28      	bgt.n	8006212 <_printf_common+0x9a>
 80061c0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80061c4:	1e13      	subs	r3, r2, #0
 80061c6:	6822      	ldr	r2, [r4, #0]
 80061c8:	bf18      	it	ne
 80061ca:	2301      	movne	r3, #1
 80061cc:	0692      	lsls	r2, r2, #26
 80061ce:	d42d      	bmi.n	800622c <_printf_common+0xb4>
 80061d0:	4649      	mov	r1, r9
 80061d2:	4638      	mov	r0, r7
 80061d4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80061d8:	47c0      	blx	r8
 80061da:	3001      	adds	r0, #1
 80061dc:	d020      	beq.n	8006220 <_printf_common+0xa8>
 80061de:	6823      	ldr	r3, [r4, #0]
 80061e0:	68e5      	ldr	r5, [r4, #12]
 80061e2:	f003 0306 	and.w	r3, r3, #6
 80061e6:	2b04      	cmp	r3, #4
 80061e8:	bf18      	it	ne
 80061ea:	2500      	movne	r5, #0
 80061ec:	6832      	ldr	r2, [r6, #0]
 80061ee:	f04f 0600 	mov.w	r6, #0
 80061f2:	68a3      	ldr	r3, [r4, #8]
 80061f4:	bf08      	it	eq
 80061f6:	1aad      	subeq	r5, r5, r2
 80061f8:	6922      	ldr	r2, [r4, #16]
 80061fa:	bf08      	it	eq
 80061fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006200:	4293      	cmp	r3, r2
 8006202:	bfc4      	itt	gt
 8006204:	1a9b      	subgt	r3, r3, r2
 8006206:	18ed      	addgt	r5, r5, r3
 8006208:	341a      	adds	r4, #26
 800620a:	42b5      	cmp	r5, r6
 800620c:	d11a      	bne.n	8006244 <_printf_common+0xcc>
 800620e:	2000      	movs	r0, #0
 8006210:	e008      	b.n	8006224 <_printf_common+0xac>
 8006212:	2301      	movs	r3, #1
 8006214:	4652      	mov	r2, sl
 8006216:	4649      	mov	r1, r9
 8006218:	4638      	mov	r0, r7
 800621a:	47c0      	blx	r8
 800621c:	3001      	adds	r0, #1
 800621e:	d103      	bne.n	8006228 <_printf_common+0xb0>
 8006220:	f04f 30ff 	mov.w	r0, #4294967295
 8006224:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006228:	3501      	adds	r5, #1
 800622a:	e7c4      	b.n	80061b6 <_printf_common+0x3e>
 800622c:	2030      	movs	r0, #48	; 0x30
 800622e:	18e1      	adds	r1, r4, r3
 8006230:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006234:	1c5a      	adds	r2, r3, #1
 8006236:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800623a:	4422      	add	r2, r4
 800623c:	3302      	adds	r3, #2
 800623e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006242:	e7c5      	b.n	80061d0 <_printf_common+0x58>
 8006244:	2301      	movs	r3, #1
 8006246:	4622      	mov	r2, r4
 8006248:	4649      	mov	r1, r9
 800624a:	4638      	mov	r0, r7
 800624c:	47c0      	blx	r8
 800624e:	3001      	adds	r0, #1
 8006250:	d0e6      	beq.n	8006220 <_printf_common+0xa8>
 8006252:	3601      	adds	r6, #1
 8006254:	e7d9      	b.n	800620a <_printf_common+0x92>
	...

08006258 <_printf_i>:
 8006258:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800625c:	460c      	mov	r4, r1
 800625e:	7e27      	ldrb	r7, [r4, #24]
 8006260:	4691      	mov	r9, r2
 8006262:	2f78      	cmp	r7, #120	; 0x78
 8006264:	4680      	mov	r8, r0
 8006266:	469a      	mov	sl, r3
 8006268:	990c      	ldr	r1, [sp, #48]	; 0x30
 800626a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800626e:	d807      	bhi.n	8006280 <_printf_i+0x28>
 8006270:	2f62      	cmp	r7, #98	; 0x62
 8006272:	d80a      	bhi.n	800628a <_printf_i+0x32>
 8006274:	2f00      	cmp	r7, #0
 8006276:	f000 80d9 	beq.w	800642c <_printf_i+0x1d4>
 800627a:	2f58      	cmp	r7, #88	; 0x58
 800627c:	f000 80a4 	beq.w	80063c8 <_printf_i+0x170>
 8006280:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006284:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006288:	e03a      	b.n	8006300 <_printf_i+0xa8>
 800628a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800628e:	2b15      	cmp	r3, #21
 8006290:	d8f6      	bhi.n	8006280 <_printf_i+0x28>
 8006292:	a001      	add	r0, pc, #4	; (adr r0, 8006298 <_printf_i+0x40>)
 8006294:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006298:	080062f1 	.word	0x080062f1
 800629c:	08006305 	.word	0x08006305
 80062a0:	08006281 	.word	0x08006281
 80062a4:	08006281 	.word	0x08006281
 80062a8:	08006281 	.word	0x08006281
 80062ac:	08006281 	.word	0x08006281
 80062b0:	08006305 	.word	0x08006305
 80062b4:	08006281 	.word	0x08006281
 80062b8:	08006281 	.word	0x08006281
 80062bc:	08006281 	.word	0x08006281
 80062c0:	08006281 	.word	0x08006281
 80062c4:	08006413 	.word	0x08006413
 80062c8:	08006335 	.word	0x08006335
 80062cc:	080063f5 	.word	0x080063f5
 80062d0:	08006281 	.word	0x08006281
 80062d4:	08006281 	.word	0x08006281
 80062d8:	08006435 	.word	0x08006435
 80062dc:	08006281 	.word	0x08006281
 80062e0:	08006335 	.word	0x08006335
 80062e4:	08006281 	.word	0x08006281
 80062e8:	08006281 	.word	0x08006281
 80062ec:	080063fd 	.word	0x080063fd
 80062f0:	680b      	ldr	r3, [r1, #0]
 80062f2:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80062f6:	1d1a      	adds	r2, r3, #4
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	600a      	str	r2, [r1, #0]
 80062fc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006300:	2301      	movs	r3, #1
 8006302:	e0a4      	b.n	800644e <_printf_i+0x1f6>
 8006304:	6825      	ldr	r5, [r4, #0]
 8006306:	6808      	ldr	r0, [r1, #0]
 8006308:	062e      	lsls	r6, r5, #24
 800630a:	f100 0304 	add.w	r3, r0, #4
 800630e:	d50a      	bpl.n	8006326 <_printf_i+0xce>
 8006310:	6805      	ldr	r5, [r0, #0]
 8006312:	600b      	str	r3, [r1, #0]
 8006314:	2d00      	cmp	r5, #0
 8006316:	da03      	bge.n	8006320 <_printf_i+0xc8>
 8006318:	232d      	movs	r3, #45	; 0x2d
 800631a:	426d      	negs	r5, r5
 800631c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006320:	230a      	movs	r3, #10
 8006322:	485e      	ldr	r0, [pc, #376]	; (800649c <_printf_i+0x244>)
 8006324:	e019      	b.n	800635a <_printf_i+0x102>
 8006326:	f015 0f40 	tst.w	r5, #64	; 0x40
 800632a:	6805      	ldr	r5, [r0, #0]
 800632c:	600b      	str	r3, [r1, #0]
 800632e:	bf18      	it	ne
 8006330:	b22d      	sxthne	r5, r5
 8006332:	e7ef      	b.n	8006314 <_printf_i+0xbc>
 8006334:	680b      	ldr	r3, [r1, #0]
 8006336:	6825      	ldr	r5, [r4, #0]
 8006338:	1d18      	adds	r0, r3, #4
 800633a:	6008      	str	r0, [r1, #0]
 800633c:	0628      	lsls	r0, r5, #24
 800633e:	d501      	bpl.n	8006344 <_printf_i+0xec>
 8006340:	681d      	ldr	r5, [r3, #0]
 8006342:	e002      	b.n	800634a <_printf_i+0xf2>
 8006344:	0669      	lsls	r1, r5, #25
 8006346:	d5fb      	bpl.n	8006340 <_printf_i+0xe8>
 8006348:	881d      	ldrh	r5, [r3, #0]
 800634a:	2f6f      	cmp	r7, #111	; 0x6f
 800634c:	bf0c      	ite	eq
 800634e:	2308      	moveq	r3, #8
 8006350:	230a      	movne	r3, #10
 8006352:	4852      	ldr	r0, [pc, #328]	; (800649c <_printf_i+0x244>)
 8006354:	2100      	movs	r1, #0
 8006356:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800635a:	6866      	ldr	r6, [r4, #4]
 800635c:	2e00      	cmp	r6, #0
 800635e:	bfa8      	it	ge
 8006360:	6821      	ldrge	r1, [r4, #0]
 8006362:	60a6      	str	r6, [r4, #8]
 8006364:	bfa4      	itt	ge
 8006366:	f021 0104 	bicge.w	r1, r1, #4
 800636a:	6021      	strge	r1, [r4, #0]
 800636c:	b90d      	cbnz	r5, 8006372 <_printf_i+0x11a>
 800636e:	2e00      	cmp	r6, #0
 8006370:	d04d      	beq.n	800640e <_printf_i+0x1b6>
 8006372:	4616      	mov	r6, r2
 8006374:	fbb5 f1f3 	udiv	r1, r5, r3
 8006378:	fb03 5711 	mls	r7, r3, r1, r5
 800637c:	5dc7      	ldrb	r7, [r0, r7]
 800637e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006382:	462f      	mov	r7, r5
 8006384:	42bb      	cmp	r3, r7
 8006386:	460d      	mov	r5, r1
 8006388:	d9f4      	bls.n	8006374 <_printf_i+0x11c>
 800638a:	2b08      	cmp	r3, #8
 800638c:	d10b      	bne.n	80063a6 <_printf_i+0x14e>
 800638e:	6823      	ldr	r3, [r4, #0]
 8006390:	07df      	lsls	r7, r3, #31
 8006392:	d508      	bpl.n	80063a6 <_printf_i+0x14e>
 8006394:	6923      	ldr	r3, [r4, #16]
 8006396:	6861      	ldr	r1, [r4, #4]
 8006398:	4299      	cmp	r1, r3
 800639a:	bfde      	ittt	le
 800639c:	2330      	movle	r3, #48	; 0x30
 800639e:	f806 3c01 	strble.w	r3, [r6, #-1]
 80063a2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80063a6:	1b92      	subs	r2, r2, r6
 80063a8:	6122      	str	r2, [r4, #16]
 80063aa:	464b      	mov	r3, r9
 80063ac:	4621      	mov	r1, r4
 80063ae:	4640      	mov	r0, r8
 80063b0:	f8cd a000 	str.w	sl, [sp]
 80063b4:	aa03      	add	r2, sp, #12
 80063b6:	f7ff fedf 	bl	8006178 <_printf_common>
 80063ba:	3001      	adds	r0, #1
 80063bc:	d14c      	bne.n	8006458 <_printf_i+0x200>
 80063be:	f04f 30ff 	mov.w	r0, #4294967295
 80063c2:	b004      	add	sp, #16
 80063c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063c8:	4834      	ldr	r0, [pc, #208]	; (800649c <_printf_i+0x244>)
 80063ca:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80063ce:	680e      	ldr	r6, [r1, #0]
 80063d0:	6823      	ldr	r3, [r4, #0]
 80063d2:	f856 5b04 	ldr.w	r5, [r6], #4
 80063d6:	061f      	lsls	r7, r3, #24
 80063d8:	600e      	str	r6, [r1, #0]
 80063da:	d514      	bpl.n	8006406 <_printf_i+0x1ae>
 80063dc:	07d9      	lsls	r1, r3, #31
 80063de:	bf44      	itt	mi
 80063e0:	f043 0320 	orrmi.w	r3, r3, #32
 80063e4:	6023      	strmi	r3, [r4, #0]
 80063e6:	b91d      	cbnz	r5, 80063f0 <_printf_i+0x198>
 80063e8:	6823      	ldr	r3, [r4, #0]
 80063ea:	f023 0320 	bic.w	r3, r3, #32
 80063ee:	6023      	str	r3, [r4, #0]
 80063f0:	2310      	movs	r3, #16
 80063f2:	e7af      	b.n	8006354 <_printf_i+0xfc>
 80063f4:	6823      	ldr	r3, [r4, #0]
 80063f6:	f043 0320 	orr.w	r3, r3, #32
 80063fa:	6023      	str	r3, [r4, #0]
 80063fc:	2378      	movs	r3, #120	; 0x78
 80063fe:	4828      	ldr	r0, [pc, #160]	; (80064a0 <_printf_i+0x248>)
 8006400:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006404:	e7e3      	b.n	80063ce <_printf_i+0x176>
 8006406:	065e      	lsls	r6, r3, #25
 8006408:	bf48      	it	mi
 800640a:	b2ad      	uxthmi	r5, r5
 800640c:	e7e6      	b.n	80063dc <_printf_i+0x184>
 800640e:	4616      	mov	r6, r2
 8006410:	e7bb      	b.n	800638a <_printf_i+0x132>
 8006412:	680b      	ldr	r3, [r1, #0]
 8006414:	6826      	ldr	r6, [r4, #0]
 8006416:	1d1d      	adds	r5, r3, #4
 8006418:	6960      	ldr	r0, [r4, #20]
 800641a:	600d      	str	r5, [r1, #0]
 800641c:	0635      	lsls	r5, r6, #24
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	d501      	bpl.n	8006426 <_printf_i+0x1ce>
 8006422:	6018      	str	r0, [r3, #0]
 8006424:	e002      	b.n	800642c <_printf_i+0x1d4>
 8006426:	0671      	lsls	r1, r6, #25
 8006428:	d5fb      	bpl.n	8006422 <_printf_i+0x1ca>
 800642a:	8018      	strh	r0, [r3, #0]
 800642c:	2300      	movs	r3, #0
 800642e:	4616      	mov	r6, r2
 8006430:	6123      	str	r3, [r4, #16]
 8006432:	e7ba      	b.n	80063aa <_printf_i+0x152>
 8006434:	680b      	ldr	r3, [r1, #0]
 8006436:	1d1a      	adds	r2, r3, #4
 8006438:	600a      	str	r2, [r1, #0]
 800643a:	681e      	ldr	r6, [r3, #0]
 800643c:	2100      	movs	r1, #0
 800643e:	4630      	mov	r0, r6
 8006440:	6862      	ldr	r2, [r4, #4]
 8006442:	f000 f82f 	bl	80064a4 <memchr>
 8006446:	b108      	cbz	r0, 800644c <_printf_i+0x1f4>
 8006448:	1b80      	subs	r0, r0, r6
 800644a:	6060      	str	r0, [r4, #4]
 800644c:	6863      	ldr	r3, [r4, #4]
 800644e:	6123      	str	r3, [r4, #16]
 8006450:	2300      	movs	r3, #0
 8006452:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006456:	e7a8      	b.n	80063aa <_printf_i+0x152>
 8006458:	4632      	mov	r2, r6
 800645a:	4649      	mov	r1, r9
 800645c:	4640      	mov	r0, r8
 800645e:	6923      	ldr	r3, [r4, #16]
 8006460:	47d0      	blx	sl
 8006462:	3001      	adds	r0, #1
 8006464:	d0ab      	beq.n	80063be <_printf_i+0x166>
 8006466:	6823      	ldr	r3, [r4, #0]
 8006468:	079b      	lsls	r3, r3, #30
 800646a:	d413      	bmi.n	8006494 <_printf_i+0x23c>
 800646c:	68e0      	ldr	r0, [r4, #12]
 800646e:	9b03      	ldr	r3, [sp, #12]
 8006470:	4298      	cmp	r0, r3
 8006472:	bfb8      	it	lt
 8006474:	4618      	movlt	r0, r3
 8006476:	e7a4      	b.n	80063c2 <_printf_i+0x16a>
 8006478:	2301      	movs	r3, #1
 800647a:	4632      	mov	r2, r6
 800647c:	4649      	mov	r1, r9
 800647e:	4640      	mov	r0, r8
 8006480:	47d0      	blx	sl
 8006482:	3001      	adds	r0, #1
 8006484:	d09b      	beq.n	80063be <_printf_i+0x166>
 8006486:	3501      	adds	r5, #1
 8006488:	68e3      	ldr	r3, [r4, #12]
 800648a:	9903      	ldr	r1, [sp, #12]
 800648c:	1a5b      	subs	r3, r3, r1
 800648e:	42ab      	cmp	r3, r5
 8006490:	dcf2      	bgt.n	8006478 <_printf_i+0x220>
 8006492:	e7eb      	b.n	800646c <_printf_i+0x214>
 8006494:	2500      	movs	r5, #0
 8006496:	f104 0619 	add.w	r6, r4, #25
 800649a:	e7f5      	b.n	8006488 <_printf_i+0x230>
 800649c:	08006ad9 	.word	0x08006ad9
 80064a0:	08006aea 	.word	0x08006aea

080064a4 <memchr>:
 80064a4:	4603      	mov	r3, r0
 80064a6:	b510      	push	{r4, lr}
 80064a8:	b2c9      	uxtb	r1, r1
 80064aa:	4402      	add	r2, r0
 80064ac:	4293      	cmp	r3, r2
 80064ae:	4618      	mov	r0, r3
 80064b0:	d101      	bne.n	80064b6 <memchr+0x12>
 80064b2:	2000      	movs	r0, #0
 80064b4:	e003      	b.n	80064be <memchr+0x1a>
 80064b6:	7804      	ldrb	r4, [r0, #0]
 80064b8:	3301      	adds	r3, #1
 80064ba:	428c      	cmp	r4, r1
 80064bc:	d1f6      	bne.n	80064ac <memchr+0x8>
 80064be:	bd10      	pop	{r4, pc}

080064c0 <memcpy>:
 80064c0:	440a      	add	r2, r1
 80064c2:	4291      	cmp	r1, r2
 80064c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80064c8:	d100      	bne.n	80064cc <memcpy+0xc>
 80064ca:	4770      	bx	lr
 80064cc:	b510      	push	{r4, lr}
 80064ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 80064d2:	4291      	cmp	r1, r2
 80064d4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80064d8:	d1f9      	bne.n	80064ce <memcpy+0xe>
 80064da:	bd10      	pop	{r4, pc}

080064dc <memmove>:
 80064dc:	4288      	cmp	r0, r1
 80064de:	b510      	push	{r4, lr}
 80064e0:	eb01 0402 	add.w	r4, r1, r2
 80064e4:	d902      	bls.n	80064ec <memmove+0x10>
 80064e6:	4284      	cmp	r4, r0
 80064e8:	4623      	mov	r3, r4
 80064ea:	d807      	bhi.n	80064fc <memmove+0x20>
 80064ec:	1e43      	subs	r3, r0, #1
 80064ee:	42a1      	cmp	r1, r4
 80064f0:	d008      	beq.n	8006504 <memmove+0x28>
 80064f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80064f6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80064fa:	e7f8      	b.n	80064ee <memmove+0x12>
 80064fc:	4601      	mov	r1, r0
 80064fe:	4402      	add	r2, r0
 8006500:	428a      	cmp	r2, r1
 8006502:	d100      	bne.n	8006506 <memmove+0x2a>
 8006504:	bd10      	pop	{r4, pc}
 8006506:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800650a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800650e:	e7f7      	b.n	8006500 <memmove+0x24>

08006510 <_free_r>:
 8006510:	b538      	push	{r3, r4, r5, lr}
 8006512:	4605      	mov	r5, r0
 8006514:	2900      	cmp	r1, #0
 8006516:	d043      	beq.n	80065a0 <_free_r+0x90>
 8006518:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800651c:	1f0c      	subs	r4, r1, #4
 800651e:	2b00      	cmp	r3, #0
 8006520:	bfb8      	it	lt
 8006522:	18e4      	addlt	r4, r4, r3
 8006524:	f000 f8d0 	bl	80066c8 <__malloc_lock>
 8006528:	4a1e      	ldr	r2, [pc, #120]	; (80065a4 <_free_r+0x94>)
 800652a:	6813      	ldr	r3, [r2, #0]
 800652c:	4610      	mov	r0, r2
 800652e:	b933      	cbnz	r3, 800653e <_free_r+0x2e>
 8006530:	6063      	str	r3, [r4, #4]
 8006532:	6014      	str	r4, [r2, #0]
 8006534:	4628      	mov	r0, r5
 8006536:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800653a:	f000 b8cb 	b.w	80066d4 <__malloc_unlock>
 800653e:	42a3      	cmp	r3, r4
 8006540:	d90a      	bls.n	8006558 <_free_r+0x48>
 8006542:	6821      	ldr	r1, [r4, #0]
 8006544:	1862      	adds	r2, r4, r1
 8006546:	4293      	cmp	r3, r2
 8006548:	bf01      	itttt	eq
 800654a:	681a      	ldreq	r2, [r3, #0]
 800654c:	685b      	ldreq	r3, [r3, #4]
 800654e:	1852      	addeq	r2, r2, r1
 8006550:	6022      	streq	r2, [r4, #0]
 8006552:	6063      	str	r3, [r4, #4]
 8006554:	6004      	str	r4, [r0, #0]
 8006556:	e7ed      	b.n	8006534 <_free_r+0x24>
 8006558:	461a      	mov	r2, r3
 800655a:	685b      	ldr	r3, [r3, #4]
 800655c:	b10b      	cbz	r3, 8006562 <_free_r+0x52>
 800655e:	42a3      	cmp	r3, r4
 8006560:	d9fa      	bls.n	8006558 <_free_r+0x48>
 8006562:	6811      	ldr	r1, [r2, #0]
 8006564:	1850      	adds	r0, r2, r1
 8006566:	42a0      	cmp	r0, r4
 8006568:	d10b      	bne.n	8006582 <_free_r+0x72>
 800656a:	6820      	ldr	r0, [r4, #0]
 800656c:	4401      	add	r1, r0
 800656e:	1850      	adds	r0, r2, r1
 8006570:	4283      	cmp	r3, r0
 8006572:	6011      	str	r1, [r2, #0]
 8006574:	d1de      	bne.n	8006534 <_free_r+0x24>
 8006576:	6818      	ldr	r0, [r3, #0]
 8006578:	685b      	ldr	r3, [r3, #4]
 800657a:	4401      	add	r1, r0
 800657c:	6011      	str	r1, [r2, #0]
 800657e:	6053      	str	r3, [r2, #4]
 8006580:	e7d8      	b.n	8006534 <_free_r+0x24>
 8006582:	d902      	bls.n	800658a <_free_r+0x7a>
 8006584:	230c      	movs	r3, #12
 8006586:	602b      	str	r3, [r5, #0]
 8006588:	e7d4      	b.n	8006534 <_free_r+0x24>
 800658a:	6820      	ldr	r0, [r4, #0]
 800658c:	1821      	adds	r1, r4, r0
 800658e:	428b      	cmp	r3, r1
 8006590:	bf01      	itttt	eq
 8006592:	6819      	ldreq	r1, [r3, #0]
 8006594:	685b      	ldreq	r3, [r3, #4]
 8006596:	1809      	addeq	r1, r1, r0
 8006598:	6021      	streq	r1, [r4, #0]
 800659a:	6063      	str	r3, [r4, #4]
 800659c:	6054      	str	r4, [r2, #4]
 800659e:	e7c9      	b.n	8006534 <_free_r+0x24>
 80065a0:	bd38      	pop	{r3, r4, r5, pc}
 80065a2:	bf00      	nop
 80065a4:	20000108 	.word	0x20000108

080065a8 <_malloc_r>:
 80065a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065aa:	1ccd      	adds	r5, r1, #3
 80065ac:	f025 0503 	bic.w	r5, r5, #3
 80065b0:	3508      	adds	r5, #8
 80065b2:	2d0c      	cmp	r5, #12
 80065b4:	bf38      	it	cc
 80065b6:	250c      	movcc	r5, #12
 80065b8:	2d00      	cmp	r5, #0
 80065ba:	4606      	mov	r6, r0
 80065bc:	db01      	blt.n	80065c2 <_malloc_r+0x1a>
 80065be:	42a9      	cmp	r1, r5
 80065c0:	d903      	bls.n	80065ca <_malloc_r+0x22>
 80065c2:	230c      	movs	r3, #12
 80065c4:	6033      	str	r3, [r6, #0]
 80065c6:	2000      	movs	r0, #0
 80065c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80065ca:	f000 f87d 	bl	80066c8 <__malloc_lock>
 80065ce:	4921      	ldr	r1, [pc, #132]	; (8006654 <_malloc_r+0xac>)
 80065d0:	680a      	ldr	r2, [r1, #0]
 80065d2:	4614      	mov	r4, r2
 80065d4:	b99c      	cbnz	r4, 80065fe <_malloc_r+0x56>
 80065d6:	4f20      	ldr	r7, [pc, #128]	; (8006658 <_malloc_r+0xb0>)
 80065d8:	683b      	ldr	r3, [r7, #0]
 80065da:	b923      	cbnz	r3, 80065e6 <_malloc_r+0x3e>
 80065dc:	4621      	mov	r1, r4
 80065de:	4630      	mov	r0, r6
 80065e0:	f000 f862 	bl	80066a8 <_sbrk_r>
 80065e4:	6038      	str	r0, [r7, #0]
 80065e6:	4629      	mov	r1, r5
 80065e8:	4630      	mov	r0, r6
 80065ea:	f000 f85d 	bl	80066a8 <_sbrk_r>
 80065ee:	1c43      	adds	r3, r0, #1
 80065f0:	d123      	bne.n	800663a <_malloc_r+0x92>
 80065f2:	230c      	movs	r3, #12
 80065f4:	4630      	mov	r0, r6
 80065f6:	6033      	str	r3, [r6, #0]
 80065f8:	f000 f86c 	bl	80066d4 <__malloc_unlock>
 80065fc:	e7e3      	b.n	80065c6 <_malloc_r+0x1e>
 80065fe:	6823      	ldr	r3, [r4, #0]
 8006600:	1b5b      	subs	r3, r3, r5
 8006602:	d417      	bmi.n	8006634 <_malloc_r+0x8c>
 8006604:	2b0b      	cmp	r3, #11
 8006606:	d903      	bls.n	8006610 <_malloc_r+0x68>
 8006608:	6023      	str	r3, [r4, #0]
 800660a:	441c      	add	r4, r3
 800660c:	6025      	str	r5, [r4, #0]
 800660e:	e004      	b.n	800661a <_malloc_r+0x72>
 8006610:	6863      	ldr	r3, [r4, #4]
 8006612:	42a2      	cmp	r2, r4
 8006614:	bf0c      	ite	eq
 8006616:	600b      	streq	r3, [r1, #0]
 8006618:	6053      	strne	r3, [r2, #4]
 800661a:	4630      	mov	r0, r6
 800661c:	f000 f85a 	bl	80066d4 <__malloc_unlock>
 8006620:	f104 000b 	add.w	r0, r4, #11
 8006624:	1d23      	adds	r3, r4, #4
 8006626:	f020 0007 	bic.w	r0, r0, #7
 800662a:	1ac2      	subs	r2, r0, r3
 800662c:	d0cc      	beq.n	80065c8 <_malloc_r+0x20>
 800662e:	1a1b      	subs	r3, r3, r0
 8006630:	50a3      	str	r3, [r4, r2]
 8006632:	e7c9      	b.n	80065c8 <_malloc_r+0x20>
 8006634:	4622      	mov	r2, r4
 8006636:	6864      	ldr	r4, [r4, #4]
 8006638:	e7cc      	b.n	80065d4 <_malloc_r+0x2c>
 800663a:	1cc4      	adds	r4, r0, #3
 800663c:	f024 0403 	bic.w	r4, r4, #3
 8006640:	42a0      	cmp	r0, r4
 8006642:	d0e3      	beq.n	800660c <_malloc_r+0x64>
 8006644:	1a21      	subs	r1, r4, r0
 8006646:	4630      	mov	r0, r6
 8006648:	f000 f82e 	bl	80066a8 <_sbrk_r>
 800664c:	3001      	adds	r0, #1
 800664e:	d1dd      	bne.n	800660c <_malloc_r+0x64>
 8006650:	e7cf      	b.n	80065f2 <_malloc_r+0x4a>
 8006652:	bf00      	nop
 8006654:	20000108 	.word	0x20000108
 8006658:	2000010c 	.word	0x2000010c

0800665c <_realloc_r>:
 800665c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800665e:	4607      	mov	r7, r0
 8006660:	4614      	mov	r4, r2
 8006662:	460e      	mov	r6, r1
 8006664:	b921      	cbnz	r1, 8006670 <_realloc_r+0x14>
 8006666:	4611      	mov	r1, r2
 8006668:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800666c:	f7ff bf9c 	b.w	80065a8 <_malloc_r>
 8006670:	b922      	cbnz	r2, 800667c <_realloc_r+0x20>
 8006672:	f7ff ff4d 	bl	8006510 <_free_r>
 8006676:	4625      	mov	r5, r4
 8006678:	4628      	mov	r0, r5
 800667a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800667c:	f000 f830 	bl	80066e0 <_malloc_usable_size_r>
 8006680:	42a0      	cmp	r0, r4
 8006682:	d20f      	bcs.n	80066a4 <_realloc_r+0x48>
 8006684:	4621      	mov	r1, r4
 8006686:	4638      	mov	r0, r7
 8006688:	f7ff ff8e 	bl	80065a8 <_malloc_r>
 800668c:	4605      	mov	r5, r0
 800668e:	2800      	cmp	r0, #0
 8006690:	d0f2      	beq.n	8006678 <_realloc_r+0x1c>
 8006692:	4631      	mov	r1, r6
 8006694:	4622      	mov	r2, r4
 8006696:	f7ff ff13 	bl	80064c0 <memcpy>
 800669a:	4631      	mov	r1, r6
 800669c:	4638      	mov	r0, r7
 800669e:	f7ff ff37 	bl	8006510 <_free_r>
 80066a2:	e7e9      	b.n	8006678 <_realloc_r+0x1c>
 80066a4:	4635      	mov	r5, r6
 80066a6:	e7e7      	b.n	8006678 <_realloc_r+0x1c>

080066a8 <_sbrk_r>:
 80066a8:	b538      	push	{r3, r4, r5, lr}
 80066aa:	2300      	movs	r3, #0
 80066ac:	4d05      	ldr	r5, [pc, #20]	; (80066c4 <_sbrk_r+0x1c>)
 80066ae:	4604      	mov	r4, r0
 80066b0:	4608      	mov	r0, r1
 80066b2:	602b      	str	r3, [r5, #0]
 80066b4:	f7fb ff38 	bl	8002528 <_sbrk>
 80066b8:	1c43      	adds	r3, r0, #1
 80066ba:	d102      	bne.n	80066c2 <_sbrk_r+0x1a>
 80066bc:	682b      	ldr	r3, [r5, #0]
 80066be:	b103      	cbz	r3, 80066c2 <_sbrk_r+0x1a>
 80066c0:	6023      	str	r3, [r4, #0]
 80066c2:	bd38      	pop	{r3, r4, r5, pc}
 80066c4:	2000036c 	.word	0x2000036c

080066c8 <__malloc_lock>:
 80066c8:	4801      	ldr	r0, [pc, #4]	; (80066d0 <__malloc_lock+0x8>)
 80066ca:	f000 b811 	b.w	80066f0 <__retarget_lock_acquire_recursive>
 80066ce:	bf00      	nop
 80066d0:	20000374 	.word	0x20000374

080066d4 <__malloc_unlock>:
 80066d4:	4801      	ldr	r0, [pc, #4]	; (80066dc <__malloc_unlock+0x8>)
 80066d6:	f000 b80c 	b.w	80066f2 <__retarget_lock_release_recursive>
 80066da:	bf00      	nop
 80066dc:	20000374 	.word	0x20000374

080066e0 <_malloc_usable_size_r>:
 80066e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80066e4:	1f18      	subs	r0, r3, #4
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	bfbc      	itt	lt
 80066ea:	580b      	ldrlt	r3, [r1, r0]
 80066ec:	18c0      	addlt	r0, r0, r3
 80066ee:	4770      	bx	lr

080066f0 <__retarget_lock_acquire_recursive>:
 80066f0:	4770      	bx	lr

080066f2 <__retarget_lock_release_recursive>:
 80066f2:	4770      	bx	lr

080066f4 <_init>:
 80066f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066f6:	bf00      	nop
 80066f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066fa:	bc08      	pop	{r3}
 80066fc:	469e      	mov	lr, r3
 80066fe:	4770      	bx	lr

08006700 <_fini>:
 8006700:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006702:	bf00      	nop
 8006704:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006706:	bc08      	pop	{r3}
 8006708:	469e      	mov	lr, r3
 800670a:	4770      	bx	lr
