--
-- Generated by VASY
--
ENTITY mux2 IS
PORT(
  d0	: IN BIT_VECTOR(31 DOWNTO 0);
  d1	: IN BIT_VECTOR(31 DOWNTO 0);
  s	: IN BIT;
  y	: OUT BIT_VECTOR(31 DOWNTO 0);
  vdd	: IN BIT;
  vss	: IN BIT
);
END mux2;

ARCHITECTURE VBE OF mux2 IS

BEGIN

  y <= d0 WHEN (s = '0') ELSE
     d1;
END VBE;
