{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1566752354155 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1566752354157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 25 21:59:14 2019 " "Processing started: Sun Aug 25 21:59:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1566752354157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1566752354157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part6 -c part6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part6 -c part6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1566752354157 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1566752354539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part6.v 5 5 " "Found 5 design units, including 5 entities, in source file part6.v" { { "Info" "ISGN_ENTITY_NAME" "1 part6 " "Found entity 1: part6" {  } { { "part6.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part6/part6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566752354635 ""} { "Info" "ISGN_ENTITY_NAME" "2 ram_single " "Found entity 2: ram_single" {  } { { "part6.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part6/part6.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566752354635 ""} { "Info" "ISGN_ENTITY_NAME" "3 cycle " "Found entity 3: cycle" {  } { { "part6.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part6/part6.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566752354635 ""} { "Info" "ISGN_ENTITY_NAME" "4 display " "Found entity 4: display" {  } { { "part6.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part6/part6.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566752354635 ""} { "Info" "ISGN_ENTITY_NAME" "5 hex_to_seven " "Found entity 5: hex_to_seven" {  } { { "part6.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part6/part6.v" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566752354635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566752354635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpmram.v 1 1 " "Found 1 design units, including 1 entities, in source file lpmram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpmram " "Found entity 1: lpmram" {  } { { "lpmram.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part6/lpmram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566752354637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566752354637 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part6 " "Elaborating entity \"part6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1566752354711 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "KEY part6.v(19) " "Verilog HDL Always Construct warning at part6.v(19): variable \"KEY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part6.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part6/part6.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1566752354713 "|part6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count part6.v(21) " "Verilog HDL Always Construct warning at part6.v(21): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part6.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part6/part6.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1566752354714 "|part6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 part6.v(24) " "Verilog HDL assignment warning at part6.v(24): truncated value with size 5 to match size of target (4)" {  } { { "part6.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part6/part6.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566752354714 "|part6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cycle cycle:cyc " "Elaborating entity \"cycle\" for hierarchy \"cycle:cyc\"" {  } { { "part6.v" "cyc" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part6/part6.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566752354728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpmram lpmram:ram1 " "Elaborating entity \"lpmram\" for hierarchy \"lpmram:ram1\"" {  } { { "part6.v" "ram1" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part6/part6.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566752354737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpmram:ram1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"lpmram:ram1\|altsyncram:altsyncram_component\"" {  } { { "lpmram.v" "altsyncram_component" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part6/lpmram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566752354823 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpmram:ram1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"lpmram:ram1\|altsyncram:altsyncram_component\"" {  } { { "lpmram.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part6/lpmram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566752354825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpmram:ram1\|altsyncram:altsyncram_component " "Instantiated megafunction \"lpmram:ram1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566752354826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566752354826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rammif.mif " "Parameter \"init_file\" = \"rammif.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566752354826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566752354826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=32x8 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=32x8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566752354826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566752354826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566752354826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566752354826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566752354826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566752354826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566752354826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566752354826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566752354826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566752354826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566752354826 ""}  } { { "lpmram.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part6/lpmram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566752354826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m0k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m0k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m0k1 " "Found entity 1: altsyncram_m0k1" {  } { { "db/altsyncram_m0k1.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part6/db/altsyncram_m0k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566752354870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566752354870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m0k1 lpmram:ram1\|altsyncram:altsyncram_component\|altsyncram_m0k1:auto_generated " "Elaborating entity \"altsyncram_m0k1\" for hierarchy \"lpmram:ram1\|altsyncram:altsyncram_component\|altsyncram_m0k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/omar/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566752354871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9ef2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9ef2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9ef2 " "Found entity 1: altsyncram_9ef2" {  } { { "db/altsyncram_9ef2.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part6/db/altsyncram_9ef2.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566752354910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566752354910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9ef2 lpmram:ram1\|altsyncram:altsyncram_component\|altsyncram_m0k1:auto_generated\|altsyncram_9ef2:altsyncram1 " "Elaborating entity \"altsyncram_9ef2\" for hierarchy \"lpmram:ram1\|altsyncram:altsyncram_component\|altsyncram_m0k1:auto_generated\|altsyncram_9ef2:altsyncram1\"" {  } { { "db/altsyncram_m0k1.tdf" "altsyncram1" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part6/db/altsyncram_m0k1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566752354911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5b92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5b92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5b92 " "Found entity 1: altsyncram_5b92" {  } { { "db/altsyncram_5b92.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part6/db/altsyncram_5b92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566752354951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566752354951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5b92 lpmram:ram1\|altsyncram:altsyncram_component\|altsyncram_m0k1:auto_generated\|altsyncram_9ef2:altsyncram1\|altsyncram_5b92:altsyncram3 " "Elaborating entity \"altsyncram_5b92\" for hierarchy \"lpmram:ram1\|altsyncram:altsyncram_component\|altsyncram_m0k1:auto_generated\|altsyncram_9ef2:altsyncram1\|altsyncram_5b92:altsyncram3\"" {  } { { "db/altsyncram_9ef2.tdf" "altsyncram3" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part6/db/altsyncram_9ef2.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566752354952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom lpmram:ram1\|altsyncram:altsyncram_component\|altsyncram_m0k1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"lpmram:ram1\|altsyncram:altsyncram_component\|altsyncram_m0k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_m0k1.tdf" "mgl_prim2" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part6/db/altsyncram_m0k1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566752355374 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpmram:ram1\|altsyncram:altsyncram_component\|altsyncram_m0k1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"lpmram:ram1\|altsyncram:altsyncram_component\|altsyncram_m0k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_m0k1.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part6/db/altsyncram_m0k1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566752355375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpmram:ram1\|altsyncram:altsyncram_component\|altsyncram_m0k1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"lpmram:ram1\|altsyncram:altsyncram_component\|altsyncram_m0k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566752355376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566752355376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566752355376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 858945592 " "Parameter \"NODE_NAME\" = \"858945592\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566752355376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32 " "Parameter \"NUMWORDS\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566752355376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566752355376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566752355376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 5 " "Parameter \"WIDTHAD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566752355376 ""}  } { { "db/altsyncram_m0k1.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part6/db/altsyncram_m0k1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566752355376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr lpmram:ram1\|altsyncram:altsyncram_component\|altsyncram_m0k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"lpmram:ram1\|altsyncram:altsyncram_component\|altsyncram_m0k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "/home/omar/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566752355395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:disp0 " "Elaborating entity \"display\" for hierarchy \"display:disp0\"" {  } { { "part6.v" "disp0" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part6/part6.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566752355403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_seven display:disp0\|hex_to_seven:zero " "Elaborating entity \"hex_to_seven\" for hierarchy \"display:disp0\|hex_to_seven:zero\"" {  } { { "part6.v" "zero" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part6/part6.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566752355407 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/omar/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "/home/omar/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1566752356586 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1566752356586 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "/home/omar/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566752356646 "|part6|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1566752356646 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1566752357104 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566752357104 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "351 " "Implemented 351 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1566752357191 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1566752357191 ""} { "Info" "ICUT_CUT_TM_LCELLS" "291 " "Implemented 291 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1566752357191 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1566752357191 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1566752357191 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "698 " "Peak virtual memory: 698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1566752357222 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 25 21:59:17 2019 " "Processing ended: Sun Aug 25 21:59:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1566752357222 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1566752357222 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1566752357222 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1566752357222 ""}
