module partsel_00342(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input [31:0] x1;
  input [31:0] x2;
  input signed [31:0] x3;
  wire signed [28:2] x4;
  wire signed [29:4] x5;
  wire [25:2] x6;
  wire [27:6] x7;
  wire signed [7:24] x8;
  wire signed [24:0] x9;
  wire [26:3] x10;
  wire signed [4:29] x11;
  wire [29:0] x12;
  wire [26:4] x13;
  wire signed [30:4] x14;
  wire [6:31] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire signed [31:0] y1;
  wire signed [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [25:1] p0 = 635365884;
  localparam signed [29:7] p1 = 936095301;
  localparam signed [31:2] p2 = 852698310;
  localparam signed [26:1] p3 = 970957043;
  assign x4 = {x0[13 -: 4], {p0[19 + s1 +: 2], (ctrl[0] || ctrl[0] && !ctrl[0] ? {2{x2[8 +: 2]}} : x0[16 +: 4])}};
  assign x5 = x4;
  assign x6 = p1[16 -: 2];
  assign x7 = {2{{x6, p0[29 + s1 -: 5]}}};
  assign x8 = {(x7[8 + s1 -: 3] | {((ctrl[2] && ctrl[2] && ctrl[1] ? (p0[22 + s3 +: 8] ^ ((((x2[11 +: 1] | x5) & p2[17 + s3]) | x2[23]) ^ (p1[12 +: 2] + (p3[20] | p2[19])))) : p3[10 + s0 -: 2]) ^ (p0[20 + s2 +: 7] & x0[23])), x3}), x0};
  assign x9 = p0[9 + s2];
  assign x10 = {(((!ctrl[0] && ctrl[0] && !ctrl[1] ? ((p2 | p0[9]) | ((x3[17 + s2 +: 6] | (x1[16 + s2 -: 8] ^ p1[16 +: 1])) - p3)) : {x9[4 + s2], x4}) & (!ctrl[3] && !ctrl[2] && ctrl[1] ? (p0 - x9[27 + s0 -: 1]) : {p0[6 + s0 +: 4], x5[7 + s1]})) + x3), p0[19 + s1 -: 8]};
  assign x11 = {2{x8[19 + s1]}};
  assign x12 = (p1[8] - x3[14 -: 1]);
  assign x13 = x1[16 + s2];
  assign x14 = (x6[17 + s0] + x13[21 + s3 -: 3]);
  assign x15 = (x0[21 + s0 -: 5] | x4[21 -: 3]);
  assign y0 = p0[9 + s2 +: 6];
  assign y1 = p0[23 -: 1];
  assign y2 = (!ctrl[1] && ctrl[2] && !ctrl[0] ? p2 : {{((!ctrl[3] && ctrl[3] || !ctrl[3] ? x2[14 +: 2] : x3[16 + s1 -: 6]) | {(p1[8 +: 2] ^ x10[15 + s2 +: 8]), p2[6 + s1 -: 7]}), (p2 | p0[12 -: 2])}, {2{p1}}});
  assign y3 = (x15[14 +: 1] + {2{x11[8 + s2]}});
endmodule
