<profile>

<section name = "Vivado HLS Report for 'toplevel'" level="0">
<item name = "Date">Fri Mar 11 16:04:16 2016
</item>
<item name = "Version">2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)</item>
<item name = "Project">md5core</item>
<item name = "Solution">solution1</item>
<item name = "Product family">spartan3e</item>
<item name = "Target device">xc3s500efg320-4</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">20.00</item>
<item name = "Clock uncertainty (ns)">2.50</item>
<item name = "Estimated clock period (ns)">16.16</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">33023, 33071, 33024, 33072, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_read">64, 112, 4 ~ 7, -, -, 16, no</column>
<column name="- loop_448">300, 300, 1, -, -, 300, no</column>
<column name="- loop_zero">448, 448, 1, -, -, 448, no</column>
<column name="- loop_md5">32200, 32200, 322, -, -, 100, no</column>
<column name=" + loop_main">320, 320, 5, -, -, 64, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, FF, LUT, MULT18x18</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, 0, 1705, -</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">2, -, -, -</column>
<column name="Multiplexer">-, -, 1120, -</column>
<column name="Register">-, 1236, -, -</column>
<specialColumn name="Available">20, 9312, 9312, 20</specialColumn>
<specialColumn name="Utilization (%)">10, 13, 30, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="BLA_U">toplevel_BLA, 2, 0, 0, 448, 32, 1, 14336</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="addr_fu_1342_p2">+, 0, 0, 9, 9, 9</column>
<column name="grp_fu_571_p2">+, 0, 0, 32, 32, 1</column>
<column name="i_1_fu_626_p2">+, 0, 0, 5, 5, 1</column>
<column name="i_V_fu_1097_p2">+, 0, 0, 7, 7, 1</column>
<column name="r_V_16_fu_1433_p2">+, 0, 0, 33, 1, 33</column>
<column name="r_V_17_fu_1444_p2">+, 0, 0, 33, 2, 33</column>
<column name="r_V_18_fu_1463_p2">+, 0, 0, 33, 2, 33</column>
<column name="r_V_1_fu_913_p2">+, 0, 0, 33, 2, 33</column>
<column name="r_V_2_fu_927_p2">+, 0, 0, 33, 2, 33</column>
<column name="r_V_3_fu_958_p2">+, 0, 0, 33, 1, 33</column>
<column name="r_V_4_fu_969_p2">+, 0, 0, 33, 2, 33</column>
<column name="r_V_5_fu_979_p2">+, 0, 0, 33, 2, 33</column>
<column name="r_V_fu_857_p2">+, 0, 0, 33, 1, 33</column>
<column name="t_V_1_fu_791_p2">+, 0, 0, 32, 1, 32</column>
<column name="t_V_2_fu_716_p2">+, 0, 0, 32, 32, 32</column>
<column name="t_V_3_fu_817_p2">+, 0, 0, 32, 32, 1</column>
<column name="this_assign_1_fu_1510_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp1_fu_1267_p2">+, 0, 0, 6, 1, 6</column>
<column name="tmp4_fu_1499_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp5_fu_1504_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_19_fu_941_p2">+, 0, 0, 32, 3, 32</column>
<column name="tmp_1_fu_696_p2">+, 0, 0, 32, 1, 32</column>
<column name="tmp_34_fu_1376_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_35_fu_1387_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_36_fu_1398_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_37_fu_1409_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_38_fu_1420_p2">+, 0, 0, 32, 32, 7</column>
<column name="tmp_42_fu_1277_p2">+, 0, 0, 8, 8, 8</column>
<column name="tmp_45_fu_1218_p2">+, 0, 0, 8, 3, 8</column>
<column name="tmp_54_fu_1566_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_6_fu_722_p2">+, 0, 0, 32, 32, 32</column>
<column name="r_V_30_fu_1520_p2">-, 0, 0, 5, 1, 5</column>
<column name="tmp_44_fu_1212_p2">-, 0, 0, 8, 8, 8</column>
<column name="tmp_46_fu_1175_p2">-, 0, 0, 9, 9, 9</column>
<column name="tmp_9_fu_706_p2">-, 0, 0, 6, 5, 6</column>
<column name="ap_sig_bdd_1220">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_1222">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_1224">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_1229">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_1231">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_200">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_225">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_397">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_84">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_90">and, 0, 0, 1, 1, 1</column>
<column name="r_V_24_fu_1293_p2">and, 0, 0, 32, 32, 32</column>
<column name="r_V_25_fu_1305_p2">and, 0, 0, 32, 32, 32</column>
<column name="r_V_26_fu_1229_p2">and, 0, 0, 32, 32, 32</column>
<column name="r_V_27_fu_1235_p2">and, 0, 0, 32, 32, 32</column>
<column name="exitcond1_fu_620_p2">icmp, 0, 0, 4, 5, 6</column>
<column name="exitcond2_fu_801_p2">icmp, 0, 0, 4, 6, 5</column>
<column name="exitcond_fu_1091_p2">icmp, 0, 0, 5, 7, 8</column>
<column name="icmp1_fu_728_p2">icmp, 0, 0, 5, 8, 1</column>
<column name="icmp2_fu_753_p2">icmp, 0, 0, 5, 8, 1</column>
<column name="icmp3_fu_1113_p2">icmp, 0, 0, 2, 3, 1</column>
<column name="icmp4_fu_1129_p2">icmp, 0, 0, 1, 2, 1</column>
<column name="icmp_fu_646_p2">icmp, 0, 0, 5, 8, 1</column>
<column name="tmp_10_fu_823_p2">icmp, 0, 0, 17, 32, 32</column>
<column name="tmp_28_fu_989_p2">icmp, 0, 0, 17, 32, 32</column>
<column name="tmp_29_fu_777_p2">icmp, 0, 0, 5, 8, 1</column>
<column name="tmp_43_fu_1135_p2">icmp, 0, 0, 5, 7, 6</column>
<column name="r_V_31_fu_1555_p2">lshr, 0, 0, 162, 32, 32</column>
<column name="r_V_11_fu_1241_p2">or, 0, 0, 32, 32, 32</column>
<column name="r_V_23_fu_1560_p2">or, 0, 0, 32, 32, 32</column>
<column name="r_V_28_fu_1141_p2">or, 0, 0, 32, 32, 32</column>
<column name="r_V_8_fu_1311_p2">or, 0, 0, 32, 32, 32</column>
<column name="r_V_29_fu_1547_p2">shl, 0, 0, 162, 32, 32</column>
<column name="grp_fu_596_p2">xor, 0, 0, 32, 32, 2</column>
<column name="lhs_V_6_fu_1299_p2">xor, 0, 0, 32, 32, 2</column>
<column name="r_V_12_fu_1188_p2">xor, 0, 0, 32, 32, 32</column>
<column name="r_V_14_fu_1147_p2">xor, 0, 0, 32, 32, 32</column>
<column name="tmp2_fu_1182_p2">xor, 0, 0, 32, 32, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="BLA_address0">54, 13, 9, 117</column>
<column name="BLA_address1">36, 9, 9, 81</column>
<column name="BLA_d0">128, 9, 32, 288</column>
<column name="BLA_d1">64, 5, 32, 160</column>
<column name="a_V">32, 2, 32, 64</column>
<column name="ap_NS_fsm">36, 24, 1, 24</column>
<column name="b_V">32, 2, 32, 64</column>
<column name="c_V">32, 2, 32, 64</column>
<column name="d_V">32, 2, 32, 64</column>
<column name="f_V">64, 4, 32, 128</column>
<column name="h0_V">32, 2, 32, 64</column>
<column name="h1_V">32, 2, 32, 64</column>
<column name="h2_V">32, 2, 32, 64</column>
<column name="h3_V">32, 2, 32, 64</column>
<column name="i_reg_409">5, 2, 5, 10</column>
<column name="initial_length_V">32, 2, 32, 64</column>
<column name="initial_length_V_load4_reg_444">32, 2, 32, 64</column>
<column name="initial_length_V_load5_reg_433">32, 2, 32, 64</column>
<column name="initial_length_V_load6_reg_422">32, 2, 32, 64</column>
<column name="initial_length_V_load_reg_395">32, 3, 32, 96</column>
<column name="lhs_V_1_reg_512">32, 2, 32, 64</column>
<column name="lhs_V_2_reg_500">32, 2, 32, 64</column>
<column name="lhs_V_3_reg_488">32, 2, 32, 64</column>
<column name="lhs_V_4_reg_476">32, 2, 32, 64</column>
<column name="output_V_V_din">64, 5, 32, 160</column>
<column name="storemerge1179_in_reg_466">32, 2, 32, 64</column>
<column name="storemerge1182_in_phi_fu_550_p6">18, 4, 9, 36</column>
<column name="storemerge2_phi_fu_561_p4">4, 3, 4, 12</column>
<column name="storemerge_in_reg_456">32, 2, 32, 64</column>
<column name="storemerge_reg_523">32, 2, 32, 64</column>
<column name="t_V_6_reg_535">7, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="BLA_load_reg_1926">32, 0, 32, 0</column>
<column name="a_V">32, 0, 32, 0</column>
<column name="ap_CS_fsm">23, 0, 23, 0</column>
<column name="b_V">32, 0, 32, 0</column>
<column name="c_V">32, 0, 32, 0</column>
<column name="d_V">32, 0, 32, 0</column>
<column name="f_V">32, 0, 32, 0</column>
<column name="h0_V">32, 0, 32, 0</column>
<column name="h0_V_load_reg_1849">32, 0, 32, 0</column>
<column name="h1_V">32, 0, 32, 0</column>
<column name="h1_V_load_reg_1854">32, 0, 32, 0</column>
<column name="h2_V">32, 0, 32, 0</column>
<column name="h2_V_load_reg_1859">32, 0, 32, 0</column>
<column name="h3_V">32, 0, 32, 0</column>
<column name="h3_V_load_reg_1864">32, 0, 32, 0</column>
<column name="i_1_reg_1728">5, 0, 5, 0</column>
<column name="i_V_reg_1872">7, 0, 7, 0</column>
<column name="i_reg_409">5, 0, 5, 0</column>
<column name="initial_length_V">32, 0, 32, 0</column>
<column name="initial_length_V_load4_reg_444">32, 0, 32, 0</column>
<column name="initial_length_V_load5_reg_433">32, 0, 32, 0</column>
<column name="initial_length_V_load6_reg_422">32, 0, 32, 0</column>
<column name="initial_length_V_load_reg_395">32, 0, 32, 0</column>
<column name="lhs_V_14_cast_reg_1936">32, 0, 33, 1</column>
<column name="lhs_V_1_cast_reg_1814">32, 0, 33, 1</column>
<column name="lhs_V_1_reg_512">32, 0, 32, 0</column>
<column name="lhs_V_2_cast_reg_1840">32, 0, 33, 1</column>
<column name="lhs_V_2_reg_500">32, 0, 32, 0</column>
<column name="lhs_V_3_reg_488">32, 0, 32, 0</column>
<column name="lhs_V_4_reg_476">32, 0, 32, 0</column>
<column name="phitmp148_i_reg_1820">8, 0, 8, 0</column>
<column name="phitmp149_i_reg_1825">8, 0, 8, 0</column>
<column name="phitmp_reg_1780">8, 0, 8, 0</column>
<column name="r_V_30_reg_1982">5, 0, 5, 0</column>
<column name="storemerge1179_in_reg_466">32, 0, 32, 0</column>
<column name="storemerge_in_reg_456">32, 0, 32, 0</column>
<column name="storemerge_reg_523">32, 0, 32, 0</column>
<column name="t_V_2_reg_1755">32, 0, 32, 0</column>
<column name="t_V_6_reg_535">7, 0, 7, 0</column>
<column name="this_assign_1_reg_1971">32, 0, 32, 0</column>
<column name="tmp_11_reg_1741">8, 0, 8, 0</column>
<column name="tmp_19_reg_1835">32, 0, 32, 0</column>
<column name="tmp_30_reg_1830">3, 0, 3, 0</column>
<column name="tmp_49_reg_1891">32, 0, 32, 0</column>
<column name="tmp_65_reg_1931">8, 0, 8, 0</column>
<column name="tmp_66_reg_1951">8, 0, 8, 0</column>
<column name="tmp_67_reg_1956">8, 0, 8, 0</column>
<column name="tmp_69_reg_1977">5, 0, 5, 0</column>
<column name="tmp_6_reg_1764">32, 0, 32, 0</column>
<column name="tmp_V_4_reg_1734">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, toplevel, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_none, toplevel, return value</column>
<column name="input_V_V_dout">in, 32, ap_fifo, input_V_V, pointer</column>
<column name="input_V_V_empty_n">in, 1, ap_fifo, input_V_V, pointer</column>
<column name="input_V_V_read">out, 1, ap_fifo, input_V_V, pointer</column>
<column name="output_V_V_din">out, 32, ap_fifo, output_V_V, pointer</column>
<column name="output_V_V_full_n">in, 1, ap_fifo, output_V_V, pointer</column>
<column name="output_V_V_write">out, 1, ap_fifo, output_V_V, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">16.16</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'this_assign_2', md5core/solution1/src/toplevel.cpp:146">zext, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'r.V', md5core/solution1/src/toplevel.cpp:28->md5core/solution1/src/toplevel.cpp:146">shl, 7.28, 7.28, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'r.V', md5core/solution1/src/toplevel.cpp:28->md5core/solution1/src/toplevel.cpp:146">or, 2.00, 9.28, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_54', md5core/solution1/src/toplevel.cpp:146">add, 4.22, 13.50, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="md5core/solution1/src/toplevel.cpp:146">store, 2.66, 16.16, &apos;tmp_54&apos;, md5core/solution1/src/toplevel.cpp:146, -, -, -, -, -, -, -, &apos;b_V&apos;, -, -</column>
</table>
</item>
</section>
</profile>
