
Lab2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000927c  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002a08  0800942c  0800942c  0000a42c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800be34  0800be34  0000d0d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800be34  0800be34  0000ce34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800be3c  0800be3c  0000d0d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800be3c  0800be3c  0000ce3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800be40  0800be40  0000ce40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000d8  20000000  0800be44  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000d0d8  2**0
                  CONTENTS
 10 .bss          00004600  200000d8  200000d8  0000d0d8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200046d8  200046d8  0000d0d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000d0d8  2**0
                  CONTENTS, READONLY
 13 .debug_info   000216b6  00000000  00000000  0000d108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004bf4  00000000  00000000  0002e7be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001e30  00000000  00000000  000333b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000175e  00000000  00000000  000351e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028eb7  00000000  00000000  00036946  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000229dc  00000000  00000000  0005f7fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f0826  00000000  00000000  000821d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001729ff  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000848c  00000000  00000000  00172a44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000058  00000000  00000000  0017aed0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200000d8 	.word	0x200000d8
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08009414 	.word	0x08009414

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200000dc 	.word	0x200000dc
 80001ec:	08009414 	.word	0x08009414

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005bc:	b480      	push	{r7}
 80005be:	b085      	sub	sp, #20
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	60f8      	str	r0, [r7, #12]
 80005c4:	60b9      	str	r1, [r7, #8]
 80005c6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005c8:	68fb      	ldr	r3, [r7, #12]
 80005ca:	4a07      	ldr	r2, [pc, #28]	@ (80005e8 <vApplicationGetIdleTaskMemory+0x2c>)
 80005cc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005ce:	68bb      	ldr	r3, [r7, #8]
 80005d0:	4a06      	ldr	r2, [pc, #24]	@ (80005ec <vApplicationGetIdleTaskMemory+0x30>)
 80005d2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	2280      	movs	r2, #128	@ 0x80
 80005d8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005da:	bf00      	nop
 80005dc:	3714      	adds	r7, #20
 80005de:	46bd      	mov	sp, r7
 80005e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop
 80005e8:	200000f4 	.word	0x200000f4
 80005ec:	20000194 	.word	0x20000194

080005f0 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80005f0:	b590      	push	{r4, r7, lr}
 80005f2:	b089      	sub	sp, #36	@ 0x24
 80005f4:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80005f6:	f002 fc29 	bl	8002e4c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80005fa:	f000 f925 	bl	8000848 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80005fe:	f000 fb49 	bl	8000c94 <MX_GPIO_Init>
	MX_DMA2D_Init();
 8000602:	f000 f98b 	bl	800091c <MX_DMA2D_Init>
	MX_FMC_Init();
 8000606:	f000 faf7 	bl	8000bf8 <MX_FMC_Init>
	MX_I2C3_Init();
 800060a:	f000 f9b9 	bl	8000980 <MX_I2C3_Init>
	MX_LTDC_Init();
 800060e:	f000 f9f7 	bl	8000a00 <MX_LTDC_Init>
	MX_SPI5_Init();
 8000612:	f000 fabb 	bl	8000b8c <MX_SPI5_Init>
	MX_RNG_Init();
 8000616:	f000 faa5 	bl	8000b64 <MX_RNG_Init>
	/* USER CODE BEGIN 2 */
	BSP_LCD_Init();
 800061a:	f001 fc85 	bl	8001f28 <BSP_LCD_Init>
	BSP_LCD_LayerDefaultInit(1, LCD_FRAME_BUFFER); // Initialize layer 1
 800061e:	f04f 4150 	mov.w	r1, #3489660928	@ 0xd0000000
 8000622:	2001      	movs	r0, #1
 8000624:	f001 fd02 	bl	800202c <BSP_LCD_LayerDefaultInit>
	BSP_LCD_SelectLayer(1); // Set layer 1 as the foreground layer
 8000628:	2001      	movs	r0, #1
 800062a:	f001 fd63 	bl	80020f4 <BSP_LCD_SelectLayer>
	BSP_LCD_Clear(LCD_COLOR_BLUE); // Clear LCD
 800062e:	487c      	ldr	r0, [pc, #496]	@ (8000820 <main+0x230>)
 8000630:	f001 fe0e 	bl	8002250 <BSP_LCD_Clear>
	BSP_LCD_SetColorKeying(1, LCD_COLOR_WHITE);
 8000634:	f04f 31ff 	mov.w	r1, #4294967295
 8000638:	2001      	movs	r0, #1
 800063a:	f001 fda9 	bl	8002190 <BSP_LCD_SetColorKeying>
	BSP_LCD_SetLayerVisible(1, DISABLE);
 800063e:	2100      	movs	r1, #0
 8000640:	2001      	movs	r0, #1
 8000642:	f001 fd67 	bl	8002114 <BSP_LCD_SetLayerVisible>
	BSP_LCD_LayerDefaultInit(0, LCD_FRAME_BUFFER + 0x130000); // Initialize layer 0
 8000646:	4977      	ldr	r1, [pc, #476]	@ (8000824 <main+0x234>)
 8000648:	2000      	movs	r0, #0
 800064a:	f001 fcef 	bl	800202c <BSP_LCD_LayerDefaultInit>
	BSP_LCD_SelectLayer(0); // Set layer 0 as foreground
 800064e:	2000      	movs	r0, #0
 8000650:	f001 fd50 	bl	80020f4 <BSP_LCD_SelectLayer>
	BSP_LCD_DisplayOn();
 8000654:	f002 f832 	bl	80026bc <BSP_LCD_DisplayOn>
	BSP_LCD_Clear(LCD_COLOR_WHITE);
 8000658:	f04f 30ff 	mov.w	r0, #4294967295
 800065c:	f001 fdf8 	bl	8002250 <BSP_LCD_Clear>
	BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8000660:	f04f 30ff 	mov.w	r0, #4294967295
 8000664:	f001 fdc0 	bl	80021e8 <BSP_LCD_SetBackColor>
	BSP_LCD_SetFont(&Font20);
 8000668:	486f      	ldr	r0, [pc, #444]	@ (8000828 <main+0x238>)
 800066a:	f001 fdd7 	bl	800221c <BSP_LCD_SetFont>
	for (i = 0; i < 5; i++) {
 800066e:	2300      	movs	r3, #0
 8000670:	617b      	str	r3, [r7, #20]
 8000672:	e06b      	b.n	800074c <main+0x15c>
		for (j = 0; j < 2; j++) {
 8000674:	2300      	movs	r3, #0
 8000676:	613b      	str	r3, [r7, #16]
 8000678:	e062      	b.n	8000740 <main+0x150>
			BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
 800067a:	f04f 20ff 	mov.w	r0, #4278255360	@ 0xff00ff00
 800067e:	f001 fd9b 	bl	80021b8 <BSP_LCD_SetTextColor>
			BSP_LCD_SetBackColor(LCD_COLOR_GREEN);
 8000682:	f04f 20ff 	mov.w	r0, #4278255360	@ 0xff00ff00
 8000686:	f001 fdaf 	bl	80021e8 <BSP_LCD_SetBackColor>
			BSP_LCD_FillRect(20 + 165 * j, 10 + 60 * i, 40, 30);
 800068a:	693b      	ldr	r3, [r7, #16]
 800068c:	b29b      	uxth	r3, r3
 800068e:	461a      	mov	r2, r3
 8000690:	0092      	lsls	r2, r2, #2
 8000692:	4413      	add	r3, r2
 8000694:	461a      	mov	r2, r3
 8000696:	0151      	lsls	r1, r2, #5
 8000698:	461a      	mov	r2, r3
 800069a:	460b      	mov	r3, r1
 800069c:	4413      	add	r3, r2
 800069e:	b29b      	uxth	r3, r3
 80006a0:	3314      	adds	r3, #20
 80006a2:	b298      	uxth	r0, r3
 80006a4:	697b      	ldr	r3, [r7, #20]
 80006a6:	b29b      	uxth	r3, r3
 80006a8:	461a      	mov	r2, r3
 80006aa:	0112      	lsls	r2, r2, #4
 80006ac:	1ad3      	subs	r3, r2, r3
 80006ae:	009b      	lsls	r3, r3, #2
 80006b0:	b29b      	uxth	r3, r3
 80006b2:	330a      	adds	r3, #10
 80006b4:	b299      	uxth	r1, r3
 80006b6:	231e      	movs	r3, #30
 80006b8:	2228      	movs	r2, #40	@ 0x28
 80006ba:	f001 ffa5 	bl	8002608 <BSP_LCD_FillRect>
			BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 80006be:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 80006c2:	f001 fd79 	bl	80021b8 <BSP_LCD_SetTextColor>
			BSP_LCD_DrawRect(20 + 165 * j, 10 + 60 * i, 40, 30);
 80006c6:	693b      	ldr	r3, [r7, #16]
 80006c8:	b29b      	uxth	r3, r3
 80006ca:	461a      	mov	r2, r3
 80006cc:	0092      	lsls	r2, r2, #2
 80006ce:	4413      	add	r3, r2
 80006d0:	461a      	mov	r2, r3
 80006d2:	0151      	lsls	r1, r2, #5
 80006d4:	461a      	mov	r2, r3
 80006d6:	460b      	mov	r3, r1
 80006d8:	4413      	add	r3, r2
 80006da:	b29b      	uxth	r3, r3
 80006dc:	3314      	adds	r3, #20
 80006de:	b298      	uxth	r0, r3
 80006e0:	697b      	ldr	r3, [r7, #20]
 80006e2:	b29b      	uxth	r3, r3
 80006e4:	461a      	mov	r2, r3
 80006e6:	0112      	lsls	r2, r2, #4
 80006e8:	1ad3      	subs	r3, r2, r3
 80006ea:	009b      	lsls	r3, r3, #2
 80006ec:	b29b      	uxth	r3, r3
 80006ee:	330a      	adds	r3, #10
 80006f0:	b299      	uxth	r1, r3
 80006f2:	231e      	movs	r3, #30
 80006f4:	2228      	movs	r2, #40	@ 0x28
 80006f6:	f001 ff55 	bl	80025a4 <BSP_LCD_DrawRect>
			sprintf(num, "%d", i);
 80006fa:	463b      	mov	r3, r7
 80006fc:	697a      	ldr	r2, [r7, #20]
 80006fe:	494b      	ldr	r1, [pc, #300]	@ (800082c <main+0x23c>)
 8000700:	4618      	mov	r0, r3
 8000702:	f008 f989 	bl	8008a18 <siprintf>
			BSP_LCD_DisplayStringAt(35 + 165 * j, 20 + 60 * i, (uint8_t*) num,
 8000706:	693b      	ldr	r3, [r7, #16]
 8000708:	b29b      	uxth	r3, r3
 800070a:	461a      	mov	r2, r3
 800070c:	0092      	lsls	r2, r2, #2
 800070e:	4413      	add	r3, r2
 8000710:	461a      	mov	r2, r3
 8000712:	0151      	lsls	r1, r2, #5
 8000714:	461a      	mov	r2, r3
 8000716:	460b      	mov	r3, r1
 8000718:	4413      	add	r3, r2
 800071a:	b29b      	uxth	r3, r3
 800071c:	3323      	adds	r3, #35	@ 0x23
 800071e:	b298      	uxth	r0, r3
 8000720:	697b      	ldr	r3, [r7, #20]
 8000722:	b29b      	uxth	r3, r3
 8000724:	461a      	mov	r2, r3
 8000726:	0112      	lsls	r2, r2, #4
 8000728:	1ad3      	subs	r3, r2, r3
 800072a:	009b      	lsls	r3, r3, #2
 800072c:	b29b      	uxth	r3, r3
 800072e:	3314      	adds	r3, #20
 8000730:	b299      	uxth	r1, r3
 8000732:	463a      	mov	r2, r7
 8000734:	2303      	movs	r3, #3
 8000736:	f001 fdf7 	bl	8002328 <BSP_LCD_DisplayStringAt>
		for (j = 0; j < 2; j++) {
 800073a:	693b      	ldr	r3, [r7, #16]
 800073c:	3301      	adds	r3, #1
 800073e:	613b      	str	r3, [r7, #16]
 8000740:	693b      	ldr	r3, [r7, #16]
 8000742:	2b01      	cmp	r3, #1
 8000744:	dd99      	ble.n	800067a <main+0x8a>
	for (i = 0; i < 5; i++) {
 8000746:	697b      	ldr	r3, [r7, #20]
 8000748:	3301      	adds	r3, #1
 800074a:	617b      	str	r3, [r7, #20]
 800074c:	697b      	ldr	r3, [r7, #20]
 800074e:	2b04      	cmp	r3, #4
 8000750:	dd90      	ble.n	8000674 <main+0x84>
					LEFT_MODE);
		}
	}
	for (i = 5; i > 0; i--) {
 8000752:	2305      	movs	r3, #5
 8000754:	617b      	str	r3, [r7, #20]
 8000756:	e01a      	b.n	800078e <main+0x19e>
		BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8000758:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 800075c:	f001 fd2c 	bl	80021b8 <BSP_LCD_SetTextColor>
		BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8000760:	f04f 30ff 	mov.w	r0, #4294967295
 8000764:	f001 fd40 	bl	80021e8 <BSP_LCD_SetBackColor>
		sprintf(num, "%d", i);
 8000768:	463b      	mov	r3, r7
 800076a:	697a      	ldr	r2, [r7, #20]
 800076c:	492f      	ldr	r1, [pc, #188]	@ (800082c <main+0x23c>)
 800076e:	4618      	mov	r0, r3
 8000770:	f008 f952 	bl	8008a18 <siprintf>
		BSP_LCD_DisplayStringAt(115, 50, (uint8_t*) num, LEFT_MODE);
 8000774:	463a      	mov	r2, r7
 8000776:	2303      	movs	r3, #3
 8000778:	2132      	movs	r1, #50	@ 0x32
 800077a:	2073      	movs	r0, #115	@ 0x73
 800077c:	f001 fdd4 	bl	8002328 <BSP_LCD_DisplayStringAt>
		HAL_Delay(1000);
 8000780:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000784:	f002 fba4 	bl	8002ed0 <HAL_Delay>
	for (i = 5; i > 0; i--) {
 8000788:	697b      	ldr	r3, [r7, #20]
 800078a:	3b01      	subs	r3, #1
 800078c:	617b      	str	r3, [r7, #20]
 800078e:	697b      	ldr	r3, [r7, #20]
 8000790:	2b00      	cmp	r3, #0
 8000792:	dce1      	bgt.n	8000758 <main+0x168>
	/* Create the thread(s) */
	/* definition and creation of defaultTask */
	//osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
	//defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
	/* USER CODE BEGIN RTOS_THREADS */
	for (i = 0; i < 5; i++) {
 8000794:	2300      	movs	r3, #0
 8000796:	617b      	str	r3, [r7, #20]
 8000798:	e036      	b.n	8000808 <main+0x218>
		if (xTaskCreate((TaskFunction_t) MyTask, pTaskName[i], (uint16_t) 256,
 800079a:	697a      	ldr	r2, [r7, #20]
 800079c:	4613      	mov	r3, r2
 800079e:	005b      	lsls	r3, r3, #1
 80007a0:	4413      	add	r3, r2
 80007a2:	4a23      	ldr	r2, [pc, #140]	@ (8000830 <main+0x240>)
 80007a4:	1899      	adds	r1, r3, r2
				&pTaskArg[i], pTaskPriority[i],
 80007a6:	697b      	ldr	r3, [r7, #20]
 80007a8:	009b      	lsls	r3, r3, #2
 80007aa:	4a22      	ldr	r2, [pc, #136]	@ (8000834 <main+0x244>)
 80007ac:	441a      	add	r2, r3
 80007ae:	4822      	ldr	r0, [pc, #136]	@ (8000838 <main+0x248>)
 80007b0:	697b      	ldr	r3, [r7, #20]
 80007b2:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
		if (xTaskCreate((TaskFunction_t) MyTask, pTaskName[i], (uint16_t) 256,
 80007b6:	461c      	mov	r4, r3
				(TaskHandle_t*) &pTaskHandle[i])!=pdPASS)
 80007b8:	697b      	ldr	r3, [r7, #20]
 80007ba:	009b      	lsls	r3, r3, #2
 80007bc:	481f      	ldr	r0, [pc, #124]	@ (800083c <main+0x24c>)
 80007be:	4403      	add	r3, r0
		if (xTaskCreate((TaskFunction_t) MyTask, pTaskName[i], (uint16_t) 256,
 80007c0:	9301      	str	r3, [sp, #4]
 80007c2:	9400      	str	r4, [sp, #0]
 80007c4:	4613      	mov	r3, r2
 80007c6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80007ca:	481d      	ldr	r0, [pc, #116]	@ (8000840 <main+0x250>)
 80007cc:	f006 fe34 	bl	8007438 <xTaskCreate>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b01      	cmp	r3, #1
 80007d4:	d002      	beq.n	80007dc <main+0x1ec>
			return -1;
 80007d6:	f04f 33ff 	mov.w	r3, #4294967295
 80007da:	e01c      	b.n	8000816 <main+0x226>
		if ((myQueueHandle[i] = xQueueCreate(10, 4)) == NULL)
 80007dc:	2200      	movs	r2, #0
 80007de:	2104      	movs	r1, #4
 80007e0:	200a      	movs	r0, #10
 80007e2:	f006 faf7 	bl	8006dd4 <xQueueGenericCreate>
 80007e6:	4602      	mov	r2, r0
 80007e8:	4916      	ldr	r1, [pc, #88]	@ (8000844 <main+0x254>)
 80007ea:	697b      	ldr	r3, [r7, #20]
 80007ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80007f0:	4a14      	ldr	r2, [pc, #80]	@ (8000844 <main+0x254>)
 80007f2:	697b      	ldr	r3, [r7, #20]
 80007f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d102      	bne.n	8000802 <main+0x212>
			return -1;
 80007fc:	f04f 33ff 	mov.w	r3, #4294967295
 8000800:	e009      	b.n	8000816 <main+0x226>
	for (i = 0; i < 5; i++) {
 8000802:	697b      	ldr	r3, [r7, #20]
 8000804:	3301      	adds	r3, #1
 8000806:	617b      	str	r3, [r7, #20]
 8000808:	697b      	ldr	r3, [r7, #20]
 800080a:	2b04      	cmp	r3, #4
 800080c:	ddc5      	ble.n	800079a <main+0x1aa>
	}

	/* USER CODE END RTOS_THREADS */

	/* Start scheduler */
	osKernelStart();
 800080e:	f006 f9a7 	bl	8006b60 <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 8000812:	bf00      	nop
 8000814:	e7fd      	b.n	8000812 <main+0x222>
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
	}
	/* USER CODE END 3 */
}
 8000816:	4618      	mov	r0, r3
 8000818:	371c      	adds	r7, #28
 800081a:	46bd      	mov	sp, r7
 800081c:	bd90      	pop	{r4, r7, pc}
 800081e:	bf00      	nop
 8000820:	ff0000ff 	.word	0xff0000ff
 8000824:	d0130000 	.word	0xd0130000
 8000828:	20000070 	.word	0x20000070
 800082c:	0800942c 	.word	0x0800942c
 8000830:	08009440 	.word	0x08009440
 8000834:	20000000 	.word	0x20000000
 8000838:	20000014 	.word	0x20000014
 800083c:	2000056c 	.word	0x2000056c
 8000840:	08000e55 	.word	0x08000e55
 8000844:	20000580 	.word	0x20000580

08000848 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000848:	b580      	push	{r7, lr}
 800084a:	b094      	sub	sp, #80	@ 0x50
 800084c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800084e:	f107 0320 	add.w	r3, r7, #32
 8000852:	2230      	movs	r2, #48	@ 0x30
 8000854:	2100      	movs	r1, #0
 8000856:	4618      	mov	r0, r3
 8000858:	f008 f900 	bl	8008a5c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800085c:	f107 030c 	add.w	r3, r7, #12
 8000860:	2200      	movs	r2, #0
 8000862:	601a      	str	r2, [r3, #0]
 8000864:	605a      	str	r2, [r3, #4]
 8000866:	609a      	str	r2, [r3, #8]
 8000868:	60da      	str	r2, [r3, #12]
 800086a:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 800086c:	2300      	movs	r3, #0
 800086e:	60bb      	str	r3, [r7, #8]
 8000870:	4b28      	ldr	r3, [pc, #160]	@ (8000914 <SystemClock_Config+0xcc>)
 8000872:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000874:	4a27      	ldr	r2, [pc, #156]	@ (8000914 <SystemClock_Config+0xcc>)
 8000876:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800087a:	6413      	str	r3, [r2, #64]	@ 0x40
 800087c:	4b25      	ldr	r3, [pc, #148]	@ (8000914 <SystemClock_Config+0xcc>)
 800087e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000880:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000884:	60bb      	str	r3, [r7, #8]
 8000886:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000888:	2300      	movs	r3, #0
 800088a:	607b      	str	r3, [r7, #4]
 800088c:	4b22      	ldr	r3, [pc, #136]	@ (8000918 <SystemClock_Config+0xd0>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000894:	4a20      	ldr	r2, [pc, #128]	@ (8000918 <SystemClock_Config+0xd0>)
 8000896:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800089a:	6013      	str	r3, [r2, #0]
 800089c:	4b1e      	ldr	r3, [pc, #120]	@ (8000918 <SystemClock_Config+0xd0>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80008a4:	607b      	str	r3, [r7, #4]
 80008a6:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80008a8:	2301      	movs	r3, #1
 80008aa:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80008ac:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80008b0:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008b2:	2302      	movs	r3, #2
 80008b4:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80008b6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80008ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 4;
 80008bc:	2304      	movs	r3, #4
 80008be:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 72;
 80008c0:	2348      	movs	r3, #72	@ 0x48
 80008c2:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80008c4:	2302      	movs	r3, #2
 80008c6:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 3;
 80008c8:	2303      	movs	r3, #3
 80008ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80008cc:	f107 0320 	add.w	r3, r7, #32
 80008d0:	4618      	mov	r0, r3
 80008d2:	f003 ffed 	bl	80048b0 <HAL_RCC_OscConfig>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d001      	beq.n	80008e0 <SystemClock_Config+0x98>
		Error_Handler();
 80008dc:	f000 fbb0 	bl	8001040 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80008e0:	230f      	movs	r3, #15
 80008e2:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008e4:	2302      	movs	r3, #2
 80008e6:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008e8:	2300      	movs	r3, #0
 80008ea:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80008ec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008f0:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008f2:	2300      	movs	r3, #0
 80008f4:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 80008f6:	f107 030c 	add.w	r3, r7, #12
 80008fa:	2102      	movs	r1, #2
 80008fc:	4618      	mov	r0, r3
 80008fe:	f004 fa4f 	bl	8004da0 <HAL_RCC_ClockConfig>
 8000902:	4603      	mov	r3, r0
 8000904:	2b00      	cmp	r3, #0
 8000906:	d001      	beq.n	800090c <SystemClock_Config+0xc4>
		Error_Handler();
 8000908:	f000 fb9a 	bl	8001040 <Error_Handler>
	}
}
 800090c:	bf00      	nop
 800090e:	3750      	adds	r7, #80	@ 0x50
 8000910:	46bd      	mov	sp, r7
 8000912:	bd80      	pop	{r7, pc}
 8000914:	40023800 	.word	0x40023800
 8000918:	40007000 	.word	0x40007000

0800091c <MX_DMA2D_Init>:
/**
 * @brief DMA2D Initialization Function
 * @param None
 * @retval None
 */
static void MX_DMA2D_Init(void) {
 800091c:	b580      	push	{r7, lr}
 800091e:	af00      	add	r7, sp, #0
	/* USER CODE END DMA2D_Init 0 */

	/* USER CODE BEGIN DMA2D_Init 1 */

	/* USER CODE END DMA2D_Init 1 */
	hdma2d.Instance = DMA2D;
 8000920:	4b15      	ldr	r3, [pc, #84]	@ (8000978 <MX_DMA2D_Init+0x5c>)
 8000922:	4a16      	ldr	r2, [pc, #88]	@ (800097c <MX_DMA2D_Init+0x60>)
 8000924:	601a      	str	r2, [r3, #0]
	hdma2d.Init.Mode = DMA2D_M2M;
 8000926:	4b14      	ldr	r3, [pc, #80]	@ (8000978 <MX_DMA2D_Init+0x5c>)
 8000928:	2200      	movs	r2, #0
 800092a:	605a      	str	r2, [r3, #4]
	hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 800092c:	4b12      	ldr	r3, [pc, #72]	@ (8000978 <MX_DMA2D_Init+0x5c>)
 800092e:	2200      	movs	r2, #0
 8000930:	609a      	str	r2, [r3, #8]
	hdma2d.Init.OutputOffset = 0;
 8000932:	4b11      	ldr	r3, [pc, #68]	@ (8000978 <MX_DMA2D_Init+0x5c>)
 8000934:	2200      	movs	r2, #0
 8000936:	60da      	str	r2, [r3, #12]
	hdma2d.LayerCfg[1].InputOffset = 0;
 8000938:	4b0f      	ldr	r3, [pc, #60]	@ (8000978 <MX_DMA2D_Init+0x5c>)
 800093a:	2200      	movs	r2, #0
 800093c:	629a      	str	r2, [r3, #40]	@ 0x28
	hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 800093e:	4b0e      	ldr	r3, [pc, #56]	@ (8000978 <MX_DMA2D_Init+0x5c>)
 8000940:	2200      	movs	r2, #0
 8000942:	62da      	str	r2, [r3, #44]	@ 0x2c
	hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8000944:	4b0c      	ldr	r3, [pc, #48]	@ (8000978 <MX_DMA2D_Init+0x5c>)
 8000946:	2200      	movs	r2, #0
 8000948:	631a      	str	r2, [r3, #48]	@ 0x30
	hdma2d.LayerCfg[1].InputAlpha = 0;
 800094a:	4b0b      	ldr	r3, [pc, #44]	@ (8000978 <MX_DMA2D_Init+0x5c>)
 800094c:	2200      	movs	r2, #0
 800094e:	635a      	str	r2, [r3, #52]	@ 0x34
	if (HAL_DMA2D_Init(&hdma2d) != HAL_OK) {
 8000950:	4809      	ldr	r0, [pc, #36]	@ (8000978 <MX_DMA2D_Init+0x5c>)
 8000952:	f002 fd81 	bl	8003458 <HAL_DMA2D_Init>
 8000956:	4603      	mov	r3, r0
 8000958:	2b00      	cmp	r3, #0
 800095a:	d001      	beq.n	8000960 <MX_DMA2D_Init+0x44>
		Error_Handler();
 800095c:	f000 fb70 	bl	8001040 <Error_Handler>
	}
	if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK) {
 8000960:	2101      	movs	r1, #1
 8000962:	4805      	ldr	r0, [pc, #20]	@ (8000978 <MX_DMA2D_Init+0x5c>)
 8000964:	f002 fed6 	bl	8003714 <HAL_DMA2D_ConfigLayer>
 8000968:	4603      	mov	r3, r0
 800096a:	2b00      	cmp	r3, #0
 800096c:	d001      	beq.n	8000972 <MX_DMA2D_Init+0x56>
		Error_Handler();
 800096e:	f000 fb67 	bl	8001040 <Error_Handler>
	}
	/* USER CODE BEGIN DMA2D_Init 2 */

	/* USER CODE END DMA2D_Init 2 */

}
 8000972:	bf00      	nop
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	20000394 	.word	0x20000394
 800097c:	4002b000 	.word	0x4002b000

08000980 <MX_I2C3_Init>:
/**
 * @brief I2C3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C3_Init(void) {
 8000980:	b580      	push	{r7, lr}
 8000982:	af00      	add	r7, sp, #0
	/* USER CODE END I2C3_Init 0 */

	/* USER CODE BEGIN I2C3_Init 1 */

	/* USER CODE END I2C3_Init 1 */
	hi2c3.Instance = I2C3;
 8000984:	4b1b      	ldr	r3, [pc, #108]	@ (80009f4 <MX_I2C3_Init+0x74>)
 8000986:	4a1c      	ldr	r2, [pc, #112]	@ (80009f8 <MX_I2C3_Init+0x78>)
 8000988:	601a      	str	r2, [r3, #0]
	hi2c3.Init.ClockSpeed = 100000;
 800098a:	4b1a      	ldr	r3, [pc, #104]	@ (80009f4 <MX_I2C3_Init+0x74>)
 800098c:	4a1b      	ldr	r2, [pc, #108]	@ (80009fc <MX_I2C3_Init+0x7c>)
 800098e:	605a      	str	r2, [r3, #4]
	hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000990:	4b18      	ldr	r3, [pc, #96]	@ (80009f4 <MX_I2C3_Init+0x74>)
 8000992:	2200      	movs	r2, #0
 8000994:	609a      	str	r2, [r3, #8]
	hi2c3.Init.OwnAddress1 = 0;
 8000996:	4b17      	ldr	r3, [pc, #92]	@ (80009f4 <MX_I2C3_Init+0x74>)
 8000998:	2200      	movs	r2, #0
 800099a:	60da      	str	r2, [r3, #12]
	hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800099c:	4b15      	ldr	r3, [pc, #84]	@ (80009f4 <MX_I2C3_Init+0x74>)
 800099e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80009a2:	611a      	str	r2, [r3, #16]
	hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80009a4:	4b13      	ldr	r3, [pc, #76]	@ (80009f4 <MX_I2C3_Init+0x74>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	615a      	str	r2, [r3, #20]
	hi2c3.Init.OwnAddress2 = 0;
 80009aa:	4b12      	ldr	r3, [pc, #72]	@ (80009f4 <MX_I2C3_Init+0x74>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	619a      	str	r2, [r3, #24]
	hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80009b0:	4b10      	ldr	r3, [pc, #64]	@ (80009f4 <MX_I2C3_Init+0x74>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	61da      	str	r2, [r3, #28]
	hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80009b6:	4b0f      	ldr	r3, [pc, #60]	@ (80009f4 <MX_I2C3_Init+0x74>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c3) != HAL_OK) {
 80009bc:	480d      	ldr	r0, [pc, #52]	@ (80009f4 <MX_I2C3_Init+0x74>)
 80009be:	f003 fac1 	bl	8003f44 <HAL_I2C_Init>
 80009c2:	4603      	mov	r3, r0
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d001      	beq.n	80009cc <MX_I2C3_Init+0x4c>
		Error_Handler();
 80009c8:	f000 fb3a 	bl	8001040 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE)
 80009cc:	2100      	movs	r1, #0
 80009ce:	4809      	ldr	r0, [pc, #36]	@ (80009f4 <MX_I2C3_Init+0x74>)
 80009d0:	f003 fbfc 	bl	80041cc <HAL_I2CEx_ConfigAnalogFilter>
 80009d4:	4603      	mov	r3, r0
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d001      	beq.n	80009de <MX_I2C3_Init+0x5e>
			!= HAL_OK) {
		Error_Handler();
 80009da:	f000 fb31 	bl	8001040 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK) {
 80009de:	2100      	movs	r1, #0
 80009e0:	4804      	ldr	r0, [pc, #16]	@ (80009f4 <MX_I2C3_Init+0x74>)
 80009e2:	f003 fc2f 	bl	8004244 <HAL_I2CEx_ConfigDigitalFilter>
 80009e6:	4603      	mov	r3, r0
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d001      	beq.n	80009f0 <MX_I2C3_Init+0x70>
		Error_Handler();
 80009ec:	f000 fb28 	bl	8001040 <Error_Handler>
	}
	/* USER CODE BEGIN I2C3_Init 2 */

	/* USER CODE END I2C3_Init 2 */

}
 80009f0:	bf00      	nop
 80009f2:	bd80      	pop	{r7, pc}
 80009f4:	200003d4 	.word	0x200003d4
 80009f8:	40005c00 	.word	0x40005c00
 80009fc:	000186a0 	.word	0x000186a0

08000a00 <MX_LTDC_Init>:
/**
 * @brief LTDC Initialization Function
 * @param None
 * @retval None
 */
static void MX_LTDC_Init(void) {
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b09a      	sub	sp, #104	@ 0x68
 8000a04:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN LTDC_Init 0 */

	/* USER CODE END LTDC_Init 0 */

	LTDC_LayerCfgTypeDef pLayerCfg = { 0 };
 8000a06:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000a0a:	2234      	movs	r2, #52	@ 0x34
 8000a0c:	2100      	movs	r1, #0
 8000a0e:	4618      	mov	r0, r3
 8000a10:	f008 f824 	bl	8008a5c <memset>
	LTDC_LayerCfgTypeDef pLayerCfg1 = { 0 };
 8000a14:	463b      	mov	r3, r7
 8000a16:	2234      	movs	r2, #52	@ 0x34
 8000a18:	2100      	movs	r1, #0
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	f008 f81e 	bl	8008a5c <memset>

	/* USER CODE BEGIN LTDC_Init 1 */

	/* USER CODE END LTDC_Init 1 */
	hltdc.Instance = LTDC;
 8000a20:	4b4e      	ldr	r3, [pc, #312]	@ (8000b5c <MX_LTDC_Init+0x15c>)
 8000a22:	4a4f      	ldr	r2, [pc, #316]	@ (8000b60 <MX_LTDC_Init+0x160>)
 8000a24:	601a      	str	r2, [r3, #0]
	hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000a26:	4b4d      	ldr	r3, [pc, #308]	@ (8000b5c <MX_LTDC_Init+0x15c>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	605a      	str	r2, [r3, #4]
	hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000a2c:	4b4b      	ldr	r3, [pc, #300]	@ (8000b5c <MX_LTDC_Init+0x15c>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	609a      	str	r2, [r3, #8]
	hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000a32:	4b4a      	ldr	r3, [pc, #296]	@ (8000b5c <MX_LTDC_Init+0x15c>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	60da      	str	r2, [r3, #12]
	hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000a38:	4b48      	ldr	r3, [pc, #288]	@ (8000b5c <MX_LTDC_Init+0x15c>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	611a      	str	r2, [r3, #16]
	hltdc.Init.HorizontalSync = 7;
 8000a3e:	4b47      	ldr	r3, [pc, #284]	@ (8000b5c <MX_LTDC_Init+0x15c>)
 8000a40:	2207      	movs	r2, #7
 8000a42:	615a      	str	r2, [r3, #20]
	hltdc.Init.VerticalSync = 3;
 8000a44:	4b45      	ldr	r3, [pc, #276]	@ (8000b5c <MX_LTDC_Init+0x15c>)
 8000a46:	2203      	movs	r2, #3
 8000a48:	619a      	str	r2, [r3, #24]
	hltdc.Init.AccumulatedHBP = 14;
 8000a4a:	4b44      	ldr	r3, [pc, #272]	@ (8000b5c <MX_LTDC_Init+0x15c>)
 8000a4c:	220e      	movs	r2, #14
 8000a4e:	61da      	str	r2, [r3, #28]
	hltdc.Init.AccumulatedVBP = 5;
 8000a50:	4b42      	ldr	r3, [pc, #264]	@ (8000b5c <MX_LTDC_Init+0x15c>)
 8000a52:	2205      	movs	r2, #5
 8000a54:	621a      	str	r2, [r3, #32]
	hltdc.Init.AccumulatedActiveW = 654;
 8000a56:	4b41      	ldr	r3, [pc, #260]	@ (8000b5c <MX_LTDC_Init+0x15c>)
 8000a58:	f240 228e 	movw	r2, #654	@ 0x28e
 8000a5c:	625a      	str	r2, [r3, #36]	@ 0x24
	hltdc.Init.AccumulatedActiveH = 485;
 8000a5e:	4b3f      	ldr	r3, [pc, #252]	@ (8000b5c <MX_LTDC_Init+0x15c>)
 8000a60:	f240 12e5 	movw	r2, #485	@ 0x1e5
 8000a64:	629a      	str	r2, [r3, #40]	@ 0x28
	hltdc.Init.TotalWidth = 660;
 8000a66:	4b3d      	ldr	r3, [pc, #244]	@ (8000b5c <MX_LTDC_Init+0x15c>)
 8000a68:	f44f 7225 	mov.w	r2, #660	@ 0x294
 8000a6c:	62da      	str	r2, [r3, #44]	@ 0x2c
	hltdc.Init.TotalHeigh = 487;
 8000a6e:	4b3b      	ldr	r3, [pc, #236]	@ (8000b5c <MX_LTDC_Init+0x15c>)
 8000a70:	f240 12e7 	movw	r2, #487	@ 0x1e7
 8000a74:	631a      	str	r2, [r3, #48]	@ 0x30
	hltdc.Init.Backcolor.Blue = 0;
 8000a76:	4b39      	ldr	r3, [pc, #228]	@ (8000b5c <MX_LTDC_Init+0x15c>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	hltdc.Init.Backcolor.Green = 0;
 8000a7e:	4b37      	ldr	r3, [pc, #220]	@ (8000b5c <MX_LTDC_Init+0x15c>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
	hltdc.Init.Backcolor.Red = 0;
 8000a86:	4b35      	ldr	r3, [pc, #212]	@ (8000b5c <MX_LTDC_Init+0x15c>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
	if (HAL_LTDC_Init(&hltdc) != HAL_OK) {
 8000a8e:	4833      	ldr	r0, [pc, #204]	@ (8000b5c <MX_LTDC_Init+0x15c>)
 8000a90:	f003 fc17 	bl	80042c2 <HAL_LTDC_Init>
 8000a94:	4603      	mov	r3, r0
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d001      	beq.n	8000a9e <MX_LTDC_Init+0x9e>
		Error_Handler();
 8000a9a:	f000 fad1 	bl	8001040 <Error_Handler>
	}
	pLayerCfg.WindowX0 = 0;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	637b      	str	r3, [r7, #52]	@ 0x34
	pLayerCfg.WindowX1 = 0;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	63bb      	str	r3, [r7, #56]	@ 0x38
	pLayerCfg.WindowY0 = 0;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
	pLayerCfg.WindowY1 = 0;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	643b      	str	r3, [r7, #64]	@ 0x40
	pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	647b      	str	r3, [r7, #68]	@ 0x44
	pLayerCfg.Alpha = 0;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	64bb      	str	r3, [r7, #72]	@ 0x48
	pLayerCfg.Alpha0 = 0;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	64fb      	str	r3, [r7, #76]	@ 0x4c
	pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8000aba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000abe:	653b      	str	r3, [r7, #80]	@ 0x50
	pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8000ac0:	2305      	movs	r3, #5
 8000ac2:	657b      	str	r3, [r7, #84]	@ 0x54
	pLayerCfg.FBStartAdress = 0;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	65bb      	str	r3, [r7, #88]	@ 0x58
	pLayerCfg.ImageWidth = 0;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	65fb      	str	r3, [r7, #92]	@ 0x5c
	pLayerCfg.ImageHeight = 0;
 8000acc:	2300      	movs	r3, #0
 8000ace:	663b      	str	r3, [r7, #96]	@ 0x60
	pLayerCfg.Backcolor.Blue = 0;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
	pLayerCfg.Backcolor.Green = 0;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
	pLayerCfg.Backcolor.Red = 0;
 8000adc:	2300      	movs	r3, #0
 8000ade:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
	if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK) {
 8000ae2:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	4619      	mov	r1, r3
 8000aea:	481c      	ldr	r0, [pc, #112]	@ (8000b5c <MX_LTDC_Init+0x15c>)
 8000aec:	f003 fc86 	bl	80043fc <HAL_LTDC_ConfigLayer>
 8000af0:	4603      	mov	r3, r0
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d001      	beq.n	8000afa <MX_LTDC_Init+0xfa>
		Error_Handler();
 8000af6:	f000 faa3 	bl	8001040 <Error_Handler>
	}
	pLayerCfg1.WindowX0 = 0;
 8000afa:	2300      	movs	r3, #0
 8000afc:	603b      	str	r3, [r7, #0]
	pLayerCfg1.WindowX1 = 0;
 8000afe:	2300      	movs	r3, #0
 8000b00:	607b      	str	r3, [r7, #4]
	pLayerCfg1.WindowY0 = 0;
 8000b02:	2300      	movs	r3, #0
 8000b04:	60bb      	str	r3, [r7, #8]
	pLayerCfg1.WindowY1 = 0;
 8000b06:	2300      	movs	r3, #0
 8000b08:	60fb      	str	r3, [r7, #12]
	pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	613b      	str	r3, [r7, #16]
	pLayerCfg1.Alpha = 0;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	617b      	str	r3, [r7, #20]
	pLayerCfg1.Alpha0 = 0;
 8000b12:	2300      	movs	r3, #0
 8000b14:	61bb      	str	r3, [r7, #24]
	pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8000b16:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b1a:	61fb      	str	r3, [r7, #28]
	pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8000b1c:	2305      	movs	r3, #5
 8000b1e:	623b      	str	r3, [r7, #32]
	pLayerCfg1.FBStartAdress = 0;
 8000b20:	2300      	movs	r3, #0
 8000b22:	627b      	str	r3, [r7, #36]	@ 0x24
	pLayerCfg1.ImageWidth = 0;
 8000b24:	2300      	movs	r3, #0
 8000b26:	62bb      	str	r3, [r7, #40]	@ 0x28
	pLayerCfg1.ImageHeight = 0;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	pLayerCfg1.Backcolor.Blue = 0;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
	pLayerCfg1.Backcolor.Green = 0;
 8000b32:	2300      	movs	r3, #0
 8000b34:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
	pLayerCfg1.Backcolor.Red = 0;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
	if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK) {
 8000b3e:	463b      	mov	r3, r7
 8000b40:	2201      	movs	r2, #1
 8000b42:	4619      	mov	r1, r3
 8000b44:	4805      	ldr	r0, [pc, #20]	@ (8000b5c <MX_LTDC_Init+0x15c>)
 8000b46:	f003 fc59 	bl	80043fc <HAL_LTDC_ConfigLayer>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d001      	beq.n	8000b54 <MX_LTDC_Init+0x154>
		Error_Handler();
 8000b50:	f000 fa76 	bl	8001040 <Error_Handler>
	}
	/* USER CODE BEGIN LTDC_Init 2 */

	/* USER CODE END LTDC_Init 2 */

}
 8000b54:	bf00      	nop
 8000b56:	3768      	adds	r7, #104	@ 0x68
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	20000428 	.word	0x20000428
 8000b60:	40016800 	.word	0x40016800

08000b64 <MX_RNG_Init>:
/**
 * @brief RNG Initialization Function
 * @param None
 * @retval None
 */
static void MX_RNG_Init(void) {
 8000b64:	b580      	push	{r7, lr}
 8000b66:	af00      	add	r7, sp, #0
	/* USER CODE END RNG_Init 0 */

	/* USER CODE BEGIN RNG_Init 1 */

	/* USER CODE END RNG_Init 1 */
	hrng.Instance = RNG;
 8000b68:	4b06      	ldr	r3, [pc, #24]	@ (8000b84 <MX_RNG_Init+0x20>)
 8000b6a:	4a07      	ldr	r2, [pc, #28]	@ (8000b88 <MX_RNG_Init+0x24>)
 8000b6c:	601a      	str	r2, [r3, #0]
	if (HAL_RNG_Init(&hrng) != HAL_OK) {
 8000b6e:	4805      	ldr	r0, [pc, #20]	@ (8000b84 <MX_RNG_Init+0x20>)
 8000b70:	f004 fd28 	bl	80055c4 <HAL_RNG_Init>
 8000b74:	4603      	mov	r3, r0
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d001      	beq.n	8000b7e <MX_RNG_Init+0x1a>
		Error_Handler();
 8000b7a:	f000 fa61 	bl	8001040 <Error_Handler>
	}
	/* USER CODE BEGIN RNG_Init 2 */

	/* USER CODE END RNG_Init 2 */

}
 8000b7e:	bf00      	nop
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	200004d0 	.word	0x200004d0
 8000b88:	50060800 	.word	0x50060800

08000b8c <MX_SPI5_Init>:
/**
 * @brief SPI5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI5_Init(void) {
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI5_Init 1 */

	/* USER CODE END SPI5_Init 1 */
	/* SPI5 parameter configuration*/
	hspi5.Instance = SPI5;
 8000b90:	4b17      	ldr	r3, [pc, #92]	@ (8000bf0 <MX_SPI5_Init+0x64>)
 8000b92:	4a18      	ldr	r2, [pc, #96]	@ (8000bf4 <MX_SPI5_Init+0x68>)
 8000b94:	601a      	str	r2, [r3, #0]
	hspi5.Init.Mode = SPI_MODE_MASTER;
 8000b96:	4b16      	ldr	r3, [pc, #88]	@ (8000bf0 <MX_SPI5_Init+0x64>)
 8000b98:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000b9c:	605a      	str	r2, [r3, #4]
	hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8000b9e:	4b14      	ldr	r3, [pc, #80]	@ (8000bf0 <MX_SPI5_Init+0x64>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	609a      	str	r2, [r3, #8]
	hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ba4:	4b12      	ldr	r3, [pc, #72]	@ (8000bf0 <MX_SPI5_Init+0x64>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	60da      	str	r2, [r3, #12]
	hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000baa:	4b11      	ldr	r3, [pc, #68]	@ (8000bf0 <MX_SPI5_Init+0x64>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	611a      	str	r2, [r3, #16]
	hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000bb0:	4b0f      	ldr	r3, [pc, #60]	@ (8000bf0 <MX_SPI5_Init+0x64>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	615a      	str	r2, [r3, #20]
	hspi5.Init.NSS = SPI_NSS_SOFT;
 8000bb6:	4b0e      	ldr	r3, [pc, #56]	@ (8000bf0 <MX_SPI5_Init+0x64>)
 8000bb8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000bbc:	619a      	str	r2, [r3, #24]
	hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000bbe:	4b0c      	ldr	r3, [pc, #48]	@ (8000bf0 <MX_SPI5_Init+0x64>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	61da      	str	r2, [r3, #28]
	hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000bc4:	4b0a      	ldr	r3, [pc, #40]	@ (8000bf0 <MX_SPI5_Init+0x64>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	621a      	str	r2, [r3, #32]
	hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8000bca:	4b09      	ldr	r3, [pc, #36]	@ (8000bf0 <MX_SPI5_Init+0x64>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000bd0:	4b07      	ldr	r3, [pc, #28]	@ (8000bf0 <MX_SPI5_Init+0x64>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi5.Init.CRCPolynomial = 10;
 8000bd6:	4b06      	ldr	r3, [pc, #24]	@ (8000bf0 <MX_SPI5_Init+0x64>)
 8000bd8:	220a      	movs	r2, #10
 8000bda:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (HAL_SPI_Init(&hspi5) != HAL_OK) {
 8000bdc:	4804      	ldr	r0, [pc, #16]	@ (8000bf0 <MX_SPI5_Init+0x64>)
 8000bde:	f004 fe02 	bl	80057e6 <HAL_SPI_Init>
 8000be2:	4603      	mov	r3, r0
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d001      	beq.n	8000bec <MX_SPI5_Init+0x60>
		Error_Handler();
 8000be8:	f000 fa2a 	bl	8001040 <Error_Handler>
	}
	/* USER CODE BEGIN SPI5_Init 2 */

	/* USER CODE END SPI5_Init 2 */

}
 8000bec:	bf00      	nop
 8000bee:	bd80      	pop	{r7, pc}
 8000bf0:	200004e0 	.word	0x200004e0
 8000bf4:	40015000 	.word	0x40015000

08000bf8 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void) {
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b088      	sub	sp, #32
 8000bfc:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN FMC_Init 0 */

	/* USER CODE END FMC_Init 0 */

	FMC_SDRAM_TimingTypeDef SdramTiming = { 0 };
 8000bfe:	1d3b      	adds	r3, r7, #4
 8000c00:	2200      	movs	r2, #0
 8000c02:	601a      	str	r2, [r3, #0]
 8000c04:	605a      	str	r2, [r3, #4]
 8000c06:	609a      	str	r2, [r3, #8]
 8000c08:	60da      	str	r2, [r3, #12]
 8000c0a:	611a      	str	r2, [r3, #16]
 8000c0c:	615a      	str	r2, [r3, #20]
 8000c0e:	619a      	str	r2, [r3, #24]

	/* USER CODE END FMC_Init 1 */

	/** Perform the SDRAM1 memory initialization sequence
	 */
	hsdram1.Instance = FMC_SDRAM_DEVICE;
 8000c10:	4b1e      	ldr	r3, [pc, #120]	@ (8000c8c <MX_FMC_Init+0x94>)
 8000c12:	4a1f      	ldr	r2, [pc, #124]	@ (8000c90 <MX_FMC_Init+0x98>)
 8000c14:	601a      	str	r2, [r3, #0]
	/* hsdram1.Init */
	hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 8000c16:	4b1d      	ldr	r3, [pc, #116]	@ (8000c8c <MX_FMC_Init+0x94>)
 8000c18:	2201      	movs	r2, #1
 8000c1a:	605a      	str	r2, [r3, #4]
	hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8000c1c:	4b1b      	ldr	r3, [pc, #108]	@ (8000c8c <MX_FMC_Init+0x94>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	609a      	str	r2, [r3, #8]
	hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 8000c22:	4b1a      	ldr	r3, [pc, #104]	@ (8000c8c <MX_FMC_Init+0x94>)
 8000c24:	2208      	movs	r2, #8
 8000c26:	60da      	str	r2, [r3, #12]
	hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8000c28:	4b18      	ldr	r3, [pc, #96]	@ (8000c8c <MX_FMC_Init+0x94>)
 8000c2a:	2210      	movs	r2, #16
 8000c2c:	611a      	str	r2, [r3, #16]
	hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8000c2e:	4b17      	ldr	r3, [pc, #92]	@ (8000c8c <MX_FMC_Init+0x94>)
 8000c30:	2240      	movs	r2, #64	@ 0x40
 8000c32:	615a      	str	r2, [r3, #20]
	hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 8000c34:	4b15      	ldr	r3, [pc, #84]	@ (8000c8c <MX_FMC_Init+0x94>)
 8000c36:	2280      	movs	r2, #128	@ 0x80
 8000c38:	619a      	str	r2, [r3, #24]
	hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8000c3a:	4b14      	ldr	r3, [pc, #80]	@ (8000c8c <MX_FMC_Init+0x94>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	61da      	str	r2, [r3, #28]
	hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 8000c40:	4b12      	ldr	r3, [pc, #72]	@ (8000c8c <MX_FMC_Init+0x94>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	621a      	str	r2, [r3, #32]
	hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8000c46:	4b11      	ldr	r3, [pc, #68]	@ (8000c8c <MX_FMC_Init+0x94>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	625a      	str	r2, [r3, #36]	@ 0x24
	hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8000c4c:	4b0f      	ldr	r3, [pc, #60]	@ (8000c8c <MX_FMC_Init+0x94>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	629a      	str	r2, [r3, #40]	@ 0x28
	/* SdramTiming */
	SdramTiming.LoadToActiveDelay = 16;
 8000c52:	2310      	movs	r3, #16
 8000c54:	607b      	str	r3, [r7, #4]
	SdramTiming.ExitSelfRefreshDelay = 16;
 8000c56:	2310      	movs	r3, #16
 8000c58:	60bb      	str	r3, [r7, #8]
	SdramTiming.SelfRefreshTime = 16;
 8000c5a:	2310      	movs	r3, #16
 8000c5c:	60fb      	str	r3, [r7, #12]
	SdramTiming.RowCycleDelay = 16;
 8000c5e:	2310      	movs	r3, #16
 8000c60:	613b      	str	r3, [r7, #16]
	SdramTiming.WriteRecoveryTime = 16;
 8000c62:	2310      	movs	r3, #16
 8000c64:	617b      	str	r3, [r7, #20]
	SdramTiming.RPDelay = 16;
 8000c66:	2310      	movs	r3, #16
 8000c68:	61bb      	str	r3, [r7, #24]
	SdramTiming.RCDDelay = 16;
 8000c6a:	2310      	movs	r3, #16
 8000c6c:	61fb      	str	r3, [r7, #28]

	if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK) {
 8000c6e:	1d3b      	adds	r3, r7, #4
 8000c70:	4619      	mov	r1, r3
 8000c72:	4806      	ldr	r0, [pc, #24]	@ (8000c8c <MX_FMC_Init+0x94>)
 8000c74:	f004 fd26 	bl	80056c4 <HAL_SDRAM_Init>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d001      	beq.n	8000c82 <MX_FMC_Init+0x8a>
		Error_Handler();
 8000c7e:	f000 f9df 	bl	8001040 <Error_Handler>
	}

	/* USER CODE BEGIN FMC_Init 2 */

	/* USER CODE END FMC_Init 2 */
}
 8000c82:	bf00      	nop
 8000c84:	3720      	adds	r7, #32
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	20000538 	.word	0x20000538
 8000c90:	a0000140 	.word	0xa0000140

08000c94 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b08e      	sub	sp, #56	@ 0x38
 8000c98:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000c9a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	601a      	str	r2, [r3, #0]
 8000ca2:	605a      	str	r2, [r3, #4]
 8000ca4:	609a      	str	r2, [r3, #8]
 8000ca6:	60da      	str	r2, [r3, #12]
 8000ca8:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8000caa:	2300      	movs	r3, #0
 8000cac:	623b      	str	r3, [r7, #32]
 8000cae:	4b43      	ldr	r3, [pc, #268]	@ (8000dbc <MX_GPIO_Init+0x128>)
 8000cb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cb2:	4a42      	ldr	r2, [pc, #264]	@ (8000dbc <MX_GPIO_Init+0x128>)
 8000cb4:	f043 0320 	orr.w	r3, r3, #32
 8000cb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cba:	4b40      	ldr	r3, [pc, #256]	@ (8000dbc <MX_GPIO_Init+0x128>)
 8000cbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cbe:	f003 0320 	and.w	r3, r3, #32
 8000cc2:	623b      	str	r3, [r7, #32]
 8000cc4:	6a3b      	ldr	r3, [r7, #32]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	61fb      	str	r3, [r7, #28]
 8000cca:	4b3c      	ldr	r3, [pc, #240]	@ (8000dbc <MX_GPIO_Init+0x128>)
 8000ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cce:	4a3b      	ldr	r2, [pc, #236]	@ (8000dbc <MX_GPIO_Init+0x128>)
 8000cd0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000cd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cd6:	4b39      	ldr	r3, [pc, #228]	@ (8000dbc <MX_GPIO_Init+0x128>)
 8000cd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000cde:	61fb      	str	r3, [r7, #28]
 8000ce0:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	61bb      	str	r3, [r7, #24]
 8000ce6:	4b35      	ldr	r3, [pc, #212]	@ (8000dbc <MX_GPIO_Init+0x128>)
 8000ce8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cea:	4a34      	ldr	r2, [pc, #208]	@ (8000dbc <MX_GPIO_Init+0x128>)
 8000cec:	f043 0304 	orr.w	r3, r3, #4
 8000cf0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cf2:	4b32      	ldr	r3, [pc, #200]	@ (8000dbc <MX_GPIO_Init+0x128>)
 8000cf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cf6:	f003 0304 	and.w	r3, r3, #4
 8000cfa:	61bb      	str	r3, [r7, #24]
 8000cfc:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000cfe:	2300      	movs	r3, #0
 8000d00:	617b      	str	r3, [r7, #20]
 8000d02:	4b2e      	ldr	r3, [pc, #184]	@ (8000dbc <MX_GPIO_Init+0x128>)
 8000d04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d06:	4a2d      	ldr	r2, [pc, #180]	@ (8000dbc <MX_GPIO_Init+0x128>)
 8000d08:	f043 0301 	orr.w	r3, r3, #1
 8000d0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d0e:	4b2b      	ldr	r3, [pc, #172]	@ (8000dbc <MX_GPIO_Init+0x128>)
 8000d10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d12:	f003 0301 	and.w	r3, r3, #1
 8000d16:	617b      	str	r3, [r7, #20]
 8000d18:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	613b      	str	r3, [r7, #16]
 8000d1e:	4b27      	ldr	r3, [pc, #156]	@ (8000dbc <MX_GPIO_Init+0x128>)
 8000d20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d22:	4a26      	ldr	r2, [pc, #152]	@ (8000dbc <MX_GPIO_Init+0x128>)
 8000d24:	f043 0302 	orr.w	r3, r3, #2
 8000d28:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d2a:	4b24      	ldr	r3, [pc, #144]	@ (8000dbc <MX_GPIO_Init+0x128>)
 8000d2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d2e:	f003 0302 	and.w	r3, r3, #2
 8000d32:	613b      	str	r3, [r7, #16]
 8000d34:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8000d36:	2300      	movs	r3, #0
 8000d38:	60fb      	str	r3, [r7, #12]
 8000d3a:	4b20      	ldr	r3, [pc, #128]	@ (8000dbc <MX_GPIO_Init+0x128>)
 8000d3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d3e:	4a1f      	ldr	r2, [pc, #124]	@ (8000dbc <MX_GPIO_Init+0x128>)
 8000d40:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000d44:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d46:	4b1d      	ldr	r3, [pc, #116]	@ (8000dbc <MX_GPIO_Init+0x128>)
 8000d48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000d4e:	60fb      	str	r3, [r7, #12]
 8000d50:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000d52:	2300      	movs	r3, #0
 8000d54:	60bb      	str	r3, [r7, #8]
 8000d56:	4b19      	ldr	r3, [pc, #100]	@ (8000dbc <MX_GPIO_Init+0x128>)
 8000d58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d5a:	4a18      	ldr	r2, [pc, #96]	@ (8000dbc <MX_GPIO_Init+0x128>)
 8000d5c:	f043 0310 	orr.w	r3, r3, #16
 8000d60:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d62:	4b16      	ldr	r3, [pc, #88]	@ (8000dbc <MX_GPIO_Init+0x128>)
 8000d64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d66:	f003 0310 	and.w	r3, r3, #16
 8000d6a:	60bb      	str	r3, [r7, #8]
 8000d6c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000d6e:	2300      	movs	r3, #0
 8000d70:	607b      	str	r3, [r7, #4]
 8000d72:	4b12      	ldr	r3, [pc, #72]	@ (8000dbc <MX_GPIO_Init+0x128>)
 8000d74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d76:	4a11      	ldr	r2, [pc, #68]	@ (8000dbc <MX_GPIO_Init+0x128>)
 8000d78:	f043 0308 	orr.w	r3, r3, #8
 8000d7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d7e:	4b0f      	ldr	r3, [pc, #60]	@ (8000dbc <MX_GPIO_Init+0x128>)
 8000d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d82:	f003 0308 	and.w	r3, r3, #8
 8000d86:	607b      	str	r3, [r7, #4]
 8000d88:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin : PA0 */
	GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000d8a:	2301      	movs	r3, #1
 8000d8c:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d8e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000d92:	62bb      	str	r3, [r7, #40]	@ 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d94:	2300      	movs	r3, #0
 8000d96:	62fb      	str	r3, [r7, #44]	@ 0x2c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d98:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d9c:	4619      	mov	r1, r3
 8000d9e:	4808      	ldr	r0, [pc, #32]	@ (8000dc0 <MX_GPIO_Init+0x12c>)
 8000da0:	f002 fde6 	bl	8003970 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8000da4:	2200      	movs	r2, #0
 8000da6:	2105      	movs	r1, #5
 8000da8:	2006      	movs	r0, #6
 8000daa:	f002 f96d 	bl	8003088 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000dae:	2006      	movs	r0, #6
 8000db0:	f002 f986 	bl	80030c0 <HAL_NVIC_EnableIRQ>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8000db4:	bf00      	nop
 8000db6:	3738      	adds	r7, #56	@ 0x38
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd80      	pop	{r7, pc}
 8000dbc:	40023800 	.word	0x40023800
 8000dc0:	40020000 	.word	0x40020000

08000dc4 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b084      	sub	sp, #16
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	4603      	mov	r3, r0
 8000dcc:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_0) {
 8000dce:	88fb      	ldrh	r3, [r7, #6]
 8000dd0:	2b01      	cmp	r3, #1
 8000dd2:	d132      	bne.n	8000e3a <HAL_GPIO_EXTI_Callback+0x76>
			uint32_t x;
			if (HAL_RNG_GenerateRandomNumber(&hrng, (uint32_t*) &x) != HAL_OK) {
 8000dd4:	f107 030c 	add.w	r3, r7, #12
 8000dd8:	4619      	mov	r1, r3
 8000dda:	481a      	ldr	r0, [pc, #104]	@ (8000e44 <HAL_GPIO_EXTI_Callback+0x80>)
 8000ddc:	f004 fc1c 	bl	8005618 <HAL_RNG_GenerateRandomNumber>
 8000de0:	4603      	mov	r3, r0
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d001      	beq.n	8000dea <HAL_GPIO_EXTI_Callback+0x26>
				/* Report random number generation error */
				Error_Handler();
 8000de6:	f000 f92b 	bl	8001040 <Error_Handler>
			}
			x = x % 5;
 8000dea:	68f9      	ldr	r1, [r7, #12]
 8000dec:	4b16      	ldr	r3, [pc, #88]	@ (8000e48 <HAL_GPIO_EXTI_Callback+0x84>)
 8000dee:	fba3 2301 	umull	r2, r3, r3, r1
 8000df2:	089a      	lsrs	r2, r3, #2
 8000df4:	4613      	mov	r3, r2
 8000df6:	009b      	lsls	r3, r3, #2
 8000df8:	4413      	add	r3, r2
 8000dfa:	1aca      	subs	r2, r1, r3
 8000dfc:	60fa      	str	r2, [r7, #12]
			BaseType_t btt = pdFALSE;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	60bb      	str	r3, [r7, #8]
			//initializing basetype_t for xQueueSendToBAckFromISR
//			BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
//			BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
//			sprintf(num, "RNG:%ld", x);
//			BSP_LCD_DisplayStringAt(80, 50, (uint8_t*) num, LEFT_MODE);
			if (myQueueHandle[x] != 0) {
 8000e02:	68fb      	ldr	r3, [r7, #12]
 8000e04:	4a11      	ldr	r2, [pc, #68]	@ (8000e4c <HAL_GPIO_EXTI_Callback+0x88>)
 8000e06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d00a      	beq.n	8000e24 <HAL_GPIO_EXTI_Callback+0x60>
				//remove ticks
				//replacement for old version of xqueuesendtoback
				if ( xQueueSendToBackFromISR( myQueueHandle[x],
 8000e0e:	68fb      	ldr	r3, [r7, #12]
 8000e10:	4a0e      	ldr	r2, [pc, #56]	@ (8000e4c <HAL_GPIO_EXTI_Callback+0x88>)
 8000e12:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000e16:	f107 0208 	add.w	r2, r7, #8
 8000e1a:	f107 010c 	add.w	r1, r7, #12
 8000e1e:	2300      	movs	r3, #0
 8000e20:	f006 f832 	bl	8006e88 <xQueueGenericSendFromISR>
						( void * ) &x,
						&btt)) {

				}
			}
			portYIELD_FROM_ISR(btt);
 8000e24:	68bb      	ldr	r3, [r7, #8]
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d007      	beq.n	8000e3a <HAL_GPIO_EXTI_Callback+0x76>
 8000e2a:	4b09      	ldr	r3, [pc, #36]	@ (8000e50 <HAL_GPIO_EXTI_Callback+0x8c>)
 8000e2c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000e30:	601a      	str	r2, [r3, #0]
 8000e32:	f3bf 8f4f 	dsb	sy
 8000e36:	f3bf 8f6f 	isb	sy
			//for making higher priority tasks immediately run

	}
}
 8000e3a:	bf00      	nop
 8000e3c:	3710      	adds	r7, #16
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	200004d0 	.word	0x200004d0
 8000e48:	cccccccd 	.word	0xcccccccd
 8000e4c:	20000580 	.word	0x20000580
 8000e50:	e000ed04 	.word	0xe000ed04

08000e54 <MyTask>:

void MyTask(void *arg) {
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b08a      	sub	sp, #40	@ 0x28
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
	int i = (int) *((int*) arg);
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	623b      	str	r3, [r7, #32]
	uint32_t x;
	char num[15];
	int right_red = 0;
 8000e62:	2300      	movs	r3, #0
 8000e64:	627b      	str	r3, [r7, #36]	@ 0x24
	BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8000e66:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8000e6a:	f001 f9a5 	bl	80021b8 <BSP_LCD_SetTextColor>
			BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8000e6e:	f04f 30ff 	mov.w	r0, #4294967295
 8000e72:	f001 f9b9 	bl	80021e8 <BSP_LCD_SetBackColor>
			sprintf(num, "RNG:%ld", x);
 8000e76:	69fa      	ldr	r2, [r7, #28]
 8000e78:	f107 030c 	add.w	r3, r7, #12
 8000e7c:	4963      	ldr	r1, [pc, #396]	@ (800100c <MyTask+0x1b8>)
 8000e7e:	4618      	mov	r0, r3
 8000e80:	f007 fdca 	bl	8008a18 <siprintf>
			BSP_LCD_DisplayStringAt(80, 50, (uint8_t*) num, LEFT_MODE);
 8000e84:	f107 020c 	add.w	r2, r7, #12
 8000e88:	2303      	movs	r3, #3
 8000e8a:	2132      	movs	r1, #50	@ 0x32
 8000e8c:	2050      	movs	r0, #80	@ 0x50
 8000e8e:	f001 fa4b 	bl	8002328 <BSP_LCD_DisplayStringAt>

//
//		}


		BSP_LCD_SetTextColor(LCD_COLOR_RED); // set left button to red while working
 8000e92:	485f      	ldr	r0, [pc, #380]	@ (8001010 <MyTask+0x1bc>)
 8000e94:	f001 f990 	bl	80021b8 <BSP_LCD_SetTextColor>
		BSP_LCD_SetBackColor(LCD_COLOR_RED);
 8000e98:	485d      	ldr	r0, [pc, #372]	@ (8001010 <MyTask+0x1bc>)
 8000e9a:	f001 f9a5 	bl	80021e8 <BSP_LCD_SetBackColor>
		BSP_LCD_FillRect(20, 10 + 60 * i, 40, 30);
 8000e9e:	6a3b      	ldr	r3, [r7, #32]
 8000ea0:	b29b      	uxth	r3, r3
 8000ea2:	461a      	mov	r2, r3
 8000ea4:	0112      	lsls	r2, r2, #4
 8000ea6:	1ad3      	subs	r3, r2, r3
 8000ea8:	009b      	lsls	r3, r3, #2
 8000eaa:	b29b      	uxth	r3, r3
 8000eac:	330a      	adds	r3, #10
 8000eae:	b299      	uxth	r1, r3
 8000eb0:	231e      	movs	r3, #30
 8000eb2:	2228      	movs	r2, #40	@ 0x28
 8000eb4:	2014      	movs	r0, #20
 8000eb6:	f001 fba7 	bl	8002608 <BSP_LCD_FillRect>
		BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8000eba:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8000ebe:	f001 f97b 	bl	80021b8 <BSP_LCD_SetTextColor>
		BSP_LCD_DrawRect(20, 10 + 60 * i, 40, 30);
 8000ec2:	6a3b      	ldr	r3, [r7, #32]
 8000ec4:	b29b      	uxth	r3, r3
 8000ec6:	461a      	mov	r2, r3
 8000ec8:	0112      	lsls	r2, r2, #4
 8000eca:	1ad3      	subs	r3, r2, r3
 8000ecc:	009b      	lsls	r3, r3, #2
 8000ece:	b29b      	uxth	r3, r3
 8000ed0:	330a      	adds	r3, #10
 8000ed2:	b299      	uxth	r1, r3
 8000ed4:	231e      	movs	r3, #30
 8000ed6:	2228      	movs	r2, #40	@ 0x28
 8000ed8:	2014      	movs	r0, #20
 8000eda:	f001 fb63 	bl	80025a4 <BSP_LCD_DrawRect>
		sprintf(num, "%d", i);
 8000ede:	f107 030c 	add.w	r3, r7, #12
 8000ee2:	6a3a      	ldr	r2, [r7, #32]
 8000ee4:	494b      	ldr	r1, [pc, #300]	@ (8001014 <MyTask+0x1c0>)
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	f007 fd96 	bl	8008a18 <siprintf>
		BSP_LCD_DisplayStringAt(35, 20 + 60 * i, (uint8_t*) num, LEFT_MODE);
 8000eec:	6a3b      	ldr	r3, [r7, #32]
 8000eee:	b29b      	uxth	r3, r3
 8000ef0:	461a      	mov	r2, r3
 8000ef2:	0112      	lsls	r2, r2, #4
 8000ef4:	1ad3      	subs	r3, r2, r3
 8000ef6:	009b      	lsls	r3, r3, #2
 8000ef8:	b29b      	uxth	r3, r3
 8000efa:	3314      	adds	r3, #20
 8000efc:	b299      	uxth	r1, r3
 8000efe:	f107 020c 	add.w	r2, r7, #12
 8000f02:	2303      	movs	r3, #3
 8000f04:	2023      	movs	r0, #35	@ 0x23
 8000f06:	f001 fa0f 	bl	8002328 <BSP_LCD_DisplayStringAt>
		if (xQueueReceive(myQueueHandle[i], &x, portMAX_DELAY) == pdPASS) {
 8000f0a:	4a43      	ldr	r2, [pc, #268]	@ (8001018 <MyTask+0x1c4>)
 8000f0c:	6a3b      	ldr	r3, [r7, #32]
 8000f0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f12:	f107 011c 	add.w	r1, r7, #28
 8000f16:	f04f 32ff 	mov.w	r2, #4294967295
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f006 f852 	bl	8006fc4 <xQueueReceive>
 8000f20:	4603      	mov	r3, r0
 8000f22:	2b01      	cmp	r3, #1
 8000f24:	d1b5      	bne.n	8000e92 <MyTask+0x3e>
			//makes the task not quarrel with lcd
			if (x == i) {
 8000f26:	69fa      	ldr	r2, [r7, #28]
 8000f28:	6a3b      	ldr	r3, [r7, #32]
 8000f2a:	429a      	cmp	r2, r3
 8000f2c:	d12b      	bne.n	8000f86 <MyTask+0x132>
				BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8000f2e:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8000f32:	f001 f941 	bl	80021b8 <BSP_LCD_SetTextColor>
						BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8000f36:	f04f 30ff 	mov.w	r0, #4294967295
 8000f3a:	f001 f955 	bl	80021e8 <BSP_LCD_SetBackColor>
						sprintf(num, "RNG:%ld", x);
 8000f3e:	69fa      	ldr	r2, [r7, #28]
 8000f40:	f107 030c 	add.w	r3, r7, #12
 8000f44:	4931      	ldr	r1, [pc, #196]	@ (800100c <MyTask+0x1b8>)
 8000f46:	4618      	mov	r0, r3
 8000f48:	f007 fd66 	bl	8008a18 <siprintf>
						BSP_LCD_DisplayStringAt(80, 50, (uint8_t*) num, LEFT_MODE);
 8000f4c:	f107 020c 	add.w	r2, r7, #12
 8000f50:	2303      	movs	r3, #3
 8000f52:	2132      	movs	r1, #50	@ 0x32
 8000f54:	2050      	movs	r0, #80	@ 0x50
 8000f56:	f001 f9e7 	bl	8002328 <BSP_LCD_DisplayStringAt>
				// remove message and toggle color of right RED/GREEN button
				if (right_red) {
 8000f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d00a      	beq.n	8000f76 <MyTask+0x122>
					BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
 8000f60:	f04f 20ff 	mov.w	r0, #4278255360	@ 0xff00ff00
 8000f64:	f001 f928 	bl	80021b8 <BSP_LCD_SetTextColor>
					BSP_LCD_SetBackColor(LCD_COLOR_GREEN);
 8000f68:	f04f 20ff 	mov.w	r0, #4278255360	@ 0xff00ff00
 8000f6c:	f001 f93c 	bl	80021e8 <BSP_LCD_SetBackColor>
					right_red = 0;
 8000f70:	2300      	movs	r3, #0
 8000f72:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f74:	e007      	b.n	8000f86 <MyTask+0x132>
				} else {
					BSP_LCD_SetTextColor(LCD_COLOR_RED);
 8000f76:	4826      	ldr	r0, [pc, #152]	@ (8001010 <MyTask+0x1bc>)
 8000f78:	f001 f91e 	bl	80021b8 <BSP_LCD_SetTextColor>
					BSP_LCD_SetBackColor(LCD_COLOR_RED);
 8000f7c:	4824      	ldr	r0, [pc, #144]	@ (8001010 <MyTask+0x1bc>)
 8000f7e:	f001 f933 	bl	80021e8 <BSP_LCD_SetBackColor>
					right_red = 1;
 8000f82:	2301      	movs	r3, #1
 8000f84:	627b      	str	r3, [r7, #36]	@ 0x24
				}
			} else {

			}
			//osDelay(500);
			BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
 8000f86:	f04f 20ff 	mov.w	r0, #4278255360	@ 0xff00ff00
 8000f8a:	f001 f915 	bl	80021b8 <BSP_LCD_SetTextColor>
			BSP_LCD_SetBackColor(LCD_COLOR_GREEN);
 8000f8e:	f04f 20ff 	mov.w	r0, #4278255360	@ 0xff00ff00
 8000f92:	f001 f929 	bl	80021e8 <BSP_LCD_SetBackColor>
			BSP_LCD_FillRect(20, 10 + 60 * i, 40, 30);
 8000f96:	6a3b      	ldr	r3, [r7, #32]
 8000f98:	b29b      	uxth	r3, r3
 8000f9a:	461a      	mov	r2, r3
 8000f9c:	0112      	lsls	r2, r2, #4
 8000f9e:	1ad3      	subs	r3, r2, r3
 8000fa0:	009b      	lsls	r3, r3, #2
 8000fa2:	b29b      	uxth	r3, r3
 8000fa4:	330a      	adds	r3, #10
 8000fa6:	b299      	uxth	r1, r3
 8000fa8:	231e      	movs	r3, #30
 8000faa:	2228      	movs	r2, #40	@ 0x28
 8000fac:	2014      	movs	r0, #20
 8000fae:	f001 fb2b 	bl	8002608 <BSP_LCD_FillRect>
			BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8000fb2:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8000fb6:	f001 f8ff 	bl	80021b8 <BSP_LCD_SetTextColor>
			BSP_LCD_DrawRect(20, 10 + 60 * i, 40, 30);
 8000fba:	6a3b      	ldr	r3, [r7, #32]
 8000fbc:	b29b      	uxth	r3, r3
 8000fbe:	461a      	mov	r2, r3
 8000fc0:	0112      	lsls	r2, r2, #4
 8000fc2:	1ad3      	subs	r3, r2, r3
 8000fc4:	009b      	lsls	r3, r3, #2
 8000fc6:	b29b      	uxth	r3, r3
 8000fc8:	330a      	adds	r3, #10
 8000fca:	b299      	uxth	r1, r3
 8000fcc:	231e      	movs	r3, #30
 8000fce:	2228      	movs	r2, #40	@ 0x28
 8000fd0:	2014      	movs	r0, #20
 8000fd2:	f001 fae7 	bl	80025a4 <BSP_LCD_DrawRect>
			sprintf(num, "%d", i);
 8000fd6:	f107 030c 	add.w	r3, r7, #12
 8000fda:	6a3a      	ldr	r2, [r7, #32]
 8000fdc:	490d      	ldr	r1, [pc, #52]	@ (8001014 <MyTask+0x1c0>)
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f007 fd1a 	bl	8008a18 <siprintf>
			BSP_LCD_DisplayStringAt(35, 20 + 60 * i, (uint8_t*) num, LEFT_MODE);
 8000fe4:	6a3b      	ldr	r3, [r7, #32]
 8000fe6:	b29b      	uxth	r3, r3
 8000fe8:	461a      	mov	r2, r3
 8000fea:	0112      	lsls	r2, r2, #4
 8000fec:	1ad3      	subs	r3, r2, r3
 8000fee:	009b      	lsls	r3, r3, #2
 8000ff0:	b29b      	uxth	r3, r3
 8000ff2:	3314      	adds	r3, #20
 8000ff4:	b299      	uxth	r1, r3
 8000ff6:	f107 020c 	add.w	r2, r7, #12
 8000ffa:	2303      	movs	r3, #3
 8000ffc:	2023      	movs	r0, #35	@ 0x23
 8000ffe:	f001 f993 	bl	8002328 <BSP_LCD_DisplayStringAt>
			osDelay(500);
 8001002:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001006:	f005 fdb2 	bl	8006b6e <osDelay>
		BSP_LCD_SetTextColor(LCD_COLOR_RED); // set left button to red while working
 800100a:	e742      	b.n	8000e92 <MyTask+0x3e>
 800100c:	08009430 	.word	0x08009430
 8001010:	ffff0000 	.word	0xffff0000
 8001014:	0800942c 	.word	0x0800942c
 8001018:	20000580 	.word	0x20000580

0800101c <HAL_TIM_PeriodElapsedCallback>:
 * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800101c:	b580      	push	{r7, lr}
 800101e:	b082      	sub	sp, #8
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM1) {
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	4a04      	ldr	r2, [pc, #16]	@ (800103c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800102a:	4293      	cmp	r3, r2
 800102c:	d101      	bne.n	8001032 <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 800102e:	f001 ff2f 	bl	8002e90 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8001032:	bf00      	nop
 8001034:	3708      	adds	r7, #8
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	40010000 	.word	0x40010000

08001040 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001040:	b480      	push	{r7}
 8001042:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001044:	b672      	cpsid	i
}
 8001046:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001048:	bf00      	nop
 800104a:	e7fd      	b.n	8001048 <Error_Handler+0x8>

0800104c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001052:	2300      	movs	r3, #0
 8001054:	607b      	str	r3, [r7, #4]
 8001056:	4b12      	ldr	r3, [pc, #72]	@ (80010a0 <HAL_MspInit+0x54>)
 8001058:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800105a:	4a11      	ldr	r2, [pc, #68]	@ (80010a0 <HAL_MspInit+0x54>)
 800105c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001060:	6453      	str	r3, [r2, #68]	@ 0x44
 8001062:	4b0f      	ldr	r3, [pc, #60]	@ (80010a0 <HAL_MspInit+0x54>)
 8001064:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001066:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800106a:	607b      	str	r3, [r7, #4]
 800106c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800106e:	2300      	movs	r3, #0
 8001070:	603b      	str	r3, [r7, #0]
 8001072:	4b0b      	ldr	r3, [pc, #44]	@ (80010a0 <HAL_MspInit+0x54>)
 8001074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001076:	4a0a      	ldr	r2, [pc, #40]	@ (80010a0 <HAL_MspInit+0x54>)
 8001078:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800107c:	6413      	str	r3, [r2, #64]	@ 0x40
 800107e:	4b08      	ldr	r3, [pc, #32]	@ (80010a0 <HAL_MspInit+0x54>)
 8001080:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001082:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001086:	603b      	str	r3, [r7, #0]
 8001088:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800108a:	2200      	movs	r2, #0
 800108c:	210f      	movs	r1, #15
 800108e:	f06f 0001 	mvn.w	r0, #1
 8001092:	f001 fff9 	bl	8003088 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001096:	bf00      	nop
 8001098:	3708      	adds	r7, #8
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	40023800 	.word	0x40023800

080010a4 <HAL_DMA2D_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdma2d: DMA2D handle pointer
  * @retval None
  */
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 80010a4:	b480      	push	{r7}
 80010a6:	b085      	sub	sp, #20
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	4a0b      	ldr	r2, [pc, #44]	@ (80010e0 <HAL_DMA2D_MspInit+0x3c>)
 80010b2:	4293      	cmp	r3, r2
 80010b4:	d10d      	bne.n	80010d2 <HAL_DMA2D_MspInit+0x2e>
  {
    /* USER CODE BEGIN DMA2D_MspInit 0 */

    /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 80010b6:	2300      	movs	r3, #0
 80010b8:	60fb      	str	r3, [r7, #12]
 80010ba:	4b0a      	ldr	r3, [pc, #40]	@ (80010e4 <HAL_DMA2D_MspInit+0x40>)
 80010bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010be:	4a09      	ldr	r2, [pc, #36]	@ (80010e4 <HAL_DMA2D_MspInit+0x40>)
 80010c0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80010c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80010c6:	4b07      	ldr	r3, [pc, #28]	@ (80010e4 <HAL_DMA2D_MspInit+0x40>)
 80010c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80010ce:	60fb      	str	r3, [r7, #12]
 80010d0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END DMA2D_MspInit 1 */

  }

}
 80010d2:	bf00      	nop
 80010d4:	3714      	adds	r7, #20
 80010d6:	46bd      	mov	sp, r7
 80010d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010dc:	4770      	bx	lr
 80010de:	bf00      	nop
 80010e0:	4002b000 	.word	0x4002b000
 80010e4:	40023800 	.word	0x40023800

080010e8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b08a      	sub	sp, #40	@ 0x28
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010f0:	f107 0314 	add.w	r3, r7, #20
 80010f4:	2200      	movs	r2, #0
 80010f6:	601a      	str	r2, [r3, #0]
 80010f8:	605a      	str	r2, [r3, #4]
 80010fa:	609a      	str	r2, [r3, #8]
 80010fc:	60da      	str	r2, [r3, #12]
 80010fe:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	4a29      	ldr	r2, [pc, #164]	@ (80011ac <HAL_I2C_MspInit+0xc4>)
 8001106:	4293      	cmp	r3, r2
 8001108:	d14b      	bne.n	80011a2 <HAL_I2C_MspInit+0xba>
  {
    /* USER CODE BEGIN I2C3_MspInit 0 */

    /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800110a:	2300      	movs	r3, #0
 800110c:	613b      	str	r3, [r7, #16]
 800110e:	4b28      	ldr	r3, [pc, #160]	@ (80011b0 <HAL_I2C_MspInit+0xc8>)
 8001110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001112:	4a27      	ldr	r2, [pc, #156]	@ (80011b0 <HAL_I2C_MspInit+0xc8>)
 8001114:	f043 0304 	orr.w	r3, r3, #4
 8001118:	6313      	str	r3, [r2, #48]	@ 0x30
 800111a:	4b25      	ldr	r3, [pc, #148]	@ (80011b0 <HAL_I2C_MspInit+0xc8>)
 800111c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800111e:	f003 0304 	and.w	r3, r3, #4
 8001122:	613b      	str	r3, [r7, #16]
 8001124:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001126:	2300      	movs	r3, #0
 8001128:	60fb      	str	r3, [r7, #12]
 800112a:	4b21      	ldr	r3, [pc, #132]	@ (80011b0 <HAL_I2C_MspInit+0xc8>)
 800112c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800112e:	4a20      	ldr	r2, [pc, #128]	@ (80011b0 <HAL_I2C_MspInit+0xc8>)
 8001130:	f043 0301 	orr.w	r3, r3, #1
 8001134:	6313      	str	r3, [r2, #48]	@ 0x30
 8001136:	4b1e      	ldr	r3, [pc, #120]	@ (80011b0 <HAL_I2C_MspInit+0xc8>)
 8001138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800113a:	f003 0301 	and.w	r3, r3, #1
 800113e:	60fb      	str	r3, [r7, #12]
 8001140:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001142:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001146:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001148:	2312      	movs	r3, #18
 800114a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800114c:	2300      	movs	r3, #0
 800114e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001150:	2303      	movs	r3, #3
 8001152:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001154:	2304      	movs	r3, #4
 8001156:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001158:	f107 0314 	add.w	r3, r7, #20
 800115c:	4619      	mov	r1, r3
 800115e:	4815      	ldr	r0, [pc, #84]	@ (80011b4 <HAL_I2C_MspInit+0xcc>)
 8001160:	f002 fc06 	bl	8003970 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001164:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001168:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800116a:	2312      	movs	r3, #18
 800116c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116e:	2300      	movs	r3, #0
 8001170:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001172:	2303      	movs	r3, #3
 8001174:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001176:	2304      	movs	r3, #4
 8001178:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800117a:	f107 0314 	add.w	r3, r7, #20
 800117e:	4619      	mov	r1, r3
 8001180:	480d      	ldr	r0, [pc, #52]	@ (80011b8 <HAL_I2C_MspInit+0xd0>)
 8001182:	f002 fbf5 	bl	8003970 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001186:	2300      	movs	r3, #0
 8001188:	60bb      	str	r3, [r7, #8]
 800118a:	4b09      	ldr	r3, [pc, #36]	@ (80011b0 <HAL_I2C_MspInit+0xc8>)
 800118c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800118e:	4a08      	ldr	r2, [pc, #32]	@ (80011b0 <HAL_I2C_MspInit+0xc8>)
 8001190:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001194:	6413      	str	r3, [r2, #64]	@ 0x40
 8001196:	4b06      	ldr	r3, [pc, #24]	@ (80011b0 <HAL_I2C_MspInit+0xc8>)
 8001198:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800119a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800119e:	60bb      	str	r3, [r7, #8]
 80011a0:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C3_MspInit 1 */

  }

}
 80011a2:	bf00      	nop
 80011a4:	3728      	adds	r7, #40	@ 0x28
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	40005c00 	.word	0x40005c00
 80011b0:	40023800 	.word	0x40023800
 80011b4:	40020800 	.word	0x40020800
 80011b8:	40020000 	.word	0x40020000

080011bc <HAL_LTDC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hltdc: LTDC handle pointer
  * @retval None
  */
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b09a      	sub	sp, #104	@ 0x68
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011c4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80011c8:	2200      	movs	r2, #0
 80011ca:	601a      	str	r2, [r3, #0]
 80011cc:	605a      	str	r2, [r3, #4]
 80011ce:	609a      	str	r2, [r3, #8]
 80011d0:	60da      	str	r2, [r3, #12]
 80011d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80011d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011d8:	2230      	movs	r2, #48	@ 0x30
 80011da:	2100      	movs	r1, #0
 80011dc:	4618      	mov	r0, r3
 80011de:	f007 fc3d 	bl	8008a5c <memset>
  if(hltdc->Instance==LTDC)
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	4a81      	ldr	r2, [pc, #516]	@ (80013ec <HAL_LTDC_MspInit+0x230>)
 80011e8:	4293      	cmp	r3, r2
 80011ea:	f040 80fb 	bne.w	80013e4 <HAL_LTDC_MspInit+0x228>

    /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80011ee:	2308      	movs	r3, #8
 80011f0:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 80011f2:	2332      	movs	r3, #50	@ 0x32
 80011f4:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 80011f6:	2305      	movs	r3, #5
 80011f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 80011fa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80011fe:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001200:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001204:	4618      	mov	r0, r3
 8001206:	f004 f81d 	bl	8005244 <HAL_RCCEx_PeriphCLKConfig>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d001      	beq.n	8001214 <HAL_LTDC_MspInit+0x58>
    {
      Error_Handler();
 8001210:	f7ff ff16 	bl	8001040 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8001214:	2300      	movs	r3, #0
 8001216:	623b      	str	r3, [r7, #32]
 8001218:	4b75      	ldr	r3, [pc, #468]	@ (80013f0 <HAL_LTDC_MspInit+0x234>)
 800121a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800121c:	4a74      	ldr	r2, [pc, #464]	@ (80013f0 <HAL_LTDC_MspInit+0x234>)
 800121e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001222:	6453      	str	r3, [r2, #68]	@ 0x44
 8001224:	4b72      	ldr	r3, [pc, #456]	@ (80013f0 <HAL_LTDC_MspInit+0x234>)
 8001226:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001228:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800122c:	623b      	str	r3, [r7, #32]
 800122e:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001230:	2300      	movs	r3, #0
 8001232:	61fb      	str	r3, [r7, #28]
 8001234:	4b6e      	ldr	r3, [pc, #440]	@ (80013f0 <HAL_LTDC_MspInit+0x234>)
 8001236:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001238:	4a6d      	ldr	r2, [pc, #436]	@ (80013f0 <HAL_LTDC_MspInit+0x234>)
 800123a:	f043 0320 	orr.w	r3, r3, #32
 800123e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001240:	4b6b      	ldr	r3, [pc, #428]	@ (80013f0 <HAL_LTDC_MspInit+0x234>)
 8001242:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001244:	f003 0320 	and.w	r3, r3, #32
 8001248:	61fb      	str	r3, [r7, #28]
 800124a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800124c:	2300      	movs	r3, #0
 800124e:	61bb      	str	r3, [r7, #24]
 8001250:	4b67      	ldr	r3, [pc, #412]	@ (80013f0 <HAL_LTDC_MspInit+0x234>)
 8001252:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001254:	4a66      	ldr	r2, [pc, #408]	@ (80013f0 <HAL_LTDC_MspInit+0x234>)
 8001256:	f043 0301 	orr.w	r3, r3, #1
 800125a:	6313      	str	r3, [r2, #48]	@ 0x30
 800125c:	4b64      	ldr	r3, [pc, #400]	@ (80013f0 <HAL_LTDC_MspInit+0x234>)
 800125e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001260:	f003 0301 	and.w	r3, r3, #1
 8001264:	61bb      	str	r3, [r7, #24]
 8001266:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001268:	2300      	movs	r3, #0
 800126a:	617b      	str	r3, [r7, #20]
 800126c:	4b60      	ldr	r3, [pc, #384]	@ (80013f0 <HAL_LTDC_MspInit+0x234>)
 800126e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001270:	4a5f      	ldr	r2, [pc, #380]	@ (80013f0 <HAL_LTDC_MspInit+0x234>)
 8001272:	f043 0302 	orr.w	r3, r3, #2
 8001276:	6313      	str	r3, [r2, #48]	@ 0x30
 8001278:	4b5d      	ldr	r3, [pc, #372]	@ (80013f0 <HAL_LTDC_MspInit+0x234>)
 800127a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800127c:	f003 0302 	and.w	r3, r3, #2
 8001280:	617b      	str	r3, [r7, #20]
 8001282:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001284:	2300      	movs	r3, #0
 8001286:	613b      	str	r3, [r7, #16]
 8001288:	4b59      	ldr	r3, [pc, #356]	@ (80013f0 <HAL_LTDC_MspInit+0x234>)
 800128a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800128c:	4a58      	ldr	r2, [pc, #352]	@ (80013f0 <HAL_LTDC_MspInit+0x234>)
 800128e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001292:	6313      	str	r3, [r2, #48]	@ 0x30
 8001294:	4b56      	ldr	r3, [pc, #344]	@ (80013f0 <HAL_LTDC_MspInit+0x234>)
 8001296:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001298:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800129c:	613b      	str	r3, [r7, #16]
 800129e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012a0:	2300      	movs	r3, #0
 80012a2:	60fb      	str	r3, [r7, #12]
 80012a4:	4b52      	ldr	r3, [pc, #328]	@ (80013f0 <HAL_LTDC_MspInit+0x234>)
 80012a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012a8:	4a51      	ldr	r2, [pc, #324]	@ (80013f0 <HAL_LTDC_MspInit+0x234>)
 80012aa:	f043 0304 	orr.w	r3, r3, #4
 80012ae:	6313      	str	r3, [r2, #48]	@ 0x30
 80012b0:	4b4f      	ldr	r3, [pc, #316]	@ (80013f0 <HAL_LTDC_MspInit+0x234>)
 80012b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012b4:	f003 0304 	and.w	r3, r3, #4
 80012b8:	60fb      	str	r3, [r7, #12]
 80012ba:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80012bc:	2300      	movs	r3, #0
 80012be:	60bb      	str	r3, [r7, #8]
 80012c0:	4b4b      	ldr	r3, [pc, #300]	@ (80013f0 <HAL_LTDC_MspInit+0x234>)
 80012c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012c4:	4a4a      	ldr	r2, [pc, #296]	@ (80013f0 <HAL_LTDC_MspInit+0x234>)
 80012c6:	f043 0308 	orr.w	r3, r3, #8
 80012ca:	6313      	str	r3, [r2, #48]	@ 0x30
 80012cc:	4b48      	ldr	r3, [pc, #288]	@ (80013f0 <HAL_LTDC_MspInit+0x234>)
 80012ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012d0:	f003 0308 	and.w	r3, r3, #8
 80012d4:	60bb      	str	r3, [r7, #8]
 80012d6:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80012d8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80012dc:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012de:	2302      	movs	r3, #2
 80012e0:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e2:	2300      	movs	r3, #0
 80012e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012e6:	2300      	movs	r3, #0
 80012e8:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80012ea:	230e      	movs	r3, #14
 80012ec:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80012ee:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80012f2:	4619      	mov	r1, r3
 80012f4:	483f      	ldr	r0, [pc, #252]	@ (80013f4 <HAL_LTDC_MspInit+0x238>)
 80012f6:	f002 fb3b 	bl	8003970 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_11
 80012fa:	f641 0358 	movw	r3, #6232	@ 0x1858
 80012fe:	657b      	str	r3, [r7, #84]	@ 0x54
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001300:	2302      	movs	r3, #2
 8001302:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001304:	2300      	movs	r3, #0
 8001306:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001308:	2300      	movs	r3, #0
 800130a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800130c:	230e      	movs	r3, #14
 800130e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001310:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001314:	4619      	mov	r1, r3
 8001316:	4838      	ldr	r0, [pc, #224]	@ (80013f8 <HAL_LTDC_MspInit+0x23c>)
 8001318:	f002 fb2a 	bl	8003970 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800131c:	2303      	movs	r3, #3
 800131e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001320:	2302      	movs	r3, #2
 8001322:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001324:	2300      	movs	r3, #0
 8001326:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001328:	2300      	movs	r3, #0
 800132a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 800132c:	2309      	movs	r3, #9
 800132e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001330:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001334:	4619      	mov	r1, r3
 8001336:	4831      	ldr	r0, [pc, #196]	@ (80013fc <HAL_LTDC_MspInit+0x240>)
 8001338:	f002 fb1a 	bl	8003970 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_8|GPIO_PIN_9;
 800133c:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8001340:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001342:	2302      	movs	r3, #2
 8001344:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001346:	2300      	movs	r3, #0
 8001348:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800134a:	2300      	movs	r3, #0
 800134c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800134e:	230e      	movs	r3, #14
 8001350:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001352:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001356:	4619      	mov	r1, r3
 8001358:	4828      	ldr	r0, [pc, #160]	@ (80013fc <HAL_LTDC_MspInit+0x240>)
 800135a:	f002 fb09 	bl	8003970 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_11;
 800135e:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 8001362:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001364:	2302      	movs	r3, #2
 8001366:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001368:	2300      	movs	r3, #0
 800136a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800136c:	2300      	movs	r3, #0
 800136e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001370:	230e      	movs	r3, #14
 8001372:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001374:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001378:	4619      	mov	r1, r3
 800137a:	4821      	ldr	r0, [pc, #132]	@ (8001400 <HAL_LTDC_MspInit+0x244>)
 800137c:	f002 faf8 	bl	8003970 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_10;
 8001380:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8001384:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001386:	2302      	movs	r3, #2
 8001388:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138a:	2300      	movs	r3, #0
 800138c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800138e:	2300      	movs	r3, #0
 8001390:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001392:	230e      	movs	r3, #14
 8001394:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001396:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800139a:	4619      	mov	r1, r3
 800139c:	4819      	ldr	r0, [pc, #100]	@ (8001404 <HAL_LTDC_MspInit+0x248>)
 800139e:	f002 fae7 	bl	8003970 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6;
 80013a2:	2348      	movs	r3, #72	@ 0x48
 80013a4:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013a6:	2302      	movs	r3, #2
 80013a8:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013aa:	2300      	movs	r3, #0
 80013ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ae:	2300      	movs	r3, #0
 80013b0:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80013b2:	230e      	movs	r3, #14
 80013b4:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013b6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80013ba:	4619      	mov	r1, r3
 80013bc:	4812      	ldr	r0, [pc, #72]	@ (8001408 <HAL_LTDC_MspInit+0x24c>)
 80013be:	f002 fad7 	bl	8003970 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 80013c2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80013c6:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013c8:	2302      	movs	r3, #2
 80013ca:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013cc:	2300      	movs	r3, #0
 80013ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013d0:	2300      	movs	r3, #0
 80013d2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80013d4:	2309      	movs	r3, #9
 80013d6:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80013d8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80013dc:	4619      	mov	r1, r3
 80013de:	4808      	ldr	r0, [pc, #32]	@ (8001400 <HAL_LTDC_MspInit+0x244>)
 80013e0:	f002 fac6 	bl	8003970 <HAL_GPIO_Init>

    /* USER CODE END LTDC_MspInit 1 */

  }

}
 80013e4:	bf00      	nop
 80013e6:	3768      	adds	r7, #104	@ 0x68
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd80      	pop	{r7, pc}
 80013ec:	40016800 	.word	0x40016800
 80013f0:	40023800 	.word	0x40023800
 80013f4:	40021400 	.word	0x40021400
 80013f8:	40020000 	.word	0x40020000
 80013fc:	40020400 	.word	0x40020400
 8001400:	40021800 	.word	0x40021800
 8001404:	40020800 	.word	0x40020800
 8001408:	40020c00 	.word	0x40020c00

0800140c <HAL_RNG_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrng: RNG handle pointer
  * @retval None
  */
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 800140c:	b480      	push	{r7}
 800140e:	b085      	sub	sp, #20
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  if(hrng->Instance==RNG)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	4a0b      	ldr	r2, [pc, #44]	@ (8001448 <HAL_RNG_MspInit+0x3c>)
 800141a:	4293      	cmp	r3, r2
 800141c:	d10d      	bne.n	800143a <HAL_RNG_MspInit+0x2e>
  {
    /* USER CODE BEGIN RNG_MspInit 0 */

    /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 800141e:	2300      	movs	r3, #0
 8001420:	60fb      	str	r3, [r7, #12]
 8001422:	4b0a      	ldr	r3, [pc, #40]	@ (800144c <HAL_RNG_MspInit+0x40>)
 8001424:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001426:	4a09      	ldr	r2, [pc, #36]	@ (800144c <HAL_RNG_MspInit+0x40>)
 8001428:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800142c:	6353      	str	r3, [r2, #52]	@ 0x34
 800142e:	4b07      	ldr	r3, [pc, #28]	@ (800144c <HAL_RNG_MspInit+0x40>)
 8001430:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001432:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001436:	60fb      	str	r3, [r7, #12]
 8001438:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END RNG_MspInit 1 */

  }

}
 800143a:	bf00      	nop
 800143c:	3714      	adds	r7, #20
 800143e:	46bd      	mov	sp, r7
 8001440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001444:	4770      	bx	lr
 8001446:	bf00      	nop
 8001448:	50060800 	.word	0x50060800
 800144c:	40023800 	.word	0x40023800

08001450 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b08a      	sub	sp, #40	@ 0x28
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001458:	f107 0314 	add.w	r3, r7, #20
 800145c:	2200      	movs	r2, #0
 800145e:	601a      	str	r2, [r3, #0]
 8001460:	605a      	str	r2, [r3, #4]
 8001462:	609a      	str	r2, [r3, #8]
 8001464:	60da      	str	r2, [r3, #12]
 8001466:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4a19      	ldr	r2, [pc, #100]	@ (80014d4 <HAL_SPI_MspInit+0x84>)
 800146e:	4293      	cmp	r3, r2
 8001470:	d12c      	bne.n	80014cc <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI5_MspInit 0 */

    /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8001472:	2300      	movs	r3, #0
 8001474:	613b      	str	r3, [r7, #16]
 8001476:	4b18      	ldr	r3, [pc, #96]	@ (80014d8 <HAL_SPI_MspInit+0x88>)
 8001478:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800147a:	4a17      	ldr	r2, [pc, #92]	@ (80014d8 <HAL_SPI_MspInit+0x88>)
 800147c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001480:	6453      	str	r3, [r2, #68]	@ 0x44
 8001482:	4b15      	ldr	r3, [pc, #84]	@ (80014d8 <HAL_SPI_MspInit+0x88>)
 8001484:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001486:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800148a:	613b      	str	r3, [r7, #16]
 800148c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800148e:	2300      	movs	r3, #0
 8001490:	60fb      	str	r3, [r7, #12]
 8001492:	4b11      	ldr	r3, [pc, #68]	@ (80014d8 <HAL_SPI_MspInit+0x88>)
 8001494:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001496:	4a10      	ldr	r2, [pc, #64]	@ (80014d8 <HAL_SPI_MspInit+0x88>)
 8001498:	f043 0320 	orr.w	r3, r3, #32
 800149c:	6313      	str	r3, [r2, #48]	@ 0x30
 800149e:	4b0e      	ldr	r3, [pc, #56]	@ (80014d8 <HAL_SPI_MspInit+0x88>)
 80014a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014a2:	f003 0320 	and.w	r3, r3, #32
 80014a6:	60fb      	str	r3, [r7, #12]
 80014a8:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80014aa:	f44f 7360 	mov.w	r3, #896	@ 0x380
 80014ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014b0:	2302      	movs	r3, #2
 80014b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b4:	2300      	movs	r3, #0
 80014b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014b8:	2303      	movs	r3, #3
 80014ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80014bc:	2305      	movs	r3, #5
 80014be:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80014c0:	f107 0314 	add.w	r3, r7, #20
 80014c4:	4619      	mov	r1, r3
 80014c6:	4805      	ldr	r0, [pc, #20]	@ (80014dc <HAL_SPI_MspInit+0x8c>)
 80014c8:	f002 fa52 	bl	8003970 <HAL_GPIO_Init>

    /* USER CODE END SPI5_MspInit 1 */

  }

}
 80014cc:	bf00      	nop
 80014ce:	3728      	adds	r7, #40	@ 0x28
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	40015000 	.word	0x40015000
 80014d8:	40023800 	.word	0x40023800
 80014dc:	40021400 	.word	0x40021400

080014e0 <HAL_SPI_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b082      	sub	sp, #8
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI5)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	4a08      	ldr	r2, [pc, #32]	@ (8001510 <HAL_SPI_MspDeInit+0x30>)
 80014ee:	4293      	cmp	r3, r2
 80014f0:	d10a      	bne.n	8001508 <HAL_SPI_MspDeInit+0x28>
  {
    /* USER CODE BEGIN SPI5_MspDeInit 0 */

    /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 80014f2:	4b08      	ldr	r3, [pc, #32]	@ (8001514 <HAL_SPI_MspDeInit+0x34>)
 80014f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014f6:	4a07      	ldr	r2, [pc, #28]	@ (8001514 <HAL_SPI_MspDeInit+0x34>)
 80014f8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80014fc:	6453      	str	r3, [r2, #68]	@ 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9);
 80014fe:	f44f 7160 	mov.w	r1, #896	@ 0x380
 8001502:	4805      	ldr	r0, [pc, #20]	@ (8001518 <HAL_SPI_MspDeInit+0x38>)
 8001504:	f002 fbe0 	bl	8003cc8 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN SPI5_MspDeInit 1 */

    /* USER CODE END SPI5_MspDeInit 1 */
  }

}
 8001508:	bf00      	nop
 800150a:	3708      	adds	r7, #8
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	40015000 	.word	0x40015000
 8001514:	40023800 	.word	0x40023800
 8001518:	40021400 	.word	0x40021400

0800151c <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 800151c:	b580      	push	{r7, lr}
 800151e:	b086      	sub	sp, #24
 8001520:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001522:	1d3b      	adds	r3, r7, #4
 8001524:	2200      	movs	r2, #0
 8001526:	601a      	str	r2, [r3, #0]
 8001528:	605a      	str	r2, [r3, #4]
 800152a:	609a      	str	r2, [r3, #8]
 800152c:	60da      	str	r2, [r3, #12]
 800152e:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8001530:	4b3b      	ldr	r3, [pc, #236]	@ (8001620 <HAL_FMC_MspInit+0x104>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d16f      	bne.n	8001618 <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 8001538:	4b39      	ldr	r3, [pc, #228]	@ (8001620 <HAL_FMC_MspInit+0x104>)
 800153a:	2201      	movs	r2, #1
 800153c:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 800153e:	2300      	movs	r3, #0
 8001540:	603b      	str	r3, [r7, #0]
 8001542:	4b38      	ldr	r3, [pc, #224]	@ (8001624 <HAL_FMC_MspInit+0x108>)
 8001544:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001546:	4a37      	ldr	r2, [pc, #220]	@ (8001624 <HAL_FMC_MspInit+0x108>)
 8001548:	f043 0301 	orr.w	r3, r3, #1
 800154c:	6393      	str	r3, [r2, #56]	@ 0x38
 800154e:	4b35      	ldr	r3, [pc, #212]	@ (8001624 <HAL_FMC_MspInit+0x108>)
 8001550:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001552:	f003 0301 	and.w	r3, r3, #1
 8001556:	603b      	str	r3, [r7, #0]
 8001558:	683b      	ldr	r3, [r7, #0]
  PD1   ------> FMC_D3
  PG15   ------> FMC_SDNCAS
  PB5   ------> FMC_SDCKE1
  PB6   ------> FMC_SDNE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800155a:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 800155e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001560:	2302      	movs	r3, #2
 8001562:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001564:	2300      	movs	r3, #0
 8001566:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001568:	2303      	movs	r3, #3
 800156a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800156c:	230c      	movs	r3, #12
 800156e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001570:	1d3b      	adds	r3, r7, #4
 8001572:	4619      	mov	r1, r3
 8001574:	482c      	ldr	r0, [pc, #176]	@ (8001628 <HAL_FMC_MspInit+0x10c>)
 8001576:	f002 f9fb 	bl	8003970 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800157a:	2301      	movs	r3, #1
 800157c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800157e:	2302      	movs	r3, #2
 8001580:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001582:	2300      	movs	r3, #0
 8001584:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001586:	2303      	movs	r3, #3
 8001588:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800158a:	230c      	movs	r3, #12
 800158c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800158e:	1d3b      	adds	r3, r7, #4
 8001590:	4619      	mov	r1, r3
 8001592:	4826      	ldr	r0, [pc, #152]	@ (800162c <HAL_FMC_MspInit+0x110>)
 8001594:	f002 f9ec 	bl	8003970 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4
 8001598:	f248 1337 	movw	r3, #33079	@ 0x8137
 800159c:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800159e:	2302      	movs	r3, #2
 80015a0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a2:	2300      	movs	r3, #0
 80015a4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015a6:	2303      	movs	r3, #3
 80015a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80015aa:	230c      	movs	r3, #12
 80015ac:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80015ae:	1d3b      	adds	r3, r7, #4
 80015b0:	4619      	mov	r1, r3
 80015b2:	481f      	ldr	r0, [pc, #124]	@ (8001630 <HAL_FMC_MspInit+0x114>)
 80015b4:	f002 f9dc 	bl	8003970 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80015b8:	f64f 7380 	movw	r3, #65408	@ 0xff80
 80015bc:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015be:	2302      	movs	r3, #2
 80015c0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c2:	2300      	movs	r3, #0
 80015c4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015c6:	2303      	movs	r3, #3
 80015c8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80015ca:	230c      	movs	r3, #12
 80015cc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80015ce:	1d3b      	adds	r3, r7, #4
 80015d0:	4619      	mov	r1, r3
 80015d2:	4818      	ldr	r0, [pc, #96]	@ (8001634 <HAL_FMC_MspInit+0x118>)
 80015d4:	f002 f9cc 	bl	8003970 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 80015d8:	f24c 7303 	movw	r3, #50947	@ 0xc703
 80015dc:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015de:	2302      	movs	r3, #2
 80015e0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e2:	2300      	movs	r3, #0
 80015e4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015e6:	2303      	movs	r3, #3
 80015e8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80015ea:	230c      	movs	r3, #12
 80015ec:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015ee:	1d3b      	adds	r3, r7, #4
 80015f0:	4619      	mov	r1, r3
 80015f2:	4811      	ldr	r0, [pc, #68]	@ (8001638 <HAL_FMC_MspInit+0x11c>)
 80015f4:	f002 f9bc 	bl	8003970 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80015f8:	2360      	movs	r3, #96	@ 0x60
 80015fa:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015fc:	2302      	movs	r3, #2
 80015fe:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001600:	2300      	movs	r3, #0
 8001602:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001604:	2303      	movs	r3, #3
 8001606:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001608:	230c      	movs	r3, #12
 800160a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800160c:	1d3b      	adds	r3, r7, #4
 800160e:	4619      	mov	r1, r3
 8001610:	480a      	ldr	r0, [pc, #40]	@ (800163c <HAL_FMC_MspInit+0x120>)
 8001612:	f002 f9ad 	bl	8003970 <HAL_GPIO_Init>
 8001616:	e000      	b.n	800161a <HAL_FMC_MspInit+0xfe>
    return;
 8001618:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 800161a:	3718      	adds	r7, #24
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}
 8001620:	20000594 	.word	0x20000594
 8001624:	40023800 	.word	0x40023800
 8001628:	40021400 	.word	0x40021400
 800162c:	40020800 	.word	0x40020800
 8001630:	40021800 	.word	0x40021800
 8001634:	40021000 	.word	0x40021000
 8001638:	40020c00 	.word	0x40020c00
 800163c:	40020400 	.word	0x40020400

08001640 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8001640:	b580      	push	{r7, lr}
 8001642:	b082      	sub	sp, #8
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8001648:	f7ff ff68 	bl	800151c <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 800164c:	bf00      	nop
 800164e:	3708      	adds	r7, #8
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}

08001654 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b08c      	sub	sp, #48	@ 0x30
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 800165c:	2300      	movs	r3, #0
 800165e:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001660:	2300      	movs	r3, #0
 8001662:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001664:	2300      	movs	r3, #0
 8001666:	60bb      	str	r3, [r7, #8]
 8001668:	4b2e      	ldr	r3, [pc, #184]	@ (8001724 <HAL_InitTick+0xd0>)
 800166a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800166c:	4a2d      	ldr	r2, [pc, #180]	@ (8001724 <HAL_InitTick+0xd0>)
 800166e:	f043 0301 	orr.w	r3, r3, #1
 8001672:	6453      	str	r3, [r2, #68]	@ 0x44
 8001674:	4b2b      	ldr	r3, [pc, #172]	@ (8001724 <HAL_InitTick+0xd0>)
 8001676:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001678:	f003 0301 	and.w	r3, r3, #1
 800167c:	60bb      	str	r3, [r7, #8]
 800167e:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001680:	f107 020c 	add.w	r2, r7, #12
 8001684:	f107 0310 	add.w	r3, r7, #16
 8001688:	4611      	mov	r1, r2
 800168a:	4618      	mov	r0, r3
 800168c:	f003 fda8 	bl	80051e0 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001690:	f003 fd92 	bl	80051b8 <HAL_RCC_GetPCLK2Freq>
 8001694:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001696:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001698:	4a23      	ldr	r2, [pc, #140]	@ (8001728 <HAL_InitTick+0xd4>)
 800169a:	fba2 2303 	umull	r2, r3, r2, r3
 800169e:	0c9b      	lsrs	r3, r3, #18
 80016a0:	3b01      	subs	r3, #1
 80016a2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80016a4:	4b21      	ldr	r3, [pc, #132]	@ (800172c <HAL_InitTick+0xd8>)
 80016a6:	4a22      	ldr	r2, [pc, #136]	@ (8001730 <HAL_InitTick+0xdc>)
 80016a8:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80016aa:	4b20      	ldr	r3, [pc, #128]	@ (800172c <HAL_InitTick+0xd8>)
 80016ac:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80016b0:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80016b2:	4a1e      	ldr	r2, [pc, #120]	@ (800172c <HAL_InitTick+0xd8>)
 80016b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016b6:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80016b8:	4b1c      	ldr	r3, [pc, #112]	@ (800172c <HAL_InitTick+0xd8>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016be:	4b1b      	ldr	r3, [pc, #108]	@ (800172c <HAL_InitTick+0xd8>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016c4:	4b19      	ldr	r3, [pc, #100]	@ (800172c <HAL_InitTick+0xd8>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80016ca:	4818      	ldr	r0, [pc, #96]	@ (800172c <HAL_InitTick+0xd8>)
 80016cc:	f004 fe92 	bl	80063f4 <HAL_TIM_Base_Init>
 80016d0:	4603      	mov	r3, r0
 80016d2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80016d6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d11b      	bne.n	8001716 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80016de:	4813      	ldr	r0, [pc, #76]	@ (800172c <HAL_InitTick+0xd8>)
 80016e0:	f004 fee2 	bl	80064a8 <HAL_TIM_Base_Start_IT>
 80016e4:	4603      	mov	r3, r0
 80016e6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80016ea:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d111      	bne.n	8001716 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80016f2:	2019      	movs	r0, #25
 80016f4:	f001 fce4 	bl	80030c0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	2b0f      	cmp	r3, #15
 80016fc:	d808      	bhi.n	8001710 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 80016fe:	2200      	movs	r2, #0
 8001700:	6879      	ldr	r1, [r7, #4]
 8001702:	2019      	movs	r0, #25
 8001704:	f001 fcc0 	bl	8003088 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001708:	4a0a      	ldr	r2, [pc, #40]	@ (8001734 <HAL_InitTick+0xe0>)
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	6013      	str	r3, [r2, #0]
 800170e:	e002      	b.n	8001716 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8001710:	2301      	movs	r3, #1
 8001712:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001716:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800171a:	4618      	mov	r0, r3
 800171c:	3730      	adds	r7, #48	@ 0x30
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop
 8001724:	40023800 	.word	0x40023800
 8001728:	431bde83 	.word	0x431bde83
 800172c:	20000598 	.word	0x20000598
 8001730:	40010000 	.word	0x40010000
 8001734:	2000007c 	.word	0x2000007c

08001738 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001738:	b480      	push	{r7}
 800173a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800173c:	bf00      	nop
 800173e:	e7fd      	b.n	800173c <NMI_Handler+0x4>

08001740 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001740:	b480      	push	{r7}
 8001742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001744:	bf00      	nop
 8001746:	e7fd      	b.n	8001744 <HardFault_Handler+0x4>

08001748 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001748:	b480      	push	{r7}
 800174a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800174c:	bf00      	nop
 800174e:	e7fd      	b.n	800174c <MemManage_Handler+0x4>

08001750 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001750:	b480      	push	{r7}
 8001752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001754:	bf00      	nop
 8001756:	e7fd      	b.n	8001754 <BusFault_Handler+0x4>

08001758 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001758:	b480      	push	{r7}
 800175a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800175c:	bf00      	nop
 800175e:	e7fd      	b.n	800175c <UsageFault_Handler+0x4>

08001760 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001764:	bf00      	nop
 8001766:	46bd      	mov	sp, r7
 8001768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176c:	4770      	bx	lr

0800176e <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800176e:	b580      	push	{r7, lr}
 8001770:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001772:	2001      	movs	r0, #1
 8001774:	f002 fbce 	bl	8003f14 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001778:	bf00      	nop
 800177a:	bd80      	pop	{r7, pc}

0800177c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001780:	4802      	ldr	r0, [pc, #8]	@ (800178c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001782:	f004 ff01 	bl	8006588 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001786:	bf00      	nop
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	20000598 	.word	0x20000598

08001790 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b086      	sub	sp, #24
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001798:	4a14      	ldr	r2, [pc, #80]	@ (80017ec <_sbrk+0x5c>)
 800179a:	4b15      	ldr	r3, [pc, #84]	@ (80017f0 <_sbrk+0x60>)
 800179c:	1ad3      	subs	r3, r2, r3
 800179e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80017a0:	697b      	ldr	r3, [r7, #20]
 80017a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017a4:	4b13      	ldr	r3, [pc, #76]	@ (80017f4 <_sbrk+0x64>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d102      	bne.n	80017b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017ac:	4b11      	ldr	r3, [pc, #68]	@ (80017f4 <_sbrk+0x64>)
 80017ae:	4a12      	ldr	r2, [pc, #72]	@ (80017f8 <_sbrk+0x68>)
 80017b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017b2:	4b10      	ldr	r3, [pc, #64]	@ (80017f4 <_sbrk+0x64>)
 80017b4:	681a      	ldr	r2, [r3, #0]
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	4413      	add	r3, r2
 80017ba:	693a      	ldr	r2, [r7, #16]
 80017bc:	429a      	cmp	r2, r3
 80017be:	d207      	bcs.n	80017d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017c0:	f007 f9b2 	bl	8008b28 <__errno>
 80017c4:	4603      	mov	r3, r0
 80017c6:	220c      	movs	r2, #12
 80017c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017ca:	f04f 33ff 	mov.w	r3, #4294967295
 80017ce:	e009      	b.n	80017e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017d0:	4b08      	ldr	r3, [pc, #32]	@ (80017f4 <_sbrk+0x64>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017d6:	4b07      	ldr	r3, [pc, #28]	@ (80017f4 <_sbrk+0x64>)
 80017d8:	681a      	ldr	r2, [r3, #0]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	4413      	add	r3, r2
 80017de:	4a05      	ldr	r2, [pc, #20]	@ (80017f4 <_sbrk+0x64>)
 80017e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017e2:	68fb      	ldr	r3, [r7, #12]
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	3718      	adds	r7, #24
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	20030000 	.word	0x20030000
 80017f0:	00000400 	.word	0x00000400
 80017f4:	200005e0 	.word	0x200005e0
 80017f8:	200046d8 	.word	0x200046d8

080017fc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80017fc:	b480      	push	{r7}
 80017fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001800:	4b06      	ldr	r3, [pc, #24]	@ (800181c <SystemInit+0x20>)
 8001802:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001806:	4a05      	ldr	r2, [pc, #20]	@ (800181c <SystemInit+0x20>)
 8001808:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800180c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001810:	bf00      	nop
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr
 800181a:	bf00      	nop
 800181c:	e000ed00 	.word	0xe000ed00

08001820 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001820:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001858 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
               bl  SystemInit
 8001824:	f7ff ffea 	bl	80017fc <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001828:	480c      	ldr	r0, [pc, #48]	@ (800185c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800182a:	490d      	ldr	r1, [pc, #52]	@ (8001860 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800182c:	4a0d      	ldr	r2, [pc, #52]	@ (8001864 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800182e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001830:	e002      	b.n	8001838 <LoopCopyDataInit>

08001832 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001832:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001834:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001836:	3304      	adds	r3, #4

08001838 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001838:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800183a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800183c:	d3f9      	bcc.n	8001832 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800183e:	4a0a      	ldr	r2, [pc, #40]	@ (8001868 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001840:	4c0a      	ldr	r4, [pc, #40]	@ (800186c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001842:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001844:	e001      	b.n	800184a <LoopFillZerobss>

08001846 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001846:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001848:	3204      	adds	r2, #4

0800184a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800184a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800184c:	d3fb      	bcc.n	8001846 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800184e:	f007 f971 	bl	8008b34 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001852:	f7fe fecd 	bl	80005f0 <main>
  bx  lr    
 8001856:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001858:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 800185c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001860:	200000d8 	.word	0x200000d8
  ldr r2, =_sidata
 8001864:	0800be44 	.word	0x0800be44
  ldr r2, =_sbss
 8001868:	200000d8 	.word	0x200000d8
  ldr r4, =_ebss
 800186c:	200046d8 	.word	0x200046d8

08001870 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001870:	e7fe      	b.n	8001870 <ADC_IRQHandler>

08001872 <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 8001872:	b580      	push	{r7, lr}
 8001874:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8001876:	f000 fa5d 	bl	8001d34 <LCD_IO_Init>
  
  /* Configure LCD */
  ili9341_WriteReg(0xCA);
 800187a:	20ca      	movs	r0, #202	@ 0xca
 800187c:	f000 f95d 	bl	8001b3a <ili9341_WriteReg>
  ili9341_WriteData(0xC3);
 8001880:	20c3      	movs	r0, #195	@ 0xc3
 8001882:	f000 f967 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x08);
 8001886:	2008      	movs	r0, #8
 8001888:	f000 f964 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x50);
 800188c:	2050      	movs	r0, #80	@ 0x50
 800188e:	f000 f961 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERB);
 8001892:	20cf      	movs	r0, #207	@ 0xcf
 8001894:	f000 f951 	bl	8001b3a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001898:	2000      	movs	r0, #0
 800189a:	f000 f95b 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0xC1);
 800189e:	20c1      	movs	r0, #193	@ 0xc1
 80018a0:	f000 f958 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x30);
 80018a4:	2030      	movs	r0, #48	@ 0x30
 80018a6:	f000 f955 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER_SEQ);
 80018aa:	20ed      	movs	r0, #237	@ 0xed
 80018ac:	f000 f945 	bl	8001b3a <ili9341_WriteReg>
  ili9341_WriteData(0x64);
 80018b0:	2064      	movs	r0, #100	@ 0x64
 80018b2:	f000 f94f 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x03);
 80018b6:	2003      	movs	r0, #3
 80018b8:	f000 f94c 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x12);
 80018bc:	2012      	movs	r0, #18
 80018be:	f000 f949 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x81);
 80018c2:	2081      	movs	r0, #129	@ 0x81
 80018c4:	f000 f946 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCA);
 80018c8:	20e8      	movs	r0, #232	@ 0xe8
 80018ca:	f000 f936 	bl	8001b3a <ili9341_WriteReg>
  ili9341_WriteData(0x85);
 80018ce:	2085      	movs	r0, #133	@ 0x85
 80018d0:	f000 f940 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80018d4:	2000      	movs	r0, #0
 80018d6:	f000 f93d 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 80018da:	2078      	movs	r0, #120	@ 0x78
 80018dc:	f000 f93a 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERA);
 80018e0:	20cb      	movs	r0, #203	@ 0xcb
 80018e2:	f000 f92a 	bl	8001b3a <ili9341_WriteReg>
  ili9341_WriteData(0x39);
 80018e6:	2039      	movs	r0, #57	@ 0x39
 80018e8:	f000 f934 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x2C);
 80018ec:	202c      	movs	r0, #44	@ 0x2c
 80018ee:	f000 f931 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80018f2:	2000      	movs	r0, #0
 80018f4:	f000 f92e 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x34);
 80018f8:	2034      	movs	r0, #52	@ 0x34
 80018fa:	f000 f92b 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x02);
 80018fe:	2002      	movs	r0, #2
 8001900:	f000 f928 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteReg(LCD_PRC);
 8001904:	20f7      	movs	r0, #247	@ 0xf7
 8001906:	f000 f918 	bl	8001b3a <ili9341_WriteReg>
  ili9341_WriteData(0x20);
 800190a:	2020      	movs	r0, #32
 800190c:	f000 f922 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCB);
 8001910:	20ea      	movs	r0, #234	@ 0xea
 8001912:	f000 f912 	bl	8001b3a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001916:	2000      	movs	r0, #0
 8001918:	f000 f91c 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 800191c:	2000      	movs	r0, #0
 800191e:	f000 f919 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteReg(LCD_FRMCTR1);
 8001922:	20b1      	movs	r0, #177	@ 0xb1
 8001924:	f000 f909 	bl	8001b3a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001928:	2000      	movs	r0, #0
 800192a:	f000 f913 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 800192e:	201b      	movs	r0, #27
 8001930:	f000 f910 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8001934:	20b6      	movs	r0, #182	@ 0xb6
 8001936:	f000 f900 	bl	8001b3a <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 800193a:	200a      	movs	r0, #10
 800193c:	f000 f90a 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0xA2);
 8001940:	20a2      	movs	r0, #162	@ 0xa2
 8001942:	f000 f907 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER1);
 8001946:	20c0      	movs	r0, #192	@ 0xc0
 8001948:	f000 f8f7 	bl	8001b3a <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 800194c:	2010      	movs	r0, #16
 800194e:	f000 f901 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER2);
 8001952:	20c1      	movs	r0, #193	@ 0xc1
 8001954:	f000 f8f1 	bl	8001b3a <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8001958:	2010      	movs	r0, #16
 800195a:	f000 f8fb 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM1);
 800195e:	20c5      	movs	r0, #197	@ 0xc5
 8001960:	f000 f8eb 	bl	8001b3a <ili9341_WriteReg>
  ili9341_WriteData(0x45);
 8001964:	2045      	movs	r0, #69	@ 0x45
 8001966:	f000 f8f5 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x15);
 800196a:	2015      	movs	r0, #21
 800196c:	f000 f8f2 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM2);
 8001970:	20c7      	movs	r0, #199	@ 0xc7
 8001972:	f000 f8e2 	bl	8001b3a <ili9341_WriteReg>
  ili9341_WriteData(0x90);
 8001976:	2090      	movs	r0, #144	@ 0x90
 8001978:	f000 f8ec 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteReg(LCD_MAC);
 800197c:	2036      	movs	r0, #54	@ 0x36
 800197e:	f000 f8dc 	bl	8001b3a <ili9341_WriteReg>
  ili9341_WriteData(0xC8);
 8001982:	20c8      	movs	r0, #200	@ 0xc8
 8001984:	f000 f8e6 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteReg(LCD_3GAMMA_EN);
 8001988:	20f2      	movs	r0, #242	@ 0xf2
 800198a:	f000 f8d6 	bl	8001b3a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 800198e:	2000      	movs	r0, #0
 8001990:	f000 f8e0 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteReg(LCD_RGB_INTERFACE);
 8001994:	20b0      	movs	r0, #176	@ 0xb0
 8001996:	f000 f8d0 	bl	8001b3a <ili9341_WriteReg>
  ili9341_WriteData(0xC2);
 800199a:	20c2      	movs	r0, #194	@ 0xc2
 800199c:	f000 f8da 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 80019a0:	20b6      	movs	r0, #182	@ 0xb6
 80019a2:	f000 f8ca 	bl	8001b3a <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 80019a6:	200a      	movs	r0, #10
 80019a8:	f000 f8d4 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0xA7);
 80019ac:	20a7      	movs	r0, #167	@ 0xa7
 80019ae:	f000 f8d1 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x27);
 80019b2:	2027      	movs	r0, #39	@ 0x27
 80019b4:	f000 f8ce 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 80019b8:	2004      	movs	r0, #4
 80019ba:	f000 f8cb 	bl	8001b54 <ili9341_WriteData>
  
  /* Colomn address set */
  ili9341_WriteReg(LCD_COLUMN_ADDR);
 80019be:	202a      	movs	r0, #42	@ 0x2a
 80019c0:	f000 f8bb 	bl	8001b3a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80019c4:	2000      	movs	r0, #0
 80019c6:	f000 f8c5 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80019ca:	2000      	movs	r0, #0
 80019cc:	f000 f8c2 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80019d0:	2000      	movs	r0, #0
 80019d2:	f000 f8bf 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0xEF);
 80019d6:	20ef      	movs	r0, #239	@ 0xef
 80019d8:	f000 f8bc 	bl	8001b54 <ili9341_WriteData>
  /* Page address set */
  ili9341_WriteReg(LCD_PAGE_ADDR);
 80019dc:	202b      	movs	r0, #43	@ 0x2b
 80019de:	f000 f8ac 	bl	8001b3a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80019e2:	2000      	movs	r0, #0
 80019e4:	f000 f8b6 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80019e8:	2000      	movs	r0, #0
 80019ea:	f000 f8b3 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x01);
 80019ee:	2001      	movs	r0, #1
 80019f0:	f000 f8b0 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x3F);
 80019f4:	203f      	movs	r0, #63	@ 0x3f
 80019f6:	f000 f8ad 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteReg(LCD_INTERFACE);
 80019fa:	20f6      	movs	r0, #246	@ 0xf6
 80019fc:	f000 f89d 	bl	8001b3a <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8001a00:	2001      	movs	r0, #1
 8001a02:	f000 f8a7 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001a06:	2000      	movs	r0, #0
 8001a08:	f000 f8a4 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x06);
 8001a0c:	2006      	movs	r0, #6
 8001a0e:	f000 f8a1 	bl	8001b54 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_GRAM);
 8001a12:	202c      	movs	r0, #44	@ 0x2c
 8001a14:	f000 f891 	bl	8001b3a <ili9341_WriteReg>
  LCD_Delay(200);
 8001a18:	20c8      	movs	r0, #200	@ 0xc8
 8001a1a:	f000 fa79 	bl	8001f10 <LCD_Delay>
  
  ili9341_WriteReg(LCD_GAMMA);
 8001a1e:	2026      	movs	r0, #38	@ 0x26
 8001a20:	f000 f88b 	bl	8001b3a <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8001a24:	2001      	movs	r0, #1
 8001a26:	f000 f895 	bl	8001b54 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_PGAMMA);
 8001a2a:	20e0      	movs	r0, #224	@ 0xe0
 8001a2c:	f000 f885 	bl	8001b3a <ili9341_WriteReg>
  ili9341_WriteData(0x0F);
 8001a30:	200f      	movs	r0, #15
 8001a32:	f000 f88f 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x29);
 8001a36:	2029      	movs	r0, #41	@ 0x29
 8001a38:	f000 f88c 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x24);
 8001a3c:	2024      	movs	r0, #36	@ 0x24
 8001a3e:	f000 f889 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8001a42:	200c      	movs	r0, #12
 8001a44:	f000 f886 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x0E);
 8001a48:	200e      	movs	r0, #14
 8001a4a:	f000 f883 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8001a4e:	2009      	movs	r0, #9
 8001a50:	f000 f880 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x4E);
 8001a54:	204e      	movs	r0, #78	@ 0x4e
 8001a56:	f000 f87d 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8001a5a:	2078      	movs	r0, #120	@ 0x78
 8001a5c:	f000 f87a 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x3C);
 8001a60:	203c      	movs	r0, #60	@ 0x3c
 8001a62:	f000 f877 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8001a66:	2009      	movs	r0, #9
 8001a68:	f000 f874 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x13);
 8001a6c:	2013      	movs	r0, #19
 8001a6e:	f000 f871 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8001a72:	2005      	movs	r0, #5
 8001a74:	f000 f86e 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x17);
 8001a78:	2017      	movs	r0, #23
 8001a7a:	f000 f86b 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8001a7e:	2011      	movs	r0, #17
 8001a80:	f000 f868 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001a84:	2000      	movs	r0, #0
 8001a86:	f000 f865 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteReg(LCD_NGAMMA);
 8001a8a:	20e1      	movs	r0, #225	@ 0xe1
 8001a8c:	f000 f855 	bl	8001b3a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001a90:	2000      	movs	r0, #0
 8001a92:	f000 f85f 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x16);
 8001a96:	2016      	movs	r0, #22
 8001a98:	f000 f85c 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8001a9c:	201b      	movs	r0, #27
 8001a9e:	f000 f859 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8001aa2:	2004      	movs	r0, #4
 8001aa4:	f000 f856 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8001aa8:	2011      	movs	r0, #17
 8001aaa:	f000 f853 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x07);
 8001aae:	2007      	movs	r0, #7
 8001ab0:	f000 f850 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x31);
 8001ab4:	2031      	movs	r0, #49	@ 0x31
 8001ab6:	f000 f84d 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x33);
 8001aba:	2033      	movs	r0, #51	@ 0x33
 8001abc:	f000 f84a 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x42);
 8001ac0:	2042      	movs	r0, #66	@ 0x42
 8001ac2:	f000 f847 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8001ac6:	2005      	movs	r0, #5
 8001ac8:	f000 f844 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8001acc:	200c      	movs	r0, #12
 8001ace:	f000 f841 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x0A);
 8001ad2:	200a      	movs	r0, #10
 8001ad4:	f000 f83e 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x28);
 8001ad8:	2028      	movs	r0, #40	@ 0x28
 8001ada:	f000 f83b 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x2F);
 8001ade:	202f      	movs	r0, #47	@ 0x2f
 8001ae0:	f000 f838 	bl	8001b54 <ili9341_WriteData>
  ili9341_WriteData(0x0F);
 8001ae4:	200f      	movs	r0, #15
 8001ae6:	f000 f835 	bl	8001b54 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_SLEEP_OUT);
 8001aea:	2011      	movs	r0, #17
 8001aec:	f000 f825 	bl	8001b3a <ili9341_WriteReg>
  LCD_Delay(200);
 8001af0:	20c8      	movs	r0, #200	@ 0xc8
 8001af2:	f000 fa0d 	bl	8001f10 <LCD_Delay>
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8001af6:	2029      	movs	r0, #41	@ 0x29
 8001af8:	f000 f81f 	bl	8001b3a <ili9341_WriteReg>
  /* GRAM start writing */
  ili9341_WriteReg(LCD_GRAM);
 8001afc:	202c      	movs	r0, #44	@ 0x2c
 8001afe:	f000 f81c 	bl	8001b3a <ili9341_WriteReg>
}
 8001b02:	bf00      	nop
 8001b04:	bd80      	pop	{r7, pc}

08001b06 <ili9341_ReadID>:
  * @brief  Disables the Display.
  * @param  None
  * @retval LCD Register Value.
  */
uint16_t ili9341_ReadID(void)
{
 8001b06:	b580      	push	{r7, lr}
 8001b08:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 8001b0a:	f000 f913 	bl	8001d34 <LCD_IO_Init>
  return ((uint16_t)ili9341_ReadData(LCD_READ_ID4, LCD_READ_ID4_SIZE));
 8001b0e:	2103      	movs	r1, #3
 8001b10:	20d3      	movs	r0, #211	@ 0xd3
 8001b12:	f000 f82c 	bl	8001b6e <ili9341_ReadData>
 8001b16:	4603      	mov	r3, r0
 8001b18:	b29b      	uxth	r3, r3
}
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	bd80      	pop	{r7, pc}

08001b1e <ili9341_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOn(void)
{
 8001b1e:	b580      	push	{r7, lr}
 8001b20:	af00      	add	r7, sp, #0
  /* Display On */
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8001b22:	2029      	movs	r0, #41	@ 0x29
 8001b24:	f000 f809 	bl	8001b3a <ili9341_WriteReg>
}
 8001b28:	bf00      	nop
 8001b2a:	bd80      	pop	{r7, pc}

08001b2c <ili9341_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOff(void)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	af00      	add	r7, sp, #0
  /* Display Off */
  ili9341_WriteReg(LCD_DISPLAY_OFF);
 8001b30:	2028      	movs	r0, #40	@ 0x28
 8001b32:	f000 f802 	bl	8001b3a <ili9341_WriteReg>
}
 8001b36:	bf00      	nop
 8001b38:	bd80      	pop	{r7, pc}

08001b3a <ili9341_WriteReg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
 8001b3a:	b580      	push	{r7, lr}
 8001b3c:	b082      	sub	sp, #8
 8001b3e:	af00      	add	r7, sp, #0
 8001b40:	4603      	mov	r3, r0
 8001b42:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 8001b44:	79fb      	ldrb	r3, [r7, #7]
 8001b46:	4618      	mov	r0, r3
 8001b48:	f000 f98e 	bl	8001e68 <LCD_IO_WriteReg>
}
 8001b4c:	bf00      	nop
 8001b4e:	3708      	adds	r7, #8
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}

08001b54 <ili9341_WriteData>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b082      	sub	sp, #8
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 8001b5e:	88fb      	ldrh	r3, [r7, #6]
 8001b60:	4618      	mov	r0, r3
 8001b62:	f000 f95f 	bl	8001e24 <LCD_IO_WriteData>
}
 8001b66:	bf00      	nop
 8001b68:	3708      	adds	r7, #8
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}

08001b6e <ili9341_ReadData>:
  * @param  RegValue: Address of the register to read
  * @param  ReadSize: Number of bytes to read
  * @retval LCD Register Value.
  */
uint32_t ili9341_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 8001b6e:	b580      	push	{r7, lr}
 8001b70:	b082      	sub	sp, #8
 8001b72:	af00      	add	r7, sp, #0
 8001b74:	4603      	mov	r3, r0
 8001b76:	460a      	mov	r2, r1
 8001b78:	80fb      	strh	r3, [r7, #6]
 8001b7a:	4613      	mov	r3, r2
 8001b7c:	717b      	strb	r3, [r7, #5]
  /* Read a max of 4 bytes */
  return (LCD_IO_ReadData(RegValue, ReadSize));
 8001b7e:	797a      	ldrb	r2, [r7, #5]
 8001b80:	88fb      	ldrh	r3, [r7, #6]
 8001b82:	4611      	mov	r1, r2
 8001b84:	4618      	mov	r0, r3
 8001b86:	f000 f991 	bl	8001eac <LCD_IO_ReadData>
 8001b8a:	4603      	mov	r3, r0
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	3708      	adds	r7, #8
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bd80      	pop	{r7, pc}

08001b94 <ili9341_GetLcdPixelWidth>:
  * @brief  Get LCD PIXEL WIDTH.
  * @param  None
  * @retval LCD PIXEL WIDTH.
  */
uint16_t ili9341_GetLcdPixelWidth(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL WIDTH */
  return ILI9341_LCD_PIXEL_WIDTH;
 8001b98:	23f0      	movs	r3, #240	@ 0xf0
}
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba2:	4770      	bx	lr

08001ba4 <ili9341_GetLcdPixelHeight>:
  * @brief  Get LCD PIXEL HEIGHT.
  * @param  None
  * @retval LCD PIXEL HEIGHT.
  */
uint16_t ili9341_GetLcdPixelHeight(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL HEIGHT */
  return ILI9341_LCD_PIXEL_HEIGHT;
 8001ba8:	f44f 73a0 	mov.w	r3, #320	@ 0x140
}
 8001bac:	4618      	mov	r0, r3
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb4:	4770      	bx	lr
	...

08001bb8 <SPIx_Init>:

/**
  * @brief  SPIx Bus initialization
  */
static void SPIx_Init(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	af00      	add	r7, sp, #0
  if (HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8001bbc:	4819      	ldr	r0, [pc, #100]	@ (8001c24 <SPIx_Init+0x6c>)
 8001bbe:	f004 fac9 	bl	8006154 <HAL_SPI_GetState>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d12b      	bne.n	8001c20 <SPIx_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPIx;
 8001bc8:	4b16      	ldr	r3, [pc, #88]	@ (8001c24 <SPIx_Init+0x6c>)
 8001bca:	4a17      	ldr	r2, [pc, #92]	@ (8001c28 <SPIx_Init+0x70>)
 8001bcc:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz
    */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001bce:	4b15      	ldr	r3, [pc, #84]	@ (8001c24 <SPIx_Init+0x6c>)
 8001bd0:	2218      	movs	r2, #24
 8001bd2:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8001bd4:	4b13      	ldr	r3, [pc, #76]	@ (8001c24 <SPIx_Init+0x6c>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 8001bda:	4b12      	ldr	r3, [pc, #72]	@ (8001c24 <SPIx_Init+0x6c>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 8001be0:	4b10      	ldr	r3, [pc, #64]	@ (8001c24 <SPIx_Init+0x6c>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8001be6:	4b0f      	ldr	r3, [pc, #60]	@ (8001c24 <SPIx_Init+0x6c>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	629a      	str	r2, [r3, #40]	@ 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8001bec:	4b0d      	ldr	r3, [pc, #52]	@ (8001c24 <SPIx_Init+0x6c>)
 8001bee:	2207      	movs	r2, #7
 8001bf0:	62da      	str	r2, [r3, #44]	@ 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 8001bf2:	4b0c      	ldr	r3, [pc, #48]	@ (8001c24 <SPIx_Init+0x6c>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 8001bf8:	4b0a      	ldr	r3, [pc, #40]	@ (8001c24 <SPIx_Init+0x6c>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 8001bfe:	4b09      	ldr	r3, [pc, #36]	@ (8001c24 <SPIx_Init+0x6c>)
 8001c00:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c04:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 8001c06:	4b07      	ldr	r3, [pc, #28]	@ (8001c24 <SPIx_Init+0x6c>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	625a      	str	r2, [r3, #36]	@ 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 8001c0c:	4b05      	ldr	r3, [pc, #20]	@ (8001c24 <SPIx_Init+0x6c>)
 8001c0e:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001c12:	605a      	str	r2, [r3, #4]

    SPIx_MspInit(&SpiHandle);
 8001c14:	4803      	ldr	r0, [pc, #12]	@ (8001c24 <SPIx_Init+0x6c>)
 8001c16:	f000 f853 	bl	8001cc0 <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 8001c1a:	4802      	ldr	r0, [pc, #8]	@ (8001c24 <SPIx_Init+0x6c>)
 8001c1c:	f003 fde3 	bl	80057e6 <HAL_SPI_Init>
  }
}
 8001c20:	bf00      	nop
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	200005e4 	.word	0x200005e4
 8001c28:	40015000 	.word	0x40015000

08001c2c <SPIx_Read>:
  * @brief  Reads 4 bytes from device.
  * @param  ReadSize: Number of bytes to read (max 4 bytes)
  * @retval Value read on the SPI
  */
static uint32_t SPIx_Read(uint8_t ReadSize)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b084      	sub	sp, #16
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	4603      	mov	r3, r0
 8001c34:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8001c36:	2300      	movs	r3, #0
 8001c38:	73fb      	strb	r3, [r7, #15]
  uint32_t readvalue;

  status = HAL_SPI_Receive(&SpiHandle, (uint8_t *) &readvalue, ReadSize, SpixTimeout);
 8001c3a:	79fb      	ldrb	r3, [r7, #7]
 8001c3c:	b29a      	uxth	r2, r3
 8001c3e:	4b09      	ldr	r3, [pc, #36]	@ (8001c64 <SPIx_Read+0x38>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f107 0108 	add.w	r1, r7, #8
 8001c46:	4808      	ldr	r0, [pc, #32]	@ (8001c68 <SPIx_Read+0x3c>)
 8001c48:	f003 ffc2 	bl	8005bd0 <HAL_SPI_Receive>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if (status != HAL_OK)
 8001c50:	7bfb      	ldrb	r3, [r7, #15]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d001      	beq.n	8001c5a <SPIx_Read+0x2e>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 8001c56:	f000 f827 	bl	8001ca8 <SPIx_Error>
  }

  return readvalue;
 8001c5a:	68bb      	ldr	r3, [r7, #8]
}
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	3710      	adds	r7, #16
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}
 8001c64:	20000064 	.word	0x20000064
 8001c68:	200005e4 	.word	0x200005e4

08001c6c <SPIx_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPIx_Write(uint16_t Value)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b084      	sub	sp, #16
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	4603      	mov	r3, r0
 8001c74:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001c76:	2300      	movs	r3, #0
 8001c78:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t *) &Value, 1, SpixTimeout);
 8001c7a:	4b09      	ldr	r3, [pc, #36]	@ (8001ca0 <SPIx_Write+0x34>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	1db9      	adds	r1, r7, #6
 8001c80:	2201      	movs	r2, #1
 8001c82:	4808      	ldr	r0, [pc, #32]	@ (8001ca4 <SPIx_Write+0x38>)
 8001c84:	f003 fe60 	bl	8005948 <HAL_SPI_Transmit>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if (status != HAL_OK)
 8001c8c:	7bfb      	ldrb	r3, [r7, #15]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d001      	beq.n	8001c96 <SPIx_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 8001c92:	f000 f809 	bl	8001ca8 <SPIx_Error>
  }
}
 8001c96:	bf00      	nop
 8001c98:	3710      	adds	r7, #16
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	20000064 	.word	0x20000064
 8001ca4:	200005e4 	.word	0x200005e4

08001ca8 <SPIx_Error>:

/**
  * @brief  SPIx error treatment function.
  */
static void SPIx_Error(void)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8001cac:	4803      	ldr	r0, [pc, #12]	@ (8001cbc <SPIx_Error+0x14>)
 8001cae:	f003 fe23 	bl	80058f8 <HAL_SPI_DeInit>

  /* Re- Initialize the SPI communication BUS */
  SPIx_Init();
 8001cb2:	f7ff ff81 	bl	8001bb8 <SPIx_Init>
}
 8001cb6:	bf00      	nop
 8001cb8:	bd80      	pop	{r7, pc}
 8001cba:	bf00      	nop
 8001cbc:	200005e4 	.word	0x200005e4

08001cc0 <SPIx_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b08a      	sub	sp, #40	@ 0x28
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 8001cc8:	2300      	movs	r3, #0
 8001cca:	613b      	str	r3, [r7, #16]
 8001ccc:	4b17      	ldr	r3, [pc, #92]	@ (8001d2c <SPIx_MspInit+0x6c>)
 8001cce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cd0:	4a16      	ldr	r2, [pc, #88]	@ (8001d2c <SPIx_MspInit+0x6c>)
 8001cd2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001cd6:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cd8:	4b14      	ldr	r3, [pc, #80]	@ (8001d2c <SPIx_MspInit+0x6c>)
 8001cda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cdc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ce0:	613b      	str	r3, [r7, #16]
 8001ce2:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	60fb      	str	r3, [r7, #12]
 8001ce8:	4b10      	ldr	r3, [pc, #64]	@ (8001d2c <SPIx_MspInit+0x6c>)
 8001cea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cec:	4a0f      	ldr	r2, [pc, #60]	@ (8001d2c <SPIx_MspInit+0x6c>)
 8001cee:	f043 0320 	orr.w	r3, r3, #32
 8001cf2:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cf4:	4b0d      	ldr	r3, [pc, #52]	@ (8001d2c <SPIx_MspInit+0x6c>)
 8001cf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cf8:	f003 0320 	and.w	r3, r3, #32
 8001cfc:	60fb      	str	r3, [r7, #12]
 8001cfe:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 8001d00:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8001d04:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 8001d06:	2302      	movs	r3, #2
 8001d08:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 8001d0a:	2302      	movs	r3, #2
 8001d0c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 8001d12:	2305      	movs	r3, #5
 8001d14:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);
 8001d16:	f107 0314 	add.w	r3, r7, #20
 8001d1a:	4619      	mov	r1, r3
 8001d1c:	4804      	ldr	r0, [pc, #16]	@ (8001d30 <SPIx_MspInit+0x70>)
 8001d1e:	f001 fe27 	bl	8003970 <HAL_GPIO_Init>
}
 8001d22:	bf00      	nop
 8001d24:	3728      	adds	r7, #40	@ 0x28
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	40023800 	.word	0x40023800
 8001d30:	40021400 	.word	0x40021400

08001d34 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b088      	sub	sp, #32
 8001d38:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  if (Is_LCD_IO_Initialized == 0)
 8001d3a:	4b36      	ldr	r3, [pc, #216]	@ (8001e14 <LCD_IO_Init+0xe0>)
 8001d3c:	781b      	ldrb	r3, [r3, #0]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d164      	bne.n	8001e0c <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1;
 8001d42:	4b34      	ldr	r3, [pc, #208]	@ (8001e14 <LCD_IO_Init+0xe0>)
 8001d44:	2201      	movs	r2, #1
 8001d46:	701a      	strb	r2, [r3, #0]

    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8001d48:	2300      	movs	r3, #0
 8001d4a:	60bb      	str	r3, [r7, #8]
 8001d4c:	4b32      	ldr	r3, [pc, #200]	@ (8001e18 <LCD_IO_Init+0xe4>)
 8001d4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d50:	4a31      	ldr	r2, [pc, #196]	@ (8001e18 <LCD_IO_Init+0xe4>)
 8001d52:	f043 0308 	orr.w	r3, r3, #8
 8001d56:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d58:	4b2f      	ldr	r3, [pc, #188]	@ (8001e18 <LCD_IO_Init+0xe4>)
 8001d5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d5c:	f003 0308 	and.w	r3, r3, #8
 8001d60:	60bb      	str	r3, [r7, #8]
 8001d62:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 8001d64:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d68:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001d72:	2302      	movs	r3, #2
 8001d74:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8001d76:	f107 030c 	add.w	r3, r7, #12
 8001d7a:	4619      	mov	r1, r3
 8001d7c:	4827      	ldr	r0, [pc, #156]	@ (8001e1c <LCD_IO_Init+0xe8>)
 8001d7e:	f001 fdf7 	bl	8003970 <HAL_GPIO_Init>

    LCD_RDX_GPIO_CLK_ENABLE();
 8001d82:	2300      	movs	r3, #0
 8001d84:	607b      	str	r3, [r7, #4]
 8001d86:	4b24      	ldr	r3, [pc, #144]	@ (8001e18 <LCD_IO_Init+0xe4>)
 8001d88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d8a:	4a23      	ldr	r2, [pc, #140]	@ (8001e18 <LCD_IO_Init+0xe4>)
 8001d8c:	f043 0308 	orr.w	r3, r3, #8
 8001d90:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d92:	4b21      	ldr	r3, [pc, #132]	@ (8001e18 <LCD_IO_Init+0xe4>)
 8001d94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d96:	f003 0308 	and.w	r3, r3, #8
 8001d9a:	607b      	str	r3, [r7, #4]
 8001d9c:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 8001d9e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001da2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001da4:	2301      	movs	r3, #1
 8001da6:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001da8:	2300      	movs	r3, #0
 8001daa:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001dac:	2302      	movs	r3, #2
 8001dae:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8001db0:	f107 030c 	add.w	r3, r7, #12
 8001db4:	4619      	mov	r1, r3
 8001db6:	4819      	ldr	r0, [pc, #100]	@ (8001e1c <LCD_IO_Init+0xe8>)
 8001db8:	f001 fdda 	bl	8003970 <HAL_GPIO_Init>

    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	603b      	str	r3, [r7, #0]
 8001dc0:	4b15      	ldr	r3, [pc, #84]	@ (8001e18 <LCD_IO_Init+0xe4>)
 8001dc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dc4:	4a14      	ldr	r2, [pc, #80]	@ (8001e18 <LCD_IO_Init+0xe4>)
 8001dc6:	f043 0304 	orr.w	r3, r3, #4
 8001dca:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dcc:	4b12      	ldr	r3, [pc, #72]	@ (8001e18 <LCD_IO_Init+0xe4>)
 8001dce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dd0:	f003 0304 	and.w	r3, r3, #4
 8001dd4:	603b      	str	r3, [r7, #0]
 8001dd6:	683b      	ldr	r3, [r7, #0]

    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8001dd8:	2304      	movs	r3, #4
 8001dda:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001ddc:	2301      	movs	r3, #1
 8001dde:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001de0:	2300      	movs	r3, #0
 8001de2:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001de4:	2302      	movs	r3, #2
 8001de6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8001de8:	f107 030c 	add.w	r3, r7, #12
 8001dec:	4619      	mov	r1, r3
 8001dee:	480c      	ldr	r0, [pc, #48]	@ (8001e20 <LCD_IO_Init+0xec>)
 8001df0:	f001 fdbe 	bl	8003970 <HAL_GPIO_Init>

    /* Set or Reset the control line */
    LCD_CS_LOW();
 8001df4:	2200      	movs	r2, #0
 8001df6:	2104      	movs	r1, #4
 8001df8:	4809      	ldr	r0, [pc, #36]	@ (8001e20 <LCD_IO_Init+0xec>)
 8001dfa:	f002 f871 	bl	8003ee0 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 8001dfe:	2201      	movs	r2, #1
 8001e00:	2104      	movs	r1, #4
 8001e02:	4807      	ldr	r0, [pc, #28]	@ (8001e20 <LCD_IO_Init+0xec>)
 8001e04:	f002 f86c 	bl	8003ee0 <HAL_GPIO_WritePin>

    SPIx_Init();
 8001e08:	f7ff fed6 	bl	8001bb8 <SPIx_Init>
  }
}
 8001e0c:	bf00      	nop
 8001e0e:	3720      	adds	r7, #32
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bd80      	pop	{r7, pc}
 8001e14:	2000063c 	.word	0x2000063c
 8001e18:	40023800 	.word	0x40023800
 8001e1c:	40020c00 	.word	0x40020c00
 8001e20:	40020800 	.word	0x40020800

08001e24 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b082      	sub	sp, #8
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8001e2e:	2201      	movs	r2, #1
 8001e30:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001e34:	480a      	ldr	r0, [pc, #40]	@ (8001e60 <LCD_IO_WriteData+0x3c>)
 8001e36:	f002 f853 	bl	8003ee0 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send data */
  LCD_CS_LOW();
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	2104      	movs	r1, #4
 8001e3e:	4809      	ldr	r0, [pc, #36]	@ (8001e64 <LCD_IO_WriteData+0x40>)
 8001e40:	f002 f84e 	bl	8003ee0 <HAL_GPIO_WritePin>
  SPIx_Write(RegValue);
 8001e44:	88fb      	ldrh	r3, [r7, #6]
 8001e46:	4618      	mov	r0, r3
 8001e48:	f7ff ff10 	bl	8001c6c <SPIx_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8001e4c:	2201      	movs	r2, #1
 8001e4e:	2104      	movs	r1, #4
 8001e50:	4804      	ldr	r0, [pc, #16]	@ (8001e64 <LCD_IO_WriteData+0x40>)
 8001e52:	f002 f845 	bl	8003ee0 <HAL_GPIO_WritePin>
}
 8001e56:	bf00      	nop
 8001e58:	3708      	adds	r7, #8
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}
 8001e5e:	bf00      	nop
 8001e60:	40020c00 	.word	0x40020c00
 8001e64:	40020800 	.word	0x40020800

08001e68 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b082      	sub	sp, #8
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	4603      	mov	r3, r0
 8001e70:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8001e72:	2200      	movs	r2, #0
 8001e74:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001e78:	480a      	ldr	r0, [pc, #40]	@ (8001ea4 <LCD_IO_WriteReg+0x3c>)
 8001e7a:	f002 f831 	bl	8003ee0 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 8001e7e:	2200      	movs	r2, #0
 8001e80:	2104      	movs	r1, #4
 8001e82:	4809      	ldr	r0, [pc, #36]	@ (8001ea8 <LCD_IO_WriteReg+0x40>)
 8001e84:	f002 f82c 	bl	8003ee0 <HAL_GPIO_WritePin>
  SPIx_Write(Reg);
 8001e88:	79fb      	ldrb	r3, [r7, #7]
 8001e8a:	b29b      	uxth	r3, r3
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f7ff feed 	bl	8001c6c <SPIx_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8001e92:	2201      	movs	r2, #1
 8001e94:	2104      	movs	r1, #4
 8001e96:	4804      	ldr	r0, [pc, #16]	@ (8001ea8 <LCD_IO_WriteReg+0x40>)
 8001e98:	f002 f822 	bl	8003ee0 <HAL_GPIO_WritePin>
}
 8001e9c:	bf00      	nop
 8001e9e:	3708      	adds	r7, #8
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}
 8001ea4:	40020c00 	.word	0x40020c00
 8001ea8:	40020800 	.word	0x40020800

08001eac <LCD_IO_ReadData>:
  * @param  RegValue Address of the register to read
  * @param  ReadSize Number of bytes to read
  * @retval Content of the register value
  */
uint32_t LCD_IO_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b084      	sub	sp, #16
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	460a      	mov	r2, r1
 8001eb6:	80fb      	strh	r3, [r7, #6]
 8001eb8:	4613      	mov	r3, r2
 8001eba:	717b      	strb	r3, [r7, #5]
  uint32_t readvalue = 0;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	60fb      	str	r3, [r7, #12]

  /* Select: Chip Select low */
  LCD_CS_LOW();
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	2104      	movs	r1, #4
 8001ec4:	4810      	ldr	r0, [pc, #64]	@ (8001f08 <LCD_IO_ReadData+0x5c>)
 8001ec6:	f002 f80b 	bl	8003ee0 <HAL_GPIO_WritePin>

  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8001eca:	2200      	movs	r2, #0
 8001ecc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001ed0:	480e      	ldr	r0, [pc, #56]	@ (8001f0c <LCD_IO_ReadData+0x60>)
 8001ed2:	f002 f805 	bl	8003ee0 <HAL_GPIO_WritePin>

  SPIx_Write(RegValue);
 8001ed6:	88fb      	ldrh	r3, [r7, #6]
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f7ff fec7 	bl	8001c6c <SPIx_Write>

  readvalue = SPIx_Read(ReadSize);
 8001ede:	797b      	ldrb	r3, [r7, #5]
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f7ff fea3 	bl	8001c2c <SPIx_Read>
 8001ee6:	60f8      	str	r0, [r7, #12]

  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8001ee8:	2201      	movs	r2, #1
 8001eea:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001eee:	4807      	ldr	r0, [pc, #28]	@ (8001f0c <LCD_IO_ReadData+0x60>)
 8001ef0:	f001 fff6 	bl	8003ee0 <HAL_GPIO_WritePin>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8001ef4:	2201      	movs	r2, #1
 8001ef6:	2104      	movs	r1, #4
 8001ef8:	4803      	ldr	r0, [pc, #12]	@ (8001f08 <LCD_IO_ReadData+0x5c>)
 8001efa:	f001 fff1 	bl	8003ee0 <HAL_GPIO_WritePin>

  return readvalue;
 8001efe:	68fb      	ldr	r3, [r7, #12]
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	3710      	adds	r7, #16
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}
 8001f08:	40020800 	.word	0x40020800
 8001f0c:	40020c00 	.word	0x40020c00

08001f10 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b082      	sub	sp, #8
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8001f18:	6878      	ldr	r0, [r7, #4]
 8001f1a:	f000 ffd9 	bl	8002ed0 <HAL_Delay>
}
 8001f1e:	bf00      	nop
 8001f20:	3708      	adds	r7, #8
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}
	...

08001f28 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	af00      	add	r7, sp, #0
  /* PIN EXTC is not connected to VDD and then LCD_READ_ID4 is not accessible. */
  /* In this case, ReadID function is bypassed.*/
  /*if(ili9341_drv.ReadID() == ILI9341_ID)*/

  /* LTDC Configuration ----------------------------------------------------*/
  LtdcHandler.Instance = LTDC;
 8001f2c:	4b2d      	ldr	r3, [pc, #180]	@ (8001fe4 <BSP_LCD_Init+0xbc>)
 8001f2e:	4a2e      	ldr	r2, [pc, #184]	@ (8001fe8 <BSP_LCD_Init+0xc0>)
 8001f30:	601a      	str	r2, [r3, #0]
        ActiveH=320 (323-2-2+1)
        VFP=4 (327-320-2-2+1)
    */

  /* Configure horizontal synchronization width */
  LtdcHandler.Init.HorizontalSync = ILI9341_HSYNC;
 8001f32:	4b2c      	ldr	r3, [pc, #176]	@ (8001fe4 <BSP_LCD_Init+0xbc>)
 8001f34:	2209      	movs	r2, #9
 8001f36:	615a      	str	r2, [r3, #20]
  /* Configure vertical synchronization height */
  LtdcHandler.Init.VerticalSync = ILI9341_VSYNC;
 8001f38:	4b2a      	ldr	r3, [pc, #168]	@ (8001fe4 <BSP_LCD_Init+0xbc>)
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	619a      	str	r2, [r3, #24]
  /* Configure accumulated horizontal back porch */
  LtdcHandler.Init.AccumulatedHBP = ILI9341_HBP;
 8001f3e:	4b29      	ldr	r3, [pc, #164]	@ (8001fe4 <BSP_LCD_Init+0xbc>)
 8001f40:	221d      	movs	r2, #29
 8001f42:	61da      	str	r2, [r3, #28]
  /* Configure accumulated vertical back porch */
  LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
 8001f44:	4b27      	ldr	r3, [pc, #156]	@ (8001fe4 <BSP_LCD_Init+0xbc>)
 8001f46:	2203      	movs	r2, #3
 8001f48:	621a      	str	r2, [r3, #32]
  /* Configure accumulated active width */
  LtdcHandler.Init.AccumulatedActiveW = 269;
 8001f4a:	4b26      	ldr	r3, [pc, #152]	@ (8001fe4 <BSP_LCD_Init+0xbc>)
 8001f4c:	f240 120d 	movw	r2, #269	@ 0x10d
 8001f50:	625a      	str	r2, [r3, #36]	@ 0x24
  /* Configure accumulated active height */
  LtdcHandler.Init.AccumulatedActiveH = 323;
 8001f52:	4b24      	ldr	r3, [pc, #144]	@ (8001fe4 <BSP_LCD_Init+0xbc>)
 8001f54:	f240 1243 	movw	r2, #323	@ 0x143
 8001f58:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Configure total width */
  LtdcHandler.Init.TotalWidth = 279;
 8001f5a:	4b22      	ldr	r3, [pc, #136]	@ (8001fe4 <BSP_LCD_Init+0xbc>)
 8001f5c:	f240 1217 	movw	r2, #279	@ 0x117
 8001f60:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Configure total height */
  LtdcHandler.Init.TotalHeigh = 327;
 8001f62:	4b20      	ldr	r3, [pc, #128]	@ (8001fe4 <BSP_LCD_Init+0xbc>)
 8001f64:	f240 1247 	movw	r2, #327	@ 0x147
 8001f68:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Configure R,G,B component values for LCD background color */
  LtdcHandler.Init.Backcolor.Red = 0;
 8001f6a:	4b1e      	ldr	r3, [pc, #120]	@ (8001fe4 <BSP_LCD_Init+0xbc>)
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  LtdcHandler.Init.Backcolor.Blue = 0;
 8001f72:	4b1c      	ldr	r3, [pc, #112]	@ (8001fe4 <BSP_LCD_Init+0xbc>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  LtdcHandler.Init.Backcolor.Green = 0;
 8001f7a:	4b1a      	ldr	r3, [pc, #104]	@ (8001fe4 <BSP_LCD_Init+0xbc>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  /* LCD clock configuration */
  /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
  /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
  /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8001f82:	4b1a      	ldr	r3, [pc, #104]	@ (8001fec <BSP_LCD_Init+0xc4>)
 8001f84:	2208      	movs	r2, #8
 8001f86:	601a      	str	r2, [r3, #0]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8001f88:	4b18      	ldr	r3, [pc, #96]	@ (8001fec <BSP_LCD_Init+0xc4>)
 8001f8a:	22c0      	movs	r2, #192	@ 0xc0
 8001f8c:	611a      	str	r2, [r3, #16]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 8001f8e:	4b17      	ldr	r3, [pc, #92]	@ (8001fec <BSP_LCD_Init+0xc4>)
 8001f90:	2204      	movs	r2, #4
 8001f92:	619a      	str	r2, [r3, #24]
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8001f94:	4b15      	ldr	r3, [pc, #84]	@ (8001fec <BSP_LCD_Init+0xc4>)
 8001f96:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001f9a:	625a      	str	r2, [r3, #36]	@ 0x24
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 8001f9c:	4813      	ldr	r0, [pc, #76]	@ (8001fec <BSP_LCD_Init+0xc4>)
 8001f9e:	f003 f951 	bl	8005244 <HAL_RCCEx_PeriphCLKConfig>

  /* Polarity */
  LtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8001fa2:	4b10      	ldr	r3, [pc, #64]	@ (8001fe4 <BSP_LCD_Init+0xbc>)
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	605a      	str	r2, [r3, #4]
  LtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8001fa8:	4b0e      	ldr	r3, [pc, #56]	@ (8001fe4 <BSP_LCD_Init+0xbc>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	609a      	str	r2, [r3, #8]
  LtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8001fae:	4b0d      	ldr	r3, [pc, #52]	@ (8001fe4 <BSP_LCD_Init+0xbc>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	60da      	str	r2, [r3, #12]
  LtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8001fb4:	4b0b      	ldr	r3, [pc, #44]	@ (8001fe4 <BSP_LCD_Init+0xbc>)
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	611a      	str	r2, [r3, #16]

  BSP_LCD_MspInit();
 8001fba:	f000 fb8f 	bl	80026dc <BSP_LCD_MspInit>
  HAL_LTDC_Init(&LtdcHandler);
 8001fbe:	4809      	ldr	r0, [pc, #36]	@ (8001fe4 <BSP_LCD_Init+0xbc>)
 8001fc0:	f002 f97f 	bl	80042c2 <HAL_LTDC_Init>

  /* Select the device */
  LcdDrv = &ili9341_drv;
 8001fc4:	4b0a      	ldr	r3, [pc, #40]	@ (8001ff0 <BSP_LCD_Init+0xc8>)
 8001fc6:	4a0b      	ldr	r2, [pc, #44]	@ (8001ff4 <BSP_LCD_Init+0xcc>)
 8001fc8:	601a      	str	r2, [r3, #0]

  /* LCD Init */
  LcdDrv->Init();
 8001fca:	4b09      	ldr	r3, [pc, #36]	@ (8001ff0 <BSP_LCD_Init+0xc8>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4798      	blx	r3

  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 8001fd2:	f000 fd71 	bl	8002ab8 <BSP_SDRAM_Init>

  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8001fd6:	4808      	ldr	r0, [pc, #32]	@ (8001ff8 <BSP_LCD_Init+0xd0>)
 8001fd8:	f000 f920 	bl	800221c <BSP_LCD_SetFont>

  return LCD_OK;
 8001fdc:	2300      	movs	r3, #0
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	20000640 	.word	0x20000640
 8001fe8:	40016800 	.word	0x40016800
 8001fec:	20000728 	.word	0x20000728
 8001ff0:	20000774 	.word	0x20000774
 8001ff4:	2000002c 	.word	0x2000002c
 8001ff8:	20000068 	.word	0x20000068

08001ffc <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelWidth();
 8002000:	4b03      	ldr	r3, [pc, #12]	@ (8002010 <BSP_LCD_GetXSize+0x14>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002006:	4798      	blx	r3
 8002008:	4603      	mov	r3, r0
}
 800200a:	4618      	mov	r0, r3
 800200c:	bd80      	pop	{r7, pc}
 800200e:	bf00      	nop
 8002010:	20000774 	.word	0x20000774

08002014 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelHeight();
 8002018:	4b03      	ldr	r3, [pc, #12]	@ (8002028 <BSP_LCD_GetYSize+0x14>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800201e:	4798      	blx	r3
 8002020:	4603      	mov	r3, r0
}
 8002022:	4618      	mov	r0, r3
 8002024:	bd80      	pop	{r7, pc}
 8002026:	bf00      	nop
 8002028:	20000774 	.word	0x20000774

0800202c <BSP_LCD_LayerDefaultInit>:
  * @brief  Initializes the LCD layers.
  * @param  LayerIndex: the layer foreground or background.
  * @param  FB_Address: the layer frame buffer.
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b090      	sub	sp, #64	@ 0x40
 8002030:	af00      	add	r7, sp, #0
 8002032:	4603      	mov	r3, r0
 8002034:	6039      	str	r1, [r7, #0]
 8002036:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef   Layercfg;

  /* Layer Init */
  Layercfg.WindowX0 = 0;
 8002038:	2300      	movs	r3, #0
 800203a:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 800203c:	f7ff ffde 	bl	8001ffc <BSP_LCD_GetXSize>
 8002040:	4603      	mov	r3, r0
 8002042:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 8002044:	2300      	movs	r3, #0
 8002046:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize();
 8002048:	f7ff ffe4 	bl	8002014 <BSP_LCD_GetYSize>
 800204c:	4603      	mov	r3, r0
 800204e:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8002050:	2300      	movs	r3, #0
 8002052:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	633b      	str	r3, [r7, #48]	@ 0x30
  Layercfg.Alpha = 255;
 8002058:	23ff      	movs	r3, #255	@ 0xff
 800205a:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 800205c:	2300      	movs	r3, #0
 800205e:	627b      	str	r3, [r7, #36]	@ 0x24
  Layercfg.Backcolor.Blue = 0;
 8002060:	2300      	movs	r3, #0
 8002062:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  Layercfg.Backcolor.Green = 0;
 8002066:	2300      	movs	r3, #0
 8002068:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  Layercfg.Backcolor.Red = 0;
 800206c:	2300      	movs	r3, #0
 800206e:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8002072:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002076:	62bb      	str	r3, [r7, #40]	@ 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8002078:	2307      	movs	r3, #7
 800207a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 800207c:	f7ff ffbe 	bl	8001ffc <BSP_LCD_GetXSize>
 8002080:	4603      	mov	r3, r0
 8002082:	637b      	str	r3, [r7, #52]	@ 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 8002084:	f7ff ffc6 	bl	8002014 <BSP_LCD_GetYSize>
 8002088:	4603      	mov	r3, r0
 800208a:	63bb      	str	r3, [r7, #56]	@ 0x38

  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex);
 800208c:	88fa      	ldrh	r2, [r7, #6]
 800208e:	f107 030c 	add.w	r3, r7, #12
 8002092:	4619      	mov	r1, r3
 8002094:	4814      	ldr	r0, [pc, #80]	@ (80020e8 <BSP_LCD_LayerDefaultInit+0xbc>)
 8002096:	f002 f9b1 	bl	80043fc <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 800209a:	88fa      	ldrh	r2, [r7, #6]
 800209c:	4913      	ldr	r1, [pc, #76]	@ (80020ec <BSP_LCD_LayerDefaultInit+0xc0>)
 800209e:	4613      	mov	r3, r2
 80020a0:	005b      	lsls	r3, r3, #1
 80020a2:	4413      	add	r3, r2
 80020a4:	009b      	lsls	r3, r3, #2
 80020a6:	440b      	add	r3, r1
 80020a8:	3304      	adds	r3, #4
 80020aa:	f04f 32ff 	mov.w	r2, #4294967295
 80020ae:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 80020b0:	88fa      	ldrh	r2, [r7, #6]
 80020b2:	490e      	ldr	r1, [pc, #56]	@ (80020ec <BSP_LCD_LayerDefaultInit+0xc0>)
 80020b4:	4613      	mov	r3, r2
 80020b6:	005b      	lsls	r3, r3, #1
 80020b8:	4413      	add	r3, r2
 80020ba:	009b      	lsls	r3, r3, #2
 80020bc:	440b      	add	r3, r1
 80020be:	3308      	adds	r3, #8
 80020c0:	4a0b      	ldr	r2, [pc, #44]	@ (80020f0 <BSP_LCD_LayerDefaultInit+0xc4>)
 80020c2:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK;
 80020c4:	88fa      	ldrh	r2, [r7, #6]
 80020c6:	4909      	ldr	r1, [pc, #36]	@ (80020ec <BSP_LCD_LayerDefaultInit+0xc0>)
 80020c8:	4613      	mov	r3, r2
 80020ca:	005b      	lsls	r3, r3, #1
 80020cc:	4413      	add	r3, r2
 80020ce:	009b      	lsls	r3, r3, #2
 80020d0:	440b      	add	r3, r1
 80020d2:	f04f 427f 	mov.w	r2, #4278190080	@ 0xff000000
 80020d6:	601a      	str	r2, [r3, #0]

  /* Dithering activation */
  HAL_LTDC_EnableDither(&LtdcHandler);
 80020d8:	4803      	ldr	r0, [pc, #12]	@ (80020e8 <BSP_LCD_LayerDefaultInit+0xbc>)
 80020da:	f002 fa4b 	bl	8004574 <HAL_LTDC_EnableDither>
}
 80020de:	bf00      	nop
 80020e0:	3740      	adds	r7, #64	@ 0x40
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	20000640 	.word	0x20000640
 80020ec:	2000075c 	.word	0x2000075c
 80020f0:	20000068 	.word	0x20000068

080020f4 <BSP_LCD_SelectLayer>:
/**
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: the Layer foreground or background.
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b083      	sub	sp, #12
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 80020fc:	4a04      	ldr	r2, [pc, #16]	@ (8002110 <BSP_LCD_SelectLayer+0x1c>)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6013      	str	r3, [r2, #0]
}
 8002102:	bf00      	nop
 8002104:	370c      	adds	r7, #12
 8002106:	46bd      	mov	sp, r7
 8002108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210c:	4770      	bx	lr
 800210e:	bf00      	nop
 8002110:	20000758 	.word	0x20000758

08002114 <BSP_LCD_SetLayerVisible>:
  * @param  LayerIndex: the visible Layer.
  * @param  state: new state of the specified layer.
  *    This parameter can be: ENABLE or DISABLE.
  */
void BSP_LCD_SetLayerVisible(uint32_t LayerIndex, FunctionalState state)
{
 8002114:	b480      	push	{r7}
 8002116:	b083      	sub	sp, #12
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
 800211c:	460b      	mov	r3, r1
 800211e:	70fb      	strb	r3, [r7, #3]
  if (state == ENABLE)
 8002120:	78fb      	ldrb	r3, [r7, #3]
 8002122:	2b01      	cmp	r3, #1
 8002124:	d112      	bne.n	800214c <BSP_LCD_SetLayerVisible+0x38>
  {
    __HAL_LTDC_LAYER_ENABLE(&LtdcHandler, LayerIndex);
 8002126:	4b19      	ldr	r3, [pc, #100]	@ (800218c <BSP_LCD_SetLayerVisible+0x78>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	461a      	mov	r2, r3
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	01db      	lsls	r3, r3, #7
 8002130:	4413      	add	r3, r2
 8002132:	3384      	adds	r3, #132	@ 0x84
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	4a15      	ldr	r2, [pc, #84]	@ (800218c <BSP_LCD_SetLayerVisible+0x78>)
 8002138:	6812      	ldr	r2, [r2, #0]
 800213a:	4611      	mov	r1, r2
 800213c:	687a      	ldr	r2, [r7, #4]
 800213e:	01d2      	lsls	r2, r2, #7
 8002140:	440a      	add	r2, r1
 8002142:	3284      	adds	r2, #132	@ 0x84
 8002144:	f043 0301 	orr.w	r3, r3, #1
 8002148:	6013      	str	r3, [r2, #0]
 800214a:	e011      	b.n	8002170 <BSP_LCD_SetLayerVisible+0x5c>
  }
  else
  {
    __HAL_LTDC_LAYER_DISABLE(&LtdcHandler, LayerIndex);
 800214c:	4b0f      	ldr	r3, [pc, #60]	@ (800218c <BSP_LCD_SetLayerVisible+0x78>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	461a      	mov	r2, r3
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	01db      	lsls	r3, r3, #7
 8002156:	4413      	add	r3, r2
 8002158:	3384      	adds	r3, #132	@ 0x84
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4a0b      	ldr	r2, [pc, #44]	@ (800218c <BSP_LCD_SetLayerVisible+0x78>)
 800215e:	6812      	ldr	r2, [r2, #0]
 8002160:	4611      	mov	r1, r2
 8002162:	687a      	ldr	r2, [r7, #4]
 8002164:	01d2      	lsls	r2, r2, #7
 8002166:	440a      	add	r2, r1
 8002168:	3284      	adds	r2, #132	@ 0x84
 800216a:	f023 0301 	bic.w	r3, r3, #1
 800216e:	6013      	str	r3, [r2, #0]
  }
  __HAL_LTDC_RELOAD_CONFIG(&LtdcHandler);
 8002170:	4b06      	ldr	r3, [pc, #24]	@ (800218c <BSP_LCD_SetLayerVisible+0x78>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002176:	4b05      	ldr	r3, [pc, #20]	@ (800218c <BSP_LCD_SetLayerVisible+0x78>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f042 0201 	orr.w	r2, r2, #1
 800217e:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8002180:	bf00      	nop
 8002182:	370c      	adds	r7, #12
 8002184:	46bd      	mov	sp, r7
 8002186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218a:	4770      	bx	lr
 800218c:	20000640 	.word	0x20000640

08002190 <BSP_LCD_SetColorKeying>:
  * @brief  Configures and sets the color Keying.
  * @param  LayerIndex: the Layer foreground or background
  * @param  RGBValue: the Color reference
  */
void BSP_LCD_SetColorKeying(uint32_t LayerIndex, uint32_t RGBValue)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b082      	sub	sp, #8
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
 8002198:	6039      	str	r1, [r7, #0]
  /* Configure and Enable the color Keying for LCD Layer */
  HAL_LTDC_ConfigColorKeying(&LtdcHandler, RGBValue, LayerIndex);
 800219a:	687a      	ldr	r2, [r7, #4]
 800219c:	6839      	ldr	r1, [r7, #0]
 800219e:	4805      	ldr	r0, [pc, #20]	@ (80021b4 <BSP_LCD_SetColorKeying+0x24>)
 80021a0:	f002 f96a 	bl	8004478 <HAL_LTDC_ConfigColorKeying>
  HAL_LTDC_EnableColorKeying(&LtdcHandler, LayerIndex);
 80021a4:	6879      	ldr	r1, [r7, #4]
 80021a6:	4803      	ldr	r0, [pc, #12]	@ (80021b4 <BSP_LCD_SetColorKeying+0x24>)
 80021a8:	f002 f9aa 	bl	8004500 <HAL_LTDC_EnableColorKeying>
}
 80021ac:	bf00      	nop
 80021ae:	3708      	adds	r7, #8
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}
 80021b4:	20000640 	.word	0x20000640

080021b8 <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the Text color.
  * @param  Color: the Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b083      	sub	sp, #12
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 80021c0:	4b07      	ldr	r3, [pc, #28]	@ (80021e0 <BSP_LCD_SetTextColor+0x28>)
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	4907      	ldr	r1, [pc, #28]	@ (80021e4 <BSP_LCD_SetTextColor+0x2c>)
 80021c6:	4613      	mov	r3, r2
 80021c8:	005b      	lsls	r3, r3, #1
 80021ca:	4413      	add	r3, r2
 80021cc:	009b      	lsls	r3, r3, #2
 80021ce:	440b      	add	r3, r1
 80021d0:	687a      	ldr	r2, [r7, #4]
 80021d2:	601a      	str	r2, [r3, #0]
}
 80021d4:	bf00      	nop
 80021d6:	370c      	adds	r7, #12
 80021d8:	46bd      	mov	sp, r7
 80021da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021de:	4770      	bx	lr
 80021e0:	20000758 	.word	0x20000758
 80021e4:	2000075c 	.word	0x2000075c

080021e8 <BSP_LCD_SetBackColor>:
/**
  * @brief  Sets the Background color.
  * @param  Color: the layer Background color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 80021e8:	b480      	push	{r7}
 80021ea:	b083      	sub	sp, #12
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 80021f0:	4b08      	ldr	r3, [pc, #32]	@ (8002214 <BSP_LCD_SetBackColor+0x2c>)
 80021f2:	681a      	ldr	r2, [r3, #0]
 80021f4:	4908      	ldr	r1, [pc, #32]	@ (8002218 <BSP_LCD_SetBackColor+0x30>)
 80021f6:	4613      	mov	r3, r2
 80021f8:	005b      	lsls	r3, r3, #1
 80021fa:	4413      	add	r3, r2
 80021fc:	009b      	lsls	r3, r3, #2
 80021fe:	440b      	add	r3, r1
 8002200:	3304      	adds	r3, #4
 8002202:	687a      	ldr	r2, [r7, #4]
 8002204:	601a      	str	r2, [r3, #0]
}
 8002206:	bf00      	nop
 8002208:	370c      	adds	r7, #12
 800220a:	46bd      	mov	sp, r7
 800220c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002210:	4770      	bx	lr
 8002212:	bf00      	nop
 8002214:	20000758 	.word	0x20000758
 8002218:	2000075c 	.word	0x2000075c

0800221c <BSP_LCD_SetFont>:
/**
  * @brief  Sets the Text Font.
  * @param  pFonts: the layer font to be used
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
 800221c:	b480      	push	{r7}
 800221e:	b083      	sub	sp, #12
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = pFonts;
 8002224:	4b08      	ldr	r3, [pc, #32]	@ (8002248 <BSP_LCD_SetFont+0x2c>)
 8002226:	681a      	ldr	r2, [r3, #0]
 8002228:	4908      	ldr	r1, [pc, #32]	@ (800224c <BSP_LCD_SetFont+0x30>)
 800222a:	4613      	mov	r3, r2
 800222c:	005b      	lsls	r3, r3, #1
 800222e:	4413      	add	r3, r2
 8002230:	009b      	lsls	r3, r3, #2
 8002232:	440b      	add	r3, r1
 8002234:	3308      	adds	r3, #8
 8002236:	687a      	ldr	r2, [r7, #4]
 8002238:	601a      	str	r2, [r3, #0]
}
 800223a:	bf00      	nop
 800223c:	370c      	adds	r7, #12
 800223e:	46bd      	mov	sp, r7
 8002240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002244:	4770      	bx	lr
 8002246:	bf00      	nop
 8002248:	20000758 	.word	0x20000758
 800224c:	2000075c 	.word	0x2000075c

08002250 <BSP_LCD_Clear>:
/**
  * @brief  Clears the hole LCD.
  * @param  Color: the color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{
 8002250:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002252:	b085      	sub	sp, #20
 8002254:	af02      	add	r7, sp, #8
 8002256:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(),
 8002258:	4b0f      	ldr	r3, [pc, #60]	@ (8002298 <BSP_LCD_Clear+0x48>)
 800225a:	681c      	ldr	r4, [r3, #0]
 800225c:	4b0e      	ldr	r3, [pc, #56]	@ (8002298 <BSP_LCD_Clear+0x48>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4a0e      	ldr	r2, [pc, #56]	@ (800229c <BSP_LCD_Clear+0x4c>)
 8002262:	2134      	movs	r1, #52	@ 0x34
 8002264:	fb01 f303 	mul.w	r3, r1, r3
 8002268:	4413      	add	r3, r2
 800226a:	335c      	adds	r3, #92	@ 0x5c
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	461e      	mov	r6, r3
 8002270:	f7ff fec4 	bl	8001ffc <BSP_LCD_GetXSize>
 8002274:	4605      	mov	r5, r0
 8002276:	f7ff fecd 	bl	8002014 <BSP_LCD_GetYSize>
 800227a:	4602      	mov	r2, r0
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	9301      	str	r3, [sp, #4]
 8002280:	2300      	movs	r3, #0
 8002282:	9300      	str	r3, [sp, #0]
 8002284:	4613      	mov	r3, r2
 8002286:	462a      	mov	r2, r5
 8002288:	4631      	mov	r1, r6
 800228a:	4620      	mov	r0, r4
 800228c:	f000 fbdc 	bl	8002a48 <FillBuffer>
             BSP_LCD_GetYSize(), 0, Color);
}
 8002290:	bf00      	nop
 8002292:	370c      	adds	r7, #12
 8002294:	46bd      	mov	sp, r7
 8002296:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002298:	20000758 	.word	0x20000758
 800229c:	20000640 	.word	0x20000640

080022a0 <BSP_LCD_DisplayChar>:
  * @param  Xpos: start column address
  * @param  Ypos: the Line where to display the character shape
  * @param  Ascii: character ascii code, must be between 0x20 and 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 80022a0:	b590      	push	{r4, r7, lr}
 80022a2:	b083      	sub	sp, #12
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	4603      	mov	r3, r0
 80022a8:	80fb      	strh	r3, [r7, #6]
 80022aa:	460b      	mov	r3, r1
 80022ac:	80bb      	strh	r3, [r7, #4]
 80022ae:	4613      	mov	r3, r2
 80022b0:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii - ' ') *\
 80022b2:	4b1b      	ldr	r3, [pc, #108]	@ (8002320 <BSP_LCD_DisplayChar+0x80>)
 80022b4:	681a      	ldr	r2, [r3, #0]
 80022b6:	491b      	ldr	r1, [pc, #108]	@ (8002324 <BSP_LCD_DisplayChar+0x84>)
 80022b8:	4613      	mov	r3, r2
 80022ba:	005b      	lsls	r3, r3, #1
 80022bc:	4413      	add	r3, r2
 80022be:	009b      	lsls	r3, r3, #2
 80022c0:	440b      	add	r3, r1
 80022c2:	3308      	adds	r3, #8
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	6819      	ldr	r1, [r3, #0]
 80022c8:	78fb      	ldrb	r3, [r7, #3]
 80022ca:	f1a3 0020 	sub.w	r0, r3, #32
                                                           DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 80022ce:	4b14      	ldr	r3, [pc, #80]	@ (8002320 <BSP_LCD_DisplayChar+0x80>)
 80022d0:	681a      	ldr	r2, [r3, #0]
 80022d2:	4c14      	ldr	r4, [pc, #80]	@ (8002324 <BSP_LCD_DisplayChar+0x84>)
 80022d4:	4613      	mov	r3, r2
 80022d6:	005b      	lsls	r3, r3, #1
 80022d8:	4413      	add	r3, r2
 80022da:	009b      	lsls	r3, r3, #2
 80022dc:	4423      	add	r3, r4
 80022de:	3308      	adds	r3, #8
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii - ' ') *\
 80022e4:	fb03 f000 	mul.w	r0, r3, r0
                                                           DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 80022e8:	4b0d      	ldr	r3, [pc, #52]	@ (8002320 <BSP_LCD_DisplayChar+0x80>)
 80022ea:	681a      	ldr	r2, [r3, #0]
 80022ec:	4c0d      	ldr	r4, [pc, #52]	@ (8002324 <BSP_LCD_DisplayChar+0x84>)
 80022ee:	4613      	mov	r3, r2
 80022f0:	005b      	lsls	r3, r3, #1
 80022f2:	4413      	add	r3, r2
 80022f4:	009b      	lsls	r3, r3, #2
 80022f6:	4423      	add	r3, r4
 80022f8:	3308      	adds	r3, #8
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	889b      	ldrh	r3, [r3, #4]
 80022fe:	3307      	adds	r3, #7
 8002300:	2b00      	cmp	r3, #0
 8002302:	da00      	bge.n	8002306 <BSP_LCD_DisplayChar+0x66>
 8002304:	3307      	adds	r3, #7
 8002306:	10db      	asrs	r3, r3, #3
 8002308:	fb00 f303 	mul.w	r3, r0, r3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii - ' ') *\
 800230c:	18ca      	adds	r2, r1, r3
 800230e:	88b9      	ldrh	r1, [r7, #4]
 8002310:	88fb      	ldrh	r3, [r7, #6]
 8002312:	4618      	mov	r0, r3
 8002314:	f000 fade 	bl	80028d4 <DrawChar>
}
 8002318:	bf00      	nop
 800231a:	370c      	adds	r7, #12
 800231c:	46bd      	mov	sp, r7
 800231e:	bd90      	pop	{r4, r7, pc}
 8002320:	20000758 	.word	0x20000758
 8002324:	2000075c 	.word	0x2000075c

08002328 <BSP_LCD_DisplayStringAt>:
  *                @arg CENTER_MODE
  *                @arg RIGHT_MODE
  *                @arg LEFT_MODE
  */
void BSP_LCD_DisplayStringAt(uint16_t X, uint16_t Y, uint8_t *pText, Text_AlignModeTypdef mode)
{
 8002328:	b5b0      	push	{r4, r5, r7, lr}
 800232a:	b088      	sub	sp, #32
 800232c:	af00      	add	r7, sp, #0
 800232e:	60ba      	str	r2, [r7, #8]
 8002330:	461a      	mov	r2, r3
 8002332:	4603      	mov	r3, r0
 8002334:	81fb      	strh	r3, [r7, #14]
 8002336:	460b      	mov	r3, r1
 8002338:	81bb      	strh	r3, [r7, #12]
 800233a:	4613      	mov	r3, r2
 800233c:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 800233e:	2301      	movs	r3, #1
 8002340:	83fb      	strh	r3, [r7, #30]
 8002342:	2300      	movs	r3, #0
 8002344:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0;
 8002346:	2300      	movs	r3, #0
 8002348:	61bb      	str	r3, [r7, #24]
 800234a:	2300      	movs	r3, #0
 800234c:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = pText;
 800234e:	68bb      	ldr	r3, [r7, #8]
 8002350:	617b      	str	r3, [r7, #20]

  /* Get the text size */
  while (*ptr++) { size ++ ; }
 8002352:	e002      	b.n	800235a <BSP_LCD_DisplayStringAt+0x32>
 8002354:	69bb      	ldr	r3, [r7, #24]
 8002356:	3301      	adds	r3, #1
 8002358:	61bb      	str	r3, [r7, #24]
 800235a:	697b      	ldr	r3, [r7, #20]
 800235c:	1c5a      	adds	r2, r3, #1
 800235e:	617a      	str	r2, [r7, #20]
 8002360:	781b      	ldrb	r3, [r3, #0]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d1f6      	bne.n	8002354 <BSP_LCD_DisplayStringAt+0x2c>

  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize() / DrawProp[ActiveLayer].pFont->Width);
 8002366:	f7ff fe49 	bl	8001ffc <BSP_LCD_GetXSize>
 800236a:	4601      	mov	r1, r0
 800236c:	4b4b      	ldr	r3, [pc, #300]	@ (800249c <BSP_LCD_DisplayStringAt+0x174>)
 800236e:	681a      	ldr	r2, [r3, #0]
 8002370:	484b      	ldr	r0, [pc, #300]	@ (80024a0 <BSP_LCD_DisplayStringAt+0x178>)
 8002372:	4613      	mov	r3, r2
 8002374:	005b      	lsls	r3, r3, #1
 8002376:	4413      	add	r3, r2
 8002378:	009b      	lsls	r3, r3, #2
 800237a:	4403      	add	r3, r0
 800237c:	3308      	adds	r3, #8
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	889b      	ldrh	r3, [r3, #4]
 8002382:	fbb1 f3f3 	udiv	r3, r1, r3
 8002386:	613b      	str	r3, [r7, #16]

  switch (mode)
 8002388:	79fb      	ldrb	r3, [r7, #7]
 800238a:	2b03      	cmp	r3, #3
 800238c:	d01c      	beq.n	80023c8 <BSP_LCD_DisplayStringAt+0xa0>
 800238e:	2b03      	cmp	r3, #3
 8002390:	dc33      	bgt.n	80023fa <BSP_LCD_DisplayStringAt+0xd2>
 8002392:	2b01      	cmp	r3, #1
 8002394:	d002      	beq.n	800239c <BSP_LCD_DisplayStringAt+0x74>
 8002396:	2b02      	cmp	r3, #2
 8002398:	d019      	beq.n	80023ce <BSP_LCD_DisplayStringAt+0xa6>
 800239a:	e02e      	b.n	80023fa <BSP_LCD_DisplayStringAt+0xd2>
  {
    case CENTER_MODE:
    {
      refcolumn = X + ((xsize - size) * DrawProp[ActiveLayer].pFont->Width) / 2;
 800239c:	693a      	ldr	r2, [r7, #16]
 800239e:	69bb      	ldr	r3, [r7, #24]
 80023a0:	1ad1      	subs	r1, r2, r3
 80023a2:	4b3e      	ldr	r3, [pc, #248]	@ (800249c <BSP_LCD_DisplayStringAt+0x174>)
 80023a4:	681a      	ldr	r2, [r3, #0]
 80023a6:	483e      	ldr	r0, [pc, #248]	@ (80024a0 <BSP_LCD_DisplayStringAt+0x178>)
 80023a8:	4613      	mov	r3, r2
 80023aa:	005b      	lsls	r3, r3, #1
 80023ac:	4413      	add	r3, r2
 80023ae:	009b      	lsls	r3, r3, #2
 80023b0:	4403      	add	r3, r0
 80023b2:	3308      	adds	r3, #8
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	889b      	ldrh	r3, [r3, #4]
 80023b8:	fb01 f303 	mul.w	r3, r1, r3
 80023bc:	085b      	lsrs	r3, r3, #1
 80023be:	b29a      	uxth	r2, r3
 80023c0:	89fb      	ldrh	r3, [r7, #14]
 80023c2:	4413      	add	r3, r2
 80023c4:	83fb      	strh	r3, [r7, #30]
      break;
 80023c6:	e01b      	b.n	8002400 <BSP_LCD_DisplayStringAt+0xd8>
    }
    case LEFT_MODE:
    {
      refcolumn = X;
 80023c8:	89fb      	ldrh	r3, [r7, #14]
 80023ca:	83fb      	strh	r3, [r7, #30]
      break;
 80023cc:	e018      	b.n	8002400 <BSP_LCD_DisplayStringAt+0xd8>
    }
    case RIGHT_MODE:
    {
      refcolumn = X + ((xsize - size) * DrawProp[ActiveLayer].pFont->Width);
 80023ce:	693a      	ldr	r2, [r7, #16]
 80023d0:	69bb      	ldr	r3, [r7, #24]
 80023d2:	1ad3      	subs	r3, r2, r3
 80023d4:	b299      	uxth	r1, r3
 80023d6:	4b31      	ldr	r3, [pc, #196]	@ (800249c <BSP_LCD_DisplayStringAt+0x174>)
 80023d8:	681a      	ldr	r2, [r3, #0]
 80023da:	4831      	ldr	r0, [pc, #196]	@ (80024a0 <BSP_LCD_DisplayStringAt+0x178>)
 80023dc:	4613      	mov	r3, r2
 80023de:	005b      	lsls	r3, r3, #1
 80023e0:	4413      	add	r3, r2
 80023e2:	009b      	lsls	r3, r3, #2
 80023e4:	4403      	add	r3, r0
 80023e6:	3308      	adds	r3, #8
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	889b      	ldrh	r3, [r3, #4]
 80023ec:	fb11 f303 	smulbb	r3, r1, r3
 80023f0:	b29a      	uxth	r2, r3
 80023f2:	89fb      	ldrh	r3, [r7, #14]
 80023f4:	4413      	add	r3, r2
 80023f6:	83fb      	strh	r3, [r7, #30]
      break;
 80023f8:	e002      	b.n	8002400 <BSP_LCD_DisplayStringAt+0xd8>
    }
    default:
    {
      refcolumn = X;
 80023fa:	89fb      	ldrh	r3, [r7, #14]
 80023fc:	83fb      	strh	r3, [r7, #30]
      break;
 80023fe:	bf00      	nop
    }
  }

  /* Send the string character by character on LCD */
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i * DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >=
 8002400:	e01a      	b.n	8002438 <BSP_LCD_DisplayStringAt+0x110>
                          DrawProp[ActiveLayer].pFont->Width))
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Y, *pText);
 8002402:	68bb      	ldr	r3, [r7, #8]
 8002404:	781a      	ldrb	r2, [r3, #0]
 8002406:	89b9      	ldrh	r1, [r7, #12]
 8002408:	8bfb      	ldrh	r3, [r7, #30]
 800240a:	4618      	mov	r0, r3
 800240c:	f7ff ff48 	bl	80022a0 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 8002410:	4b22      	ldr	r3, [pc, #136]	@ (800249c <BSP_LCD_DisplayStringAt+0x174>)
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	4922      	ldr	r1, [pc, #136]	@ (80024a0 <BSP_LCD_DisplayStringAt+0x178>)
 8002416:	4613      	mov	r3, r2
 8002418:	005b      	lsls	r3, r3, #1
 800241a:	4413      	add	r3, r2
 800241c:	009b      	lsls	r3, r3, #2
 800241e:	440b      	add	r3, r1
 8002420:	3308      	adds	r3, #8
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	889a      	ldrh	r2, [r3, #4]
 8002426:	8bfb      	ldrh	r3, [r7, #30]
 8002428:	4413      	add	r3, r2
 800242a:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    pText++;
 800242c:	68bb      	ldr	r3, [r7, #8]
 800242e:	3301      	adds	r3, #1
 8002430:	60bb      	str	r3, [r7, #8]
    i++;
 8002432:	8bbb      	ldrh	r3, [r7, #28]
 8002434:	3301      	adds	r3, #1
 8002436:	83bb      	strh	r3, [r7, #28]
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i * DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >=
 8002438:	68bb      	ldr	r3, [r7, #8]
 800243a:	781b      	ldrb	r3, [r3, #0]
 800243c:	2b00      	cmp	r3, #0
 800243e:	bf14      	ite	ne
 8002440:	2301      	movne	r3, #1
 8002442:	2300      	moveq	r3, #0
 8002444:	b2dc      	uxtb	r4, r3
 8002446:	f7ff fdd9 	bl	8001ffc <BSP_LCD_GetXSize>
 800244a:	8bb9      	ldrh	r1, [r7, #28]
 800244c:	4b13      	ldr	r3, [pc, #76]	@ (800249c <BSP_LCD_DisplayStringAt+0x174>)
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	4d13      	ldr	r5, [pc, #76]	@ (80024a0 <BSP_LCD_DisplayStringAt+0x178>)
 8002452:	4613      	mov	r3, r2
 8002454:	005b      	lsls	r3, r3, #1
 8002456:	4413      	add	r3, r2
 8002458:	009b      	lsls	r3, r3, #2
 800245a:	442b      	add	r3, r5
 800245c:	3308      	adds	r3, #8
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	889b      	ldrh	r3, [r3, #4]
 8002462:	fb01 f303 	mul.w	r3, r1, r3
 8002466:	1ac3      	subs	r3, r0, r3
 8002468:	b299      	uxth	r1, r3
                          DrawProp[ActiveLayer].pFont->Width))
 800246a:	4b0c      	ldr	r3, [pc, #48]	@ (800249c <BSP_LCD_DisplayStringAt+0x174>)
 800246c:	681a      	ldr	r2, [r3, #0]
 800246e:	480c      	ldr	r0, [pc, #48]	@ (80024a0 <BSP_LCD_DisplayStringAt+0x178>)
 8002470:	4613      	mov	r3, r2
 8002472:	005b      	lsls	r3, r3, #1
 8002474:	4413      	add	r3, r2
 8002476:	009b      	lsls	r3, r3, #2
 8002478:	4403      	add	r3, r0
 800247a:	3308      	adds	r3, #8
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	889b      	ldrh	r3, [r3, #4]
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i * DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >=
 8002480:	4299      	cmp	r1, r3
 8002482:	bf2c      	ite	cs
 8002484:	2301      	movcs	r3, #1
 8002486:	2300      	movcc	r3, #0
 8002488:	b2db      	uxtb	r3, r3
 800248a:	4023      	ands	r3, r4
 800248c:	b2db      	uxtb	r3, r3
 800248e:	2b00      	cmp	r3, #0
 8002490:	d1b7      	bne.n	8002402 <BSP_LCD_DisplayStringAt+0xda>
  }
}
 8002492:	bf00      	nop
 8002494:	bf00      	nop
 8002496:	3720      	adds	r7, #32
 8002498:	46bd      	mov	sp, r7
 800249a:	bdb0      	pop	{r4, r5, r7, pc}
 800249c:	20000758 	.word	0x20000758
 80024a0:	2000075c 	.word	0x2000075c

080024a4 <BSP_LCD_DrawHLine>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Length: line length
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 80024a4:	b5b0      	push	{r4, r5, r7, lr}
 80024a6:	b086      	sub	sp, #24
 80024a8:	af02      	add	r7, sp, #8
 80024aa:	4603      	mov	r3, r0
 80024ac:	80fb      	strh	r3, [r7, #6]
 80024ae:	460b      	mov	r3, r1
 80024b0:	80bb      	strh	r3, [r7, #4]
 80024b2:	4613      	mov	r3, r2
 80024b4:	807b      	strh	r3, [r7, #2]
  uint32_t xaddress = 0;
 80024b6:	2300      	movs	r3, #0
 80024b8:	60fb      	str	r3, [r7, #12]

  /* Get the line address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4 * (BSP_LCD_GetXSize() * Ypos + Xpos);
 80024ba:	4b16      	ldr	r3, [pc, #88]	@ (8002514 <BSP_LCD_DrawHLine+0x70>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4a16      	ldr	r2, [pc, #88]	@ (8002518 <BSP_LCD_DrawHLine+0x74>)
 80024c0:	2134      	movs	r1, #52	@ 0x34
 80024c2:	fb01 f303 	mul.w	r3, r1, r3
 80024c6:	4413      	add	r3, r2
 80024c8:	335c      	adds	r3, #92	@ 0x5c
 80024ca:	681c      	ldr	r4, [r3, #0]
 80024cc:	f7ff fd96 	bl	8001ffc <BSP_LCD_GetXSize>
 80024d0:	4602      	mov	r2, r0
 80024d2:	88bb      	ldrh	r3, [r7, #4]
 80024d4:	fb03 f202 	mul.w	r2, r3, r2
 80024d8:	88fb      	ldrh	r3, [r7, #6]
 80024da:	4413      	add	r3, r2
 80024dc:	009b      	lsls	r3, r3, #2
 80024de:	4423      	add	r3, r4
 80024e0:	60fb      	str	r3, [r7, #12]

  /* Write line */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Length, 1, 0, DrawProp[ActiveLayer].TextColor);
 80024e2:	4b0c      	ldr	r3, [pc, #48]	@ (8002514 <BSP_LCD_DrawHLine+0x70>)
 80024e4:	6818      	ldr	r0, [r3, #0]
 80024e6:	68f9      	ldr	r1, [r7, #12]
 80024e8:	887c      	ldrh	r4, [r7, #2]
 80024ea:	4b0a      	ldr	r3, [pc, #40]	@ (8002514 <BSP_LCD_DrawHLine+0x70>)
 80024ec:	681a      	ldr	r2, [r3, #0]
 80024ee:	4d0b      	ldr	r5, [pc, #44]	@ (800251c <BSP_LCD_DrawHLine+0x78>)
 80024f0:	4613      	mov	r3, r2
 80024f2:	005b      	lsls	r3, r3, #1
 80024f4:	4413      	add	r3, r2
 80024f6:	009b      	lsls	r3, r3, #2
 80024f8:	442b      	add	r3, r5
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	9301      	str	r3, [sp, #4]
 80024fe:	2300      	movs	r3, #0
 8002500:	9300      	str	r3, [sp, #0]
 8002502:	2301      	movs	r3, #1
 8002504:	4622      	mov	r2, r4
 8002506:	f000 fa9f 	bl	8002a48 <FillBuffer>
}
 800250a:	bf00      	nop
 800250c:	3710      	adds	r7, #16
 800250e:	46bd      	mov	sp, r7
 8002510:	bdb0      	pop	{r4, r5, r7, pc}
 8002512:	bf00      	nop
 8002514:	20000758 	.word	0x20000758
 8002518:	20000640 	.word	0x20000640
 800251c:	2000075c 	.word	0x2000075c

08002520 <BSP_LCD_DrawVLine>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Length: line length
  */
void BSP_LCD_DrawVLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8002520:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002522:	b087      	sub	sp, #28
 8002524:	af02      	add	r7, sp, #8
 8002526:	4603      	mov	r3, r0
 8002528:	80fb      	strh	r3, [r7, #6]
 800252a:	460b      	mov	r3, r1
 800252c:	80bb      	strh	r3, [r7, #4]
 800252e:	4613      	mov	r3, r2
 8002530:	807b      	strh	r3, [r7, #2]
  uint32_t xaddress = 0;
 8002532:	2300      	movs	r3, #0
 8002534:	60fb      	str	r3, [r7, #12]

  /* Get the line address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4 * (BSP_LCD_GetXSize() * Ypos + Xpos);
 8002536:	4b18      	ldr	r3, [pc, #96]	@ (8002598 <BSP_LCD_DrawVLine+0x78>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4a18      	ldr	r2, [pc, #96]	@ (800259c <BSP_LCD_DrawVLine+0x7c>)
 800253c:	2134      	movs	r1, #52	@ 0x34
 800253e:	fb01 f303 	mul.w	r3, r1, r3
 8002542:	4413      	add	r3, r2
 8002544:	335c      	adds	r3, #92	@ 0x5c
 8002546:	681c      	ldr	r4, [r3, #0]
 8002548:	f7ff fd58 	bl	8001ffc <BSP_LCD_GetXSize>
 800254c:	4602      	mov	r2, r0
 800254e:	88bb      	ldrh	r3, [r7, #4]
 8002550:	fb03 f202 	mul.w	r2, r3, r2
 8002554:	88fb      	ldrh	r3, [r7, #6]
 8002556:	4413      	add	r3, r2
 8002558:	009b      	lsls	r3, r3, #2
 800255a:	4423      	add	r3, r4
 800255c:	60fb      	str	r3, [r7, #12]

  /* Write line */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, 1, Length, (BSP_LCD_GetXSize() - 1), DrawProp[ActiveLayer].TextColor);
 800255e:	4b0e      	ldr	r3, [pc, #56]	@ (8002598 <BSP_LCD_DrawVLine+0x78>)
 8002560:	681c      	ldr	r4, [r3, #0]
 8002562:	68fd      	ldr	r5, [r7, #12]
 8002564:	887e      	ldrh	r6, [r7, #2]
 8002566:	f7ff fd49 	bl	8001ffc <BSP_LCD_GetXSize>
 800256a:	4603      	mov	r3, r0
 800256c:	1e59      	subs	r1, r3, #1
 800256e:	4b0a      	ldr	r3, [pc, #40]	@ (8002598 <BSP_LCD_DrawVLine+0x78>)
 8002570:	681a      	ldr	r2, [r3, #0]
 8002572:	480b      	ldr	r0, [pc, #44]	@ (80025a0 <BSP_LCD_DrawVLine+0x80>)
 8002574:	4613      	mov	r3, r2
 8002576:	005b      	lsls	r3, r3, #1
 8002578:	4413      	add	r3, r2
 800257a:	009b      	lsls	r3, r3, #2
 800257c:	4403      	add	r3, r0
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	9301      	str	r3, [sp, #4]
 8002582:	9100      	str	r1, [sp, #0]
 8002584:	4633      	mov	r3, r6
 8002586:	2201      	movs	r2, #1
 8002588:	4629      	mov	r1, r5
 800258a:	4620      	mov	r0, r4
 800258c:	f000 fa5c 	bl	8002a48 <FillBuffer>
}
 8002590:	bf00      	nop
 8002592:	3714      	adds	r7, #20
 8002594:	46bd      	mov	sp, r7
 8002596:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002598:	20000758 	.word	0x20000758
 800259c:	20000640 	.word	0x20000640
 80025a0:	2000075c 	.word	0x2000075c

080025a4 <BSP_LCD_DrawRect>:
  * @param  Ypos: the Y position
  * @param  Height: display rectangle height
  * @param  Width: display rectangle width
  */
void BSP_LCD_DrawRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 80025a4:	b590      	push	{r4, r7, lr}
 80025a6:	b083      	sub	sp, #12
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	4604      	mov	r4, r0
 80025ac:	4608      	mov	r0, r1
 80025ae:	4611      	mov	r1, r2
 80025b0:	461a      	mov	r2, r3
 80025b2:	4623      	mov	r3, r4
 80025b4:	80fb      	strh	r3, [r7, #6]
 80025b6:	4603      	mov	r3, r0
 80025b8:	80bb      	strh	r3, [r7, #4]
 80025ba:	460b      	mov	r3, r1
 80025bc:	807b      	strh	r3, [r7, #2]
 80025be:	4613      	mov	r3, r2
 80025c0:	803b      	strh	r3, [r7, #0]
  /* Draw horizontal lines */
  BSP_LCD_DrawHLine(Xpos, Ypos, Width);
 80025c2:	887a      	ldrh	r2, [r7, #2]
 80025c4:	88b9      	ldrh	r1, [r7, #4]
 80025c6:	88fb      	ldrh	r3, [r7, #6]
 80025c8:	4618      	mov	r0, r3
 80025ca:	f7ff ff6b 	bl	80024a4 <BSP_LCD_DrawHLine>
  BSP_LCD_DrawHLine(Xpos, (Ypos + Height), Width);
 80025ce:	88ba      	ldrh	r2, [r7, #4]
 80025d0:	883b      	ldrh	r3, [r7, #0]
 80025d2:	4413      	add	r3, r2
 80025d4:	b299      	uxth	r1, r3
 80025d6:	887a      	ldrh	r2, [r7, #2]
 80025d8:	88fb      	ldrh	r3, [r7, #6]
 80025da:	4618      	mov	r0, r3
 80025dc:	f7ff ff62 	bl	80024a4 <BSP_LCD_DrawHLine>

  /* Draw vertical lines */
  BSP_LCD_DrawVLine(Xpos, Ypos, Height);
 80025e0:	883a      	ldrh	r2, [r7, #0]
 80025e2:	88b9      	ldrh	r1, [r7, #4]
 80025e4:	88fb      	ldrh	r3, [r7, #6]
 80025e6:	4618      	mov	r0, r3
 80025e8:	f7ff ff9a 	bl	8002520 <BSP_LCD_DrawVLine>
  BSP_LCD_DrawVLine((Xpos + Width), Ypos, Height);
 80025ec:	88fa      	ldrh	r2, [r7, #6]
 80025ee:	887b      	ldrh	r3, [r7, #2]
 80025f0:	4413      	add	r3, r2
 80025f2:	b29b      	uxth	r3, r3
 80025f4:	883a      	ldrh	r2, [r7, #0]
 80025f6:	88b9      	ldrh	r1, [r7, #4]
 80025f8:	4618      	mov	r0, r3
 80025fa:	f7ff ff91 	bl	8002520 <BSP_LCD_DrawVLine>
}
 80025fe:	bf00      	nop
 8002600:	370c      	adds	r7, #12
 8002602:	46bd      	mov	sp, r7
 8002604:	bd90      	pop	{r4, r7, pc}
	...

08002608 <BSP_LCD_FillRect>:
  * @param  Ypos: the Y position
  * @param  Height: rectangle height
  * @param  Width: rectangle width
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8002608:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800260c:	b086      	sub	sp, #24
 800260e:	af02      	add	r7, sp, #8
 8002610:	4604      	mov	r4, r0
 8002612:	4608      	mov	r0, r1
 8002614:	4611      	mov	r1, r2
 8002616:	461a      	mov	r2, r3
 8002618:	4623      	mov	r3, r4
 800261a:	80fb      	strh	r3, [r7, #6]
 800261c:	4603      	mov	r3, r0
 800261e:	80bb      	strh	r3, [r7, #4]
 8002620:	460b      	mov	r3, r1
 8002622:	807b      	strh	r3, [r7, #2]
 8002624:	4613      	mov	r3, r2
 8002626:	803b      	strh	r3, [r7, #0]
  uint32_t xaddress = 0;
 8002628:	2300      	movs	r3, #0
 800262a:	60fb      	str	r3, [r7, #12]

  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 800262c:	4b20      	ldr	r3, [pc, #128]	@ (80026b0 <BSP_LCD_FillRect+0xa8>)
 800262e:	681a      	ldr	r2, [r3, #0]
 8002630:	4920      	ldr	r1, [pc, #128]	@ (80026b4 <BSP_LCD_FillRect+0xac>)
 8002632:	4613      	mov	r3, r2
 8002634:	005b      	lsls	r3, r3, #1
 8002636:	4413      	add	r3, r2
 8002638:	009b      	lsls	r3, r3, #2
 800263a:	440b      	add	r3, r1
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4618      	mov	r0, r3
 8002640:	f7ff fdba 	bl	80021b8 <BSP_LCD_SetTextColor>

  /* Get the rectangle start address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4 * (BSP_LCD_GetXSize() * Ypos + Xpos);
 8002644:	4b1a      	ldr	r3, [pc, #104]	@ (80026b0 <BSP_LCD_FillRect+0xa8>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4a1b      	ldr	r2, [pc, #108]	@ (80026b8 <BSP_LCD_FillRect+0xb0>)
 800264a:	2134      	movs	r1, #52	@ 0x34
 800264c:	fb01 f303 	mul.w	r3, r1, r3
 8002650:	4413      	add	r3, r2
 8002652:	335c      	adds	r3, #92	@ 0x5c
 8002654:	681c      	ldr	r4, [r3, #0]
 8002656:	f7ff fcd1 	bl	8001ffc <BSP_LCD_GetXSize>
 800265a:	4602      	mov	r2, r0
 800265c:	88bb      	ldrh	r3, [r7, #4]
 800265e:	fb03 f202 	mul.w	r2, r3, r2
 8002662:	88fb      	ldrh	r3, [r7, #6]
 8002664:	4413      	add	r3, r2
 8002666:	009b      	lsls	r3, r3, #2
 8002668:	4423      	add	r3, r4
 800266a:	60fb      	str	r3, [r7, #12]

  /* Fill the rectangle */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Width, Height, (BSP_LCD_GetXSize() - Width),
 800266c:	4b10      	ldr	r3, [pc, #64]	@ (80026b0 <BSP_LCD_FillRect+0xa8>)
 800266e:	681c      	ldr	r4, [r3, #0]
 8002670:	68fd      	ldr	r5, [r7, #12]
 8002672:	887e      	ldrh	r6, [r7, #2]
 8002674:	f8b7 8000 	ldrh.w	r8, [r7]
 8002678:	f7ff fcc0 	bl	8001ffc <BSP_LCD_GetXSize>
 800267c:	4602      	mov	r2, r0
 800267e:	887b      	ldrh	r3, [r7, #2]
 8002680:	1ad1      	subs	r1, r2, r3
 8002682:	4b0b      	ldr	r3, [pc, #44]	@ (80026b0 <BSP_LCD_FillRect+0xa8>)
 8002684:	681a      	ldr	r2, [r3, #0]
 8002686:	480b      	ldr	r0, [pc, #44]	@ (80026b4 <BSP_LCD_FillRect+0xac>)
 8002688:	4613      	mov	r3, r2
 800268a:	005b      	lsls	r3, r3, #1
 800268c:	4413      	add	r3, r2
 800268e:	009b      	lsls	r3, r3, #2
 8002690:	4403      	add	r3, r0
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	9301      	str	r3, [sp, #4]
 8002696:	9100      	str	r1, [sp, #0]
 8002698:	4643      	mov	r3, r8
 800269a:	4632      	mov	r2, r6
 800269c:	4629      	mov	r1, r5
 800269e:	4620      	mov	r0, r4
 80026a0:	f000 f9d2 	bl	8002a48 <FillBuffer>
             DrawProp[ActiveLayer].TextColor);
}
 80026a4:	bf00      	nop
 80026a6:	3710      	adds	r7, #16
 80026a8:	46bd      	mov	sp, r7
 80026aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80026ae:	bf00      	nop
 80026b0:	20000758 	.word	0x20000758
 80026b4:	2000075c 	.word	0x2000075c
 80026b8:	20000640 	.word	0x20000640

080026bc <BSP_LCD_DisplayOn>:

/**
  * @brief  Enables the Display.
  */
void BSP_LCD_DisplayOn(void)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	af00      	add	r7, sp, #0
  if (LcdDrv->DisplayOn != NULL)
 80026c0:	4b05      	ldr	r3, [pc, #20]	@ (80026d8 <BSP_LCD_DisplayOn+0x1c>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	689b      	ldr	r3, [r3, #8]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d003      	beq.n	80026d2 <BSP_LCD_DisplayOn+0x16>
  {
    LcdDrv->DisplayOn();
 80026ca:	4b03      	ldr	r3, [pc, #12]	@ (80026d8 <BSP_LCD_DisplayOn+0x1c>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	689b      	ldr	r3, [r3, #8]
 80026d0:	4798      	blx	r3
  }
}
 80026d2:	bf00      	nop
 80026d4:	bd80      	pop	{r7, pc}
 80026d6:	bf00      	nop
 80026d8:	20000774 	.word	0x20000774

080026dc <BSP_LCD_MspInit>:

/**
  * @brief  Initializes the LTDC MSP.
  */
__weak void BSP_LCD_MspInit(void)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b08e      	sub	sp, #56	@ 0x38
 80026e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable the LTDC and DMA2D Clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 80026e2:	2300      	movs	r3, #0
 80026e4:	623b      	str	r3, [r7, #32]
 80026e6:	4b61      	ldr	r3, [pc, #388]	@ (800286c <BSP_LCD_MspInit+0x190>)
 80026e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026ea:	4a60      	ldr	r2, [pc, #384]	@ (800286c <BSP_LCD_MspInit+0x190>)
 80026ec:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80026f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80026f2:	4b5e      	ldr	r3, [pc, #376]	@ (800286c <BSP_LCD_MspInit+0x190>)
 80026f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026f6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80026fa:	623b      	str	r3, [r7, #32]
 80026fc:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_DMA2D_CLK_ENABLE();
 80026fe:	2300      	movs	r3, #0
 8002700:	61fb      	str	r3, [r7, #28]
 8002702:	4b5a      	ldr	r3, [pc, #360]	@ (800286c <BSP_LCD_MspInit+0x190>)
 8002704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002706:	4a59      	ldr	r2, [pc, #356]	@ (800286c <BSP_LCD_MspInit+0x190>)
 8002708:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800270c:	6313      	str	r3, [r2, #48]	@ 0x30
 800270e:	4b57      	ldr	r3, [pc, #348]	@ (800286c <BSP_LCD_MspInit+0x190>)
 8002710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002712:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002716:	61fb      	str	r3, [r7, #28]
 8002718:	69fb      	ldr	r3, [r7, #28]

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800271a:	2300      	movs	r3, #0
 800271c:	61bb      	str	r3, [r7, #24]
 800271e:	4b53      	ldr	r3, [pc, #332]	@ (800286c <BSP_LCD_MspInit+0x190>)
 8002720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002722:	4a52      	ldr	r2, [pc, #328]	@ (800286c <BSP_LCD_MspInit+0x190>)
 8002724:	f043 0301 	orr.w	r3, r3, #1
 8002728:	6313      	str	r3, [r2, #48]	@ 0x30
 800272a:	4b50      	ldr	r3, [pc, #320]	@ (800286c <BSP_LCD_MspInit+0x190>)
 800272c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800272e:	f003 0301 	and.w	r3, r3, #1
 8002732:	61bb      	str	r3, [r7, #24]
 8002734:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002736:	2300      	movs	r3, #0
 8002738:	617b      	str	r3, [r7, #20]
 800273a:	4b4c      	ldr	r3, [pc, #304]	@ (800286c <BSP_LCD_MspInit+0x190>)
 800273c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800273e:	4a4b      	ldr	r2, [pc, #300]	@ (800286c <BSP_LCD_MspInit+0x190>)
 8002740:	f043 0302 	orr.w	r3, r3, #2
 8002744:	6313      	str	r3, [r2, #48]	@ 0x30
 8002746:	4b49      	ldr	r3, [pc, #292]	@ (800286c <BSP_LCD_MspInit+0x190>)
 8002748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800274a:	f003 0302 	and.w	r3, r3, #2
 800274e:	617b      	str	r3, [r7, #20]
 8002750:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002752:	2300      	movs	r3, #0
 8002754:	613b      	str	r3, [r7, #16]
 8002756:	4b45      	ldr	r3, [pc, #276]	@ (800286c <BSP_LCD_MspInit+0x190>)
 8002758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800275a:	4a44      	ldr	r2, [pc, #272]	@ (800286c <BSP_LCD_MspInit+0x190>)
 800275c:	f043 0304 	orr.w	r3, r3, #4
 8002760:	6313      	str	r3, [r2, #48]	@ 0x30
 8002762:	4b42      	ldr	r3, [pc, #264]	@ (800286c <BSP_LCD_MspInit+0x190>)
 8002764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002766:	f003 0304 	and.w	r3, r3, #4
 800276a:	613b      	str	r3, [r7, #16]
 800276c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800276e:	2300      	movs	r3, #0
 8002770:	60fb      	str	r3, [r7, #12]
 8002772:	4b3e      	ldr	r3, [pc, #248]	@ (800286c <BSP_LCD_MspInit+0x190>)
 8002774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002776:	4a3d      	ldr	r2, [pc, #244]	@ (800286c <BSP_LCD_MspInit+0x190>)
 8002778:	f043 0308 	orr.w	r3, r3, #8
 800277c:	6313      	str	r3, [r2, #48]	@ 0x30
 800277e:	4b3b      	ldr	r3, [pc, #236]	@ (800286c <BSP_LCD_MspInit+0x190>)
 8002780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002782:	f003 0308 	and.w	r3, r3, #8
 8002786:	60fb      	str	r3, [r7, #12]
 8002788:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800278a:	2300      	movs	r3, #0
 800278c:	60bb      	str	r3, [r7, #8]
 800278e:	4b37      	ldr	r3, [pc, #220]	@ (800286c <BSP_LCD_MspInit+0x190>)
 8002790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002792:	4a36      	ldr	r2, [pc, #216]	@ (800286c <BSP_LCD_MspInit+0x190>)
 8002794:	f043 0320 	orr.w	r3, r3, #32
 8002798:	6313      	str	r3, [r2, #48]	@ 0x30
 800279a:	4b34      	ldr	r3, [pc, #208]	@ (800286c <BSP_LCD_MspInit+0x190>)
 800279c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800279e:	f003 0320 	and.w	r3, r3, #32
 80027a2:	60bb      	str	r3, [r7, #8]
 80027a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80027a6:	2300      	movs	r3, #0
 80027a8:	607b      	str	r3, [r7, #4]
 80027aa:	4b30      	ldr	r3, [pc, #192]	@ (800286c <BSP_LCD_MspInit+0x190>)
 80027ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ae:	4a2f      	ldr	r2, [pc, #188]	@ (800286c <BSP_LCD_MspInit+0x190>)
 80027b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80027b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80027b6:	4b2d      	ldr	r3, [pc, #180]	@ (800286c <BSP_LCD_MspInit+0x190>)
 80027b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027be:	607b      	str	r3, [r7, #4]
 80027c0:	687b      	ldr	r3, [r7, #4]
            |  LCD_TFT CLK   <-> PG.07  | LCD_TFT DE   <->  PF.10 |
             -----------------------------------------------------
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 80027c2:	f641 0358 	movw	r3, #6232	@ 0x1858
 80027c6:	627b      	str	r3, [r7, #36]	@ 0x24
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 80027c8:	2302      	movs	r3, #2
 80027ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 80027cc:	2300      	movs	r3, #0
 80027ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 80027d0:	2302      	movs	r3, #2
 80027d2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStructure.Alternate = GPIO_AF14_LTDC;
 80027d4:	230e      	movs	r3, #14
 80027d6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 80027d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80027dc:	4619      	mov	r1, r3
 80027de:	4824      	ldr	r0, [pc, #144]	@ (8002870 <BSP_LCD_MspInit+0x194>)
 80027e0:	f001 f8c6 	bl	8003970 <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 80027e4:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 80027e8:	627b      	str	r3, [r7, #36]	@ 0x24
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 80027ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80027ee:	4619      	mov	r1, r3
 80027f0:	4820      	ldr	r0, [pc, #128]	@ (8002874 <BSP_LCD_MspInit+0x198>)
 80027f2:	f001 f8bd 	bl	8003970 <HAL_GPIO_Init>

  /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 80027f6:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 80027fa:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 80027fc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002800:	4619      	mov	r1, r3
 8002802:	481d      	ldr	r0, [pc, #116]	@ (8002878 <BSP_LCD_MspInit+0x19c>)
 8002804:	f001 f8b4 	bl	8003970 <HAL_GPIO_Init>

  /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8002808:	2348      	movs	r3, #72	@ 0x48
 800280a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 800280c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002810:	4619      	mov	r1, r3
 8002812:	481a      	ldr	r0, [pc, #104]	@ (800287c <BSP_LCD_MspInit+0x1a0>)
 8002814:	f001 f8ac 	bl	8003970 <HAL_GPIO_Init>

  /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8002818:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800281c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 800281e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002822:	4619      	mov	r1, r3
 8002824:	4816      	ldr	r0, [pc, #88]	@ (8002880 <BSP_LCD_MspInit+0x1a4>)
 8002826:	f001 f8a3 	bl	8003970 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 800282a:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 800282e:	627b      	str	r3, [r7, #36]	@ 0x24
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8002830:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002834:	4619      	mov	r1, r3
 8002836:	4813      	ldr	r0, [pc, #76]	@ (8002884 <BSP_LCD_MspInit+0x1a8>)
 8002838:	f001 f89a 	bl	8003970 <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 800283c:	2303      	movs	r3, #3
 800283e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStructure.Alternate = GPIO_AF9_LTDC;
 8002840:	2309      	movs	r3, #9
 8002842:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002844:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002848:	4619      	mov	r1, r3
 800284a:	480a      	ldr	r0, [pc, #40]	@ (8002874 <BSP_LCD_MspInit+0x198>)
 800284c:	f001 f890 	bl	8003970 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8002850:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002854:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8002856:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800285a:	4619      	mov	r1, r3
 800285c:	4809      	ldr	r0, [pc, #36]	@ (8002884 <BSP_LCD_MspInit+0x1a8>)
 800285e:	f001 f887 	bl	8003970 <HAL_GPIO_Init>
}
 8002862:	bf00      	nop
 8002864:	3738      	adds	r7, #56	@ 0x38
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
 800286a:	bf00      	nop
 800286c:	40023800 	.word	0x40023800
 8002870:	40020000 	.word	0x40020000
 8002874:	40020400 	.word	0x40020400
 8002878:	40020800 	.word	0x40020800
 800287c:	40020c00 	.word	0x40020c00
 8002880:	40021400 	.word	0x40021400
 8002884:	40021800 	.word	0x40021800

08002888 <BSP_LCD_DrawPixel>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8002888:	b5b0      	push	{r4, r5, r7, lr}
 800288a:	b082      	sub	sp, #8
 800288c:	af00      	add	r7, sp, #0
 800288e:	4603      	mov	r3, r0
 8002890:	603a      	str	r2, [r7, #0]
 8002892:	80fb      	strh	r3, [r7, #6]
 8002894:	460b      	mov	r3, r1
 8002896:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4 * (Ypos * BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8002898:	4b0c      	ldr	r3, [pc, #48]	@ (80028cc <BSP_LCD_DrawPixel+0x44>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a0c      	ldr	r2, [pc, #48]	@ (80028d0 <BSP_LCD_DrawPixel+0x48>)
 800289e:	2134      	movs	r1, #52	@ 0x34
 80028a0:	fb01 f303 	mul.w	r3, r1, r3
 80028a4:	4413      	add	r3, r2
 80028a6:	335c      	adds	r3, #92	@ 0x5c
 80028a8:	681c      	ldr	r4, [r3, #0]
 80028aa:	88bd      	ldrh	r5, [r7, #4]
 80028ac:	f7ff fba6 	bl	8001ffc <BSP_LCD_GetXSize>
 80028b0:	4603      	mov	r3, r0
 80028b2:	fb03 f205 	mul.w	r2, r3, r5
 80028b6:	88fb      	ldrh	r3, [r7, #6]
 80028b8:	4413      	add	r3, r2
 80028ba:	009b      	lsls	r3, r3, #2
 80028bc:	4423      	add	r3, r4
 80028be:	461a      	mov	r2, r3
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	6013      	str	r3, [r2, #0]
}
 80028c4:	bf00      	nop
 80028c6:	3708      	adds	r7, #8
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bdb0      	pop	{r4, r5, r7, pc}
 80028cc:	20000758 	.word	0x20000758
 80028d0:	20000640 	.word	0x20000640

080028d4 <DrawChar>:
  * @param  Xpos: the Line where to display the character shape
  * @param  Ypos: start column address
  * @param  c: pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b088      	sub	sp, #32
 80028d8:	af00      	add	r7, sp, #0
 80028da:	4603      	mov	r3, r0
 80028dc:	603a      	str	r2, [r7, #0]
 80028de:	80fb      	strh	r3, [r7, #6]
 80028e0:	460b      	mov	r3, r1
 80028e2:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 80028e4:	2300      	movs	r3, #0
 80028e6:	61fb      	str	r3, [r7, #28]
 80028e8:	2300      	movs	r3, #0
 80028ea:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t offset;
  uint8_t *pchar;
  uint32_t line = 0;
 80028ec:	2300      	movs	r3, #0
 80028ee:	617b      	str	r3, [r7, #20]

  height = DrawProp[ActiveLayer].pFont->Height;
 80028f0:	4b53      	ldr	r3, [pc, #332]	@ (8002a40 <DrawChar+0x16c>)
 80028f2:	681a      	ldr	r2, [r3, #0]
 80028f4:	4953      	ldr	r1, [pc, #332]	@ (8002a44 <DrawChar+0x170>)
 80028f6:	4613      	mov	r3, r2
 80028f8:	005b      	lsls	r3, r3, #1
 80028fa:	4413      	add	r3, r2
 80028fc:	009b      	lsls	r3, r3, #2
 80028fe:	440b      	add	r3, r1
 8002900:	3308      	adds	r3, #8
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	88db      	ldrh	r3, [r3, #6]
 8002906:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8002908:	4b4d      	ldr	r3, [pc, #308]	@ (8002a40 <DrawChar+0x16c>)
 800290a:	681a      	ldr	r2, [r3, #0]
 800290c:	494d      	ldr	r1, [pc, #308]	@ (8002a44 <DrawChar+0x170>)
 800290e:	4613      	mov	r3, r2
 8002910:	005b      	lsls	r3, r3, #1
 8002912:	4413      	add	r3, r2
 8002914:	009b      	lsls	r3, r3, #2
 8002916:	440b      	add	r3, r1
 8002918:	3308      	adds	r3, #8
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	889b      	ldrh	r3, [r3, #4]
 800291e:	823b      	strh	r3, [r7, #16]

  offset = 8 * ((width + 7) / 8) -  width ;
 8002920:	8a3b      	ldrh	r3, [r7, #16]
 8002922:	3307      	adds	r3, #7
 8002924:	2b00      	cmp	r3, #0
 8002926:	da00      	bge.n	800292a <DrawChar+0x56>
 8002928:	3307      	adds	r3, #7
 800292a:	10db      	asrs	r3, r3, #3
 800292c:	b2db      	uxtb	r3, r3
 800292e:	00db      	lsls	r3, r3, #3
 8002930:	b2da      	uxtb	r2, r3
 8002932:	8a3b      	ldrh	r3, [r7, #16]
 8002934:	b2db      	uxtb	r3, r3
 8002936:	1ad3      	subs	r3, r2, r3
 8002938:	73fb      	strb	r3, [r7, #15]

  for (i = 0; i < height; i++)
 800293a:	2300      	movs	r3, #0
 800293c:	61fb      	str	r3, [r7, #28]
 800293e:	e076      	b.n	8002a2e <DrawChar+0x15a>
  {
    pchar = ((uint8_t *)c + (width + 7) / 8 * i);
 8002940:	8a3b      	ldrh	r3, [r7, #16]
 8002942:	3307      	adds	r3, #7
 8002944:	2b00      	cmp	r3, #0
 8002946:	da00      	bge.n	800294a <DrawChar+0x76>
 8002948:	3307      	adds	r3, #7
 800294a:	10db      	asrs	r3, r3, #3
 800294c:	461a      	mov	r2, r3
 800294e:	69fb      	ldr	r3, [r7, #28]
 8002950:	fb02 f303 	mul.w	r3, r2, r3
 8002954:	683a      	ldr	r2, [r7, #0]
 8002956:	4413      	add	r3, r2
 8002958:	60bb      	str	r3, [r7, #8]

    switch (((width + 7) / 8))
 800295a:	8a3b      	ldrh	r3, [r7, #16]
 800295c:	3307      	adds	r3, #7
 800295e:	2b00      	cmp	r3, #0
 8002960:	da00      	bge.n	8002964 <DrawChar+0x90>
 8002962:	3307      	adds	r3, #7
 8002964:	10db      	asrs	r3, r3, #3
 8002966:	2b01      	cmp	r3, #1
 8002968:	d002      	beq.n	8002970 <DrawChar+0x9c>
 800296a:	2b02      	cmp	r3, #2
 800296c:	d004      	beq.n	8002978 <DrawChar+0xa4>
 800296e:	e00c      	b.n	800298a <DrawChar+0xb6>
    {
      case 1:
        line =  pchar[0];
 8002970:	68bb      	ldr	r3, [r7, #8]
 8002972:	781b      	ldrb	r3, [r3, #0]
 8002974:	617b      	str	r3, [r7, #20]
        break;
 8002976:	e016      	b.n	80029a6 <DrawChar+0xd2>

      case 2:
        line = (pchar[0] << 8) | pchar[1];
 8002978:	68bb      	ldr	r3, [r7, #8]
 800297a:	781b      	ldrb	r3, [r3, #0]
 800297c:	021b      	lsls	r3, r3, #8
 800297e:	68ba      	ldr	r2, [r7, #8]
 8002980:	3201      	adds	r2, #1
 8002982:	7812      	ldrb	r2, [r2, #0]
 8002984:	4313      	orrs	r3, r2
 8002986:	617b      	str	r3, [r7, #20]
        break;
 8002988:	e00d      	b.n	80029a6 <DrawChar+0xd2>

      case 3:
      default:
        line = (pchar[0] << 16) | (pchar[1] << 8) | pchar[2];
 800298a:	68bb      	ldr	r3, [r7, #8]
 800298c:	781b      	ldrb	r3, [r3, #0]
 800298e:	041a      	lsls	r2, r3, #16
 8002990:	68bb      	ldr	r3, [r7, #8]
 8002992:	3301      	adds	r3, #1
 8002994:	781b      	ldrb	r3, [r3, #0]
 8002996:	021b      	lsls	r3, r3, #8
 8002998:	4313      	orrs	r3, r2
 800299a:	68ba      	ldr	r2, [r7, #8]
 800299c:	3202      	adds	r2, #2
 800299e:	7812      	ldrb	r2, [r2, #0]
 80029a0:	4313      	orrs	r3, r2
 80029a2:	617b      	str	r3, [r7, #20]
        break;
 80029a4:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 80029a6:	2300      	movs	r3, #0
 80029a8:	61bb      	str	r3, [r7, #24]
 80029aa:	e036      	b.n	8002a1a <DrawChar+0x146>
    {
      if (line & (1 << (width - j + offset - 1)))
 80029ac:	8a3a      	ldrh	r2, [r7, #16]
 80029ae:	69bb      	ldr	r3, [r7, #24]
 80029b0:	1ad2      	subs	r2, r2, r3
 80029b2:	7bfb      	ldrb	r3, [r7, #15]
 80029b4:	4413      	add	r3, r2
 80029b6:	3b01      	subs	r3, #1
 80029b8:	2201      	movs	r2, #1
 80029ba:	fa02 f303 	lsl.w	r3, r2, r3
 80029be:	461a      	mov	r2, r3
 80029c0:	697b      	ldr	r3, [r7, #20]
 80029c2:	4013      	ands	r3, r2
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d012      	beq.n	80029ee <DrawChar+0x11a>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 80029c8:	69bb      	ldr	r3, [r7, #24]
 80029ca:	b29a      	uxth	r2, r3
 80029cc:	88fb      	ldrh	r3, [r7, #6]
 80029ce:	4413      	add	r3, r2
 80029d0:	b298      	uxth	r0, r3
 80029d2:	4b1b      	ldr	r3, [pc, #108]	@ (8002a40 <DrawChar+0x16c>)
 80029d4:	681a      	ldr	r2, [r3, #0]
 80029d6:	491b      	ldr	r1, [pc, #108]	@ (8002a44 <DrawChar+0x170>)
 80029d8:	4613      	mov	r3, r2
 80029da:	005b      	lsls	r3, r3, #1
 80029dc:	4413      	add	r3, r2
 80029de:	009b      	lsls	r3, r3, #2
 80029e0:	440b      	add	r3, r1
 80029e2:	681a      	ldr	r2, [r3, #0]
 80029e4:	88bb      	ldrh	r3, [r7, #4]
 80029e6:	4619      	mov	r1, r3
 80029e8:	f7ff ff4e 	bl	8002888 <BSP_LCD_DrawPixel>
 80029ec:	e012      	b.n	8002a14 <DrawChar+0x140>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 80029ee:	69bb      	ldr	r3, [r7, #24]
 80029f0:	b29a      	uxth	r2, r3
 80029f2:	88fb      	ldrh	r3, [r7, #6]
 80029f4:	4413      	add	r3, r2
 80029f6:	b298      	uxth	r0, r3
 80029f8:	4b11      	ldr	r3, [pc, #68]	@ (8002a40 <DrawChar+0x16c>)
 80029fa:	681a      	ldr	r2, [r3, #0]
 80029fc:	4911      	ldr	r1, [pc, #68]	@ (8002a44 <DrawChar+0x170>)
 80029fe:	4613      	mov	r3, r2
 8002a00:	005b      	lsls	r3, r3, #1
 8002a02:	4413      	add	r3, r2
 8002a04:	009b      	lsls	r3, r3, #2
 8002a06:	440b      	add	r3, r1
 8002a08:	3304      	adds	r3, #4
 8002a0a:	681a      	ldr	r2, [r3, #0]
 8002a0c:	88bb      	ldrh	r3, [r7, #4]
 8002a0e:	4619      	mov	r1, r3
 8002a10:	f7ff ff3a 	bl	8002888 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8002a14:	69bb      	ldr	r3, [r7, #24]
 8002a16:	3301      	adds	r3, #1
 8002a18:	61bb      	str	r3, [r7, #24]
 8002a1a:	8a3b      	ldrh	r3, [r7, #16]
 8002a1c:	69ba      	ldr	r2, [r7, #24]
 8002a1e:	429a      	cmp	r2, r3
 8002a20:	d3c4      	bcc.n	80029ac <DrawChar+0xd8>
      }
    }
    Ypos++;
 8002a22:	88bb      	ldrh	r3, [r7, #4]
 8002a24:	3301      	adds	r3, #1
 8002a26:	80bb      	strh	r3, [r7, #4]
  for (i = 0; i < height; i++)
 8002a28:	69fb      	ldr	r3, [r7, #28]
 8002a2a:	3301      	adds	r3, #1
 8002a2c:	61fb      	str	r3, [r7, #28]
 8002a2e:	8a7b      	ldrh	r3, [r7, #18]
 8002a30:	69fa      	ldr	r2, [r7, #28]
 8002a32:	429a      	cmp	r2, r3
 8002a34:	d384      	bcc.n	8002940 <DrawChar+0x6c>
  }
}
 8002a36:	bf00      	nop
 8002a38:	bf00      	nop
 8002a3a:	3720      	adds	r7, #32
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bd80      	pop	{r7, pc}
 8002a40:	20000758 	.word	0x20000758
 8002a44:	2000075c 	.word	0x2000075c

08002a48 <FillBuffer>:
  * @param  OffLine: offset
  * @param  ColorIndex: color Index
  */
static void FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine,
                       uint32_t ColorIndex)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b086      	sub	sp, #24
 8002a4c:	af02      	add	r7, sp, #8
 8002a4e:	60f8      	str	r0, [r7, #12]
 8002a50:	60b9      	str	r1, [r7, #8]
 8002a52:	607a      	str	r2, [r7, #4]
 8002a54:	603b      	str	r3, [r7, #0]

  /* Register to memory mode with ARGB8888 as color Mode */
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 8002a56:	4b16      	ldr	r3, [pc, #88]	@ (8002ab0 <FillBuffer+0x68>)
 8002a58:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8002a5c:	605a      	str	r2, [r3, #4]
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8002a5e:	4b14      	ldr	r3, [pc, #80]	@ (8002ab0 <FillBuffer+0x68>)
 8002a60:	2200      	movs	r2, #0
 8002a62:	609a      	str	r2, [r3, #8]
  Dma2dHandler.Init.OutputOffset = OffLine;
 8002a64:	4a12      	ldr	r2, [pc, #72]	@ (8002ab0 <FillBuffer+0x68>)
 8002a66:	69bb      	ldr	r3, [r7, #24]
 8002a68:	60d3      	str	r3, [r2, #12]

  Dma2dHandler.Instance = DMA2D;
 8002a6a:	4b11      	ldr	r3, [pc, #68]	@ (8002ab0 <FillBuffer+0x68>)
 8002a6c:	4a11      	ldr	r2, [pc, #68]	@ (8002ab4 <FillBuffer+0x6c>)
 8002a6e:	601a      	str	r2, [r3, #0]

  /* DMA2D Initialization */
  if (HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK)
 8002a70:	480f      	ldr	r0, [pc, #60]	@ (8002ab0 <FillBuffer+0x68>)
 8002a72:	f000 fcf1 	bl	8003458 <HAL_DMA2D_Init>
 8002a76:	4603      	mov	r3, r0
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d115      	bne.n	8002aa8 <FillBuffer+0x60>
  {
    if (HAL_DMA2D_ConfigLayer(&Dma2dHandler, LayerIndex) == HAL_OK)
 8002a7c:	68f9      	ldr	r1, [r7, #12]
 8002a7e:	480c      	ldr	r0, [pc, #48]	@ (8002ab0 <FillBuffer+0x68>)
 8002a80:	f000 fe48 	bl	8003714 <HAL_DMA2D_ConfigLayer>
 8002a84:	4603      	mov	r3, r0
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d10e      	bne.n	8002aa8 <FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8002a8a:	68ba      	ldr	r2, [r7, #8]
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	9300      	str	r3, [sp, #0]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	69f9      	ldr	r1, [r7, #28]
 8002a94:	4806      	ldr	r0, [pc, #24]	@ (8002ab0 <FillBuffer+0x68>)
 8002a96:	f000 fd28 	bl	80034ea <HAL_DMA2D_Start>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d103      	bne.n	8002aa8 <FillBuffer+0x60>
      {
        /* Polling For DMA transfer */
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 8002aa0:	210a      	movs	r1, #10
 8002aa2:	4803      	ldr	r0, [pc, #12]	@ (8002ab0 <FillBuffer+0x68>)
 8002aa4:	f000 fd4c 	bl	8003540 <HAL_DMA2D_PollForTransfer>
      }
    }
  }
}
 8002aa8:	bf00      	nop
 8002aaa:	3710      	adds	r7, #16
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bd80      	pop	{r7, pc}
 8002ab0:	200006e8 	.word	0x200006e8
 8002ab4:	4002b000 	.word	0x4002b000

08002ab8 <BSP_SDRAM_Init>:

/**
  * @brief  Initializes the SDRAM device.
  */
uint8_t BSP_SDRAM_Init(void)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;

  /* SDRAM device configuration */
  SdramHandle.Instance = FMC_SDRAM_DEVICE;
 8002abc:	4b29      	ldr	r3, [pc, #164]	@ (8002b64 <BSP_SDRAM_Init+0xac>)
 8002abe:	4a2a      	ldr	r2, [pc, #168]	@ (8002b68 <BSP_SDRAM_Init+0xb0>)
 8002ac0:	601a      	str	r2, [r3, #0]

  /* FMC Configuration -------------------------------------------------------*/
  /* FMC SDRAM Bank configuration */
  /* Timing configuration for 90 Mhz of SD clock frequency (180Mhz/2) */
  /* TMRD: 2 Clock cycles */
  Timing.LoadToActiveDelay    = 2;
 8002ac2:	4b2a      	ldr	r3, [pc, #168]	@ (8002b6c <BSP_SDRAM_Init+0xb4>)
 8002ac4:	2202      	movs	r2, #2
 8002ac6:	601a      	str	r2, [r3, #0]
  /* TXSR: min=70ns (7x11.11ns) */
  Timing.ExitSelfRefreshDelay = 7;
 8002ac8:	4b28      	ldr	r3, [pc, #160]	@ (8002b6c <BSP_SDRAM_Init+0xb4>)
 8002aca:	2207      	movs	r2, #7
 8002acc:	605a      	str	r2, [r3, #4]
  /* TRAS: min=42ns (4x11.11ns) max=120k (ns) */
  Timing.SelfRefreshTime      = 4;
 8002ace:	4b27      	ldr	r3, [pc, #156]	@ (8002b6c <BSP_SDRAM_Init+0xb4>)
 8002ad0:	2204      	movs	r2, #4
 8002ad2:	609a      	str	r2, [r3, #8]
  /* TRC:  min=70 (7x11.11ns) */
  Timing.RowCycleDelay        = 7;
 8002ad4:	4b25      	ldr	r3, [pc, #148]	@ (8002b6c <BSP_SDRAM_Init+0xb4>)
 8002ad6:	2207      	movs	r2, #7
 8002ad8:	60da      	str	r2, [r3, #12]
  /* TWR:  min=1+ 7ns (1+1x11.11ns) */
  Timing.WriteRecoveryTime    = 2;
 8002ada:	4b24      	ldr	r3, [pc, #144]	@ (8002b6c <BSP_SDRAM_Init+0xb4>)
 8002adc:	2202      	movs	r2, #2
 8002ade:	611a      	str	r2, [r3, #16]
  /* TRP:  20ns => 2x11.11ns*/
  Timing.RPDelay              = 2;
 8002ae0:	4b22      	ldr	r3, [pc, #136]	@ (8002b6c <BSP_SDRAM_Init+0xb4>)
 8002ae2:	2202      	movs	r2, #2
 8002ae4:	615a      	str	r2, [r3, #20]
  /* TRCD: 20ns => 2x11.11ns */
  Timing.RCDDelay             = 2;
 8002ae6:	4b21      	ldr	r3, [pc, #132]	@ (8002b6c <BSP_SDRAM_Init+0xb4>)
 8002ae8:	2202      	movs	r2, #2
 8002aea:	619a      	str	r2, [r3, #24]

  /* FMC SDRAM control configuration */
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
 8002aec:	4b1d      	ldr	r3, [pc, #116]	@ (8002b64 <BSP_SDRAM_Init+0xac>)
 8002aee:	2201      	movs	r2, #1
 8002af0:	605a      	str	r2, [r3, #4]
  /* Row addressing: [7:0] */
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8002af2:	4b1c      	ldr	r3, [pc, #112]	@ (8002b64 <BSP_SDRAM_Init+0xac>)
 8002af4:	2200      	movs	r2, #0
 8002af6:	609a      	str	r2, [r3, #8]
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8002af8:	4b1a      	ldr	r3, [pc, #104]	@ (8002b64 <BSP_SDRAM_Init+0xac>)
 8002afa:	2204      	movs	r2, #4
 8002afc:	60da      	str	r2, [r3, #12]
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8002afe:	4b19      	ldr	r3, [pc, #100]	@ (8002b64 <BSP_SDRAM_Init+0xac>)
 8002b00:	2210      	movs	r2, #16
 8002b02:	611a      	str	r2, [r3, #16]
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8002b04:	4b17      	ldr	r3, [pc, #92]	@ (8002b64 <BSP_SDRAM_Init+0xac>)
 8002b06:	2240      	movs	r2, #64	@ 0x40
 8002b08:	615a      	str	r2, [r3, #20]
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
 8002b0a:	4b16      	ldr	r3, [pc, #88]	@ (8002b64 <BSP_SDRAM_Init+0xac>)
 8002b0c:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8002b10:	619a      	str	r2, [r3, #24]
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8002b12:	4b14      	ldr	r3, [pc, #80]	@ (8002b64 <BSP_SDRAM_Init+0xac>)
 8002b14:	2200      	movs	r2, #0
 8002b16:	61da      	str	r2, [r3, #28]
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8002b18:	4b12      	ldr	r3, [pc, #72]	@ (8002b64 <BSP_SDRAM_Init+0xac>)
 8002b1a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002b1e:	621a      	str	r2, [r3, #32]
  SdramHandle.Init.ReadBurst          = SDRAM_READBURST;
 8002b20:	4b10      	ldr	r3, [pc, #64]	@ (8002b64 <BSP_SDRAM_Init+0xac>)
 8002b22:	2200      	movs	r2, #0
 8002b24:	625a      	str	r2, [r3, #36]	@ 0x24
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 8002b26:	4b0f      	ldr	r3, [pc, #60]	@ (8002b64 <BSP_SDRAM_Init+0xac>)
 8002b28:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002b2c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* SDRAM controller initialization */
  /* __weak function can be surcharged by the application code */
  BSP_SDRAM_MspInit(&SdramHandle, (void *)NULL);
 8002b2e:	2100      	movs	r1, #0
 8002b30:	480c      	ldr	r0, [pc, #48]	@ (8002b64 <BSP_SDRAM_Init+0xac>)
 8002b32:	f000 f87f 	bl	8002c34 <BSP_SDRAM_MspInit>
  if (HAL_SDRAM_Init(&SdramHandle, &Timing) != HAL_OK)
 8002b36:	490d      	ldr	r1, [pc, #52]	@ (8002b6c <BSP_SDRAM_Init+0xb4>)
 8002b38:	480a      	ldr	r0, [pc, #40]	@ (8002b64 <BSP_SDRAM_Init+0xac>)
 8002b3a:	f002 fdc3 	bl	80056c4 <HAL_SDRAM_Init>
 8002b3e:	4603      	mov	r3, r0
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d003      	beq.n	8002b4c <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8002b44:	4b0a      	ldr	r3, [pc, #40]	@ (8002b70 <BSP_SDRAM_Init+0xb8>)
 8002b46:	2201      	movs	r2, #1
 8002b48:	701a      	strb	r2, [r3, #0]
 8002b4a:	e002      	b.n	8002b52 <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8002b4c:	4b08      	ldr	r3, [pc, #32]	@ (8002b70 <BSP_SDRAM_Init+0xb8>)
 8002b4e:	2200      	movs	r2, #0
 8002b50:	701a      	strb	r2, [r3, #0]
  }

  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8002b52:	f240 506a 	movw	r0, #1386	@ 0x56a
 8002b56:	f000 f80d 	bl	8002b74 <BSP_SDRAM_Initialization_sequence>

  return sdramstatus;
 8002b5a:	4b05      	ldr	r3, [pc, #20]	@ (8002b70 <BSP_SDRAM_Init+0xb8>)
 8002b5c:	781b      	ldrb	r3, [r3, #0]
}
 8002b5e:	4618      	mov	r0, r3
 8002b60:	bd80      	pop	{r7, pc}
 8002b62:	bf00      	nop
 8002b64:	20000778 	.word	0x20000778
 8002b68:	a0000140 	.word	0xa0000140
 8002b6c:	200007ac 	.word	0x200007ac
 8002b70:	20000078 	.word	0x20000078

08002b74 <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b084      	sub	sp, #16
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	60fb      	str	r3, [r7, #12]

  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 8002b80:	4b2a      	ldr	r3, [pc, #168]	@ (8002c2c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002b82:	2201      	movs	r2, #1
 8002b84:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8002b86:	4b29      	ldr	r3, [pc, #164]	@ (8002c2c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002b88:	2208      	movs	r2, #8
 8002b8a:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8002b8c:	4b27      	ldr	r3, [pc, #156]	@ (8002c2c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002b8e:	2201      	movs	r2, #1
 8002b90:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8002b92:	4b26      	ldr	r3, [pc, #152]	@ (8002c2c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002b94:	2200      	movs	r2, #0
 8002b96:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8002b98:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002b9c:	4923      	ldr	r1, [pc, #140]	@ (8002c2c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002b9e:	4824      	ldr	r0, [pc, #144]	@ (8002c30 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002ba0:	f002 fdc4 	bl	800572c <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8002ba4:	2001      	movs	r0, #1
 8002ba6:	f000 f993 	bl	8002ed0 <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 8002baa:	4b20      	ldr	r3, [pc, #128]	@ (8002c2c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002bac:	2202      	movs	r2, #2
 8002bae:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8002bb0:	4b1e      	ldr	r3, [pc, #120]	@ (8002c2c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002bb2:	2208      	movs	r2, #8
 8002bb4:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8002bb6:	4b1d      	ldr	r3, [pc, #116]	@ (8002c2c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002bb8:	2201      	movs	r2, #1
 8002bba:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8002bbc:	4b1b      	ldr	r3, [pc, #108]	@ (8002c2c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8002bc2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002bc6:	4919      	ldr	r1, [pc, #100]	@ (8002c2c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002bc8:	4819      	ldr	r0, [pc, #100]	@ (8002c30 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002bca:	f002 fdaf 	bl	800572c <HAL_SDRAM_SendCommand>

  /* Step 4: Configure an Auto Refresh command */
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8002bce:	4b17      	ldr	r3, [pc, #92]	@ (8002c2c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002bd0:	2203      	movs	r2, #3
 8002bd2:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8002bd4:	4b15      	ldr	r3, [pc, #84]	@ (8002c2c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002bd6:	2208      	movs	r2, #8
 8002bd8:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 4;
 8002bda:	4b14      	ldr	r3, [pc, #80]	@ (8002c2c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002bdc:	2204      	movs	r2, #4
 8002bde:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8002be0:	4b12      	ldr	r3, [pc, #72]	@ (8002c2c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002be2:	2200      	movs	r2, #0
 8002be4:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8002be6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002bea:	4910      	ldr	r1, [pc, #64]	@ (8002c2c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002bec:	4810      	ldr	r0, [pc, #64]	@ (8002c30 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002bee:	f002 fd9d 	bl	800572c <HAL_SDRAM_SendCommand>

  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 8002bf2:	f44f 730c 	mov.w	r3, #560	@ 0x230
 8002bf6:	60fb      	str	r3, [r7, #12]
           SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
           SDRAM_MODEREG_CAS_LATENCY_3           |
           SDRAM_MODEREG_OPERATING_MODE_STANDARD |
           SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;

  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
 8002bf8:	4b0c      	ldr	r3, [pc, #48]	@ (8002c2c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002bfa:	2204      	movs	r2, #4
 8002bfc:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8002bfe:	4b0b      	ldr	r3, [pc, #44]	@ (8002c2c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002c00:	2208      	movs	r2, #8
 8002c02:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8002c04:	4b09      	ldr	r3, [pc, #36]	@ (8002c2c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002c06:	2201      	movs	r2, #1
 8002c08:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = tmpmrd;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	4a07      	ldr	r2, [pc, #28]	@ (8002c2c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002c0e:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8002c10:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002c14:	4905      	ldr	r1, [pc, #20]	@ (8002c2c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002c16:	4806      	ldr	r0, [pc, #24]	@ (8002c30 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002c18:	f002 fd88 	bl	800572c <HAL_SDRAM_SendCommand>

  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&SdramHandle, RefreshCount);
 8002c1c:	6879      	ldr	r1, [r7, #4]
 8002c1e:	4804      	ldr	r0, [pc, #16]	@ (8002c30 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002c20:	f002 fdb9 	bl	8005796 <HAL_SDRAM_ProgramRefreshRate>
}
 8002c24:	bf00      	nop
 8002c26:	3710      	adds	r7, #16
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bd80      	pop	{r7, pc}
 8002c2c:	200007c8 	.word	0x200007c8
 8002c30:	20000778 	.word	0x20000778

08002c34 <BSP_SDRAM_MspInit>:
  * @note   This function can be surcharged by application code.
  * @param  hsdram: pointer on SDRAM handle
  * @param  Params: pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b090      	sub	sp, #64	@ 0x40
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
 8002c3c:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;

  if (hsdram != (SDRAM_HandleTypeDef *)NULL)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	f000 80ec 	beq.w	8002e1e <BSP_SDRAM_MspInit+0x1ea>
  {
    /* Enable FMC clock */
    __HAL_RCC_FMC_CLK_ENABLE();
 8002c46:	2300      	movs	r3, #0
 8002c48:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002c4a:	4b77      	ldr	r3, [pc, #476]	@ (8002e28 <BSP_SDRAM_MspInit+0x1f4>)
 8002c4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c4e:	4a76      	ldr	r2, [pc, #472]	@ (8002e28 <BSP_SDRAM_MspInit+0x1f4>)
 8002c50:	f043 0301 	orr.w	r3, r3, #1
 8002c54:	6393      	str	r3, [r2, #56]	@ 0x38
 8002c56:	4b74      	ldr	r3, [pc, #464]	@ (8002e28 <BSP_SDRAM_MspInit+0x1f4>)
 8002c58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c5a:	f003 0301 	and.w	r3, r3, #1
 8002c5e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002c60:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    /* Enable chosen DMAx clock */
    __DMAx_CLK_ENABLE();
 8002c62:	2300      	movs	r3, #0
 8002c64:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c66:	4b70      	ldr	r3, [pc, #448]	@ (8002e28 <BSP_SDRAM_MspInit+0x1f4>)
 8002c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c6a:	4a6f      	ldr	r2, [pc, #444]	@ (8002e28 <BSP_SDRAM_MspInit+0x1f4>)
 8002c6c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002c70:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c72:	4b6d      	ldr	r3, [pc, #436]	@ (8002e28 <BSP_SDRAM_MspInit+0x1f4>)
 8002c74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c76:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c7a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    /* Enable GPIOs clock */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c7e:	2300      	movs	r3, #0
 8002c80:	623b      	str	r3, [r7, #32]
 8002c82:	4b69      	ldr	r3, [pc, #420]	@ (8002e28 <BSP_SDRAM_MspInit+0x1f4>)
 8002c84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c86:	4a68      	ldr	r2, [pc, #416]	@ (8002e28 <BSP_SDRAM_MspInit+0x1f4>)
 8002c88:	f043 0302 	orr.w	r3, r3, #2
 8002c8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c8e:	4b66      	ldr	r3, [pc, #408]	@ (8002e28 <BSP_SDRAM_MspInit+0x1f4>)
 8002c90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c92:	f003 0302 	and.w	r3, r3, #2
 8002c96:	623b      	str	r3, [r7, #32]
 8002c98:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	61fb      	str	r3, [r7, #28]
 8002c9e:	4b62      	ldr	r3, [pc, #392]	@ (8002e28 <BSP_SDRAM_MspInit+0x1f4>)
 8002ca0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ca2:	4a61      	ldr	r2, [pc, #388]	@ (8002e28 <BSP_SDRAM_MspInit+0x1f4>)
 8002ca4:	f043 0304 	orr.w	r3, r3, #4
 8002ca8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002caa:	4b5f      	ldr	r3, [pc, #380]	@ (8002e28 <BSP_SDRAM_MspInit+0x1f4>)
 8002cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cae:	f003 0304 	and.w	r3, r3, #4
 8002cb2:	61fb      	str	r3, [r7, #28]
 8002cb4:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	61bb      	str	r3, [r7, #24]
 8002cba:	4b5b      	ldr	r3, [pc, #364]	@ (8002e28 <BSP_SDRAM_MspInit+0x1f4>)
 8002cbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cbe:	4a5a      	ldr	r2, [pc, #360]	@ (8002e28 <BSP_SDRAM_MspInit+0x1f4>)
 8002cc0:	f043 0308 	orr.w	r3, r3, #8
 8002cc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cc6:	4b58      	ldr	r3, [pc, #352]	@ (8002e28 <BSP_SDRAM_MspInit+0x1f4>)
 8002cc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cca:	f003 0308 	and.w	r3, r3, #8
 8002cce:	61bb      	str	r3, [r7, #24]
 8002cd0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	617b      	str	r3, [r7, #20]
 8002cd6:	4b54      	ldr	r3, [pc, #336]	@ (8002e28 <BSP_SDRAM_MspInit+0x1f4>)
 8002cd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cda:	4a53      	ldr	r2, [pc, #332]	@ (8002e28 <BSP_SDRAM_MspInit+0x1f4>)
 8002cdc:	f043 0310 	orr.w	r3, r3, #16
 8002ce0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ce2:	4b51      	ldr	r3, [pc, #324]	@ (8002e28 <BSP_SDRAM_MspInit+0x1f4>)
 8002ce4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ce6:	f003 0310 	and.w	r3, r3, #16
 8002cea:	617b      	str	r3, [r7, #20]
 8002cec:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002cee:	2300      	movs	r3, #0
 8002cf0:	613b      	str	r3, [r7, #16]
 8002cf2:	4b4d      	ldr	r3, [pc, #308]	@ (8002e28 <BSP_SDRAM_MspInit+0x1f4>)
 8002cf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cf6:	4a4c      	ldr	r2, [pc, #304]	@ (8002e28 <BSP_SDRAM_MspInit+0x1f4>)
 8002cf8:	f043 0320 	orr.w	r3, r3, #32
 8002cfc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cfe:	4b4a      	ldr	r3, [pc, #296]	@ (8002e28 <BSP_SDRAM_MspInit+0x1f4>)
 8002d00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d02:	f003 0320 	and.w	r3, r3, #32
 8002d06:	613b      	str	r3, [r7, #16]
 8002d08:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	60fb      	str	r3, [r7, #12]
 8002d0e:	4b46      	ldr	r3, [pc, #280]	@ (8002e28 <BSP_SDRAM_MspInit+0x1f4>)
 8002d10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d12:	4a45      	ldr	r2, [pc, #276]	@ (8002e28 <BSP_SDRAM_MspInit+0x1f4>)
 8002d14:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002d18:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d1a:	4b43      	ldr	r3, [pc, #268]	@ (8002e28 <BSP_SDRAM_MspInit+0x1f4>)
 8002d1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d22:	60fb      	str	r3, [r7, #12]
 8002d24:	68fb      	ldr	r3, [r7, #12]
     +-------------------+

    */

    /* Common GPIO configuration */
    GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
 8002d26:	2302      	movs	r3, #2
 8002d28:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8002d2a:	2302      	movs	r3, #2
 8002d2c:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8002d2e:	2300      	movs	r3, #0
 8002d30:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStructure.Alternate = GPIO_AF12_FMC;
 8002d32:	230c      	movs	r3, #12
 8002d34:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* GPIOB configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 8002d36:	2360      	movs	r3, #96	@ 0x60
 8002d38:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002d3a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002d3e:	4619      	mov	r1, r3
 8002d40:	483a      	ldr	r0, [pc, #232]	@ (8002e2c <BSP_SDRAM_MspInit+0x1f8>)
 8002d42:	f000 fe15 	bl	8003970 <HAL_GPIO_Init>

    /* GPIOC configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0;
 8002d46:	2301      	movs	r3, #1
 8002d48:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8002d4a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002d4e:	4619      	mov	r1, r3
 8002d50:	4837      	ldr	r0, [pc, #220]	@ (8002e30 <BSP_SDRAM_MspInit+0x1fc>)
 8002d52:	f000 fe0d 	bl	8003970 <HAL_GPIO_Init>

    /* GPIOD configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 8002d56:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8002d5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                             GPIO_PIN_15;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8002d5c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002d60:	4619      	mov	r1, r3
 8002d62:	4834      	ldr	r0, [pc, #208]	@ (8002e34 <BSP_SDRAM_MspInit+0x200>)
 8002d64:	f000 fe04 	bl	8003970 <HAL_GPIO_Init>

    /* GPIOE configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 8002d68:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8002d6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |
                             GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                             GPIO_PIN_14 | GPIO_PIN_15;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 8002d6e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002d72:	4619      	mov	r1, r3
 8002d74:	4830      	ldr	r0, [pc, #192]	@ (8002e38 <BSP_SDRAM_MspInit+0x204>)
 8002d76:	f000 fdfb 	bl	8003970 <HAL_GPIO_Init>

    /* GPIOF configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 |
 8002d7a:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8002d7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_3  | GPIO_PIN_4 | GPIO_PIN_5 |
                             GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                             GPIO_PIN_14 | GPIO_PIN_15;
    HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8002d80:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002d84:	4619      	mov	r1, r3
 8002d86:	482d      	ldr	r0, [pc, #180]	@ (8002e3c <BSP_SDRAM_MspInit+0x208>)
 8002d88:	f000 fdf2 	bl	8003970 <HAL_GPIO_Init>

    /* GPIOG configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 8002d8c:	f248 1333 	movw	r3, #33075	@ 0x8133
 8002d90:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
    HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8002d92:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002d96:	4619      	mov	r1, r3
 8002d98:	4829      	ldr	r0, [pc, #164]	@ (8002e40 <BSP_SDRAM_MspInit+0x20c>)
 8002d9a:	f000 fde9 	bl	8003970 <HAL_GPIO_Init>

    /* Configure common DMA parameters */
    dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8002d9e:	4b29      	ldr	r3, [pc, #164]	@ (8002e44 <BSP_SDRAM_MspInit+0x210>)
 8002da0:	2200      	movs	r2, #0
 8002da2:	605a      	str	r2, [r3, #4]
    dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8002da4:	4b27      	ldr	r3, [pc, #156]	@ (8002e44 <BSP_SDRAM_MspInit+0x210>)
 8002da6:	2280      	movs	r2, #128	@ 0x80
 8002da8:	609a      	str	r2, [r3, #8]
    dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8002daa:	4b26      	ldr	r3, [pc, #152]	@ (8002e44 <BSP_SDRAM_MspInit+0x210>)
 8002dac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002db0:	60da      	str	r2, [r3, #12]
    dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
 8002db2:	4b24      	ldr	r3, [pc, #144]	@ (8002e44 <BSP_SDRAM_MspInit+0x210>)
 8002db4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002db8:	611a      	str	r2, [r3, #16]
    dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002dba:	4b22      	ldr	r3, [pc, #136]	@ (8002e44 <BSP_SDRAM_MspInit+0x210>)
 8002dbc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002dc0:	615a      	str	r2, [r3, #20]
    dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8002dc2:	4b20      	ldr	r3, [pc, #128]	@ (8002e44 <BSP_SDRAM_MspInit+0x210>)
 8002dc4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002dc8:	619a      	str	r2, [r3, #24]
    dmaHandle.Init.Mode                = DMA_NORMAL;
 8002dca:	4b1e      	ldr	r3, [pc, #120]	@ (8002e44 <BSP_SDRAM_MspInit+0x210>)
 8002dcc:	2200      	movs	r2, #0
 8002dce:	61da      	str	r2, [r3, #28]
    dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
 8002dd0:	4b1c      	ldr	r3, [pc, #112]	@ (8002e44 <BSP_SDRAM_MspInit+0x210>)
 8002dd2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002dd6:	621a      	str	r2, [r3, #32]
    dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8002dd8:	4b1a      	ldr	r3, [pc, #104]	@ (8002e44 <BSP_SDRAM_MspInit+0x210>)
 8002dda:	2200      	movs	r2, #0
 8002ddc:	625a      	str	r2, [r3, #36]	@ 0x24
    dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8002dde:	4b19      	ldr	r3, [pc, #100]	@ (8002e44 <BSP_SDRAM_MspInit+0x210>)
 8002de0:	2203      	movs	r2, #3
 8002de2:	629a      	str	r2, [r3, #40]	@ 0x28
    dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8002de4:	4b17      	ldr	r3, [pc, #92]	@ (8002e44 <BSP_SDRAM_MspInit+0x210>)
 8002de6:	2200      	movs	r2, #0
 8002de8:	62da      	str	r2, [r3, #44]	@ 0x2c
    dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE;
 8002dea:	4b16      	ldr	r3, [pc, #88]	@ (8002e44 <BSP_SDRAM_MspInit+0x210>)
 8002dec:	2200      	movs	r2, #0
 8002dee:	631a      	str	r2, [r3, #48]	@ 0x30

    dmaHandle.Instance = SDRAM_DMAx_STREAM;
 8002df0:	4b14      	ldr	r3, [pc, #80]	@ (8002e44 <BSP_SDRAM_MspInit+0x210>)
 8002df2:	4a15      	ldr	r2, [pc, #84]	@ (8002e48 <BSP_SDRAM_MspInit+0x214>)
 8002df4:	601a      	str	r2, [r3, #0]

    /* Associate the DMA handle */
    __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	4a12      	ldr	r2, [pc, #72]	@ (8002e44 <BSP_SDRAM_MspInit+0x210>)
 8002dfa:	631a      	str	r2, [r3, #48]	@ 0x30
 8002dfc:	4a11      	ldr	r2, [pc, #68]	@ (8002e44 <BSP_SDRAM_MspInit+0x210>)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6393      	str	r3, [r2, #56]	@ 0x38

    /* Deinitialize the stream for new transfer */
    HAL_DMA_DeInit(&dmaHandle);
 8002e02:	4810      	ldr	r0, [pc, #64]	@ (8002e44 <BSP_SDRAM_MspInit+0x210>)
 8002e04:	f000 fa18 	bl	8003238 <HAL_DMA_DeInit>

    /* Configure the DMA stream */
    HAL_DMA_Init(&dmaHandle);
 8002e08:	480e      	ldr	r0, [pc, #56]	@ (8002e44 <BSP_SDRAM_MspInit+0x210>)
 8002e0a:	f000 f967 	bl	80030dc <HAL_DMA_Init>

    /* NVIC configuration for DMA transfer complete interrupt */
    HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 8002e0e:	2200      	movs	r2, #0
 8002e10:	210f      	movs	r1, #15
 8002e12:	2038      	movs	r0, #56	@ 0x38
 8002e14:	f000 f938 	bl	8003088 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8002e18:	2038      	movs	r0, #56	@ 0x38
 8002e1a:	f000 f951 	bl	80030c0 <HAL_NVIC_EnableIRQ>
  } /* of if(hsdram != (SDRAM_HandleTypeDef  *)NULL) */
}
 8002e1e:	bf00      	nop
 8002e20:	3740      	adds	r7, #64	@ 0x40
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}
 8002e26:	bf00      	nop
 8002e28:	40023800 	.word	0x40023800
 8002e2c:	40020400 	.word	0x40020400
 8002e30:	40020800 	.word	0x40020800
 8002e34:	40020c00 	.word	0x40020c00
 8002e38:	40021000 	.word	0x40021000
 8002e3c:	40021400 	.word	0x40021400
 8002e40:	40021800 	.word	0x40021800
 8002e44:	200007d8 	.word	0x200007d8
 8002e48:	40026410 	.word	0x40026410

08002e4c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002e50:	4b0e      	ldr	r3, [pc, #56]	@ (8002e8c <HAL_Init+0x40>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4a0d      	ldr	r2, [pc, #52]	@ (8002e8c <HAL_Init+0x40>)
 8002e56:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002e5a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002e5c:	4b0b      	ldr	r3, [pc, #44]	@ (8002e8c <HAL_Init+0x40>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a0a      	ldr	r2, [pc, #40]	@ (8002e8c <HAL_Init+0x40>)
 8002e62:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002e66:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e68:	4b08      	ldr	r3, [pc, #32]	@ (8002e8c <HAL_Init+0x40>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a07      	ldr	r2, [pc, #28]	@ (8002e8c <HAL_Init+0x40>)
 8002e6e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e72:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e74:	2003      	movs	r0, #3
 8002e76:	f000 f8fc 	bl	8003072 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e7a:	200f      	movs	r0, #15
 8002e7c:	f7fe fbea 	bl	8001654 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e80:	f7fe f8e4 	bl	800104c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e84:	2300      	movs	r3, #0
}
 8002e86:	4618      	mov	r0, r3
 8002e88:	bd80      	pop	{r7, pc}
 8002e8a:	bf00      	nop
 8002e8c:	40023c00 	.word	0x40023c00

08002e90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e90:	b480      	push	{r7}
 8002e92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e94:	4b06      	ldr	r3, [pc, #24]	@ (8002eb0 <HAL_IncTick+0x20>)
 8002e96:	781b      	ldrb	r3, [r3, #0]
 8002e98:	461a      	mov	r2, r3
 8002e9a:	4b06      	ldr	r3, [pc, #24]	@ (8002eb4 <HAL_IncTick+0x24>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4413      	add	r3, r2
 8002ea0:	4a04      	ldr	r2, [pc, #16]	@ (8002eb4 <HAL_IncTick+0x24>)
 8002ea2:	6013      	str	r3, [r2, #0]
}
 8002ea4:	bf00      	nop
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eac:	4770      	bx	lr
 8002eae:	bf00      	nop
 8002eb0:	20000080 	.word	0x20000080
 8002eb4:	20000838 	.word	0x20000838

08002eb8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	af00      	add	r7, sp, #0
  return uwTick;
 8002ebc:	4b03      	ldr	r3, [pc, #12]	@ (8002ecc <HAL_GetTick+0x14>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
}
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec8:	4770      	bx	lr
 8002eca:	bf00      	nop
 8002ecc:	20000838 	.word	0x20000838

08002ed0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b084      	sub	sp, #16
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ed8:	f7ff ffee 	bl	8002eb8 <HAL_GetTick>
 8002edc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ee8:	d005      	beq.n	8002ef6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002eea:	4b0a      	ldr	r3, [pc, #40]	@ (8002f14 <HAL_Delay+0x44>)
 8002eec:	781b      	ldrb	r3, [r3, #0]
 8002eee:	461a      	mov	r2, r3
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	4413      	add	r3, r2
 8002ef4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002ef6:	bf00      	nop
 8002ef8:	f7ff ffde 	bl	8002eb8 <HAL_GetTick>
 8002efc:	4602      	mov	r2, r0
 8002efe:	68bb      	ldr	r3, [r7, #8]
 8002f00:	1ad3      	subs	r3, r2, r3
 8002f02:	68fa      	ldr	r2, [r7, #12]
 8002f04:	429a      	cmp	r2, r3
 8002f06:	d8f7      	bhi.n	8002ef8 <HAL_Delay+0x28>
  {
  }
}
 8002f08:	bf00      	nop
 8002f0a:	bf00      	nop
 8002f0c:	3710      	adds	r7, #16
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bd80      	pop	{r7, pc}
 8002f12:	bf00      	nop
 8002f14:	20000080 	.word	0x20000080

08002f18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	b085      	sub	sp, #20
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	f003 0307 	and.w	r3, r3, #7
 8002f26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f28:	4b0c      	ldr	r3, [pc, #48]	@ (8002f5c <__NVIC_SetPriorityGrouping+0x44>)
 8002f2a:	68db      	ldr	r3, [r3, #12]
 8002f2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f2e:	68ba      	ldr	r2, [r7, #8]
 8002f30:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002f34:	4013      	ands	r3, r2
 8002f36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f3c:	68bb      	ldr	r3, [r7, #8]
 8002f3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f40:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002f44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f4a:	4a04      	ldr	r2, [pc, #16]	@ (8002f5c <__NVIC_SetPriorityGrouping+0x44>)
 8002f4c:	68bb      	ldr	r3, [r7, #8]
 8002f4e:	60d3      	str	r3, [r2, #12]
}
 8002f50:	bf00      	nop
 8002f52:	3714      	adds	r7, #20
 8002f54:	46bd      	mov	sp, r7
 8002f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5a:	4770      	bx	lr
 8002f5c:	e000ed00 	.word	0xe000ed00

08002f60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f60:	b480      	push	{r7}
 8002f62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f64:	4b04      	ldr	r3, [pc, #16]	@ (8002f78 <__NVIC_GetPriorityGrouping+0x18>)
 8002f66:	68db      	ldr	r3, [r3, #12]
 8002f68:	0a1b      	lsrs	r3, r3, #8
 8002f6a:	f003 0307 	and.w	r3, r3, #7
}
 8002f6e:	4618      	mov	r0, r3
 8002f70:	46bd      	mov	sp, r7
 8002f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f76:	4770      	bx	lr
 8002f78:	e000ed00 	.word	0xe000ed00

08002f7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	b083      	sub	sp, #12
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	4603      	mov	r3, r0
 8002f84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	db0b      	blt.n	8002fa6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f8e:	79fb      	ldrb	r3, [r7, #7]
 8002f90:	f003 021f 	and.w	r2, r3, #31
 8002f94:	4907      	ldr	r1, [pc, #28]	@ (8002fb4 <__NVIC_EnableIRQ+0x38>)
 8002f96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f9a:	095b      	lsrs	r3, r3, #5
 8002f9c:	2001      	movs	r0, #1
 8002f9e:	fa00 f202 	lsl.w	r2, r0, r2
 8002fa2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002fa6:	bf00      	nop
 8002fa8:	370c      	adds	r7, #12
 8002faa:	46bd      	mov	sp, r7
 8002fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb0:	4770      	bx	lr
 8002fb2:	bf00      	nop
 8002fb4:	e000e100 	.word	0xe000e100

08002fb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	b083      	sub	sp, #12
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	6039      	str	r1, [r7, #0]
 8002fc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	db0a      	blt.n	8002fe2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	b2da      	uxtb	r2, r3
 8002fd0:	490c      	ldr	r1, [pc, #48]	@ (8003004 <__NVIC_SetPriority+0x4c>)
 8002fd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fd6:	0112      	lsls	r2, r2, #4
 8002fd8:	b2d2      	uxtb	r2, r2
 8002fda:	440b      	add	r3, r1
 8002fdc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002fe0:	e00a      	b.n	8002ff8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	b2da      	uxtb	r2, r3
 8002fe6:	4908      	ldr	r1, [pc, #32]	@ (8003008 <__NVIC_SetPriority+0x50>)
 8002fe8:	79fb      	ldrb	r3, [r7, #7]
 8002fea:	f003 030f 	and.w	r3, r3, #15
 8002fee:	3b04      	subs	r3, #4
 8002ff0:	0112      	lsls	r2, r2, #4
 8002ff2:	b2d2      	uxtb	r2, r2
 8002ff4:	440b      	add	r3, r1
 8002ff6:	761a      	strb	r2, [r3, #24]
}
 8002ff8:	bf00      	nop
 8002ffa:	370c      	adds	r7, #12
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003002:	4770      	bx	lr
 8003004:	e000e100 	.word	0xe000e100
 8003008:	e000ed00 	.word	0xe000ed00

0800300c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800300c:	b480      	push	{r7}
 800300e:	b089      	sub	sp, #36	@ 0x24
 8003010:	af00      	add	r7, sp, #0
 8003012:	60f8      	str	r0, [r7, #12]
 8003014:	60b9      	str	r1, [r7, #8]
 8003016:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	f003 0307 	and.w	r3, r3, #7
 800301e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003020:	69fb      	ldr	r3, [r7, #28]
 8003022:	f1c3 0307 	rsb	r3, r3, #7
 8003026:	2b04      	cmp	r3, #4
 8003028:	bf28      	it	cs
 800302a:	2304      	movcs	r3, #4
 800302c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800302e:	69fb      	ldr	r3, [r7, #28]
 8003030:	3304      	adds	r3, #4
 8003032:	2b06      	cmp	r3, #6
 8003034:	d902      	bls.n	800303c <NVIC_EncodePriority+0x30>
 8003036:	69fb      	ldr	r3, [r7, #28]
 8003038:	3b03      	subs	r3, #3
 800303a:	e000      	b.n	800303e <NVIC_EncodePriority+0x32>
 800303c:	2300      	movs	r3, #0
 800303e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003040:	f04f 32ff 	mov.w	r2, #4294967295
 8003044:	69bb      	ldr	r3, [r7, #24]
 8003046:	fa02 f303 	lsl.w	r3, r2, r3
 800304a:	43da      	mvns	r2, r3
 800304c:	68bb      	ldr	r3, [r7, #8]
 800304e:	401a      	ands	r2, r3
 8003050:	697b      	ldr	r3, [r7, #20]
 8003052:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003054:	f04f 31ff 	mov.w	r1, #4294967295
 8003058:	697b      	ldr	r3, [r7, #20]
 800305a:	fa01 f303 	lsl.w	r3, r1, r3
 800305e:	43d9      	mvns	r1, r3
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003064:	4313      	orrs	r3, r2
         );
}
 8003066:	4618      	mov	r0, r3
 8003068:	3724      	adds	r7, #36	@ 0x24
 800306a:	46bd      	mov	sp, r7
 800306c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003070:	4770      	bx	lr

08003072 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003072:	b580      	push	{r7, lr}
 8003074:	b082      	sub	sp, #8
 8003076:	af00      	add	r7, sp, #0
 8003078:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800307a:	6878      	ldr	r0, [r7, #4]
 800307c:	f7ff ff4c 	bl	8002f18 <__NVIC_SetPriorityGrouping>
}
 8003080:	bf00      	nop
 8003082:	3708      	adds	r7, #8
 8003084:	46bd      	mov	sp, r7
 8003086:	bd80      	pop	{r7, pc}

08003088 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003088:	b580      	push	{r7, lr}
 800308a:	b086      	sub	sp, #24
 800308c:	af00      	add	r7, sp, #0
 800308e:	4603      	mov	r3, r0
 8003090:	60b9      	str	r1, [r7, #8]
 8003092:	607a      	str	r2, [r7, #4]
 8003094:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003096:	2300      	movs	r3, #0
 8003098:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800309a:	f7ff ff61 	bl	8002f60 <__NVIC_GetPriorityGrouping>
 800309e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80030a0:	687a      	ldr	r2, [r7, #4]
 80030a2:	68b9      	ldr	r1, [r7, #8]
 80030a4:	6978      	ldr	r0, [r7, #20]
 80030a6:	f7ff ffb1 	bl	800300c <NVIC_EncodePriority>
 80030aa:	4602      	mov	r2, r0
 80030ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030b0:	4611      	mov	r1, r2
 80030b2:	4618      	mov	r0, r3
 80030b4:	f7ff ff80 	bl	8002fb8 <__NVIC_SetPriority>
}
 80030b8:	bf00      	nop
 80030ba:	3718      	adds	r7, #24
 80030bc:	46bd      	mov	sp, r7
 80030be:	bd80      	pop	{r7, pc}

080030c0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b082      	sub	sp, #8
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	4603      	mov	r3, r0
 80030c8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80030ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030ce:	4618      	mov	r0, r3
 80030d0:	f7ff ff54 	bl	8002f7c <__NVIC_EnableIRQ>
}
 80030d4:	bf00      	nop
 80030d6:	3708      	adds	r7, #8
 80030d8:	46bd      	mov	sp, r7
 80030da:	bd80      	pop	{r7, pc}

080030dc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b086      	sub	sp, #24
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80030e4:	2300      	movs	r3, #0
 80030e6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80030e8:	f7ff fee6 	bl	8002eb8 <HAL_GetTick>
 80030ec:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d101      	bne.n	80030f8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80030f4:	2301      	movs	r3, #1
 80030f6:	e099      	b.n	800322c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2202      	movs	r2, #2
 80030fc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2200      	movs	r2, #0
 8003104:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	681a      	ldr	r2, [r3, #0]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f022 0201 	bic.w	r2, r2, #1
 8003116:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003118:	e00f      	b.n	800313a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800311a:	f7ff fecd 	bl	8002eb8 <HAL_GetTick>
 800311e:	4602      	mov	r2, r0
 8003120:	693b      	ldr	r3, [r7, #16]
 8003122:	1ad3      	subs	r3, r2, r3
 8003124:	2b05      	cmp	r3, #5
 8003126:	d908      	bls.n	800313a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2220      	movs	r2, #32
 800312c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2203      	movs	r2, #3
 8003132:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003136:	2303      	movs	r3, #3
 8003138:	e078      	b.n	800322c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f003 0301 	and.w	r3, r3, #1
 8003144:	2b00      	cmp	r3, #0
 8003146:	d1e8      	bne.n	800311a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003150:	697a      	ldr	r2, [r7, #20]
 8003152:	4b38      	ldr	r3, [pc, #224]	@ (8003234 <HAL_DMA_Init+0x158>)
 8003154:	4013      	ands	r3, r2
 8003156:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	685a      	ldr	r2, [r3, #4]
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	689b      	ldr	r3, [r3, #8]
 8003160:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003166:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	691b      	ldr	r3, [r3, #16]
 800316c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003172:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	699b      	ldr	r3, [r3, #24]
 8003178:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800317e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6a1b      	ldr	r3, [r3, #32]
 8003184:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003186:	697a      	ldr	r2, [r7, #20]
 8003188:	4313      	orrs	r3, r2
 800318a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003190:	2b04      	cmp	r3, #4
 8003192:	d107      	bne.n	80031a4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800319c:	4313      	orrs	r3, r2
 800319e:	697a      	ldr	r2, [r7, #20]
 80031a0:	4313      	orrs	r3, r2
 80031a2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	697a      	ldr	r2, [r7, #20]
 80031aa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	695b      	ldr	r3, [r3, #20]
 80031b2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80031b4:	697b      	ldr	r3, [r7, #20]
 80031b6:	f023 0307 	bic.w	r3, r3, #7
 80031ba:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031c0:	697a      	ldr	r2, [r7, #20]
 80031c2:	4313      	orrs	r3, r2
 80031c4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ca:	2b04      	cmp	r3, #4
 80031cc:	d117      	bne.n	80031fe <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031d2:	697a      	ldr	r2, [r7, #20]
 80031d4:	4313      	orrs	r3, r2
 80031d6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d00e      	beq.n	80031fe <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80031e0:	6878      	ldr	r0, [r7, #4]
 80031e2:	f000 f8bd 	bl	8003360 <DMA_CheckFifoParam>
 80031e6:	4603      	mov	r3, r0
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d008      	beq.n	80031fe <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2240      	movs	r2, #64	@ 0x40
 80031f0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2201      	movs	r2, #1
 80031f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80031fa:	2301      	movs	r3, #1
 80031fc:	e016      	b.n	800322c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	697a      	ldr	r2, [r7, #20]
 8003204:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003206:	6878      	ldr	r0, [r7, #4]
 8003208:	f000 f874 	bl	80032f4 <DMA_CalcBaseAndBitshift>
 800320c:	4603      	mov	r3, r0
 800320e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003214:	223f      	movs	r2, #63	@ 0x3f
 8003216:	409a      	lsls	r2, r3
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2200      	movs	r2, #0
 8003220:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	2201      	movs	r2, #1
 8003226:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800322a:	2300      	movs	r3, #0
}
 800322c:	4618      	mov	r0, r3
 800322e:	3718      	adds	r7, #24
 8003230:	46bd      	mov	sp, r7
 8003232:	bd80      	pop	{r7, pc}
 8003234:	f010803f 	.word	0xf010803f

08003238 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b084      	sub	sp, #16
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d101      	bne.n	800324a <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8003246:	2301      	movs	r3, #1
 8003248:	e050      	b.n	80032ec <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003250:	b2db      	uxtb	r3, r3
 8003252:	2b02      	cmp	r3, #2
 8003254:	d101      	bne.n	800325a <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8003256:	2302      	movs	r3, #2
 8003258:	e048      	b.n	80032ec <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	681a      	ldr	r2, [r3, #0]
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f022 0201 	bic.w	r2, r2, #1
 8003268:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	2200      	movs	r2, #0
 8003270:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	2200      	movs	r2, #0
 8003278:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	2200      	movs	r2, #0
 8003280:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	2200      	movs	r2, #0
 8003288:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	2200      	movs	r2, #0
 8003290:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	2221      	movs	r2, #33	@ 0x21
 8003298:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800329a:	6878      	ldr	r0, [r7, #4]
 800329c:	f000 f82a 	bl	80032f4 <DMA_CalcBaseAndBitshift>
 80032a0:	4603      	mov	r3, r0
 80032a2:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2200      	movs	r2, #0
 80032a8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2200      	movs	r2, #0
 80032ae:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2200      	movs	r2, #0
 80032b4:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2200      	movs	r2, #0
 80032ba:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2200      	movs	r2, #0
 80032c0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2200      	movs	r2, #0
 80032c6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032cc:	223f      	movs	r2, #63	@ 0x3f
 80032ce:	409a      	lsls	r2, r3
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2200      	movs	r2, #0
 80032d8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2200      	movs	r2, #0
 80032de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	2200      	movs	r2, #0
 80032e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80032ea:	2300      	movs	r3, #0
}
 80032ec:	4618      	mov	r0, r3
 80032ee:	3710      	adds	r7, #16
 80032f0:	46bd      	mov	sp, r7
 80032f2:	bd80      	pop	{r7, pc}

080032f4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80032f4:	b480      	push	{r7}
 80032f6:	b085      	sub	sp, #20
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	b2db      	uxtb	r3, r3
 8003302:	3b10      	subs	r3, #16
 8003304:	4a14      	ldr	r2, [pc, #80]	@ (8003358 <DMA_CalcBaseAndBitshift+0x64>)
 8003306:	fba2 2303 	umull	r2, r3, r2, r3
 800330a:	091b      	lsrs	r3, r3, #4
 800330c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800330e:	4a13      	ldr	r2, [pc, #76]	@ (800335c <DMA_CalcBaseAndBitshift+0x68>)
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	4413      	add	r3, r2
 8003314:	781b      	ldrb	r3, [r3, #0]
 8003316:	461a      	mov	r2, r3
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	2b03      	cmp	r3, #3
 8003320:	d909      	bls.n	8003336 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800332a:	f023 0303 	bic.w	r3, r3, #3
 800332e:	1d1a      	adds	r2, r3, #4
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	659a      	str	r2, [r3, #88]	@ 0x58
 8003334:	e007      	b.n	8003346 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800333e:	f023 0303 	bic.w	r3, r3, #3
 8003342:	687a      	ldr	r2, [r7, #4]
 8003344:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800334a:	4618      	mov	r0, r3
 800334c:	3714      	adds	r7, #20
 800334e:	46bd      	mov	sp, r7
 8003350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003354:	4770      	bx	lr
 8003356:	bf00      	nop
 8003358:	aaaaaaab 	.word	0xaaaaaaab
 800335c:	0800bdf8 	.word	0x0800bdf8

08003360 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003360:	b480      	push	{r7}
 8003362:	b085      	sub	sp, #20
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003368:	2300      	movs	r3, #0
 800336a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003370:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	699b      	ldr	r3, [r3, #24]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d11f      	bne.n	80033ba <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800337a:	68bb      	ldr	r3, [r7, #8]
 800337c:	2b03      	cmp	r3, #3
 800337e:	d856      	bhi.n	800342e <DMA_CheckFifoParam+0xce>
 8003380:	a201      	add	r2, pc, #4	@ (adr r2, 8003388 <DMA_CheckFifoParam+0x28>)
 8003382:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003386:	bf00      	nop
 8003388:	08003399 	.word	0x08003399
 800338c:	080033ab 	.word	0x080033ab
 8003390:	08003399 	.word	0x08003399
 8003394:	0800342f 	.word	0x0800342f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800339c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d046      	beq.n	8003432 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80033a4:	2301      	movs	r3, #1
 80033a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033a8:	e043      	b.n	8003432 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033ae:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80033b2:	d140      	bne.n	8003436 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80033b4:	2301      	movs	r3, #1
 80033b6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033b8:	e03d      	b.n	8003436 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	699b      	ldr	r3, [r3, #24]
 80033be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80033c2:	d121      	bne.n	8003408 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80033c4:	68bb      	ldr	r3, [r7, #8]
 80033c6:	2b03      	cmp	r3, #3
 80033c8:	d837      	bhi.n	800343a <DMA_CheckFifoParam+0xda>
 80033ca:	a201      	add	r2, pc, #4	@ (adr r2, 80033d0 <DMA_CheckFifoParam+0x70>)
 80033cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033d0:	080033e1 	.word	0x080033e1
 80033d4:	080033e7 	.word	0x080033e7
 80033d8:	080033e1 	.word	0x080033e1
 80033dc:	080033f9 	.word	0x080033f9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80033e0:	2301      	movs	r3, #1
 80033e2:	73fb      	strb	r3, [r7, #15]
      break;
 80033e4:	e030      	b.n	8003448 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033ea:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d025      	beq.n	800343e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80033f2:	2301      	movs	r3, #1
 80033f4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033f6:	e022      	b.n	800343e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033fc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003400:	d11f      	bne.n	8003442 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003402:	2301      	movs	r3, #1
 8003404:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003406:	e01c      	b.n	8003442 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003408:	68bb      	ldr	r3, [r7, #8]
 800340a:	2b02      	cmp	r3, #2
 800340c:	d903      	bls.n	8003416 <DMA_CheckFifoParam+0xb6>
 800340e:	68bb      	ldr	r3, [r7, #8]
 8003410:	2b03      	cmp	r3, #3
 8003412:	d003      	beq.n	800341c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003414:	e018      	b.n	8003448 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003416:	2301      	movs	r3, #1
 8003418:	73fb      	strb	r3, [r7, #15]
      break;
 800341a:	e015      	b.n	8003448 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003420:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003424:	2b00      	cmp	r3, #0
 8003426:	d00e      	beq.n	8003446 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003428:	2301      	movs	r3, #1
 800342a:	73fb      	strb	r3, [r7, #15]
      break;
 800342c:	e00b      	b.n	8003446 <DMA_CheckFifoParam+0xe6>
      break;
 800342e:	bf00      	nop
 8003430:	e00a      	b.n	8003448 <DMA_CheckFifoParam+0xe8>
      break;
 8003432:	bf00      	nop
 8003434:	e008      	b.n	8003448 <DMA_CheckFifoParam+0xe8>
      break;
 8003436:	bf00      	nop
 8003438:	e006      	b.n	8003448 <DMA_CheckFifoParam+0xe8>
      break;
 800343a:	bf00      	nop
 800343c:	e004      	b.n	8003448 <DMA_CheckFifoParam+0xe8>
      break;
 800343e:	bf00      	nop
 8003440:	e002      	b.n	8003448 <DMA_CheckFifoParam+0xe8>
      break;   
 8003442:	bf00      	nop
 8003444:	e000      	b.n	8003448 <DMA_CheckFifoParam+0xe8>
      break;
 8003446:	bf00      	nop
    }
  } 
  
  return status; 
 8003448:	7bfb      	ldrb	r3, [r7, #15]
}
 800344a:	4618      	mov	r0, r3
 800344c:	3714      	adds	r7, #20
 800344e:	46bd      	mov	sp, r7
 8003450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003454:	4770      	bx	lr
 8003456:	bf00      	nop

08003458 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b082      	sub	sp, #8
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d101      	bne.n	800346a <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8003466:	2301      	movs	r3, #1
 8003468:	e03b      	b.n	80034e2 <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8003470:	b2db      	uxtb	r3, r3
 8003472:	2b00      	cmp	r3, #0
 8003474:	d106      	bne.n	8003484 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2200      	movs	r2, #0
 800347a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 800347e:	6878      	ldr	r0, [r7, #4]
 8003480:	f7fd fe10 	bl	80010a4 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2202      	movs	r2, #2
 8003488:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	685a      	ldr	r2, [r3, #4]
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	430a      	orrs	r2, r1
 80034a0:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034a8:	f023 0107 	bic.w	r1, r3, #7
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	689a      	ldr	r2, [r3, #8]
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	430a      	orrs	r2, r1
 80034b6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034be:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80034c2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80034c6:	687a      	ldr	r2, [r7, #4]
 80034c8:	68d1      	ldr	r1, [r2, #12]
 80034ca:	687a      	ldr	r2, [r7, #4]
 80034cc:	6812      	ldr	r2, [r2, #0]
 80034ce:	430b      	orrs	r3, r1
 80034d0:	6413      	str	r3, [r2, #64]	@ 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2200      	movs	r2, #0
 80034d6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2201      	movs	r2, #1
 80034dc:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 80034e0:	2300      	movs	r3, #0
}
 80034e2:	4618      	mov	r0, r3
 80034e4:	3708      	adds	r7, #8
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}

080034ea <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 80034ea:	b580      	push	{r7, lr}
 80034ec:	b086      	sub	sp, #24
 80034ee:	af02      	add	r7, sp, #8
 80034f0:	60f8      	str	r0, [r7, #12]
 80034f2:	60b9      	str	r1, [r7, #8]
 80034f4:	607a      	str	r2, [r7, #4]
 80034f6:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80034fe:	2b01      	cmp	r3, #1
 8003500:	d101      	bne.n	8003506 <HAL_DMA2D_Start+0x1c>
 8003502:	2302      	movs	r3, #2
 8003504:	e018      	b.n	8003538 <HAL_DMA2D_Start+0x4e>
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	2201      	movs	r2, #1
 800350a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	2202      	movs	r2, #2
 8003512:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8003516:	69bb      	ldr	r3, [r7, #24]
 8003518:	9300      	str	r3, [sp, #0]
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	687a      	ldr	r2, [r7, #4]
 800351e:	68b9      	ldr	r1, [r7, #8]
 8003520:	68f8      	ldr	r0, [r7, #12]
 8003522:	f000 f989 	bl	8003838 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	681a      	ldr	r2, [r3, #0]
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f042 0201 	orr.w	r2, r2, #1
 8003534:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8003536:	2300      	movs	r3, #0
}
 8003538:	4618      	mov	r0, r3
 800353a:	3710      	adds	r7, #16
 800353c:	46bd      	mov	sp, r7
 800353e:	bd80      	pop	{r7, pc}

08003540 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b086      	sub	sp, #24
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
 8003548:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 800354a:	2300      	movs	r3, #0
 800354c:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f003 0301 	and.w	r3, r3, #1
 8003558:	2b00      	cmp	r3, #0
 800355a:	d056      	beq.n	800360a <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 800355c:	f7ff fcac 	bl	8002eb8 <HAL_GetTick>
 8003560:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8003562:	e04b      	b.n	80035fc <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8003572:	2b00      	cmp	r3, #0
 8003574:	d023      	beq.n	80035be <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	f003 0320 	and.w	r3, r3, #32
 800357c:	2b00      	cmp	r3, #0
 800357e:	d005      	beq.n	800358c <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003584:	f043 0202 	orr.w	r2, r3, #2
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	f003 0301 	and.w	r3, r3, #1
 8003592:	2b00      	cmp	r3, #0
 8003594:	d005      	beq.n	80035a2 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800359a:	f043 0201 	orr.w	r2, r3, #1
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	2221      	movs	r2, #33	@ 0x21
 80035a8:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2204      	movs	r2, #4
 80035ae:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2200      	movs	r2, #0
 80035b6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_ERROR;
 80035ba:	2301      	movs	r3, #1
 80035bc:	e0a5      	b.n	800370a <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035c4:	d01a      	beq.n	80035fc <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80035c6:	f7ff fc77 	bl	8002eb8 <HAL_GetTick>
 80035ca:	4602      	mov	r2, r0
 80035cc:	697b      	ldr	r3, [r7, #20]
 80035ce:	1ad3      	subs	r3, r2, r3
 80035d0:	683a      	ldr	r2, [r7, #0]
 80035d2:	429a      	cmp	r2, r3
 80035d4:	d302      	bcc.n	80035dc <HAL_DMA2D_PollForTransfer+0x9c>
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d10f      	bne.n	80035fc <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035e0:	f043 0220 	orr.w	r2, r3, #32
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2203      	movs	r2, #3
 80035ec:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2200      	movs	r2, #0
 80035f4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

          return HAL_TIMEOUT;
 80035f8:	2303      	movs	r3, #3
 80035fa:	e086      	b.n	800370a <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	f003 0302 	and.w	r3, r3, #2
 8003606:	2b00      	cmp	r3, #0
 8003608:	d0ac      	beq.n	8003564 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	69db      	ldr	r3, [r3, #28]
 8003610:	f003 0320 	and.w	r3, r3, #32
 8003614:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800361c:	f003 0320 	and.w	r3, r3, #32
 8003620:	693a      	ldr	r2, [r7, #16]
 8003622:	4313      	orrs	r3, r2
 8003624:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8003626:	693b      	ldr	r3, [r7, #16]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d061      	beq.n	80036f0 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 800362c:	f7ff fc44 	bl	8002eb8 <HAL_GetTick>
 8003630:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8003632:	e056      	b.n	80036e2 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	f003 0329 	and.w	r3, r3, #41	@ 0x29
 8003642:	2b00      	cmp	r3, #0
 8003644:	d02e      	beq.n	80036a4 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	f003 0308 	and.w	r3, r3, #8
 800364c:	2b00      	cmp	r3, #0
 800364e:	d005      	beq.n	800365c <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003654:	f043 0204 	orr.w	r2, r3, #4
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	f003 0320 	and.w	r3, r3, #32
 8003662:	2b00      	cmp	r3, #0
 8003664:	d005      	beq.n	8003672 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800366a:	f043 0202 	orr.w	r2, r3, #2
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	f003 0301 	and.w	r3, r3, #1
 8003678:	2b00      	cmp	r3, #0
 800367a:	d005      	beq.n	8003688 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003680:	f043 0201 	orr.w	r2, r3, #1
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	2229      	movs	r2, #41	@ 0x29
 800368e:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2204      	movs	r2, #4
 8003694:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2200      	movs	r2, #0
 800369c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_ERROR;
 80036a0:	2301      	movs	r3, #1
 80036a2:	e032      	b.n	800370a <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036aa:	d01a      	beq.n	80036e2 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80036ac:	f7ff fc04 	bl	8002eb8 <HAL_GetTick>
 80036b0:	4602      	mov	r2, r0
 80036b2:	697b      	ldr	r3, [r7, #20]
 80036b4:	1ad3      	subs	r3, r2, r3
 80036b6:	683a      	ldr	r2, [r7, #0]
 80036b8:	429a      	cmp	r2, r3
 80036ba:	d302      	bcc.n	80036c2 <HAL_DMA2D_PollForTransfer+0x182>
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d10f      	bne.n	80036e2 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036c6:	f043 0220 	orr.w	r2, r3, #32
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2203      	movs	r2, #3
 80036d2:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2200      	movs	r2, #0
 80036da:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

          return HAL_TIMEOUT;
 80036de:	2303      	movs	r3, #3
 80036e0:	e013      	b.n	800370a <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	685b      	ldr	r3, [r3, #4]
 80036e8:	f003 0310 	and.w	r3, r3, #16
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d0a1      	beq.n	8003634 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	2212      	movs	r2, #18
 80036f6:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2201      	movs	r2, #1
 80036fc:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2200      	movs	r2, #0
 8003704:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 8003708:	2300      	movs	r3, #0
}
 800370a:	4618      	mov	r0, r3
 800370c:	3718      	adds	r7, #24
 800370e:	46bd      	mov	sp, r7
 8003710:	bd80      	pop	{r7, pc}
	...

08003714 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8003714:	b480      	push	{r7}
 8003716:	b087      	sub	sp, #28
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
 800371c:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800372c:	2b01      	cmp	r3, #1
 800372e:	d101      	bne.n	8003734 <HAL_DMA2D_ConfigLayer+0x20>
 8003730:	2302      	movs	r3, #2
 8003732:	e079      	b.n	8003828 <HAL_DMA2D_ConfigLayer+0x114>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2201      	movs	r2, #1
 8003738:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2202      	movs	r2, #2
 8003740:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	011b      	lsls	r3, r3, #4
 8003748:	3318      	adds	r3, #24
 800374a:	687a      	ldr	r2, [r7, #4]
 800374c:	4413      	add	r3, r2
 800374e:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8003750:	693b      	ldr	r3, [r7, #16]
 8003752:	685a      	ldr	r2, [r3, #4]
 8003754:	693b      	ldr	r3, [r7, #16]
 8003756:	689b      	ldr	r3, [r3, #8]
 8003758:	041b      	lsls	r3, r3, #16
 800375a:	4313      	orrs	r3, r2
 800375c:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 800375e:	4b35      	ldr	r3, [pc, #212]	@ (8003834 <HAL_DMA2D_ConfigLayer+0x120>)
 8003760:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8003762:	693b      	ldr	r3, [r7, #16]
 8003764:	685b      	ldr	r3, [r3, #4]
 8003766:	2b0a      	cmp	r3, #10
 8003768:	d003      	beq.n	8003772 <HAL_DMA2D_ConfigLayer+0x5e>
 800376a:	693b      	ldr	r3, [r7, #16]
 800376c:	685b      	ldr	r3, [r3, #4]
 800376e:	2b09      	cmp	r3, #9
 8003770:	d107      	bne.n	8003782 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8003772:	693b      	ldr	r3, [r7, #16]
 8003774:	68db      	ldr	r3, [r3, #12]
 8003776:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 800377a:	697a      	ldr	r2, [r7, #20]
 800377c:	4313      	orrs	r3, r2
 800377e:	617b      	str	r3, [r7, #20]
 8003780:	e005      	b.n	800378e <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8003782:	693b      	ldr	r3, [r7, #16]
 8003784:	68db      	ldr	r3, [r3, #12]
 8003786:	061b      	lsls	r3, r3, #24
 8003788:	697a      	ldr	r2, [r7, #20]
 800378a:	4313      	orrs	r3, r2
 800378c:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	2b00      	cmp	r3, #0
 8003792:	d120      	bne.n	80037d6 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	43db      	mvns	r3, r3
 800379e:	ea02 0103 	and.w	r1, r2, r3
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	697a      	ldr	r2, [r7, #20]
 80037a8:	430a      	orrs	r2, r1
 80037aa:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	693a      	ldr	r2, [r7, #16]
 80037b2:	6812      	ldr	r2, [r2, #0]
 80037b4:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80037b6:	693b      	ldr	r3, [r7, #16]
 80037b8:	685b      	ldr	r3, [r3, #4]
 80037ba:	2b0a      	cmp	r3, #10
 80037bc:	d003      	beq.n	80037c6 <HAL_DMA2D_ConfigLayer+0xb2>
 80037be:	693b      	ldr	r3, [r7, #16]
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	2b09      	cmp	r3, #9
 80037c4:	d127      	bne.n	8003816 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 80037c6:	693b      	ldr	r3, [r7, #16]
 80037c8:	68da      	ldr	r2, [r3, #12]
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 80037d2:	629a      	str	r2, [r3, #40]	@ 0x28
 80037d4:	e01f      	b.n	8003816 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	69da      	ldr	r2, [r3, #28]
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	43db      	mvns	r3, r3
 80037e0:	ea02 0103 	and.w	r1, r2, r3
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	697a      	ldr	r2, [r7, #20]
 80037ea:	430a      	orrs	r2, r1
 80037ec:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	693a      	ldr	r2, [r7, #16]
 80037f4:	6812      	ldr	r2, [r2, #0]
 80037f6:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80037f8:	693b      	ldr	r3, [r7, #16]
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	2b0a      	cmp	r3, #10
 80037fe:	d003      	beq.n	8003808 <HAL_DMA2D_ConfigLayer+0xf4>
 8003800:	693b      	ldr	r3, [r7, #16]
 8003802:	685b      	ldr	r3, [r3, #4]
 8003804:	2b09      	cmp	r3, #9
 8003806:	d106      	bne.n	8003816 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8003808:	693b      	ldr	r3, [r7, #16]
 800380a:	68da      	ldr	r2, [r3, #12]
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8003814:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2201      	movs	r2, #1
 800381a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	2200      	movs	r2, #0
 8003822:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 8003826:	2300      	movs	r3, #0
}
 8003828:	4618      	mov	r0, r3
 800382a:	371c      	adds	r7, #28
 800382c:	46bd      	mov	sp, r7
 800382e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003832:	4770      	bx	lr
 8003834:	ff03000f 	.word	0xff03000f

08003838 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 8003838:	b480      	push	{r7}
 800383a:	b08b      	sub	sp, #44	@ 0x2c
 800383c:	af00      	add	r7, sp, #0
 800383e:	60f8      	str	r0, [r7, #12]
 8003840:	60b9      	str	r1, [r7, #8]
 8003842:	607a      	str	r2, [r7, #4]
 8003844:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800384c:	f003 4140 	and.w	r1, r3, #3221225472	@ 0xc0000000
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	041a      	lsls	r2, r3, #16
 8003854:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003856:	431a      	orrs	r2, r3
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	430a      	orrs	r2, r1
 800385e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	687a      	ldr	r2, [r7, #4]
 8003866:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003870:	d174      	bne.n	800395c <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8003872:	68bb      	ldr	r3, [r7, #8]
 8003874:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8003878:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 800387a:	68bb      	ldr	r3, [r7, #8]
 800387c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8003880:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8003882:	68bb      	ldr	r3, [r7, #8]
 8003884:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8003888:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 800388a:	68bb      	ldr	r3, [r7, #8]
 800388c:	b2db      	uxtb	r3, r3
 800388e:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	689b      	ldr	r3, [r3, #8]
 8003894:	2b00      	cmp	r3, #0
 8003896:	d108      	bne.n	80038aa <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 8003898:	69ba      	ldr	r2, [r7, #24]
 800389a:	69fb      	ldr	r3, [r7, #28]
 800389c:	431a      	orrs	r2, r3
 800389e:	6a3b      	ldr	r3, [r7, #32]
 80038a0:	4313      	orrs	r3, r2
 80038a2:	697a      	ldr	r2, [r7, #20]
 80038a4:	4313      	orrs	r3, r2
 80038a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80038a8:	e053      	b.n	8003952 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	689b      	ldr	r3, [r3, #8]
 80038ae:	2b01      	cmp	r3, #1
 80038b0:	d106      	bne.n	80038c0 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 80038b2:	69ba      	ldr	r2, [r7, #24]
 80038b4:	69fb      	ldr	r3, [r7, #28]
 80038b6:	4313      	orrs	r3, r2
 80038b8:	697a      	ldr	r2, [r7, #20]
 80038ba:	4313      	orrs	r3, r2
 80038bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80038be:	e048      	b.n	8003952 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	689b      	ldr	r3, [r3, #8]
 80038c4:	2b02      	cmp	r3, #2
 80038c6:	d111      	bne.n	80038ec <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 80038c8:	69fb      	ldr	r3, [r7, #28]
 80038ca:	0cdb      	lsrs	r3, r3, #19
 80038cc:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 80038ce:	69bb      	ldr	r3, [r7, #24]
 80038d0:	0a9b      	lsrs	r3, r3, #10
 80038d2:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 80038d4:	697b      	ldr	r3, [r7, #20]
 80038d6:	08db      	lsrs	r3, r3, #3
 80038d8:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 80038da:	69bb      	ldr	r3, [r7, #24]
 80038dc:	015a      	lsls	r2, r3, #5
 80038de:	69fb      	ldr	r3, [r7, #28]
 80038e0:	02db      	lsls	r3, r3, #11
 80038e2:	4313      	orrs	r3, r2
 80038e4:	697a      	ldr	r2, [r7, #20]
 80038e6:	4313      	orrs	r3, r2
 80038e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80038ea:	e032      	b.n	8003952 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	689b      	ldr	r3, [r3, #8]
 80038f0:	2b03      	cmp	r3, #3
 80038f2:	d117      	bne.n	8003924 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 80038f4:	6a3b      	ldr	r3, [r7, #32]
 80038f6:	0fdb      	lsrs	r3, r3, #31
 80038f8:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 80038fa:	69fb      	ldr	r3, [r7, #28]
 80038fc:	0cdb      	lsrs	r3, r3, #19
 80038fe:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8003900:	69bb      	ldr	r3, [r7, #24]
 8003902:	0adb      	lsrs	r3, r3, #11
 8003904:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8003906:	697b      	ldr	r3, [r7, #20]
 8003908:	08db      	lsrs	r3, r3, #3
 800390a:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 800390c:	69bb      	ldr	r3, [r7, #24]
 800390e:	015a      	lsls	r2, r3, #5
 8003910:	69fb      	ldr	r3, [r7, #28]
 8003912:	029b      	lsls	r3, r3, #10
 8003914:	431a      	orrs	r2, r3
 8003916:	6a3b      	ldr	r3, [r7, #32]
 8003918:	03db      	lsls	r3, r3, #15
 800391a:	4313      	orrs	r3, r2
 800391c:	697a      	ldr	r2, [r7, #20]
 800391e:	4313      	orrs	r3, r2
 8003920:	627b      	str	r3, [r7, #36]	@ 0x24
 8003922:	e016      	b.n	8003952 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8003924:	6a3b      	ldr	r3, [r7, #32]
 8003926:	0f1b      	lsrs	r3, r3, #28
 8003928:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 800392a:	69fb      	ldr	r3, [r7, #28]
 800392c:	0d1b      	lsrs	r3, r3, #20
 800392e:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8003930:	69bb      	ldr	r3, [r7, #24]
 8003932:	0b1b      	lsrs	r3, r3, #12
 8003934:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 8003936:	697b      	ldr	r3, [r7, #20]
 8003938:	091b      	lsrs	r3, r3, #4
 800393a:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 800393c:	69bb      	ldr	r3, [r7, #24]
 800393e:	011a      	lsls	r2, r3, #4
 8003940:	69fb      	ldr	r3, [r7, #28]
 8003942:	021b      	lsls	r3, r3, #8
 8003944:	431a      	orrs	r2, r3
 8003946:	6a3b      	ldr	r3, [r7, #32]
 8003948:	031b      	lsls	r3, r3, #12
 800394a:	4313      	orrs	r3, r2
 800394c:	697a      	ldr	r2, [r7, #20]
 800394e:	4313      	orrs	r3, r2
 8003950:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003958:	639a      	str	r2, [r3, #56]	@ 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 800395a:	e003      	b.n	8003964 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	68ba      	ldr	r2, [r7, #8]
 8003962:	60da      	str	r2, [r3, #12]
}
 8003964:	bf00      	nop
 8003966:	372c      	adds	r7, #44	@ 0x2c
 8003968:	46bd      	mov	sp, r7
 800396a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396e:	4770      	bx	lr

08003970 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003970:	b480      	push	{r7}
 8003972:	b089      	sub	sp, #36	@ 0x24
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
 8003978:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800397a:	2300      	movs	r3, #0
 800397c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800397e:	2300      	movs	r3, #0
 8003980:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003982:	2300      	movs	r3, #0
 8003984:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003986:	2300      	movs	r3, #0
 8003988:	61fb      	str	r3, [r7, #28]
 800398a:	e177      	b.n	8003c7c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800398c:	2201      	movs	r2, #1
 800398e:	69fb      	ldr	r3, [r7, #28]
 8003990:	fa02 f303 	lsl.w	r3, r2, r3
 8003994:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	697a      	ldr	r2, [r7, #20]
 800399c:	4013      	ands	r3, r2
 800399e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80039a0:	693a      	ldr	r2, [r7, #16]
 80039a2:	697b      	ldr	r3, [r7, #20]
 80039a4:	429a      	cmp	r2, r3
 80039a6:	f040 8166 	bne.w	8003c76 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	f003 0303 	and.w	r3, r3, #3
 80039b2:	2b01      	cmp	r3, #1
 80039b4:	d005      	beq.n	80039c2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80039be:	2b02      	cmp	r3, #2
 80039c0:	d130      	bne.n	8003a24 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	689b      	ldr	r3, [r3, #8]
 80039c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80039c8:	69fb      	ldr	r3, [r7, #28]
 80039ca:	005b      	lsls	r3, r3, #1
 80039cc:	2203      	movs	r2, #3
 80039ce:	fa02 f303 	lsl.w	r3, r2, r3
 80039d2:	43db      	mvns	r3, r3
 80039d4:	69ba      	ldr	r2, [r7, #24]
 80039d6:	4013      	ands	r3, r2
 80039d8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	68da      	ldr	r2, [r3, #12]
 80039de:	69fb      	ldr	r3, [r7, #28]
 80039e0:	005b      	lsls	r3, r3, #1
 80039e2:	fa02 f303 	lsl.w	r3, r2, r3
 80039e6:	69ba      	ldr	r2, [r7, #24]
 80039e8:	4313      	orrs	r3, r2
 80039ea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	69ba      	ldr	r2, [r7, #24]
 80039f0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	685b      	ldr	r3, [r3, #4]
 80039f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80039f8:	2201      	movs	r2, #1
 80039fa:	69fb      	ldr	r3, [r7, #28]
 80039fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003a00:	43db      	mvns	r3, r3
 8003a02:	69ba      	ldr	r2, [r7, #24]
 8003a04:	4013      	ands	r3, r2
 8003a06:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	685b      	ldr	r3, [r3, #4]
 8003a0c:	091b      	lsrs	r3, r3, #4
 8003a0e:	f003 0201 	and.w	r2, r3, #1
 8003a12:	69fb      	ldr	r3, [r7, #28]
 8003a14:	fa02 f303 	lsl.w	r3, r2, r3
 8003a18:	69ba      	ldr	r2, [r7, #24]
 8003a1a:	4313      	orrs	r3, r2
 8003a1c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	69ba      	ldr	r2, [r7, #24]
 8003a22:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	f003 0303 	and.w	r3, r3, #3
 8003a2c:	2b03      	cmp	r3, #3
 8003a2e:	d017      	beq.n	8003a60 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	68db      	ldr	r3, [r3, #12]
 8003a34:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003a36:	69fb      	ldr	r3, [r7, #28]
 8003a38:	005b      	lsls	r3, r3, #1
 8003a3a:	2203      	movs	r2, #3
 8003a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a40:	43db      	mvns	r3, r3
 8003a42:	69ba      	ldr	r2, [r7, #24]
 8003a44:	4013      	ands	r3, r2
 8003a46:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	689a      	ldr	r2, [r3, #8]
 8003a4c:	69fb      	ldr	r3, [r7, #28]
 8003a4e:	005b      	lsls	r3, r3, #1
 8003a50:	fa02 f303 	lsl.w	r3, r2, r3
 8003a54:	69ba      	ldr	r2, [r7, #24]
 8003a56:	4313      	orrs	r3, r2
 8003a58:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	69ba      	ldr	r2, [r7, #24]
 8003a5e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	f003 0303 	and.w	r3, r3, #3
 8003a68:	2b02      	cmp	r3, #2
 8003a6a:	d123      	bne.n	8003ab4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003a6c:	69fb      	ldr	r3, [r7, #28]
 8003a6e:	08da      	lsrs	r2, r3, #3
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	3208      	adds	r2, #8
 8003a74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a78:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003a7a:	69fb      	ldr	r3, [r7, #28]
 8003a7c:	f003 0307 	and.w	r3, r3, #7
 8003a80:	009b      	lsls	r3, r3, #2
 8003a82:	220f      	movs	r2, #15
 8003a84:	fa02 f303 	lsl.w	r3, r2, r3
 8003a88:	43db      	mvns	r3, r3
 8003a8a:	69ba      	ldr	r2, [r7, #24]
 8003a8c:	4013      	ands	r3, r2
 8003a8e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	691a      	ldr	r2, [r3, #16]
 8003a94:	69fb      	ldr	r3, [r7, #28]
 8003a96:	f003 0307 	and.w	r3, r3, #7
 8003a9a:	009b      	lsls	r3, r3, #2
 8003a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003aa0:	69ba      	ldr	r2, [r7, #24]
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003aa6:	69fb      	ldr	r3, [r7, #28]
 8003aa8:	08da      	lsrs	r2, r3, #3
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	3208      	adds	r2, #8
 8003aae:	69b9      	ldr	r1, [r7, #24]
 8003ab0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003aba:	69fb      	ldr	r3, [r7, #28]
 8003abc:	005b      	lsls	r3, r3, #1
 8003abe:	2203      	movs	r2, #3
 8003ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac4:	43db      	mvns	r3, r3
 8003ac6:	69ba      	ldr	r2, [r7, #24]
 8003ac8:	4013      	ands	r3, r2
 8003aca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	685b      	ldr	r3, [r3, #4]
 8003ad0:	f003 0203 	and.w	r2, r3, #3
 8003ad4:	69fb      	ldr	r3, [r7, #28]
 8003ad6:	005b      	lsls	r3, r3, #1
 8003ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8003adc:	69ba      	ldr	r2, [r7, #24]
 8003ade:	4313      	orrs	r3, r2
 8003ae0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	69ba      	ldr	r2, [r7, #24]
 8003ae6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	685b      	ldr	r3, [r3, #4]
 8003aec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	f000 80c0 	beq.w	8003c76 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003af6:	2300      	movs	r3, #0
 8003af8:	60fb      	str	r3, [r7, #12]
 8003afa:	4b66      	ldr	r3, [pc, #408]	@ (8003c94 <HAL_GPIO_Init+0x324>)
 8003afc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003afe:	4a65      	ldr	r2, [pc, #404]	@ (8003c94 <HAL_GPIO_Init+0x324>)
 8003b00:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003b04:	6453      	str	r3, [r2, #68]	@ 0x44
 8003b06:	4b63      	ldr	r3, [pc, #396]	@ (8003c94 <HAL_GPIO_Init+0x324>)
 8003b08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b0a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003b0e:	60fb      	str	r3, [r7, #12]
 8003b10:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003b12:	4a61      	ldr	r2, [pc, #388]	@ (8003c98 <HAL_GPIO_Init+0x328>)
 8003b14:	69fb      	ldr	r3, [r7, #28]
 8003b16:	089b      	lsrs	r3, r3, #2
 8003b18:	3302      	adds	r3, #2
 8003b1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003b20:	69fb      	ldr	r3, [r7, #28]
 8003b22:	f003 0303 	and.w	r3, r3, #3
 8003b26:	009b      	lsls	r3, r3, #2
 8003b28:	220f      	movs	r2, #15
 8003b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b2e:	43db      	mvns	r3, r3
 8003b30:	69ba      	ldr	r2, [r7, #24]
 8003b32:	4013      	ands	r3, r2
 8003b34:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	4a58      	ldr	r2, [pc, #352]	@ (8003c9c <HAL_GPIO_Init+0x32c>)
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d037      	beq.n	8003bae <HAL_GPIO_Init+0x23e>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	4a57      	ldr	r2, [pc, #348]	@ (8003ca0 <HAL_GPIO_Init+0x330>)
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d031      	beq.n	8003baa <HAL_GPIO_Init+0x23a>
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	4a56      	ldr	r2, [pc, #344]	@ (8003ca4 <HAL_GPIO_Init+0x334>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d02b      	beq.n	8003ba6 <HAL_GPIO_Init+0x236>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	4a55      	ldr	r2, [pc, #340]	@ (8003ca8 <HAL_GPIO_Init+0x338>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d025      	beq.n	8003ba2 <HAL_GPIO_Init+0x232>
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	4a54      	ldr	r2, [pc, #336]	@ (8003cac <HAL_GPIO_Init+0x33c>)
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d01f      	beq.n	8003b9e <HAL_GPIO_Init+0x22e>
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	4a53      	ldr	r2, [pc, #332]	@ (8003cb0 <HAL_GPIO_Init+0x340>)
 8003b62:	4293      	cmp	r3, r2
 8003b64:	d019      	beq.n	8003b9a <HAL_GPIO_Init+0x22a>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	4a52      	ldr	r2, [pc, #328]	@ (8003cb4 <HAL_GPIO_Init+0x344>)
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d013      	beq.n	8003b96 <HAL_GPIO_Init+0x226>
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	4a51      	ldr	r2, [pc, #324]	@ (8003cb8 <HAL_GPIO_Init+0x348>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d00d      	beq.n	8003b92 <HAL_GPIO_Init+0x222>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	4a50      	ldr	r2, [pc, #320]	@ (8003cbc <HAL_GPIO_Init+0x34c>)
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d007      	beq.n	8003b8e <HAL_GPIO_Init+0x21e>
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	4a4f      	ldr	r2, [pc, #316]	@ (8003cc0 <HAL_GPIO_Init+0x350>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d101      	bne.n	8003b8a <HAL_GPIO_Init+0x21a>
 8003b86:	2309      	movs	r3, #9
 8003b88:	e012      	b.n	8003bb0 <HAL_GPIO_Init+0x240>
 8003b8a:	230a      	movs	r3, #10
 8003b8c:	e010      	b.n	8003bb0 <HAL_GPIO_Init+0x240>
 8003b8e:	2308      	movs	r3, #8
 8003b90:	e00e      	b.n	8003bb0 <HAL_GPIO_Init+0x240>
 8003b92:	2307      	movs	r3, #7
 8003b94:	e00c      	b.n	8003bb0 <HAL_GPIO_Init+0x240>
 8003b96:	2306      	movs	r3, #6
 8003b98:	e00a      	b.n	8003bb0 <HAL_GPIO_Init+0x240>
 8003b9a:	2305      	movs	r3, #5
 8003b9c:	e008      	b.n	8003bb0 <HAL_GPIO_Init+0x240>
 8003b9e:	2304      	movs	r3, #4
 8003ba0:	e006      	b.n	8003bb0 <HAL_GPIO_Init+0x240>
 8003ba2:	2303      	movs	r3, #3
 8003ba4:	e004      	b.n	8003bb0 <HAL_GPIO_Init+0x240>
 8003ba6:	2302      	movs	r3, #2
 8003ba8:	e002      	b.n	8003bb0 <HAL_GPIO_Init+0x240>
 8003baa:	2301      	movs	r3, #1
 8003bac:	e000      	b.n	8003bb0 <HAL_GPIO_Init+0x240>
 8003bae:	2300      	movs	r3, #0
 8003bb0:	69fa      	ldr	r2, [r7, #28]
 8003bb2:	f002 0203 	and.w	r2, r2, #3
 8003bb6:	0092      	lsls	r2, r2, #2
 8003bb8:	4093      	lsls	r3, r2
 8003bba:	69ba      	ldr	r2, [r7, #24]
 8003bbc:	4313      	orrs	r3, r2
 8003bbe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003bc0:	4935      	ldr	r1, [pc, #212]	@ (8003c98 <HAL_GPIO_Init+0x328>)
 8003bc2:	69fb      	ldr	r3, [r7, #28]
 8003bc4:	089b      	lsrs	r3, r3, #2
 8003bc6:	3302      	adds	r3, #2
 8003bc8:	69ba      	ldr	r2, [r7, #24]
 8003bca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003bce:	4b3d      	ldr	r3, [pc, #244]	@ (8003cc4 <HAL_GPIO_Init+0x354>)
 8003bd0:	689b      	ldr	r3, [r3, #8]
 8003bd2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	43db      	mvns	r3, r3
 8003bd8:	69ba      	ldr	r2, [r7, #24]
 8003bda:	4013      	ands	r3, r2
 8003bdc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d003      	beq.n	8003bf2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003bea:	69ba      	ldr	r2, [r7, #24]
 8003bec:	693b      	ldr	r3, [r7, #16]
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003bf2:	4a34      	ldr	r2, [pc, #208]	@ (8003cc4 <HAL_GPIO_Init+0x354>)
 8003bf4:	69bb      	ldr	r3, [r7, #24]
 8003bf6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003bf8:	4b32      	ldr	r3, [pc, #200]	@ (8003cc4 <HAL_GPIO_Init+0x354>)
 8003bfa:	68db      	ldr	r3, [r3, #12]
 8003bfc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	43db      	mvns	r3, r3
 8003c02:	69ba      	ldr	r2, [r7, #24]
 8003c04:	4013      	ands	r3, r2
 8003c06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d003      	beq.n	8003c1c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003c14:	69ba      	ldr	r2, [r7, #24]
 8003c16:	693b      	ldr	r3, [r7, #16]
 8003c18:	4313      	orrs	r3, r2
 8003c1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003c1c:	4a29      	ldr	r2, [pc, #164]	@ (8003cc4 <HAL_GPIO_Init+0x354>)
 8003c1e:	69bb      	ldr	r3, [r7, #24]
 8003c20:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003c22:	4b28      	ldr	r3, [pc, #160]	@ (8003cc4 <HAL_GPIO_Init+0x354>)
 8003c24:	685b      	ldr	r3, [r3, #4]
 8003c26:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c28:	693b      	ldr	r3, [r7, #16]
 8003c2a:	43db      	mvns	r3, r3
 8003c2c:	69ba      	ldr	r2, [r7, #24]
 8003c2e:	4013      	ands	r3, r2
 8003c30:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d003      	beq.n	8003c46 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003c3e:	69ba      	ldr	r2, [r7, #24]
 8003c40:	693b      	ldr	r3, [r7, #16]
 8003c42:	4313      	orrs	r3, r2
 8003c44:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003c46:	4a1f      	ldr	r2, [pc, #124]	@ (8003cc4 <HAL_GPIO_Init+0x354>)
 8003c48:	69bb      	ldr	r3, [r7, #24]
 8003c4a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003c4c:	4b1d      	ldr	r3, [pc, #116]	@ (8003cc4 <HAL_GPIO_Init+0x354>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c52:	693b      	ldr	r3, [r7, #16]
 8003c54:	43db      	mvns	r3, r3
 8003c56:	69ba      	ldr	r2, [r7, #24]
 8003c58:	4013      	ands	r3, r2
 8003c5a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	685b      	ldr	r3, [r3, #4]
 8003c60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d003      	beq.n	8003c70 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003c68:	69ba      	ldr	r2, [r7, #24]
 8003c6a:	693b      	ldr	r3, [r7, #16]
 8003c6c:	4313      	orrs	r3, r2
 8003c6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003c70:	4a14      	ldr	r2, [pc, #80]	@ (8003cc4 <HAL_GPIO_Init+0x354>)
 8003c72:	69bb      	ldr	r3, [r7, #24]
 8003c74:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c76:	69fb      	ldr	r3, [r7, #28]
 8003c78:	3301      	adds	r3, #1
 8003c7a:	61fb      	str	r3, [r7, #28]
 8003c7c:	69fb      	ldr	r3, [r7, #28]
 8003c7e:	2b0f      	cmp	r3, #15
 8003c80:	f67f ae84 	bls.w	800398c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003c84:	bf00      	nop
 8003c86:	bf00      	nop
 8003c88:	3724      	adds	r7, #36	@ 0x24
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c90:	4770      	bx	lr
 8003c92:	bf00      	nop
 8003c94:	40023800 	.word	0x40023800
 8003c98:	40013800 	.word	0x40013800
 8003c9c:	40020000 	.word	0x40020000
 8003ca0:	40020400 	.word	0x40020400
 8003ca4:	40020800 	.word	0x40020800
 8003ca8:	40020c00 	.word	0x40020c00
 8003cac:	40021000 	.word	0x40021000
 8003cb0:	40021400 	.word	0x40021400
 8003cb4:	40021800 	.word	0x40021800
 8003cb8:	40021c00 	.word	0x40021c00
 8003cbc:	40022000 	.word	0x40022000
 8003cc0:	40022400 	.word	0x40022400
 8003cc4:	40013c00 	.word	0x40013c00

08003cc8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003cc8:	b480      	push	{r7}
 8003cca:	b087      	sub	sp, #28
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
 8003cd0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8003cda:	2300      	movs	r3, #0
 8003cdc:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003cde:	2300      	movs	r3, #0
 8003ce0:	617b      	str	r3, [r7, #20]
 8003ce2:	e0d9      	b.n	8003e98 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003ce4:	2201      	movs	r2, #1
 8003ce6:	697b      	ldr	r3, [r7, #20]
 8003ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cec:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8003cee:	683a      	ldr	r2, [r7, #0]
 8003cf0:	693b      	ldr	r3, [r7, #16]
 8003cf2:	4013      	ands	r3, r2
 8003cf4:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8003cf6:	68fa      	ldr	r2, [r7, #12]
 8003cf8:	693b      	ldr	r3, [r7, #16]
 8003cfa:	429a      	cmp	r2, r3
 8003cfc:	f040 80c9 	bne.w	8003e92 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003d00:	4a6b      	ldr	r2, [pc, #428]	@ (8003eb0 <HAL_GPIO_DeInit+0x1e8>)
 8003d02:	697b      	ldr	r3, [r7, #20]
 8003d04:	089b      	lsrs	r3, r3, #2
 8003d06:	3302      	adds	r3, #2
 8003d08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d0c:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003d0e:	697b      	ldr	r3, [r7, #20]
 8003d10:	f003 0303 	and.w	r3, r3, #3
 8003d14:	009b      	lsls	r3, r3, #2
 8003d16:	220f      	movs	r2, #15
 8003d18:	fa02 f303 	lsl.w	r3, r2, r3
 8003d1c:	68ba      	ldr	r2, [r7, #8]
 8003d1e:	4013      	ands	r3, r2
 8003d20:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	4a63      	ldr	r2, [pc, #396]	@ (8003eb4 <HAL_GPIO_DeInit+0x1ec>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d037      	beq.n	8003d9a <HAL_GPIO_DeInit+0xd2>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	4a62      	ldr	r2, [pc, #392]	@ (8003eb8 <HAL_GPIO_DeInit+0x1f0>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d031      	beq.n	8003d96 <HAL_GPIO_DeInit+0xce>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	4a61      	ldr	r2, [pc, #388]	@ (8003ebc <HAL_GPIO_DeInit+0x1f4>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d02b      	beq.n	8003d92 <HAL_GPIO_DeInit+0xca>
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	4a60      	ldr	r2, [pc, #384]	@ (8003ec0 <HAL_GPIO_DeInit+0x1f8>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d025      	beq.n	8003d8e <HAL_GPIO_DeInit+0xc6>
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	4a5f      	ldr	r2, [pc, #380]	@ (8003ec4 <HAL_GPIO_DeInit+0x1fc>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d01f      	beq.n	8003d8a <HAL_GPIO_DeInit+0xc2>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	4a5e      	ldr	r2, [pc, #376]	@ (8003ec8 <HAL_GPIO_DeInit+0x200>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d019      	beq.n	8003d86 <HAL_GPIO_DeInit+0xbe>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	4a5d      	ldr	r2, [pc, #372]	@ (8003ecc <HAL_GPIO_DeInit+0x204>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d013      	beq.n	8003d82 <HAL_GPIO_DeInit+0xba>
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	4a5c      	ldr	r2, [pc, #368]	@ (8003ed0 <HAL_GPIO_DeInit+0x208>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d00d      	beq.n	8003d7e <HAL_GPIO_DeInit+0xb6>
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	4a5b      	ldr	r2, [pc, #364]	@ (8003ed4 <HAL_GPIO_DeInit+0x20c>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d007      	beq.n	8003d7a <HAL_GPIO_DeInit+0xb2>
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	4a5a      	ldr	r2, [pc, #360]	@ (8003ed8 <HAL_GPIO_DeInit+0x210>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d101      	bne.n	8003d76 <HAL_GPIO_DeInit+0xae>
 8003d72:	2309      	movs	r3, #9
 8003d74:	e012      	b.n	8003d9c <HAL_GPIO_DeInit+0xd4>
 8003d76:	230a      	movs	r3, #10
 8003d78:	e010      	b.n	8003d9c <HAL_GPIO_DeInit+0xd4>
 8003d7a:	2308      	movs	r3, #8
 8003d7c:	e00e      	b.n	8003d9c <HAL_GPIO_DeInit+0xd4>
 8003d7e:	2307      	movs	r3, #7
 8003d80:	e00c      	b.n	8003d9c <HAL_GPIO_DeInit+0xd4>
 8003d82:	2306      	movs	r3, #6
 8003d84:	e00a      	b.n	8003d9c <HAL_GPIO_DeInit+0xd4>
 8003d86:	2305      	movs	r3, #5
 8003d88:	e008      	b.n	8003d9c <HAL_GPIO_DeInit+0xd4>
 8003d8a:	2304      	movs	r3, #4
 8003d8c:	e006      	b.n	8003d9c <HAL_GPIO_DeInit+0xd4>
 8003d8e:	2303      	movs	r3, #3
 8003d90:	e004      	b.n	8003d9c <HAL_GPIO_DeInit+0xd4>
 8003d92:	2302      	movs	r3, #2
 8003d94:	e002      	b.n	8003d9c <HAL_GPIO_DeInit+0xd4>
 8003d96:	2301      	movs	r3, #1
 8003d98:	e000      	b.n	8003d9c <HAL_GPIO_DeInit+0xd4>
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	697a      	ldr	r2, [r7, #20]
 8003d9e:	f002 0203 	and.w	r2, r2, #3
 8003da2:	0092      	lsls	r2, r2, #2
 8003da4:	4093      	lsls	r3, r2
 8003da6:	68ba      	ldr	r2, [r7, #8]
 8003da8:	429a      	cmp	r2, r3
 8003daa:	d132      	bne.n	8003e12 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003dac:	4b4b      	ldr	r3, [pc, #300]	@ (8003edc <HAL_GPIO_DeInit+0x214>)
 8003dae:	681a      	ldr	r2, [r3, #0]
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	43db      	mvns	r3, r3
 8003db4:	4949      	ldr	r1, [pc, #292]	@ (8003edc <HAL_GPIO_DeInit+0x214>)
 8003db6:	4013      	ands	r3, r2
 8003db8:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8003dba:	4b48      	ldr	r3, [pc, #288]	@ (8003edc <HAL_GPIO_DeInit+0x214>)
 8003dbc:	685a      	ldr	r2, [r3, #4]
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	43db      	mvns	r3, r3
 8003dc2:	4946      	ldr	r1, [pc, #280]	@ (8003edc <HAL_GPIO_DeInit+0x214>)
 8003dc4:	4013      	ands	r3, r2
 8003dc6:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003dc8:	4b44      	ldr	r3, [pc, #272]	@ (8003edc <HAL_GPIO_DeInit+0x214>)
 8003dca:	68da      	ldr	r2, [r3, #12]
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	43db      	mvns	r3, r3
 8003dd0:	4942      	ldr	r1, [pc, #264]	@ (8003edc <HAL_GPIO_DeInit+0x214>)
 8003dd2:	4013      	ands	r3, r2
 8003dd4:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8003dd6:	4b41      	ldr	r3, [pc, #260]	@ (8003edc <HAL_GPIO_DeInit+0x214>)
 8003dd8:	689a      	ldr	r2, [r3, #8]
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	43db      	mvns	r3, r3
 8003dde:	493f      	ldr	r1, [pc, #252]	@ (8003edc <HAL_GPIO_DeInit+0x214>)
 8003de0:	4013      	ands	r3, r2
 8003de2:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8003de4:	697b      	ldr	r3, [r7, #20]
 8003de6:	f003 0303 	and.w	r3, r3, #3
 8003dea:	009b      	lsls	r3, r3, #2
 8003dec:	220f      	movs	r2, #15
 8003dee:	fa02 f303 	lsl.w	r3, r2, r3
 8003df2:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003df4:	4a2e      	ldr	r2, [pc, #184]	@ (8003eb0 <HAL_GPIO_DeInit+0x1e8>)
 8003df6:	697b      	ldr	r3, [r7, #20]
 8003df8:	089b      	lsrs	r3, r3, #2
 8003dfa:	3302      	adds	r3, #2
 8003dfc:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003e00:	68bb      	ldr	r3, [r7, #8]
 8003e02:	43da      	mvns	r2, r3
 8003e04:	482a      	ldr	r0, [pc, #168]	@ (8003eb0 <HAL_GPIO_DeInit+0x1e8>)
 8003e06:	697b      	ldr	r3, [r7, #20]
 8003e08:	089b      	lsrs	r3, r3, #2
 8003e0a:	400a      	ands	r2, r1
 8003e0c:	3302      	adds	r3, #2
 8003e0e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681a      	ldr	r2, [r3, #0]
 8003e16:	697b      	ldr	r3, [r7, #20]
 8003e18:	005b      	lsls	r3, r3, #1
 8003e1a:	2103      	movs	r1, #3
 8003e1c:	fa01 f303 	lsl.w	r3, r1, r3
 8003e20:	43db      	mvns	r3, r3
 8003e22:	401a      	ands	r2, r3
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003e28:	697b      	ldr	r3, [r7, #20]
 8003e2a:	08da      	lsrs	r2, r3, #3
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	3208      	adds	r2, #8
 8003e30:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003e34:	697b      	ldr	r3, [r7, #20]
 8003e36:	f003 0307 	and.w	r3, r3, #7
 8003e3a:	009b      	lsls	r3, r3, #2
 8003e3c:	220f      	movs	r2, #15
 8003e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e42:	43db      	mvns	r3, r3
 8003e44:	697a      	ldr	r2, [r7, #20]
 8003e46:	08d2      	lsrs	r2, r2, #3
 8003e48:	4019      	ands	r1, r3
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	3208      	adds	r2, #8
 8003e4e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	68da      	ldr	r2, [r3, #12]
 8003e56:	697b      	ldr	r3, [r7, #20]
 8003e58:	005b      	lsls	r3, r3, #1
 8003e5a:	2103      	movs	r1, #3
 8003e5c:	fa01 f303 	lsl.w	r3, r1, r3
 8003e60:	43db      	mvns	r3, r3
 8003e62:	401a      	ands	r2, r3
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	685a      	ldr	r2, [r3, #4]
 8003e6c:	2101      	movs	r1, #1
 8003e6e:	697b      	ldr	r3, [r7, #20]
 8003e70:	fa01 f303 	lsl.w	r3, r1, r3
 8003e74:	43db      	mvns	r3, r3
 8003e76:	401a      	ands	r2, r3
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	689a      	ldr	r2, [r3, #8]
 8003e80:	697b      	ldr	r3, [r7, #20]
 8003e82:	005b      	lsls	r3, r3, #1
 8003e84:	2103      	movs	r1, #3
 8003e86:	fa01 f303 	lsl.w	r3, r1, r3
 8003e8a:	43db      	mvns	r3, r3
 8003e8c:	401a      	ands	r2, r3
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e92:	697b      	ldr	r3, [r7, #20]
 8003e94:	3301      	adds	r3, #1
 8003e96:	617b      	str	r3, [r7, #20]
 8003e98:	697b      	ldr	r3, [r7, #20]
 8003e9a:	2b0f      	cmp	r3, #15
 8003e9c:	f67f af22 	bls.w	8003ce4 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8003ea0:	bf00      	nop
 8003ea2:	bf00      	nop
 8003ea4:	371c      	adds	r7, #28
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eac:	4770      	bx	lr
 8003eae:	bf00      	nop
 8003eb0:	40013800 	.word	0x40013800
 8003eb4:	40020000 	.word	0x40020000
 8003eb8:	40020400 	.word	0x40020400
 8003ebc:	40020800 	.word	0x40020800
 8003ec0:	40020c00 	.word	0x40020c00
 8003ec4:	40021000 	.word	0x40021000
 8003ec8:	40021400 	.word	0x40021400
 8003ecc:	40021800 	.word	0x40021800
 8003ed0:	40021c00 	.word	0x40021c00
 8003ed4:	40022000 	.word	0x40022000
 8003ed8:	40022400 	.word	0x40022400
 8003edc:	40013c00 	.word	0x40013c00

08003ee0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	b083      	sub	sp, #12
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
 8003ee8:	460b      	mov	r3, r1
 8003eea:	807b      	strh	r3, [r7, #2]
 8003eec:	4613      	mov	r3, r2
 8003eee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003ef0:	787b      	ldrb	r3, [r7, #1]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d003      	beq.n	8003efe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003ef6:	887a      	ldrh	r2, [r7, #2]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003efc:	e003      	b.n	8003f06 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003efe:	887b      	ldrh	r3, [r7, #2]
 8003f00:	041a      	lsls	r2, r3, #16
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	619a      	str	r2, [r3, #24]
}
 8003f06:	bf00      	nop
 8003f08:	370c      	adds	r7, #12
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f10:	4770      	bx	lr
	...

08003f14 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b082      	sub	sp, #8
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	4603      	mov	r3, r0
 8003f1c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003f1e:	4b08      	ldr	r3, [pc, #32]	@ (8003f40 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003f20:	695a      	ldr	r2, [r3, #20]
 8003f22:	88fb      	ldrh	r3, [r7, #6]
 8003f24:	4013      	ands	r3, r2
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d006      	beq.n	8003f38 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003f2a:	4a05      	ldr	r2, [pc, #20]	@ (8003f40 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003f2c:	88fb      	ldrh	r3, [r7, #6]
 8003f2e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003f30:	88fb      	ldrh	r3, [r7, #6]
 8003f32:	4618      	mov	r0, r3
 8003f34:	f7fc ff46 	bl	8000dc4 <HAL_GPIO_EXTI_Callback>
  }
}
 8003f38:	bf00      	nop
 8003f3a:	3708      	adds	r7, #8
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	bd80      	pop	{r7, pc}
 8003f40:	40013c00 	.word	0x40013c00

08003f44 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b084      	sub	sp, #16
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d101      	bne.n	8003f56 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003f52:	2301      	movs	r3, #1
 8003f54:	e12b      	b.n	80041ae <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f5c:	b2db      	uxtb	r3, r3
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d106      	bne.n	8003f70 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2200      	movs	r2, #0
 8003f66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003f6a:	6878      	ldr	r0, [r7, #4]
 8003f6c:	f7fd f8bc 	bl	80010e8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2224      	movs	r2, #36	@ 0x24
 8003f74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	681a      	ldr	r2, [r3, #0]
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f022 0201 	bic.w	r2, r2, #1
 8003f86:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	681a      	ldr	r2, [r3, #0]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003f96:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	681a      	ldr	r2, [r3, #0]
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003fa6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003fa8:	f001 f8f2 	bl	8005190 <HAL_RCC_GetPCLK1Freq>
 8003fac:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	685b      	ldr	r3, [r3, #4]
 8003fb2:	4a81      	ldr	r2, [pc, #516]	@ (80041b8 <HAL_I2C_Init+0x274>)
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	d807      	bhi.n	8003fc8 <HAL_I2C_Init+0x84>
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	4a80      	ldr	r2, [pc, #512]	@ (80041bc <HAL_I2C_Init+0x278>)
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	bf94      	ite	ls
 8003fc0:	2301      	movls	r3, #1
 8003fc2:	2300      	movhi	r3, #0
 8003fc4:	b2db      	uxtb	r3, r3
 8003fc6:	e006      	b.n	8003fd6 <HAL_I2C_Init+0x92>
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	4a7d      	ldr	r2, [pc, #500]	@ (80041c0 <HAL_I2C_Init+0x27c>)
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	bf94      	ite	ls
 8003fd0:	2301      	movls	r3, #1
 8003fd2:	2300      	movhi	r3, #0
 8003fd4:	b2db      	uxtb	r3, r3
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d001      	beq.n	8003fde <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003fda:	2301      	movs	r3, #1
 8003fdc:	e0e7      	b.n	80041ae <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	4a78      	ldr	r2, [pc, #480]	@ (80041c4 <HAL_I2C_Init+0x280>)
 8003fe2:	fba2 2303 	umull	r2, r3, r2, r3
 8003fe6:	0c9b      	lsrs	r3, r3, #18
 8003fe8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	685b      	ldr	r3, [r3, #4]
 8003ff0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	68ba      	ldr	r2, [r7, #8]
 8003ffa:	430a      	orrs	r2, r1
 8003ffc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	6a1b      	ldr	r3, [r3, #32]
 8004004:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	685b      	ldr	r3, [r3, #4]
 800400c:	4a6a      	ldr	r2, [pc, #424]	@ (80041b8 <HAL_I2C_Init+0x274>)
 800400e:	4293      	cmp	r3, r2
 8004010:	d802      	bhi.n	8004018 <HAL_I2C_Init+0xd4>
 8004012:	68bb      	ldr	r3, [r7, #8]
 8004014:	3301      	adds	r3, #1
 8004016:	e009      	b.n	800402c <HAL_I2C_Init+0xe8>
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800401e:	fb02 f303 	mul.w	r3, r2, r3
 8004022:	4a69      	ldr	r2, [pc, #420]	@ (80041c8 <HAL_I2C_Init+0x284>)
 8004024:	fba2 2303 	umull	r2, r3, r2, r3
 8004028:	099b      	lsrs	r3, r3, #6
 800402a:	3301      	adds	r3, #1
 800402c:	687a      	ldr	r2, [r7, #4]
 800402e:	6812      	ldr	r2, [r2, #0]
 8004030:	430b      	orrs	r3, r1
 8004032:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	69db      	ldr	r3, [r3, #28]
 800403a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800403e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	495c      	ldr	r1, [pc, #368]	@ (80041b8 <HAL_I2C_Init+0x274>)
 8004048:	428b      	cmp	r3, r1
 800404a:	d819      	bhi.n	8004080 <HAL_I2C_Init+0x13c>
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	1e59      	subs	r1, r3, #1
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	685b      	ldr	r3, [r3, #4]
 8004054:	005b      	lsls	r3, r3, #1
 8004056:	fbb1 f3f3 	udiv	r3, r1, r3
 800405a:	1c59      	adds	r1, r3, #1
 800405c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004060:	400b      	ands	r3, r1
 8004062:	2b00      	cmp	r3, #0
 8004064:	d00a      	beq.n	800407c <HAL_I2C_Init+0x138>
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	1e59      	subs	r1, r3, #1
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	685b      	ldr	r3, [r3, #4]
 800406e:	005b      	lsls	r3, r3, #1
 8004070:	fbb1 f3f3 	udiv	r3, r1, r3
 8004074:	3301      	adds	r3, #1
 8004076:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800407a:	e051      	b.n	8004120 <HAL_I2C_Init+0x1dc>
 800407c:	2304      	movs	r3, #4
 800407e:	e04f      	b.n	8004120 <HAL_I2C_Init+0x1dc>
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	689b      	ldr	r3, [r3, #8]
 8004084:	2b00      	cmp	r3, #0
 8004086:	d111      	bne.n	80040ac <HAL_I2C_Init+0x168>
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	1e58      	subs	r0, r3, #1
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6859      	ldr	r1, [r3, #4]
 8004090:	460b      	mov	r3, r1
 8004092:	005b      	lsls	r3, r3, #1
 8004094:	440b      	add	r3, r1
 8004096:	fbb0 f3f3 	udiv	r3, r0, r3
 800409a:	3301      	adds	r3, #1
 800409c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	bf0c      	ite	eq
 80040a4:	2301      	moveq	r3, #1
 80040a6:	2300      	movne	r3, #0
 80040a8:	b2db      	uxtb	r3, r3
 80040aa:	e012      	b.n	80040d2 <HAL_I2C_Init+0x18e>
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	1e58      	subs	r0, r3, #1
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6859      	ldr	r1, [r3, #4]
 80040b4:	460b      	mov	r3, r1
 80040b6:	009b      	lsls	r3, r3, #2
 80040b8:	440b      	add	r3, r1
 80040ba:	0099      	lsls	r1, r3, #2
 80040bc:	440b      	add	r3, r1
 80040be:	fbb0 f3f3 	udiv	r3, r0, r3
 80040c2:	3301      	adds	r3, #1
 80040c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	bf0c      	ite	eq
 80040cc:	2301      	moveq	r3, #1
 80040ce:	2300      	movne	r3, #0
 80040d0:	b2db      	uxtb	r3, r3
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d001      	beq.n	80040da <HAL_I2C_Init+0x196>
 80040d6:	2301      	movs	r3, #1
 80040d8:	e022      	b.n	8004120 <HAL_I2C_Init+0x1dc>
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	689b      	ldr	r3, [r3, #8]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d10e      	bne.n	8004100 <HAL_I2C_Init+0x1bc>
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	1e58      	subs	r0, r3, #1
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6859      	ldr	r1, [r3, #4]
 80040ea:	460b      	mov	r3, r1
 80040ec:	005b      	lsls	r3, r3, #1
 80040ee:	440b      	add	r3, r1
 80040f0:	fbb0 f3f3 	udiv	r3, r0, r3
 80040f4:	3301      	adds	r3, #1
 80040f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80040fe:	e00f      	b.n	8004120 <HAL_I2C_Init+0x1dc>
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	1e58      	subs	r0, r3, #1
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6859      	ldr	r1, [r3, #4]
 8004108:	460b      	mov	r3, r1
 800410a:	009b      	lsls	r3, r3, #2
 800410c:	440b      	add	r3, r1
 800410e:	0099      	lsls	r1, r3, #2
 8004110:	440b      	add	r3, r1
 8004112:	fbb0 f3f3 	udiv	r3, r0, r3
 8004116:	3301      	adds	r3, #1
 8004118:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800411c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004120:	6879      	ldr	r1, [r7, #4]
 8004122:	6809      	ldr	r1, [r1, #0]
 8004124:	4313      	orrs	r3, r2
 8004126:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	69da      	ldr	r2, [r3, #28]
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6a1b      	ldr	r3, [r3, #32]
 800413a:	431a      	orrs	r2, r3
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	430a      	orrs	r2, r1
 8004142:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	689b      	ldr	r3, [r3, #8]
 800414a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800414e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004152:	687a      	ldr	r2, [r7, #4]
 8004154:	6911      	ldr	r1, [r2, #16]
 8004156:	687a      	ldr	r2, [r7, #4]
 8004158:	68d2      	ldr	r2, [r2, #12]
 800415a:	4311      	orrs	r1, r2
 800415c:	687a      	ldr	r2, [r7, #4]
 800415e:	6812      	ldr	r2, [r2, #0]
 8004160:	430b      	orrs	r3, r1
 8004162:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	68db      	ldr	r3, [r3, #12]
 800416a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	695a      	ldr	r2, [r3, #20]
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	699b      	ldr	r3, [r3, #24]
 8004176:	431a      	orrs	r2, r3
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	430a      	orrs	r2, r1
 800417e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	681a      	ldr	r2, [r3, #0]
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f042 0201 	orr.w	r2, r2, #1
 800418e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2200      	movs	r2, #0
 8004194:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2220      	movs	r2, #32
 800419a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2200      	movs	r2, #0
 80041a2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2200      	movs	r2, #0
 80041a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80041ac:	2300      	movs	r3, #0
}
 80041ae:	4618      	mov	r0, r3
 80041b0:	3710      	adds	r7, #16
 80041b2:	46bd      	mov	sp, r7
 80041b4:	bd80      	pop	{r7, pc}
 80041b6:	bf00      	nop
 80041b8:	000186a0 	.word	0x000186a0
 80041bc:	001e847f 	.word	0x001e847f
 80041c0:	003d08ff 	.word	0x003d08ff
 80041c4:	431bde83 	.word	0x431bde83
 80041c8:	10624dd3 	.word	0x10624dd3

080041cc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80041cc:	b480      	push	{r7}
 80041ce:	b083      	sub	sp, #12
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
 80041d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041dc:	b2db      	uxtb	r3, r3
 80041de:	2b20      	cmp	r3, #32
 80041e0:	d129      	bne.n	8004236 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2224      	movs	r2, #36	@ 0x24
 80041e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	681a      	ldr	r2, [r3, #0]
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f022 0201 	bic.w	r2, r2, #1
 80041f8:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f022 0210 	bic.w	r2, r2, #16
 8004208:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	683a      	ldr	r2, [r7, #0]
 8004216:	430a      	orrs	r2, r1
 8004218:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	681a      	ldr	r2, [r3, #0]
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f042 0201 	orr.w	r2, r2, #1
 8004228:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2220      	movs	r2, #32
 800422e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8004232:	2300      	movs	r3, #0
 8004234:	e000      	b.n	8004238 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8004236:	2302      	movs	r3, #2
  }
}
 8004238:	4618      	mov	r0, r3
 800423a:	370c      	adds	r7, #12
 800423c:	46bd      	mov	sp, r7
 800423e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004242:	4770      	bx	lr

08004244 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004244:	b480      	push	{r7}
 8004246:	b085      	sub	sp, #20
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
 800424c:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 800424e:	2300      	movs	r3, #0
 8004250:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004258:	b2db      	uxtb	r3, r3
 800425a:	2b20      	cmp	r3, #32
 800425c:	d12a      	bne.n	80042b4 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2224      	movs	r2, #36	@ 0x24
 8004262:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	681a      	ldr	r2, [r3, #0]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f022 0201 	bic.w	r2, r2, #1
 8004274:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800427c:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 800427e:	89fb      	ldrh	r3, [r7, #14]
 8004280:	f023 030f 	bic.w	r3, r3, #15
 8004284:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	b29a      	uxth	r2, r3
 800428a:	89fb      	ldrh	r3, [r7, #14]
 800428c:	4313      	orrs	r3, r2
 800428e:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	89fa      	ldrh	r2, [r7, #14]
 8004296:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	681a      	ldr	r2, [r3, #0]
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f042 0201 	orr.w	r2, r2, #1
 80042a6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2220      	movs	r2, #32
 80042ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 80042b0:	2300      	movs	r3, #0
 80042b2:	e000      	b.n	80042b6 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 80042b4:	2302      	movs	r3, #2
  }
}
 80042b6:	4618      	mov	r0, r3
 80042b8:	3714      	adds	r7, #20
 80042ba:	46bd      	mov	sp, r7
 80042bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c0:	4770      	bx	lr

080042c2 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 80042c2:	b580      	push	{r7, lr}
 80042c4:	b084      	sub	sp, #16
 80042c6:	af00      	add	r7, sp, #0
 80042c8:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d101      	bne.n	80042d4 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 80042d0:	2301      	movs	r3, #1
 80042d2:	e08f      	b.n	80043f4 <HAL_LTDC_Init+0x132>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 80042da:	b2db      	uxtb	r3, r3
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d106      	bne.n	80042ee <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2200      	movs	r2, #0
 80042e4:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 80042e8:	6878      	ldr	r0, [r7, #4]
 80042ea:	f7fc ff67 	bl	80011bc <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2202      	movs	r2, #2
 80042f2:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	699a      	ldr	r2, [r3, #24]
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8004304:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	6999      	ldr	r1, [r3, #24]
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	685a      	ldr	r2, [r3, #4]
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	689b      	ldr	r3, [r3, #8]
 8004314:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800431a:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	691b      	ldr	r3, [r3, #16]
 8004320:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	430a      	orrs	r2, r1
 8004328:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  tmp = (hltdc->Init.HorizontalSync << 16U);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	695b      	ldr	r3, [r3, #20]
 800432e:	041b      	lsls	r3, r3, #16
 8004330:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->SSCR, (tmp | hltdc->Init.VerticalSync));
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6999      	ldr	r1, [r3, #24]
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	68fa      	ldr	r2, [r7, #12]
 800433c:	430a      	orrs	r2, r1
 800433e:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	69db      	ldr	r3, [r3, #28]
 8004344:	041b      	lsls	r3, r3, #16
 8004346:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->BPCR, (tmp | hltdc->Init.AccumulatedVBP));
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6a19      	ldr	r1, [r3, #32]
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	68fa      	ldr	r2, [r7, #12]
 8004352:	430a      	orrs	r2, r1
 8004354:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800435a:	041b      	lsls	r3, r3, #16
 800435c:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->AWCR, (tmp | hltdc->Init.AccumulatedActiveH));
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	68fa      	ldr	r2, [r7, #12]
 8004368:	430a      	orrs	r2, r1
 800436a:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  tmp = (hltdc->Init.TotalWidth << 16U);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004370:	041b      	lsls	r3, r3, #16
 8004372:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->TWCR, (tmp | hltdc->Init.TotalHeigh));
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	68fa      	ldr	r2, [r7, #12]
 800437e:	430a      	orrs	r2, r1
 8004380:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004388:	021b      	lsls	r3, r3, #8
 800438a:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8004392:	041b      	lsls	r3, r3, #16
 8004394:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 80043a4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80043ac:	68ba      	ldr	r2, [r7, #8]
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	4313      	orrs	r3, r2
 80043b2:	687a      	ldr	r2, [r7, #4]
 80043b4:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 80043b8:	431a      	orrs	r2, r3
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	430a      	orrs	r2, r1
 80043c0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f042 0206 	orr.w	r2, r2, #6
 80043d0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	699a      	ldr	r2, [r3, #24]
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f042 0201 	orr.w	r2, r2, #1
 80043e0:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	2200      	movs	r2, #0
 80043e6:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2201      	movs	r2, #1
 80043ee:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 80043f2:	2300      	movs	r3, #0
}
 80043f4:	4618      	mov	r0, r3
 80043f6:	3710      	adds	r7, #16
 80043f8:	46bd      	mov	sp, r7
 80043fa:	bd80      	pop	{r7, pc}

080043fc <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80043fc:	b5b0      	push	{r4, r5, r7, lr}
 80043fe:	b084      	sub	sp, #16
 8004400:	af00      	add	r7, sp, #0
 8004402:	60f8      	str	r0, [r7, #12]
 8004404:	60b9      	str	r1, [r7, #8]
 8004406:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 800440e:	2b01      	cmp	r3, #1
 8004410:	d101      	bne.n	8004416 <HAL_LTDC_ConfigLayer+0x1a>
 8004412:	2302      	movs	r3, #2
 8004414:	e02c      	b.n	8004470 <HAL_LTDC_ConfigLayer+0x74>
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	2201      	movs	r2, #1
 800441a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	2202      	movs	r2, #2
 8004422:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8004426:	68fa      	ldr	r2, [r7, #12]
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2134      	movs	r1, #52	@ 0x34
 800442c:	fb01 f303 	mul.w	r3, r1, r3
 8004430:	4413      	add	r3, r2
 8004432:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8004436:	68bb      	ldr	r3, [r7, #8]
 8004438:	4614      	mov	r4, r2
 800443a:	461d      	mov	r5, r3
 800443c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800443e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004440:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004442:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004444:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004446:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004448:	682b      	ldr	r3, [r5, #0]
 800444a:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 800444c:	687a      	ldr	r2, [r7, #4]
 800444e:	68b9      	ldr	r1, [r7, #8]
 8004450:	68f8      	ldr	r0, [r7, #12]
 8004452:	f000 f8b9 	bl	80045c8 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	2201      	movs	r2, #1
 800445c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	2201      	movs	r2, #1
 8004462:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	2200      	movs	r2, #0
 800446a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 800446e:	2300      	movs	r3, #0
}
 8004470:	4618      	mov	r0, r3
 8004472:	3710      	adds	r7, #16
 8004474:	46bd      	mov	sp, r7
 8004476:	bdb0      	pop	{r4, r5, r7, pc}

08004478 <HAL_LTDC_ConfigColorKeying>:
  *                   This parameter can be one of the following values:
  *                   LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigColorKeying(LTDC_HandleTypeDef *hltdc, uint32_t RGBValue, uint32_t LayerIdx)
{
 8004478:	b480      	push	{r7}
 800447a:	b085      	sub	sp, #20
 800447c:	af00      	add	r7, sp, #0
 800447e:	60f8      	str	r0, [r7, #12]
 8004480:	60b9      	str	r1, [r7, #8]
 8004482:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 800448a:	2b01      	cmp	r3, #1
 800448c:	d101      	bne.n	8004492 <HAL_LTDC_ConfigColorKeying+0x1a>
 800448e:	2302      	movs	r3, #2
 8004490:	e030      	b.n	80044f4 <HAL_LTDC_ConfigColorKeying+0x7c>
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	2201      	movs	r2, #1
 8004496:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	2202      	movs	r2, #2
 800449e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the default color values */
  LTDC_LAYER(hltdc, LayerIdx)->CKCR &=  ~(LTDC_LxCKCR_CKBLUE | LTDC_LxCKCR_CKGREEN | LTDC_LxCKCR_CKRED);
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	461a      	mov	r2, r3
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	01db      	lsls	r3, r3, #7
 80044ac:	4413      	add	r3, r2
 80044ae:	3384      	adds	r3, #132	@ 0x84
 80044b0:	68db      	ldr	r3, [r3, #12]
 80044b2:	68fa      	ldr	r2, [r7, #12]
 80044b4:	6812      	ldr	r2, [r2, #0]
 80044b6:	4611      	mov	r1, r2
 80044b8:	687a      	ldr	r2, [r7, #4]
 80044ba:	01d2      	lsls	r2, r2, #7
 80044bc:	440a      	add	r2, r1
 80044be:	3284      	adds	r2, #132	@ 0x84
 80044c0:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 80044c4:	60d3      	str	r3, [r2, #12]
  LTDC_LAYER(hltdc, LayerIdx)->CKCR  = RGBValue;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	461a      	mov	r2, r3
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	01db      	lsls	r3, r3, #7
 80044d0:	4413      	add	r3, r2
 80044d2:	3384      	adds	r3, #132	@ 0x84
 80044d4:	461a      	mov	r2, r3
 80044d6:	68bb      	ldr	r3, [r7, #8]
 80044d8:	60d3      	str	r3, [r2, #12]

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	2201      	movs	r2, #1
 80044e0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	2201      	movs	r2, #1
 80044e6:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	2200      	movs	r2, #0
 80044ee:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 80044f2:	2300      	movs	r3, #0
}
 80044f4:	4618      	mov	r0, r3
 80044f6:	3714      	adds	r7, #20
 80044f8:	46bd      	mov	sp, r7
 80044fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fe:	4770      	bx	lr

08004500 <HAL_LTDC_EnableColorKeying>:
  *                   This parameter can be one of the following values:
  *                   LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_EnableColorKeying(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)
{
 8004500:	b480      	push	{r7}
 8004502:	b083      	sub	sp, #12
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
 8004508:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Process locked */
  __HAL_LOCK(hltdc);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8004510:	2b01      	cmp	r3, #1
 8004512:	d101      	bne.n	8004518 <HAL_LTDC_EnableColorKeying+0x18>
 8004514:	2302      	movs	r3, #2
 8004516:	e026      	b.n	8004566 <HAL_LTDC_EnableColorKeying+0x66>
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2201      	movs	r2, #1
 800451c:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2202      	movs	r2, #2
 8004524:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Enable LTDC color keying by setting COLKEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_COLKEN;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	461a      	mov	r2, r3
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	01db      	lsls	r3, r3, #7
 8004532:	4413      	add	r3, r2
 8004534:	3384      	adds	r3, #132	@ 0x84
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	687a      	ldr	r2, [r7, #4]
 800453a:	6812      	ldr	r2, [r2, #0]
 800453c:	4611      	mov	r1, r2
 800453e:	683a      	ldr	r2, [r7, #0]
 8004540:	01d2      	lsls	r2, r2, #7
 8004542:	440a      	add	r2, r1
 8004544:	3284      	adds	r2, #132	@ 0x84
 8004546:	f043 0302 	orr.w	r3, r3, #2
 800454a:	6013      	str	r3, [r2, #0]

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	2201      	movs	r2, #1
 8004552:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2201      	movs	r2, #1
 8004558:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2200      	movs	r2, #0
 8004560:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8004564:	2300      	movs	r3, #0
}
 8004566:	4618      	mov	r0, r3
 8004568:	370c      	adds	r7, #12
 800456a:	46bd      	mov	sp, r7
 800456c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004570:	4770      	bx	lr
	...

08004574 <HAL_LTDC_EnableDither>:
  *                the configuration information for the LTDC.
  * @retval  HAL status
  */

HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc)
{
 8004574:	b480      	push	{r7}
 8004576:	b083      	sub	sp, #12
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8004582:	2b01      	cmp	r3, #1
 8004584:	d101      	bne.n	800458a <HAL_LTDC_EnableDither+0x16>
 8004586:	2302      	movs	r3, #2
 8004588:	e016      	b.n	80045b8 <HAL_LTDC_EnableDither+0x44>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2201      	movs	r2, #1
 800458e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2202      	movs	r2, #2
 8004596:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Enable Dither by setting DTEN bit */
  LTDC->GCR |= (uint32_t)LTDC_GCR_DEN;
 800459a:	4b0a      	ldr	r3, [pc, #40]	@ (80045c4 <HAL_LTDC_EnableDither+0x50>)
 800459c:	699b      	ldr	r3, [r3, #24]
 800459e:	4a09      	ldr	r2, [pc, #36]	@ (80045c4 <HAL_LTDC_EnableDither+0x50>)
 80045a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045a4:	6193      	str	r3, [r2, #24]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2201      	movs	r2, #1
 80045aa:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2200      	movs	r2, #0
 80045b2:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 80045b6:	2300      	movs	r3, #0
}
 80045b8:	4618      	mov	r0, r3
 80045ba:	370c      	adds	r7, #12
 80045bc:	46bd      	mov	sp, r7
 80045be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c2:	4770      	bx	lr
 80045c4:	40016800 	.word	0x40016800

080045c8 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80045c8:	b480      	push	{r7}
 80045ca:	b089      	sub	sp, #36	@ 0x24
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	60f8      	str	r0, [r7, #12]
 80045d0:	60b9      	str	r1, [r7, #8]
 80045d2:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80045d4:	68bb      	ldr	r3, [r7, #8]
 80045d6:	685a      	ldr	r2, [r3, #4]
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	68db      	ldr	r3, [r3, #12]
 80045de:	0c1b      	lsrs	r3, r3, #16
 80045e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045e4:	4413      	add	r3, r2
 80045e6:	041b      	lsls	r3, r3, #16
 80045e8:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	461a      	mov	r2, r3
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	01db      	lsls	r3, r3, #7
 80045f4:	4413      	add	r3, r2
 80045f6:	3384      	adds	r3, #132	@ 0x84
 80045f8:	685b      	ldr	r3, [r3, #4]
 80045fa:	68fa      	ldr	r2, [r7, #12]
 80045fc:	6812      	ldr	r2, [r2, #0]
 80045fe:	4611      	mov	r1, r2
 8004600:	687a      	ldr	r2, [r7, #4]
 8004602:	01d2      	lsls	r2, r2, #7
 8004604:	440a      	add	r2, r1
 8004606:	3284      	adds	r2, #132	@ 0x84
 8004608:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800460c:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	68db      	ldr	r3, [r3, #12]
 8004618:	0c1b      	lsrs	r3, r3, #16
 800461a:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800461e:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004620:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	4619      	mov	r1, r3
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	01db      	lsls	r3, r3, #7
 800462c:	440b      	add	r3, r1
 800462e:	3384      	adds	r3, #132	@ 0x84
 8004630:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004632:	69fb      	ldr	r3, [r7, #28]
 8004634:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004636:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8004638:	68bb      	ldr	r3, [r7, #8]
 800463a:	68da      	ldr	r2, [r3, #12]
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	68db      	ldr	r3, [r3, #12]
 8004642:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004646:	4413      	add	r3, r2
 8004648:	041b      	lsls	r3, r3, #16
 800464a:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	461a      	mov	r2, r3
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	01db      	lsls	r3, r3, #7
 8004656:	4413      	add	r3, r2
 8004658:	3384      	adds	r3, #132	@ 0x84
 800465a:	689b      	ldr	r3, [r3, #8]
 800465c:	68fa      	ldr	r2, [r7, #12]
 800465e:	6812      	ldr	r2, [r2, #0]
 8004660:	4611      	mov	r1, r2
 8004662:	687a      	ldr	r2, [r7, #4]
 8004664:	01d2      	lsls	r2, r2, #7
 8004666:	440a      	add	r2, r1
 8004668:	3284      	adds	r2, #132	@ 0x84
 800466a:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800466e:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8004670:	68bb      	ldr	r3, [r7, #8]
 8004672:	689a      	ldr	r2, [r3, #8]
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	68db      	ldr	r3, [r3, #12]
 800467a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800467e:	4413      	add	r3, r2
 8004680:	1c5a      	adds	r2, r3, #1
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	4619      	mov	r1, r3
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	01db      	lsls	r3, r3, #7
 800468c:	440b      	add	r3, r1
 800468e:	3384      	adds	r3, #132	@ 0x84
 8004690:	4619      	mov	r1, r3
 8004692:	69fb      	ldr	r3, [r7, #28]
 8004694:	4313      	orrs	r3, r2
 8004696:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	461a      	mov	r2, r3
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	01db      	lsls	r3, r3, #7
 80046a2:	4413      	add	r3, r2
 80046a4:	3384      	adds	r3, #132	@ 0x84
 80046a6:	691b      	ldr	r3, [r3, #16]
 80046a8:	68fa      	ldr	r2, [r7, #12]
 80046aa:	6812      	ldr	r2, [r2, #0]
 80046ac:	4611      	mov	r1, r2
 80046ae:	687a      	ldr	r2, [r7, #4]
 80046b0:	01d2      	lsls	r2, r2, #7
 80046b2:	440a      	add	r2, r1
 80046b4:	3284      	adds	r2, #132	@ 0x84
 80046b6:	f023 0307 	bic.w	r3, r3, #7
 80046ba:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	461a      	mov	r2, r3
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	01db      	lsls	r3, r3, #7
 80046c6:	4413      	add	r3, r2
 80046c8:	3384      	adds	r3, #132	@ 0x84
 80046ca:	461a      	mov	r2, r3
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	691b      	ldr	r3, [r3, #16]
 80046d0:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 80046d2:	68bb      	ldr	r3, [r7, #8]
 80046d4:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80046d8:	021b      	lsls	r3, r3, #8
 80046da:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 80046dc:	68bb      	ldr	r3, [r7, #8]
 80046de:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80046e2:	041b      	lsls	r3, r3, #16
 80046e4:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80046e6:	68bb      	ldr	r3, [r7, #8]
 80046e8:	699b      	ldr	r3, [r3, #24]
 80046ea:	061b      	lsls	r3, r3, #24
 80046ec:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
 80046ee:	68bb      	ldr	r3, [r7, #8]
 80046f0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80046f4:	461a      	mov	r2, r3
 80046f6:	69fb      	ldr	r3, [r7, #28]
 80046f8:	431a      	orrs	r2, r3
 80046fa:	69bb      	ldr	r3, [r7, #24]
 80046fc:	431a      	orrs	r2, r3
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	4619      	mov	r1, r3
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	01db      	lsls	r3, r3, #7
 8004708:	440b      	add	r3, r1
 800470a:	3384      	adds	r3, #132	@ 0x84
 800470c:	4619      	mov	r1, r3
 800470e:	697b      	ldr	r3, [r7, #20]
 8004710:	4313      	orrs	r3, r2
 8004712:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	461a      	mov	r2, r3
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	01db      	lsls	r3, r3, #7
 800471e:	4413      	add	r3, r2
 8004720:	3384      	adds	r3, #132	@ 0x84
 8004722:	695b      	ldr	r3, [r3, #20]
 8004724:	68fa      	ldr	r2, [r7, #12]
 8004726:	6812      	ldr	r2, [r2, #0]
 8004728:	4611      	mov	r1, r2
 800472a:	687a      	ldr	r2, [r7, #4]
 800472c:	01d2      	lsls	r2, r2, #7
 800472e:	440a      	add	r2, r1
 8004730:	3284      	adds	r2, #132	@ 0x84
 8004732:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004736:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	461a      	mov	r2, r3
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	01db      	lsls	r3, r3, #7
 8004742:	4413      	add	r3, r2
 8004744:	3384      	adds	r3, #132	@ 0x84
 8004746:	461a      	mov	r2, r3
 8004748:	68bb      	ldr	r3, [r7, #8]
 800474a:	695b      	ldr	r3, [r3, #20]
 800474c:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	461a      	mov	r2, r3
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	01db      	lsls	r3, r3, #7
 8004758:	4413      	add	r3, r2
 800475a:	3384      	adds	r3, #132	@ 0x84
 800475c:	69db      	ldr	r3, [r3, #28]
 800475e:	68fa      	ldr	r2, [r7, #12]
 8004760:	6812      	ldr	r2, [r2, #0]
 8004762:	4611      	mov	r1, r2
 8004764:	687a      	ldr	r2, [r7, #4]
 8004766:	01d2      	lsls	r2, r2, #7
 8004768:	440a      	add	r2, r1
 800476a:	3284      	adds	r2, #132	@ 0x84
 800476c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8004770:	f023 0307 	bic.w	r3, r3, #7
 8004774:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8004776:	68bb      	ldr	r3, [r7, #8]
 8004778:	69da      	ldr	r2, [r3, #28]
 800477a:	68bb      	ldr	r3, [r7, #8]
 800477c:	6a1b      	ldr	r3, [r3, #32]
 800477e:	68f9      	ldr	r1, [r7, #12]
 8004780:	6809      	ldr	r1, [r1, #0]
 8004782:	4608      	mov	r0, r1
 8004784:	6879      	ldr	r1, [r7, #4]
 8004786:	01c9      	lsls	r1, r1, #7
 8004788:	4401      	add	r1, r0
 800478a:	3184      	adds	r1, #132	@ 0x84
 800478c:	4313      	orrs	r3, r2
 800478e:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	461a      	mov	r2, r3
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	01db      	lsls	r3, r3, #7
 800479a:	4413      	add	r3, r2
 800479c:	3384      	adds	r3, #132	@ 0x84
 800479e:	461a      	mov	r2, r3
 80047a0:	68bb      	ldr	r3, [r7, #8]
 80047a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047a4:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	691b      	ldr	r3, [r3, #16]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d102      	bne.n	80047b4 <LTDC_SetConfig+0x1ec>
  {
    tmp = 4U;
 80047ae:	2304      	movs	r3, #4
 80047b0:	61fb      	str	r3, [r7, #28]
 80047b2:	e01b      	b.n	80047ec <LTDC_SetConfig+0x224>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 80047b4:	68bb      	ldr	r3, [r7, #8]
 80047b6:	691b      	ldr	r3, [r3, #16]
 80047b8:	2b01      	cmp	r3, #1
 80047ba:	d102      	bne.n	80047c2 <LTDC_SetConfig+0x1fa>
  {
    tmp = 3U;
 80047bc:	2303      	movs	r3, #3
 80047be:	61fb      	str	r3, [r7, #28]
 80047c0:	e014      	b.n	80047ec <LTDC_SetConfig+0x224>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80047c2:	68bb      	ldr	r3, [r7, #8]
 80047c4:	691b      	ldr	r3, [r3, #16]
 80047c6:	2b04      	cmp	r3, #4
 80047c8:	d00b      	beq.n	80047e2 <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80047ca:	68bb      	ldr	r3, [r7, #8]
 80047cc:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80047ce:	2b02      	cmp	r3, #2
 80047d0:	d007      	beq.n	80047e2 <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80047d2:	68bb      	ldr	r3, [r7, #8]
 80047d4:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80047d6:	2b03      	cmp	r3, #3
 80047d8:	d003      	beq.n	80047e2 <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 80047da:	68bb      	ldr	r3, [r7, #8]
 80047dc:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80047de:	2b07      	cmp	r3, #7
 80047e0:	d102      	bne.n	80047e8 <LTDC_SetConfig+0x220>
  {
    tmp = 2U;
 80047e2:	2302      	movs	r3, #2
 80047e4:	61fb      	str	r3, [r7, #28]
 80047e6:	e001      	b.n	80047ec <LTDC_SetConfig+0x224>
  }
  else
  {
    tmp = 1U;
 80047e8:	2301      	movs	r3, #1
 80047ea:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	461a      	mov	r2, r3
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	01db      	lsls	r3, r3, #7
 80047f6:	4413      	add	r3, r2
 80047f8:	3384      	adds	r3, #132	@ 0x84
 80047fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047fc:	68fa      	ldr	r2, [r7, #12]
 80047fe:	6812      	ldr	r2, [r2, #0]
 8004800:	4611      	mov	r1, r2
 8004802:	687a      	ldr	r2, [r7, #4]
 8004804:	01d2      	lsls	r2, r2, #7
 8004806:	440a      	add	r2, r1
 8004808:	3284      	adds	r2, #132	@ 0x84
 800480a:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 800480e:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8004810:	68bb      	ldr	r3, [r7, #8]
 8004812:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004814:	69fa      	ldr	r2, [r7, #28]
 8004816:	fb02 f303 	mul.w	r3, r2, r3
 800481a:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800481c:	68bb      	ldr	r3, [r7, #8]
 800481e:	6859      	ldr	r1, [r3, #4]
 8004820:	68bb      	ldr	r3, [r7, #8]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	1acb      	subs	r3, r1, r3
 8004826:	69f9      	ldr	r1, [r7, #28]
 8004828:	fb01 f303 	mul.w	r3, r1, r3
 800482c:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800482e:	68f9      	ldr	r1, [r7, #12]
 8004830:	6809      	ldr	r1, [r1, #0]
 8004832:	4608      	mov	r0, r1
 8004834:	6879      	ldr	r1, [r7, #4]
 8004836:	01c9      	lsls	r1, r1, #7
 8004838:	4401      	add	r1, r0
 800483a:	3184      	adds	r1, #132	@ 0x84
 800483c:	4313      	orrs	r3, r2
 800483e:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	461a      	mov	r2, r3
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	01db      	lsls	r3, r3, #7
 800484a:	4413      	add	r3, r2
 800484c:	3384      	adds	r3, #132	@ 0x84
 800484e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004850:	68fa      	ldr	r2, [r7, #12]
 8004852:	6812      	ldr	r2, [r2, #0]
 8004854:	4611      	mov	r1, r2
 8004856:	687a      	ldr	r2, [r7, #4]
 8004858:	01d2      	lsls	r2, r2, #7
 800485a:	440a      	add	r2, r1
 800485c:	3284      	adds	r2, #132	@ 0x84
 800485e:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8004862:	f023 0307 	bic.w	r3, r3, #7
 8004866:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	461a      	mov	r2, r3
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	01db      	lsls	r3, r3, #7
 8004872:	4413      	add	r3, r2
 8004874:	3384      	adds	r3, #132	@ 0x84
 8004876:	461a      	mov	r2, r3
 8004878:	68bb      	ldr	r3, [r7, #8]
 800487a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800487c:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	461a      	mov	r2, r3
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	01db      	lsls	r3, r3, #7
 8004888:	4413      	add	r3, r2
 800488a:	3384      	adds	r3, #132	@ 0x84
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	68fa      	ldr	r2, [r7, #12]
 8004890:	6812      	ldr	r2, [r2, #0]
 8004892:	4611      	mov	r1, r2
 8004894:	687a      	ldr	r2, [r7, #4]
 8004896:	01d2      	lsls	r2, r2, #7
 8004898:	440a      	add	r2, r1
 800489a:	3284      	adds	r2, #132	@ 0x84
 800489c:	f043 0301 	orr.w	r3, r3, #1
 80048a0:	6013      	str	r3, [r2, #0]
}
 80048a2:	bf00      	nop
 80048a4:	3724      	adds	r7, #36	@ 0x24
 80048a6:	46bd      	mov	sp, r7
 80048a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ac:	4770      	bx	lr
	...

080048b0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b086      	sub	sp, #24
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d101      	bne.n	80048c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80048be:	2301      	movs	r3, #1
 80048c0:	e267      	b.n	8004d92 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f003 0301 	and.w	r3, r3, #1
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d075      	beq.n	80049ba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80048ce:	4b88      	ldr	r3, [pc, #544]	@ (8004af0 <HAL_RCC_OscConfig+0x240>)
 80048d0:	689b      	ldr	r3, [r3, #8]
 80048d2:	f003 030c 	and.w	r3, r3, #12
 80048d6:	2b04      	cmp	r3, #4
 80048d8:	d00c      	beq.n	80048f4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80048da:	4b85      	ldr	r3, [pc, #532]	@ (8004af0 <HAL_RCC_OscConfig+0x240>)
 80048dc:	689b      	ldr	r3, [r3, #8]
 80048de:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80048e2:	2b08      	cmp	r3, #8
 80048e4:	d112      	bne.n	800490c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80048e6:	4b82      	ldr	r3, [pc, #520]	@ (8004af0 <HAL_RCC_OscConfig+0x240>)
 80048e8:	685b      	ldr	r3, [r3, #4]
 80048ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80048ee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80048f2:	d10b      	bne.n	800490c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048f4:	4b7e      	ldr	r3, [pc, #504]	@ (8004af0 <HAL_RCC_OscConfig+0x240>)
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d05b      	beq.n	80049b8 <HAL_RCC_OscConfig+0x108>
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	685b      	ldr	r3, [r3, #4]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d157      	bne.n	80049b8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004908:	2301      	movs	r3, #1
 800490a:	e242      	b.n	8004d92 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004914:	d106      	bne.n	8004924 <HAL_RCC_OscConfig+0x74>
 8004916:	4b76      	ldr	r3, [pc, #472]	@ (8004af0 <HAL_RCC_OscConfig+0x240>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	4a75      	ldr	r2, [pc, #468]	@ (8004af0 <HAL_RCC_OscConfig+0x240>)
 800491c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004920:	6013      	str	r3, [r2, #0]
 8004922:	e01d      	b.n	8004960 <HAL_RCC_OscConfig+0xb0>
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	685b      	ldr	r3, [r3, #4]
 8004928:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800492c:	d10c      	bne.n	8004948 <HAL_RCC_OscConfig+0x98>
 800492e:	4b70      	ldr	r3, [pc, #448]	@ (8004af0 <HAL_RCC_OscConfig+0x240>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	4a6f      	ldr	r2, [pc, #444]	@ (8004af0 <HAL_RCC_OscConfig+0x240>)
 8004934:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004938:	6013      	str	r3, [r2, #0]
 800493a:	4b6d      	ldr	r3, [pc, #436]	@ (8004af0 <HAL_RCC_OscConfig+0x240>)
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	4a6c      	ldr	r2, [pc, #432]	@ (8004af0 <HAL_RCC_OscConfig+0x240>)
 8004940:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004944:	6013      	str	r3, [r2, #0]
 8004946:	e00b      	b.n	8004960 <HAL_RCC_OscConfig+0xb0>
 8004948:	4b69      	ldr	r3, [pc, #420]	@ (8004af0 <HAL_RCC_OscConfig+0x240>)
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	4a68      	ldr	r2, [pc, #416]	@ (8004af0 <HAL_RCC_OscConfig+0x240>)
 800494e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004952:	6013      	str	r3, [r2, #0]
 8004954:	4b66      	ldr	r3, [pc, #408]	@ (8004af0 <HAL_RCC_OscConfig+0x240>)
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	4a65      	ldr	r2, [pc, #404]	@ (8004af0 <HAL_RCC_OscConfig+0x240>)
 800495a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800495e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	685b      	ldr	r3, [r3, #4]
 8004964:	2b00      	cmp	r3, #0
 8004966:	d013      	beq.n	8004990 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004968:	f7fe faa6 	bl	8002eb8 <HAL_GetTick>
 800496c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800496e:	e008      	b.n	8004982 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004970:	f7fe faa2 	bl	8002eb8 <HAL_GetTick>
 8004974:	4602      	mov	r2, r0
 8004976:	693b      	ldr	r3, [r7, #16]
 8004978:	1ad3      	subs	r3, r2, r3
 800497a:	2b64      	cmp	r3, #100	@ 0x64
 800497c:	d901      	bls.n	8004982 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800497e:	2303      	movs	r3, #3
 8004980:	e207      	b.n	8004d92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004982:	4b5b      	ldr	r3, [pc, #364]	@ (8004af0 <HAL_RCC_OscConfig+0x240>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800498a:	2b00      	cmp	r3, #0
 800498c:	d0f0      	beq.n	8004970 <HAL_RCC_OscConfig+0xc0>
 800498e:	e014      	b.n	80049ba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004990:	f7fe fa92 	bl	8002eb8 <HAL_GetTick>
 8004994:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004996:	e008      	b.n	80049aa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004998:	f7fe fa8e 	bl	8002eb8 <HAL_GetTick>
 800499c:	4602      	mov	r2, r0
 800499e:	693b      	ldr	r3, [r7, #16]
 80049a0:	1ad3      	subs	r3, r2, r3
 80049a2:	2b64      	cmp	r3, #100	@ 0x64
 80049a4:	d901      	bls.n	80049aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80049a6:	2303      	movs	r3, #3
 80049a8:	e1f3      	b.n	8004d92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80049aa:	4b51      	ldr	r3, [pc, #324]	@ (8004af0 <HAL_RCC_OscConfig+0x240>)
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d1f0      	bne.n	8004998 <HAL_RCC_OscConfig+0xe8>
 80049b6:	e000      	b.n	80049ba <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f003 0302 	and.w	r3, r3, #2
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d063      	beq.n	8004a8e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80049c6:	4b4a      	ldr	r3, [pc, #296]	@ (8004af0 <HAL_RCC_OscConfig+0x240>)
 80049c8:	689b      	ldr	r3, [r3, #8]
 80049ca:	f003 030c 	and.w	r3, r3, #12
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d00b      	beq.n	80049ea <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80049d2:	4b47      	ldr	r3, [pc, #284]	@ (8004af0 <HAL_RCC_OscConfig+0x240>)
 80049d4:	689b      	ldr	r3, [r3, #8]
 80049d6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80049da:	2b08      	cmp	r3, #8
 80049dc:	d11c      	bne.n	8004a18 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80049de:	4b44      	ldr	r3, [pc, #272]	@ (8004af0 <HAL_RCC_OscConfig+0x240>)
 80049e0:	685b      	ldr	r3, [r3, #4]
 80049e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d116      	bne.n	8004a18 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80049ea:	4b41      	ldr	r3, [pc, #260]	@ (8004af0 <HAL_RCC_OscConfig+0x240>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f003 0302 	and.w	r3, r3, #2
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d005      	beq.n	8004a02 <HAL_RCC_OscConfig+0x152>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	68db      	ldr	r3, [r3, #12]
 80049fa:	2b01      	cmp	r3, #1
 80049fc:	d001      	beq.n	8004a02 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80049fe:	2301      	movs	r3, #1
 8004a00:	e1c7      	b.n	8004d92 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a02:	4b3b      	ldr	r3, [pc, #236]	@ (8004af0 <HAL_RCC_OscConfig+0x240>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	691b      	ldr	r3, [r3, #16]
 8004a0e:	00db      	lsls	r3, r3, #3
 8004a10:	4937      	ldr	r1, [pc, #220]	@ (8004af0 <HAL_RCC_OscConfig+0x240>)
 8004a12:	4313      	orrs	r3, r2
 8004a14:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a16:	e03a      	b.n	8004a8e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	68db      	ldr	r3, [r3, #12]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d020      	beq.n	8004a62 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004a20:	4b34      	ldr	r3, [pc, #208]	@ (8004af4 <HAL_RCC_OscConfig+0x244>)
 8004a22:	2201      	movs	r2, #1
 8004a24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a26:	f7fe fa47 	bl	8002eb8 <HAL_GetTick>
 8004a2a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a2c:	e008      	b.n	8004a40 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a2e:	f7fe fa43 	bl	8002eb8 <HAL_GetTick>
 8004a32:	4602      	mov	r2, r0
 8004a34:	693b      	ldr	r3, [r7, #16]
 8004a36:	1ad3      	subs	r3, r2, r3
 8004a38:	2b02      	cmp	r3, #2
 8004a3a:	d901      	bls.n	8004a40 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004a3c:	2303      	movs	r3, #3
 8004a3e:	e1a8      	b.n	8004d92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a40:	4b2b      	ldr	r3, [pc, #172]	@ (8004af0 <HAL_RCC_OscConfig+0x240>)
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f003 0302 	and.w	r3, r3, #2
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d0f0      	beq.n	8004a2e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a4c:	4b28      	ldr	r3, [pc, #160]	@ (8004af0 <HAL_RCC_OscConfig+0x240>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	691b      	ldr	r3, [r3, #16]
 8004a58:	00db      	lsls	r3, r3, #3
 8004a5a:	4925      	ldr	r1, [pc, #148]	@ (8004af0 <HAL_RCC_OscConfig+0x240>)
 8004a5c:	4313      	orrs	r3, r2
 8004a5e:	600b      	str	r3, [r1, #0]
 8004a60:	e015      	b.n	8004a8e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004a62:	4b24      	ldr	r3, [pc, #144]	@ (8004af4 <HAL_RCC_OscConfig+0x244>)
 8004a64:	2200      	movs	r2, #0
 8004a66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a68:	f7fe fa26 	bl	8002eb8 <HAL_GetTick>
 8004a6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a6e:	e008      	b.n	8004a82 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a70:	f7fe fa22 	bl	8002eb8 <HAL_GetTick>
 8004a74:	4602      	mov	r2, r0
 8004a76:	693b      	ldr	r3, [r7, #16]
 8004a78:	1ad3      	subs	r3, r2, r3
 8004a7a:	2b02      	cmp	r3, #2
 8004a7c:	d901      	bls.n	8004a82 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004a7e:	2303      	movs	r3, #3
 8004a80:	e187      	b.n	8004d92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a82:	4b1b      	ldr	r3, [pc, #108]	@ (8004af0 <HAL_RCC_OscConfig+0x240>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f003 0302 	and.w	r3, r3, #2
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d1f0      	bne.n	8004a70 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f003 0308 	and.w	r3, r3, #8
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d036      	beq.n	8004b08 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	695b      	ldr	r3, [r3, #20]
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d016      	beq.n	8004ad0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004aa2:	4b15      	ldr	r3, [pc, #84]	@ (8004af8 <HAL_RCC_OscConfig+0x248>)
 8004aa4:	2201      	movs	r2, #1
 8004aa6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004aa8:	f7fe fa06 	bl	8002eb8 <HAL_GetTick>
 8004aac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004aae:	e008      	b.n	8004ac2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ab0:	f7fe fa02 	bl	8002eb8 <HAL_GetTick>
 8004ab4:	4602      	mov	r2, r0
 8004ab6:	693b      	ldr	r3, [r7, #16]
 8004ab8:	1ad3      	subs	r3, r2, r3
 8004aba:	2b02      	cmp	r3, #2
 8004abc:	d901      	bls.n	8004ac2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004abe:	2303      	movs	r3, #3
 8004ac0:	e167      	b.n	8004d92 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ac2:	4b0b      	ldr	r3, [pc, #44]	@ (8004af0 <HAL_RCC_OscConfig+0x240>)
 8004ac4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ac6:	f003 0302 	and.w	r3, r3, #2
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d0f0      	beq.n	8004ab0 <HAL_RCC_OscConfig+0x200>
 8004ace:	e01b      	b.n	8004b08 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004ad0:	4b09      	ldr	r3, [pc, #36]	@ (8004af8 <HAL_RCC_OscConfig+0x248>)
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ad6:	f7fe f9ef 	bl	8002eb8 <HAL_GetTick>
 8004ada:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004adc:	e00e      	b.n	8004afc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ade:	f7fe f9eb 	bl	8002eb8 <HAL_GetTick>
 8004ae2:	4602      	mov	r2, r0
 8004ae4:	693b      	ldr	r3, [r7, #16]
 8004ae6:	1ad3      	subs	r3, r2, r3
 8004ae8:	2b02      	cmp	r3, #2
 8004aea:	d907      	bls.n	8004afc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004aec:	2303      	movs	r3, #3
 8004aee:	e150      	b.n	8004d92 <HAL_RCC_OscConfig+0x4e2>
 8004af0:	40023800 	.word	0x40023800
 8004af4:	42470000 	.word	0x42470000
 8004af8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004afc:	4b88      	ldr	r3, [pc, #544]	@ (8004d20 <HAL_RCC_OscConfig+0x470>)
 8004afe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b00:	f003 0302 	and.w	r3, r3, #2
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d1ea      	bne.n	8004ade <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f003 0304 	and.w	r3, r3, #4
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	f000 8097 	beq.w	8004c44 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b16:	2300      	movs	r3, #0
 8004b18:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004b1a:	4b81      	ldr	r3, [pc, #516]	@ (8004d20 <HAL_RCC_OscConfig+0x470>)
 8004b1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d10f      	bne.n	8004b46 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b26:	2300      	movs	r3, #0
 8004b28:	60bb      	str	r3, [r7, #8]
 8004b2a:	4b7d      	ldr	r3, [pc, #500]	@ (8004d20 <HAL_RCC_OscConfig+0x470>)
 8004b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b2e:	4a7c      	ldr	r2, [pc, #496]	@ (8004d20 <HAL_RCC_OscConfig+0x470>)
 8004b30:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b34:	6413      	str	r3, [r2, #64]	@ 0x40
 8004b36:	4b7a      	ldr	r3, [pc, #488]	@ (8004d20 <HAL_RCC_OscConfig+0x470>)
 8004b38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b3e:	60bb      	str	r3, [r7, #8]
 8004b40:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b42:	2301      	movs	r3, #1
 8004b44:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b46:	4b77      	ldr	r3, [pc, #476]	@ (8004d24 <HAL_RCC_OscConfig+0x474>)
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d118      	bne.n	8004b84 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004b52:	4b74      	ldr	r3, [pc, #464]	@ (8004d24 <HAL_RCC_OscConfig+0x474>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4a73      	ldr	r2, [pc, #460]	@ (8004d24 <HAL_RCC_OscConfig+0x474>)
 8004b58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b5c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b5e:	f7fe f9ab 	bl	8002eb8 <HAL_GetTick>
 8004b62:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b64:	e008      	b.n	8004b78 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b66:	f7fe f9a7 	bl	8002eb8 <HAL_GetTick>
 8004b6a:	4602      	mov	r2, r0
 8004b6c:	693b      	ldr	r3, [r7, #16]
 8004b6e:	1ad3      	subs	r3, r2, r3
 8004b70:	2b02      	cmp	r3, #2
 8004b72:	d901      	bls.n	8004b78 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004b74:	2303      	movs	r3, #3
 8004b76:	e10c      	b.n	8004d92 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b78:	4b6a      	ldr	r3, [pc, #424]	@ (8004d24 <HAL_RCC_OscConfig+0x474>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d0f0      	beq.n	8004b66 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	689b      	ldr	r3, [r3, #8]
 8004b88:	2b01      	cmp	r3, #1
 8004b8a:	d106      	bne.n	8004b9a <HAL_RCC_OscConfig+0x2ea>
 8004b8c:	4b64      	ldr	r3, [pc, #400]	@ (8004d20 <HAL_RCC_OscConfig+0x470>)
 8004b8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b90:	4a63      	ldr	r2, [pc, #396]	@ (8004d20 <HAL_RCC_OscConfig+0x470>)
 8004b92:	f043 0301 	orr.w	r3, r3, #1
 8004b96:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b98:	e01c      	b.n	8004bd4 <HAL_RCC_OscConfig+0x324>
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	689b      	ldr	r3, [r3, #8]
 8004b9e:	2b05      	cmp	r3, #5
 8004ba0:	d10c      	bne.n	8004bbc <HAL_RCC_OscConfig+0x30c>
 8004ba2:	4b5f      	ldr	r3, [pc, #380]	@ (8004d20 <HAL_RCC_OscConfig+0x470>)
 8004ba4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ba6:	4a5e      	ldr	r2, [pc, #376]	@ (8004d20 <HAL_RCC_OscConfig+0x470>)
 8004ba8:	f043 0304 	orr.w	r3, r3, #4
 8004bac:	6713      	str	r3, [r2, #112]	@ 0x70
 8004bae:	4b5c      	ldr	r3, [pc, #368]	@ (8004d20 <HAL_RCC_OscConfig+0x470>)
 8004bb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bb2:	4a5b      	ldr	r2, [pc, #364]	@ (8004d20 <HAL_RCC_OscConfig+0x470>)
 8004bb4:	f043 0301 	orr.w	r3, r3, #1
 8004bb8:	6713      	str	r3, [r2, #112]	@ 0x70
 8004bba:	e00b      	b.n	8004bd4 <HAL_RCC_OscConfig+0x324>
 8004bbc:	4b58      	ldr	r3, [pc, #352]	@ (8004d20 <HAL_RCC_OscConfig+0x470>)
 8004bbe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bc0:	4a57      	ldr	r2, [pc, #348]	@ (8004d20 <HAL_RCC_OscConfig+0x470>)
 8004bc2:	f023 0301 	bic.w	r3, r3, #1
 8004bc6:	6713      	str	r3, [r2, #112]	@ 0x70
 8004bc8:	4b55      	ldr	r3, [pc, #340]	@ (8004d20 <HAL_RCC_OscConfig+0x470>)
 8004bca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bcc:	4a54      	ldr	r2, [pc, #336]	@ (8004d20 <HAL_RCC_OscConfig+0x470>)
 8004bce:	f023 0304 	bic.w	r3, r3, #4
 8004bd2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	689b      	ldr	r3, [r3, #8]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d015      	beq.n	8004c08 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bdc:	f7fe f96c 	bl	8002eb8 <HAL_GetTick>
 8004be0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004be2:	e00a      	b.n	8004bfa <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004be4:	f7fe f968 	bl	8002eb8 <HAL_GetTick>
 8004be8:	4602      	mov	r2, r0
 8004bea:	693b      	ldr	r3, [r7, #16]
 8004bec:	1ad3      	subs	r3, r2, r3
 8004bee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004bf2:	4293      	cmp	r3, r2
 8004bf4:	d901      	bls.n	8004bfa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004bf6:	2303      	movs	r3, #3
 8004bf8:	e0cb      	b.n	8004d92 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bfa:	4b49      	ldr	r3, [pc, #292]	@ (8004d20 <HAL_RCC_OscConfig+0x470>)
 8004bfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bfe:	f003 0302 	and.w	r3, r3, #2
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d0ee      	beq.n	8004be4 <HAL_RCC_OscConfig+0x334>
 8004c06:	e014      	b.n	8004c32 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c08:	f7fe f956 	bl	8002eb8 <HAL_GetTick>
 8004c0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c0e:	e00a      	b.n	8004c26 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c10:	f7fe f952 	bl	8002eb8 <HAL_GetTick>
 8004c14:	4602      	mov	r2, r0
 8004c16:	693b      	ldr	r3, [r7, #16]
 8004c18:	1ad3      	subs	r3, r2, r3
 8004c1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d901      	bls.n	8004c26 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004c22:	2303      	movs	r3, #3
 8004c24:	e0b5      	b.n	8004d92 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c26:	4b3e      	ldr	r3, [pc, #248]	@ (8004d20 <HAL_RCC_OscConfig+0x470>)
 8004c28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c2a:	f003 0302 	and.w	r3, r3, #2
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d1ee      	bne.n	8004c10 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004c32:	7dfb      	ldrb	r3, [r7, #23]
 8004c34:	2b01      	cmp	r3, #1
 8004c36:	d105      	bne.n	8004c44 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c38:	4b39      	ldr	r3, [pc, #228]	@ (8004d20 <HAL_RCC_OscConfig+0x470>)
 8004c3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c3c:	4a38      	ldr	r2, [pc, #224]	@ (8004d20 <HAL_RCC_OscConfig+0x470>)
 8004c3e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c42:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	699b      	ldr	r3, [r3, #24]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	f000 80a1 	beq.w	8004d90 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004c4e:	4b34      	ldr	r3, [pc, #208]	@ (8004d20 <HAL_RCC_OscConfig+0x470>)
 8004c50:	689b      	ldr	r3, [r3, #8]
 8004c52:	f003 030c 	and.w	r3, r3, #12
 8004c56:	2b08      	cmp	r3, #8
 8004c58:	d05c      	beq.n	8004d14 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	699b      	ldr	r3, [r3, #24]
 8004c5e:	2b02      	cmp	r3, #2
 8004c60:	d141      	bne.n	8004ce6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c62:	4b31      	ldr	r3, [pc, #196]	@ (8004d28 <HAL_RCC_OscConfig+0x478>)
 8004c64:	2200      	movs	r2, #0
 8004c66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c68:	f7fe f926 	bl	8002eb8 <HAL_GetTick>
 8004c6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c6e:	e008      	b.n	8004c82 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c70:	f7fe f922 	bl	8002eb8 <HAL_GetTick>
 8004c74:	4602      	mov	r2, r0
 8004c76:	693b      	ldr	r3, [r7, #16]
 8004c78:	1ad3      	subs	r3, r2, r3
 8004c7a:	2b02      	cmp	r3, #2
 8004c7c:	d901      	bls.n	8004c82 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004c7e:	2303      	movs	r3, #3
 8004c80:	e087      	b.n	8004d92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c82:	4b27      	ldr	r3, [pc, #156]	@ (8004d20 <HAL_RCC_OscConfig+0x470>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d1f0      	bne.n	8004c70 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	69da      	ldr	r2, [r3, #28]
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6a1b      	ldr	r3, [r3, #32]
 8004c96:	431a      	orrs	r2, r3
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c9c:	019b      	lsls	r3, r3, #6
 8004c9e:	431a      	orrs	r2, r3
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ca4:	085b      	lsrs	r3, r3, #1
 8004ca6:	3b01      	subs	r3, #1
 8004ca8:	041b      	lsls	r3, r3, #16
 8004caa:	431a      	orrs	r2, r3
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cb0:	061b      	lsls	r3, r3, #24
 8004cb2:	491b      	ldr	r1, [pc, #108]	@ (8004d20 <HAL_RCC_OscConfig+0x470>)
 8004cb4:	4313      	orrs	r3, r2
 8004cb6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004cb8:	4b1b      	ldr	r3, [pc, #108]	@ (8004d28 <HAL_RCC_OscConfig+0x478>)
 8004cba:	2201      	movs	r2, #1
 8004cbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cbe:	f7fe f8fb 	bl	8002eb8 <HAL_GetTick>
 8004cc2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004cc4:	e008      	b.n	8004cd8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004cc6:	f7fe f8f7 	bl	8002eb8 <HAL_GetTick>
 8004cca:	4602      	mov	r2, r0
 8004ccc:	693b      	ldr	r3, [r7, #16]
 8004cce:	1ad3      	subs	r3, r2, r3
 8004cd0:	2b02      	cmp	r3, #2
 8004cd2:	d901      	bls.n	8004cd8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004cd4:	2303      	movs	r3, #3
 8004cd6:	e05c      	b.n	8004d92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004cd8:	4b11      	ldr	r3, [pc, #68]	@ (8004d20 <HAL_RCC_OscConfig+0x470>)
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d0f0      	beq.n	8004cc6 <HAL_RCC_OscConfig+0x416>
 8004ce4:	e054      	b.n	8004d90 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ce6:	4b10      	ldr	r3, [pc, #64]	@ (8004d28 <HAL_RCC_OscConfig+0x478>)
 8004ce8:	2200      	movs	r2, #0
 8004cea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cec:	f7fe f8e4 	bl	8002eb8 <HAL_GetTick>
 8004cf0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004cf2:	e008      	b.n	8004d06 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004cf4:	f7fe f8e0 	bl	8002eb8 <HAL_GetTick>
 8004cf8:	4602      	mov	r2, r0
 8004cfa:	693b      	ldr	r3, [r7, #16]
 8004cfc:	1ad3      	subs	r3, r2, r3
 8004cfe:	2b02      	cmp	r3, #2
 8004d00:	d901      	bls.n	8004d06 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004d02:	2303      	movs	r3, #3
 8004d04:	e045      	b.n	8004d92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d06:	4b06      	ldr	r3, [pc, #24]	@ (8004d20 <HAL_RCC_OscConfig+0x470>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d1f0      	bne.n	8004cf4 <HAL_RCC_OscConfig+0x444>
 8004d12:	e03d      	b.n	8004d90 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	699b      	ldr	r3, [r3, #24]
 8004d18:	2b01      	cmp	r3, #1
 8004d1a:	d107      	bne.n	8004d2c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	e038      	b.n	8004d92 <HAL_RCC_OscConfig+0x4e2>
 8004d20:	40023800 	.word	0x40023800
 8004d24:	40007000 	.word	0x40007000
 8004d28:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004d2c:	4b1b      	ldr	r3, [pc, #108]	@ (8004d9c <HAL_RCC_OscConfig+0x4ec>)
 8004d2e:	685b      	ldr	r3, [r3, #4]
 8004d30:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	699b      	ldr	r3, [r3, #24]
 8004d36:	2b01      	cmp	r3, #1
 8004d38:	d028      	beq.n	8004d8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004d44:	429a      	cmp	r2, r3
 8004d46:	d121      	bne.n	8004d8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d52:	429a      	cmp	r2, r3
 8004d54:	d11a      	bne.n	8004d8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004d56:	68fa      	ldr	r2, [r7, #12]
 8004d58:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004d5c:	4013      	ands	r3, r2
 8004d5e:	687a      	ldr	r2, [r7, #4]
 8004d60:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004d62:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004d64:	4293      	cmp	r3, r2
 8004d66:	d111      	bne.n	8004d8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d72:	085b      	lsrs	r3, r3, #1
 8004d74:	3b01      	subs	r3, #1
 8004d76:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004d78:	429a      	cmp	r2, r3
 8004d7a:	d107      	bne.n	8004d8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d86:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004d88:	429a      	cmp	r2, r3
 8004d8a:	d001      	beq.n	8004d90 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004d8c:	2301      	movs	r3, #1
 8004d8e:	e000      	b.n	8004d92 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004d90:	2300      	movs	r3, #0
}
 8004d92:	4618      	mov	r0, r3
 8004d94:	3718      	adds	r7, #24
 8004d96:	46bd      	mov	sp, r7
 8004d98:	bd80      	pop	{r7, pc}
 8004d9a:	bf00      	nop
 8004d9c:	40023800 	.word	0x40023800

08004da0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b084      	sub	sp, #16
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
 8004da8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d101      	bne.n	8004db4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004db0:	2301      	movs	r3, #1
 8004db2:	e0cc      	b.n	8004f4e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004db4:	4b68      	ldr	r3, [pc, #416]	@ (8004f58 <HAL_RCC_ClockConfig+0x1b8>)
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f003 030f 	and.w	r3, r3, #15
 8004dbc:	683a      	ldr	r2, [r7, #0]
 8004dbe:	429a      	cmp	r2, r3
 8004dc0:	d90c      	bls.n	8004ddc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004dc2:	4b65      	ldr	r3, [pc, #404]	@ (8004f58 <HAL_RCC_ClockConfig+0x1b8>)
 8004dc4:	683a      	ldr	r2, [r7, #0]
 8004dc6:	b2d2      	uxtb	r2, r2
 8004dc8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004dca:	4b63      	ldr	r3, [pc, #396]	@ (8004f58 <HAL_RCC_ClockConfig+0x1b8>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f003 030f 	and.w	r3, r3, #15
 8004dd2:	683a      	ldr	r2, [r7, #0]
 8004dd4:	429a      	cmp	r2, r3
 8004dd6:	d001      	beq.n	8004ddc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004dd8:	2301      	movs	r3, #1
 8004dda:	e0b8      	b.n	8004f4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f003 0302 	and.w	r3, r3, #2
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d020      	beq.n	8004e2a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f003 0304 	and.w	r3, r3, #4
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d005      	beq.n	8004e00 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004df4:	4b59      	ldr	r3, [pc, #356]	@ (8004f5c <HAL_RCC_ClockConfig+0x1bc>)
 8004df6:	689b      	ldr	r3, [r3, #8]
 8004df8:	4a58      	ldr	r2, [pc, #352]	@ (8004f5c <HAL_RCC_ClockConfig+0x1bc>)
 8004dfa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004dfe:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f003 0308 	and.w	r3, r3, #8
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d005      	beq.n	8004e18 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004e0c:	4b53      	ldr	r3, [pc, #332]	@ (8004f5c <HAL_RCC_ClockConfig+0x1bc>)
 8004e0e:	689b      	ldr	r3, [r3, #8]
 8004e10:	4a52      	ldr	r2, [pc, #328]	@ (8004f5c <HAL_RCC_ClockConfig+0x1bc>)
 8004e12:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004e16:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e18:	4b50      	ldr	r3, [pc, #320]	@ (8004f5c <HAL_RCC_ClockConfig+0x1bc>)
 8004e1a:	689b      	ldr	r3, [r3, #8]
 8004e1c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	689b      	ldr	r3, [r3, #8]
 8004e24:	494d      	ldr	r1, [pc, #308]	@ (8004f5c <HAL_RCC_ClockConfig+0x1bc>)
 8004e26:	4313      	orrs	r3, r2
 8004e28:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f003 0301 	and.w	r3, r3, #1
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d044      	beq.n	8004ec0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	685b      	ldr	r3, [r3, #4]
 8004e3a:	2b01      	cmp	r3, #1
 8004e3c:	d107      	bne.n	8004e4e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e3e:	4b47      	ldr	r3, [pc, #284]	@ (8004f5c <HAL_RCC_ClockConfig+0x1bc>)
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d119      	bne.n	8004e7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e4a:	2301      	movs	r3, #1
 8004e4c:	e07f      	b.n	8004f4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	685b      	ldr	r3, [r3, #4]
 8004e52:	2b02      	cmp	r3, #2
 8004e54:	d003      	beq.n	8004e5e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004e5a:	2b03      	cmp	r3, #3
 8004e5c:	d107      	bne.n	8004e6e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e5e:	4b3f      	ldr	r3, [pc, #252]	@ (8004f5c <HAL_RCC_ClockConfig+0x1bc>)
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d109      	bne.n	8004e7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	e06f      	b.n	8004f4e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e6e:	4b3b      	ldr	r3, [pc, #236]	@ (8004f5c <HAL_RCC_ClockConfig+0x1bc>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f003 0302 	and.w	r3, r3, #2
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d101      	bne.n	8004e7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e7a:	2301      	movs	r3, #1
 8004e7c:	e067      	b.n	8004f4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004e7e:	4b37      	ldr	r3, [pc, #220]	@ (8004f5c <HAL_RCC_ClockConfig+0x1bc>)
 8004e80:	689b      	ldr	r3, [r3, #8]
 8004e82:	f023 0203 	bic.w	r2, r3, #3
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	685b      	ldr	r3, [r3, #4]
 8004e8a:	4934      	ldr	r1, [pc, #208]	@ (8004f5c <HAL_RCC_ClockConfig+0x1bc>)
 8004e8c:	4313      	orrs	r3, r2
 8004e8e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004e90:	f7fe f812 	bl	8002eb8 <HAL_GetTick>
 8004e94:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e96:	e00a      	b.n	8004eae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e98:	f7fe f80e 	bl	8002eb8 <HAL_GetTick>
 8004e9c:	4602      	mov	r2, r0
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	1ad3      	subs	r3, r2, r3
 8004ea2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d901      	bls.n	8004eae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004eaa:	2303      	movs	r3, #3
 8004eac:	e04f      	b.n	8004f4e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004eae:	4b2b      	ldr	r3, [pc, #172]	@ (8004f5c <HAL_RCC_ClockConfig+0x1bc>)
 8004eb0:	689b      	ldr	r3, [r3, #8]
 8004eb2:	f003 020c 	and.w	r2, r3, #12
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	685b      	ldr	r3, [r3, #4]
 8004eba:	009b      	lsls	r3, r3, #2
 8004ebc:	429a      	cmp	r2, r3
 8004ebe:	d1eb      	bne.n	8004e98 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004ec0:	4b25      	ldr	r3, [pc, #148]	@ (8004f58 <HAL_RCC_ClockConfig+0x1b8>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f003 030f 	and.w	r3, r3, #15
 8004ec8:	683a      	ldr	r2, [r7, #0]
 8004eca:	429a      	cmp	r2, r3
 8004ecc:	d20c      	bcs.n	8004ee8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ece:	4b22      	ldr	r3, [pc, #136]	@ (8004f58 <HAL_RCC_ClockConfig+0x1b8>)
 8004ed0:	683a      	ldr	r2, [r7, #0]
 8004ed2:	b2d2      	uxtb	r2, r2
 8004ed4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ed6:	4b20      	ldr	r3, [pc, #128]	@ (8004f58 <HAL_RCC_ClockConfig+0x1b8>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f003 030f 	and.w	r3, r3, #15
 8004ede:	683a      	ldr	r2, [r7, #0]
 8004ee0:	429a      	cmp	r2, r3
 8004ee2:	d001      	beq.n	8004ee8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004ee4:	2301      	movs	r3, #1
 8004ee6:	e032      	b.n	8004f4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f003 0304 	and.w	r3, r3, #4
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d008      	beq.n	8004f06 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ef4:	4b19      	ldr	r3, [pc, #100]	@ (8004f5c <HAL_RCC_ClockConfig+0x1bc>)
 8004ef6:	689b      	ldr	r3, [r3, #8]
 8004ef8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	68db      	ldr	r3, [r3, #12]
 8004f00:	4916      	ldr	r1, [pc, #88]	@ (8004f5c <HAL_RCC_ClockConfig+0x1bc>)
 8004f02:	4313      	orrs	r3, r2
 8004f04:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f003 0308 	and.w	r3, r3, #8
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d009      	beq.n	8004f26 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004f12:	4b12      	ldr	r3, [pc, #72]	@ (8004f5c <HAL_RCC_ClockConfig+0x1bc>)
 8004f14:	689b      	ldr	r3, [r3, #8]
 8004f16:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	691b      	ldr	r3, [r3, #16]
 8004f1e:	00db      	lsls	r3, r3, #3
 8004f20:	490e      	ldr	r1, [pc, #56]	@ (8004f5c <HAL_RCC_ClockConfig+0x1bc>)
 8004f22:	4313      	orrs	r3, r2
 8004f24:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004f26:	f000 f821 	bl	8004f6c <HAL_RCC_GetSysClockFreq>
 8004f2a:	4602      	mov	r2, r0
 8004f2c:	4b0b      	ldr	r3, [pc, #44]	@ (8004f5c <HAL_RCC_ClockConfig+0x1bc>)
 8004f2e:	689b      	ldr	r3, [r3, #8]
 8004f30:	091b      	lsrs	r3, r3, #4
 8004f32:	f003 030f 	and.w	r3, r3, #15
 8004f36:	490a      	ldr	r1, [pc, #40]	@ (8004f60 <HAL_RCC_ClockConfig+0x1c0>)
 8004f38:	5ccb      	ldrb	r3, [r1, r3]
 8004f3a:	fa22 f303 	lsr.w	r3, r2, r3
 8004f3e:	4a09      	ldr	r2, [pc, #36]	@ (8004f64 <HAL_RCC_ClockConfig+0x1c4>)
 8004f40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004f42:	4b09      	ldr	r3, [pc, #36]	@ (8004f68 <HAL_RCC_ClockConfig+0x1c8>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	4618      	mov	r0, r3
 8004f48:	f7fc fb84 	bl	8001654 <HAL_InitTick>

  return HAL_OK;
 8004f4c:	2300      	movs	r3, #0
}
 8004f4e:	4618      	mov	r0, r3
 8004f50:	3710      	adds	r7, #16
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd80      	pop	{r7, pc}
 8004f56:	bf00      	nop
 8004f58:	40023c00 	.word	0x40023c00
 8004f5c:	40023800 	.word	0x40023800
 8004f60:	08009450 	.word	0x08009450
 8004f64:	20000028 	.word	0x20000028
 8004f68:	2000007c 	.word	0x2000007c

08004f6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004f6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f70:	b094      	sub	sp, #80	@ 0x50
 8004f72:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004f74:	2300      	movs	r3, #0
 8004f76:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004f78:	2300      	movs	r3, #0
 8004f7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004f80:	2300      	movs	r3, #0
 8004f82:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004f84:	4b79      	ldr	r3, [pc, #484]	@ (800516c <HAL_RCC_GetSysClockFreq+0x200>)
 8004f86:	689b      	ldr	r3, [r3, #8]
 8004f88:	f003 030c 	and.w	r3, r3, #12
 8004f8c:	2b08      	cmp	r3, #8
 8004f8e:	d00d      	beq.n	8004fac <HAL_RCC_GetSysClockFreq+0x40>
 8004f90:	2b08      	cmp	r3, #8
 8004f92:	f200 80e1 	bhi.w	8005158 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d002      	beq.n	8004fa0 <HAL_RCC_GetSysClockFreq+0x34>
 8004f9a:	2b04      	cmp	r3, #4
 8004f9c:	d003      	beq.n	8004fa6 <HAL_RCC_GetSysClockFreq+0x3a>
 8004f9e:	e0db      	b.n	8005158 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004fa0:	4b73      	ldr	r3, [pc, #460]	@ (8005170 <HAL_RCC_GetSysClockFreq+0x204>)
 8004fa2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004fa4:	e0db      	b.n	800515e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004fa6:	4b73      	ldr	r3, [pc, #460]	@ (8005174 <HAL_RCC_GetSysClockFreq+0x208>)
 8004fa8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004faa:	e0d8      	b.n	800515e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004fac:	4b6f      	ldr	r3, [pc, #444]	@ (800516c <HAL_RCC_GetSysClockFreq+0x200>)
 8004fae:	685b      	ldr	r3, [r3, #4]
 8004fb0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004fb4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004fb6:	4b6d      	ldr	r3, [pc, #436]	@ (800516c <HAL_RCC_GetSysClockFreq+0x200>)
 8004fb8:	685b      	ldr	r3, [r3, #4]
 8004fba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d063      	beq.n	800508a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004fc2:	4b6a      	ldr	r3, [pc, #424]	@ (800516c <HAL_RCC_GetSysClockFreq+0x200>)
 8004fc4:	685b      	ldr	r3, [r3, #4]
 8004fc6:	099b      	lsrs	r3, r3, #6
 8004fc8:	2200      	movs	r2, #0
 8004fca:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004fcc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004fce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fd0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004fd4:	633b      	str	r3, [r7, #48]	@ 0x30
 8004fd6:	2300      	movs	r3, #0
 8004fd8:	637b      	str	r3, [r7, #52]	@ 0x34
 8004fda:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004fde:	4622      	mov	r2, r4
 8004fe0:	462b      	mov	r3, r5
 8004fe2:	f04f 0000 	mov.w	r0, #0
 8004fe6:	f04f 0100 	mov.w	r1, #0
 8004fea:	0159      	lsls	r1, r3, #5
 8004fec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004ff0:	0150      	lsls	r0, r2, #5
 8004ff2:	4602      	mov	r2, r0
 8004ff4:	460b      	mov	r3, r1
 8004ff6:	4621      	mov	r1, r4
 8004ff8:	1a51      	subs	r1, r2, r1
 8004ffa:	6139      	str	r1, [r7, #16]
 8004ffc:	4629      	mov	r1, r5
 8004ffe:	eb63 0301 	sbc.w	r3, r3, r1
 8005002:	617b      	str	r3, [r7, #20]
 8005004:	f04f 0200 	mov.w	r2, #0
 8005008:	f04f 0300 	mov.w	r3, #0
 800500c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005010:	4659      	mov	r1, fp
 8005012:	018b      	lsls	r3, r1, #6
 8005014:	4651      	mov	r1, sl
 8005016:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800501a:	4651      	mov	r1, sl
 800501c:	018a      	lsls	r2, r1, #6
 800501e:	4651      	mov	r1, sl
 8005020:	ebb2 0801 	subs.w	r8, r2, r1
 8005024:	4659      	mov	r1, fp
 8005026:	eb63 0901 	sbc.w	r9, r3, r1
 800502a:	f04f 0200 	mov.w	r2, #0
 800502e:	f04f 0300 	mov.w	r3, #0
 8005032:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005036:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800503a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800503e:	4690      	mov	r8, r2
 8005040:	4699      	mov	r9, r3
 8005042:	4623      	mov	r3, r4
 8005044:	eb18 0303 	adds.w	r3, r8, r3
 8005048:	60bb      	str	r3, [r7, #8]
 800504a:	462b      	mov	r3, r5
 800504c:	eb49 0303 	adc.w	r3, r9, r3
 8005050:	60fb      	str	r3, [r7, #12]
 8005052:	f04f 0200 	mov.w	r2, #0
 8005056:	f04f 0300 	mov.w	r3, #0
 800505a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800505e:	4629      	mov	r1, r5
 8005060:	024b      	lsls	r3, r1, #9
 8005062:	4621      	mov	r1, r4
 8005064:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005068:	4621      	mov	r1, r4
 800506a:	024a      	lsls	r2, r1, #9
 800506c:	4610      	mov	r0, r2
 800506e:	4619      	mov	r1, r3
 8005070:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005072:	2200      	movs	r2, #0
 8005074:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005076:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005078:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800507c:	f7fb f908 	bl	8000290 <__aeabi_uldivmod>
 8005080:	4602      	mov	r2, r0
 8005082:	460b      	mov	r3, r1
 8005084:	4613      	mov	r3, r2
 8005086:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005088:	e058      	b.n	800513c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800508a:	4b38      	ldr	r3, [pc, #224]	@ (800516c <HAL_RCC_GetSysClockFreq+0x200>)
 800508c:	685b      	ldr	r3, [r3, #4]
 800508e:	099b      	lsrs	r3, r3, #6
 8005090:	2200      	movs	r2, #0
 8005092:	4618      	mov	r0, r3
 8005094:	4611      	mov	r1, r2
 8005096:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800509a:	623b      	str	r3, [r7, #32]
 800509c:	2300      	movs	r3, #0
 800509e:	627b      	str	r3, [r7, #36]	@ 0x24
 80050a0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80050a4:	4642      	mov	r2, r8
 80050a6:	464b      	mov	r3, r9
 80050a8:	f04f 0000 	mov.w	r0, #0
 80050ac:	f04f 0100 	mov.w	r1, #0
 80050b0:	0159      	lsls	r1, r3, #5
 80050b2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80050b6:	0150      	lsls	r0, r2, #5
 80050b8:	4602      	mov	r2, r0
 80050ba:	460b      	mov	r3, r1
 80050bc:	4641      	mov	r1, r8
 80050be:	ebb2 0a01 	subs.w	sl, r2, r1
 80050c2:	4649      	mov	r1, r9
 80050c4:	eb63 0b01 	sbc.w	fp, r3, r1
 80050c8:	f04f 0200 	mov.w	r2, #0
 80050cc:	f04f 0300 	mov.w	r3, #0
 80050d0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80050d4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80050d8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80050dc:	ebb2 040a 	subs.w	r4, r2, sl
 80050e0:	eb63 050b 	sbc.w	r5, r3, fp
 80050e4:	f04f 0200 	mov.w	r2, #0
 80050e8:	f04f 0300 	mov.w	r3, #0
 80050ec:	00eb      	lsls	r3, r5, #3
 80050ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80050f2:	00e2      	lsls	r2, r4, #3
 80050f4:	4614      	mov	r4, r2
 80050f6:	461d      	mov	r5, r3
 80050f8:	4643      	mov	r3, r8
 80050fa:	18e3      	adds	r3, r4, r3
 80050fc:	603b      	str	r3, [r7, #0]
 80050fe:	464b      	mov	r3, r9
 8005100:	eb45 0303 	adc.w	r3, r5, r3
 8005104:	607b      	str	r3, [r7, #4]
 8005106:	f04f 0200 	mov.w	r2, #0
 800510a:	f04f 0300 	mov.w	r3, #0
 800510e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005112:	4629      	mov	r1, r5
 8005114:	028b      	lsls	r3, r1, #10
 8005116:	4621      	mov	r1, r4
 8005118:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800511c:	4621      	mov	r1, r4
 800511e:	028a      	lsls	r2, r1, #10
 8005120:	4610      	mov	r0, r2
 8005122:	4619      	mov	r1, r3
 8005124:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005126:	2200      	movs	r2, #0
 8005128:	61bb      	str	r3, [r7, #24]
 800512a:	61fa      	str	r2, [r7, #28]
 800512c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005130:	f7fb f8ae 	bl	8000290 <__aeabi_uldivmod>
 8005134:	4602      	mov	r2, r0
 8005136:	460b      	mov	r3, r1
 8005138:	4613      	mov	r3, r2
 800513a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800513c:	4b0b      	ldr	r3, [pc, #44]	@ (800516c <HAL_RCC_GetSysClockFreq+0x200>)
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	0c1b      	lsrs	r3, r3, #16
 8005142:	f003 0303 	and.w	r3, r3, #3
 8005146:	3301      	adds	r3, #1
 8005148:	005b      	lsls	r3, r3, #1
 800514a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800514c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800514e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005150:	fbb2 f3f3 	udiv	r3, r2, r3
 8005154:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005156:	e002      	b.n	800515e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005158:	4b05      	ldr	r3, [pc, #20]	@ (8005170 <HAL_RCC_GetSysClockFreq+0x204>)
 800515a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800515c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800515e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005160:	4618      	mov	r0, r3
 8005162:	3750      	adds	r7, #80	@ 0x50
 8005164:	46bd      	mov	sp, r7
 8005166:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800516a:	bf00      	nop
 800516c:	40023800 	.word	0x40023800
 8005170:	00f42400 	.word	0x00f42400
 8005174:	007a1200 	.word	0x007a1200

08005178 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005178:	b480      	push	{r7}
 800517a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800517c:	4b03      	ldr	r3, [pc, #12]	@ (800518c <HAL_RCC_GetHCLKFreq+0x14>)
 800517e:	681b      	ldr	r3, [r3, #0]
}
 8005180:	4618      	mov	r0, r3
 8005182:	46bd      	mov	sp, r7
 8005184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005188:	4770      	bx	lr
 800518a:	bf00      	nop
 800518c:	20000028 	.word	0x20000028

08005190 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005194:	f7ff fff0 	bl	8005178 <HAL_RCC_GetHCLKFreq>
 8005198:	4602      	mov	r2, r0
 800519a:	4b05      	ldr	r3, [pc, #20]	@ (80051b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800519c:	689b      	ldr	r3, [r3, #8]
 800519e:	0a9b      	lsrs	r3, r3, #10
 80051a0:	f003 0307 	and.w	r3, r3, #7
 80051a4:	4903      	ldr	r1, [pc, #12]	@ (80051b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80051a6:	5ccb      	ldrb	r3, [r1, r3]
 80051a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80051ac:	4618      	mov	r0, r3
 80051ae:	bd80      	pop	{r7, pc}
 80051b0:	40023800 	.word	0x40023800
 80051b4:	08009460 	.word	0x08009460

080051b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80051bc:	f7ff ffdc 	bl	8005178 <HAL_RCC_GetHCLKFreq>
 80051c0:	4602      	mov	r2, r0
 80051c2:	4b05      	ldr	r3, [pc, #20]	@ (80051d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80051c4:	689b      	ldr	r3, [r3, #8]
 80051c6:	0b5b      	lsrs	r3, r3, #13
 80051c8:	f003 0307 	and.w	r3, r3, #7
 80051cc:	4903      	ldr	r1, [pc, #12]	@ (80051dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80051ce:	5ccb      	ldrb	r3, [r1, r3]
 80051d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80051d4:	4618      	mov	r0, r3
 80051d6:	bd80      	pop	{r7, pc}
 80051d8:	40023800 	.word	0x40023800
 80051dc:	08009460 	.word	0x08009460

080051e0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80051e0:	b480      	push	{r7}
 80051e2:	b083      	sub	sp, #12
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
 80051e8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	220f      	movs	r2, #15
 80051ee:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80051f0:	4b12      	ldr	r3, [pc, #72]	@ (800523c <HAL_RCC_GetClockConfig+0x5c>)
 80051f2:	689b      	ldr	r3, [r3, #8]
 80051f4:	f003 0203 	and.w	r2, r3, #3
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80051fc:	4b0f      	ldr	r3, [pc, #60]	@ (800523c <HAL_RCC_GetClockConfig+0x5c>)
 80051fe:	689b      	ldr	r3, [r3, #8]
 8005200:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005208:	4b0c      	ldr	r3, [pc, #48]	@ (800523c <HAL_RCC_GetClockConfig+0x5c>)
 800520a:	689b      	ldr	r3, [r3, #8]
 800520c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005214:	4b09      	ldr	r3, [pc, #36]	@ (800523c <HAL_RCC_GetClockConfig+0x5c>)
 8005216:	689b      	ldr	r3, [r3, #8]
 8005218:	08db      	lsrs	r3, r3, #3
 800521a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005222:	4b07      	ldr	r3, [pc, #28]	@ (8005240 <HAL_RCC_GetClockConfig+0x60>)
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f003 020f 	and.w	r2, r3, #15
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	601a      	str	r2, [r3, #0]
}
 800522e:	bf00      	nop
 8005230:	370c      	adds	r7, #12
 8005232:	46bd      	mov	sp, r7
 8005234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005238:	4770      	bx	lr
 800523a:	bf00      	nop
 800523c:	40023800 	.word	0x40023800
 8005240:	40023c00 	.word	0x40023c00

08005244 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b086      	sub	sp, #24
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800524c:	2300      	movs	r3, #0
 800524e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005250:	2300      	movs	r3, #0
 8005252:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f003 0301 	and.w	r3, r3, #1
 800525c:	2b00      	cmp	r3, #0
 800525e:	d10b      	bne.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005268:	2b00      	cmp	r3, #0
 800526a:	d105      	bne.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8005274:	2b00      	cmp	r3, #0
 8005276:	d075      	beq.n	8005364 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005278:	4b91      	ldr	r3, [pc, #580]	@ (80054c0 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800527a:	2200      	movs	r2, #0
 800527c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800527e:	f7fd fe1b 	bl	8002eb8 <HAL_GetTick>
 8005282:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005284:	e008      	b.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005286:	f7fd fe17 	bl	8002eb8 <HAL_GetTick>
 800528a:	4602      	mov	r2, r0
 800528c:	697b      	ldr	r3, [r7, #20]
 800528e:	1ad3      	subs	r3, r2, r3
 8005290:	2b02      	cmp	r3, #2
 8005292:	d901      	bls.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005294:	2303      	movs	r3, #3
 8005296:	e189      	b.n	80055ac <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005298:	4b8a      	ldr	r3, [pc, #552]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d1f0      	bne.n	8005286 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f003 0301 	and.w	r3, r3, #1
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d009      	beq.n	80052c4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	685b      	ldr	r3, [r3, #4]
 80052b4:	019a      	lsls	r2, r3, #6
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	689b      	ldr	r3, [r3, #8]
 80052ba:	071b      	lsls	r3, r3, #28
 80052bc:	4981      	ldr	r1, [pc, #516]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80052be:	4313      	orrs	r3, r2
 80052c0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f003 0302 	and.w	r3, r3, #2
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d01f      	beq.n	8005310 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80052d0:	4b7c      	ldr	r3, [pc, #496]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80052d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80052d6:	0f1b      	lsrs	r3, r3, #28
 80052d8:	f003 0307 	and.w	r3, r3, #7
 80052dc:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	685b      	ldr	r3, [r3, #4]
 80052e2:	019a      	lsls	r2, r3, #6
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	68db      	ldr	r3, [r3, #12]
 80052e8:	061b      	lsls	r3, r3, #24
 80052ea:	431a      	orrs	r2, r3
 80052ec:	693b      	ldr	r3, [r7, #16]
 80052ee:	071b      	lsls	r3, r3, #28
 80052f0:	4974      	ldr	r1, [pc, #464]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80052f2:	4313      	orrs	r3, r2
 80052f4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80052f8:	4b72      	ldr	r3, [pc, #456]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80052fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80052fe:	f023 021f 	bic.w	r2, r3, #31
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	69db      	ldr	r3, [r3, #28]
 8005306:	3b01      	subs	r3, #1
 8005308:	496e      	ldr	r1, [pc, #440]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800530a:	4313      	orrs	r3, r2
 800530c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005318:	2b00      	cmp	r3, #0
 800531a:	d00d      	beq.n	8005338 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	685b      	ldr	r3, [r3, #4]
 8005320:	019a      	lsls	r2, r3, #6
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	68db      	ldr	r3, [r3, #12]
 8005326:	061b      	lsls	r3, r3, #24
 8005328:	431a      	orrs	r2, r3
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	689b      	ldr	r3, [r3, #8]
 800532e:	071b      	lsls	r3, r3, #28
 8005330:	4964      	ldr	r1, [pc, #400]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005332:	4313      	orrs	r3, r2
 8005334:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005338:	4b61      	ldr	r3, [pc, #388]	@ (80054c0 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800533a:	2201      	movs	r2, #1
 800533c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800533e:	f7fd fdbb 	bl	8002eb8 <HAL_GetTick>
 8005342:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005344:	e008      	b.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005346:	f7fd fdb7 	bl	8002eb8 <HAL_GetTick>
 800534a:	4602      	mov	r2, r0
 800534c:	697b      	ldr	r3, [r7, #20]
 800534e:	1ad3      	subs	r3, r2, r3
 8005350:	2b02      	cmp	r3, #2
 8005352:	d901      	bls.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005354:	2303      	movs	r3, #3
 8005356:	e129      	b.n	80055ac <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005358:	4b5a      	ldr	r3, [pc, #360]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005360:	2b00      	cmp	r3, #0
 8005362:	d0f0      	beq.n	8005346 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f003 0304 	and.w	r3, r3, #4
 800536c:	2b00      	cmp	r3, #0
 800536e:	d105      	bne.n	800537c <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8005378:	2b00      	cmp	r3, #0
 800537a:	d079      	beq.n	8005470 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800537c:	4b52      	ldr	r3, [pc, #328]	@ (80054c8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800537e:	2200      	movs	r2, #0
 8005380:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005382:	f7fd fd99 	bl	8002eb8 <HAL_GetTick>
 8005386:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005388:	e008      	b.n	800539c <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800538a:	f7fd fd95 	bl	8002eb8 <HAL_GetTick>
 800538e:	4602      	mov	r2, r0
 8005390:	697b      	ldr	r3, [r7, #20]
 8005392:	1ad3      	subs	r3, r2, r3
 8005394:	2b02      	cmp	r3, #2
 8005396:	d901      	bls.n	800539c <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005398:	2303      	movs	r3, #3
 800539a:	e107      	b.n	80055ac <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800539c:	4b49      	ldr	r3, [pc, #292]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80053a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80053a8:	d0ef      	beq.n	800538a <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f003 0304 	and.w	r3, r3, #4
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d020      	beq.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80053b6:	4b43      	ldr	r3, [pc, #268]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80053b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053bc:	0f1b      	lsrs	r3, r3, #28
 80053be:	f003 0307 	and.w	r3, r3, #7
 80053c2:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	691b      	ldr	r3, [r3, #16]
 80053c8:	019a      	lsls	r2, r3, #6
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	695b      	ldr	r3, [r3, #20]
 80053ce:	061b      	lsls	r3, r3, #24
 80053d0:	431a      	orrs	r2, r3
 80053d2:	693b      	ldr	r3, [r7, #16]
 80053d4:	071b      	lsls	r3, r3, #28
 80053d6:	493b      	ldr	r1, [pc, #236]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80053d8:	4313      	orrs	r3, r2
 80053da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80053de:	4b39      	ldr	r3, [pc, #228]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80053e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80053e4:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	6a1b      	ldr	r3, [r3, #32]
 80053ec:	3b01      	subs	r3, #1
 80053ee:	021b      	lsls	r3, r3, #8
 80053f0:	4934      	ldr	r1, [pc, #208]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80053f2:	4313      	orrs	r3, r2
 80053f4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f003 0308 	and.w	r3, r3, #8
 8005400:	2b00      	cmp	r3, #0
 8005402:	d01e      	beq.n	8005442 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005404:	4b2f      	ldr	r3, [pc, #188]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005406:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800540a:	0e1b      	lsrs	r3, r3, #24
 800540c:	f003 030f 	and.w	r3, r3, #15
 8005410:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	691b      	ldr	r3, [r3, #16]
 8005416:	019a      	lsls	r2, r3, #6
 8005418:	693b      	ldr	r3, [r7, #16]
 800541a:	061b      	lsls	r3, r3, #24
 800541c:	431a      	orrs	r2, r3
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	699b      	ldr	r3, [r3, #24]
 8005422:	071b      	lsls	r3, r3, #28
 8005424:	4927      	ldr	r1, [pc, #156]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005426:	4313      	orrs	r3, r2
 8005428:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800542c:	4b25      	ldr	r3, [pc, #148]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800542e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005432:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800543a:	4922      	ldr	r1, [pc, #136]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800543c:	4313      	orrs	r3, r2
 800543e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005442:	4b21      	ldr	r3, [pc, #132]	@ (80054c8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8005444:	2201      	movs	r2, #1
 8005446:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005448:	f7fd fd36 	bl	8002eb8 <HAL_GetTick>
 800544c:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800544e:	e008      	b.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005450:	f7fd fd32 	bl	8002eb8 <HAL_GetTick>
 8005454:	4602      	mov	r2, r0
 8005456:	697b      	ldr	r3, [r7, #20]
 8005458:	1ad3      	subs	r3, r2, r3
 800545a:	2b02      	cmp	r3, #2
 800545c:	d901      	bls.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800545e:	2303      	movs	r3, #3
 8005460:	e0a4      	b.n	80055ac <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005462:	4b18      	ldr	r3, [pc, #96]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800546a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800546e:	d1ef      	bne.n	8005450 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f003 0320 	and.w	r3, r3, #32
 8005478:	2b00      	cmp	r3, #0
 800547a:	f000 808b 	beq.w	8005594 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800547e:	2300      	movs	r3, #0
 8005480:	60fb      	str	r3, [r7, #12]
 8005482:	4b10      	ldr	r3, [pc, #64]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005484:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005486:	4a0f      	ldr	r2, [pc, #60]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005488:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800548c:	6413      	str	r3, [r2, #64]	@ 0x40
 800548e:	4b0d      	ldr	r3, [pc, #52]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005490:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005492:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005496:	60fb      	str	r3, [r7, #12]
 8005498:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800549a:	4b0c      	ldr	r3, [pc, #48]	@ (80054cc <HAL_RCCEx_PeriphCLKConfig+0x288>)
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	4a0b      	ldr	r2, [pc, #44]	@ (80054cc <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80054a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80054a4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80054a6:	f7fd fd07 	bl	8002eb8 <HAL_GetTick>
 80054aa:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80054ac:	e010      	b.n	80054d0 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80054ae:	f7fd fd03 	bl	8002eb8 <HAL_GetTick>
 80054b2:	4602      	mov	r2, r0
 80054b4:	697b      	ldr	r3, [r7, #20]
 80054b6:	1ad3      	subs	r3, r2, r3
 80054b8:	2b02      	cmp	r3, #2
 80054ba:	d909      	bls.n	80054d0 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 80054bc:	2303      	movs	r3, #3
 80054be:	e075      	b.n	80055ac <HAL_RCCEx_PeriphCLKConfig+0x368>
 80054c0:	42470068 	.word	0x42470068
 80054c4:	40023800 	.word	0x40023800
 80054c8:	42470070 	.word	0x42470070
 80054cc:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80054d0:	4b38      	ldr	r3, [pc, #224]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d0e8      	beq.n	80054ae <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80054dc:	4b36      	ldr	r3, [pc, #216]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80054de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054e0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80054e4:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80054e6:	693b      	ldr	r3, [r7, #16]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d02f      	beq.n	800554c <HAL_RCCEx_PeriphCLKConfig+0x308>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054f0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80054f4:	693a      	ldr	r2, [r7, #16]
 80054f6:	429a      	cmp	r2, r3
 80054f8:	d028      	beq.n	800554c <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80054fa:	4b2f      	ldr	r3, [pc, #188]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80054fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005502:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005504:	4b2d      	ldr	r3, [pc, #180]	@ (80055bc <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8005506:	2201      	movs	r2, #1
 8005508:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800550a:	4b2c      	ldr	r3, [pc, #176]	@ (80055bc <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800550c:	2200      	movs	r2, #0
 800550e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005510:	4a29      	ldr	r2, [pc, #164]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005512:	693b      	ldr	r3, [r7, #16]
 8005514:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005516:	4b28      	ldr	r3, [pc, #160]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005518:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800551a:	f003 0301 	and.w	r3, r3, #1
 800551e:	2b01      	cmp	r3, #1
 8005520:	d114      	bne.n	800554c <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005522:	f7fd fcc9 	bl	8002eb8 <HAL_GetTick>
 8005526:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005528:	e00a      	b.n	8005540 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800552a:	f7fd fcc5 	bl	8002eb8 <HAL_GetTick>
 800552e:	4602      	mov	r2, r0
 8005530:	697b      	ldr	r3, [r7, #20]
 8005532:	1ad3      	subs	r3, r2, r3
 8005534:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005538:	4293      	cmp	r3, r2
 800553a:	d901      	bls.n	8005540 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 800553c:	2303      	movs	r3, #3
 800553e:	e035      	b.n	80055ac <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005540:	4b1d      	ldr	r3, [pc, #116]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005542:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005544:	f003 0302 	and.w	r3, r3, #2
 8005548:	2b00      	cmp	r3, #0
 800554a:	d0ee      	beq.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005550:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005554:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005558:	d10d      	bne.n	8005576 <HAL_RCCEx_PeriphCLKConfig+0x332>
 800555a:	4b17      	ldr	r3, [pc, #92]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800555c:	689b      	ldr	r3, [r3, #8]
 800555e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005566:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800556a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800556e:	4912      	ldr	r1, [pc, #72]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005570:	4313      	orrs	r3, r2
 8005572:	608b      	str	r3, [r1, #8]
 8005574:	e005      	b.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8005576:	4b10      	ldr	r3, [pc, #64]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005578:	689b      	ldr	r3, [r3, #8]
 800557a:	4a0f      	ldr	r2, [pc, #60]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800557c:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8005580:	6093      	str	r3, [r2, #8]
 8005582:	4b0d      	ldr	r3, [pc, #52]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005584:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800558a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800558e:	490a      	ldr	r1, [pc, #40]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005590:	4313      	orrs	r3, r2
 8005592:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f003 0310 	and.w	r3, r3, #16
 800559c:	2b00      	cmp	r3, #0
 800559e:	d004      	beq.n	80055aa <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 80055a6:	4b06      	ldr	r3, [pc, #24]	@ (80055c0 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 80055a8:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 80055aa:	2300      	movs	r3, #0
}
 80055ac:	4618      	mov	r0, r3
 80055ae:	3718      	adds	r7, #24
 80055b0:	46bd      	mov	sp, r7
 80055b2:	bd80      	pop	{r7, pc}
 80055b4:	40007000 	.word	0x40007000
 80055b8:	40023800 	.word	0x40023800
 80055bc:	42470e40 	.word	0x42470e40
 80055c0:	424711e0 	.word	0x424711e0

080055c4 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 80055c4:	b580      	push	{r7, lr}
 80055c6:	b082      	sub	sp, #8
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d101      	bne.n	80055d6 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 80055d2:	2301      	movs	r3, #1
 80055d4:	e01c      	b.n	8005610 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	795b      	ldrb	r3, [r3, #5]
 80055da:	b2db      	uxtb	r3, r3
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d105      	bne.n	80055ec <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2200      	movs	r2, #0
 80055e4:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 80055e6:	6878      	ldr	r0, [r7, #4]
 80055e8:	f7fb ff10 	bl	800140c <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2202      	movs	r2, #2
 80055f0:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	681a      	ldr	r2, [r3, #0]
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f042 0204 	orr.w	r2, r2, #4
 8005600:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	2201      	movs	r2, #1
 8005606:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2200      	movs	r2, #0
 800560c:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 800560e:	2300      	movs	r3, #0
}
 8005610:	4618      	mov	r0, r3
 8005612:	3708      	adds	r7, #8
 8005614:	46bd      	mov	sp, r7
 8005616:	bd80      	pop	{r7, pc}

08005618 <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	b084      	sub	sp, #16
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
 8005620:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005622:	2300      	movs	r3, #0
 8005624:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	791b      	ldrb	r3, [r3, #4]
 800562a:	2b01      	cmp	r3, #1
 800562c:	d101      	bne.n	8005632 <HAL_RNG_GenerateRandomNumber+0x1a>
 800562e:	2302      	movs	r3, #2
 8005630:	e044      	b.n	80056bc <HAL_RNG_GenerateRandomNumber+0xa4>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	2201      	movs	r2, #1
 8005636:	711a      	strb	r2, [r3, #4]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	795b      	ldrb	r3, [r3, #5]
 800563c:	b2db      	uxtb	r3, r3
 800563e:	2b01      	cmp	r3, #1
 8005640:	d133      	bne.n	80056aa <HAL_RNG_GenerateRandomNumber+0x92>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2202      	movs	r2, #2
 8005646:	715a      	strb	r2, [r3, #5]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005648:	f7fd fc36 	bl	8002eb8 <HAL_GetTick>
 800564c:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 800564e:	e018      	b.n	8005682 <HAL_RNG_GenerateRandomNumber+0x6a>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8005650:	f7fd fc32 	bl	8002eb8 <HAL_GetTick>
 8005654:	4602      	mov	r2, r0
 8005656:	68bb      	ldr	r3, [r7, #8]
 8005658:	1ad3      	subs	r3, r2, r3
 800565a:	2b02      	cmp	r3, #2
 800565c:	d911      	bls.n	8005682 <HAL_RNG_GenerateRandomNumber+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	685b      	ldr	r3, [r3, #4]
 8005664:	f003 0301 	and.w	r3, r3, #1
 8005668:	2b01      	cmp	r3, #1
 800566a:	d00a      	beq.n	8005682 <HAL_RNG_GenerateRandomNumber+0x6a>
        {
          hrng->State = HAL_RNG_STATE_READY;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2201      	movs	r2, #1
 8005670:	715a      	strb	r2, [r3, #5]
          hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	2202      	movs	r2, #2
 8005676:	609a      	str	r2, [r3, #8]
          /* Process Unlocked */
          __HAL_UNLOCK(hrng);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2200      	movs	r2, #0
 800567c:	711a      	strb	r2, [r3, #4]
          return HAL_ERROR;
 800567e:	2301      	movs	r3, #1
 8005680:	e01c      	b.n	80056bc <HAL_RNG_GenerateRandomNumber+0xa4>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	685b      	ldr	r3, [r3, #4]
 8005688:	f003 0301 	and.w	r3, r3, #1
 800568c:	2b01      	cmp	r3, #1
 800568e:	d1df      	bne.n	8005650 <HAL_RNG_GenerateRandomNumber+0x38>
        }
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	689a      	ldr	r2, [r3, #8]
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	60da      	str	r2, [r3, #12]
    *random32bit = hrng->RandomNumber;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	68da      	ldr	r2, [r3, #12]
 800569e:	683b      	ldr	r3, [r7, #0]
 80056a0:	601a      	str	r2, [r3, #0]

    hrng->State = HAL_RNG_STATE_READY;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2201      	movs	r2, #1
 80056a6:	715a      	strb	r2, [r3, #5]
 80056a8:	e004      	b.n	80056b4 <HAL_RNG_GenerateRandomNumber+0x9c>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	2204      	movs	r2, #4
 80056ae:	609a      	str	r2, [r3, #8]
    status = HAL_ERROR;
 80056b0:	2301      	movs	r3, #1
 80056b2:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2200      	movs	r2, #0
 80056b8:	711a      	strb	r2, [r3, #4]

  return status;
 80056ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80056bc:	4618      	mov	r0, r3
 80056be:	3710      	adds	r7, #16
 80056c0:	46bd      	mov	sp, r7
 80056c2:	bd80      	pop	{r7, pc}

080056c4 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b082      	sub	sp, #8
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
 80056cc:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d101      	bne.n	80056d8 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 80056d4:	2301      	movs	r3, #1
 80056d6:	e025      	b.n	8005724 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80056de:	b2db      	uxtb	r3, r3
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d106      	bne.n	80056f2 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2200      	movs	r2, #0
 80056e8:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 80056ec:	6878      	ldr	r0, [r7, #4]
 80056ee:	f7fb ffa7 	bl	8001640 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	2202      	movs	r2, #2
 80056f6:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681a      	ldr	r2, [r3, #0]
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	3304      	adds	r3, #4
 8005702:	4619      	mov	r1, r3
 8005704:	4610      	mov	r0, r2
 8005706:	f001 f911 	bl	800692c <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6818      	ldr	r0, [r3, #0]
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	685b      	ldr	r3, [r3, #4]
 8005712:	461a      	mov	r2, r3
 8005714:	6839      	ldr	r1, [r7, #0]
 8005716:	f001 f966 	bl	80069e6 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	2201      	movs	r2, #1
 800571e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8005722:	2300      	movs	r3, #0
}
 8005724:	4618      	mov	r0, r3
 8005726:	3708      	adds	r7, #8
 8005728:	46bd      	mov	sp, r7
 800572a:	bd80      	pop	{r7, pc}

0800572c <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b086      	sub	sp, #24
 8005730:	af00      	add	r7, sp, #0
 8005732:	60f8      	str	r0, [r7, #12]
 8005734:	60b9      	str	r1, [r7, #8]
 8005736:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800573e:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 8005740:	7dfb      	ldrb	r3, [r7, #23]
 8005742:	2b02      	cmp	r3, #2
 8005744:	d101      	bne.n	800574a <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 8005746:	2302      	movs	r3, #2
 8005748:	e021      	b.n	800578e <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 800574a:	7dfb      	ldrb	r3, [r7, #23]
 800574c:	2b01      	cmp	r3, #1
 800574e:	d002      	beq.n	8005756 <HAL_SDRAM_SendCommand+0x2a>
 8005750:	7dfb      	ldrb	r3, [r7, #23]
 8005752:	2b05      	cmp	r3, #5
 8005754:	d118      	bne.n	8005788 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	2202      	movs	r2, #2
 800575a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	687a      	ldr	r2, [r7, #4]
 8005764:	68b9      	ldr	r1, [r7, #8]
 8005766:	4618      	mov	r0, r3
 8005768:	f001 f9a6 	bl	8006ab8 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800576c:	68bb      	ldr	r3, [r7, #8]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	2b02      	cmp	r3, #2
 8005772:	d104      	bne.n	800577e <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	2205      	movs	r2, #5
 8005778:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800577c:	e006      	b.n	800578c <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	2201      	movs	r2, #1
 8005782:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8005786:	e001      	b.n	800578c <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 8005788:	2301      	movs	r3, #1
 800578a:	e000      	b.n	800578e <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 800578c:	2300      	movs	r3, #0
}
 800578e:	4618      	mov	r0, r3
 8005790:	3718      	adds	r7, #24
 8005792:	46bd      	mov	sp, r7
 8005794:	bd80      	pop	{r7, pc}

08005796 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8005796:	b580      	push	{r7, lr}
 8005798:	b082      	sub	sp, #8
 800579a:	af00      	add	r7, sp, #0
 800579c:	6078      	str	r0, [r7, #4]
 800579e:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80057a6:	b2db      	uxtb	r3, r3
 80057a8:	2b02      	cmp	r3, #2
 80057aa:	d101      	bne.n	80057b0 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 80057ac:	2302      	movs	r3, #2
 80057ae:	e016      	b.n	80057de <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80057b6:	b2db      	uxtb	r3, r3
 80057b8:	2b01      	cmp	r3, #1
 80057ba:	d10f      	bne.n	80057dc <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2202      	movs	r2, #2
 80057c0:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	6839      	ldr	r1, [r7, #0]
 80057ca:	4618      	mov	r0, r3
 80057cc:	f001 f9b1 	bl	8006b32 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2201      	movs	r2, #1
 80057d4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 80057d8:	2300      	movs	r3, #0
 80057da:	e000      	b.n	80057de <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 80057dc:	2301      	movs	r3, #1
}
 80057de:	4618      	mov	r0, r3
 80057e0:	3708      	adds	r7, #8
 80057e2:	46bd      	mov	sp, r7
 80057e4:	bd80      	pop	{r7, pc}

080057e6 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80057e6:	b580      	push	{r7, lr}
 80057e8:	b082      	sub	sp, #8
 80057ea:	af00      	add	r7, sp, #0
 80057ec:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d101      	bne.n	80057f8 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80057f4:	2301      	movs	r3, #1
 80057f6:	e07b      	b.n	80058f0 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d108      	bne.n	8005812 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	685b      	ldr	r3, [r3, #4]
 8005804:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005808:	d009      	beq.n	800581e <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	2200      	movs	r2, #0
 800580e:	61da      	str	r2, [r3, #28]
 8005810:	e005      	b.n	800581e <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2200      	movs	r2, #0
 8005816:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2200      	movs	r2, #0
 800581c:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	2200      	movs	r2, #0
 8005822:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800582a:	b2db      	uxtb	r3, r3
 800582c:	2b00      	cmp	r3, #0
 800582e:	d106      	bne.n	800583e <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2200      	movs	r2, #0
 8005834:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005838:	6878      	ldr	r0, [r7, #4]
 800583a:	f7fb fe09 	bl	8001450 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	2202      	movs	r2, #2
 8005842:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	681a      	ldr	r2, [r3, #0]
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005854:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	685b      	ldr	r3, [r3, #4]
 800585a:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	689b      	ldr	r3, [r3, #8]
 8005862:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005866:	431a      	orrs	r2, r3
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	68db      	ldr	r3, [r3, #12]
 800586c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005870:	431a      	orrs	r2, r3
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	691b      	ldr	r3, [r3, #16]
 8005876:	f003 0302 	and.w	r3, r3, #2
 800587a:	431a      	orrs	r2, r3
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	695b      	ldr	r3, [r3, #20]
 8005880:	f003 0301 	and.w	r3, r3, #1
 8005884:	431a      	orrs	r2, r3
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	699b      	ldr	r3, [r3, #24]
 800588a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800588e:	431a      	orrs	r2, r3
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	69db      	ldr	r3, [r3, #28]
 8005894:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005898:	431a      	orrs	r2, r3
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6a1b      	ldr	r3, [r3, #32]
 800589e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058a2:	ea42 0103 	orr.w	r1, r2, r3
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058aa:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	430a      	orrs	r2, r1
 80058b4:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	699b      	ldr	r3, [r3, #24]
 80058ba:	0c1b      	lsrs	r3, r3, #16
 80058bc:	f003 0104 	and.w	r1, r3, #4
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058c4:	f003 0210 	and.w	r2, r3, #16
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	430a      	orrs	r2, r1
 80058ce:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	69da      	ldr	r2, [r3, #28]
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80058de:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2200      	movs	r2, #0
 80058e4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	2201      	movs	r2, #1
 80058ea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80058ee:	2300      	movs	r3, #0
}
 80058f0:	4618      	mov	r0, r3
 80058f2:	3708      	adds	r7, #8
 80058f4:	46bd      	mov	sp, r7
 80058f6:	bd80      	pop	{r7, pc}

080058f8 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b082      	sub	sp, #8
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2b00      	cmp	r3, #0
 8005904:	d101      	bne.n	800590a <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8005906:	2301      	movs	r3, #1
 8005908:	e01a      	b.n	8005940 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2202      	movs	r2, #2
 800590e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	681a      	ldr	r2, [r3, #0]
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005920:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8005922:	6878      	ldr	r0, [r7, #4]
 8005924:	f7fb fddc 	bl	80014e0 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2200      	movs	r2, #0
 800592c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	2200      	movs	r2, #0
 8005932:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2200      	movs	r2, #0
 800593a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800593e:	2300      	movs	r3, #0
}
 8005940:	4618      	mov	r0, r3
 8005942:	3708      	adds	r7, #8
 8005944:	46bd      	mov	sp, r7
 8005946:	bd80      	pop	{r7, pc}

08005948 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005948:	b580      	push	{r7, lr}
 800594a:	b088      	sub	sp, #32
 800594c:	af00      	add	r7, sp, #0
 800594e:	60f8      	str	r0, [r7, #12]
 8005950:	60b9      	str	r1, [r7, #8]
 8005952:	603b      	str	r3, [r7, #0]
 8005954:	4613      	mov	r3, r2
 8005956:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005958:	f7fd faae 	bl	8002eb8 <HAL_GetTick>
 800595c:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800595e:	88fb      	ldrh	r3, [r7, #6]
 8005960:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005968:	b2db      	uxtb	r3, r3
 800596a:	2b01      	cmp	r3, #1
 800596c:	d001      	beq.n	8005972 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800596e:	2302      	movs	r3, #2
 8005970:	e12a      	b.n	8005bc8 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8005972:	68bb      	ldr	r3, [r7, #8]
 8005974:	2b00      	cmp	r3, #0
 8005976:	d002      	beq.n	800597e <HAL_SPI_Transmit+0x36>
 8005978:	88fb      	ldrh	r3, [r7, #6]
 800597a:	2b00      	cmp	r3, #0
 800597c:	d101      	bne.n	8005982 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800597e:	2301      	movs	r3, #1
 8005980:	e122      	b.n	8005bc8 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005988:	2b01      	cmp	r3, #1
 800598a:	d101      	bne.n	8005990 <HAL_SPI_Transmit+0x48>
 800598c:	2302      	movs	r3, #2
 800598e:	e11b      	b.n	8005bc8 <HAL_SPI_Transmit+0x280>
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	2201      	movs	r2, #1
 8005994:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	2203      	movs	r2, #3
 800599c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	2200      	movs	r2, #0
 80059a4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	68ba      	ldr	r2, [r7, #8]
 80059aa:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	88fa      	ldrh	r2, [r7, #6]
 80059b0:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	88fa      	ldrh	r2, [r7, #6]
 80059b6:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	2200      	movs	r2, #0
 80059bc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	2200      	movs	r2, #0
 80059c2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	2200      	movs	r2, #0
 80059c8:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	2200      	movs	r2, #0
 80059ce:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	2200      	movs	r2, #0
 80059d4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	689b      	ldr	r3, [r3, #8]
 80059da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80059de:	d10f      	bne.n	8005a00 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	681a      	ldr	r2, [r3, #0]
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80059ee:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	681a      	ldr	r2, [r3, #0]
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80059fe:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a0a:	2b40      	cmp	r3, #64	@ 0x40
 8005a0c:	d007      	beq.n	8005a1e <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	681a      	ldr	r2, [r3, #0]
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005a1c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	68db      	ldr	r3, [r3, #12]
 8005a22:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a26:	d152      	bne.n	8005ace <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	685b      	ldr	r3, [r3, #4]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d002      	beq.n	8005a36 <HAL_SPI_Transmit+0xee>
 8005a30:	8b7b      	ldrh	r3, [r7, #26]
 8005a32:	2b01      	cmp	r3, #1
 8005a34:	d145      	bne.n	8005ac2 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a3a:	881a      	ldrh	r2, [r3, #0]
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a46:	1c9a      	adds	r2, r3, #2
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005a50:	b29b      	uxth	r3, r3
 8005a52:	3b01      	subs	r3, #1
 8005a54:	b29a      	uxth	r2, r3
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005a5a:	e032      	b.n	8005ac2 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	689b      	ldr	r3, [r3, #8]
 8005a62:	f003 0302 	and.w	r3, r3, #2
 8005a66:	2b02      	cmp	r3, #2
 8005a68:	d112      	bne.n	8005a90 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a6e:	881a      	ldrh	r2, [r3, #0]
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a7a:	1c9a      	adds	r2, r3, #2
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005a84:	b29b      	uxth	r3, r3
 8005a86:	3b01      	subs	r3, #1
 8005a88:	b29a      	uxth	r2, r3
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005a8e:	e018      	b.n	8005ac2 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a90:	f7fd fa12 	bl	8002eb8 <HAL_GetTick>
 8005a94:	4602      	mov	r2, r0
 8005a96:	69fb      	ldr	r3, [r7, #28]
 8005a98:	1ad3      	subs	r3, r2, r3
 8005a9a:	683a      	ldr	r2, [r7, #0]
 8005a9c:	429a      	cmp	r2, r3
 8005a9e:	d803      	bhi.n	8005aa8 <HAL_SPI_Transmit+0x160>
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005aa6:	d102      	bne.n	8005aae <HAL_SPI_Transmit+0x166>
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d109      	bne.n	8005ac2 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	2201      	movs	r2, #1
 8005ab2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	2200      	movs	r2, #0
 8005aba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005abe:	2303      	movs	r3, #3
 8005ac0:	e082      	b.n	8005bc8 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005ac6:	b29b      	uxth	r3, r3
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d1c7      	bne.n	8005a5c <HAL_SPI_Transmit+0x114>
 8005acc:	e053      	b.n	8005b76 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	685b      	ldr	r3, [r3, #4]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d002      	beq.n	8005adc <HAL_SPI_Transmit+0x194>
 8005ad6:	8b7b      	ldrh	r3, [r7, #26]
 8005ad8:	2b01      	cmp	r3, #1
 8005ada:	d147      	bne.n	8005b6c <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	330c      	adds	r3, #12
 8005ae6:	7812      	ldrb	r2, [r2, #0]
 8005ae8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005aee:	1c5a      	adds	r2, r3, #1
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005af8:	b29b      	uxth	r3, r3
 8005afa:	3b01      	subs	r3, #1
 8005afc:	b29a      	uxth	r2, r3
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005b02:	e033      	b.n	8005b6c <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	689b      	ldr	r3, [r3, #8]
 8005b0a:	f003 0302 	and.w	r3, r3, #2
 8005b0e:	2b02      	cmp	r3, #2
 8005b10:	d113      	bne.n	8005b3a <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	330c      	adds	r3, #12
 8005b1c:	7812      	ldrb	r2, [r2, #0]
 8005b1e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b24:	1c5a      	adds	r2, r3, #1
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b2e:	b29b      	uxth	r3, r3
 8005b30:	3b01      	subs	r3, #1
 8005b32:	b29a      	uxth	r2, r3
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005b38:	e018      	b.n	8005b6c <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005b3a:	f7fd f9bd 	bl	8002eb8 <HAL_GetTick>
 8005b3e:	4602      	mov	r2, r0
 8005b40:	69fb      	ldr	r3, [r7, #28]
 8005b42:	1ad3      	subs	r3, r2, r3
 8005b44:	683a      	ldr	r2, [r7, #0]
 8005b46:	429a      	cmp	r2, r3
 8005b48:	d803      	bhi.n	8005b52 <HAL_SPI_Transmit+0x20a>
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b50:	d102      	bne.n	8005b58 <HAL_SPI_Transmit+0x210>
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d109      	bne.n	8005b6c <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	2201      	movs	r2, #1
 8005b5c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	2200      	movs	r2, #0
 8005b64:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005b68:	2303      	movs	r3, #3
 8005b6a:	e02d      	b.n	8005bc8 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b70:	b29b      	uxth	r3, r3
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d1c6      	bne.n	8005b04 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005b76:	69fa      	ldr	r2, [r7, #28]
 8005b78:	6839      	ldr	r1, [r7, #0]
 8005b7a:	68f8      	ldr	r0, [r7, #12]
 8005b7c:	f000 fbe6 	bl	800634c <SPI_EndRxTxTransaction>
 8005b80:	4603      	mov	r3, r0
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d002      	beq.n	8005b8c <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	2220      	movs	r2, #32
 8005b8a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	689b      	ldr	r3, [r3, #8]
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d10a      	bne.n	8005baa <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005b94:	2300      	movs	r3, #0
 8005b96:	617b      	str	r3, [r7, #20]
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	68db      	ldr	r3, [r3, #12]
 8005b9e:	617b      	str	r3, [r7, #20]
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	689b      	ldr	r3, [r3, #8]
 8005ba6:	617b      	str	r3, [r7, #20]
 8005ba8:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	2201      	movs	r2, #1
 8005bae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d001      	beq.n	8005bc6 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8005bc2:	2301      	movs	r3, #1
 8005bc4:	e000      	b.n	8005bc8 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8005bc6:	2300      	movs	r3, #0
  }
}
 8005bc8:	4618      	mov	r0, r3
 8005bca:	3720      	adds	r7, #32
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	bd80      	pop	{r7, pc}

08005bd0 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	b088      	sub	sp, #32
 8005bd4:	af02      	add	r7, sp, #8
 8005bd6:	60f8      	str	r0, [r7, #12]
 8005bd8:	60b9      	str	r1, [r7, #8]
 8005bda:	603b      	str	r3, [r7, #0]
 8005bdc:	4613      	mov	r3, r2
 8005bde:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005be6:	b2db      	uxtb	r3, r3
 8005be8:	2b01      	cmp	r3, #1
 8005bea:	d001      	beq.n	8005bf0 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8005bec:	2302      	movs	r3, #2
 8005bee:	e104      	b.n	8005dfa <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8005bf0:	68bb      	ldr	r3, [r7, #8]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d002      	beq.n	8005bfc <HAL_SPI_Receive+0x2c>
 8005bf6:	88fb      	ldrh	r3, [r7, #6]
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d101      	bne.n	8005c00 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8005bfc:	2301      	movs	r3, #1
 8005bfe:	e0fc      	b.n	8005dfa <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	685b      	ldr	r3, [r3, #4]
 8005c04:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005c08:	d112      	bne.n	8005c30 <HAL_SPI_Receive+0x60>
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	689b      	ldr	r3, [r3, #8]
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d10e      	bne.n	8005c30 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	2204      	movs	r2, #4
 8005c16:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005c1a:	88fa      	ldrh	r2, [r7, #6]
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	9300      	str	r3, [sp, #0]
 8005c20:	4613      	mov	r3, r2
 8005c22:	68ba      	ldr	r2, [r7, #8]
 8005c24:	68b9      	ldr	r1, [r7, #8]
 8005c26:	68f8      	ldr	r0, [r7, #12]
 8005c28:	f000 f8eb 	bl	8005e02 <HAL_SPI_TransmitReceive>
 8005c2c:	4603      	mov	r3, r0
 8005c2e:	e0e4      	b.n	8005dfa <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005c30:	f7fd f942 	bl	8002eb8 <HAL_GetTick>
 8005c34:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005c3c:	2b01      	cmp	r3, #1
 8005c3e:	d101      	bne.n	8005c44 <HAL_SPI_Receive+0x74>
 8005c40:	2302      	movs	r3, #2
 8005c42:	e0da      	b.n	8005dfa <HAL_SPI_Receive+0x22a>
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	2201      	movs	r2, #1
 8005c48:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	2204      	movs	r2, #4
 8005c50:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	2200      	movs	r2, #0
 8005c58:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	68ba      	ldr	r2, [r7, #8]
 8005c5e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	88fa      	ldrh	r2, [r7, #6]
 8005c64:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	88fa      	ldrh	r2, [r7, #6]
 8005c6a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	2200      	movs	r2, #0
 8005c70:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	2200      	movs	r2, #0
 8005c76:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	2200      	movs	r2, #0
 8005c82:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	2200      	movs	r2, #0
 8005c88:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	689b      	ldr	r3, [r3, #8]
 8005c8e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c92:	d10f      	bne.n	8005cb4 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	681a      	ldr	r2, [r3, #0]
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005ca2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	681a      	ldr	r2, [r3, #0]
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005cb2:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cbe:	2b40      	cmp	r3, #64	@ 0x40
 8005cc0:	d007      	beq.n	8005cd2 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	681a      	ldr	r2, [r3, #0]
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005cd0:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	68db      	ldr	r3, [r3, #12]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d170      	bne.n	8005dbc <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005cda:	e035      	b.n	8005d48 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	689b      	ldr	r3, [r3, #8]
 8005ce2:	f003 0301 	and.w	r3, r3, #1
 8005ce6:	2b01      	cmp	r3, #1
 8005ce8:	d115      	bne.n	8005d16 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f103 020c 	add.w	r2, r3, #12
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cf6:	7812      	ldrb	r2, [r2, #0]
 8005cf8:	b2d2      	uxtb	r2, r2
 8005cfa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d00:	1c5a      	adds	r2, r3, #1
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d0a:	b29b      	uxth	r3, r3
 8005d0c:	3b01      	subs	r3, #1
 8005d0e:	b29a      	uxth	r2, r3
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005d14:	e018      	b.n	8005d48 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005d16:	f7fd f8cf 	bl	8002eb8 <HAL_GetTick>
 8005d1a:	4602      	mov	r2, r0
 8005d1c:	697b      	ldr	r3, [r7, #20]
 8005d1e:	1ad3      	subs	r3, r2, r3
 8005d20:	683a      	ldr	r2, [r7, #0]
 8005d22:	429a      	cmp	r2, r3
 8005d24:	d803      	bhi.n	8005d2e <HAL_SPI_Receive+0x15e>
 8005d26:	683b      	ldr	r3, [r7, #0]
 8005d28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d2c:	d102      	bne.n	8005d34 <HAL_SPI_Receive+0x164>
 8005d2e:	683b      	ldr	r3, [r7, #0]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d109      	bne.n	8005d48 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	2201      	movs	r2, #1
 8005d38:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	2200      	movs	r2, #0
 8005d40:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005d44:	2303      	movs	r3, #3
 8005d46:	e058      	b.n	8005dfa <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d4c:	b29b      	uxth	r3, r3
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d1c4      	bne.n	8005cdc <HAL_SPI_Receive+0x10c>
 8005d52:	e038      	b.n	8005dc6 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	689b      	ldr	r3, [r3, #8]
 8005d5a:	f003 0301 	and.w	r3, r3, #1
 8005d5e:	2b01      	cmp	r3, #1
 8005d60:	d113      	bne.n	8005d8a <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	68da      	ldr	r2, [r3, #12]
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d6c:	b292      	uxth	r2, r2
 8005d6e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d74:	1c9a      	adds	r2, r3, #2
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d7e:	b29b      	uxth	r3, r3
 8005d80:	3b01      	subs	r3, #1
 8005d82:	b29a      	uxth	r2, r3
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005d88:	e018      	b.n	8005dbc <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005d8a:	f7fd f895 	bl	8002eb8 <HAL_GetTick>
 8005d8e:	4602      	mov	r2, r0
 8005d90:	697b      	ldr	r3, [r7, #20]
 8005d92:	1ad3      	subs	r3, r2, r3
 8005d94:	683a      	ldr	r2, [r7, #0]
 8005d96:	429a      	cmp	r2, r3
 8005d98:	d803      	bhi.n	8005da2 <HAL_SPI_Receive+0x1d2>
 8005d9a:	683b      	ldr	r3, [r7, #0]
 8005d9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005da0:	d102      	bne.n	8005da8 <HAL_SPI_Receive+0x1d8>
 8005da2:	683b      	ldr	r3, [r7, #0]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d109      	bne.n	8005dbc <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	2201      	movs	r2, #1
 8005dac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	2200      	movs	r2, #0
 8005db4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005db8:	2303      	movs	r3, #3
 8005dba:	e01e      	b.n	8005dfa <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005dc0:	b29b      	uxth	r3, r3
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d1c6      	bne.n	8005d54 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005dc6:	697a      	ldr	r2, [r7, #20]
 8005dc8:	6839      	ldr	r1, [r7, #0]
 8005dca:	68f8      	ldr	r0, [r7, #12]
 8005dcc:	f000 fa58 	bl	8006280 <SPI_EndRxTransaction>
 8005dd0:	4603      	mov	r3, r0
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d002      	beq.n	8005ddc <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	2220      	movs	r2, #32
 8005dda:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	2201      	movs	r2, #1
 8005de0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	2200      	movs	r2, #0
 8005de8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d001      	beq.n	8005df8 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8005df4:	2301      	movs	r3, #1
 8005df6:	e000      	b.n	8005dfa <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8005df8:	2300      	movs	r3, #0
  }
}
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	3718      	adds	r7, #24
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	bd80      	pop	{r7, pc}

08005e02 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005e02:	b580      	push	{r7, lr}
 8005e04:	b08a      	sub	sp, #40	@ 0x28
 8005e06:	af00      	add	r7, sp, #0
 8005e08:	60f8      	str	r0, [r7, #12]
 8005e0a:	60b9      	str	r1, [r7, #8]
 8005e0c:	607a      	str	r2, [r7, #4]
 8005e0e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005e10:	2301      	movs	r3, #1
 8005e12:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005e14:	f7fd f850 	bl	8002eb8 <HAL_GetTick>
 8005e18:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005e20:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	685b      	ldr	r3, [r3, #4]
 8005e26:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005e28:	887b      	ldrh	r3, [r7, #2]
 8005e2a:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005e2c:	7ffb      	ldrb	r3, [r7, #31]
 8005e2e:	2b01      	cmp	r3, #1
 8005e30:	d00c      	beq.n	8005e4c <HAL_SPI_TransmitReceive+0x4a>
 8005e32:	69bb      	ldr	r3, [r7, #24]
 8005e34:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005e38:	d106      	bne.n	8005e48 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	689b      	ldr	r3, [r3, #8]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d102      	bne.n	8005e48 <HAL_SPI_TransmitReceive+0x46>
 8005e42:	7ffb      	ldrb	r3, [r7, #31]
 8005e44:	2b04      	cmp	r3, #4
 8005e46:	d001      	beq.n	8005e4c <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005e48:	2302      	movs	r3, #2
 8005e4a:	e17f      	b.n	800614c <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005e4c:	68bb      	ldr	r3, [r7, #8]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d005      	beq.n	8005e5e <HAL_SPI_TransmitReceive+0x5c>
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d002      	beq.n	8005e5e <HAL_SPI_TransmitReceive+0x5c>
 8005e58:	887b      	ldrh	r3, [r7, #2]
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d101      	bne.n	8005e62 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8005e5e:	2301      	movs	r3, #1
 8005e60:	e174      	b.n	800614c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005e68:	2b01      	cmp	r3, #1
 8005e6a:	d101      	bne.n	8005e70 <HAL_SPI_TransmitReceive+0x6e>
 8005e6c:	2302      	movs	r3, #2
 8005e6e:	e16d      	b.n	800614c <HAL_SPI_TransmitReceive+0x34a>
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	2201      	movs	r2, #1
 8005e74:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005e7e:	b2db      	uxtb	r3, r3
 8005e80:	2b04      	cmp	r3, #4
 8005e82:	d003      	beq.n	8005e8c <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	2205      	movs	r2, #5
 8005e88:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	2200      	movs	r2, #0
 8005e90:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	687a      	ldr	r2, [r7, #4]
 8005e96:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	887a      	ldrh	r2, [r7, #2]
 8005e9c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	887a      	ldrh	r2, [r7, #2]
 8005ea2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	68ba      	ldr	r2, [r7, #8]
 8005ea8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	887a      	ldrh	r2, [r7, #2]
 8005eae:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	887a      	ldrh	r2, [r7, #2]
 8005eb4:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	2200      	movs	r2, #0
 8005eba:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ecc:	2b40      	cmp	r3, #64	@ 0x40
 8005ece:	d007      	beq.n	8005ee0 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	681a      	ldr	r2, [r3, #0]
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005ede:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	68db      	ldr	r3, [r3, #12]
 8005ee4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005ee8:	d17e      	bne.n	8005fe8 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	685b      	ldr	r3, [r3, #4]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d002      	beq.n	8005ef8 <HAL_SPI_TransmitReceive+0xf6>
 8005ef2:	8afb      	ldrh	r3, [r7, #22]
 8005ef4:	2b01      	cmp	r3, #1
 8005ef6:	d16c      	bne.n	8005fd2 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005efc:	881a      	ldrh	r2, [r3, #0]
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f08:	1c9a      	adds	r2, r3, #2
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005f12:	b29b      	uxth	r3, r3
 8005f14:	3b01      	subs	r3, #1
 8005f16:	b29a      	uxth	r2, r3
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005f1c:	e059      	b.n	8005fd2 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	689b      	ldr	r3, [r3, #8]
 8005f24:	f003 0302 	and.w	r3, r3, #2
 8005f28:	2b02      	cmp	r3, #2
 8005f2a:	d11b      	bne.n	8005f64 <HAL_SPI_TransmitReceive+0x162>
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005f30:	b29b      	uxth	r3, r3
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d016      	beq.n	8005f64 <HAL_SPI_TransmitReceive+0x162>
 8005f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f38:	2b01      	cmp	r3, #1
 8005f3a:	d113      	bne.n	8005f64 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f40:	881a      	ldrh	r2, [r3, #0]
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f4c:	1c9a      	adds	r2, r3, #2
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005f56:	b29b      	uxth	r3, r3
 8005f58:	3b01      	subs	r3, #1
 8005f5a:	b29a      	uxth	r2, r3
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005f60:	2300      	movs	r3, #0
 8005f62:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	689b      	ldr	r3, [r3, #8]
 8005f6a:	f003 0301 	and.w	r3, r3, #1
 8005f6e:	2b01      	cmp	r3, #1
 8005f70:	d119      	bne.n	8005fa6 <HAL_SPI_TransmitReceive+0x1a4>
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f76:	b29b      	uxth	r3, r3
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d014      	beq.n	8005fa6 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	68da      	ldr	r2, [r3, #12]
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f86:	b292      	uxth	r2, r2
 8005f88:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f8e:	1c9a      	adds	r2, r3, #2
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f98:	b29b      	uxth	r3, r3
 8005f9a:	3b01      	subs	r3, #1
 8005f9c:	b29a      	uxth	r2, r3
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005fa2:	2301      	movs	r3, #1
 8005fa4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005fa6:	f7fc ff87 	bl	8002eb8 <HAL_GetTick>
 8005faa:	4602      	mov	r2, r0
 8005fac:	6a3b      	ldr	r3, [r7, #32]
 8005fae:	1ad3      	subs	r3, r2, r3
 8005fb0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005fb2:	429a      	cmp	r2, r3
 8005fb4:	d80d      	bhi.n	8005fd2 <HAL_SPI_TransmitReceive+0x1d0>
 8005fb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fbc:	d009      	beq.n	8005fd2 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	2201      	movs	r2, #1
 8005fc2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	2200      	movs	r2, #0
 8005fca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005fce:	2303      	movs	r3, #3
 8005fd0:	e0bc      	b.n	800614c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005fd6:	b29b      	uxth	r3, r3
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d1a0      	bne.n	8005f1e <HAL_SPI_TransmitReceive+0x11c>
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005fe0:	b29b      	uxth	r3, r3
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d19b      	bne.n	8005f1e <HAL_SPI_TransmitReceive+0x11c>
 8005fe6:	e082      	b.n	80060ee <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	685b      	ldr	r3, [r3, #4]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d002      	beq.n	8005ff6 <HAL_SPI_TransmitReceive+0x1f4>
 8005ff0:	8afb      	ldrh	r3, [r7, #22]
 8005ff2:	2b01      	cmp	r3, #1
 8005ff4:	d171      	bne.n	80060da <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	330c      	adds	r3, #12
 8006000:	7812      	ldrb	r2, [r2, #0]
 8006002:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006008:	1c5a      	adds	r2, r3, #1
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006012:	b29b      	uxth	r3, r3
 8006014:	3b01      	subs	r3, #1
 8006016:	b29a      	uxth	r2, r3
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800601c:	e05d      	b.n	80060da <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	689b      	ldr	r3, [r3, #8]
 8006024:	f003 0302 	and.w	r3, r3, #2
 8006028:	2b02      	cmp	r3, #2
 800602a:	d11c      	bne.n	8006066 <HAL_SPI_TransmitReceive+0x264>
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006030:	b29b      	uxth	r3, r3
 8006032:	2b00      	cmp	r3, #0
 8006034:	d017      	beq.n	8006066 <HAL_SPI_TransmitReceive+0x264>
 8006036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006038:	2b01      	cmp	r3, #1
 800603a:	d114      	bne.n	8006066 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	330c      	adds	r3, #12
 8006046:	7812      	ldrb	r2, [r2, #0]
 8006048:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800604e:	1c5a      	adds	r2, r3, #1
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006058:	b29b      	uxth	r3, r3
 800605a:	3b01      	subs	r3, #1
 800605c:	b29a      	uxth	r2, r3
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006062:	2300      	movs	r3, #0
 8006064:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	689b      	ldr	r3, [r3, #8]
 800606c:	f003 0301 	and.w	r3, r3, #1
 8006070:	2b01      	cmp	r3, #1
 8006072:	d119      	bne.n	80060a8 <HAL_SPI_TransmitReceive+0x2a6>
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006078:	b29b      	uxth	r3, r3
 800607a:	2b00      	cmp	r3, #0
 800607c:	d014      	beq.n	80060a8 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	68da      	ldr	r2, [r3, #12]
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006088:	b2d2      	uxtb	r2, r2
 800608a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006090:	1c5a      	adds	r2, r3, #1
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800609a:	b29b      	uxth	r3, r3
 800609c:	3b01      	subs	r3, #1
 800609e:	b29a      	uxth	r2, r3
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80060a4:	2301      	movs	r3, #1
 80060a6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80060a8:	f7fc ff06 	bl	8002eb8 <HAL_GetTick>
 80060ac:	4602      	mov	r2, r0
 80060ae:	6a3b      	ldr	r3, [r7, #32]
 80060b0:	1ad3      	subs	r3, r2, r3
 80060b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80060b4:	429a      	cmp	r2, r3
 80060b6:	d803      	bhi.n	80060c0 <HAL_SPI_TransmitReceive+0x2be>
 80060b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060be:	d102      	bne.n	80060c6 <HAL_SPI_TransmitReceive+0x2c4>
 80060c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d109      	bne.n	80060da <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	2201      	movs	r2, #1
 80060ca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	2200      	movs	r2, #0
 80060d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80060d6:	2303      	movs	r3, #3
 80060d8:	e038      	b.n	800614c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80060de:	b29b      	uxth	r3, r3
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d19c      	bne.n	800601e <HAL_SPI_TransmitReceive+0x21c>
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80060e8:	b29b      	uxth	r3, r3
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d197      	bne.n	800601e <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80060ee:	6a3a      	ldr	r2, [r7, #32]
 80060f0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80060f2:	68f8      	ldr	r0, [r7, #12]
 80060f4:	f000 f92a 	bl	800634c <SPI_EndRxTxTransaction>
 80060f8:	4603      	mov	r3, r0
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d008      	beq.n	8006110 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	2220      	movs	r2, #32
 8006102:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	2200      	movs	r2, #0
 8006108:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800610c:	2301      	movs	r3, #1
 800610e:	e01d      	b.n	800614c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	689b      	ldr	r3, [r3, #8]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d10a      	bne.n	800612e <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006118:	2300      	movs	r3, #0
 800611a:	613b      	str	r3, [r7, #16]
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	68db      	ldr	r3, [r3, #12]
 8006122:	613b      	str	r3, [r7, #16]
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	689b      	ldr	r3, [r3, #8]
 800612a:	613b      	str	r3, [r7, #16]
 800612c:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	2201      	movs	r2, #1
 8006132:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	2200      	movs	r2, #0
 800613a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006142:	2b00      	cmp	r3, #0
 8006144:	d001      	beq.n	800614a <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8006146:	2301      	movs	r3, #1
 8006148:	e000      	b.n	800614c <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800614a:	2300      	movs	r3, #0
  }
}
 800614c:	4618      	mov	r0, r3
 800614e:	3728      	adds	r7, #40	@ 0x28
 8006150:	46bd      	mov	sp, r7
 8006152:	bd80      	pop	{r7, pc}

08006154 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8006154:	b480      	push	{r7}
 8006156:	b083      	sub	sp, #12
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006162:	b2db      	uxtb	r3, r3
}
 8006164:	4618      	mov	r0, r3
 8006166:	370c      	adds	r7, #12
 8006168:	46bd      	mov	sp, r7
 800616a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616e:	4770      	bx	lr

08006170 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006170:	b580      	push	{r7, lr}
 8006172:	b088      	sub	sp, #32
 8006174:	af00      	add	r7, sp, #0
 8006176:	60f8      	str	r0, [r7, #12]
 8006178:	60b9      	str	r1, [r7, #8]
 800617a:	603b      	str	r3, [r7, #0]
 800617c:	4613      	mov	r3, r2
 800617e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006180:	f7fc fe9a 	bl	8002eb8 <HAL_GetTick>
 8006184:	4602      	mov	r2, r0
 8006186:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006188:	1a9b      	subs	r3, r3, r2
 800618a:	683a      	ldr	r2, [r7, #0]
 800618c:	4413      	add	r3, r2
 800618e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006190:	f7fc fe92 	bl	8002eb8 <HAL_GetTick>
 8006194:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006196:	4b39      	ldr	r3, [pc, #228]	@ (800627c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	015b      	lsls	r3, r3, #5
 800619c:	0d1b      	lsrs	r3, r3, #20
 800619e:	69fa      	ldr	r2, [r7, #28]
 80061a0:	fb02 f303 	mul.w	r3, r2, r3
 80061a4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80061a6:	e055      	b.n	8006254 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061ae:	d051      	beq.n	8006254 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80061b0:	f7fc fe82 	bl	8002eb8 <HAL_GetTick>
 80061b4:	4602      	mov	r2, r0
 80061b6:	69bb      	ldr	r3, [r7, #24]
 80061b8:	1ad3      	subs	r3, r2, r3
 80061ba:	69fa      	ldr	r2, [r7, #28]
 80061bc:	429a      	cmp	r2, r3
 80061be:	d902      	bls.n	80061c6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80061c0:	69fb      	ldr	r3, [r7, #28]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d13d      	bne.n	8006242 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	685a      	ldr	r2, [r3, #4]
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80061d4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	685b      	ldr	r3, [r3, #4]
 80061da:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80061de:	d111      	bne.n	8006204 <SPI_WaitFlagStateUntilTimeout+0x94>
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	689b      	ldr	r3, [r3, #8]
 80061e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80061e8:	d004      	beq.n	80061f4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	689b      	ldr	r3, [r3, #8]
 80061ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80061f2:	d107      	bne.n	8006204 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	681a      	ldr	r2, [r3, #0]
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006202:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006208:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800620c:	d10f      	bne.n	800622e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	681a      	ldr	r2, [r3, #0]
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800621c:	601a      	str	r2, [r3, #0]
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	681a      	ldr	r2, [r3, #0]
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800622c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	2201      	movs	r2, #1
 8006232:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	2200      	movs	r2, #0
 800623a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800623e:	2303      	movs	r3, #3
 8006240:	e018      	b.n	8006274 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006242:	697b      	ldr	r3, [r7, #20]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d102      	bne.n	800624e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8006248:	2300      	movs	r3, #0
 800624a:	61fb      	str	r3, [r7, #28]
 800624c:	e002      	b.n	8006254 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800624e:	697b      	ldr	r3, [r7, #20]
 8006250:	3b01      	subs	r3, #1
 8006252:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	689a      	ldr	r2, [r3, #8]
 800625a:	68bb      	ldr	r3, [r7, #8]
 800625c:	4013      	ands	r3, r2
 800625e:	68ba      	ldr	r2, [r7, #8]
 8006260:	429a      	cmp	r2, r3
 8006262:	bf0c      	ite	eq
 8006264:	2301      	moveq	r3, #1
 8006266:	2300      	movne	r3, #0
 8006268:	b2db      	uxtb	r3, r3
 800626a:	461a      	mov	r2, r3
 800626c:	79fb      	ldrb	r3, [r7, #7]
 800626e:	429a      	cmp	r2, r3
 8006270:	d19a      	bne.n	80061a8 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8006272:	2300      	movs	r3, #0
}
 8006274:	4618      	mov	r0, r3
 8006276:	3720      	adds	r7, #32
 8006278:	46bd      	mov	sp, r7
 800627a:	bd80      	pop	{r7, pc}
 800627c:	20000028 	.word	0x20000028

08006280 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006280:	b580      	push	{r7, lr}
 8006282:	b086      	sub	sp, #24
 8006284:	af02      	add	r7, sp, #8
 8006286:	60f8      	str	r0, [r7, #12]
 8006288:	60b9      	str	r1, [r7, #8]
 800628a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	685b      	ldr	r3, [r3, #4]
 8006290:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006294:	d111      	bne.n	80062ba <SPI_EndRxTransaction+0x3a>
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	689b      	ldr	r3, [r3, #8]
 800629a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800629e:	d004      	beq.n	80062aa <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	689b      	ldr	r3, [r3, #8]
 80062a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80062a8:	d107      	bne.n	80062ba <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	681a      	ldr	r2, [r3, #0]
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80062b8:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	685b      	ldr	r3, [r3, #4]
 80062be:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80062c2:	d12a      	bne.n	800631a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	689b      	ldr	r3, [r3, #8]
 80062c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80062cc:	d012      	beq.n	80062f4 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	9300      	str	r3, [sp, #0]
 80062d2:	68bb      	ldr	r3, [r7, #8]
 80062d4:	2200      	movs	r2, #0
 80062d6:	2180      	movs	r1, #128	@ 0x80
 80062d8:	68f8      	ldr	r0, [r7, #12]
 80062da:	f7ff ff49 	bl	8006170 <SPI_WaitFlagStateUntilTimeout>
 80062de:	4603      	mov	r3, r0
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d02d      	beq.n	8006340 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062e8:	f043 0220 	orr.w	r2, r3, #32
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80062f0:	2303      	movs	r3, #3
 80062f2:	e026      	b.n	8006342 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	9300      	str	r3, [sp, #0]
 80062f8:	68bb      	ldr	r3, [r7, #8]
 80062fa:	2200      	movs	r2, #0
 80062fc:	2101      	movs	r1, #1
 80062fe:	68f8      	ldr	r0, [r7, #12]
 8006300:	f7ff ff36 	bl	8006170 <SPI_WaitFlagStateUntilTimeout>
 8006304:	4603      	mov	r3, r0
 8006306:	2b00      	cmp	r3, #0
 8006308:	d01a      	beq.n	8006340 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800630e:	f043 0220 	orr.w	r2, r3, #32
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8006316:	2303      	movs	r3, #3
 8006318:	e013      	b.n	8006342 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	9300      	str	r3, [sp, #0]
 800631e:	68bb      	ldr	r3, [r7, #8]
 8006320:	2200      	movs	r2, #0
 8006322:	2101      	movs	r1, #1
 8006324:	68f8      	ldr	r0, [r7, #12]
 8006326:	f7ff ff23 	bl	8006170 <SPI_WaitFlagStateUntilTimeout>
 800632a:	4603      	mov	r3, r0
 800632c:	2b00      	cmp	r3, #0
 800632e:	d007      	beq.n	8006340 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006334:	f043 0220 	orr.w	r2, r3, #32
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800633c:	2303      	movs	r3, #3
 800633e:	e000      	b.n	8006342 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8006340:	2300      	movs	r3, #0
}
 8006342:	4618      	mov	r0, r3
 8006344:	3710      	adds	r7, #16
 8006346:	46bd      	mov	sp, r7
 8006348:	bd80      	pop	{r7, pc}
	...

0800634c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800634c:	b580      	push	{r7, lr}
 800634e:	b088      	sub	sp, #32
 8006350:	af02      	add	r7, sp, #8
 8006352:	60f8      	str	r0, [r7, #12]
 8006354:	60b9      	str	r1, [r7, #8]
 8006356:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	9300      	str	r3, [sp, #0]
 800635c:	68bb      	ldr	r3, [r7, #8]
 800635e:	2201      	movs	r2, #1
 8006360:	2102      	movs	r1, #2
 8006362:	68f8      	ldr	r0, [r7, #12]
 8006364:	f7ff ff04 	bl	8006170 <SPI_WaitFlagStateUntilTimeout>
 8006368:	4603      	mov	r3, r0
 800636a:	2b00      	cmp	r3, #0
 800636c:	d007      	beq.n	800637e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006372:	f043 0220 	orr.w	r2, r3, #32
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800637a:	2303      	movs	r3, #3
 800637c:	e032      	b.n	80063e4 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800637e:	4b1b      	ldr	r3, [pc, #108]	@ (80063ec <SPI_EndRxTxTransaction+0xa0>)
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	4a1b      	ldr	r2, [pc, #108]	@ (80063f0 <SPI_EndRxTxTransaction+0xa4>)
 8006384:	fba2 2303 	umull	r2, r3, r2, r3
 8006388:	0d5b      	lsrs	r3, r3, #21
 800638a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800638e:	fb02 f303 	mul.w	r3, r2, r3
 8006392:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	685b      	ldr	r3, [r3, #4]
 8006398:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800639c:	d112      	bne.n	80063c4 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	9300      	str	r3, [sp, #0]
 80063a2:	68bb      	ldr	r3, [r7, #8]
 80063a4:	2200      	movs	r2, #0
 80063a6:	2180      	movs	r1, #128	@ 0x80
 80063a8:	68f8      	ldr	r0, [r7, #12]
 80063aa:	f7ff fee1 	bl	8006170 <SPI_WaitFlagStateUntilTimeout>
 80063ae:	4603      	mov	r3, r0
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d016      	beq.n	80063e2 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063b8:	f043 0220 	orr.w	r2, r3, #32
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80063c0:	2303      	movs	r3, #3
 80063c2:	e00f      	b.n	80063e4 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80063c4:	697b      	ldr	r3, [r7, #20]
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d00a      	beq.n	80063e0 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80063ca:	697b      	ldr	r3, [r7, #20]
 80063cc:	3b01      	subs	r3, #1
 80063ce:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	689b      	ldr	r3, [r3, #8]
 80063d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063da:	2b80      	cmp	r3, #128	@ 0x80
 80063dc:	d0f2      	beq.n	80063c4 <SPI_EndRxTxTransaction+0x78>
 80063de:	e000      	b.n	80063e2 <SPI_EndRxTxTransaction+0x96>
        break;
 80063e0:	bf00      	nop
  }

  return HAL_OK;
 80063e2:	2300      	movs	r3, #0
}
 80063e4:	4618      	mov	r0, r3
 80063e6:	3718      	adds	r7, #24
 80063e8:	46bd      	mov	sp, r7
 80063ea:	bd80      	pop	{r7, pc}
 80063ec:	20000028 	.word	0x20000028
 80063f0:	165e9f81 	.word	0x165e9f81

080063f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80063f4:	b580      	push	{r7, lr}
 80063f6:	b082      	sub	sp, #8
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d101      	bne.n	8006406 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006402:	2301      	movs	r3, #1
 8006404:	e041      	b.n	800648a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800640c:	b2db      	uxtb	r3, r3
 800640e:	2b00      	cmp	r3, #0
 8006410:	d106      	bne.n	8006420 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2200      	movs	r2, #0
 8006416:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800641a:	6878      	ldr	r0, [r7, #4]
 800641c:	f000 f839 	bl	8006492 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2202      	movs	r2, #2
 8006424:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681a      	ldr	r2, [r3, #0]
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	3304      	adds	r3, #4
 8006430:	4619      	mov	r1, r3
 8006432:	4610      	mov	r0, r2
 8006434:	f000 f9c0 	bl	80067b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2201      	movs	r2, #1
 800643c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2201      	movs	r2, #1
 8006444:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2201      	movs	r2, #1
 800644c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2201      	movs	r2, #1
 8006454:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2201      	movs	r2, #1
 800645c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2201      	movs	r2, #1
 8006464:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2201      	movs	r2, #1
 800646c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2201      	movs	r2, #1
 8006474:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2201      	movs	r2, #1
 800647c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2201      	movs	r2, #1
 8006484:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006488:	2300      	movs	r3, #0
}
 800648a:	4618      	mov	r0, r3
 800648c:	3708      	adds	r7, #8
 800648e:	46bd      	mov	sp, r7
 8006490:	bd80      	pop	{r7, pc}

08006492 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006492:	b480      	push	{r7}
 8006494:	b083      	sub	sp, #12
 8006496:	af00      	add	r7, sp, #0
 8006498:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800649a:	bf00      	nop
 800649c:	370c      	adds	r7, #12
 800649e:	46bd      	mov	sp, r7
 80064a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a4:	4770      	bx	lr
	...

080064a8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80064a8:	b480      	push	{r7}
 80064aa:	b085      	sub	sp, #20
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80064b6:	b2db      	uxtb	r3, r3
 80064b8:	2b01      	cmp	r3, #1
 80064ba:	d001      	beq.n	80064c0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80064bc:	2301      	movs	r3, #1
 80064be:	e04e      	b.n	800655e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2202      	movs	r2, #2
 80064c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	68da      	ldr	r2, [r3, #12]
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f042 0201 	orr.w	r2, r2, #1
 80064d6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	4a23      	ldr	r2, [pc, #140]	@ (800656c <HAL_TIM_Base_Start_IT+0xc4>)
 80064de:	4293      	cmp	r3, r2
 80064e0:	d022      	beq.n	8006528 <HAL_TIM_Base_Start_IT+0x80>
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064ea:	d01d      	beq.n	8006528 <HAL_TIM_Base_Start_IT+0x80>
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	4a1f      	ldr	r2, [pc, #124]	@ (8006570 <HAL_TIM_Base_Start_IT+0xc8>)
 80064f2:	4293      	cmp	r3, r2
 80064f4:	d018      	beq.n	8006528 <HAL_TIM_Base_Start_IT+0x80>
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	4a1e      	ldr	r2, [pc, #120]	@ (8006574 <HAL_TIM_Base_Start_IT+0xcc>)
 80064fc:	4293      	cmp	r3, r2
 80064fe:	d013      	beq.n	8006528 <HAL_TIM_Base_Start_IT+0x80>
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	4a1c      	ldr	r2, [pc, #112]	@ (8006578 <HAL_TIM_Base_Start_IT+0xd0>)
 8006506:	4293      	cmp	r3, r2
 8006508:	d00e      	beq.n	8006528 <HAL_TIM_Base_Start_IT+0x80>
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	4a1b      	ldr	r2, [pc, #108]	@ (800657c <HAL_TIM_Base_Start_IT+0xd4>)
 8006510:	4293      	cmp	r3, r2
 8006512:	d009      	beq.n	8006528 <HAL_TIM_Base_Start_IT+0x80>
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	4a19      	ldr	r2, [pc, #100]	@ (8006580 <HAL_TIM_Base_Start_IT+0xd8>)
 800651a:	4293      	cmp	r3, r2
 800651c:	d004      	beq.n	8006528 <HAL_TIM_Base_Start_IT+0x80>
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	4a18      	ldr	r2, [pc, #96]	@ (8006584 <HAL_TIM_Base_Start_IT+0xdc>)
 8006524:	4293      	cmp	r3, r2
 8006526:	d111      	bne.n	800654c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	689b      	ldr	r3, [r3, #8]
 800652e:	f003 0307 	and.w	r3, r3, #7
 8006532:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	2b06      	cmp	r3, #6
 8006538:	d010      	beq.n	800655c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	681a      	ldr	r2, [r3, #0]
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f042 0201 	orr.w	r2, r2, #1
 8006548:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800654a:	e007      	b.n	800655c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	681a      	ldr	r2, [r3, #0]
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f042 0201 	orr.w	r2, r2, #1
 800655a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800655c:	2300      	movs	r3, #0
}
 800655e:	4618      	mov	r0, r3
 8006560:	3714      	adds	r7, #20
 8006562:	46bd      	mov	sp, r7
 8006564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006568:	4770      	bx	lr
 800656a:	bf00      	nop
 800656c:	40010000 	.word	0x40010000
 8006570:	40000400 	.word	0x40000400
 8006574:	40000800 	.word	0x40000800
 8006578:	40000c00 	.word	0x40000c00
 800657c:	40010400 	.word	0x40010400
 8006580:	40014000 	.word	0x40014000
 8006584:	40001800 	.word	0x40001800

08006588 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006588:	b580      	push	{r7, lr}
 800658a:	b084      	sub	sp, #16
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	68db      	ldr	r3, [r3, #12]
 8006596:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	691b      	ldr	r3, [r3, #16]
 800659e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80065a0:	68bb      	ldr	r3, [r7, #8]
 80065a2:	f003 0302 	and.w	r3, r3, #2
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d020      	beq.n	80065ec <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	f003 0302 	and.w	r3, r3, #2
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d01b      	beq.n	80065ec <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f06f 0202 	mvn.w	r2, #2
 80065bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2201      	movs	r2, #1
 80065c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	699b      	ldr	r3, [r3, #24]
 80065ca:	f003 0303 	and.w	r3, r3, #3
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d003      	beq.n	80065da <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80065d2:	6878      	ldr	r0, [r7, #4]
 80065d4:	f000 f8d2 	bl	800677c <HAL_TIM_IC_CaptureCallback>
 80065d8:	e005      	b.n	80065e6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80065da:	6878      	ldr	r0, [r7, #4]
 80065dc:	f000 f8c4 	bl	8006768 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065e0:	6878      	ldr	r0, [r7, #4]
 80065e2:	f000 f8d5 	bl	8006790 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2200      	movs	r2, #0
 80065ea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80065ec:	68bb      	ldr	r3, [r7, #8]
 80065ee:	f003 0304 	and.w	r3, r3, #4
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d020      	beq.n	8006638 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	f003 0304 	and.w	r3, r3, #4
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d01b      	beq.n	8006638 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f06f 0204 	mvn.w	r2, #4
 8006608:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	2202      	movs	r2, #2
 800660e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	699b      	ldr	r3, [r3, #24]
 8006616:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800661a:	2b00      	cmp	r3, #0
 800661c:	d003      	beq.n	8006626 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800661e:	6878      	ldr	r0, [r7, #4]
 8006620:	f000 f8ac 	bl	800677c <HAL_TIM_IC_CaptureCallback>
 8006624:	e005      	b.n	8006632 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006626:	6878      	ldr	r0, [r7, #4]
 8006628:	f000 f89e 	bl	8006768 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800662c:	6878      	ldr	r0, [r7, #4]
 800662e:	f000 f8af 	bl	8006790 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	2200      	movs	r2, #0
 8006636:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006638:	68bb      	ldr	r3, [r7, #8]
 800663a:	f003 0308 	and.w	r3, r3, #8
 800663e:	2b00      	cmp	r3, #0
 8006640:	d020      	beq.n	8006684 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	f003 0308 	and.w	r3, r3, #8
 8006648:	2b00      	cmp	r3, #0
 800664a:	d01b      	beq.n	8006684 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f06f 0208 	mvn.w	r2, #8
 8006654:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	2204      	movs	r2, #4
 800665a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	69db      	ldr	r3, [r3, #28]
 8006662:	f003 0303 	and.w	r3, r3, #3
 8006666:	2b00      	cmp	r3, #0
 8006668:	d003      	beq.n	8006672 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800666a:	6878      	ldr	r0, [r7, #4]
 800666c:	f000 f886 	bl	800677c <HAL_TIM_IC_CaptureCallback>
 8006670:	e005      	b.n	800667e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006672:	6878      	ldr	r0, [r7, #4]
 8006674:	f000 f878 	bl	8006768 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006678:	6878      	ldr	r0, [r7, #4]
 800667a:	f000 f889 	bl	8006790 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	2200      	movs	r2, #0
 8006682:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006684:	68bb      	ldr	r3, [r7, #8]
 8006686:	f003 0310 	and.w	r3, r3, #16
 800668a:	2b00      	cmp	r3, #0
 800668c:	d020      	beq.n	80066d0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	f003 0310 	and.w	r3, r3, #16
 8006694:	2b00      	cmp	r3, #0
 8006696:	d01b      	beq.n	80066d0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f06f 0210 	mvn.w	r2, #16
 80066a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	2208      	movs	r2, #8
 80066a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	69db      	ldr	r3, [r3, #28]
 80066ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d003      	beq.n	80066be <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80066b6:	6878      	ldr	r0, [r7, #4]
 80066b8:	f000 f860 	bl	800677c <HAL_TIM_IC_CaptureCallback>
 80066bc:	e005      	b.n	80066ca <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80066be:	6878      	ldr	r0, [r7, #4]
 80066c0:	f000 f852 	bl	8006768 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066c4:	6878      	ldr	r0, [r7, #4]
 80066c6:	f000 f863 	bl	8006790 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	2200      	movs	r2, #0
 80066ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80066d0:	68bb      	ldr	r3, [r7, #8]
 80066d2:	f003 0301 	and.w	r3, r3, #1
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d00c      	beq.n	80066f4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	f003 0301 	and.w	r3, r3, #1
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d007      	beq.n	80066f4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f06f 0201 	mvn.w	r2, #1
 80066ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80066ee:	6878      	ldr	r0, [r7, #4]
 80066f0:	f7fa fc94 	bl	800101c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80066f4:	68bb      	ldr	r3, [r7, #8]
 80066f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d00c      	beq.n	8006718 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006704:	2b00      	cmp	r3, #0
 8006706:	d007      	beq.n	8006718 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006710:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006712:	6878      	ldr	r0, [r7, #4]
 8006714:	f000 f900 	bl	8006918 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006718:	68bb      	ldr	r3, [r7, #8]
 800671a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800671e:	2b00      	cmp	r3, #0
 8006720:	d00c      	beq.n	800673c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006728:	2b00      	cmp	r3, #0
 800672a:	d007      	beq.n	800673c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006734:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006736:	6878      	ldr	r0, [r7, #4]
 8006738:	f000 f834 	bl	80067a4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800673c:	68bb      	ldr	r3, [r7, #8]
 800673e:	f003 0320 	and.w	r3, r3, #32
 8006742:	2b00      	cmp	r3, #0
 8006744:	d00c      	beq.n	8006760 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	f003 0320 	and.w	r3, r3, #32
 800674c:	2b00      	cmp	r3, #0
 800674e:	d007      	beq.n	8006760 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f06f 0220 	mvn.w	r2, #32
 8006758:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800675a:	6878      	ldr	r0, [r7, #4]
 800675c:	f000 f8d2 	bl	8006904 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006760:	bf00      	nop
 8006762:	3710      	adds	r7, #16
 8006764:	46bd      	mov	sp, r7
 8006766:	bd80      	pop	{r7, pc}

08006768 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006768:	b480      	push	{r7}
 800676a:	b083      	sub	sp, #12
 800676c:	af00      	add	r7, sp, #0
 800676e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006770:	bf00      	nop
 8006772:	370c      	adds	r7, #12
 8006774:	46bd      	mov	sp, r7
 8006776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677a:	4770      	bx	lr

0800677c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800677c:	b480      	push	{r7}
 800677e:	b083      	sub	sp, #12
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006784:	bf00      	nop
 8006786:	370c      	adds	r7, #12
 8006788:	46bd      	mov	sp, r7
 800678a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800678e:	4770      	bx	lr

08006790 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006790:	b480      	push	{r7}
 8006792:	b083      	sub	sp, #12
 8006794:	af00      	add	r7, sp, #0
 8006796:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006798:	bf00      	nop
 800679a:	370c      	adds	r7, #12
 800679c:	46bd      	mov	sp, r7
 800679e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a2:	4770      	bx	lr

080067a4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80067a4:	b480      	push	{r7}
 80067a6:	b083      	sub	sp, #12
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80067ac:	bf00      	nop
 80067ae:	370c      	adds	r7, #12
 80067b0:	46bd      	mov	sp, r7
 80067b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b6:	4770      	bx	lr

080067b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80067b8:	b480      	push	{r7}
 80067ba:	b085      	sub	sp, #20
 80067bc:	af00      	add	r7, sp, #0
 80067be:	6078      	str	r0, [r7, #4]
 80067c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	4a43      	ldr	r2, [pc, #268]	@ (80068d8 <TIM_Base_SetConfig+0x120>)
 80067cc:	4293      	cmp	r3, r2
 80067ce:	d013      	beq.n	80067f8 <TIM_Base_SetConfig+0x40>
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067d6:	d00f      	beq.n	80067f8 <TIM_Base_SetConfig+0x40>
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	4a40      	ldr	r2, [pc, #256]	@ (80068dc <TIM_Base_SetConfig+0x124>)
 80067dc:	4293      	cmp	r3, r2
 80067de:	d00b      	beq.n	80067f8 <TIM_Base_SetConfig+0x40>
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	4a3f      	ldr	r2, [pc, #252]	@ (80068e0 <TIM_Base_SetConfig+0x128>)
 80067e4:	4293      	cmp	r3, r2
 80067e6:	d007      	beq.n	80067f8 <TIM_Base_SetConfig+0x40>
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	4a3e      	ldr	r2, [pc, #248]	@ (80068e4 <TIM_Base_SetConfig+0x12c>)
 80067ec:	4293      	cmp	r3, r2
 80067ee:	d003      	beq.n	80067f8 <TIM_Base_SetConfig+0x40>
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	4a3d      	ldr	r2, [pc, #244]	@ (80068e8 <TIM_Base_SetConfig+0x130>)
 80067f4:	4293      	cmp	r3, r2
 80067f6:	d108      	bne.n	800680a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067fe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006800:	683b      	ldr	r3, [r7, #0]
 8006802:	685b      	ldr	r3, [r3, #4]
 8006804:	68fa      	ldr	r2, [r7, #12]
 8006806:	4313      	orrs	r3, r2
 8006808:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	4a32      	ldr	r2, [pc, #200]	@ (80068d8 <TIM_Base_SetConfig+0x120>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d02b      	beq.n	800686a <TIM_Base_SetConfig+0xb2>
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006818:	d027      	beq.n	800686a <TIM_Base_SetConfig+0xb2>
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	4a2f      	ldr	r2, [pc, #188]	@ (80068dc <TIM_Base_SetConfig+0x124>)
 800681e:	4293      	cmp	r3, r2
 8006820:	d023      	beq.n	800686a <TIM_Base_SetConfig+0xb2>
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	4a2e      	ldr	r2, [pc, #184]	@ (80068e0 <TIM_Base_SetConfig+0x128>)
 8006826:	4293      	cmp	r3, r2
 8006828:	d01f      	beq.n	800686a <TIM_Base_SetConfig+0xb2>
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	4a2d      	ldr	r2, [pc, #180]	@ (80068e4 <TIM_Base_SetConfig+0x12c>)
 800682e:	4293      	cmp	r3, r2
 8006830:	d01b      	beq.n	800686a <TIM_Base_SetConfig+0xb2>
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	4a2c      	ldr	r2, [pc, #176]	@ (80068e8 <TIM_Base_SetConfig+0x130>)
 8006836:	4293      	cmp	r3, r2
 8006838:	d017      	beq.n	800686a <TIM_Base_SetConfig+0xb2>
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	4a2b      	ldr	r2, [pc, #172]	@ (80068ec <TIM_Base_SetConfig+0x134>)
 800683e:	4293      	cmp	r3, r2
 8006840:	d013      	beq.n	800686a <TIM_Base_SetConfig+0xb2>
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	4a2a      	ldr	r2, [pc, #168]	@ (80068f0 <TIM_Base_SetConfig+0x138>)
 8006846:	4293      	cmp	r3, r2
 8006848:	d00f      	beq.n	800686a <TIM_Base_SetConfig+0xb2>
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	4a29      	ldr	r2, [pc, #164]	@ (80068f4 <TIM_Base_SetConfig+0x13c>)
 800684e:	4293      	cmp	r3, r2
 8006850:	d00b      	beq.n	800686a <TIM_Base_SetConfig+0xb2>
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	4a28      	ldr	r2, [pc, #160]	@ (80068f8 <TIM_Base_SetConfig+0x140>)
 8006856:	4293      	cmp	r3, r2
 8006858:	d007      	beq.n	800686a <TIM_Base_SetConfig+0xb2>
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	4a27      	ldr	r2, [pc, #156]	@ (80068fc <TIM_Base_SetConfig+0x144>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d003      	beq.n	800686a <TIM_Base_SetConfig+0xb2>
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	4a26      	ldr	r2, [pc, #152]	@ (8006900 <TIM_Base_SetConfig+0x148>)
 8006866:	4293      	cmp	r3, r2
 8006868:	d108      	bne.n	800687c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006870:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006872:	683b      	ldr	r3, [r7, #0]
 8006874:	68db      	ldr	r3, [r3, #12]
 8006876:	68fa      	ldr	r2, [r7, #12]
 8006878:	4313      	orrs	r3, r2
 800687a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	695b      	ldr	r3, [r3, #20]
 8006886:	4313      	orrs	r3, r2
 8006888:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800688a:	683b      	ldr	r3, [r7, #0]
 800688c:	689a      	ldr	r2, [r3, #8]
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006892:	683b      	ldr	r3, [r7, #0]
 8006894:	681a      	ldr	r2, [r3, #0]
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	4a0e      	ldr	r2, [pc, #56]	@ (80068d8 <TIM_Base_SetConfig+0x120>)
 800689e:	4293      	cmp	r3, r2
 80068a0:	d003      	beq.n	80068aa <TIM_Base_SetConfig+0xf2>
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	4a10      	ldr	r2, [pc, #64]	@ (80068e8 <TIM_Base_SetConfig+0x130>)
 80068a6:	4293      	cmp	r3, r2
 80068a8:	d103      	bne.n	80068b2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80068aa:	683b      	ldr	r3, [r7, #0]
 80068ac:	691a      	ldr	r2, [r3, #16]
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	f043 0204 	orr.w	r2, r3, #4
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	2201      	movs	r2, #1
 80068c2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	68fa      	ldr	r2, [r7, #12]
 80068c8:	601a      	str	r2, [r3, #0]
}
 80068ca:	bf00      	nop
 80068cc:	3714      	adds	r7, #20
 80068ce:	46bd      	mov	sp, r7
 80068d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d4:	4770      	bx	lr
 80068d6:	bf00      	nop
 80068d8:	40010000 	.word	0x40010000
 80068dc:	40000400 	.word	0x40000400
 80068e0:	40000800 	.word	0x40000800
 80068e4:	40000c00 	.word	0x40000c00
 80068e8:	40010400 	.word	0x40010400
 80068ec:	40014000 	.word	0x40014000
 80068f0:	40014400 	.word	0x40014400
 80068f4:	40014800 	.word	0x40014800
 80068f8:	40001800 	.word	0x40001800
 80068fc:	40001c00 	.word	0x40001c00
 8006900:	40002000 	.word	0x40002000

08006904 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006904:	b480      	push	{r7}
 8006906:	b083      	sub	sp, #12
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800690c:	bf00      	nop
 800690e:	370c      	adds	r7, #12
 8006910:	46bd      	mov	sp, r7
 8006912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006916:	4770      	bx	lr

08006918 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006918:	b480      	push	{r7}
 800691a:	b083      	sub	sp, #12
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006920:	bf00      	nop
 8006922:	370c      	adds	r7, #12
 8006924:	46bd      	mov	sp, r7
 8006926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800692a:	4770      	bx	lr

0800692c <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 800692c:	b480      	push	{r7}
 800692e:	b083      	sub	sp, #12
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
 8006934:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8006936:	683b      	ldr	r3, [r7, #0]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	2b00      	cmp	r3, #0
 800693c:	d123      	bne.n	8006986 <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8006946:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800694a:	683a      	ldr	r2, [r7, #0]
 800694c:	6851      	ldr	r1, [r2, #4]
 800694e:	683a      	ldr	r2, [r7, #0]
 8006950:	6892      	ldr	r2, [r2, #8]
 8006952:	4311      	orrs	r1, r2
 8006954:	683a      	ldr	r2, [r7, #0]
 8006956:	68d2      	ldr	r2, [r2, #12]
 8006958:	4311      	orrs	r1, r2
 800695a:	683a      	ldr	r2, [r7, #0]
 800695c:	6912      	ldr	r2, [r2, #16]
 800695e:	4311      	orrs	r1, r2
 8006960:	683a      	ldr	r2, [r7, #0]
 8006962:	6952      	ldr	r2, [r2, #20]
 8006964:	4311      	orrs	r1, r2
 8006966:	683a      	ldr	r2, [r7, #0]
 8006968:	6992      	ldr	r2, [r2, #24]
 800696a:	4311      	orrs	r1, r2
 800696c:	683a      	ldr	r2, [r7, #0]
 800696e:	69d2      	ldr	r2, [r2, #28]
 8006970:	4311      	orrs	r1, r2
 8006972:	683a      	ldr	r2, [r7, #0]
 8006974:	6a12      	ldr	r2, [r2, #32]
 8006976:	4311      	orrs	r1, r2
 8006978:	683a      	ldr	r2, [r7, #0]
 800697a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800697c:	430a      	orrs	r2, r1
 800697e:	431a      	orrs	r2, r3
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	601a      	str	r2, [r3, #0]
 8006984:	e028      	b.n	80069d8 <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	69d9      	ldr	r1, [r3, #28]
 8006992:	683b      	ldr	r3, [r7, #0]
 8006994:	6a1b      	ldr	r3, [r3, #32]
 8006996:	4319      	orrs	r1, r3
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800699c:	430b      	orrs	r3, r1
 800699e:	431a      	orrs	r2, r3
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	685b      	ldr	r3, [r3, #4]
 80069a8:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80069ac:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80069b0:	683a      	ldr	r2, [r7, #0]
 80069b2:	6851      	ldr	r1, [r2, #4]
 80069b4:	683a      	ldr	r2, [r7, #0]
 80069b6:	6892      	ldr	r2, [r2, #8]
 80069b8:	4311      	orrs	r1, r2
 80069ba:	683a      	ldr	r2, [r7, #0]
 80069bc:	68d2      	ldr	r2, [r2, #12]
 80069be:	4311      	orrs	r1, r2
 80069c0:	683a      	ldr	r2, [r7, #0]
 80069c2:	6912      	ldr	r2, [r2, #16]
 80069c4:	4311      	orrs	r1, r2
 80069c6:	683a      	ldr	r2, [r7, #0]
 80069c8:	6952      	ldr	r2, [r2, #20]
 80069ca:	4311      	orrs	r1, r2
 80069cc:	683a      	ldr	r2, [r7, #0]
 80069ce:	6992      	ldr	r2, [r2, #24]
 80069d0:	430a      	orrs	r2, r1
 80069d2:	431a      	orrs	r2, r3
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 80069d8:	2300      	movs	r3, #0
}
 80069da:	4618      	mov	r0, r3
 80069dc:	370c      	adds	r7, #12
 80069de:	46bd      	mov	sp, r7
 80069e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e4:	4770      	bx	lr

080069e6 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80069e6:	b480      	push	{r7}
 80069e8:	b085      	sub	sp, #20
 80069ea:	af00      	add	r7, sp, #0
 80069ec:	60f8      	str	r0, [r7, #12]
 80069ee:	60b9      	str	r1, [r7, #8]
 80069f0:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d128      	bne.n	8006a4a <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	689b      	ldr	r3, [r3, #8]
 80069fc:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8006a00:	68bb      	ldr	r3, [r7, #8]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	1e59      	subs	r1, r3, #1
 8006a06:	68bb      	ldr	r3, [r7, #8]
 8006a08:	685b      	ldr	r3, [r3, #4]
 8006a0a:	3b01      	subs	r3, #1
 8006a0c:	011b      	lsls	r3, r3, #4
 8006a0e:	4319      	orrs	r1, r3
 8006a10:	68bb      	ldr	r3, [r7, #8]
 8006a12:	689b      	ldr	r3, [r3, #8]
 8006a14:	3b01      	subs	r3, #1
 8006a16:	021b      	lsls	r3, r3, #8
 8006a18:	4319      	orrs	r1, r3
 8006a1a:	68bb      	ldr	r3, [r7, #8]
 8006a1c:	68db      	ldr	r3, [r3, #12]
 8006a1e:	3b01      	subs	r3, #1
 8006a20:	031b      	lsls	r3, r3, #12
 8006a22:	4319      	orrs	r1, r3
 8006a24:	68bb      	ldr	r3, [r7, #8]
 8006a26:	691b      	ldr	r3, [r3, #16]
 8006a28:	3b01      	subs	r3, #1
 8006a2a:	041b      	lsls	r3, r3, #16
 8006a2c:	4319      	orrs	r1, r3
 8006a2e:	68bb      	ldr	r3, [r7, #8]
 8006a30:	695b      	ldr	r3, [r3, #20]
 8006a32:	3b01      	subs	r3, #1
 8006a34:	051b      	lsls	r3, r3, #20
 8006a36:	4319      	orrs	r1, r3
 8006a38:	68bb      	ldr	r3, [r7, #8]
 8006a3a:	699b      	ldr	r3, [r3, #24]
 8006a3c:	3b01      	subs	r3, #1
 8006a3e:	061b      	lsls	r3, r3, #24
 8006a40:	430b      	orrs	r3, r1
 8006a42:	431a      	orrs	r2, r3
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	609a      	str	r2, [r3, #8]
 8006a48:	e02f      	b.n	8006aaa <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	689b      	ldr	r3, [r3, #8]
 8006a4e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006a52:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006a56:	68ba      	ldr	r2, [r7, #8]
 8006a58:	68d2      	ldr	r2, [r2, #12]
 8006a5a:	3a01      	subs	r2, #1
 8006a5c:	0311      	lsls	r1, r2, #12
 8006a5e:	68ba      	ldr	r2, [r7, #8]
 8006a60:	6952      	ldr	r2, [r2, #20]
 8006a62:	3a01      	subs	r2, #1
 8006a64:	0512      	lsls	r2, r2, #20
 8006a66:	430a      	orrs	r2, r1
 8006a68:	431a      	orrs	r2, r3
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	68db      	ldr	r3, [r3, #12]
 8006a72:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8006a76:	68bb      	ldr	r3, [r7, #8]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	1e59      	subs	r1, r3, #1
 8006a7c:	68bb      	ldr	r3, [r7, #8]
 8006a7e:	685b      	ldr	r3, [r3, #4]
 8006a80:	3b01      	subs	r3, #1
 8006a82:	011b      	lsls	r3, r3, #4
 8006a84:	4319      	orrs	r1, r3
 8006a86:	68bb      	ldr	r3, [r7, #8]
 8006a88:	689b      	ldr	r3, [r3, #8]
 8006a8a:	3b01      	subs	r3, #1
 8006a8c:	021b      	lsls	r3, r3, #8
 8006a8e:	4319      	orrs	r1, r3
 8006a90:	68bb      	ldr	r3, [r7, #8]
 8006a92:	691b      	ldr	r3, [r3, #16]
 8006a94:	3b01      	subs	r3, #1
 8006a96:	041b      	lsls	r3, r3, #16
 8006a98:	4319      	orrs	r1, r3
 8006a9a:	68bb      	ldr	r3, [r7, #8]
 8006a9c:	699b      	ldr	r3, [r3, #24]
 8006a9e:	3b01      	subs	r3, #1
 8006aa0:	061b      	lsls	r3, r3, #24
 8006aa2:	430b      	orrs	r3, r1
 8006aa4:	431a      	orrs	r2, r3
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 8006aaa:	2300      	movs	r3, #0
}
 8006aac:	4618      	mov	r0, r3
 8006aae:	3714      	adds	r7, #20
 8006ab0:	46bd      	mov	sp, r7
 8006ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab6:	4770      	bx	lr

08006ab8 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8006ab8:	b580      	push	{r7, lr}
 8006aba:	b086      	sub	sp, #24
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	60f8      	str	r0, [r7, #12]
 8006ac0:	60b9      	str	r1, [r7, #8]
 8006ac2:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	691b      	ldr	r3, [r3, #16]
 8006acc:	0d9b      	lsrs	r3, r3, #22
 8006ace:	059b      	lsls	r3, r3, #22
 8006ad0:	68ba      	ldr	r2, [r7, #8]
 8006ad2:	6811      	ldr	r1, [r2, #0]
 8006ad4:	68ba      	ldr	r2, [r7, #8]
 8006ad6:	6852      	ldr	r2, [r2, #4]
 8006ad8:	4311      	orrs	r1, r2
 8006ada:	68ba      	ldr	r2, [r7, #8]
 8006adc:	6892      	ldr	r2, [r2, #8]
 8006ade:	3a01      	subs	r2, #1
 8006ae0:	0152      	lsls	r2, r2, #5
 8006ae2:	4311      	orrs	r1, r2
 8006ae4:	68ba      	ldr	r2, [r7, #8]
 8006ae6:	68d2      	ldr	r2, [r2, #12]
 8006ae8:	0252      	lsls	r2, r2, #9
 8006aea:	430a      	orrs	r2, r1
 8006aec:	431a      	orrs	r2, r3
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Get tick */
  tickstart = HAL_GetTick();
 8006af2:	f7fc f9e1 	bl	8002eb8 <HAL_GetTick>
 8006af6:	6178      	str	r0, [r7, #20]

  /* wait until command is send */
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8006af8:	e010      	b.n	8006b1c <FMC_SDRAM_SendCommand+0x64>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b00:	d00c      	beq.n	8006b1c <FMC_SDRAM_SendCommand+0x64>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d007      	beq.n	8006b18 <FMC_SDRAM_SendCommand+0x60>
 8006b08:	f7fc f9d6 	bl	8002eb8 <HAL_GetTick>
 8006b0c:	4602      	mov	r2, r0
 8006b0e:	697b      	ldr	r3, [r7, #20]
 8006b10:	1ad3      	subs	r3, r2, r3
 8006b12:	687a      	ldr	r2, [r7, #4]
 8006b14:	429a      	cmp	r2, r3
 8006b16:	d201      	bcs.n	8006b1c <FMC_SDRAM_SendCommand+0x64>
      {
        return HAL_TIMEOUT;
 8006b18:	2303      	movs	r3, #3
 8006b1a:	e006      	b.n	8006b2a <FMC_SDRAM_SendCommand+0x72>
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	699b      	ldr	r3, [r3, #24]
 8006b20:	f003 0320 	and.w	r3, r3, #32
 8006b24:	2b20      	cmp	r3, #32
 8006b26:	d0e8      	beq.n	8006afa <FMC_SDRAM_SendCommand+0x42>
      }
    }
  }
  return HAL_OK;
 8006b28:	2300      	movs	r3, #0
}
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	3718      	adds	r7, #24
 8006b2e:	46bd      	mov	sp, r7
 8006b30:	bd80      	pop	{r7, pc}

08006b32 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8006b32:	b480      	push	{r7}
 8006b34:	b083      	sub	sp, #12
 8006b36:	af00      	add	r7, sp, #0
 8006b38:	6078      	str	r0, [r7, #4]
 8006b3a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	695b      	ldr	r3, [r3, #20]
 8006b40:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8006b44:	f023 033e 	bic.w	r3, r3, #62	@ 0x3e
 8006b48:	683a      	ldr	r2, [r7, #0]
 8006b4a:	0052      	lsls	r2, r2, #1
 8006b4c:	431a      	orrs	r2, r3
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8006b52:	2300      	movs	r3, #0
}
 8006b54:	4618      	mov	r0, r3
 8006b56:	370c      	adds	r7, #12
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5e:	4770      	bx	lr

08006b60 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8006b60:	b580      	push	{r7, lr}
 8006b62:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8006b64:	f000 fdee 	bl	8007744 <vTaskStartScheduler>
  
  return osOK;
 8006b68:	2300      	movs	r3, #0
}
 8006b6a:	4618      	mov	r0, r3
 8006b6c:	bd80      	pop	{r7, pc}

08006b6e <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8006b6e:	b580      	push	{r7, lr}
 8006b70:	b084      	sub	sp, #16
 8006b72:	af00      	add	r7, sp, #0
 8006b74:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d001      	beq.n	8006b84 <osDelay+0x16>
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	e000      	b.n	8006b86 <osDelay+0x18>
 8006b84:	2301      	movs	r3, #1
 8006b86:	4618      	mov	r0, r3
 8006b88:	f000 fda6 	bl	80076d8 <vTaskDelay>
  
  return osOK;
 8006b8c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8006b8e:	4618      	mov	r0, r3
 8006b90:	3710      	adds	r7, #16
 8006b92:	46bd      	mov	sp, r7
 8006b94:	bd80      	pop	{r7, pc}

08006b96 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006b96:	b480      	push	{r7}
 8006b98:	b083      	sub	sp, #12
 8006b9a:	af00      	add	r7, sp, #0
 8006b9c:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	f103 0208 	add.w	r2, r3, #8
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	f04f 32ff 	mov.w	r2, #4294967295
 8006bae:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	f103 0208 	add.w	r2, r3, #8
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	f103 0208 	add.w	r2, r3, #8
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	2200      	movs	r2, #0
 8006bc8:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006bca:	bf00      	nop
 8006bcc:	370c      	adds	r7, #12
 8006bce:	46bd      	mov	sp, r7
 8006bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd4:	4770      	bx	lr

08006bd6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006bd6:	b480      	push	{r7}
 8006bd8:	b083      	sub	sp, #12
 8006bda:	af00      	add	r7, sp, #0
 8006bdc:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	2200      	movs	r2, #0
 8006be2:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006be4:	bf00      	nop
 8006be6:	370c      	adds	r7, #12
 8006be8:	46bd      	mov	sp, r7
 8006bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bee:	4770      	bx	lr

08006bf0 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006bf0:	b480      	push	{r7}
 8006bf2:	b085      	sub	sp, #20
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	6078      	str	r0, [r7, #4]
 8006bf8:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	685b      	ldr	r3, [r3, #4]
 8006bfe:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006c00:	683b      	ldr	r3, [r7, #0]
 8006c02:	68fa      	ldr	r2, [r7, #12]
 8006c04:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	689a      	ldr	r2, [r3, #8]
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	689b      	ldr	r3, [r3, #8]
 8006c12:	683a      	ldr	r2, [r7, #0]
 8006c14:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	683a      	ldr	r2, [r7, #0]
 8006c1a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	687a      	ldr	r2, [r7, #4]
 8006c20:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	1c5a      	adds	r2, r3, #1
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	601a      	str	r2, [r3, #0]
}
 8006c2c:	bf00      	nop
 8006c2e:	3714      	adds	r7, #20
 8006c30:	46bd      	mov	sp, r7
 8006c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c36:	4770      	bx	lr

08006c38 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006c38:	b480      	push	{r7}
 8006c3a:	b085      	sub	sp, #20
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	6078      	str	r0, [r7, #4]
 8006c40:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006c42:	683b      	ldr	r3, [r7, #0]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006c48:	68bb      	ldr	r3, [r7, #8]
 8006c4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c4e:	d103      	bne.n	8006c58 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	691b      	ldr	r3, [r3, #16]
 8006c54:	60fb      	str	r3, [r7, #12]
 8006c56:	e00c      	b.n	8006c72 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	3308      	adds	r3, #8
 8006c5c:	60fb      	str	r3, [r7, #12]
 8006c5e:	e002      	b.n	8006c66 <vListInsert+0x2e>
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	685b      	ldr	r3, [r3, #4]
 8006c64:	60fb      	str	r3, [r7, #12]
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	685b      	ldr	r3, [r3, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	68ba      	ldr	r2, [r7, #8]
 8006c6e:	429a      	cmp	r2, r3
 8006c70:	d2f6      	bcs.n	8006c60 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	685a      	ldr	r2, [r3, #4]
 8006c76:	683b      	ldr	r3, [r7, #0]
 8006c78:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006c7a:	683b      	ldr	r3, [r7, #0]
 8006c7c:	685b      	ldr	r3, [r3, #4]
 8006c7e:	683a      	ldr	r2, [r7, #0]
 8006c80:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006c82:	683b      	ldr	r3, [r7, #0]
 8006c84:	68fa      	ldr	r2, [r7, #12]
 8006c86:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	683a      	ldr	r2, [r7, #0]
 8006c8c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	687a      	ldr	r2, [r7, #4]
 8006c92:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	1c5a      	adds	r2, r3, #1
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	601a      	str	r2, [r3, #0]
}
 8006c9e:	bf00      	nop
 8006ca0:	3714      	adds	r7, #20
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca8:	4770      	bx	lr

08006caa <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006caa:	b480      	push	{r7}
 8006cac:	b085      	sub	sp, #20
 8006cae:	af00      	add	r7, sp, #0
 8006cb0:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	691b      	ldr	r3, [r3, #16]
 8006cb6:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	685b      	ldr	r3, [r3, #4]
 8006cbc:	687a      	ldr	r2, [r7, #4]
 8006cbe:	6892      	ldr	r2, [r2, #8]
 8006cc0:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	689b      	ldr	r3, [r3, #8]
 8006cc6:	687a      	ldr	r2, [r7, #4]
 8006cc8:	6852      	ldr	r2, [r2, #4]
 8006cca:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	685b      	ldr	r3, [r3, #4]
 8006cd0:	687a      	ldr	r2, [r7, #4]
 8006cd2:	429a      	cmp	r2, r3
 8006cd4:	d103      	bne.n	8006cde <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	689a      	ldr	r2, [r3, #8]
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	2200      	movs	r2, #0
 8006ce2:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	1e5a      	subs	r2, r3, #1
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	681b      	ldr	r3, [r3, #0]
}
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	3714      	adds	r7, #20
 8006cf6:	46bd      	mov	sp, r7
 8006cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfc:	4770      	bx	lr
	...

08006d00 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006d00:	b580      	push	{r7, lr}
 8006d02:	b084      	sub	sp, #16
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	6078      	str	r0, [r7, #4]
 8006d08:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d10b      	bne.n	8006d2c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006d14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d18:	f383 8811 	msr	BASEPRI, r3
 8006d1c:	f3bf 8f6f 	isb	sy
 8006d20:	f3bf 8f4f 	dsb	sy
 8006d24:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006d26:	bf00      	nop
 8006d28:	bf00      	nop
 8006d2a:	e7fd      	b.n	8006d28 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006d2c:	f001 fb64 	bl	80083f8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	681a      	ldr	r2, [r3, #0]
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d38:	68f9      	ldr	r1, [r7, #12]
 8006d3a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006d3c:	fb01 f303 	mul.w	r3, r1, r3
 8006d40:	441a      	add	r2, r3
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	2200      	movs	r2, #0
 8006d4a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	681a      	ldr	r2, [r3, #0]
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	681a      	ldr	r2, [r3, #0]
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d5c:	3b01      	subs	r3, #1
 8006d5e:	68f9      	ldr	r1, [r7, #12]
 8006d60:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006d62:	fb01 f303 	mul.w	r3, r1, r3
 8006d66:	441a      	add	r2, r3
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	22ff      	movs	r2, #255	@ 0xff
 8006d70:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	22ff      	movs	r2, #255	@ 0xff
 8006d78:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8006d7c:	683b      	ldr	r3, [r7, #0]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d114      	bne.n	8006dac <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	691b      	ldr	r3, [r3, #16]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d01a      	beq.n	8006dc0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	3310      	adds	r3, #16
 8006d8e:	4618      	mov	r0, r3
 8006d90:	f000 ff32 	bl	8007bf8 <xTaskRemoveFromEventList>
 8006d94:	4603      	mov	r3, r0
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d012      	beq.n	8006dc0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006d9a:	4b0d      	ldr	r3, [pc, #52]	@ (8006dd0 <xQueueGenericReset+0xd0>)
 8006d9c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006da0:	601a      	str	r2, [r3, #0]
 8006da2:	f3bf 8f4f 	dsb	sy
 8006da6:	f3bf 8f6f 	isb	sy
 8006daa:	e009      	b.n	8006dc0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	3310      	adds	r3, #16
 8006db0:	4618      	mov	r0, r3
 8006db2:	f7ff fef0 	bl	8006b96 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	3324      	adds	r3, #36	@ 0x24
 8006dba:	4618      	mov	r0, r3
 8006dbc:	f7ff feeb 	bl	8006b96 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006dc0:	f001 fb4c 	bl	800845c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006dc4:	2301      	movs	r3, #1
}
 8006dc6:	4618      	mov	r0, r3
 8006dc8:	3710      	adds	r7, #16
 8006dca:	46bd      	mov	sp, r7
 8006dcc:	bd80      	pop	{r7, pc}
 8006dce:	bf00      	nop
 8006dd0:	e000ed04 	.word	0xe000ed04

08006dd4 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006dd4:	b580      	push	{r7, lr}
 8006dd6:	b08a      	sub	sp, #40	@ 0x28
 8006dd8:	af02      	add	r7, sp, #8
 8006dda:	60f8      	str	r0, [r7, #12]
 8006ddc:	60b9      	str	r1, [r7, #8]
 8006dde:	4613      	mov	r3, r2
 8006de0:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d10b      	bne.n	8006e00 <xQueueGenericCreate+0x2c>
	__asm volatile
 8006de8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dec:	f383 8811 	msr	BASEPRI, r3
 8006df0:	f3bf 8f6f 	isb	sy
 8006df4:	f3bf 8f4f 	dsb	sy
 8006df8:	613b      	str	r3, [r7, #16]
}
 8006dfa:	bf00      	nop
 8006dfc:	bf00      	nop
 8006dfe:	e7fd      	b.n	8006dfc <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	68ba      	ldr	r2, [r7, #8]
 8006e04:	fb02 f303 	mul.w	r3, r2, r3
 8006e08:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006e0a:	69fb      	ldr	r3, [r7, #28]
 8006e0c:	3348      	adds	r3, #72	@ 0x48
 8006e0e:	4618      	mov	r0, r3
 8006e10:	f001 fc14 	bl	800863c <pvPortMalloc>
 8006e14:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006e16:	69bb      	ldr	r3, [r7, #24]
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d011      	beq.n	8006e40 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006e1c:	69bb      	ldr	r3, [r7, #24]
 8006e1e:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006e20:	697b      	ldr	r3, [r7, #20]
 8006e22:	3348      	adds	r3, #72	@ 0x48
 8006e24:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006e26:	69bb      	ldr	r3, [r7, #24]
 8006e28:	2200      	movs	r2, #0
 8006e2a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006e2e:	79fa      	ldrb	r2, [r7, #7]
 8006e30:	69bb      	ldr	r3, [r7, #24]
 8006e32:	9300      	str	r3, [sp, #0]
 8006e34:	4613      	mov	r3, r2
 8006e36:	697a      	ldr	r2, [r7, #20]
 8006e38:	68b9      	ldr	r1, [r7, #8]
 8006e3a:	68f8      	ldr	r0, [r7, #12]
 8006e3c:	f000 f805 	bl	8006e4a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006e40:	69bb      	ldr	r3, [r7, #24]
	}
 8006e42:	4618      	mov	r0, r3
 8006e44:	3720      	adds	r7, #32
 8006e46:	46bd      	mov	sp, r7
 8006e48:	bd80      	pop	{r7, pc}

08006e4a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006e4a:	b580      	push	{r7, lr}
 8006e4c:	b084      	sub	sp, #16
 8006e4e:	af00      	add	r7, sp, #0
 8006e50:	60f8      	str	r0, [r7, #12]
 8006e52:	60b9      	str	r1, [r7, #8]
 8006e54:	607a      	str	r2, [r7, #4]
 8006e56:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006e58:	68bb      	ldr	r3, [r7, #8]
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d103      	bne.n	8006e66 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006e5e:	69bb      	ldr	r3, [r7, #24]
 8006e60:	69ba      	ldr	r2, [r7, #24]
 8006e62:	601a      	str	r2, [r3, #0]
 8006e64:	e002      	b.n	8006e6c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006e66:	69bb      	ldr	r3, [r7, #24]
 8006e68:	687a      	ldr	r2, [r7, #4]
 8006e6a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006e6c:	69bb      	ldr	r3, [r7, #24]
 8006e6e:	68fa      	ldr	r2, [r7, #12]
 8006e70:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006e72:	69bb      	ldr	r3, [r7, #24]
 8006e74:	68ba      	ldr	r2, [r7, #8]
 8006e76:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006e78:	2101      	movs	r1, #1
 8006e7a:	69b8      	ldr	r0, [r7, #24]
 8006e7c:	f7ff ff40 	bl	8006d00 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006e80:	bf00      	nop
 8006e82:	3710      	adds	r7, #16
 8006e84:	46bd      	mov	sp, r7
 8006e86:	bd80      	pop	{r7, pc}

08006e88 <xQueueGenericSendFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006e88:	b580      	push	{r7, lr}
 8006e8a:	b090      	sub	sp, #64	@ 0x40
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	60f8      	str	r0, [r7, #12]
 8006e90:	60b9      	str	r1, [r7, #8]
 8006e92:	607a      	str	r2, [r7, #4]
 8006e94:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8006e9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d10b      	bne.n	8006eb8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8006ea0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ea4:	f383 8811 	msr	BASEPRI, r3
 8006ea8:	f3bf 8f6f 	isb	sy
 8006eac:	f3bf 8f4f 	dsb	sy
 8006eb0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006eb2:	bf00      	nop
 8006eb4:	bf00      	nop
 8006eb6:	e7fd      	b.n	8006eb4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006eb8:	68bb      	ldr	r3, [r7, #8]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d103      	bne.n	8006ec6 <xQueueGenericSendFromISR+0x3e>
 8006ebe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d101      	bne.n	8006eca <xQueueGenericSendFromISR+0x42>
 8006ec6:	2301      	movs	r3, #1
 8006ec8:	e000      	b.n	8006ecc <xQueueGenericSendFromISR+0x44>
 8006eca:	2300      	movs	r3, #0
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d10b      	bne.n	8006ee8 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8006ed0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ed4:	f383 8811 	msr	BASEPRI, r3
 8006ed8:	f3bf 8f6f 	isb	sy
 8006edc:	f3bf 8f4f 	dsb	sy
 8006ee0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006ee2:	bf00      	nop
 8006ee4:	bf00      	nop
 8006ee6:	e7fd      	b.n	8006ee4 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006ee8:	683b      	ldr	r3, [r7, #0]
 8006eea:	2b02      	cmp	r3, #2
 8006eec:	d103      	bne.n	8006ef6 <xQueueGenericSendFromISR+0x6e>
 8006eee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ef0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ef2:	2b01      	cmp	r3, #1
 8006ef4:	d101      	bne.n	8006efa <xQueueGenericSendFromISR+0x72>
 8006ef6:	2301      	movs	r3, #1
 8006ef8:	e000      	b.n	8006efc <xQueueGenericSendFromISR+0x74>
 8006efa:	2300      	movs	r3, #0
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d10b      	bne.n	8006f18 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8006f00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f04:	f383 8811 	msr	BASEPRI, r3
 8006f08:	f3bf 8f6f 	isb	sy
 8006f0c:	f3bf 8f4f 	dsb	sy
 8006f10:	623b      	str	r3, [r7, #32]
}
 8006f12:	bf00      	nop
 8006f14:	bf00      	nop
 8006f16:	e7fd      	b.n	8006f14 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006f18:	f001 fb4e 	bl	80085b8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006f1c:	f3ef 8211 	mrs	r2, BASEPRI
 8006f20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f24:	f383 8811 	msr	BASEPRI, r3
 8006f28:	f3bf 8f6f 	isb	sy
 8006f2c:	f3bf 8f4f 	dsb	sy
 8006f30:	61fa      	str	r2, [r7, #28]
 8006f32:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006f34:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006f36:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006f38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f3a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006f3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f40:	429a      	cmp	r2, r3
 8006f42:	d302      	bcc.n	8006f4a <xQueueGenericSendFromISR+0xc2>
 8006f44:	683b      	ldr	r3, [r7, #0]
 8006f46:	2b02      	cmp	r3, #2
 8006f48:	d12f      	bne.n	8006faa <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006f4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f4c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006f50:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006f54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f58:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006f5a:	683a      	ldr	r2, [r7, #0]
 8006f5c:	68b9      	ldr	r1, [r7, #8]
 8006f5e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006f60:	f000 f912 	bl	8007188 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006f64:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8006f68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f6c:	d112      	bne.n	8006f94 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006f6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d016      	beq.n	8006fa4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006f76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f78:	3324      	adds	r3, #36	@ 0x24
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	f000 fe3c 	bl	8007bf8 <xTaskRemoveFromEventList>
 8006f80:	4603      	mov	r3, r0
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d00e      	beq.n	8006fa4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d00b      	beq.n	8006fa4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2201      	movs	r2, #1
 8006f90:	601a      	str	r2, [r3, #0]
 8006f92:	e007      	b.n	8006fa4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006f94:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8006f98:	3301      	adds	r3, #1
 8006f9a:	b2db      	uxtb	r3, r3
 8006f9c:	b25a      	sxtb	r2, r3
 8006f9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fa0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006fa4:	2301      	movs	r3, #1
 8006fa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8006fa8:	e001      	b.n	8006fae <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006faa:	2300      	movs	r3, #0
 8006fac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006fae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fb0:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006fb2:	697b      	ldr	r3, [r7, #20]
 8006fb4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006fb8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006fba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	3740      	adds	r7, #64	@ 0x40
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	bd80      	pop	{r7, pc}

08006fc4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006fc4:	b580      	push	{r7, lr}
 8006fc6:	b08c      	sub	sp, #48	@ 0x30
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	60f8      	str	r0, [r7, #12]
 8006fcc:	60b9      	str	r1, [r7, #8]
 8006fce:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006fd0:	2300      	movs	r3, #0
 8006fd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006fd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d10b      	bne.n	8006ff6 <xQueueReceive+0x32>
	__asm volatile
 8006fde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fe2:	f383 8811 	msr	BASEPRI, r3
 8006fe6:	f3bf 8f6f 	isb	sy
 8006fea:	f3bf 8f4f 	dsb	sy
 8006fee:	623b      	str	r3, [r7, #32]
}
 8006ff0:	bf00      	nop
 8006ff2:	bf00      	nop
 8006ff4:	e7fd      	b.n	8006ff2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006ff6:	68bb      	ldr	r3, [r7, #8]
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d103      	bne.n	8007004 <xQueueReceive+0x40>
 8006ffc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ffe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007000:	2b00      	cmp	r3, #0
 8007002:	d101      	bne.n	8007008 <xQueueReceive+0x44>
 8007004:	2301      	movs	r3, #1
 8007006:	e000      	b.n	800700a <xQueueReceive+0x46>
 8007008:	2300      	movs	r3, #0
 800700a:	2b00      	cmp	r3, #0
 800700c:	d10b      	bne.n	8007026 <xQueueReceive+0x62>
	__asm volatile
 800700e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007012:	f383 8811 	msr	BASEPRI, r3
 8007016:	f3bf 8f6f 	isb	sy
 800701a:	f3bf 8f4f 	dsb	sy
 800701e:	61fb      	str	r3, [r7, #28]
}
 8007020:	bf00      	nop
 8007022:	bf00      	nop
 8007024:	e7fd      	b.n	8007022 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007026:	f000 ffad 	bl	8007f84 <xTaskGetSchedulerState>
 800702a:	4603      	mov	r3, r0
 800702c:	2b00      	cmp	r3, #0
 800702e:	d102      	bne.n	8007036 <xQueueReceive+0x72>
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d101      	bne.n	800703a <xQueueReceive+0x76>
 8007036:	2301      	movs	r3, #1
 8007038:	e000      	b.n	800703c <xQueueReceive+0x78>
 800703a:	2300      	movs	r3, #0
 800703c:	2b00      	cmp	r3, #0
 800703e:	d10b      	bne.n	8007058 <xQueueReceive+0x94>
	__asm volatile
 8007040:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007044:	f383 8811 	msr	BASEPRI, r3
 8007048:	f3bf 8f6f 	isb	sy
 800704c:	f3bf 8f4f 	dsb	sy
 8007050:	61bb      	str	r3, [r7, #24]
}
 8007052:	bf00      	nop
 8007054:	bf00      	nop
 8007056:	e7fd      	b.n	8007054 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007058:	f001 f9ce 	bl	80083f8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800705c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800705e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007060:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007064:	2b00      	cmp	r3, #0
 8007066:	d01f      	beq.n	80070a8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007068:	68b9      	ldr	r1, [r7, #8]
 800706a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800706c:	f000 f8f6 	bl	800725c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007070:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007072:	1e5a      	subs	r2, r3, #1
 8007074:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007076:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007078:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800707a:	691b      	ldr	r3, [r3, #16]
 800707c:	2b00      	cmp	r3, #0
 800707e:	d00f      	beq.n	80070a0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007080:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007082:	3310      	adds	r3, #16
 8007084:	4618      	mov	r0, r3
 8007086:	f000 fdb7 	bl	8007bf8 <xTaskRemoveFromEventList>
 800708a:	4603      	mov	r3, r0
 800708c:	2b00      	cmp	r3, #0
 800708e:	d007      	beq.n	80070a0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007090:	4b3c      	ldr	r3, [pc, #240]	@ (8007184 <xQueueReceive+0x1c0>)
 8007092:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007096:	601a      	str	r2, [r3, #0]
 8007098:	f3bf 8f4f 	dsb	sy
 800709c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80070a0:	f001 f9dc 	bl	800845c <vPortExitCritical>
				return pdPASS;
 80070a4:	2301      	movs	r3, #1
 80070a6:	e069      	b.n	800717c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d103      	bne.n	80070b6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80070ae:	f001 f9d5 	bl	800845c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80070b2:	2300      	movs	r3, #0
 80070b4:	e062      	b.n	800717c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80070b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d106      	bne.n	80070ca <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80070bc:	f107 0310 	add.w	r3, r7, #16
 80070c0:	4618      	mov	r0, r3
 80070c2:	f000 fdfd 	bl	8007cc0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80070c6:	2301      	movs	r3, #1
 80070c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80070ca:	f001 f9c7 	bl	800845c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80070ce:	f000 fba3 	bl	8007818 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80070d2:	f001 f991 	bl	80083f8 <vPortEnterCritical>
 80070d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070d8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80070dc:	b25b      	sxtb	r3, r3
 80070de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070e2:	d103      	bne.n	80070ec <xQueueReceive+0x128>
 80070e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070e6:	2200      	movs	r2, #0
 80070e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80070ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070ee:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80070f2:	b25b      	sxtb	r3, r3
 80070f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070f8:	d103      	bne.n	8007102 <xQueueReceive+0x13e>
 80070fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070fc:	2200      	movs	r2, #0
 80070fe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007102:	f001 f9ab 	bl	800845c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007106:	1d3a      	adds	r2, r7, #4
 8007108:	f107 0310 	add.w	r3, r7, #16
 800710c:	4611      	mov	r1, r2
 800710e:	4618      	mov	r0, r3
 8007110:	f000 fdec 	bl	8007cec <xTaskCheckForTimeOut>
 8007114:	4603      	mov	r3, r0
 8007116:	2b00      	cmp	r3, #0
 8007118:	d123      	bne.n	8007162 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800711a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800711c:	f000 f916 	bl	800734c <prvIsQueueEmpty>
 8007120:	4603      	mov	r3, r0
 8007122:	2b00      	cmp	r3, #0
 8007124:	d017      	beq.n	8007156 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007126:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007128:	3324      	adds	r3, #36	@ 0x24
 800712a:	687a      	ldr	r2, [r7, #4]
 800712c:	4611      	mov	r1, r2
 800712e:	4618      	mov	r0, r3
 8007130:	f000 fd3c 	bl	8007bac <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007134:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007136:	f000 f8b7 	bl	80072a8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800713a:	f000 fb7b 	bl	8007834 <xTaskResumeAll>
 800713e:	4603      	mov	r3, r0
 8007140:	2b00      	cmp	r3, #0
 8007142:	d189      	bne.n	8007058 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007144:	4b0f      	ldr	r3, [pc, #60]	@ (8007184 <xQueueReceive+0x1c0>)
 8007146:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800714a:	601a      	str	r2, [r3, #0]
 800714c:	f3bf 8f4f 	dsb	sy
 8007150:	f3bf 8f6f 	isb	sy
 8007154:	e780      	b.n	8007058 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007156:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007158:	f000 f8a6 	bl	80072a8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800715c:	f000 fb6a 	bl	8007834 <xTaskResumeAll>
 8007160:	e77a      	b.n	8007058 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007162:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007164:	f000 f8a0 	bl	80072a8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007168:	f000 fb64 	bl	8007834 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800716c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800716e:	f000 f8ed 	bl	800734c <prvIsQueueEmpty>
 8007172:	4603      	mov	r3, r0
 8007174:	2b00      	cmp	r3, #0
 8007176:	f43f af6f 	beq.w	8007058 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800717a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800717c:	4618      	mov	r0, r3
 800717e:	3730      	adds	r7, #48	@ 0x30
 8007180:	46bd      	mov	sp, r7
 8007182:	bd80      	pop	{r7, pc}
 8007184:	e000ed04 	.word	0xe000ed04

08007188 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007188:	b580      	push	{r7, lr}
 800718a:	b086      	sub	sp, #24
 800718c:	af00      	add	r7, sp, #0
 800718e:	60f8      	str	r0, [r7, #12]
 8007190:	60b9      	str	r1, [r7, #8]
 8007192:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007194:	2300      	movs	r3, #0
 8007196:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800719c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d10d      	bne.n	80071c2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d14d      	bne.n	800724a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	689b      	ldr	r3, [r3, #8]
 80071b2:	4618      	mov	r0, r3
 80071b4:	f000 ff04 	bl	8007fc0 <xTaskPriorityDisinherit>
 80071b8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	2200      	movs	r2, #0
 80071be:	609a      	str	r2, [r3, #8]
 80071c0:	e043      	b.n	800724a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d119      	bne.n	80071fc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	6858      	ldr	r0, [r3, #4]
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071d0:	461a      	mov	r2, r3
 80071d2:	68b9      	ldr	r1, [r7, #8]
 80071d4:	f001 fcd4 	bl	8008b80 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	685a      	ldr	r2, [r3, #4]
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071e0:	441a      	add	r2, r3
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	685a      	ldr	r2, [r3, #4]
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	689b      	ldr	r3, [r3, #8]
 80071ee:	429a      	cmp	r2, r3
 80071f0:	d32b      	bcc.n	800724a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	681a      	ldr	r2, [r3, #0]
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	605a      	str	r2, [r3, #4]
 80071fa:	e026      	b.n	800724a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	68d8      	ldr	r0, [r3, #12]
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007204:	461a      	mov	r2, r3
 8007206:	68b9      	ldr	r1, [r7, #8]
 8007208:	f001 fcba 	bl	8008b80 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	68da      	ldr	r2, [r3, #12]
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007214:	425b      	negs	r3, r3
 8007216:	441a      	add	r2, r3
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	68da      	ldr	r2, [r3, #12]
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	429a      	cmp	r2, r3
 8007226:	d207      	bcs.n	8007238 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	689a      	ldr	r2, [r3, #8]
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007230:	425b      	negs	r3, r3
 8007232:	441a      	add	r2, r3
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	2b02      	cmp	r3, #2
 800723c:	d105      	bne.n	800724a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800723e:	693b      	ldr	r3, [r7, #16]
 8007240:	2b00      	cmp	r3, #0
 8007242:	d002      	beq.n	800724a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007244:	693b      	ldr	r3, [r7, #16]
 8007246:	3b01      	subs	r3, #1
 8007248:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800724a:	693b      	ldr	r3, [r7, #16]
 800724c:	1c5a      	adds	r2, r3, #1
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8007252:	697b      	ldr	r3, [r7, #20]
}
 8007254:	4618      	mov	r0, r3
 8007256:	3718      	adds	r7, #24
 8007258:	46bd      	mov	sp, r7
 800725a:	bd80      	pop	{r7, pc}

0800725c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800725c:	b580      	push	{r7, lr}
 800725e:	b082      	sub	sp, #8
 8007260:	af00      	add	r7, sp, #0
 8007262:	6078      	str	r0, [r7, #4]
 8007264:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800726a:	2b00      	cmp	r3, #0
 800726c:	d018      	beq.n	80072a0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	68da      	ldr	r2, [r3, #12]
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007276:	441a      	add	r2, r3
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	68da      	ldr	r2, [r3, #12]
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	689b      	ldr	r3, [r3, #8]
 8007284:	429a      	cmp	r2, r3
 8007286:	d303      	bcc.n	8007290 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681a      	ldr	r2, [r3, #0]
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	68d9      	ldr	r1, [r3, #12]
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007298:	461a      	mov	r2, r3
 800729a:	6838      	ldr	r0, [r7, #0]
 800729c:	f001 fc70 	bl	8008b80 <memcpy>
	}
}
 80072a0:	bf00      	nop
 80072a2:	3708      	adds	r7, #8
 80072a4:	46bd      	mov	sp, r7
 80072a6:	bd80      	pop	{r7, pc}

080072a8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80072a8:	b580      	push	{r7, lr}
 80072aa:	b084      	sub	sp, #16
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80072b0:	f001 f8a2 	bl	80083f8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80072ba:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80072bc:	e011      	b.n	80072e2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d012      	beq.n	80072ec <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	3324      	adds	r3, #36	@ 0x24
 80072ca:	4618      	mov	r0, r3
 80072cc:	f000 fc94 	bl	8007bf8 <xTaskRemoveFromEventList>
 80072d0:	4603      	mov	r3, r0
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d001      	beq.n	80072da <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80072d6:	f000 fd6d 	bl	8007db4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80072da:	7bfb      	ldrb	r3, [r7, #15]
 80072dc:	3b01      	subs	r3, #1
 80072de:	b2db      	uxtb	r3, r3
 80072e0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80072e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	dce9      	bgt.n	80072be <prvUnlockQueue+0x16>
 80072ea:	e000      	b.n	80072ee <prvUnlockQueue+0x46>
					break;
 80072ec:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	22ff      	movs	r2, #255	@ 0xff
 80072f2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80072f6:	f001 f8b1 	bl	800845c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80072fa:	f001 f87d 	bl	80083f8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007304:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007306:	e011      	b.n	800732c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	691b      	ldr	r3, [r3, #16]
 800730c:	2b00      	cmp	r3, #0
 800730e:	d012      	beq.n	8007336 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	3310      	adds	r3, #16
 8007314:	4618      	mov	r0, r3
 8007316:	f000 fc6f 	bl	8007bf8 <xTaskRemoveFromEventList>
 800731a:	4603      	mov	r3, r0
 800731c:	2b00      	cmp	r3, #0
 800731e:	d001      	beq.n	8007324 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007320:	f000 fd48 	bl	8007db4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007324:	7bbb      	ldrb	r3, [r7, #14]
 8007326:	3b01      	subs	r3, #1
 8007328:	b2db      	uxtb	r3, r3
 800732a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800732c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007330:	2b00      	cmp	r3, #0
 8007332:	dce9      	bgt.n	8007308 <prvUnlockQueue+0x60>
 8007334:	e000      	b.n	8007338 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007336:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	22ff      	movs	r2, #255	@ 0xff
 800733c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8007340:	f001 f88c 	bl	800845c <vPortExitCritical>
}
 8007344:	bf00      	nop
 8007346:	3710      	adds	r7, #16
 8007348:	46bd      	mov	sp, r7
 800734a:	bd80      	pop	{r7, pc}

0800734c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800734c:	b580      	push	{r7, lr}
 800734e:	b084      	sub	sp, #16
 8007350:	af00      	add	r7, sp, #0
 8007352:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007354:	f001 f850 	bl	80083f8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800735c:	2b00      	cmp	r3, #0
 800735e:	d102      	bne.n	8007366 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007360:	2301      	movs	r3, #1
 8007362:	60fb      	str	r3, [r7, #12]
 8007364:	e001      	b.n	800736a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007366:	2300      	movs	r3, #0
 8007368:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800736a:	f001 f877 	bl	800845c <vPortExitCritical>

	return xReturn;
 800736e:	68fb      	ldr	r3, [r7, #12]
}
 8007370:	4618      	mov	r0, r3
 8007372:	3710      	adds	r7, #16
 8007374:	46bd      	mov	sp, r7
 8007376:	bd80      	pop	{r7, pc}

08007378 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007378:	b580      	push	{r7, lr}
 800737a:	b08e      	sub	sp, #56	@ 0x38
 800737c:	af04      	add	r7, sp, #16
 800737e:	60f8      	str	r0, [r7, #12]
 8007380:	60b9      	str	r1, [r7, #8]
 8007382:	607a      	str	r2, [r7, #4]
 8007384:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007386:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007388:	2b00      	cmp	r3, #0
 800738a:	d10b      	bne.n	80073a4 <xTaskCreateStatic+0x2c>
	__asm volatile
 800738c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007390:	f383 8811 	msr	BASEPRI, r3
 8007394:	f3bf 8f6f 	isb	sy
 8007398:	f3bf 8f4f 	dsb	sy
 800739c:	623b      	str	r3, [r7, #32]
}
 800739e:	bf00      	nop
 80073a0:	bf00      	nop
 80073a2:	e7fd      	b.n	80073a0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80073a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d10b      	bne.n	80073c2 <xTaskCreateStatic+0x4a>
	__asm volatile
 80073aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073ae:	f383 8811 	msr	BASEPRI, r3
 80073b2:	f3bf 8f6f 	isb	sy
 80073b6:	f3bf 8f4f 	dsb	sy
 80073ba:	61fb      	str	r3, [r7, #28]
}
 80073bc:	bf00      	nop
 80073be:	bf00      	nop
 80073c0:	e7fd      	b.n	80073be <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80073c2:	23a0      	movs	r3, #160	@ 0xa0
 80073c4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80073c6:	693b      	ldr	r3, [r7, #16]
 80073c8:	2ba0      	cmp	r3, #160	@ 0xa0
 80073ca:	d00b      	beq.n	80073e4 <xTaskCreateStatic+0x6c>
	__asm volatile
 80073cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073d0:	f383 8811 	msr	BASEPRI, r3
 80073d4:	f3bf 8f6f 	isb	sy
 80073d8:	f3bf 8f4f 	dsb	sy
 80073dc:	61bb      	str	r3, [r7, #24]
}
 80073de:	bf00      	nop
 80073e0:	bf00      	nop
 80073e2:	e7fd      	b.n	80073e0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80073e4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80073e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d01e      	beq.n	800742a <xTaskCreateStatic+0xb2>
 80073ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d01b      	beq.n	800742a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80073f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073f4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80073f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073f8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80073fa:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80073fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073fe:	2202      	movs	r2, #2
 8007400:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007404:	2300      	movs	r3, #0
 8007406:	9303      	str	r3, [sp, #12]
 8007408:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800740a:	9302      	str	r3, [sp, #8]
 800740c:	f107 0314 	add.w	r3, r7, #20
 8007410:	9301      	str	r3, [sp, #4]
 8007412:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007414:	9300      	str	r3, [sp, #0]
 8007416:	683b      	ldr	r3, [r7, #0]
 8007418:	687a      	ldr	r2, [r7, #4]
 800741a:	68b9      	ldr	r1, [r7, #8]
 800741c:	68f8      	ldr	r0, [r7, #12]
 800741e:	f000 f851 	bl	80074c4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007422:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007424:	f000 f8ee 	bl	8007604 <prvAddNewTaskToReadyList>
 8007428:	e001      	b.n	800742e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800742a:	2300      	movs	r3, #0
 800742c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800742e:	697b      	ldr	r3, [r7, #20]
	}
 8007430:	4618      	mov	r0, r3
 8007432:	3728      	adds	r7, #40	@ 0x28
 8007434:	46bd      	mov	sp, r7
 8007436:	bd80      	pop	{r7, pc}

08007438 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007438:	b580      	push	{r7, lr}
 800743a:	b08c      	sub	sp, #48	@ 0x30
 800743c:	af04      	add	r7, sp, #16
 800743e:	60f8      	str	r0, [r7, #12]
 8007440:	60b9      	str	r1, [r7, #8]
 8007442:	603b      	str	r3, [r7, #0]
 8007444:	4613      	mov	r3, r2
 8007446:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007448:	88fb      	ldrh	r3, [r7, #6]
 800744a:	009b      	lsls	r3, r3, #2
 800744c:	4618      	mov	r0, r3
 800744e:	f001 f8f5 	bl	800863c <pvPortMalloc>
 8007452:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007454:	697b      	ldr	r3, [r7, #20]
 8007456:	2b00      	cmp	r3, #0
 8007458:	d00e      	beq.n	8007478 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800745a:	20a0      	movs	r0, #160	@ 0xa0
 800745c:	f001 f8ee 	bl	800863c <pvPortMalloc>
 8007460:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007462:	69fb      	ldr	r3, [r7, #28]
 8007464:	2b00      	cmp	r3, #0
 8007466:	d003      	beq.n	8007470 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007468:	69fb      	ldr	r3, [r7, #28]
 800746a:	697a      	ldr	r2, [r7, #20]
 800746c:	631a      	str	r2, [r3, #48]	@ 0x30
 800746e:	e005      	b.n	800747c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007470:	6978      	ldr	r0, [r7, #20]
 8007472:	f001 f9b1 	bl	80087d8 <vPortFree>
 8007476:	e001      	b.n	800747c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007478:	2300      	movs	r3, #0
 800747a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800747c:	69fb      	ldr	r3, [r7, #28]
 800747e:	2b00      	cmp	r3, #0
 8007480:	d017      	beq.n	80074b2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007482:	69fb      	ldr	r3, [r7, #28]
 8007484:	2200      	movs	r2, #0
 8007486:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800748a:	88fa      	ldrh	r2, [r7, #6]
 800748c:	2300      	movs	r3, #0
 800748e:	9303      	str	r3, [sp, #12]
 8007490:	69fb      	ldr	r3, [r7, #28]
 8007492:	9302      	str	r3, [sp, #8]
 8007494:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007496:	9301      	str	r3, [sp, #4]
 8007498:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800749a:	9300      	str	r3, [sp, #0]
 800749c:	683b      	ldr	r3, [r7, #0]
 800749e:	68b9      	ldr	r1, [r7, #8]
 80074a0:	68f8      	ldr	r0, [r7, #12]
 80074a2:	f000 f80f 	bl	80074c4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80074a6:	69f8      	ldr	r0, [r7, #28]
 80074a8:	f000 f8ac 	bl	8007604 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80074ac:	2301      	movs	r3, #1
 80074ae:	61bb      	str	r3, [r7, #24]
 80074b0:	e002      	b.n	80074b8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80074b2:	f04f 33ff 	mov.w	r3, #4294967295
 80074b6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80074b8:	69bb      	ldr	r3, [r7, #24]
	}
 80074ba:	4618      	mov	r0, r3
 80074bc:	3720      	adds	r7, #32
 80074be:	46bd      	mov	sp, r7
 80074c0:	bd80      	pop	{r7, pc}
	...

080074c4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80074c4:	b580      	push	{r7, lr}
 80074c6:	b088      	sub	sp, #32
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	60f8      	str	r0, [r7, #12]
 80074cc:	60b9      	str	r1, [r7, #8]
 80074ce:	607a      	str	r2, [r7, #4]
 80074d0:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80074d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074d4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80074dc:	3b01      	subs	r3, #1
 80074de:	009b      	lsls	r3, r3, #2
 80074e0:	4413      	add	r3, r2
 80074e2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80074e4:	69bb      	ldr	r3, [r7, #24]
 80074e6:	f023 0307 	bic.w	r3, r3, #7
 80074ea:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80074ec:	69bb      	ldr	r3, [r7, #24]
 80074ee:	f003 0307 	and.w	r3, r3, #7
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d00b      	beq.n	800750e <prvInitialiseNewTask+0x4a>
	__asm volatile
 80074f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074fa:	f383 8811 	msr	BASEPRI, r3
 80074fe:	f3bf 8f6f 	isb	sy
 8007502:	f3bf 8f4f 	dsb	sy
 8007506:	617b      	str	r3, [r7, #20]
}
 8007508:	bf00      	nop
 800750a:	bf00      	nop
 800750c:	e7fd      	b.n	800750a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800750e:	68bb      	ldr	r3, [r7, #8]
 8007510:	2b00      	cmp	r3, #0
 8007512:	d01f      	beq.n	8007554 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007514:	2300      	movs	r3, #0
 8007516:	61fb      	str	r3, [r7, #28]
 8007518:	e012      	b.n	8007540 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800751a:	68ba      	ldr	r2, [r7, #8]
 800751c:	69fb      	ldr	r3, [r7, #28]
 800751e:	4413      	add	r3, r2
 8007520:	7819      	ldrb	r1, [r3, #0]
 8007522:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007524:	69fb      	ldr	r3, [r7, #28]
 8007526:	4413      	add	r3, r2
 8007528:	3334      	adds	r3, #52	@ 0x34
 800752a:	460a      	mov	r2, r1
 800752c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800752e:	68ba      	ldr	r2, [r7, #8]
 8007530:	69fb      	ldr	r3, [r7, #28]
 8007532:	4413      	add	r3, r2
 8007534:	781b      	ldrb	r3, [r3, #0]
 8007536:	2b00      	cmp	r3, #0
 8007538:	d006      	beq.n	8007548 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800753a:	69fb      	ldr	r3, [r7, #28]
 800753c:	3301      	adds	r3, #1
 800753e:	61fb      	str	r3, [r7, #28]
 8007540:	69fb      	ldr	r3, [r7, #28]
 8007542:	2b0f      	cmp	r3, #15
 8007544:	d9e9      	bls.n	800751a <prvInitialiseNewTask+0x56>
 8007546:	e000      	b.n	800754a <prvInitialiseNewTask+0x86>
			{
				break;
 8007548:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800754a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800754c:	2200      	movs	r2, #0
 800754e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007552:	e003      	b.n	800755c <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007554:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007556:	2200      	movs	r2, #0
 8007558:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800755c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800755e:	2b06      	cmp	r3, #6
 8007560:	d901      	bls.n	8007566 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007562:	2306      	movs	r3, #6
 8007564:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007566:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007568:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800756a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800756c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800756e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007570:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007572:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007574:	2200      	movs	r2, #0
 8007576:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007578:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800757a:	3304      	adds	r3, #4
 800757c:	4618      	mov	r0, r3
 800757e:	f7ff fb2a 	bl	8006bd6 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007582:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007584:	3318      	adds	r3, #24
 8007586:	4618      	mov	r0, r3
 8007588:	f7ff fb25 	bl	8006bd6 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800758c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800758e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007590:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007592:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007594:	f1c3 0207 	rsb	r2, r3, #7
 8007598:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800759a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800759c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800759e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80075a0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80075a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075a4:	2200      	movs	r2, #0
 80075a6:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80075aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075ac:	2200      	movs	r2, #0
 80075ae:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80075b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075b4:	334c      	adds	r3, #76	@ 0x4c
 80075b6:	224c      	movs	r2, #76	@ 0x4c
 80075b8:	2100      	movs	r1, #0
 80075ba:	4618      	mov	r0, r3
 80075bc:	f001 fa4e 	bl	8008a5c <memset>
 80075c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075c2:	4a0d      	ldr	r2, [pc, #52]	@ (80075f8 <prvInitialiseNewTask+0x134>)
 80075c4:	651a      	str	r2, [r3, #80]	@ 0x50
 80075c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075c8:	4a0c      	ldr	r2, [pc, #48]	@ (80075fc <prvInitialiseNewTask+0x138>)
 80075ca:	655a      	str	r2, [r3, #84]	@ 0x54
 80075cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075ce:	4a0c      	ldr	r2, [pc, #48]	@ (8007600 <prvInitialiseNewTask+0x13c>)
 80075d0:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80075d2:	683a      	ldr	r2, [r7, #0]
 80075d4:	68f9      	ldr	r1, [r7, #12]
 80075d6:	69b8      	ldr	r0, [r7, #24]
 80075d8:	f000 fde0 	bl	800819c <pxPortInitialiseStack>
 80075dc:	4602      	mov	r2, r0
 80075de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075e0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80075e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d002      	beq.n	80075ee <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80075e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80075ec:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80075ee:	bf00      	nop
 80075f0:	3720      	adds	r7, #32
 80075f2:	46bd      	mov	sp, r7
 80075f4:	bd80      	pop	{r7, pc}
 80075f6:	bf00      	nop
 80075f8:	20004590 	.word	0x20004590
 80075fc:	200045f8 	.word	0x200045f8
 8007600:	20004660 	.word	0x20004660

08007604 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007604:	b580      	push	{r7, lr}
 8007606:	b082      	sub	sp, #8
 8007608:	af00      	add	r7, sp, #0
 800760a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800760c:	f000 fef4 	bl	80083f8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007610:	4b2a      	ldr	r3, [pc, #168]	@ (80076bc <prvAddNewTaskToReadyList+0xb8>)
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	3301      	adds	r3, #1
 8007616:	4a29      	ldr	r2, [pc, #164]	@ (80076bc <prvAddNewTaskToReadyList+0xb8>)
 8007618:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800761a:	4b29      	ldr	r3, [pc, #164]	@ (80076c0 <prvAddNewTaskToReadyList+0xbc>)
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	2b00      	cmp	r3, #0
 8007620:	d109      	bne.n	8007636 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007622:	4a27      	ldr	r2, [pc, #156]	@ (80076c0 <prvAddNewTaskToReadyList+0xbc>)
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007628:	4b24      	ldr	r3, [pc, #144]	@ (80076bc <prvAddNewTaskToReadyList+0xb8>)
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	2b01      	cmp	r3, #1
 800762e:	d110      	bne.n	8007652 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007630:	f000 fbe4 	bl	8007dfc <prvInitialiseTaskLists>
 8007634:	e00d      	b.n	8007652 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007636:	4b23      	ldr	r3, [pc, #140]	@ (80076c4 <prvAddNewTaskToReadyList+0xc0>)
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	2b00      	cmp	r3, #0
 800763c:	d109      	bne.n	8007652 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800763e:	4b20      	ldr	r3, [pc, #128]	@ (80076c0 <prvAddNewTaskToReadyList+0xbc>)
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007648:	429a      	cmp	r2, r3
 800764a:	d802      	bhi.n	8007652 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800764c:	4a1c      	ldr	r2, [pc, #112]	@ (80076c0 <prvAddNewTaskToReadyList+0xbc>)
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007652:	4b1d      	ldr	r3, [pc, #116]	@ (80076c8 <prvAddNewTaskToReadyList+0xc4>)
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	3301      	adds	r3, #1
 8007658:	4a1b      	ldr	r2, [pc, #108]	@ (80076c8 <prvAddNewTaskToReadyList+0xc4>)
 800765a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007660:	2201      	movs	r2, #1
 8007662:	409a      	lsls	r2, r3
 8007664:	4b19      	ldr	r3, [pc, #100]	@ (80076cc <prvAddNewTaskToReadyList+0xc8>)
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	4313      	orrs	r3, r2
 800766a:	4a18      	ldr	r2, [pc, #96]	@ (80076cc <prvAddNewTaskToReadyList+0xc8>)
 800766c:	6013      	str	r3, [r2, #0]
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007672:	4613      	mov	r3, r2
 8007674:	009b      	lsls	r3, r3, #2
 8007676:	4413      	add	r3, r2
 8007678:	009b      	lsls	r3, r3, #2
 800767a:	4a15      	ldr	r2, [pc, #84]	@ (80076d0 <prvAddNewTaskToReadyList+0xcc>)
 800767c:	441a      	add	r2, r3
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	3304      	adds	r3, #4
 8007682:	4619      	mov	r1, r3
 8007684:	4610      	mov	r0, r2
 8007686:	f7ff fab3 	bl	8006bf0 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800768a:	f000 fee7 	bl	800845c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800768e:	4b0d      	ldr	r3, [pc, #52]	@ (80076c4 <prvAddNewTaskToReadyList+0xc0>)
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	2b00      	cmp	r3, #0
 8007694:	d00e      	beq.n	80076b4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007696:	4b0a      	ldr	r3, [pc, #40]	@ (80076c0 <prvAddNewTaskToReadyList+0xbc>)
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076a0:	429a      	cmp	r2, r3
 80076a2:	d207      	bcs.n	80076b4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80076a4:	4b0b      	ldr	r3, [pc, #44]	@ (80076d4 <prvAddNewTaskToReadyList+0xd0>)
 80076a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80076aa:	601a      	str	r2, [r3, #0]
 80076ac:	f3bf 8f4f 	dsb	sy
 80076b0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80076b4:	bf00      	nop
 80076b6:	3708      	adds	r7, #8
 80076b8:	46bd      	mov	sp, r7
 80076ba:	bd80      	pop	{r7, pc}
 80076bc:	2000093c 	.word	0x2000093c
 80076c0:	2000083c 	.word	0x2000083c
 80076c4:	20000948 	.word	0x20000948
 80076c8:	20000958 	.word	0x20000958
 80076cc:	20000944 	.word	0x20000944
 80076d0:	20000840 	.word	0x20000840
 80076d4:	e000ed04 	.word	0xe000ed04

080076d8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80076d8:	b580      	push	{r7, lr}
 80076da:	b084      	sub	sp, #16
 80076dc:	af00      	add	r7, sp, #0
 80076de:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80076e0:	2300      	movs	r3, #0
 80076e2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d018      	beq.n	800771c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80076ea:	4b14      	ldr	r3, [pc, #80]	@ (800773c <vTaskDelay+0x64>)
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d00b      	beq.n	800770a <vTaskDelay+0x32>
	__asm volatile
 80076f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076f6:	f383 8811 	msr	BASEPRI, r3
 80076fa:	f3bf 8f6f 	isb	sy
 80076fe:	f3bf 8f4f 	dsb	sy
 8007702:	60bb      	str	r3, [r7, #8]
}
 8007704:	bf00      	nop
 8007706:	bf00      	nop
 8007708:	e7fd      	b.n	8007706 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800770a:	f000 f885 	bl	8007818 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800770e:	2100      	movs	r1, #0
 8007710:	6878      	ldr	r0, [r7, #4]
 8007712:	f000 fcdd 	bl	80080d0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007716:	f000 f88d 	bl	8007834 <xTaskResumeAll>
 800771a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	2b00      	cmp	r3, #0
 8007720:	d107      	bne.n	8007732 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8007722:	4b07      	ldr	r3, [pc, #28]	@ (8007740 <vTaskDelay+0x68>)
 8007724:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007728:	601a      	str	r2, [r3, #0]
 800772a:	f3bf 8f4f 	dsb	sy
 800772e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007732:	bf00      	nop
 8007734:	3710      	adds	r7, #16
 8007736:	46bd      	mov	sp, r7
 8007738:	bd80      	pop	{r7, pc}
 800773a:	bf00      	nop
 800773c:	20000964 	.word	0x20000964
 8007740:	e000ed04 	.word	0xe000ed04

08007744 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007744:	b580      	push	{r7, lr}
 8007746:	b08a      	sub	sp, #40	@ 0x28
 8007748:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800774a:	2300      	movs	r3, #0
 800774c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800774e:	2300      	movs	r3, #0
 8007750:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007752:	463a      	mov	r2, r7
 8007754:	1d39      	adds	r1, r7, #4
 8007756:	f107 0308 	add.w	r3, r7, #8
 800775a:	4618      	mov	r0, r3
 800775c:	f7f8 ff2e 	bl	80005bc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007760:	6839      	ldr	r1, [r7, #0]
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	68ba      	ldr	r2, [r7, #8]
 8007766:	9202      	str	r2, [sp, #8]
 8007768:	9301      	str	r3, [sp, #4]
 800776a:	2300      	movs	r3, #0
 800776c:	9300      	str	r3, [sp, #0]
 800776e:	2300      	movs	r3, #0
 8007770:	460a      	mov	r2, r1
 8007772:	4921      	ldr	r1, [pc, #132]	@ (80077f8 <vTaskStartScheduler+0xb4>)
 8007774:	4821      	ldr	r0, [pc, #132]	@ (80077fc <vTaskStartScheduler+0xb8>)
 8007776:	f7ff fdff 	bl	8007378 <xTaskCreateStatic>
 800777a:	4603      	mov	r3, r0
 800777c:	4a20      	ldr	r2, [pc, #128]	@ (8007800 <vTaskStartScheduler+0xbc>)
 800777e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007780:	4b1f      	ldr	r3, [pc, #124]	@ (8007800 <vTaskStartScheduler+0xbc>)
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	2b00      	cmp	r3, #0
 8007786:	d002      	beq.n	800778e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007788:	2301      	movs	r3, #1
 800778a:	617b      	str	r3, [r7, #20]
 800778c:	e001      	b.n	8007792 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800778e:	2300      	movs	r3, #0
 8007790:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007792:	697b      	ldr	r3, [r7, #20]
 8007794:	2b01      	cmp	r3, #1
 8007796:	d11b      	bne.n	80077d0 <vTaskStartScheduler+0x8c>
	__asm volatile
 8007798:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800779c:	f383 8811 	msr	BASEPRI, r3
 80077a0:	f3bf 8f6f 	isb	sy
 80077a4:	f3bf 8f4f 	dsb	sy
 80077a8:	613b      	str	r3, [r7, #16]
}
 80077aa:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80077ac:	4b15      	ldr	r3, [pc, #84]	@ (8007804 <vTaskStartScheduler+0xc0>)
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	334c      	adds	r3, #76	@ 0x4c
 80077b2:	4a15      	ldr	r2, [pc, #84]	@ (8007808 <vTaskStartScheduler+0xc4>)
 80077b4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80077b6:	4b15      	ldr	r3, [pc, #84]	@ (800780c <vTaskStartScheduler+0xc8>)
 80077b8:	f04f 32ff 	mov.w	r2, #4294967295
 80077bc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80077be:	4b14      	ldr	r3, [pc, #80]	@ (8007810 <vTaskStartScheduler+0xcc>)
 80077c0:	2201      	movs	r2, #1
 80077c2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80077c4:	4b13      	ldr	r3, [pc, #76]	@ (8007814 <vTaskStartScheduler+0xd0>)
 80077c6:	2200      	movs	r2, #0
 80077c8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80077ca:	f000 fd71 	bl	80082b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80077ce:	e00f      	b.n	80077f0 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80077d0:	697b      	ldr	r3, [r7, #20]
 80077d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077d6:	d10b      	bne.n	80077f0 <vTaskStartScheduler+0xac>
	__asm volatile
 80077d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077dc:	f383 8811 	msr	BASEPRI, r3
 80077e0:	f3bf 8f6f 	isb	sy
 80077e4:	f3bf 8f4f 	dsb	sy
 80077e8:	60fb      	str	r3, [r7, #12]
}
 80077ea:	bf00      	nop
 80077ec:	bf00      	nop
 80077ee:	e7fd      	b.n	80077ec <vTaskStartScheduler+0xa8>
}
 80077f0:	bf00      	nop
 80077f2:	3718      	adds	r7, #24
 80077f4:	46bd      	mov	sp, r7
 80077f6:	bd80      	pop	{r7, pc}
 80077f8:	08009438 	.word	0x08009438
 80077fc:	08007dcd 	.word	0x08007dcd
 8007800:	20000960 	.word	0x20000960
 8007804:	2000083c 	.word	0x2000083c
 8007808:	20000088 	.word	0x20000088
 800780c:	2000095c 	.word	0x2000095c
 8007810:	20000948 	.word	0x20000948
 8007814:	20000940 	.word	0x20000940

08007818 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007818:	b480      	push	{r7}
 800781a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800781c:	4b04      	ldr	r3, [pc, #16]	@ (8007830 <vTaskSuspendAll+0x18>)
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	3301      	adds	r3, #1
 8007822:	4a03      	ldr	r2, [pc, #12]	@ (8007830 <vTaskSuspendAll+0x18>)
 8007824:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007826:	bf00      	nop
 8007828:	46bd      	mov	sp, r7
 800782a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782e:	4770      	bx	lr
 8007830:	20000964 	.word	0x20000964

08007834 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007834:	b580      	push	{r7, lr}
 8007836:	b084      	sub	sp, #16
 8007838:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800783a:	2300      	movs	r3, #0
 800783c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800783e:	2300      	movs	r3, #0
 8007840:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007842:	4b42      	ldr	r3, [pc, #264]	@ (800794c <xTaskResumeAll+0x118>)
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	2b00      	cmp	r3, #0
 8007848:	d10b      	bne.n	8007862 <xTaskResumeAll+0x2e>
	__asm volatile
 800784a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800784e:	f383 8811 	msr	BASEPRI, r3
 8007852:	f3bf 8f6f 	isb	sy
 8007856:	f3bf 8f4f 	dsb	sy
 800785a:	603b      	str	r3, [r7, #0]
}
 800785c:	bf00      	nop
 800785e:	bf00      	nop
 8007860:	e7fd      	b.n	800785e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007862:	f000 fdc9 	bl	80083f8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007866:	4b39      	ldr	r3, [pc, #228]	@ (800794c <xTaskResumeAll+0x118>)
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	3b01      	subs	r3, #1
 800786c:	4a37      	ldr	r2, [pc, #220]	@ (800794c <xTaskResumeAll+0x118>)
 800786e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007870:	4b36      	ldr	r3, [pc, #216]	@ (800794c <xTaskResumeAll+0x118>)
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	2b00      	cmp	r3, #0
 8007876:	d161      	bne.n	800793c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007878:	4b35      	ldr	r3, [pc, #212]	@ (8007950 <xTaskResumeAll+0x11c>)
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	2b00      	cmp	r3, #0
 800787e:	d05d      	beq.n	800793c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007880:	e02e      	b.n	80078e0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007882:	4b34      	ldr	r3, [pc, #208]	@ (8007954 <xTaskResumeAll+0x120>)
 8007884:	68db      	ldr	r3, [r3, #12]
 8007886:	68db      	ldr	r3, [r3, #12]
 8007888:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	3318      	adds	r3, #24
 800788e:	4618      	mov	r0, r3
 8007890:	f7ff fa0b 	bl	8006caa <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	3304      	adds	r3, #4
 8007898:	4618      	mov	r0, r3
 800789a:	f7ff fa06 	bl	8006caa <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078a2:	2201      	movs	r2, #1
 80078a4:	409a      	lsls	r2, r3
 80078a6:	4b2c      	ldr	r3, [pc, #176]	@ (8007958 <xTaskResumeAll+0x124>)
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	4313      	orrs	r3, r2
 80078ac:	4a2a      	ldr	r2, [pc, #168]	@ (8007958 <xTaskResumeAll+0x124>)
 80078ae:	6013      	str	r3, [r2, #0]
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078b4:	4613      	mov	r3, r2
 80078b6:	009b      	lsls	r3, r3, #2
 80078b8:	4413      	add	r3, r2
 80078ba:	009b      	lsls	r3, r3, #2
 80078bc:	4a27      	ldr	r2, [pc, #156]	@ (800795c <xTaskResumeAll+0x128>)
 80078be:	441a      	add	r2, r3
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	3304      	adds	r3, #4
 80078c4:	4619      	mov	r1, r3
 80078c6:	4610      	mov	r0, r2
 80078c8:	f7ff f992 	bl	8006bf0 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078d0:	4b23      	ldr	r3, [pc, #140]	@ (8007960 <xTaskResumeAll+0x12c>)
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078d6:	429a      	cmp	r2, r3
 80078d8:	d302      	bcc.n	80078e0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80078da:	4b22      	ldr	r3, [pc, #136]	@ (8007964 <xTaskResumeAll+0x130>)
 80078dc:	2201      	movs	r2, #1
 80078de:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80078e0:	4b1c      	ldr	r3, [pc, #112]	@ (8007954 <xTaskResumeAll+0x120>)
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d1cc      	bne.n	8007882 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d001      	beq.n	80078f2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80078ee:	f000 fb29 	bl	8007f44 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80078f2:	4b1d      	ldr	r3, [pc, #116]	@ (8007968 <xTaskResumeAll+0x134>)
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d010      	beq.n	8007920 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80078fe:	f000 f837 	bl	8007970 <xTaskIncrementTick>
 8007902:	4603      	mov	r3, r0
 8007904:	2b00      	cmp	r3, #0
 8007906:	d002      	beq.n	800790e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8007908:	4b16      	ldr	r3, [pc, #88]	@ (8007964 <xTaskResumeAll+0x130>)
 800790a:	2201      	movs	r2, #1
 800790c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	3b01      	subs	r3, #1
 8007912:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	2b00      	cmp	r3, #0
 8007918:	d1f1      	bne.n	80078fe <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800791a:	4b13      	ldr	r3, [pc, #76]	@ (8007968 <xTaskResumeAll+0x134>)
 800791c:	2200      	movs	r2, #0
 800791e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007920:	4b10      	ldr	r3, [pc, #64]	@ (8007964 <xTaskResumeAll+0x130>)
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	2b00      	cmp	r3, #0
 8007926:	d009      	beq.n	800793c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007928:	2301      	movs	r3, #1
 800792a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800792c:	4b0f      	ldr	r3, [pc, #60]	@ (800796c <xTaskResumeAll+0x138>)
 800792e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007932:	601a      	str	r2, [r3, #0]
 8007934:	f3bf 8f4f 	dsb	sy
 8007938:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800793c:	f000 fd8e 	bl	800845c <vPortExitCritical>

	return xAlreadyYielded;
 8007940:	68bb      	ldr	r3, [r7, #8]
}
 8007942:	4618      	mov	r0, r3
 8007944:	3710      	adds	r7, #16
 8007946:	46bd      	mov	sp, r7
 8007948:	bd80      	pop	{r7, pc}
 800794a:	bf00      	nop
 800794c:	20000964 	.word	0x20000964
 8007950:	2000093c 	.word	0x2000093c
 8007954:	200008fc 	.word	0x200008fc
 8007958:	20000944 	.word	0x20000944
 800795c:	20000840 	.word	0x20000840
 8007960:	2000083c 	.word	0x2000083c
 8007964:	20000950 	.word	0x20000950
 8007968:	2000094c 	.word	0x2000094c
 800796c:	e000ed04 	.word	0xe000ed04

08007970 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007970:	b580      	push	{r7, lr}
 8007972:	b086      	sub	sp, #24
 8007974:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007976:	2300      	movs	r3, #0
 8007978:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800797a:	4b4f      	ldr	r3, [pc, #316]	@ (8007ab8 <xTaskIncrementTick+0x148>)
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	2b00      	cmp	r3, #0
 8007980:	f040 808f 	bne.w	8007aa2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007984:	4b4d      	ldr	r3, [pc, #308]	@ (8007abc <xTaskIncrementTick+0x14c>)
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	3301      	adds	r3, #1
 800798a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800798c:	4a4b      	ldr	r2, [pc, #300]	@ (8007abc <xTaskIncrementTick+0x14c>)
 800798e:	693b      	ldr	r3, [r7, #16]
 8007990:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007992:	693b      	ldr	r3, [r7, #16]
 8007994:	2b00      	cmp	r3, #0
 8007996:	d121      	bne.n	80079dc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8007998:	4b49      	ldr	r3, [pc, #292]	@ (8007ac0 <xTaskIncrementTick+0x150>)
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d00b      	beq.n	80079ba <xTaskIncrementTick+0x4a>
	__asm volatile
 80079a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079a6:	f383 8811 	msr	BASEPRI, r3
 80079aa:	f3bf 8f6f 	isb	sy
 80079ae:	f3bf 8f4f 	dsb	sy
 80079b2:	603b      	str	r3, [r7, #0]
}
 80079b4:	bf00      	nop
 80079b6:	bf00      	nop
 80079b8:	e7fd      	b.n	80079b6 <xTaskIncrementTick+0x46>
 80079ba:	4b41      	ldr	r3, [pc, #260]	@ (8007ac0 <xTaskIncrementTick+0x150>)
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	60fb      	str	r3, [r7, #12]
 80079c0:	4b40      	ldr	r3, [pc, #256]	@ (8007ac4 <xTaskIncrementTick+0x154>)
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	4a3e      	ldr	r2, [pc, #248]	@ (8007ac0 <xTaskIncrementTick+0x150>)
 80079c6:	6013      	str	r3, [r2, #0]
 80079c8:	4a3e      	ldr	r2, [pc, #248]	@ (8007ac4 <xTaskIncrementTick+0x154>)
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	6013      	str	r3, [r2, #0]
 80079ce:	4b3e      	ldr	r3, [pc, #248]	@ (8007ac8 <xTaskIncrementTick+0x158>)
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	3301      	adds	r3, #1
 80079d4:	4a3c      	ldr	r2, [pc, #240]	@ (8007ac8 <xTaskIncrementTick+0x158>)
 80079d6:	6013      	str	r3, [r2, #0]
 80079d8:	f000 fab4 	bl	8007f44 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80079dc:	4b3b      	ldr	r3, [pc, #236]	@ (8007acc <xTaskIncrementTick+0x15c>)
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	693a      	ldr	r2, [r7, #16]
 80079e2:	429a      	cmp	r2, r3
 80079e4:	d348      	bcc.n	8007a78 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80079e6:	4b36      	ldr	r3, [pc, #216]	@ (8007ac0 <xTaskIncrementTick+0x150>)
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d104      	bne.n	80079fa <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80079f0:	4b36      	ldr	r3, [pc, #216]	@ (8007acc <xTaskIncrementTick+0x15c>)
 80079f2:	f04f 32ff 	mov.w	r2, #4294967295
 80079f6:	601a      	str	r2, [r3, #0]
					break;
 80079f8:	e03e      	b.n	8007a78 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80079fa:	4b31      	ldr	r3, [pc, #196]	@ (8007ac0 <xTaskIncrementTick+0x150>)
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	68db      	ldr	r3, [r3, #12]
 8007a00:	68db      	ldr	r3, [r3, #12]
 8007a02:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007a04:	68bb      	ldr	r3, [r7, #8]
 8007a06:	685b      	ldr	r3, [r3, #4]
 8007a08:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007a0a:	693a      	ldr	r2, [r7, #16]
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	429a      	cmp	r2, r3
 8007a10:	d203      	bcs.n	8007a1a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007a12:	4a2e      	ldr	r2, [pc, #184]	@ (8007acc <xTaskIncrementTick+0x15c>)
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007a18:	e02e      	b.n	8007a78 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007a1a:	68bb      	ldr	r3, [r7, #8]
 8007a1c:	3304      	adds	r3, #4
 8007a1e:	4618      	mov	r0, r3
 8007a20:	f7ff f943 	bl	8006caa <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007a24:	68bb      	ldr	r3, [r7, #8]
 8007a26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d004      	beq.n	8007a36 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007a2c:	68bb      	ldr	r3, [r7, #8]
 8007a2e:	3318      	adds	r3, #24
 8007a30:	4618      	mov	r0, r3
 8007a32:	f7ff f93a 	bl	8006caa <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007a36:	68bb      	ldr	r3, [r7, #8]
 8007a38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a3a:	2201      	movs	r2, #1
 8007a3c:	409a      	lsls	r2, r3
 8007a3e:	4b24      	ldr	r3, [pc, #144]	@ (8007ad0 <xTaskIncrementTick+0x160>)
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	4313      	orrs	r3, r2
 8007a44:	4a22      	ldr	r2, [pc, #136]	@ (8007ad0 <xTaskIncrementTick+0x160>)
 8007a46:	6013      	str	r3, [r2, #0]
 8007a48:	68bb      	ldr	r3, [r7, #8]
 8007a4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a4c:	4613      	mov	r3, r2
 8007a4e:	009b      	lsls	r3, r3, #2
 8007a50:	4413      	add	r3, r2
 8007a52:	009b      	lsls	r3, r3, #2
 8007a54:	4a1f      	ldr	r2, [pc, #124]	@ (8007ad4 <xTaskIncrementTick+0x164>)
 8007a56:	441a      	add	r2, r3
 8007a58:	68bb      	ldr	r3, [r7, #8]
 8007a5a:	3304      	adds	r3, #4
 8007a5c:	4619      	mov	r1, r3
 8007a5e:	4610      	mov	r0, r2
 8007a60:	f7ff f8c6 	bl	8006bf0 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007a64:	68bb      	ldr	r3, [r7, #8]
 8007a66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a68:	4b1b      	ldr	r3, [pc, #108]	@ (8007ad8 <xTaskIncrementTick+0x168>)
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a6e:	429a      	cmp	r2, r3
 8007a70:	d3b9      	bcc.n	80079e6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8007a72:	2301      	movs	r3, #1
 8007a74:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007a76:	e7b6      	b.n	80079e6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007a78:	4b17      	ldr	r3, [pc, #92]	@ (8007ad8 <xTaskIncrementTick+0x168>)
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a7e:	4915      	ldr	r1, [pc, #84]	@ (8007ad4 <xTaskIncrementTick+0x164>)
 8007a80:	4613      	mov	r3, r2
 8007a82:	009b      	lsls	r3, r3, #2
 8007a84:	4413      	add	r3, r2
 8007a86:	009b      	lsls	r3, r3, #2
 8007a88:	440b      	add	r3, r1
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	2b01      	cmp	r3, #1
 8007a8e:	d901      	bls.n	8007a94 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8007a90:	2301      	movs	r3, #1
 8007a92:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007a94:	4b11      	ldr	r3, [pc, #68]	@ (8007adc <xTaskIncrementTick+0x16c>)
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d007      	beq.n	8007aac <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8007a9c:	2301      	movs	r3, #1
 8007a9e:	617b      	str	r3, [r7, #20]
 8007aa0:	e004      	b.n	8007aac <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007aa2:	4b0f      	ldr	r3, [pc, #60]	@ (8007ae0 <xTaskIncrementTick+0x170>)
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	3301      	adds	r3, #1
 8007aa8:	4a0d      	ldr	r2, [pc, #52]	@ (8007ae0 <xTaskIncrementTick+0x170>)
 8007aaa:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007aac:	697b      	ldr	r3, [r7, #20]
}
 8007aae:	4618      	mov	r0, r3
 8007ab0:	3718      	adds	r7, #24
 8007ab2:	46bd      	mov	sp, r7
 8007ab4:	bd80      	pop	{r7, pc}
 8007ab6:	bf00      	nop
 8007ab8:	20000964 	.word	0x20000964
 8007abc:	20000940 	.word	0x20000940
 8007ac0:	200008f4 	.word	0x200008f4
 8007ac4:	200008f8 	.word	0x200008f8
 8007ac8:	20000954 	.word	0x20000954
 8007acc:	2000095c 	.word	0x2000095c
 8007ad0:	20000944 	.word	0x20000944
 8007ad4:	20000840 	.word	0x20000840
 8007ad8:	2000083c 	.word	0x2000083c
 8007adc:	20000950 	.word	0x20000950
 8007ae0:	2000094c 	.word	0x2000094c

08007ae4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007ae4:	b480      	push	{r7}
 8007ae6:	b087      	sub	sp, #28
 8007ae8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007aea:	4b2a      	ldr	r3, [pc, #168]	@ (8007b94 <vTaskSwitchContext+0xb0>)
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d003      	beq.n	8007afa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007af2:	4b29      	ldr	r3, [pc, #164]	@ (8007b98 <vTaskSwitchContext+0xb4>)
 8007af4:	2201      	movs	r2, #1
 8007af6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007af8:	e045      	b.n	8007b86 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8007afa:	4b27      	ldr	r3, [pc, #156]	@ (8007b98 <vTaskSwitchContext+0xb4>)
 8007afc:	2200      	movs	r2, #0
 8007afe:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b00:	4b26      	ldr	r3, [pc, #152]	@ (8007b9c <vTaskSwitchContext+0xb8>)
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	fab3 f383 	clz	r3, r3
 8007b0c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8007b0e:	7afb      	ldrb	r3, [r7, #11]
 8007b10:	f1c3 031f 	rsb	r3, r3, #31
 8007b14:	617b      	str	r3, [r7, #20]
 8007b16:	4922      	ldr	r1, [pc, #136]	@ (8007ba0 <vTaskSwitchContext+0xbc>)
 8007b18:	697a      	ldr	r2, [r7, #20]
 8007b1a:	4613      	mov	r3, r2
 8007b1c:	009b      	lsls	r3, r3, #2
 8007b1e:	4413      	add	r3, r2
 8007b20:	009b      	lsls	r3, r3, #2
 8007b22:	440b      	add	r3, r1
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d10b      	bne.n	8007b42 <vTaskSwitchContext+0x5e>
	__asm volatile
 8007b2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b2e:	f383 8811 	msr	BASEPRI, r3
 8007b32:	f3bf 8f6f 	isb	sy
 8007b36:	f3bf 8f4f 	dsb	sy
 8007b3a:	607b      	str	r3, [r7, #4]
}
 8007b3c:	bf00      	nop
 8007b3e:	bf00      	nop
 8007b40:	e7fd      	b.n	8007b3e <vTaskSwitchContext+0x5a>
 8007b42:	697a      	ldr	r2, [r7, #20]
 8007b44:	4613      	mov	r3, r2
 8007b46:	009b      	lsls	r3, r3, #2
 8007b48:	4413      	add	r3, r2
 8007b4a:	009b      	lsls	r3, r3, #2
 8007b4c:	4a14      	ldr	r2, [pc, #80]	@ (8007ba0 <vTaskSwitchContext+0xbc>)
 8007b4e:	4413      	add	r3, r2
 8007b50:	613b      	str	r3, [r7, #16]
 8007b52:	693b      	ldr	r3, [r7, #16]
 8007b54:	685b      	ldr	r3, [r3, #4]
 8007b56:	685a      	ldr	r2, [r3, #4]
 8007b58:	693b      	ldr	r3, [r7, #16]
 8007b5a:	605a      	str	r2, [r3, #4]
 8007b5c:	693b      	ldr	r3, [r7, #16]
 8007b5e:	685a      	ldr	r2, [r3, #4]
 8007b60:	693b      	ldr	r3, [r7, #16]
 8007b62:	3308      	adds	r3, #8
 8007b64:	429a      	cmp	r2, r3
 8007b66:	d104      	bne.n	8007b72 <vTaskSwitchContext+0x8e>
 8007b68:	693b      	ldr	r3, [r7, #16]
 8007b6a:	685b      	ldr	r3, [r3, #4]
 8007b6c:	685a      	ldr	r2, [r3, #4]
 8007b6e:	693b      	ldr	r3, [r7, #16]
 8007b70:	605a      	str	r2, [r3, #4]
 8007b72:	693b      	ldr	r3, [r7, #16]
 8007b74:	685b      	ldr	r3, [r3, #4]
 8007b76:	68db      	ldr	r3, [r3, #12]
 8007b78:	4a0a      	ldr	r2, [pc, #40]	@ (8007ba4 <vTaskSwitchContext+0xc0>)
 8007b7a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007b7c:	4b09      	ldr	r3, [pc, #36]	@ (8007ba4 <vTaskSwitchContext+0xc0>)
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	334c      	adds	r3, #76	@ 0x4c
 8007b82:	4a09      	ldr	r2, [pc, #36]	@ (8007ba8 <vTaskSwitchContext+0xc4>)
 8007b84:	6013      	str	r3, [r2, #0]
}
 8007b86:	bf00      	nop
 8007b88:	371c      	adds	r7, #28
 8007b8a:	46bd      	mov	sp, r7
 8007b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b90:	4770      	bx	lr
 8007b92:	bf00      	nop
 8007b94:	20000964 	.word	0x20000964
 8007b98:	20000950 	.word	0x20000950
 8007b9c:	20000944 	.word	0x20000944
 8007ba0:	20000840 	.word	0x20000840
 8007ba4:	2000083c 	.word	0x2000083c
 8007ba8:	20000088 	.word	0x20000088

08007bac <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007bac:	b580      	push	{r7, lr}
 8007bae:	b084      	sub	sp, #16
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	6078      	str	r0, [r7, #4]
 8007bb4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d10b      	bne.n	8007bd4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8007bbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bc0:	f383 8811 	msr	BASEPRI, r3
 8007bc4:	f3bf 8f6f 	isb	sy
 8007bc8:	f3bf 8f4f 	dsb	sy
 8007bcc:	60fb      	str	r3, [r7, #12]
}
 8007bce:	bf00      	nop
 8007bd0:	bf00      	nop
 8007bd2:	e7fd      	b.n	8007bd0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007bd4:	4b07      	ldr	r3, [pc, #28]	@ (8007bf4 <vTaskPlaceOnEventList+0x48>)
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	3318      	adds	r3, #24
 8007bda:	4619      	mov	r1, r3
 8007bdc:	6878      	ldr	r0, [r7, #4]
 8007bde:	f7ff f82b 	bl	8006c38 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007be2:	2101      	movs	r1, #1
 8007be4:	6838      	ldr	r0, [r7, #0]
 8007be6:	f000 fa73 	bl	80080d0 <prvAddCurrentTaskToDelayedList>
}
 8007bea:	bf00      	nop
 8007bec:	3710      	adds	r7, #16
 8007bee:	46bd      	mov	sp, r7
 8007bf0:	bd80      	pop	{r7, pc}
 8007bf2:	bf00      	nop
 8007bf4:	2000083c 	.word	0x2000083c

08007bf8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007bf8:	b580      	push	{r7, lr}
 8007bfa:	b086      	sub	sp, #24
 8007bfc:	af00      	add	r7, sp, #0
 8007bfe:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	68db      	ldr	r3, [r3, #12]
 8007c04:	68db      	ldr	r3, [r3, #12]
 8007c06:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007c08:	693b      	ldr	r3, [r7, #16]
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d10b      	bne.n	8007c26 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8007c0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c12:	f383 8811 	msr	BASEPRI, r3
 8007c16:	f3bf 8f6f 	isb	sy
 8007c1a:	f3bf 8f4f 	dsb	sy
 8007c1e:	60fb      	str	r3, [r7, #12]
}
 8007c20:	bf00      	nop
 8007c22:	bf00      	nop
 8007c24:	e7fd      	b.n	8007c22 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007c26:	693b      	ldr	r3, [r7, #16]
 8007c28:	3318      	adds	r3, #24
 8007c2a:	4618      	mov	r0, r3
 8007c2c:	f7ff f83d 	bl	8006caa <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007c30:	4b1d      	ldr	r3, [pc, #116]	@ (8007ca8 <xTaskRemoveFromEventList+0xb0>)
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d11c      	bne.n	8007c72 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007c38:	693b      	ldr	r3, [r7, #16]
 8007c3a:	3304      	adds	r3, #4
 8007c3c:	4618      	mov	r0, r3
 8007c3e:	f7ff f834 	bl	8006caa <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007c42:	693b      	ldr	r3, [r7, #16]
 8007c44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c46:	2201      	movs	r2, #1
 8007c48:	409a      	lsls	r2, r3
 8007c4a:	4b18      	ldr	r3, [pc, #96]	@ (8007cac <xTaskRemoveFromEventList+0xb4>)
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	4313      	orrs	r3, r2
 8007c50:	4a16      	ldr	r2, [pc, #88]	@ (8007cac <xTaskRemoveFromEventList+0xb4>)
 8007c52:	6013      	str	r3, [r2, #0]
 8007c54:	693b      	ldr	r3, [r7, #16]
 8007c56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c58:	4613      	mov	r3, r2
 8007c5a:	009b      	lsls	r3, r3, #2
 8007c5c:	4413      	add	r3, r2
 8007c5e:	009b      	lsls	r3, r3, #2
 8007c60:	4a13      	ldr	r2, [pc, #76]	@ (8007cb0 <xTaskRemoveFromEventList+0xb8>)
 8007c62:	441a      	add	r2, r3
 8007c64:	693b      	ldr	r3, [r7, #16]
 8007c66:	3304      	adds	r3, #4
 8007c68:	4619      	mov	r1, r3
 8007c6a:	4610      	mov	r0, r2
 8007c6c:	f7fe ffc0 	bl	8006bf0 <vListInsertEnd>
 8007c70:	e005      	b.n	8007c7e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007c72:	693b      	ldr	r3, [r7, #16]
 8007c74:	3318      	adds	r3, #24
 8007c76:	4619      	mov	r1, r3
 8007c78:	480e      	ldr	r0, [pc, #56]	@ (8007cb4 <xTaskRemoveFromEventList+0xbc>)
 8007c7a:	f7fe ffb9 	bl	8006bf0 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007c7e:	693b      	ldr	r3, [r7, #16]
 8007c80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c82:	4b0d      	ldr	r3, [pc, #52]	@ (8007cb8 <xTaskRemoveFromEventList+0xc0>)
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c88:	429a      	cmp	r2, r3
 8007c8a:	d905      	bls.n	8007c98 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007c8c:	2301      	movs	r3, #1
 8007c8e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007c90:	4b0a      	ldr	r3, [pc, #40]	@ (8007cbc <xTaskRemoveFromEventList+0xc4>)
 8007c92:	2201      	movs	r2, #1
 8007c94:	601a      	str	r2, [r3, #0]
 8007c96:	e001      	b.n	8007c9c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8007c98:	2300      	movs	r3, #0
 8007c9a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007c9c:	697b      	ldr	r3, [r7, #20]
}
 8007c9e:	4618      	mov	r0, r3
 8007ca0:	3718      	adds	r7, #24
 8007ca2:	46bd      	mov	sp, r7
 8007ca4:	bd80      	pop	{r7, pc}
 8007ca6:	bf00      	nop
 8007ca8:	20000964 	.word	0x20000964
 8007cac:	20000944 	.word	0x20000944
 8007cb0:	20000840 	.word	0x20000840
 8007cb4:	200008fc 	.word	0x200008fc
 8007cb8:	2000083c 	.word	0x2000083c
 8007cbc:	20000950 	.word	0x20000950

08007cc0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007cc0:	b480      	push	{r7}
 8007cc2:	b083      	sub	sp, #12
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007cc8:	4b06      	ldr	r3, [pc, #24]	@ (8007ce4 <vTaskInternalSetTimeOutState+0x24>)
 8007cca:	681a      	ldr	r2, [r3, #0]
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007cd0:	4b05      	ldr	r3, [pc, #20]	@ (8007ce8 <vTaskInternalSetTimeOutState+0x28>)
 8007cd2:	681a      	ldr	r2, [r3, #0]
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	605a      	str	r2, [r3, #4]
}
 8007cd8:	bf00      	nop
 8007cda:	370c      	adds	r7, #12
 8007cdc:	46bd      	mov	sp, r7
 8007cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce2:	4770      	bx	lr
 8007ce4:	20000954 	.word	0x20000954
 8007ce8:	20000940 	.word	0x20000940

08007cec <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007cec:	b580      	push	{r7, lr}
 8007cee:	b088      	sub	sp, #32
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	6078      	str	r0, [r7, #4]
 8007cf4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d10b      	bne.n	8007d14 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8007cfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d00:	f383 8811 	msr	BASEPRI, r3
 8007d04:	f3bf 8f6f 	isb	sy
 8007d08:	f3bf 8f4f 	dsb	sy
 8007d0c:	613b      	str	r3, [r7, #16]
}
 8007d0e:	bf00      	nop
 8007d10:	bf00      	nop
 8007d12:	e7fd      	b.n	8007d10 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007d14:	683b      	ldr	r3, [r7, #0]
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d10b      	bne.n	8007d32 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8007d1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d1e:	f383 8811 	msr	BASEPRI, r3
 8007d22:	f3bf 8f6f 	isb	sy
 8007d26:	f3bf 8f4f 	dsb	sy
 8007d2a:	60fb      	str	r3, [r7, #12]
}
 8007d2c:	bf00      	nop
 8007d2e:	bf00      	nop
 8007d30:	e7fd      	b.n	8007d2e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8007d32:	f000 fb61 	bl	80083f8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007d36:	4b1d      	ldr	r3, [pc, #116]	@ (8007dac <xTaskCheckForTimeOut+0xc0>)
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	685b      	ldr	r3, [r3, #4]
 8007d40:	69ba      	ldr	r2, [r7, #24]
 8007d42:	1ad3      	subs	r3, r2, r3
 8007d44:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007d46:	683b      	ldr	r3, [r7, #0]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d4e:	d102      	bne.n	8007d56 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007d50:	2300      	movs	r3, #0
 8007d52:	61fb      	str	r3, [r7, #28]
 8007d54:	e023      	b.n	8007d9e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681a      	ldr	r2, [r3, #0]
 8007d5a:	4b15      	ldr	r3, [pc, #84]	@ (8007db0 <xTaskCheckForTimeOut+0xc4>)
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	429a      	cmp	r2, r3
 8007d60:	d007      	beq.n	8007d72 <xTaskCheckForTimeOut+0x86>
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	685b      	ldr	r3, [r3, #4]
 8007d66:	69ba      	ldr	r2, [r7, #24]
 8007d68:	429a      	cmp	r2, r3
 8007d6a:	d302      	bcc.n	8007d72 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007d6c:	2301      	movs	r3, #1
 8007d6e:	61fb      	str	r3, [r7, #28]
 8007d70:	e015      	b.n	8007d9e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007d72:	683b      	ldr	r3, [r7, #0]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	697a      	ldr	r2, [r7, #20]
 8007d78:	429a      	cmp	r2, r3
 8007d7a:	d20b      	bcs.n	8007d94 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007d7c:	683b      	ldr	r3, [r7, #0]
 8007d7e:	681a      	ldr	r2, [r3, #0]
 8007d80:	697b      	ldr	r3, [r7, #20]
 8007d82:	1ad2      	subs	r2, r2, r3
 8007d84:	683b      	ldr	r3, [r7, #0]
 8007d86:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007d88:	6878      	ldr	r0, [r7, #4]
 8007d8a:	f7ff ff99 	bl	8007cc0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007d8e:	2300      	movs	r3, #0
 8007d90:	61fb      	str	r3, [r7, #28]
 8007d92:	e004      	b.n	8007d9e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8007d94:	683b      	ldr	r3, [r7, #0]
 8007d96:	2200      	movs	r2, #0
 8007d98:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007d9a:	2301      	movs	r3, #1
 8007d9c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007d9e:	f000 fb5d 	bl	800845c <vPortExitCritical>

	return xReturn;
 8007da2:	69fb      	ldr	r3, [r7, #28]
}
 8007da4:	4618      	mov	r0, r3
 8007da6:	3720      	adds	r7, #32
 8007da8:	46bd      	mov	sp, r7
 8007daa:	bd80      	pop	{r7, pc}
 8007dac:	20000940 	.word	0x20000940
 8007db0:	20000954 	.word	0x20000954

08007db4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007db4:	b480      	push	{r7}
 8007db6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007db8:	4b03      	ldr	r3, [pc, #12]	@ (8007dc8 <vTaskMissedYield+0x14>)
 8007dba:	2201      	movs	r2, #1
 8007dbc:	601a      	str	r2, [r3, #0]
}
 8007dbe:	bf00      	nop
 8007dc0:	46bd      	mov	sp, r7
 8007dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc6:	4770      	bx	lr
 8007dc8:	20000950 	.word	0x20000950

08007dcc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007dcc:	b580      	push	{r7, lr}
 8007dce:	b082      	sub	sp, #8
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007dd4:	f000 f852 	bl	8007e7c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007dd8:	4b06      	ldr	r3, [pc, #24]	@ (8007df4 <prvIdleTask+0x28>)
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	2b01      	cmp	r3, #1
 8007dde:	d9f9      	bls.n	8007dd4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007de0:	4b05      	ldr	r3, [pc, #20]	@ (8007df8 <prvIdleTask+0x2c>)
 8007de2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007de6:	601a      	str	r2, [r3, #0]
 8007de8:	f3bf 8f4f 	dsb	sy
 8007dec:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007df0:	e7f0      	b.n	8007dd4 <prvIdleTask+0x8>
 8007df2:	bf00      	nop
 8007df4:	20000840 	.word	0x20000840
 8007df8:	e000ed04 	.word	0xe000ed04

08007dfc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007dfc:	b580      	push	{r7, lr}
 8007dfe:	b082      	sub	sp, #8
 8007e00:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007e02:	2300      	movs	r3, #0
 8007e04:	607b      	str	r3, [r7, #4]
 8007e06:	e00c      	b.n	8007e22 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007e08:	687a      	ldr	r2, [r7, #4]
 8007e0a:	4613      	mov	r3, r2
 8007e0c:	009b      	lsls	r3, r3, #2
 8007e0e:	4413      	add	r3, r2
 8007e10:	009b      	lsls	r3, r3, #2
 8007e12:	4a12      	ldr	r2, [pc, #72]	@ (8007e5c <prvInitialiseTaskLists+0x60>)
 8007e14:	4413      	add	r3, r2
 8007e16:	4618      	mov	r0, r3
 8007e18:	f7fe febd 	bl	8006b96 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	3301      	adds	r3, #1
 8007e20:	607b      	str	r3, [r7, #4]
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	2b06      	cmp	r3, #6
 8007e26:	d9ef      	bls.n	8007e08 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007e28:	480d      	ldr	r0, [pc, #52]	@ (8007e60 <prvInitialiseTaskLists+0x64>)
 8007e2a:	f7fe feb4 	bl	8006b96 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007e2e:	480d      	ldr	r0, [pc, #52]	@ (8007e64 <prvInitialiseTaskLists+0x68>)
 8007e30:	f7fe feb1 	bl	8006b96 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007e34:	480c      	ldr	r0, [pc, #48]	@ (8007e68 <prvInitialiseTaskLists+0x6c>)
 8007e36:	f7fe feae 	bl	8006b96 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007e3a:	480c      	ldr	r0, [pc, #48]	@ (8007e6c <prvInitialiseTaskLists+0x70>)
 8007e3c:	f7fe feab 	bl	8006b96 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007e40:	480b      	ldr	r0, [pc, #44]	@ (8007e70 <prvInitialiseTaskLists+0x74>)
 8007e42:	f7fe fea8 	bl	8006b96 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007e46:	4b0b      	ldr	r3, [pc, #44]	@ (8007e74 <prvInitialiseTaskLists+0x78>)
 8007e48:	4a05      	ldr	r2, [pc, #20]	@ (8007e60 <prvInitialiseTaskLists+0x64>)
 8007e4a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007e4c:	4b0a      	ldr	r3, [pc, #40]	@ (8007e78 <prvInitialiseTaskLists+0x7c>)
 8007e4e:	4a05      	ldr	r2, [pc, #20]	@ (8007e64 <prvInitialiseTaskLists+0x68>)
 8007e50:	601a      	str	r2, [r3, #0]
}
 8007e52:	bf00      	nop
 8007e54:	3708      	adds	r7, #8
 8007e56:	46bd      	mov	sp, r7
 8007e58:	bd80      	pop	{r7, pc}
 8007e5a:	bf00      	nop
 8007e5c:	20000840 	.word	0x20000840
 8007e60:	200008cc 	.word	0x200008cc
 8007e64:	200008e0 	.word	0x200008e0
 8007e68:	200008fc 	.word	0x200008fc
 8007e6c:	20000910 	.word	0x20000910
 8007e70:	20000928 	.word	0x20000928
 8007e74:	200008f4 	.word	0x200008f4
 8007e78:	200008f8 	.word	0x200008f8

08007e7c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007e7c:	b580      	push	{r7, lr}
 8007e7e:	b082      	sub	sp, #8
 8007e80:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007e82:	e019      	b.n	8007eb8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007e84:	f000 fab8 	bl	80083f8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e88:	4b10      	ldr	r3, [pc, #64]	@ (8007ecc <prvCheckTasksWaitingTermination+0x50>)
 8007e8a:	68db      	ldr	r3, [r3, #12]
 8007e8c:	68db      	ldr	r3, [r3, #12]
 8007e8e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	3304      	adds	r3, #4
 8007e94:	4618      	mov	r0, r3
 8007e96:	f7fe ff08 	bl	8006caa <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007e9a:	4b0d      	ldr	r3, [pc, #52]	@ (8007ed0 <prvCheckTasksWaitingTermination+0x54>)
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	3b01      	subs	r3, #1
 8007ea0:	4a0b      	ldr	r2, [pc, #44]	@ (8007ed0 <prvCheckTasksWaitingTermination+0x54>)
 8007ea2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007ea4:	4b0b      	ldr	r3, [pc, #44]	@ (8007ed4 <prvCheckTasksWaitingTermination+0x58>)
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	3b01      	subs	r3, #1
 8007eaa:	4a0a      	ldr	r2, [pc, #40]	@ (8007ed4 <prvCheckTasksWaitingTermination+0x58>)
 8007eac:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007eae:	f000 fad5 	bl	800845c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007eb2:	6878      	ldr	r0, [r7, #4]
 8007eb4:	f000 f810 	bl	8007ed8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007eb8:	4b06      	ldr	r3, [pc, #24]	@ (8007ed4 <prvCheckTasksWaitingTermination+0x58>)
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d1e1      	bne.n	8007e84 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007ec0:	bf00      	nop
 8007ec2:	bf00      	nop
 8007ec4:	3708      	adds	r7, #8
 8007ec6:	46bd      	mov	sp, r7
 8007ec8:	bd80      	pop	{r7, pc}
 8007eca:	bf00      	nop
 8007ecc:	20000910 	.word	0x20000910
 8007ed0:	2000093c 	.word	0x2000093c
 8007ed4:	20000924 	.word	0x20000924

08007ed8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007ed8:	b580      	push	{r7, lr}
 8007eda:	b084      	sub	sp, #16
 8007edc:	af00      	add	r7, sp, #0
 8007ede:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	334c      	adds	r3, #76	@ 0x4c
 8007ee4:	4618      	mov	r0, r3
 8007ee6:	f000 fdc1 	bl	8008a6c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d108      	bne.n	8007f06 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ef8:	4618      	mov	r0, r3
 8007efa:	f000 fc6d 	bl	80087d8 <vPortFree>
				vPortFree( pxTCB );
 8007efe:	6878      	ldr	r0, [r7, #4]
 8007f00:	f000 fc6a 	bl	80087d8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007f04:	e019      	b.n	8007f3a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8007f0c:	2b01      	cmp	r3, #1
 8007f0e:	d103      	bne.n	8007f18 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007f10:	6878      	ldr	r0, [r7, #4]
 8007f12:	f000 fc61 	bl	80087d8 <vPortFree>
	}
 8007f16:	e010      	b.n	8007f3a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8007f1e:	2b02      	cmp	r3, #2
 8007f20:	d00b      	beq.n	8007f3a <prvDeleteTCB+0x62>
	__asm volatile
 8007f22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f26:	f383 8811 	msr	BASEPRI, r3
 8007f2a:	f3bf 8f6f 	isb	sy
 8007f2e:	f3bf 8f4f 	dsb	sy
 8007f32:	60fb      	str	r3, [r7, #12]
}
 8007f34:	bf00      	nop
 8007f36:	bf00      	nop
 8007f38:	e7fd      	b.n	8007f36 <prvDeleteTCB+0x5e>
	}
 8007f3a:	bf00      	nop
 8007f3c:	3710      	adds	r7, #16
 8007f3e:	46bd      	mov	sp, r7
 8007f40:	bd80      	pop	{r7, pc}
	...

08007f44 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007f44:	b480      	push	{r7}
 8007f46:	b083      	sub	sp, #12
 8007f48:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007f4a:	4b0c      	ldr	r3, [pc, #48]	@ (8007f7c <prvResetNextTaskUnblockTime+0x38>)
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d104      	bne.n	8007f5e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007f54:	4b0a      	ldr	r3, [pc, #40]	@ (8007f80 <prvResetNextTaskUnblockTime+0x3c>)
 8007f56:	f04f 32ff 	mov.w	r2, #4294967295
 8007f5a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007f5c:	e008      	b.n	8007f70 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f5e:	4b07      	ldr	r3, [pc, #28]	@ (8007f7c <prvResetNextTaskUnblockTime+0x38>)
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	68db      	ldr	r3, [r3, #12]
 8007f64:	68db      	ldr	r3, [r3, #12]
 8007f66:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	685b      	ldr	r3, [r3, #4]
 8007f6c:	4a04      	ldr	r2, [pc, #16]	@ (8007f80 <prvResetNextTaskUnblockTime+0x3c>)
 8007f6e:	6013      	str	r3, [r2, #0]
}
 8007f70:	bf00      	nop
 8007f72:	370c      	adds	r7, #12
 8007f74:	46bd      	mov	sp, r7
 8007f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7a:	4770      	bx	lr
 8007f7c:	200008f4 	.word	0x200008f4
 8007f80:	2000095c 	.word	0x2000095c

08007f84 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007f84:	b480      	push	{r7}
 8007f86:	b083      	sub	sp, #12
 8007f88:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007f8a:	4b0b      	ldr	r3, [pc, #44]	@ (8007fb8 <xTaskGetSchedulerState+0x34>)
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d102      	bne.n	8007f98 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007f92:	2301      	movs	r3, #1
 8007f94:	607b      	str	r3, [r7, #4]
 8007f96:	e008      	b.n	8007faa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007f98:	4b08      	ldr	r3, [pc, #32]	@ (8007fbc <xTaskGetSchedulerState+0x38>)
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d102      	bne.n	8007fa6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007fa0:	2302      	movs	r3, #2
 8007fa2:	607b      	str	r3, [r7, #4]
 8007fa4:	e001      	b.n	8007faa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007fa6:	2300      	movs	r3, #0
 8007fa8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007faa:	687b      	ldr	r3, [r7, #4]
	}
 8007fac:	4618      	mov	r0, r3
 8007fae:	370c      	adds	r7, #12
 8007fb0:	46bd      	mov	sp, r7
 8007fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb6:	4770      	bx	lr
 8007fb8:	20000948 	.word	0x20000948
 8007fbc:	20000964 	.word	0x20000964

08007fc0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007fc0:	b580      	push	{r7, lr}
 8007fc2:	b086      	sub	sp, #24
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007fcc:	2300      	movs	r3, #0
 8007fce:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d070      	beq.n	80080b8 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007fd6:	4b3b      	ldr	r3, [pc, #236]	@ (80080c4 <xTaskPriorityDisinherit+0x104>)
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	693a      	ldr	r2, [r7, #16]
 8007fdc:	429a      	cmp	r2, r3
 8007fde:	d00b      	beq.n	8007ff8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8007fe0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fe4:	f383 8811 	msr	BASEPRI, r3
 8007fe8:	f3bf 8f6f 	isb	sy
 8007fec:	f3bf 8f4f 	dsb	sy
 8007ff0:	60fb      	str	r3, [r7, #12]
}
 8007ff2:	bf00      	nop
 8007ff4:	bf00      	nop
 8007ff6:	e7fd      	b.n	8007ff4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007ff8:	693b      	ldr	r3, [r7, #16]
 8007ffa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d10b      	bne.n	8008018 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8008000:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008004:	f383 8811 	msr	BASEPRI, r3
 8008008:	f3bf 8f6f 	isb	sy
 800800c:	f3bf 8f4f 	dsb	sy
 8008010:	60bb      	str	r3, [r7, #8]
}
 8008012:	bf00      	nop
 8008014:	bf00      	nop
 8008016:	e7fd      	b.n	8008014 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8008018:	693b      	ldr	r3, [r7, #16]
 800801a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800801c:	1e5a      	subs	r2, r3, #1
 800801e:	693b      	ldr	r3, [r7, #16]
 8008020:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008022:	693b      	ldr	r3, [r7, #16]
 8008024:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008026:	693b      	ldr	r3, [r7, #16]
 8008028:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800802a:	429a      	cmp	r2, r3
 800802c:	d044      	beq.n	80080b8 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800802e:	693b      	ldr	r3, [r7, #16]
 8008030:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008032:	2b00      	cmp	r3, #0
 8008034:	d140      	bne.n	80080b8 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008036:	693b      	ldr	r3, [r7, #16]
 8008038:	3304      	adds	r3, #4
 800803a:	4618      	mov	r0, r3
 800803c:	f7fe fe35 	bl	8006caa <uxListRemove>
 8008040:	4603      	mov	r3, r0
 8008042:	2b00      	cmp	r3, #0
 8008044:	d115      	bne.n	8008072 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8008046:	693b      	ldr	r3, [r7, #16]
 8008048:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800804a:	491f      	ldr	r1, [pc, #124]	@ (80080c8 <xTaskPriorityDisinherit+0x108>)
 800804c:	4613      	mov	r3, r2
 800804e:	009b      	lsls	r3, r3, #2
 8008050:	4413      	add	r3, r2
 8008052:	009b      	lsls	r3, r3, #2
 8008054:	440b      	add	r3, r1
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	2b00      	cmp	r3, #0
 800805a:	d10a      	bne.n	8008072 <xTaskPriorityDisinherit+0xb2>
 800805c:	693b      	ldr	r3, [r7, #16]
 800805e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008060:	2201      	movs	r2, #1
 8008062:	fa02 f303 	lsl.w	r3, r2, r3
 8008066:	43da      	mvns	r2, r3
 8008068:	4b18      	ldr	r3, [pc, #96]	@ (80080cc <xTaskPriorityDisinherit+0x10c>)
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	4013      	ands	r3, r2
 800806e:	4a17      	ldr	r2, [pc, #92]	@ (80080cc <xTaskPriorityDisinherit+0x10c>)
 8008070:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008072:	693b      	ldr	r3, [r7, #16]
 8008074:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008076:	693b      	ldr	r3, [r7, #16]
 8008078:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800807a:	693b      	ldr	r3, [r7, #16]
 800807c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800807e:	f1c3 0207 	rsb	r2, r3, #7
 8008082:	693b      	ldr	r3, [r7, #16]
 8008084:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008086:	693b      	ldr	r3, [r7, #16]
 8008088:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800808a:	2201      	movs	r2, #1
 800808c:	409a      	lsls	r2, r3
 800808e:	4b0f      	ldr	r3, [pc, #60]	@ (80080cc <xTaskPriorityDisinherit+0x10c>)
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	4313      	orrs	r3, r2
 8008094:	4a0d      	ldr	r2, [pc, #52]	@ (80080cc <xTaskPriorityDisinherit+0x10c>)
 8008096:	6013      	str	r3, [r2, #0]
 8008098:	693b      	ldr	r3, [r7, #16]
 800809a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800809c:	4613      	mov	r3, r2
 800809e:	009b      	lsls	r3, r3, #2
 80080a0:	4413      	add	r3, r2
 80080a2:	009b      	lsls	r3, r3, #2
 80080a4:	4a08      	ldr	r2, [pc, #32]	@ (80080c8 <xTaskPriorityDisinherit+0x108>)
 80080a6:	441a      	add	r2, r3
 80080a8:	693b      	ldr	r3, [r7, #16]
 80080aa:	3304      	adds	r3, #4
 80080ac:	4619      	mov	r1, r3
 80080ae:	4610      	mov	r0, r2
 80080b0:	f7fe fd9e 	bl	8006bf0 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80080b4:	2301      	movs	r3, #1
 80080b6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80080b8:	697b      	ldr	r3, [r7, #20]
	}
 80080ba:	4618      	mov	r0, r3
 80080bc:	3718      	adds	r7, #24
 80080be:	46bd      	mov	sp, r7
 80080c0:	bd80      	pop	{r7, pc}
 80080c2:	bf00      	nop
 80080c4:	2000083c 	.word	0x2000083c
 80080c8:	20000840 	.word	0x20000840
 80080cc:	20000944 	.word	0x20000944

080080d0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80080d0:	b580      	push	{r7, lr}
 80080d2:	b084      	sub	sp, #16
 80080d4:	af00      	add	r7, sp, #0
 80080d6:	6078      	str	r0, [r7, #4]
 80080d8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80080da:	4b29      	ldr	r3, [pc, #164]	@ (8008180 <prvAddCurrentTaskToDelayedList+0xb0>)
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80080e0:	4b28      	ldr	r3, [pc, #160]	@ (8008184 <prvAddCurrentTaskToDelayedList+0xb4>)
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	3304      	adds	r3, #4
 80080e6:	4618      	mov	r0, r3
 80080e8:	f7fe fddf 	bl	8006caa <uxListRemove>
 80080ec:	4603      	mov	r3, r0
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d10b      	bne.n	800810a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80080f2:	4b24      	ldr	r3, [pc, #144]	@ (8008184 <prvAddCurrentTaskToDelayedList+0xb4>)
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080f8:	2201      	movs	r2, #1
 80080fa:	fa02 f303 	lsl.w	r3, r2, r3
 80080fe:	43da      	mvns	r2, r3
 8008100:	4b21      	ldr	r3, [pc, #132]	@ (8008188 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	4013      	ands	r3, r2
 8008106:	4a20      	ldr	r2, [pc, #128]	@ (8008188 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008108:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008110:	d10a      	bne.n	8008128 <prvAddCurrentTaskToDelayedList+0x58>
 8008112:	683b      	ldr	r3, [r7, #0]
 8008114:	2b00      	cmp	r3, #0
 8008116:	d007      	beq.n	8008128 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008118:	4b1a      	ldr	r3, [pc, #104]	@ (8008184 <prvAddCurrentTaskToDelayedList+0xb4>)
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	3304      	adds	r3, #4
 800811e:	4619      	mov	r1, r3
 8008120:	481a      	ldr	r0, [pc, #104]	@ (800818c <prvAddCurrentTaskToDelayedList+0xbc>)
 8008122:	f7fe fd65 	bl	8006bf0 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008126:	e026      	b.n	8008176 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008128:	68fa      	ldr	r2, [r7, #12]
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	4413      	add	r3, r2
 800812e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008130:	4b14      	ldr	r3, [pc, #80]	@ (8008184 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	68ba      	ldr	r2, [r7, #8]
 8008136:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008138:	68ba      	ldr	r2, [r7, #8]
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	429a      	cmp	r2, r3
 800813e:	d209      	bcs.n	8008154 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008140:	4b13      	ldr	r3, [pc, #76]	@ (8008190 <prvAddCurrentTaskToDelayedList+0xc0>)
 8008142:	681a      	ldr	r2, [r3, #0]
 8008144:	4b0f      	ldr	r3, [pc, #60]	@ (8008184 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	3304      	adds	r3, #4
 800814a:	4619      	mov	r1, r3
 800814c:	4610      	mov	r0, r2
 800814e:	f7fe fd73 	bl	8006c38 <vListInsert>
}
 8008152:	e010      	b.n	8008176 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008154:	4b0f      	ldr	r3, [pc, #60]	@ (8008194 <prvAddCurrentTaskToDelayedList+0xc4>)
 8008156:	681a      	ldr	r2, [r3, #0]
 8008158:	4b0a      	ldr	r3, [pc, #40]	@ (8008184 <prvAddCurrentTaskToDelayedList+0xb4>)
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	3304      	adds	r3, #4
 800815e:	4619      	mov	r1, r3
 8008160:	4610      	mov	r0, r2
 8008162:	f7fe fd69 	bl	8006c38 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008166:	4b0c      	ldr	r3, [pc, #48]	@ (8008198 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	68ba      	ldr	r2, [r7, #8]
 800816c:	429a      	cmp	r2, r3
 800816e:	d202      	bcs.n	8008176 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8008170:	4a09      	ldr	r2, [pc, #36]	@ (8008198 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008172:	68bb      	ldr	r3, [r7, #8]
 8008174:	6013      	str	r3, [r2, #0]
}
 8008176:	bf00      	nop
 8008178:	3710      	adds	r7, #16
 800817a:	46bd      	mov	sp, r7
 800817c:	bd80      	pop	{r7, pc}
 800817e:	bf00      	nop
 8008180:	20000940 	.word	0x20000940
 8008184:	2000083c 	.word	0x2000083c
 8008188:	20000944 	.word	0x20000944
 800818c:	20000928 	.word	0x20000928
 8008190:	200008f8 	.word	0x200008f8
 8008194:	200008f4 	.word	0x200008f4
 8008198:	2000095c 	.word	0x2000095c

0800819c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800819c:	b480      	push	{r7}
 800819e:	b085      	sub	sp, #20
 80081a0:	af00      	add	r7, sp, #0
 80081a2:	60f8      	str	r0, [r7, #12]
 80081a4:	60b9      	str	r1, [r7, #8]
 80081a6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	3b04      	subs	r3, #4
 80081ac:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80081b4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	3b04      	subs	r3, #4
 80081ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80081bc:	68bb      	ldr	r3, [r7, #8]
 80081be:	f023 0201 	bic.w	r2, r3, #1
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	3b04      	subs	r3, #4
 80081ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80081cc:	4a0c      	ldr	r2, [pc, #48]	@ (8008200 <pxPortInitialiseStack+0x64>)
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	3b14      	subs	r3, #20
 80081d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80081d8:	687a      	ldr	r2, [r7, #4]
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	3b04      	subs	r3, #4
 80081e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	f06f 0202 	mvn.w	r2, #2
 80081ea:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	3b20      	subs	r3, #32
 80081f0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80081f2:	68fb      	ldr	r3, [r7, #12]
}
 80081f4:	4618      	mov	r0, r3
 80081f6:	3714      	adds	r7, #20
 80081f8:	46bd      	mov	sp, r7
 80081fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081fe:	4770      	bx	lr
 8008200:	08008205 	.word	0x08008205

08008204 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008204:	b480      	push	{r7}
 8008206:	b085      	sub	sp, #20
 8008208:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800820a:	2300      	movs	r3, #0
 800820c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800820e:	4b13      	ldr	r3, [pc, #76]	@ (800825c <prvTaskExitError+0x58>)
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008216:	d00b      	beq.n	8008230 <prvTaskExitError+0x2c>
	__asm volatile
 8008218:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800821c:	f383 8811 	msr	BASEPRI, r3
 8008220:	f3bf 8f6f 	isb	sy
 8008224:	f3bf 8f4f 	dsb	sy
 8008228:	60fb      	str	r3, [r7, #12]
}
 800822a:	bf00      	nop
 800822c:	bf00      	nop
 800822e:	e7fd      	b.n	800822c <prvTaskExitError+0x28>
	__asm volatile
 8008230:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008234:	f383 8811 	msr	BASEPRI, r3
 8008238:	f3bf 8f6f 	isb	sy
 800823c:	f3bf 8f4f 	dsb	sy
 8008240:	60bb      	str	r3, [r7, #8]
}
 8008242:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008244:	bf00      	nop
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d0fc      	beq.n	8008246 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800824c:	bf00      	nop
 800824e:	bf00      	nop
 8008250:	3714      	adds	r7, #20
 8008252:	46bd      	mov	sp, r7
 8008254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008258:	4770      	bx	lr
 800825a:	bf00      	nop
 800825c:	20000084 	.word	0x20000084

08008260 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008260:	4b07      	ldr	r3, [pc, #28]	@ (8008280 <pxCurrentTCBConst2>)
 8008262:	6819      	ldr	r1, [r3, #0]
 8008264:	6808      	ldr	r0, [r1, #0]
 8008266:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800826a:	f380 8809 	msr	PSP, r0
 800826e:	f3bf 8f6f 	isb	sy
 8008272:	f04f 0000 	mov.w	r0, #0
 8008276:	f380 8811 	msr	BASEPRI, r0
 800827a:	4770      	bx	lr
 800827c:	f3af 8000 	nop.w

08008280 <pxCurrentTCBConst2>:
 8008280:	2000083c 	.word	0x2000083c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008284:	bf00      	nop
 8008286:	bf00      	nop

08008288 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008288:	4808      	ldr	r0, [pc, #32]	@ (80082ac <prvPortStartFirstTask+0x24>)
 800828a:	6800      	ldr	r0, [r0, #0]
 800828c:	6800      	ldr	r0, [r0, #0]
 800828e:	f380 8808 	msr	MSP, r0
 8008292:	f04f 0000 	mov.w	r0, #0
 8008296:	f380 8814 	msr	CONTROL, r0
 800829a:	b662      	cpsie	i
 800829c:	b661      	cpsie	f
 800829e:	f3bf 8f4f 	dsb	sy
 80082a2:	f3bf 8f6f 	isb	sy
 80082a6:	df00      	svc	0
 80082a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80082aa:	bf00      	nop
 80082ac:	e000ed08 	.word	0xe000ed08

080082b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80082b0:	b580      	push	{r7, lr}
 80082b2:	b086      	sub	sp, #24
 80082b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80082b6:	4b47      	ldr	r3, [pc, #284]	@ (80083d4 <xPortStartScheduler+0x124>)
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	4a47      	ldr	r2, [pc, #284]	@ (80083d8 <xPortStartScheduler+0x128>)
 80082bc:	4293      	cmp	r3, r2
 80082be:	d10b      	bne.n	80082d8 <xPortStartScheduler+0x28>
	__asm volatile
 80082c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082c4:	f383 8811 	msr	BASEPRI, r3
 80082c8:	f3bf 8f6f 	isb	sy
 80082cc:	f3bf 8f4f 	dsb	sy
 80082d0:	60fb      	str	r3, [r7, #12]
}
 80082d2:	bf00      	nop
 80082d4:	bf00      	nop
 80082d6:	e7fd      	b.n	80082d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80082d8:	4b3e      	ldr	r3, [pc, #248]	@ (80083d4 <xPortStartScheduler+0x124>)
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	4a3f      	ldr	r2, [pc, #252]	@ (80083dc <xPortStartScheduler+0x12c>)
 80082de:	4293      	cmp	r3, r2
 80082e0:	d10b      	bne.n	80082fa <xPortStartScheduler+0x4a>
	__asm volatile
 80082e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082e6:	f383 8811 	msr	BASEPRI, r3
 80082ea:	f3bf 8f6f 	isb	sy
 80082ee:	f3bf 8f4f 	dsb	sy
 80082f2:	613b      	str	r3, [r7, #16]
}
 80082f4:	bf00      	nop
 80082f6:	bf00      	nop
 80082f8:	e7fd      	b.n	80082f6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80082fa:	4b39      	ldr	r3, [pc, #228]	@ (80083e0 <xPortStartScheduler+0x130>)
 80082fc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80082fe:	697b      	ldr	r3, [r7, #20]
 8008300:	781b      	ldrb	r3, [r3, #0]
 8008302:	b2db      	uxtb	r3, r3
 8008304:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008306:	697b      	ldr	r3, [r7, #20]
 8008308:	22ff      	movs	r2, #255	@ 0xff
 800830a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800830c:	697b      	ldr	r3, [r7, #20]
 800830e:	781b      	ldrb	r3, [r3, #0]
 8008310:	b2db      	uxtb	r3, r3
 8008312:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008314:	78fb      	ldrb	r3, [r7, #3]
 8008316:	b2db      	uxtb	r3, r3
 8008318:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800831c:	b2da      	uxtb	r2, r3
 800831e:	4b31      	ldr	r3, [pc, #196]	@ (80083e4 <xPortStartScheduler+0x134>)
 8008320:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008322:	4b31      	ldr	r3, [pc, #196]	@ (80083e8 <xPortStartScheduler+0x138>)
 8008324:	2207      	movs	r2, #7
 8008326:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008328:	e009      	b.n	800833e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800832a:	4b2f      	ldr	r3, [pc, #188]	@ (80083e8 <xPortStartScheduler+0x138>)
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	3b01      	subs	r3, #1
 8008330:	4a2d      	ldr	r2, [pc, #180]	@ (80083e8 <xPortStartScheduler+0x138>)
 8008332:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008334:	78fb      	ldrb	r3, [r7, #3]
 8008336:	b2db      	uxtb	r3, r3
 8008338:	005b      	lsls	r3, r3, #1
 800833a:	b2db      	uxtb	r3, r3
 800833c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800833e:	78fb      	ldrb	r3, [r7, #3]
 8008340:	b2db      	uxtb	r3, r3
 8008342:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008346:	2b80      	cmp	r3, #128	@ 0x80
 8008348:	d0ef      	beq.n	800832a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800834a:	4b27      	ldr	r3, [pc, #156]	@ (80083e8 <xPortStartScheduler+0x138>)
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	f1c3 0307 	rsb	r3, r3, #7
 8008352:	2b04      	cmp	r3, #4
 8008354:	d00b      	beq.n	800836e <xPortStartScheduler+0xbe>
	__asm volatile
 8008356:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800835a:	f383 8811 	msr	BASEPRI, r3
 800835e:	f3bf 8f6f 	isb	sy
 8008362:	f3bf 8f4f 	dsb	sy
 8008366:	60bb      	str	r3, [r7, #8]
}
 8008368:	bf00      	nop
 800836a:	bf00      	nop
 800836c:	e7fd      	b.n	800836a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800836e:	4b1e      	ldr	r3, [pc, #120]	@ (80083e8 <xPortStartScheduler+0x138>)
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	021b      	lsls	r3, r3, #8
 8008374:	4a1c      	ldr	r2, [pc, #112]	@ (80083e8 <xPortStartScheduler+0x138>)
 8008376:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008378:	4b1b      	ldr	r3, [pc, #108]	@ (80083e8 <xPortStartScheduler+0x138>)
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008380:	4a19      	ldr	r2, [pc, #100]	@ (80083e8 <xPortStartScheduler+0x138>)
 8008382:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	b2da      	uxtb	r2, r3
 8008388:	697b      	ldr	r3, [r7, #20]
 800838a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800838c:	4b17      	ldr	r3, [pc, #92]	@ (80083ec <xPortStartScheduler+0x13c>)
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	4a16      	ldr	r2, [pc, #88]	@ (80083ec <xPortStartScheduler+0x13c>)
 8008392:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008396:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008398:	4b14      	ldr	r3, [pc, #80]	@ (80083ec <xPortStartScheduler+0x13c>)
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	4a13      	ldr	r2, [pc, #76]	@ (80083ec <xPortStartScheduler+0x13c>)
 800839e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80083a2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80083a4:	f000 f8da 	bl	800855c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80083a8:	4b11      	ldr	r3, [pc, #68]	@ (80083f0 <xPortStartScheduler+0x140>)
 80083aa:	2200      	movs	r2, #0
 80083ac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80083ae:	f000 f8f9 	bl	80085a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80083b2:	4b10      	ldr	r3, [pc, #64]	@ (80083f4 <xPortStartScheduler+0x144>)
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	4a0f      	ldr	r2, [pc, #60]	@ (80083f4 <xPortStartScheduler+0x144>)
 80083b8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80083bc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80083be:	f7ff ff63 	bl	8008288 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80083c2:	f7ff fb8f 	bl	8007ae4 <vTaskSwitchContext>
	prvTaskExitError();
 80083c6:	f7ff ff1d 	bl	8008204 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80083ca:	2300      	movs	r3, #0
}
 80083cc:	4618      	mov	r0, r3
 80083ce:	3718      	adds	r7, #24
 80083d0:	46bd      	mov	sp, r7
 80083d2:	bd80      	pop	{r7, pc}
 80083d4:	e000ed00 	.word	0xe000ed00
 80083d8:	410fc271 	.word	0x410fc271
 80083dc:	410fc270 	.word	0x410fc270
 80083e0:	e000e400 	.word	0xe000e400
 80083e4:	20000968 	.word	0x20000968
 80083e8:	2000096c 	.word	0x2000096c
 80083ec:	e000ed20 	.word	0xe000ed20
 80083f0:	20000084 	.word	0x20000084
 80083f4:	e000ef34 	.word	0xe000ef34

080083f8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80083f8:	b480      	push	{r7}
 80083fa:	b083      	sub	sp, #12
 80083fc:	af00      	add	r7, sp, #0
	__asm volatile
 80083fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008402:	f383 8811 	msr	BASEPRI, r3
 8008406:	f3bf 8f6f 	isb	sy
 800840a:	f3bf 8f4f 	dsb	sy
 800840e:	607b      	str	r3, [r7, #4]
}
 8008410:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008412:	4b10      	ldr	r3, [pc, #64]	@ (8008454 <vPortEnterCritical+0x5c>)
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	3301      	adds	r3, #1
 8008418:	4a0e      	ldr	r2, [pc, #56]	@ (8008454 <vPortEnterCritical+0x5c>)
 800841a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800841c:	4b0d      	ldr	r3, [pc, #52]	@ (8008454 <vPortEnterCritical+0x5c>)
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	2b01      	cmp	r3, #1
 8008422:	d110      	bne.n	8008446 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008424:	4b0c      	ldr	r3, [pc, #48]	@ (8008458 <vPortEnterCritical+0x60>)
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	b2db      	uxtb	r3, r3
 800842a:	2b00      	cmp	r3, #0
 800842c:	d00b      	beq.n	8008446 <vPortEnterCritical+0x4e>
	__asm volatile
 800842e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008432:	f383 8811 	msr	BASEPRI, r3
 8008436:	f3bf 8f6f 	isb	sy
 800843a:	f3bf 8f4f 	dsb	sy
 800843e:	603b      	str	r3, [r7, #0]
}
 8008440:	bf00      	nop
 8008442:	bf00      	nop
 8008444:	e7fd      	b.n	8008442 <vPortEnterCritical+0x4a>
	}
}
 8008446:	bf00      	nop
 8008448:	370c      	adds	r7, #12
 800844a:	46bd      	mov	sp, r7
 800844c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008450:	4770      	bx	lr
 8008452:	bf00      	nop
 8008454:	20000084 	.word	0x20000084
 8008458:	e000ed04 	.word	0xe000ed04

0800845c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800845c:	b480      	push	{r7}
 800845e:	b083      	sub	sp, #12
 8008460:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008462:	4b12      	ldr	r3, [pc, #72]	@ (80084ac <vPortExitCritical+0x50>)
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	2b00      	cmp	r3, #0
 8008468:	d10b      	bne.n	8008482 <vPortExitCritical+0x26>
	__asm volatile
 800846a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800846e:	f383 8811 	msr	BASEPRI, r3
 8008472:	f3bf 8f6f 	isb	sy
 8008476:	f3bf 8f4f 	dsb	sy
 800847a:	607b      	str	r3, [r7, #4]
}
 800847c:	bf00      	nop
 800847e:	bf00      	nop
 8008480:	e7fd      	b.n	800847e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008482:	4b0a      	ldr	r3, [pc, #40]	@ (80084ac <vPortExitCritical+0x50>)
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	3b01      	subs	r3, #1
 8008488:	4a08      	ldr	r2, [pc, #32]	@ (80084ac <vPortExitCritical+0x50>)
 800848a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800848c:	4b07      	ldr	r3, [pc, #28]	@ (80084ac <vPortExitCritical+0x50>)
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	2b00      	cmp	r3, #0
 8008492:	d105      	bne.n	80084a0 <vPortExitCritical+0x44>
 8008494:	2300      	movs	r3, #0
 8008496:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008498:	683b      	ldr	r3, [r7, #0]
 800849a:	f383 8811 	msr	BASEPRI, r3
}
 800849e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80084a0:	bf00      	nop
 80084a2:	370c      	adds	r7, #12
 80084a4:	46bd      	mov	sp, r7
 80084a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084aa:	4770      	bx	lr
 80084ac:	20000084 	.word	0x20000084

080084b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80084b0:	f3ef 8009 	mrs	r0, PSP
 80084b4:	f3bf 8f6f 	isb	sy
 80084b8:	4b15      	ldr	r3, [pc, #84]	@ (8008510 <pxCurrentTCBConst>)
 80084ba:	681a      	ldr	r2, [r3, #0]
 80084bc:	f01e 0f10 	tst.w	lr, #16
 80084c0:	bf08      	it	eq
 80084c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80084c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084ca:	6010      	str	r0, [r2, #0]
 80084cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80084d0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80084d4:	f380 8811 	msr	BASEPRI, r0
 80084d8:	f3bf 8f4f 	dsb	sy
 80084dc:	f3bf 8f6f 	isb	sy
 80084e0:	f7ff fb00 	bl	8007ae4 <vTaskSwitchContext>
 80084e4:	f04f 0000 	mov.w	r0, #0
 80084e8:	f380 8811 	msr	BASEPRI, r0
 80084ec:	bc09      	pop	{r0, r3}
 80084ee:	6819      	ldr	r1, [r3, #0]
 80084f0:	6808      	ldr	r0, [r1, #0]
 80084f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084f6:	f01e 0f10 	tst.w	lr, #16
 80084fa:	bf08      	it	eq
 80084fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008500:	f380 8809 	msr	PSP, r0
 8008504:	f3bf 8f6f 	isb	sy
 8008508:	4770      	bx	lr
 800850a:	bf00      	nop
 800850c:	f3af 8000 	nop.w

08008510 <pxCurrentTCBConst>:
 8008510:	2000083c 	.word	0x2000083c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008514:	bf00      	nop
 8008516:	bf00      	nop

08008518 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008518:	b580      	push	{r7, lr}
 800851a:	b082      	sub	sp, #8
 800851c:	af00      	add	r7, sp, #0
	__asm volatile
 800851e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008522:	f383 8811 	msr	BASEPRI, r3
 8008526:	f3bf 8f6f 	isb	sy
 800852a:	f3bf 8f4f 	dsb	sy
 800852e:	607b      	str	r3, [r7, #4]
}
 8008530:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008532:	f7ff fa1d 	bl	8007970 <xTaskIncrementTick>
 8008536:	4603      	mov	r3, r0
 8008538:	2b00      	cmp	r3, #0
 800853a:	d003      	beq.n	8008544 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800853c:	4b06      	ldr	r3, [pc, #24]	@ (8008558 <SysTick_Handler+0x40>)
 800853e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008542:	601a      	str	r2, [r3, #0]
 8008544:	2300      	movs	r3, #0
 8008546:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008548:	683b      	ldr	r3, [r7, #0]
 800854a:	f383 8811 	msr	BASEPRI, r3
}
 800854e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008550:	bf00      	nop
 8008552:	3708      	adds	r7, #8
 8008554:	46bd      	mov	sp, r7
 8008556:	bd80      	pop	{r7, pc}
 8008558:	e000ed04 	.word	0xe000ed04

0800855c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800855c:	b480      	push	{r7}
 800855e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008560:	4b0b      	ldr	r3, [pc, #44]	@ (8008590 <vPortSetupTimerInterrupt+0x34>)
 8008562:	2200      	movs	r2, #0
 8008564:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008566:	4b0b      	ldr	r3, [pc, #44]	@ (8008594 <vPortSetupTimerInterrupt+0x38>)
 8008568:	2200      	movs	r2, #0
 800856a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800856c:	4b0a      	ldr	r3, [pc, #40]	@ (8008598 <vPortSetupTimerInterrupt+0x3c>)
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	4a0a      	ldr	r2, [pc, #40]	@ (800859c <vPortSetupTimerInterrupt+0x40>)
 8008572:	fba2 2303 	umull	r2, r3, r2, r3
 8008576:	099b      	lsrs	r3, r3, #6
 8008578:	4a09      	ldr	r2, [pc, #36]	@ (80085a0 <vPortSetupTimerInterrupt+0x44>)
 800857a:	3b01      	subs	r3, #1
 800857c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800857e:	4b04      	ldr	r3, [pc, #16]	@ (8008590 <vPortSetupTimerInterrupt+0x34>)
 8008580:	2207      	movs	r2, #7
 8008582:	601a      	str	r2, [r3, #0]
}
 8008584:	bf00      	nop
 8008586:	46bd      	mov	sp, r7
 8008588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800858c:	4770      	bx	lr
 800858e:	bf00      	nop
 8008590:	e000e010 	.word	0xe000e010
 8008594:	e000e018 	.word	0xe000e018
 8008598:	20000028 	.word	0x20000028
 800859c:	10624dd3 	.word	0x10624dd3
 80085a0:	e000e014 	.word	0xe000e014

080085a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80085a4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80085b4 <vPortEnableVFP+0x10>
 80085a8:	6801      	ldr	r1, [r0, #0]
 80085aa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80085ae:	6001      	str	r1, [r0, #0]
 80085b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80085b2:	bf00      	nop
 80085b4:	e000ed88 	.word	0xe000ed88

080085b8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80085b8:	b480      	push	{r7}
 80085ba:	b085      	sub	sp, #20
 80085bc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80085be:	f3ef 8305 	mrs	r3, IPSR
 80085c2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	2b0f      	cmp	r3, #15
 80085c8:	d915      	bls.n	80085f6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80085ca:	4a18      	ldr	r2, [pc, #96]	@ (800862c <vPortValidateInterruptPriority+0x74>)
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	4413      	add	r3, r2
 80085d0:	781b      	ldrb	r3, [r3, #0]
 80085d2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80085d4:	4b16      	ldr	r3, [pc, #88]	@ (8008630 <vPortValidateInterruptPriority+0x78>)
 80085d6:	781b      	ldrb	r3, [r3, #0]
 80085d8:	7afa      	ldrb	r2, [r7, #11]
 80085da:	429a      	cmp	r2, r3
 80085dc:	d20b      	bcs.n	80085f6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80085de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085e2:	f383 8811 	msr	BASEPRI, r3
 80085e6:	f3bf 8f6f 	isb	sy
 80085ea:	f3bf 8f4f 	dsb	sy
 80085ee:	607b      	str	r3, [r7, #4]
}
 80085f0:	bf00      	nop
 80085f2:	bf00      	nop
 80085f4:	e7fd      	b.n	80085f2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80085f6:	4b0f      	ldr	r3, [pc, #60]	@ (8008634 <vPortValidateInterruptPriority+0x7c>)
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80085fe:	4b0e      	ldr	r3, [pc, #56]	@ (8008638 <vPortValidateInterruptPriority+0x80>)
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	429a      	cmp	r2, r3
 8008604:	d90b      	bls.n	800861e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008606:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800860a:	f383 8811 	msr	BASEPRI, r3
 800860e:	f3bf 8f6f 	isb	sy
 8008612:	f3bf 8f4f 	dsb	sy
 8008616:	603b      	str	r3, [r7, #0]
}
 8008618:	bf00      	nop
 800861a:	bf00      	nop
 800861c:	e7fd      	b.n	800861a <vPortValidateInterruptPriority+0x62>
	}
 800861e:	bf00      	nop
 8008620:	3714      	adds	r7, #20
 8008622:	46bd      	mov	sp, r7
 8008624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008628:	4770      	bx	lr
 800862a:	bf00      	nop
 800862c:	e000e3f0 	.word	0xe000e3f0
 8008630:	20000968 	.word	0x20000968
 8008634:	e000ed0c 	.word	0xe000ed0c
 8008638:	2000096c 	.word	0x2000096c

0800863c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800863c:	b580      	push	{r7, lr}
 800863e:	b08a      	sub	sp, #40	@ 0x28
 8008640:	af00      	add	r7, sp, #0
 8008642:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008644:	2300      	movs	r3, #0
 8008646:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008648:	f7ff f8e6 	bl	8007818 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800864c:	4b5c      	ldr	r3, [pc, #368]	@ (80087c0 <pvPortMalloc+0x184>)
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	2b00      	cmp	r3, #0
 8008652:	d101      	bne.n	8008658 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008654:	f000 f924 	bl	80088a0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008658:	4b5a      	ldr	r3, [pc, #360]	@ (80087c4 <pvPortMalloc+0x188>)
 800865a:	681a      	ldr	r2, [r3, #0]
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	4013      	ands	r3, r2
 8008660:	2b00      	cmp	r3, #0
 8008662:	f040 8095 	bne.w	8008790 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	2b00      	cmp	r3, #0
 800866a:	d01e      	beq.n	80086aa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800866c:	2208      	movs	r2, #8
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	4413      	add	r3, r2
 8008672:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	f003 0307 	and.w	r3, r3, #7
 800867a:	2b00      	cmp	r3, #0
 800867c:	d015      	beq.n	80086aa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	f023 0307 	bic.w	r3, r3, #7
 8008684:	3308      	adds	r3, #8
 8008686:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	f003 0307 	and.w	r3, r3, #7
 800868e:	2b00      	cmp	r3, #0
 8008690:	d00b      	beq.n	80086aa <pvPortMalloc+0x6e>
	__asm volatile
 8008692:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008696:	f383 8811 	msr	BASEPRI, r3
 800869a:	f3bf 8f6f 	isb	sy
 800869e:	f3bf 8f4f 	dsb	sy
 80086a2:	617b      	str	r3, [r7, #20]
}
 80086a4:	bf00      	nop
 80086a6:	bf00      	nop
 80086a8:	e7fd      	b.n	80086a6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d06f      	beq.n	8008790 <pvPortMalloc+0x154>
 80086b0:	4b45      	ldr	r3, [pc, #276]	@ (80087c8 <pvPortMalloc+0x18c>)
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	687a      	ldr	r2, [r7, #4]
 80086b6:	429a      	cmp	r2, r3
 80086b8:	d86a      	bhi.n	8008790 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80086ba:	4b44      	ldr	r3, [pc, #272]	@ (80087cc <pvPortMalloc+0x190>)
 80086bc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80086be:	4b43      	ldr	r3, [pc, #268]	@ (80087cc <pvPortMalloc+0x190>)
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80086c4:	e004      	b.n	80086d0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80086c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086c8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80086ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80086d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086d2:	685b      	ldr	r3, [r3, #4]
 80086d4:	687a      	ldr	r2, [r7, #4]
 80086d6:	429a      	cmp	r2, r3
 80086d8:	d903      	bls.n	80086e2 <pvPortMalloc+0xa6>
 80086da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d1f1      	bne.n	80086c6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80086e2:	4b37      	ldr	r3, [pc, #220]	@ (80087c0 <pvPortMalloc+0x184>)
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80086e8:	429a      	cmp	r2, r3
 80086ea:	d051      	beq.n	8008790 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80086ec:	6a3b      	ldr	r3, [r7, #32]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	2208      	movs	r2, #8
 80086f2:	4413      	add	r3, r2
 80086f4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80086f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086f8:	681a      	ldr	r2, [r3, #0]
 80086fa:	6a3b      	ldr	r3, [r7, #32]
 80086fc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80086fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008700:	685a      	ldr	r2, [r3, #4]
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	1ad2      	subs	r2, r2, r3
 8008706:	2308      	movs	r3, #8
 8008708:	005b      	lsls	r3, r3, #1
 800870a:	429a      	cmp	r2, r3
 800870c:	d920      	bls.n	8008750 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800870e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	4413      	add	r3, r2
 8008714:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008716:	69bb      	ldr	r3, [r7, #24]
 8008718:	f003 0307 	and.w	r3, r3, #7
 800871c:	2b00      	cmp	r3, #0
 800871e:	d00b      	beq.n	8008738 <pvPortMalloc+0xfc>
	__asm volatile
 8008720:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008724:	f383 8811 	msr	BASEPRI, r3
 8008728:	f3bf 8f6f 	isb	sy
 800872c:	f3bf 8f4f 	dsb	sy
 8008730:	613b      	str	r3, [r7, #16]
}
 8008732:	bf00      	nop
 8008734:	bf00      	nop
 8008736:	e7fd      	b.n	8008734 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008738:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800873a:	685a      	ldr	r2, [r3, #4]
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	1ad2      	subs	r2, r2, r3
 8008740:	69bb      	ldr	r3, [r7, #24]
 8008742:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008746:	687a      	ldr	r2, [r7, #4]
 8008748:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800874a:	69b8      	ldr	r0, [r7, #24]
 800874c:	f000 f90a 	bl	8008964 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008750:	4b1d      	ldr	r3, [pc, #116]	@ (80087c8 <pvPortMalloc+0x18c>)
 8008752:	681a      	ldr	r2, [r3, #0]
 8008754:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008756:	685b      	ldr	r3, [r3, #4]
 8008758:	1ad3      	subs	r3, r2, r3
 800875a:	4a1b      	ldr	r2, [pc, #108]	@ (80087c8 <pvPortMalloc+0x18c>)
 800875c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800875e:	4b1a      	ldr	r3, [pc, #104]	@ (80087c8 <pvPortMalloc+0x18c>)
 8008760:	681a      	ldr	r2, [r3, #0]
 8008762:	4b1b      	ldr	r3, [pc, #108]	@ (80087d0 <pvPortMalloc+0x194>)
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	429a      	cmp	r2, r3
 8008768:	d203      	bcs.n	8008772 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800876a:	4b17      	ldr	r3, [pc, #92]	@ (80087c8 <pvPortMalloc+0x18c>)
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	4a18      	ldr	r2, [pc, #96]	@ (80087d0 <pvPortMalloc+0x194>)
 8008770:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008774:	685a      	ldr	r2, [r3, #4]
 8008776:	4b13      	ldr	r3, [pc, #76]	@ (80087c4 <pvPortMalloc+0x188>)
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	431a      	orrs	r2, r3
 800877c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800877e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008782:	2200      	movs	r2, #0
 8008784:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008786:	4b13      	ldr	r3, [pc, #76]	@ (80087d4 <pvPortMalloc+0x198>)
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	3301      	adds	r3, #1
 800878c:	4a11      	ldr	r2, [pc, #68]	@ (80087d4 <pvPortMalloc+0x198>)
 800878e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008790:	f7ff f850 	bl	8007834 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008794:	69fb      	ldr	r3, [r7, #28]
 8008796:	f003 0307 	and.w	r3, r3, #7
 800879a:	2b00      	cmp	r3, #0
 800879c:	d00b      	beq.n	80087b6 <pvPortMalloc+0x17a>
	__asm volatile
 800879e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087a2:	f383 8811 	msr	BASEPRI, r3
 80087a6:	f3bf 8f6f 	isb	sy
 80087aa:	f3bf 8f4f 	dsb	sy
 80087ae:	60fb      	str	r3, [r7, #12]
}
 80087b0:	bf00      	nop
 80087b2:	bf00      	nop
 80087b4:	e7fd      	b.n	80087b2 <pvPortMalloc+0x176>
	return pvReturn;
 80087b6:	69fb      	ldr	r3, [r7, #28]
}
 80087b8:	4618      	mov	r0, r3
 80087ba:	3728      	adds	r7, #40	@ 0x28
 80087bc:	46bd      	mov	sp, r7
 80087be:	bd80      	pop	{r7, pc}
 80087c0:	20004578 	.word	0x20004578
 80087c4:	2000458c 	.word	0x2000458c
 80087c8:	2000457c 	.word	0x2000457c
 80087cc:	20004570 	.word	0x20004570
 80087d0:	20004580 	.word	0x20004580
 80087d4:	20004584 	.word	0x20004584

080087d8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80087d8:	b580      	push	{r7, lr}
 80087da:	b086      	sub	sp, #24
 80087dc:	af00      	add	r7, sp, #0
 80087de:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d04f      	beq.n	800888a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80087ea:	2308      	movs	r3, #8
 80087ec:	425b      	negs	r3, r3
 80087ee:	697a      	ldr	r2, [r7, #20]
 80087f0:	4413      	add	r3, r2
 80087f2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80087f4:	697b      	ldr	r3, [r7, #20]
 80087f6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80087f8:	693b      	ldr	r3, [r7, #16]
 80087fa:	685a      	ldr	r2, [r3, #4]
 80087fc:	4b25      	ldr	r3, [pc, #148]	@ (8008894 <vPortFree+0xbc>)
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	4013      	ands	r3, r2
 8008802:	2b00      	cmp	r3, #0
 8008804:	d10b      	bne.n	800881e <vPortFree+0x46>
	__asm volatile
 8008806:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800880a:	f383 8811 	msr	BASEPRI, r3
 800880e:	f3bf 8f6f 	isb	sy
 8008812:	f3bf 8f4f 	dsb	sy
 8008816:	60fb      	str	r3, [r7, #12]
}
 8008818:	bf00      	nop
 800881a:	bf00      	nop
 800881c:	e7fd      	b.n	800881a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800881e:	693b      	ldr	r3, [r7, #16]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	2b00      	cmp	r3, #0
 8008824:	d00b      	beq.n	800883e <vPortFree+0x66>
	__asm volatile
 8008826:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800882a:	f383 8811 	msr	BASEPRI, r3
 800882e:	f3bf 8f6f 	isb	sy
 8008832:	f3bf 8f4f 	dsb	sy
 8008836:	60bb      	str	r3, [r7, #8]
}
 8008838:	bf00      	nop
 800883a:	bf00      	nop
 800883c:	e7fd      	b.n	800883a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800883e:	693b      	ldr	r3, [r7, #16]
 8008840:	685a      	ldr	r2, [r3, #4]
 8008842:	4b14      	ldr	r3, [pc, #80]	@ (8008894 <vPortFree+0xbc>)
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	4013      	ands	r3, r2
 8008848:	2b00      	cmp	r3, #0
 800884a:	d01e      	beq.n	800888a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800884c:	693b      	ldr	r3, [r7, #16]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	2b00      	cmp	r3, #0
 8008852:	d11a      	bne.n	800888a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008854:	693b      	ldr	r3, [r7, #16]
 8008856:	685a      	ldr	r2, [r3, #4]
 8008858:	4b0e      	ldr	r3, [pc, #56]	@ (8008894 <vPortFree+0xbc>)
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	43db      	mvns	r3, r3
 800885e:	401a      	ands	r2, r3
 8008860:	693b      	ldr	r3, [r7, #16]
 8008862:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008864:	f7fe ffd8 	bl	8007818 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008868:	693b      	ldr	r3, [r7, #16]
 800886a:	685a      	ldr	r2, [r3, #4]
 800886c:	4b0a      	ldr	r3, [pc, #40]	@ (8008898 <vPortFree+0xc0>)
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	4413      	add	r3, r2
 8008872:	4a09      	ldr	r2, [pc, #36]	@ (8008898 <vPortFree+0xc0>)
 8008874:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008876:	6938      	ldr	r0, [r7, #16]
 8008878:	f000 f874 	bl	8008964 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800887c:	4b07      	ldr	r3, [pc, #28]	@ (800889c <vPortFree+0xc4>)
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	3301      	adds	r3, #1
 8008882:	4a06      	ldr	r2, [pc, #24]	@ (800889c <vPortFree+0xc4>)
 8008884:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008886:	f7fe ffd5 	bl	8007834 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800888a:	bf00      	nop
 800888c:	3718      	adds	r7, #24
 800888e:	46bd      	mov	sp, r7
 8008890:	bd80      	pop	{r7, pc}
 8008892:	bf00      	nop
 8008894:	2000458c 	.word	0x2000458c
 8008898:	2000457c 	.word	0x2000457c
 800889c:	20004588 	.word	0x20004588

080088a0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80088a0:	b480      	push	{r7}
 80088a2:	b085      	sub	sp, #20
 80088a4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80088a6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80088aa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80088ac:	4b27      	ldr	r3, [pc, #156]	@ (800894c <prvHeapInit+0xac>)
 80088ae:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	f003 0307 	and.w	r3, r3, #7
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d00c      	beq.n	80088d4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	3307      	adds	r3, #7
 80088be:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	f023 0307 	bic.w	r3, r3, #7
 80088c6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80088c8:	68ba      	ldr	r2, [r7, #8]
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	1ad3      	subs	r3, r2, r3
 80088ce:	4a1f      	ldr	r2, [pc, #124]	@ (800894c <prvHeapInit+0xac>)
 80088d0:	4413      	add	r3, r2
 80088d2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80088d8:	4a1d      	ldr	r2, [pc, #116]	@ (8008950 <prvHeapInit+0xb0>)
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80088de:	4b1c      	ldr	r3, [pc, #112]	@ (8008950 <prvHeapInit+0xb0>)
 80088e0:	2200      	movs	r2, #0
 80088e2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	68ba      	ldr	r2, [r7, #8]
 80088e8:	4413      	add	r3, r2
 80088ea:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80088ec:	2208      	movs	r2, #8
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	1a9b      	subs	r3, r3, r2
 80088f2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	f023 0307 	bic.w	r3, r3, #7
 80088fa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	4a15      	ldr	r2, [pc, #84]	@ (8008954 <prvHeapInit+0xb4>)
 8008900:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008902:	4b14      	ldr	r3, [pc, #80]	@ (8008954 <prvHeapInit+0xb4>)
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	2200      	movs	r2, #0
 8008908:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800890a:	4b12      	ldr	r3, [pc, #72]	@ (8008954 <prvHeapInit+0xb4>)
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	2200      	movs	r2, #0
 8008910:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008916:	683b      	ldr	r3, [r7, #0]
 8008918:	68fa      	ldr	r2, [r7, #12]
 800891a:	1ad2      	subs	r2, r2, r3
 800891c:	683b      	ldr	r3, [r7, #0]
 800891e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008920:	4b0c      	ldr	r3, [pc, #48]	@ (8008954 <prvHeapInit+0xb4>)
 8008922:	681a      	ldr	r2, [r3, #0]
 8008924:	683b      	ldr	r3, [r7, #0]
 8008926:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008928:	683b      	ldr	r3, [r7, #0]
 800892a:	685b      	ldr	r3, [r3, #4]
 800892c:	4a0a      	ldr	r2, [pc, #40]	@ (8008958 <prvHeapInit+0xb8>)
 800892e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008930:	683b      	ldr	r3, [r7, #0]
 8008932:	685b      	ldr	r3, [r3, #4]
 8008934:	4a09      	ldr	r2, [pc, #36]	@ (800895c <prvHeapInit+0xbc>)
 8008936:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008938:	4b09      	ldr	r3, [pc, #36]	@ (8008960 <prvHeapInit+0xc0>)
 800893a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800893e:	601a      	str	r2, [r3, #0]
}
 8008940:	bf00      	nop
 8008942:	3714      	adds	r7, #20
 8008944:	46bd      	mov	sp, r7
 8008946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800894a:	4770      	bx	lr
 800894c:	20000970 	.word	0x20000970
 8008950:	20004570 	.word	0x20004570
 8008954:	20004578 	.word	0x20004578
 8008958:	20004580 	.word	0x20004580
 800895c:	2000457c 	.word	0x2000457c
 8008960:	2000458c 	.word	0x2000458c

08008964 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008964:	b480      	push	{r7}
 8008966:	b085      	sub	sp, #20
 8008968:	af00      	add	r7, sp, #0
 800896a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800896c:	4b28      	ldr	r3, [pc, #160]	@ (8008a10 <prvInsertBlockIntoFreeList+0xac>)
 800896e:	60fb      	str	r3, [r7, #12]
 8008970:	e002      	b.n	8008978 <prvInsertBlockIntoFreeList+0x14>
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	60fb      	str	r3, [r7, #12]
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	687a      	ldr	r2, [r7, #4]
 800897e:	429a      	cmp	r2, r3
 8008980:	d8f7      	bhi.n	8008972 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	685b      	ldr	r3, [r3, #4]
 800898a:	68ba      	ldr	r2, [r7, #8]
 800898c:	4413      	add	r3, r2
 800898e:	687a      	ldr	r2, [r7, #4]
 8008990:	429a      	cmp	r2, r3
 8008992:	d108      	bne.n	80089a6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	685a      	ldr	r2, [r3, #4]
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	685b      	ldr	r3, [r3, #4]
 800899c:	441a      	add	r2, r3
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	685b      	ldr	r3, [r3, #4]
 80089ae:	68ba      	ldr	r2, [r7, #8]
 80089b0:	441a      	add	r2, r3
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	429a      	cmp	r2, r3
 80089b8:	d118      	bne.n	80089ec <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	681a      	ldr	r2, [r3, #0]
 80089be:	4b15      	ldr	r3, [pc, #84]	@ (8008a14 <prvInsertBlockIntoFreeList+0xb0>)
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	429a      	cmp	r2, r3
 80089c4:	d00d      	beq.n	80089e2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	685a      	ldr	r2, [r3, #4]
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	685b      	ldr	r3, [r3, #4]
 80089d0:	441a      	add	r2, r3
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	681a      	ldr	r2, [r3, #0]
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	601a      	str	r2, [r3, #0]
 80089e0:	e008      	b.n	80089f4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80089e2:	4b0c      	ldr	r3, [pc, #48]	@ (8008a14 <prvInsertBlockIntoFreeList+0xb0>)
 80089e4:	681a      	ldr	r2, [r3, #0]
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	601a      	str	r2, [r3, #0]
 80089ea:	e003      	b.n	80089f4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	681a      	ldr	r2, [r3, #0]
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80089f4:	68fa      	ldr	r2, [r7, #12]
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	429a      	cmp	r2, r3
 80089fa:	d002      	beq.n	8008a02 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	687a      	ldr	r2, [r7, #4]
 8008a00:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008a02:	bf00      	nop
 8008a04:	3714      	adds	r7, #20
 8008a06:	46bd      	mov	sp, r7
 8008a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a0c:	4770      	bx	lr
 8008a0e:	bf00      	nop
 8008a10:	20004570 	.word	0x20004570
 8008a14:	20004578 	.word	0x20004578

08008a18 <siprintf>:
 8008a18:	b40e      	push	{r1, r2, r3}
 8008a1a:	b510      	push	{r4, lr}
 8008a1c:	b09d      	sub	sp, #116	@ 0x74
 8008a1e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8008a20:	9002      	str	r0, [sp, #8]
 8008a22:	9006      	str	r0, [sp, #24]
 8008a24:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008a28:	480a      	ldr	r0, [pc, #40]	@ (8008a54 <siprintf+0x3c>)
 8008a2a:	9107      	str	r1, [sp, #28]
 8008a2c:	9104      	str	r1, [sp, #16]
 8008a2e:	490a      	ldr	r1, [pc, #40]	@ (8008a58 <siprintf+0x40>)
 8008a30:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a34:	9105      	str	r1, [sp, #20]
 8008a36:	2400      	movs	r4, #0
 8008a38:	a902      	add	r1, sp, #8
 8008a3a:	6800      	ldr	r0, [r0, #0]
 8008a3c:	9301      	str	r3, [sp, #4]
 8008a3e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8008a40:	f000 fa00 	bl	8008e44 <_svfiprintf_r>
 8008a44:	9b02      	ldr	r3, [sp, #8]
 8008a46:	701c      	strb	r4, [r3, #0]
 8008a48:	b01d      	add	sp, #116	@ 0x74
 8008a4a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008a4e:	b003      	add	sp, #12
 8008a50:	4770      	bx	lr
 8008a52:	bf00      	nop
 8008a54:	20000088 	.word	0x20000088
 8008a58:	ffff0208 	.word	0xffff0208

08008a5c <memset>:
 8008a5c:	4402      	add	r2, r0
 8008a5e:	4603      	mov	r3, r0
 8008a60:	4293      	cmp	r3, r2
 8008a62:	d100      	bne.n	8008a66 <memset+0xa>
 8008a64:	4770      	bx	lr
 8008a66:	f803 1b01 	strb.w	r1, [r3], #1
 8008a6a:	e7f9      	b.n	8008a60 <memset+0x4>

08008a6c <_reclaim_reent>:
 8008a6c:	4b2d      	ldr	r3, [pc, #180]	@ (8008b24 <_reclaim_reent+0xb8>)
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	4283      	cmp	r3, r0
 8008a72:	b570      	push	{r4, r5, r6, lr}
 8008a74:	4604      	mov	r4, r0
 8008a76:	d053      	beq.n	8008b20 <_reclaim_reent+0xb4>
 8008a78:	69c3      	ldr	r3, [r0, #28]
 8008a7a:	b31b      	cbz	r3, 8008ac4 <_reclaim_reent+0x58>
 8008a7c:	68db      	ldr	r3, [r3, #12]
 8008a7e:	b163      	cbz	r3, 8008a9a <_reclaim_reent+0x2e>
 8008a80:	2500      	movs	r5, #0
 8008a82:	69e3      	ldr	r3, [r4, #28]
 8008a84:	68db      	ldr	r3, [r3, #12]
 8008a86:	5959      	ldr	r1, [r3, r5]
 8008a88:	b9b1      	cbnz	r1, 8008ab8 <_reclaim_reent+0x4c>
 8008a8a:	3504      	adds	r5, #4
 8008a8c:	2d80      	cmp	r5, #128	@ 0x80
 8008a8e:	d1f8      	bne.n	8008a82 <_reclaim_reent+0x16>
 8008a90:	69e3      	ldr	r3, [r4, #28]
 8008a92:	4620      	mov	r0, r4
 8008a94:	68d9      	ldr	r1, [r3, #12]
 8008a96:	f000 f881 	bl	8008b9c <_free_r>
 8008a9a:	69e3      	ldr	r3, [r4, #28]
 8008a9c:	6819      	ldr	r1, [r3, #0]
 8008a9e:	b111      	cbz	r1, 8008aa6 <_reclaim_reent+0x3a>
 8008aa0:	4620      	mov	r0, r4
 8008aa2:	f000 f87b 	bl	8008b9c <_free_r>
 8008aa6:	69e3      	ldr	r3, [r4, #28]
 8008aa8:	689d      	ldr	r5, [r3, #8]
 8008aaa:	b15d      	cbz	r5, 8008ac4 <_reclaim_reent+0x58>
 8008aac:	4629      	mov	r1, r5
 8008aae:	4620      	mov	r0, r4
 8008ab0:	682d      	ldr	r5, [r5, #0]
 8008ab2:	f000 f873 	bl	8008b9c <_free_r>
 8008ab6:	e7f8      	b.n	8008aaa <_reclaim_reent+0x3e>
 8008ab8:	680e      	ldr	r6, [r1, #0]
 8008aba:	4620      	mov	r0, r4
 8008abc:	f000 f86e 	bl	8008b9c <_free_r>
 8008ac0:	4631      	mov	r1, r6
 8008ac2:	e7e1      	b.n	8008a88 <_reclaim_reent+0x1c>
 8008ac4:	6961      	ldr	r1, [r4, #20]
 8008ac6:	b111      	cbz	r1, 8008ace <_reclaim_reent+0x62>
 8008ac8:	4620      	mov	r0, r4
 8008aca:	f000 f867 	bl	8008b9c <_free_r>
 8008ace:	69e1      	ldr	r1, [r4, #28]
 8008ad0:	b111      	cbz	r1, 8008ad8 <_reclaim_reent+0x6c>
 8008ad2:	4620      	mov	r0, r4
 8008ad4:	f000 f862 	bl	8008b9c <_free_r>
 8008ad8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008ada:	b111      	cbz	r1, 8008ae2 <_reclaim_reent+0x76>
 8008adc:	4620      	mov	r0, r4
 8008ade:	f000 f85d 	bl	8008b9c <_free_r>
 8008ae2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008ae4:	b111      	cbz	r1, 8008aec <_reclaim_reent+0x80>
 8008ae6:	4620      	mov	r0, r4
 8008ae8:	f000 f858 	bl	8008b9c <_free_r>
 8008aec:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8008aee:	b111      	cbz	r1, 8008af6 <_reclaim_reent+0x8a>
 8008af0:	4620      	mov	r0, r4
 8008af2:	f000 f853 	bl	8008b9c <_free_r>
 8008af6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8008af8:	b111      	cbz	r1, 8008b00 <_reclaim_reent+0x94>
 8008afa:	4620      	mov	r0, r4
 8008afc:	f000 f84e 	bl	8008b9c <_free_r>
 8008b00:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8008b02:	b111      	cbz	r1, 8008b0a <_reclaim_reent+0x9e>
 8008b04:	4620      	mov	r0, r4
 8008b06:	f000 f849 	bl	8008b9c <_free_r>
 8008b0a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8008b0c:	b111      	cbz	r1, 8008b14 <_reclaim_reent+0xa8>
 8008b0e:	4620      	mov	r0, r4
 8008b10:	f000 f844 	bl	8008b9c <_free_r>
 8008b14:	6a23      	ldr	r3, [r4, #32]
 8008b16:	b11b      	cbz	r3, 8008b20 <_reclaim_reent+0xb4>
 8008b18:	4620      	mov	r0, r4
 8008b1a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008b1e:	4718      	bx	r3
 8008b20:	bd70      	pop	{r4, r5, r6, pc}
 8008b22:	bf00      	nop
 8008b24:	20000088 	.word	0x20000088

08008b28 <__errno>:
 8008b28:	4b01      	ldr	r3, [pc, #4]	@ (8008b30 <__errno+0x8>)
 8008b2a:	6818      	ldr	r0, [r3, #0]
 8008b2c:	4770      	bx	lr
 8008b2e:	bf00      	nop
 8008b30:	20000088 	.word	0x20000088

08008b34 <__libc_init_array>:
 8008b34:	b570      	push	{r4, r5, r6, lr}
 8008b36:	4d0d      	ldr	r5, [pc, #52]	@ (8008b6c <__libc_init_array+0x38>)
 8008b38:	4c0d      	ldr	r4, [pc, #52]	@ (8008b70 <__libc_init_array+0x3c>)
 8008b3a:	1b64      	subs	r4, r4, r5
 8008b3c:	10a4      	asrs	r4, r4, #2
 8008b3e:	2600      	movs	r6, #0
 8008b40:	42a6      	cmp	r6, r4
 8008b42:	d109      	bne.n	8008b58 <__libc_init_array+0x24>
 8008b44:	4d0b      	ldr	r5, [pc, #44]	@ (8008b74 <__libc_init_array+0x40>)
 8008b46:	4c0c      	ldr	r4, [pc, #48]	@ (8008b78 <__libc_init_array+0x44>)
 8008b48:	f000 fc64 	bl	8009414 <_init>
 8008b4c:	1b64      	subs	r4, r4, r5
 8008b4e:	10a4      	asrs	r4, r4, #2
 8008b50:	2600      	movs	r6, #0
 8008b52:	42a6      	cmp	r6, r4
 8008b54:	d105      	bne.n	8008b62 <__libc_init_array+0x2e>
 8008b56:	bd70      	pop	{r4, r5, r6, pc}
 8008b58:	f855 3b04 	ldr.w	r3, [r5], #4
 8008b5c:	4798      	blx	r3
 8008b5e:	3601      	adds	r6, #1
 8008b60:	e7ee      	b.n	8008b40 <__libc_init_array+0xc>
 8008b62:	f855 3b04 	ldr.w	r3, [r5], #4
 8008b66:	4798      	blx	r3
 8008b68:	3601      	adds	r6, #1
 8008b6a:	e7f2      	b.n	8008b52 <__libc_init_array+0x1e>
 8008b6c:	0800be3c 	.word	0x0800be3c
 8008b70:	0800be3c 	.word	0x0800be3c
 8008b74:	0800be3c 	.word	0x0800be3c
 8008b78:	0800be40 	.word	0x0800be40

08008b7c <__retarget_lock_acquire_recursive>:
 8008b7c:	4770      	bx	lr

08008b7e <__retarget_lock_release_recursive>:
 8008b7e:	4770      	bx	lr

08008b80 <memcpy>:
 8008b80:	440a      	add	r2, r1
 8008b82:	4291      	cmp	r1, r2
 8008b84:	f100 33ff 	add.w	r3, r0, #4294967295
 8008b88:	d100      	bne.n	8008b8c <memcpy+0xc>
 8008b8a:	4770      	bx	lr
 8008b8c:	b510      	push	{r4, lr}
 8008b8e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008b92:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008b96:	4291      	cmp	r1, r2
 8008b98:	d1f9      	bne.n	8008b8e <memcpy+0xe>
 8008b9a:	bd10      	pop	{r4, pc}

08008b9c <_free_r>:
 8008b9c:	b538      	push	{r3, r4, r5, lr}
 8008b9e:	4605      	mov	r5, r0
 8008ba0:	2900      	cmp	r1, #0
 8008ba2:	d041      	beq.n	8008c28 <_free_r+0x8c>
 8008ba4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008ba8:	1f0c      	subs	r4, r1, #4
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	bfb8      	it	lt
 8008bae:	18e4      	addlt	r4, r4, r3
 8008bb0:	f000 f8e0 	bl	8008d74 <__malloc_lock>
 8008bb4:	4a1d      	ldr	r2, [pc, #116]	@ (8008c2c <_free_r+0x90>)
 8008bb6:	6813      	ldr	r3, [r2, #0]
 8008bb8:	b933      	cbnz	r3, 8008bc8 <_free_r+0x2c>
 8008bba:	6063      	str	r3, [r4, #4]
 8008bbc:	6014      	str	r4, [r2, #0]
 8008bbe:	4628      	mov	r0, r5
 8008bc0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008bc4:	f000 b8dc 	b.w	8008d80 <__malloc_unlock>
 8008bc8:	42a3      	cmp	r3, r4
 8008bca:	d908      	bls.n	8008bde <_free_r+0x42>
 8008bcc:	6820      	ldr	r0, [r4, #0]
 8008bce:	1821      	adds	r1, r4, r0
 8008bd0:	428b      	cmp	r3, r1
 8008bd2:	bf01      	itttt	eq
 8008bd4:	6819      	ldreq	r1, [r3, #0]
 8008bd6:	685b      	ldreq	r3, [r3, #4]
 8008bd8:	1809      	addeq	r1, r1, r0
 8008bda:	6021      	streq	r1, [r4, #0]
 8008bdc:	e7ed      	b.n	8008bba <_free_r+0x1e>
 8008bde:	461a      	mov	r2, r3
 8008be0:	685b      	ldr	r3, [r3, #4]
 8008be2:	b10b      	cbz	r3, 8008be8 <_free_r+0x4c>
 8008be4:	42a3      	cmp	r3, r4
 8008be6:	d9fa      	bls.n	8008bde <_free_r+0x42>
 8008be8:	6811      	ldr	r1, [r2, #0]
 8008bea:	1850      	adds	r0, r2, r1
 8008bec:	42a0      	cmp	r0, r4
 8008bee:	d10b      	bne.n	8008c08 <_free_r+0x6c>
 8008bf0:	6820      	ldr	r0, [r4, #0]
 8008bf2:	4401      	add	r1, r0
 8008bf4:	1850      	adds	r0, r2, r1
 8008bf6:	4283      	cmp	r3, r0
 8008bf8:	6011      	str	r1, [r2, #0]
 8008bfa:	d1e0      	bne.n	8008bbe <_free_r+0x22>
 8008bfc:	6818      	ldr	r0, [r3, #0]
 8008bfe:	685b      	ldr	r3, [r3, #4]
 8008c00:	6053      	str	r3, [r2, #4]
 8008c02:	4408      	add	r0, r1
 8008c04:	6010      	str	r0, [r2, #0]
 8008c06:	e7da      	b.n	8008bbe <_free_r+0x22>
 8008c08:	d902      	bls.n	8008c10 <_free_r+0x74>
 8008c0a:	230c      	movs	r3, #12
 8008c0c:	602b      	str	r3, [r5, #0]
 8008c0e:	e7d6      	b.n	8008bbe <_free_r+0x22>
 8008c10:	6820      	ldr	r0, [r4, #0]
 8008c12:	1821      	adds	r1, r4, r0
 8008c14:	428b      	cmp	r3, r1
 8008c16:	bf04      	itt	eq
 8008c18:	6819      	ldreq	r1, [r3, #0]
 8008c1a:	685b      	ldreq	r3, [r3, #4]
 8008c1c:	6063      	str	r3, [r4, #4]
 8008c1e:	bf04      	itt	eq
 8008c20:	1809      	addeq	r1, r1, r0
 8008c22:	6021      	streq	r1, [r4, #0]
 8008c24:	6054      	str	r4, [r2, #4]
 8008c26:	e7ca      	b.n	8008bbe <_free_r+0x22>
 8008c28:	bd38      	pop	{r3, r4, r5, pc}
 8008c2a:	bf00      	nop
 8008c2c:	200046d4 	.word	0x200046d4

08008c30 <sbrk_aligned>:
 8008c30:	b570      	push	{r4, r5, r6, lr}
 8008c32:	4e0f      	ldr	r6, [pc, #60]	@ (8008c70 <sbrk_aligned+0x40>)
 8008c34:	460c      	mov	r4, r1
 8008c36:	6831      	ldr	r1, [r6, #0]
 8008c38:	4605      	mov	r5, r0
 8008c3a:	b911      	cbnz	r1, 8008c42 <sbrk_aligned+0x12>
 8008c3c:	f000 fba4 	bl	8009388 <_sbrk_r>
 8008c40:	6030      	str	r0, [r6, #0]
 8008c42:	4621      	mov	r1, r4
 8008c44:	4628      	mov	r0, r5
 8008c46:	f000 fb9f 	bl	8009388 <_sbrk_r>
 8008c4a:	1c43      	adds	r3, r0, #1
 8008c4c:	d103      	bne.n	8008c56 <sbrk_aligned+0x26>
 8008c4e:	f04f 34ff 	mov.w	r4, #4294967295
 8008c52:	4620      	mov	r0, r4
 8008c54:	bd70      	pop	{r4, r5, r6, pc}
 8008c56:	1cc4      	adds	r4, r0, #3
 8008c58:	f024 0403 	bic.w	r4, r4, #3
 8008c5c:	42a0      	cmp	r0, r4
 8008c5e:	d0f8      	beq.n	8008c52 <sbrk_aligned+0x22>
 8008c60:	1a21      	subs	r1, r4, r0
 8008c62:	4628      	mov	r0, r5
 8008c64:	f000 fb90 	bl	8009388 <_sbrk_r>
 8008c68:	3001      	adds	r0, #1
 8008c6a:	d1f2      	bne.n	8008c52 <sbrk_aligned+0x22>
 8008c6c:	e7ef      	b.n	8008c4e <sbrk_aligned+0x1e>
 8008c6e:	bf00      	nop
 8008c70:	200046d0 	.word	0x200046d0

08008c74 <_malloc_r>:
 8008c74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008c78:	1ccd      	adds	r5, r1, #3
 8008c7a:	f025 0503 	bic.w	r5, r5, #3
 8008c7e:	3508      	adds	r5, #8
 8008c80:	2d0c      	cmp	r5, #12
 8008c82:	bf38      	it	cc
 8008c84:	250c      	movcc	r5, #12
 8008c86:	2d00      	cmp	r5, #0
 8008c88:	4606      	mov	r6, r0
 8008c8a:	db01      	blt.n	8008c90 <_malloc_r+0x1c>
 8008c8c:	42a9      	cmp	r1, r5
 8008c8e:	d904      	bls.n	8008c9a <_malloc_r+0x26>
 8008c90:	230c      	movs	r3, #12
 8008c92:	6033      	str	r3, [r6, #0]
 8008c94:	2000      	movs	r0, #0
 8008c96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c9a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008d70 <_malloc_r+0xfc>
 8008c9e:	f000 f869 	bl	8008d74 <__malloc_lock>
 8008ca2:	f8d8 3000 	ldr.w	r3, [r8]
 8008ca6:	461c      	mov	r4, r3
 8008ca8:	bb44      	cbnz	r4, 8008cfc <_malloc_r+0x88>
 8008caa:	4629      	mov	r1, r5
 8008cac:	4630      	mov	r0, r6
 8008cae:	f7ff ffbf 	bl	8008c30 <sbrk_aligned>
 8008cb2:	1c43      	adds	r3, r0, #1
 8008cb4:	4604      	mov	r4, r0
 8008cb6:	d158      	bne.n	8008d6a <_malloc_r+0xf6>
 8008cb8:	f8d8 4000 	ldr.w	r4, [r8]
 8008cbc:	4627      	mov	r7, r4
 8008cbe:	2f00      	cmp	r7, #0
 8008cc0:	d143      	bne.n	8008d4a <_malloc_r+0xd6>
 8008cc2:	2c00      	cmp	r4, #0
 8008cc4:	d04b      	beq.n	8008d5e <_malloc_r+0xea>
 8008cc6:	6823      	ldr	r3, [r4, #0]
 8008cc8:	4639      	mov	r1, r7
 8008cca:	4630      	mov	r0, r6
 8008ccc:	eb04 0903 	add.w	r9, r4, r3
 8008cd0:	f000 fb5a 	bl	8009388 <_sbrk_r>
 8008cd4:	4581      	cmp	r9, r0
 8008cd6:	d142      	bne.n	8008d5e <_malloc_r+0xea>
 8008cd8:	6821      	ldr	r1, [r4, #0]
 8008cda:	1a6d      	subs	r5, r5, r1
 8008cdc:	4629      	mov	r1, r5
 8008cde:	4630      	mov	r0, r6
 8008ce0:	f7ff ffa6 	bl	8008c30 <sbrk_aligned>
 8008ce4:	3001      	adds	r0, #1
 8008ce6:	d03a      	beq.n	8008d5e <_malloc_r+0xea>
 8008ce8:	6823      	ldr	r3, [r4, #0]
 8008cea:	442b      	add	r3, r5
 8008cec:	6023      	str	r3, [r4, #0]
 8008cee:	f8d8 3000 	ldr.w	r3, [r8]
 8008cf2:	685a      	ldr	r2, [r3, #4]
 8008cf4:	bb62      	cbnz	r2, 8008d50 <_malloc_r+0xdc>
 8008cf6:	f8c8 7000 	str.w	r7, [r8]
 8008cfa:	e00f      	b.n	8008d1c <_malloc_r+0xa8>
 8008cfc:	6822      	ldr	r2, [r4, #0]
 8008cfe:	1b52      	subs	r2, r2, r5
 8008d00:	d420      	bmi.n	8008d44 <_malloc_r+0xd0>
 8008d02:	2a0b      	cmp	r2, #11
 8008d04:	d917      	bls.n	8008d36 <_malloc_r+0xc2>
 8008d06:	1961      	adds	r1, r4, r5
 8008d08:	42a3      	cmp	r3, r4
 8008d0a:	6025      	str	r5, [r4, #0]
 8008d0c:	bf18      	it	ne
 8008d0e:	6059      	strne	r1, [r3, #4]
 8008d10:	6863      	ldr	r3, [r4, #4]
 8008d12:	bf08      	it	eq
 8008d14:	f8c8 1000 	streq.w	r1, [r8]
 8008d18:	5162      	str	r2, [r4, r5]
 8008d1a:	604b      	str	r3, [r1, #4]
 8008d1c:	4630      	mov	r0, r6
 8008d1e:	f000 f82f 	bl	8008d80 <__malloc_unlock>
 8008d22:	f104 000b 	add.w	r0, r4, #11
 8008d26:	1d23      	adds	r3, r4, #4
 8008d28:	f020 0007 	bic.w	r0, r0, #7
 8008d2c:	1ac2      	subs	r2, r0, r3
 8008d2e:	bf1c      	itt	ne
 8008d30:	1a1b      	subne	r3, r3, r0
 8008d32:	50a3      	strne	r3, [r4, r2]
 8008d34:	e7af      	b.n	8008c96 <_malloc_r+0x22>
 8008d36:	6862      	ldr	r2, [r4, #4]
 8008d38:	42a3      	cmp	r3, r4
 8008d3a:	bf0c      	ite	eq
 8008d3c:	f8c8 2000 	streq.w	r2, [r8]
 8008d40:	605a      	strne	r2, [r3, #4]
 8008d42:	e7eb      	b.n	8008d1c <_malloc_r+0xa8>
 8008d44:	4623      	mov	r3, r4
 8008d46:	6864      	ldr	r4, [r4, #4]
 8008d48:	e7ae      	b.n	8008ca8 <_malloc_r+0x34>
 8008d4a:	463c      	mov	r4, r7
 8008d4c:	687f      	ldr	r7, [r7, #4]
 8008d4e:	e7b6      	b.n	8008cbe <_malloc_r+0x4a>
 8008d50:	461a      	mov	r2, r3
 8008d52:	685b      	ldr	r3, [r3, #4]
 8008d54:	42a3      	cmp	r3, r4
 8008d56:	d1fb      	bne.n	8008d50 <_malloc_r+0xdc>
 8008d58:	2300      	movs	r3, #0
 8008d5a:	6053      	str	r3, [r2, #4]
 8008d5c:	e7de      	b.n	8008d1c <_malloc_r+0xa8>
 8008d5e:	230c      	movs	r3, #12
 8008d60:	6033      	str	r3, [r6, #0]
 8008d62:	4630      	mov	r0, r6
 8008d64:	f000 f80c 	bl	8008d80 <__malloc_unlock>
 8008d68:	e794      	b.n	8008c94 <_malloc_r+0x20>
 8008d6a:	6005      	str	r5, [r0, #0]
 8008d6c:	e7d6      	b.n	8008d1c <_malloc_r+0xa8>
 8008d6e:	bf00      	nop
 8008d70:	200046d4 	.word	0x200046d4

08008d74 <__malloc_lock>:
 8008d74:	4801      	ldr	r0, [pc, #4]	@ (8008d7c <__malloc_lock+0x8>)
 8008d76:	f7ff bf01 	b.w	8008b7c <__retarget_lock_acquire_recursive>
 8008d7a:	bf00      	nop
 8008d7c:	200046cc 	.word	0x200046cc

08008d80 <__malloc_unlock>:
 8008d80:	4801      	ldr	r0, [pc, #4]	@ (8008d88 <__malloc_unlock+0x8>)
 8008d82:	f7ff befc 	b.w	8008b7e <__retarget_lock_release_recursive>
 8008d86:	bf00      	nop
 8008d88:	200046cc 	.word	0x200046cc

08008d8c <__ssputs_r>:
 8008d8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d90:	688e      	ldr	r6, [r1, #8]
 8008d92:	461f      	mov	r7, r3
 8008d94:	42be      	cmp	r6, r7
 8008d96:	680b      	ldr	r3, [r1, #0]
 8008d98:	4682      	mov	sl, r0
 8008d9a:	460c      	mov	r4, r1
 8008d9c:	4690      	mov	r8, r2
 8008d9e:	d82d      	bhi.n	8008dfc <__ssputs_r+0x70>
 8008da0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008da4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008da8:	d026      	beq.n	8008df8 <__ssputs_r+0x6c>
 8008daa:	6965      	ldr	r5, [r4, #20]
 8008dac:	6909      	ldr	r1, [r1, #16]
 8008dae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008db2:	eba3 0901 	sub.w	r9, r3, r1
 8008db6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008dba:	1c7b      	adds	r3, r7, #1
 8008dbc:	444b      	add	r3, r9
 8008dbe:	106d      	asrs	r5, r5, #1
 8008dc0:	429d      	cmp	r5, r3
 8008dc2:	bf38      	it	cc
 8008dc4:	461d      	movcc	r5, r3
 8008dc6:	0553      	lsls	r3, r2, #21
 8008dc8:	d527      	bpl.n	8008e1a <__ssputs_r+0x8e>
 8008dca:	4629      	mov	r1, r5
 8008dcc:	f7ff ff52 	bl	8008c74 <_malloc_r>
 8008dd0:	4606      	mov	r6, r0
 8008dd2:	b360      	cbz	r0, 8008e2e <__ssputs_r+0xa2>
 8008dd4:	6921      	ldr	r1, [r4, #16]
 8008dd6:	464a      	mov	r2, r9
 8008dd8:	f7ff fed2 	bl	8008b80 <memcpy>
 8008ddc:	89a3      	ldrh	r3, [r4, #12]
 8008dde:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008de2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008de6:	81a3      	strh	r3, [r4, #12]
 8008de8:	6126      	str	r6, [r4, #16]
 8008dea:	6165      	str	r5, [r4, #20]
 8008dec:	444e      	add	r6, r9
 8008dee:	eba5 0509 	sub.w	r5, r5, r9
 8008df2:	6026      	str	r6, [r4, #0]
 8008df4:	60a5      	str	r5, [r4, #8]
 8008df6:	463e      	mov	r6, r7
 8008df8:	42be      	cmp	r6, r7
 8008dfa:	d900      	bls.n	8008dfe <__ssputs_r+0x72>
 8008dfc:	463e      	mov	r6, r7
 8008dfe:	6820      	ldr	r0, [r4, #0]
 8008e00:	4632      	mov	r2, r6
 8008e02:	4641      	mov	r1, r8
 8008e04:	f000 faa6 	bl	8009354 <memmove>
 8008e08:	68a3      	ldr	r3, [r4, #8]
 8008e0a:	1b9b      	subs	r3, r3, r6
 8008e0c:	60a3      	str	r3, [r4, #8]
 8008e0e:	6823      	ldr	r3, [r4, #0]
 8008e10:	4433      	add	r3, r6
 8008e12:	6023      	str	r3, [r4, #0]
 8008e14:	2000      	movs	r0, #0
 8008e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e1a:	462a      	mov	r2, r5
 8008e1c:	f000 fac4 	bl	80093a8 <_realloc_r>
 8008e20:	4606      	mov	r6, r0
 8008e22:	2800      	cmp	r0, #0
 8008e24:	d1e0      	bne.n	8008de8 <__ssputs_r+0x5c>
 8008e26:	6921      	ldr	r1, [r4, #16]
 8008e28:	4650      	mov	r0, sl
 8008e2a:	f7ff feb7 	bl	8008b9c <_free_r>
 8008e2e:	230c      	movs	r3, #12
 8008e30:	f8ca 3000 	str.w	r3, [sl]
 8008e34:	89a3      	ldrh	r3, [r4, #12]
 8008e36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008e3a:	81a3      	strh	r3, [r4, #12]
 8008e3c:	f04f 30ff 	mov.w	r0, #4294967295
 8008e40:	e7e9      	b.n	8008e16 <__ssputs_r+0x8a>
	...

08008e44 <_svfiprintf_r>:
 8008e44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e48:	4698      	mov	r8, r3
 8008e4a:	898b      	ldrh	r3, [r1, #12]
 8008e4c:	061b      	lsls	r3, r3, #24
 8008e4e:	b09d      	sub	sp, #116	@ 0x74
 8008e50:	4607      	mov	r7, r0
 8008e52:	460d      	mov	r5, r1
 8008e54:	4614      	mov	r4, r2
 8008e56:	d510      	bpl.n	8008e7a <_svfiprintf_r+0x36>
 8008e58:	690b      	ldr	r3, [r1, #16]
 8008e5a:	b973      	cbnz	r3, 8008e7a <_svfiprintf_r+0x36>
 8008e5c:	2140      	movs	r1, #64	@ 0x40
 8008e5e:	f7ff ff09 	bl	8008c74 <_malloc_r>
 8008e62:	6028      	str	r0, [r5, #0]
 8008e64:	6128      	str	r0, [r5, #16]
 8008e66:	b930      	cbnz	r0, 8008e76 <_svfiprintf_r+0x32>
 8008e68:	230c      	movs	r3, #12
 8008e6a:	603b      	str	r3, [r7, #0]
 8008e6c:	f04f 30ff 	mov.w	r0, #4294967295
 8008e70:	b01d      	add	sp, #116	@ 0x74
 8008e72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e76:	2340      	movs	r3, #64	@ 0x40
 8008e78:	616b      	str	r3, [r5, #20]
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008e7e:	2320      	movs	r3, #32
 8008e80:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008e84:	f8cd 800c 	str.w	r8, [sp, #12]
 8008e88:	2330      	movs	r3, #48	@ 0x30
 8008e8a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009028 <_svfiprintf_r+0x1e4>
 8008e8e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008e92:	f04f 0901 	mov.w	r9, #1
 8008e96:	4623      	mov	r3, r4
 8008e98:	469a      	mov	sl, r3
 8008e9a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008e9e:	b10a      	cbz	r2, 8008ea4 <_svfiprintf_r+0x60>
 8008ea0:	2a25      	cmp	r2, #37	@ 0x25
 8008ea2:	d1f9      	bne.n	8008e98 <_svfiprintf_r+0x54>
 8008ea4:	ebba 0b04 	subs.w	fp, sl, r4
 8008ea8:	d00b      	beq.n	8008ec2 <_svfiprintf_r+0x7e>
 8008eaa:	465b      	mov	r3, fp
 8008eac:	4622      	mov	r2, r4
 8008eae:	4629      	mov	r1, r5
 8008eb0:	4638      	mov	r0, r7
 8008eb2:	f7ff ff6b 	bl	8008d8c <__ssputs_r>
 8008eb6:	3001      	adds	r0, #1
 8008eb8:	f000 80a7 	beq.w	800900a <_svfiprintf_r+0x1c6>
 8008ebc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008ebe:	445a      	add	r2, fp
 8008ec0:	9209      	str	r2, [sp, #36]	@ 0x24
 8008ec2:	f89a 3000 	ldrb.w	r3, [sl]
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	f000 809f 	beq.w	800900a <_svfiprintf_r+0x1c6>
 8008ecc:	2300      	movs	r3, #0
 8008ece:	f04f 32ff 	mov.w	r2, #4294967295
 8008ed2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008ed6:	f10a 0a01 	add.w	sl, sl, #1
 8008eda:	9304      	str	r3, [sp, #16]
 8008edc:	9307      	str	r3, [sp, #28]
 8008ede:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008ee2:	931a      	str	r3, [sp, #104]	@ 0x68
 8008ee4:	4654      	mov	r4, sl
 8008ee6:	2205      	movs	r2, #5
 8008ee8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008eec:	484e      	ldr	r0, [pc, #312]	@ (8009028 <_svfiprintf_r+0x1e4>)
 8008eee:	f7f7 f97f 	bl	80001f0 <memchr>
 8008ef2:	9a04      	ldr	r2, [sp, #16]
 8008ef4:	b9d8      	cbnz	r0, 8008f2e <_svfiprintf_r+0xea>
 8008ef6:	06d0      	lsls	r0, r2, #27
 8008ef8:	bf44      	itt	mi
 8008efa:	2320      	movmi	r3, #32
 8008efc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008f00:	0711      	lsls	r1, r2, #28
 8008f02:	bf44      	itt	mi
 8008f04:	232b      	movmi	r3, #43	@ 0x2b
 8008f06:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008f0a:	f89a 3000 	ldrb.w	r3, [sl]
 8008f0e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008f10:	d015      	beq.n	8008f3e <_svfiprintf_r+0xfa>
 8008f12:	9a07      	ldr	r2, [sp, #28]
 8008f14:	4654      	mov	r4, sl
 8008f16:	2000      	movs	r0, #0
 8008f18:	f04f 0c0a 	mov.w	ip, #10
 8008f1c:	4621      	mov	r1, r4
 8008f1e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008f22:	3b30      	subs	r3, #48	@ 0x30
 8008f24:	2b09      	cmp	r3, #9
 8008f26:	d94b      	bls.n	8008fc0 <_svfiprintf_r+0x17c>
 8008f28:	b1b0      	cbz	r0, 8008f58 <_svfiprintf_r+0x114>
 8008f2a:	9207      	str	r2, [sp, #28]
 8008f2c:	e014      	b.n	8008f58 <_svfiprintf_r+0x114>
 8008f2e:	eba0 0308 	sub.w	r3, r0, r8
 8008f32:	fa09 f303 	lsl.w	r3, r9, r3
 8008f36:	4313      	orrs	r3, r2
 8008f38:	9304      	str	r3, [sp, #16]
 8008f3a:	46a2      	mov	sl, r4
 8008f3c:	e7d2      	b.n	8008ee4 <_svfiprintf_r+0xa0>
 8008f3e:	9b03      	ldr	r3, [sp, #12]
 8008f40:	1d19      	adds	r1, r3, #4
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	9103      	str	r1, [sp, #12]
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	bfbb      	ittet	lt
 8008f4a:	425b      	neglt	r3, r3
 8008f4c:	f042 0202 	orrlt.w	r2, r2, #2
 8008f50:	9307      	strge	r3, [sp, #28]
 8008f52:	9307      	strlt	r3, [sp, #28]
 8008f54:	bfb8      	it	lt
 8008f56:	9204      	strlt	r2, [sp, #16]
 8008f58:	7823      	ldrb	r3, [r4, #0]
 8008f5a:	2b2e      	cmp	r3, #46	@ 0x2e
 8008f5c:	d10a      	bne.n	8008f74 <_svfiprintf_r+0x130>
 8008f5e:	7863      	ldrb	r3, [r4, #1]
 8008f60:	2b2a      	cmp	r3, #42	@ 0x2a
 8008f62:	d132      	bne.n	8008fca <_svfiprintf_r+0x186>
 8008f64:	9b03      	ldr	r3, [sp, #12]
 8008f66:	1d1a      	adds	r2, r3, #4
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	9203      	str	r2, [sp, #12]
 8008f6c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008f70:	3402      	adds	r4, #2
 8008f72:	9305      	str	r3, [sp, #20]
 8008f74:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009038 <_svfiprintf_r+0x1f4>
 8008f78:	7821      	ldrb	r1, [r4, #0]
 8008f7a:	2203      	movs	r2, #3
 8008f7c:	4650      	mov	r0, sl
 8008f7e:	f7f7 f937 	bl	80001f0 <memchr>
 8008f82:	b138      	cbz	r0, 8008f94 <_svfiprintf_r+0x150>
 8008f84:	9b04      	ldr	r3, [sp, #16]
 8008f86:	eba0 000a 	sub.w	r0, r0, sl
 8008f8a:	2240      	movs	r2, #64	@ 0x40
 8008f8c:	4082      	lsls	r2, r0
 8008f8e:	4313      	orrs	r3, r2
 8008f90:	3401      	adds	r4, #1
 8008f92:	9304      	str	r3, [sp, #16]
 8008f94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f98:	4824      	ldr	r0, [pc, #144]	@ (800902c <_svfiprintf_r+0x1e8>)
 8008f9a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008f9e:	2206      	movs	r2, #6
 8008fa0:	f7f7 f926 	bl	80001f0 <memchr>
 8008fa4:	2800      	cmp	r0, #0
 8008fa6:	d036      	beq.n	8009016 <_svfiprintf_r+0x1d2>
 8008fa8:	4b21      	ldr	r3, [pc, #132]	@ (8009030 <_svfiprintf_r+0x1ec>)
 8008faa:	bb1b      	cbnz	r3, 8008ff4 <_svfiprintf_r+0x1b0>
 8008fac:	9b03      	ldr	r3, [sp, #12]
 8008fae:	3307      	adds	r3, #7
 8008fb0:	f023 0307 	bic.w	r3, r3, #7
 8008fb4:	3308      	adds	r3, #8
 8008fb6:	9303      	str	r3, [sp, #12]
 8008fb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008fba:	4433      	add	r3, r6
 8008fbc:	9309      	str	r3, [sp, #36]	@ 0x24
 8008fbe:	e76a      	b.n	8008e96 <_svfiprintf_r+0x52>
 8008fc0:	fb0c 3202 	mla	r2, ip, r2, r3
 8008fc4:	460c      	mov	r4, r1
 8008fc6:	2001      	movs	r0, #1
 8008fc8:	e7a8      	b.n	8008f1c <_svfiprintf_r+0xd8>
 8008fca:	2300      	movs	r3, #0
 8008fcc:	3401      	adds	r4, #1
 8008fce:	9305      	str	r3, [sp, #20]
 8008fd0:	4619      	mov	r1, r3
 8008fd2:	f04f 0c0a 	mov.w	ip, #10
 8008fd6:	4620      	mov	r0, r4
 8008fd8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008fdc:	3a30      	subs	r2, #48	@ 0x30
 8008fde:	2a09      	cmp	r2, #9
 8008fe0:	d903      	bls.n	8008fea <_svfiprintf_r+0x1a6>
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d0c6      	beq.n	8008f74 <_svfiprintf_r+0x130>
 8008fe6:	9105      	str	r1, [sp, #20]
 8008fe8:	e7c4      	b.n	8008f74 <_svfiprintf_r+0x130>
 8008fea:	fb0c 2101 	mla	r1, ip, r1, r2
 8008fee:	4604      	mov	r4, r0
 8008ff0:	2301      	movs	r3, #1
 8008ff2:	e7f0      	b.n	8008fd6 <_svfiprintf_r+0x192>
 8008ff4:	ab03      	add	r3, sp, #12
 8008ff6:	9300      	str	r3, [sp, #0]
 8008ff8:	462a      	mov	r2, r5
 8008ffa:	4b0e      	ldr	r3, [pc, #56]	@ (8009034 <_svfiprintf_r+0x1f0>)
 8008ffc:	a904      	add	r1, sp, #16
 8008ffe:	4638      	mov	r0, r7
 8009000:	f3af 8000 	nop.w
 8009004:	1c42      	adds	r2, r0, #1
 8009006:	4606      	mov	r6, r0
 8009008:	d1d6      	bne.n	8008fb8 <_svfiprintf_r+0x174>
 800900a:	89ab      	ldrh	r3, [r5, #12]
 800900c:	065b      	lsls	r3, r3, #25
 800900e:	f53f af2d 	bmi.w	8008e6c <_svfiprintf_r+0x28>
 8009012:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009014:	e72c      	b.n	8008e70 <_svfiprintf_r+0x2c>
 8009016:	ab03      	add	r3, sp, #12
 8009018:	9300      	str	r3, [sp, #0]
 800901a:	462a      	mov	r2, r5
 800901c:	4b05      	ldr	r3, [pc, #20]	@ (8009034 <_svfiprintf_r+0x1f0>)
 800901e:	a904      	add	r1, sp, #16
 8009020:	4638      	mov	r0, r7
 8009022:	f000 f879 	bl	8009118 <_printf_i>
 8009026:	e7ed      	b.n	8009004 <_svfiprintf_r+0x1c0>
 8009028:	0800be00 	.word	0x0800be00
 800902c:	0800be0a 	.word	0x0800be0a
 8009030:	00000000 	.word	0x00000000
 8009034:	08008d8d 	.word	0x08008d8d
 8009038:	0800be06 	.word	0x0800be06

0800903c <_printf_common>:
 800903c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009040:	4616      	mov	r6, r2
 8009042:	4698      	mov	r8, r3
 8009044:	688a      	ldr	r2, [r1, #8]
 8009046:	690b      	ldr	r3, [r1, #16]
 8009048:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800904c:	4293      	cmp	r3, r2
 800904e:	bfb8      	it	lt
 8009050:	4613      	movlt	r3, r2
 8009052:	6033      	str	r3, [r6, #0]
 8009054:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009058:	4607      	mov	r7, r0
 800905a:	460c      	mov	r4, r1
 800905c:	b10a      	cbz	r2, 8009062 <_printf_common+0x26>
 800905e:	3301      	adds	r3, #1
 8009060:	6033      	str	r3, [r6, #0]
 8009062:	6823      	ldr	r3, [r4, #0]
 8009064:	0699      	lsls	r1, r3, #26
 8009066:	bf42      	ittt	mi
 8009068:	6833      	ldrmi	r3, [r6, #0]
 800906a:	3302      	addmi	r3, #2
 800906c:	6033      	strmi	r3, [r6, #0]
 800906e:	6825      	ldr	r5, [r4, #0]
 8009070:	f015 0506 	ands.w	r5, r5, #6
 8009074:	d106      	bne.n	8009084 <_printf_common+0x48>
 8009076:	f104 0a19 	add.w	sl, r4, #25
 800907a:	68e3      	ldr	r3, [r4, #12]
 800907c:	6832      	ldr	r2, [r6, #0]
 800907e:	1a9b      	subs	r3, r3, r2
 8009080:	42ab      	cmp	r3, r5
 8009082:	dc26      	bgt.n	80090d2 <_printf_common+0x96>
 8009084:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009088:	6822      	ldr	r2, [r4, #0]
 800908a:	3b00      	subs	r3, #0
 800908c:	bf18      	it	ne
 800908e:	2301      	movne	r3, #1
 8009090:	0692      	lsls	r2, r2, #26
 8009092:	d42b      	bmi.n	80090ec <_printf_common+0xb0>
 8009094:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009098:	4641      	mov	r1, r8
 800909a:	4638      	mov	r0, r7
 800909c:	47c8      	blx	r9
 800909e:	3001      	adds	r0, #1
 80090a0:	d01e      	beq.n	80090e0 <_printf_common+0xa4>
 80090a2:	6823      	ldr	r3, [r4, #0]
 80090a4:	6922      	ldr	r2, [r4, #16]
 80090a6:	f003 0306 	and.w	r3, r3, #6
 80090aa:	2b04      	cmp	r3, #4
 80090ac:	bf02      	ittt	eq
 80090ae:	68e5      	ldreq	r5, [r4, #12]
 80090b0:	6833      	ldreq	r3, [r6, #0]
 80090b2:	1aed      	subeq	r5, r5, r3
 80090b4:	68a3      	ldr	r3, [r4, #8]
 80090b6:	bf0c      	ite	eq
 80090b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80090bc:	2500      	movne	r5, #0
 80090be:	4293      	cmp	r3, r2
 80090c0:	bfc4      	itt	gt
 80090c2:	1a9b      	subgt	r3, r3, r2
 80090c4:	18ed      	addgt	r5, r5, r3
 80090c6:	2600      	movs	r6, #0
 80090c8:	341a      	adds	r4, #26
 80090ca:	42b5      	cmp	r5, r6
 80090cc:	d11a      	bne.n	8009104 <_printf_common+0xc8>
 80090ce:	2000      	movs	r0, #0
 80090d0:	e008      	b.n	80090e4 <_printf_common+0xa8>
 80090d2:	2301      	movs	r3, #1
 80090d4:	4652      	mov	r2, sl
 80090d6:	4641      	mov	r1, r8
 80090d8:	4638      	mov	r0, r7
 80090da:	47c8      	blx	r9
 80090dc:	3001      	adds	r0, #1
 80090de:	d103      	bne.n	80090e8 <_printf_common+0xac>
 80090e0:	f04f 30ff 	mov.w	r0, #4294967295
 80090e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090e8:	3501      	adds	r5, #1
 80090ea:	e7c6      	b.n	800907a <_printf_common+0x3e>
 80090ec:	18e1      	adds	r1, r4, r3
 80090ee:	1c5a      	adds	r2, r3, #1
 80090f0:	2030      	movs	r0, #48	@ 0x30
 80090f2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80090f6:	4422      	add	r2, r4
 80090f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80090fc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009100:	3302      	adds	r3, #2
 8009102:	e7c7      	b.n	8009094 <_printf_common+0x58>
 8009104:	2301      	movs	r3, #1
 8009106:	4622      	mov	r2, r4
 8009108:	4641      	mov	r1, r8
 800910a:	4638      	mov	r0, r7
 800910c:	47c8      	blx	r9
 800910e:	3001      	adds	r0, #1
 8009110:	d0e6      	beq.n	80090e0 <_printf_common+0xa4>
 8009112:	3601      	adds	r6, #1
 8009114:	e7d9      	b.n	80090ca <_printf_common+0x8e>
	...

08009118 <_printf_i>:
 8009118:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800911c:	7e0f      	ldrb	r7, [r1, #24]
 800911e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009120:	2f78      	cmp	r7, #120	@ 0x78
 8009122:	4691      	mov	r9, r2
 8009124:	4680      	mov	r8, r0
 8009126:	460c      	mov	r4, r1
 8009128:	469a      	mov	sl, r3
 800912a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800912e:	d807      	bhi.n	8009140 <_printf_i+0x28>
 8009130:	2f62      	cmp	r7, #98	@ 0x62
 8009132:	d80a      	bhi.n	800914a <_printf_i+0x32>
 8009134:	2f00      	cmp	r7, #0
 8009136:	f000 80d1 	beq.w	80092dc <_printf_i+0x1c4>
 800913a:	2f58      	cmp	r7, #88	@ 0x58
 800913c:	f000 80b8 	beq.w	80092b0 <_printf_i+0x198>
 8009140:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009144:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009148:	e03a      	b.n	80091c0 <_printf_i+0xa8>
 800914a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800914e:	2b15      	cmp	r3, #21
 8009150:	d8f6      	bhi.n	8009140 <_printf_i+0x28>
 8009152:	a101      	add	r1, pc, #4	@ (adr r1, 8009158 <_printf_i+0x40>)
 8009154:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009158:	080091b1 	.word	0x080091b1
 800915c:	080091c5 	.word	0x080091c5
 8009160:	08009141 	.word	0x08009141
 8009164:	08009141 	.word	0x08009141
 8009168:	08009141 	.word	0x08009141
 800916c:	08009141 	.word	0x08009141
 8009170:	080091c5 	.word	0x080091c5
 8009174:	08009141 	.word	0x08009141
 8009178:	08009141 	.word	0x08009141
 800917c:	08009141 	.word	0x08009141
 8009180:	08009141 	.word	0x08009141
 8009184:	080092c3 	.word	0x080092c3
 8009188:	080091ef 	.word	0x080091ef
 800918c:	0800927d 	.word	0x0800927d
 8009190:	08009141 	.word	0x08009141
 8009194:	08009141 	.word	0x08009141
 8009198:	080092e5 	.word	0x080092e5
 800919c:	08009141 	.word	0x08009141
 80091a0:	080091ef 	.word	0x080091ef
 80091a4:	08009141 	.word	0x08009141
 80091a8:	08009141 	.word	0x08009141
 80091ac:	08009285 	.word	0x08009285
 80091b0:	6833      	ldr	r3, [r6, #0]
 80091b2:	1d1a      	adds	r2, r3, #4
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	6032      	str	r2, [r6, #0]
 80091b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80091bc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80091c0:	2301      	movs	r3, #1
 80091c2:	e09c      	b.n	80092fe <_printf_i+0x1e6>
 80091c4:	6833      	ldr	r3, [r6, #0]
 80091c6:	6820      	ldr	r0, [r4, #0]
 80091c8:	1d19      	adds	r1, r3, #4
 80091ca:	6031      	str	r1, [r6, #0]
 80091cc:	0606      	lsls	r6, r0, #24
 80091ce:	d501      	bpl.n	80091d4 <_printf_i+0xbc>
 80091d0:	681d      	ldr	r5, [r3, #0]
 80091d2:	e003      	b.n	80091dc <_printf_i+0xc4>
 80091d4:	0645      	lsls	r5, r0, #25
 80091d6:	d5fb      	bpl.n	80091d0 <_printf_i+0xb8>
 80091d8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80091dc:	2d00      	cmp	r5, #0
 80091de:	da03      	bge.n	80091e8 <_printf_i+0xd0>
 80091e0:	232d      	movs	r3, #45	@ 0x2d
 80091e2:	426d      	negs	r5, r5
 80091e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80091e8:	4858      	ldr	r0, [pc, #352]	@ (800934c <_printf_i+0x234>)
 80091ea:	230a      	movs	r3, #10
 80091ec:	e011      	b.n	8009212 <_printf_i+0xfa>
 80091ee:	6821      	ldr	r1, [r4, #0]
 80091f0:	6833      	ldr	r3, [r6, #0]
 80091f2:	0608      	lsls	r0, r1, #24
 80091f4:	f853 5b04 	ldr.w	r5, [r3], #4
 80091f8:	d402      	bmi.n	8009200 <_printf_i+0xe8>
 80091fa:	0649      	lsls	r1, r1, #25
 80091fc:	bf48      	it	mi
 80091fe:	b2ad      	uxthmi	r5, r5
 8009200:	2f6f      	cmp	r7, #111	@ 0x6f
 8009202:	4852      	ldr	r0, [pc, #328]	@ (800934c <_printf_i+0x234>)
 8009204:	6033      	str	r3, [r6, #0]
 8009206:	bf14      	ite	ne
 8009208:	230a      	movne	r3, #10
 800920a:	2308      	moveq	r3, #8
 800920c:	2100      	movs	r1, #0
 800920e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009212:	6866      	ldr	r6, [r4, #4]
 8009214:	60a6      	str	r6, [r4, #8]
 8009216:	2e00      	cmp	r6, #0
 8009218:	db05      	blt.n	8009226 <_printf_i+0x10e>
 800921a:	6821      	ldr	r1, [r4, #0]
 800921c:	432e      	orrs	r6, r5
 800921e:	f021 0104 	bic.w	r1, r1, #4
 8009222:	6021      	str	r1, [r4, #0]
 8009224:	d04b      	beq.n	80092be <_printf_i+0x1a6>
 8009226:	4616      	mov	r6, r2
 8009228:	fbb5 f1f3 	udiv	r1, r5, r3
 800922c:	fb03 5711 	mls	r7, r3, r1, r5
 8009230:	5dc7      	ldrb	r7, [r0, r7]
 8009232:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009236:	462f      	mov	r7, r5
 8009238:	42bb      	cmp	r3, r7
 800923a:	460d      	mov	r5, r1
 800923c:	d9f4      	bls.n	8009228 <_printf_i+0x110>
 800923e:	2b08      	cmp	r3, #8
 8009240:	d10b      	bne.n	800925a <_printf_i+0x142>
 8009242:	6823      	ldr	r3, [r4, #0]
 8009244:	07df      	lsls	r7, r3, #31
 8009246:	d508      	bpl.n	800925a <_printf_i+0x142>
 8009248:	6923      	ldr	r3, [r4, #16]
 800924a:	6861      	ldr	r1, [r4, #4]
 800924c:	4299      	cmp	r1, r3
 800924e:	bfde      	ittt	le
 8009250:	2330      	movle	r3, #48	@ 0x30
 8009252:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009256:	f106 36ff 	addle.w	r6, r6, #4294967295
 800925a:	1b92      	subs	r2, r2, r6
 800925c:	6122      	str	r2, [r4, #16]
 800925e:	f8cd a000 	str.w	sl, [sp]
 8009262:	464b      	mov	r3, r9
 8009264:	aa03      	add	r2, sp, #12
 8009266:	4621      	mov	r1, r4
 8009268:	4640      	mov	r0, r8
 800926a:	f7ff fee7 	bl	800903c <_printf_common>
 800926e:	3001      	adds	r0, #1
 8009270:	d14a      	bne.n	8009308 <_printf_i+0x1f0>
 8009272:	f04f 30ff 	mov.w	r0, #4294967295
 8009276:	b004      	add	sp, #16
 8009278:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800927c:	6823      	ldr	r3, [r4, #0]
 800927e:	f043 0320 	orr.w	r3, r3, #32
 8009282:	6023      	str	r3, [r4, #0]
 8009284:	4832      	ldr	r0, [pc, #200]	@ (8009350 <_printf_i+0x238>)
 8009286:	2778      	movs	r7, #120	@ 0x78
 8009288:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800928c:	6823      	ldr	r3, [r4, #0]
 800928e:	6831      	ldr	r1, [r6, #0]
 8009290:	061f      	lsls	r7, r3, #24
 8009292:	f851 5b04 	ldr.w	r5, [r1], #4
 8009296:	d402      	bmi.n	800929e <_printf_i+0x186>
 8009298:	065f      	lsls	r7, r3, #25
 800929a:	bf48      	it	mi
 800929c:	b2ad      	uxthmi	r5, r5
 800929e:	6031      	str	r1, [r6, #0]
 80092a0:	07d9      	lsls	r1, r3, #31
 80092a2:	bf44      	itt	mi
 80092a4:	f043 0320 	orrmi.w	r3, r3, #32
 80092a8:	6023      	strmi	r3, [r4, #0]
 80092aa:	b11d      	cbz	r5, 80092b4 <_printf_i+0x19c>
 80092ac:	2310      	movs	r3, #16
 80092ae:	e7ad      	b.n	800920c <_printf_i+0xf4>
 80092b0:	4826      	ldr	r0, [pc, #152]	@ (800934c <_printf_i+0x234>)
 80092b2:	e7e9      	b.n	8009288 <_printf_i+0x170>
 80092b4:	6823      	ldr	r3, [r4, #0]
 80092b6:	f023 0320 	bic.w	r3, r3, #32
 80092ba:	6023      	str	r3, [r4, #0]
 80092bc:	e7f6      	b.n	80092ac <_printf_i+0x194>
 80092be:	4616      	mov	r6, r2
 80092c0:	e7bd      	b.n	800923e <_printf_i+0x126>
 80092c2:	6833      	ldr	r3, [r6, #0]
 80092c4:	6825      	ldr	r5, [r4, #0]
 80092c6:	6961      	ldr	r1, [r4, #20]
 80092c8:	1d18      	adds	r0, r3, #4
 80092ca:	6030      	str	r0, [r6, #0]
 80092cc:	062e      	lsls	r6, r5, #24
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	d501      	bpl.n	80092d6 <_printf_i+0x1be>
 80092d2:	6019      	str	r1, [r3, #0]
 80092d4:	e002      	b.n	80092dc <_printf_i+0x1c4>
 80092d6:	0668      	lsls	r0, r5, #25
 80092d8:	d5fb      	bpl.n	80092d2 <_printf_i+0x1ba>
 80092da:	8019      	strh	r1, [r3, #0]
 80092dc:	2300      	movs	r3, #0
 80092de:	6123      	str	r3, [r4, #16]
 80092e0:	4616      	mov	r6, r2
 80092e2:	e7bc      	b.n	800925e <_printf_i+0x146>
 80092e4:	6833      	ldr	r3, [r6, #0]
 80092e6:	1d1a      	adds	r2, r3, #4
 80092e8:	6032      	str	r2, [r6, #0]
 80092ea:	681e      	ldr	r6, [r3, #0]
 80092ec:	6862      	ldr	r2, [r4, #4]
 80092ee:	2100      	movs	r1, #0
 80092f0:	4630      	mov	r0, r6
 80092f2:	f7f6 ff7d 	bl	80001f0 <memchr>
 80092f6:	b108      	cbz	r0, 80092fc <_printf_i+0x1e4>
 80092f8:	1b80      	subs	r0, r0, r6
 80092fa:	6060      	str	r0, [r4, #4]
 80092fc:	6863      	ldr	r3, [r4, #4]
 80092fe:	6123      	str	r3, [r4, #16]
 8009300:	2300      	movs	r3, #0
 8009302:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009306:	e7aa      	b.n	800925e <_printf_i+0x146>
 8009308:	6923      	ldr	r3, [r4, #16]
 800930a:	4632      	mov	r2, r6
 800930c:	4649      	mov	r1, r9
 800930e:	4640      	mov	r0, r8
 8009310:	47d0      	blx	sl
 8009312:	3001      	adds	r0, #1
 8009314:	d0ad      	beq.n	8009272 <_printf_i+0x15a>
 8009316:	6823      	ldr	r3, [r4, #0]
 8009318:	079b      	lsls	r3, r3, #30
 800931a:	d413      	bmi.n	8009344 <_printf_i+0x22c>
 800931c:	68e0      	ldr	r0, [r4, #12]
 800931e:	9b03      	ldr	r3, [sp, #12]
 8009320:	4298      	cmp	r0, r3
 8009322:	bfb8      	it	lt
 8009324:	4618      	movlt	r0, r3
 8009326:	e7a6      	b.n	8009276 <_printf_i+0x15e>
 8009328:	2301      	movs	r3, #1
 800932a:	4632      	mov	r2, r6
 800932c:	4649      	mov	r1, r9
 800932e:	4640      	mov	r0, r8
 8009330:	47d0      	blx	sl
 8009332:	3001      	adds	r0, #1
 8009334:	d09d      	beq.n	8009272 <_printf_i+0x15a>
 8009336:	3501      	adds	r5, #1
 8009338:	68e3      	ldr	r3, [r4, #12]
 800933a:	9903      	ldr	r1, [sp, #12]
 800933c:	1a5b      	subs	r3, r3, r1
 800933e:	42ab      	cmp	r3, r5
 8009340:	dcf2      	bgt.n	8009328 <_printf_i+0x210>
 8009342:	e7eb      	b.n	800931c <_printf_i+0x204>
 8009344:	2500      	movs	r5, #0
 8009346:	f104 0619 	add.w	r6, r4, #25
 800934a:	e7f5      	b.n	8009338 <_printf_i+0x220>
 800934c:	0800be11 	.word	0x0800be11
 8009350:	0800be22 	.word	0x0800be22

08009354 <memmove>:
 8009354:	4288      	cmp	r0, r1
 8009356:	b510      	push	{r4, lr}
 8009358:	eb01 0402 	add.w	r4, r1, r2
 800935c:	d902      	bls.n	8009364 <memmove+0x10>
 800935e:	4284      	cmp	r4, r0
 8009360:	4623      	mov	r3, r4
 8009362:	d807      	bhi.n	8009374 <memmove+0x20>
 8009364:	1e43      	subs	r3, r0, #1
 8009366:	42a1      	cmp	r1, r4
 8009368:	d008      	beq.n	800937c <memmove+0x28>
 800936a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800936e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009372:	e7f8      	b.n	8009366 <memmove+0x12>
 8009374:	4402      	add	r2, r0
 8009376:	4601      	mov	r1, r0
 8009378:	428a      	cmp	r2, r1
 800937a:	d100      	bne.n	800937e <memmove+0x2a>
 800937c:	bd10      	pop	{r4, pc}
 800937e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009382:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009386:	e7f7      	b.n	8009378 <memmove+0x24>

08009388 <_sbrk_r>:
 8009388:	b538      	push	{r3, r4, r5, lr}
 800938a:	4d06      	ldr	r5, [pc, #24]	@ (80093a4 <_sbrk_r+0x1c>)
 800938c:	2300      	movs	r3, #0
 800938e:	4604      	mov	r4, r0
 8009390:	4608      	mov	r0, r1
 8009392:	602b      	str	r3, [r5, #0]
 8009394:	f7f8 f9fc 	bl	8001790 <_sbrk>
 8009398:	1c43      	adds	r3, r0, #1
 800939a:	d102      	bne.n	80093a2 <_sbrk_r+0x1a>
 800939c:	682b      	ldr	r3, [r5, #0]
 800939e:	b103      	cbz	r3, 80093a2 <_sbrk_r+0x1a>
 80093a0:	6023      	str	r3, [r4, #0]
 80093a2:	bd38      	pop	{r3, r4, r5, pc}
 80093a4:	200046c8 	.word	0x200046c8

080093a8 <_realloc_r>:
 80093a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093ac:	4607      	mov	r7, r0
 80093ae:	4614      	mov	r4, r2
 80093b0:	460d      	mov	r5, r1
 80093b2:	b921      	cbnz	r1, 80093be <_realloc_r+0x16>
 80093b4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80093b8:	4611      	mov	r1, r2
 80093ba:	f7ff bc5b 	b.w	8008c74 <_malloc_r>
 80093be:	b92a      	cbnz	r2, 80093cc <_realloc_r+0x24>
 80093c0:	f7ff fbec 	bl	8008b9c <_free_r>
 80093c4:	4625      	mov	r5, r4
 80093c6:	4628      	mov	r0, r5
 80093c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80093cc:	f000 f81a 	bl	8009404 <_malloc_usable_size_r>
 80093d0:	4284      	cmp	r4, r0
 80093d2:	4606      	mov	r6, r0
 80093d4:	d802      	bhi.n	80093dc <_realloc_r+0x34>
 80093d6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80093da:	d8f4      	bhi.n	80093c6 <_realloc_r+0x1e>
 80093dc:	4621      	mov	r1, r4
 80093de:	4638      	mov	r0, r7
 80093e0:	f7ff fc48 	bl	8008c74 <_malloc_r>
 80093e4:	4680      	mov	r8, r0
 80093e6:	b908      	cbnz	r0, 80093ec <_realloc_r+0x44>
 80093e8:	4645      	mov	r5, r8
 80093ea:	e7ec      	b.n	80093c6 <_realloc_r+0x1e>
 80093ec:	42b4      	cmp	r4, r6
 80093ee:	4622      	mov	r2, r4
 80093f0:	4629      	mov	r1, r5
 80093f2:	bf28      	it	cs
 80093f4:	4632      	movcs	r2, r6
 80093f6:	f7ff fbc3 	bl	8008b80 <memcpy>
 80093fa:	4629      	mov	r1, r5
 80093fc:	4638      	mov	r0, r7
 80093fe:	f7ff fbcd 	bl	8008b9c <_free_r>
 8009402:	e7f1      	b.n	80093e8 <_realloc_r+0x40>

08009404 <_malloc_usable_size_r>:
 8009404:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009408:	1f18      	subs	r0, r3, #4
 800940a:	2b00      	cmp	r3, #0
 800940c:	bfbc      	itt	lt
 800940e:	580b      	ldrlt	r3, [r1, r0]
 8009410:	18c0      	addlt	r0, r0, r3
 8009412:	4770      	bx	lr

08009414 <_init>:
 8009414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009416:	bf00      	nop
 8009418:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800941a:	bc08      	pop	{r3}
 800941c:	469e      	mov	lr, r3
 800941e:	4770      	bx	lr

08009420 <_fini>:
 8009420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009422:	bf00      	nop
 8009424:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009426:	bc08      	pop	{r3}
 8009428:	469e      	mov	lr, r3
 800942a:	4770      	bx	lr
