Warning: No PCF file specified; IO pins will be placed automatically

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      748 LCs used as LUT4 only
Info:       31 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:       35 LCs used as DFF only
Info: Packing carries..
Info:        0 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:        0 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting clk$SB_IO_IN (fanout 66)
Info: promoting rst_n_SB_LUT4_I3_O [reset] (fanout 66)
Info: promoting done_SB_DFFR_Q_D [cen] (fanout 32)
Info: promoting start$SB_IO_IN [cen] (fanout 32)
Info: Constraining chains...
Info:        0 LCs used to legalise carry chains.
Info: Checksum: 0x845d8005

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0xb923b5a1

Info: Device utilisation:
Info: 	         ICESTORM_LC:   816/ 7680    10%
Info: 	        ICESTORM_RAM:     0/   32     0%
Info: 	               SB_IO:    68/  256    26%
Info: 	               SB_GB:     4/    8    50%
Info: 	        ICESTORM_PLL:     0/    2     0%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 0 cells based on constraints.
Info: Creating initial analytic placement for 790 cells, random placement wirelen = 27491.
Info:     at initial placer iter 0, wirelen = 1813
Info:     at initial placer iter 1, wirelen = 1691
Info:     at initial placer iter 2, wirelen = 1701
Info:     at initial placer iter 3, wirelen = 1657
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 1705, spread = 4181, legal = 4319; time = 0.02s
Info:     at iteration #2, type ALL: wirelen solved = 1709, spread = 4068, legal = 4172; time = 0.02s
Info:     at iteration #3, type ALL: wirelen solved = 1738, spread = 4232, legal = 4278; time = 0.02s
Info:     at iteration #4, type ALL: wirelen solved = 1868, spread = 3989, legal = 4034; time = 0.02s
Info:     at iteration #5, type ALL: wirelen solved = 1860, spread = 4007, legal = 4047; time = 0.02s
Info:     at iteration #6, type ALL: wirelen solved = 1880, spread = 3893, legal = 3923; time = 0.02s
Info:     at iteration #7, type ALL: wirelen solved = 1964, spread = 3857, legal = 3922; time = 0.02s
Info:     at iteration #8, type ALL: wirelen solved = 1994, spread = 3788, legal = 3834; time = 0.02s
Info:     at iteration #9, type ALL: wirelen solved = 2004, spread = 3716, legal = 3763; time = 0.02s
Info:     at iteration #10, type ALL: wirelen solved = 2045, spread = 3577, legal = 3654; time = 0.02s
Info:     at iteration #11, type ALL: wirelen solved = 2084, spread = 3558, legal = 3624; time = 0.02s
Info:     at iteration #12, type ALL: wirelen solved = 2156, spread = 3455, legal = 3539; time = 0.02s
Info:     at iteration #13, type ALL: wirelen solved = 2105, spread = 3448, legal = 3561; time = 0.02s
Info:     at iteration #14, type ALL: wirelen solved = 2146, spread = 3446, legal = 3560; time = 0.02s
Info:     at iteration #15, type ALL: wirelen solved = 2174, spread = 3365, legal = 3484; time = 0.02s
Info:     at iteration #16, type ALL: wirelen solved = 2352, spread = 3313, legal = 3449; time = 0.02s
Info:     at iteration #17, type ALL: wirelen solved = 2391, spread = 3286, legal = 3457; time = 0.02s
Info:     at iteration #18, type ALL: wirelen solved = 2345, spread = 3276, legal = 3392; time = 0.02s
Info:     at iteration #19, type ALL: wirelen solved = 2381, spread = 3247, legal = 3405; time = 0.02s
Info:     at iteration #20, type ALL: wirelen solved = 2506, spread = 3351, legal = 3464; time = 0.02s
Info:     at iteration #21, type ALL: wirelen solved = 2480, spread = 3351, legal = 3476; time = 0.01s
Info:     at iteration #22, type ALL: wirelen solved = 2548, spread = 3216, legal = 3400; time = 0.02s
Info:     at iteration #23, type ALL: wirelen solved = 2520, spread = 3207, legal = 3352; time = 0.02s
Info:     at iteration #24, type ALL: wirelen solved = 2538, spread = 3272, legal = 3393; time = 0.02s
Info:     at iteration #25, type ALL: wirelen solved = 2596, spread = 3181, legal = 3260; time = 0.02s
Info:     at iteration #26, type ALL: wirelen solved = 2500, spread = 3292, legal = 3442; time = 0.02s
Info:     at iteration #27, type ALL: wirelen solved = 2591, spread = 3166, legal = 3230; time = 0.02s
Info: HeAP Placer Time: 0.69s
Info:   of which solving equations: 0.40s
Info:   of which spreading cells: 0.06s
Info:   of which strict legalisation: 0.02s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 801, wirelen = 3230
Info:   at iteration #5: temp = 0.000000, timing cost = 631, wirelen = 2528
Info:   at iteration #10: temp = 0.000000, timing cost = 602, wirelen = 2417
Info:   at iteration #15: temp = 0.000000, timing cost = 578, wirelen = 2363
Info:   at iteration #18: temp = 0.000000, timing cost = 569, wirelen = 2329 
Info: SA placement time 0.70s

Info: Max frequency for clock 'clk$SB_IO_IN_$glb_clk': 67.74 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                       -> posedge clk$SB_IO_IN_$glb_clk: 8.11 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> <async>                      : 3.65 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 68571,  69257) |***** 
Info: [ 69257,  69943) |**** 
Info: [ 69943,  70629) |**** 
Info: [ 70629,  71315) |**** 
Info: [ 71315,  72001) |************* 
Info: [ 72001,  72687) |************************* 
Info: [ 72687,  73373) |******* 
Info: [ 73373,  74059) |***** 
Info: [ 74059,  74745) |******** 
Info: [ 74745,  75431) |********************************** 
Info: [ 75431,  76117) |***************************** 
Info: [ 76117,  76803) |*********** 
Info: [ 76803,  77489) |****************** 
Info: [ 77489,  78175) |************************************************* 
Info: [ 78175,  78861) |******************** 
Info: [ 78861,  79547) |**************** 
Info: [ 79547,  80233) |************* 
Info: [ 80233,  80919) |************* 
Info: [ 80919,  81605) |********************************** 
Info: [ 81605,  82291) |************* 
Info: Checksum: 0xedfe3341

Info: Routing..
Info: Setting up routing queue.
Info: Routing 2798 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       66        933 |   66   933 |      1945|       0.34       0.34|
Info:       2000 |      165       1812 |   99   879 |      1095|       0.15       0.49|
Info:       3000 |      428       2547 |  263   735 |       469|       0.14       0.63|
Info:       3663 |      565       3074 |  137   527 |         0|       0.18       0.82|
Info: Routing complete.
Info: Router1 time 0.82s
Info: Checksum: 0x27197214

Info: Critical path report for clock 'clk$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source raw_prod_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_DFFER_Q_DFFLC.O
Info:  1.7  2.2    Net raw_prod_SB_LUT4_O_20_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1] budget 9.966000 ns (10,10) -> (9,1)
Info:                Sink raw_prod_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  2.7  Source raw_prod_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_LC.O
Info:  0.9  3.6    Net raw_prod_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] budget 9.970000 ns (9,1) -> (7,1)
Info:                Sink raw_prod_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3  3.9  Source raw_prod_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_LC.O
Info:  0.6  4.5    Net raw_prod_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0] budget 9.970000 ns (7,1) -> (7,2)
Info:                Sink raw_prod_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I1_LC.I1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  4.9  Source raw_prod_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I1_LC.O
Info:  1.3  6.2    Net raw_prod_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0] budget 9.970000 ns (7,2) -> (9,3)
Info:                Sink raw_prod_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  6.5  Source raw_prod_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_LC.O
Info:  0.6  7.1    Net raw_prod_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1] budget 9.969000 ns (9,3) -> (9,4)
Info:                Sink raw_prod_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3  7.4  Source raw_prod_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_LC.O
Info:  0.6  8.0    Net raw_prod_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2] budget 9.969000 ns (9,4) -> (9,4)
Info:                Sink raw_prod_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_1_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  8.4  Source raw_prod_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_1_LC.O
Info:  1.3  9.7    Net raw_prod_SB_LUT4_O_6_I1_SB_LUT4_O_I1[1] budget 9.969000 ns (9,4) -> (7,6)
Info:                Sink raw_prod_SB_LUT4_O_6_I1_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4 10.1  Source raw_prod_SB_LUT4_O_6_I1_SB_LUT4_O_LC.O
Info:  1.3 11.3    Net raw_prod_SB_LUT4_O_6_I1[1] budget 9.969000 ns (7,6) -> (4,7)
Info:                Sink raw_prod_SB_LUT4_O_6_LC.I1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 11.6  Source raw_prod_SB_LUT4_O_6_LC.COUT
Info:  0.0 11.6    Net raw_prod_SB_LUT4_O_7_I1[3] budget 0.000000 ns (4,7) -> (4,7)
Info:                Sink raw_prod_SB_LUT4_O_7_LC.CIN
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1 11.7  Source raw_prod_SB_LUT4_O_7_LC.COUT
Info:  0.0 11.7    Net raw_prod_SB_LUT4_O_8_I1[3] budget 0.000000 ns (4,7) -> (4,7)
Info:                Sink raw_prod_SB_LUT4_O_8_LC.CIN
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1 11.9  Source raw_prod_SB_LUT4_O_8_LC.COUT
Info:  0.0 11.9    Net raw_prod_SB_LUT4_O_9_I1[3] budget 0.000000 ns (4,7) -> (4,7)
Info:                Sink raw_prod_SB_LUT4_O_9_LC.CIN
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1 12.0  Source raw_prod_SB_LUT4_O_9_LC.COUT
Info:  0.2 12.2    Net raw_prod_SB_LUT4_O_10_I1[3] budget 0.190000 ns (4,7) -> (4,8)
Info:                Sink raw_prod_SB_LUT4_O_10_LC.CIN
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1 12.3  Source raw_prod_SB_LUT4_O_10_LC.COUT
Info:  0.0 12.3    Net raw_prod_SB_LUT4_O_11_I1[3] budget 0.000000 ns (4,8) -> (4,8)
Info:                Sink raw_prod_SB_LUT4_O_11_LC.CIN
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1 12.4  Source raw_prod_SB_LUT4_O_11_LC.COUT
Info:  0.0 12.4    Net raw_prod_SB_LUT4_O_12_I1[3] budget 0.000000 ns (4,8) -> (4,8)
Info:                Sink raw_prod_SB_LUT4_O_12_LC.CIN
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1 12.6  Source raw_prod_SB_LUT4_O_12_LC.COUT
Info:  0.0 12.6    Net raw_prod_SB_LUT4_O_13_I1[3] budget 0.000000 ns (4,8) -> (4,8)
Info:                Sink raw_prod_SB_LUT4_O_13_LC.CIN
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1 12.7  Source raw_prod_SB_LUT4_O_13_LC.COUT
Info:  0.0 12.7    Net raw_prod_SB_LUT4_O_14_I1[3] budget 0.000000 ns (4,8) -> (4,8)
Info:                Sink raw_prod_SB_LUT4_O_14_LC.CIN
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1 12.8  Source raw_prod_SB_LUT4_O_14_LC.COUT
Info:  0.0 12.8    Net raw_prod_SB_LUT4_O_15_I1[3] budget 0.000000 ns (4,8) -> (4,8)
Info:                Sink raw_prod_SB_LUT4_O_15_LC.CIN
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1 12.9  Source raw_prod_SB_LUT4_O_15_LC.COUT
Info:  0.0 12.9    Net raw_prod_SB_LUT4_O_16_I1[3] budget 0.000000 ns (4,8) -> (4,8)
Info:                Sink raw_prod_SB_LUT4_O_16_LC.CIN
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1 13.1  Source raw_prod_SB_LUT4_O_16_LC.COUT
Info:  0.0 13.1    Net raw_prod_SB_LUT4_O_17_I1[3] budget 0.000000 ns (4,8) -> (4,8)
Info:                Sink raw_prod_SB_LUT4_O_17_LC.CIN
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1 13.2  Source raw_prod_SB_LUT4_O_17_LC.COUT
Info:  0.2 13.4    Net raw_prod_SB_LUT4_O_18_I1[3] budget 0.190000 ns (4,8) -> (4,9)
Info:                Sink raw_prod_SB_LUT4_O_18_LC.CIN
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1 13.5  Source raw_prod_SB_LUT4_O_18_LC.COUT
Info:  0.0 13.5    Net raw_prod_SB_LUT4_O_19_I1[3] budget 0.000000 ns (4,9) -> (4,9)
Info:                Sink raw_prod_SB_LUT4_O_19_LC.CIN
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1 13.6  Source raw_prod_SB_LUT4_O_19_LC.COUT
Info:  0.0 13.6    Net raw_prod_SB_LUT4_O_20_I1[3] budget 0.000000 ns (4,9) -> (4,9)
Info:                Sink raw_prod_SB_LUT4_O_20_LC.CIN
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1 13.8  Source raw_prod_SB_LUT4_O_20_LC.COUT
Info:  0.0 13.8    Net raw_prod_SB_LUT4_O_21_I1[3] budget 0.000000 ns (4,9) -> (4,9)
Info:                Sink raw_prod_SB_LUT4_O_21_LC.CIN
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1 13.9  Source raw_prod_SB_LUT4_O_21_LC.COUT
Info:  0.3 14.1    Net raw_prod_SB_LUT4_O_I1[3] budget 0.260000 ns (4,9) -> (4,9)
Info:                Sink raw_prod_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.3 14.5  Setup raw_prod_SB_LUT4_O_LC.I3
Info: 5.6 ns logic, 8.8 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source start$sb_io.D_IN_0
Info:  2.0  2.0    Net start$SB_IO_IN budget 27.413000 ns (29,0) -> (30,11)
Info:                Sink start_SB_LUT4_I2_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  2.4  Source start_SB_LUT4_I2_LC.O
Info:  1.4  3.8    Net done_SB_DFFR_Q_D budget 27.254000 ns (30,11) -> (33,16)
Info:                Sink $gbuf_done_SB_DFFR_Q_D_$glb_ce.USER_SIGNAL_TO_GLOBAL_BUFFER
Info:                Defined in:
Info:                  ../rtl/dsp.v:27.5-48.8
Info:                  /usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116
Info:                  /usr/local/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9
Info:  0.6  4.4  Source $gbuf_done_SB_DFFR_Q_D_$glb_ce.GLOBAL_BUFFER_OUTPUT
Info:  0.6  5.0    Net done_SB_DFFR_Q_D_$glb_ce budget 27.253000 ns (33,16) -> (4,9)
Info:                Sink raw_prod_SB_LUT4_O_LC.CEN
Info:  0.1  5.1  Setup raw_prod_SB_LUT4_O_LC.CEN
Info: 1.1 ns logic, 4.0 ns routing

Info: Critical path report for cross-domain path 'posedge clk$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source raw_prod_SB_LUT4_O_17_LC.O
Info:  3.1  3.7    Net product[26]$SB_IO_OUT budget 82.792999 ns (4,8) -> (33,10)
Info:                Sink product[26]$sb_io.D_OUT_0
Info:                Defined in:
Info:                  ../rtl/dsp.v:15.31-15.38
Info: 0.5 ns logic, 3.1 ns routing

Info: Max frequency for clock 'clk$SB_IO_IN_$glb_clk': 69.08 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                       -> posedge clk$SB_IO_IN_$glb_clk: 5.10 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> <async>                      : 3.66 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 68856,  69528) |**+
Info: [ 69528,  70200) |**+
Info: [ 70200,  70872) |*+
Info: [ 70872,  71544) |*+
Info: [ 71544,  72216) |*******+
Info: [ 72216,  72888) |***********+
Info: [ 72888,  73560) |****+
Info: [ 73560,  74232) |***+
Info: [ 74232,  74904) |****+
Info: [ 74904,  75576) |*+
Info: [ 75576,  76248) |*+
Info: [ 76248,  76920) |**+
Info: [ 76920,  77592) | 
Info: [ 77592,  78264) |*****************+
Info: [ 78264,  78936) |*+
Info: [ 78936,  79608) |*****************+
Info: [ 79608,  80280) |***+
Info: [ 80280,  80952) |************************************************************ 
Info: [ 80952,  81624) |*************** 
Info: [ 81624,  82296) |*********+
1 warning, 0 errors

Info: Program finished normally.
