============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.13 - v14.10-s027_1
  Generated on:           Oct 04 2023  10:46:09 am
  Module:                 recv_top
  Technology library:     NanGate_15nm_OCL revision 1.0
  Operating conditions:   worst_low (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

      Pin           Type      Fanout Load Slew Delay Arrival   
                                     (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------
(clock clk)        launch                                  0 R 
state_reg[3]/CLK                             0             0 R 
state_reg[3]/Q     DFFSNQ_X1       5  4.2    7   +16      16 F 
g9854/I                                           +0      16   
g9854/ZN           INV_X1          5  5.1    9    +8      24 R 
g9844/A1                                          +0      24   
g9844/ZN           NAND2_X1        4  3.4   10    +8      32 F 
g9809/A1                                          +0      32   
g9809/ZN           NOR2_X1        42 42.1  115   +64      96 R 
g9808/I                                           +0      96   
g9808/ZN           INV_X1          9  8.1   34   +26     122 F 
g9758/A2                                          +0     122   
g9758/ZN           NOR2_X1         1  1.0    8    +9     130 R 
g9682/A2                                          +0     130   
g9682/ZN           NOR4_X1         8  7.2   13   +10     140 F 
g9648/A2                                          +0     140   
g9648/ZN           OAI22_X1        1  0.6    8    +6     146 R 
lrc_reg[0]/D       DFFSNQ_X1                      +0     146   
lrc_reg[0]/CLK     setup                     0    +9     155 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)        capture                              1000 R 
---------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :     845ps 
Start-point  : state_reg[3]/CLK
End-point    : lrc_reg[0]/D
