@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\fft_core\hdl\fft_transformer.vhd":300:8:300:9|User-specified initial value defined for instance FFT_Transformer_0.dft_cnt[6:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\fft_core\hdl\fft_transformer.vhd":300:8:300:9|User-specified initial value defined for instance FFT_Transformer_0.bfly_cnt[6:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\fft_core\hdl\fft_transformer.vhd":300:8:300:9|User-specified initial value defined for instance FFT_Transformer_0.pipeln_cnt[1:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\fft_core\hdl\fft_transformer.vhd":254:8:254:9|User-specified initial value defined for instance FFT_Transformer_0.stage_cnt[2:0] is being ignored due to limitations in architecture. 
@W: FX107 :"c:\users\phoenix136\dropbox\fpga\microsemi\fft_core\hdl\twiddle_table.vhd":197:11:197:13|RAM mem[0:16] (in view: work.Twiddle_table(architecture_twiddle_table)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MT420 |Found inferred clock FFT_Transform_test_sd|PCLK with period 10.00ns. Please declare a user-defined clock on port PCLK.
