// Seed: 3866993066
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    output uwire id_2,
    input uwire id_3,
    input wor id_4
);
  assign module_1.id_23 = 0;
endmodule
module module_1 #(
    parameter id_0  = 32'd36,
    parameter id_27 = 32'd11
) (
    input tri _id_0,
    output wire id_1,
    output wire id_2,
    output supply1 id_3,
    output tri1 id_4,
    input tri id_5,
    output wand id_6,
    output supply0 id_7,
    output wand id_8,
    input tri1 id_9,
    output wor id_10,
    output wire id_11,
    output wire id_12,
    input tri0 id_13,
    input supply1 id_14,
    input supply1 id_15,
    input tri id_16,
    output logic id_17,
    input supply0 id_18,
    output uwire id_19,
    output uwire id_20,
    output uwire id_21,
    output wor id_22,
    input wor id_23,
    input uwire id_24
);
  logic id_26;
  logic _id_27;
  ;
  wire [id_27 : id_0] id_28;
  initial
    @* begin : LABEL_0
      id_17 <= -1;
    end
  module_0 modCall_1 (
      id_5,
      id_18,
      id_4,
      id_9,
      id_5
  );
endmodule
