# CA-lab
MIPS implementation with verilog in Computer Architecture Lab.

## Phases
- [âœ“] MIPS Simple Implemenation
- [ ] Hazard Detection
- [ ] Forwarding
- [ ] SRAM
- [ ] Cache
