{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.942154",
   "Default View_TopLeft":"-126,-93",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port S_AXI -pg 1 -lvl 0 -x 0 -y 110 -defaultsOSRD
preplace port M_AXI_HPC0_FPD -pg 1 -lvl 4 -x 1210 -y 50 -defaultsOSRD
preplace port M_AXI_HPC1_FPD -pg 1 -lvl 4 -x 1210 -y 80 -defaultsOSRD
preplace port M_AXI_HP0_FPD -pg 1 -lvl 4 -x 1210 -y 110 -defaultsOSRD
preplace port M_AXI_HP1_FPD -pg 1 -lvl 4 -x 1210 -y 140 -defaultsOSRD
preplace port M_AXI_HP2_FPD -pg 1 -lvl 4 -x 1210 -y 170 -defaultsOSRD
preplace port M_AXI_HP3_FPD -pg 1 -lvl 4 -x 1210 -y 200 -defaultsOSRD
preplace port M_AXI_LPD -pg 1 -lvl 4 -x 1210 -y 230 -defaultsOSRD
preplace port port-id_S_AXI_CLK -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace port port-id_S_AXI_RSTn -pg 1 -lvl 0 -x 0 -y 170 -defaultsOSRD
preplace port port-id_GHP_CLK_O -pg 1 -lvl 4 -x 1210 -y 260 -defaultsOSRD
preplace portBus INTR -pg 1 -lvl 4 -x 1210 -y 450 -defaultsOSRD
preplace inst hier_dpu_ghp -pg 1 -lvl 3 -x 970 -y 190 -defaultsOSRD
preplace inst hier_dpu_irq -pg 1 -lvl 3 -x 970 -y 450 -defaultsOSRD
preplace inst DPUCZDX8G -pg 1 -lvl 2 -x 540 -y 210 -defaultsOSRD
preplace inst hier_dpu_clk -pg 1 -lvl 1 -x 190 -y 580 -defaultsOSRD
preplace netloc DPUCZDX8G_dpu0_interrupt 1 2 1 740 310n
preplace netloc DPUCZDX8G_dpu1_2x_clk_ce 1 0 3 50 440 NJ 440 720
preplace netloc DPUCZDX8G_dpu1_interrupt 1 2 1 790 330n
preplace netloc DPUCZDX8G_dpu2_2x_clk_ce 1 0 3 60 450 NJ 450 710
preplace netloc DPUCZDX8G_dpu2_interrupt 1 2 1 770 350n
preplace netloc DPUCZDX8G_dpu_2x_clk_ce 1 0 3 40 430 NJ 430 730
preplace netloc DPUCZDX8G_sfm_interrupt 1 2 1 750 370n
preplace netloc RSTn_INTC_1 1 1 2 NJ 630 780
preplace netloc S_AXI_CLK_1 1 0 2 20 150 NJ
preplace netloc S_AXI_RSTn_1 1 0 2 30 170 NJ
preplace netloc hier_dpu_clk_DPU_CLK 1 1 2 360 460 760
preplace netloc hier_dpu_clk_DSP_CLK 1 1 1 320 190n
preplace netloc hier_dpu_clk_DSP_CLK1 1 1 1 330 210n
preplace netloc hier_dpu_clk_DSP_CLK2 1 1 1 340 230n
preplace netloc hier_dpu_clk_RSTn_DSP 1 1 1 350 250n
preplace netloc hier_dpu_clk_RSTn_PERI 1 1 2 370 640 800
preplace netloc hier_dpu_ghp_GHP_CLK_O 1 3 1 NJ 260
preplace netloc hier_dpu_irq_INTR 1 3 1 NJ 450
preplace netloc Conn1 1 3 1 1140J 50n
preplace netloc Conn2 1 3 1 1150J 80n
preplace netloc Conn3 1 3 1 1160J 110n
preplace netloc Conn4 1 3 1 1170J 140n
preplace netloc Conn5 1 3 1 1180J 170n
preplace netloc Conn6 1 3 1 1190J 200n
preplace netloc Conn7 1 3 1 1140J 230n
preplace netloc DPUCZDX8G_DPU0_M_AXI_DATA0 1 2 1 N 50
preplace netloc DPUCZDX8G_DPU0_M_AXI_DATA1 1 2 1 N 70
preplace netloc DPUCZDX8G_DPU0_M_AXI_INSTR 1 2 1 N 90
preplace netloc DPUCZDX8G_DPU1_M_AXI_DATA0 1 2 1 N 110
preplace netloc DPUCZDX8G_DPU1_M_AXI_DATA1 1 2 1 N 130
preplace netloc DPUCZDX8G_DPU1_M_AXI_INSTR 1 2 1 N 150
preplace netloc DPUCZDX8G_DPU2_M_AXI_DATA0 1 2 1 N 170
preplace netloc DPUCZDX8G_DPU2_M_AXI_DATA1 1 2 1 N 190
preplace netloc DPUCZDX8G_DPU2_M_AXI_INSTR 1 2 1 N 210
preplace netloc DPUCZDX8G_SFM_M_AXI 1 2 1 N 230
preplace netloc S_AXI_1 1 0 2 20J 130 NJ
levelinfo -pg 1 0 190 540 970 1210
pagesize -pg 1 -db -bbox -sgen -130 -10 1380 700
"
}

