Determining the location of the ModelSim executable...

Using: c:/intelfpga_lite/17.1/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off bcdDecoder -c bcdDecoder --vector_source="E:/BCC/3 PERIODO 2018.1/SD/bcdDecoder/Waveform.vwf" --testbench_file="E:/BCC/3 PERIODO 2018.1/SD/bcdDecoder/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sun Jul 08 18:34:25 2018
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off bcdDecoder -c bcdDecoder --vector_source="E:/BCC/3 PERIODO 2018.1/SD/bcdDecoder/Waveform.vwf" --testbench_file="E:/BCC/3 PERIODO 2018.1/SD/bcdDecoder/simulation/qsim/Waveform.vwf.vt"

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="E:/BCC/3 PERIODO 2018.1/SD/bcdDecoder/simulation/qsim/" bcdDecoder -c bcdDecoder

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sun Jul 08 18:34:29 2018
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="E:/BCC/3 PERIODO 2018.1/SD/bcdDecoder/simulation/qsim/" bcdDecoder -c bcdDecoder
Info (204019): Generated file bcdDecoder.vo in folder "E:/BCC/3 PERIODO 2018.1/SD/bcdDecoder/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4731 megabytes
    Info: Processing ended: Sun Jul 08 18:34:32 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03

Completed successfully. 

**** Generating the ModelSim .do script ****

E:/BCC/3 PERIODO 2018.1/SD/bcdDecoder/simulation/qsim/bcdDecoder.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga_lite/17.1/modelsim_ase/win32aloem//vsim -c -do bcdDecoder.do

Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b


# do bcdDecoder.do

# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:34 on Jul 08,2018
# vlog -work work bcdDecoder.vo 
# -- Compiling module bcdDecoder
# 
# Top level modules:
# 	bcdDecoder

# End time: 18:34:34 on Jul 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:34 on Jul 08,2018
# vlog -work work Waveform.vwf.vt 
# -- Compiling module bcdDecoder_vlg_vec_tst
# 
# Top level modules:
# 	bcdDecoder_vlg_vec_tst
# End time: 18:34:34 on Jul 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.bcdDecoder_vlg_vec_tst 
# Start time: 18:34:34 on Jul 08,2018
# Loading work.bcdDecoder_vlg_vec_tst
# Loading work.bcdDecoder
# after#25
# ** Note: $finish    : Waveform.vwf.vt(62)
#    Time: 20 ns  Iteration: 0  Instance: /bcdDecoder_vlg_vec_tst
# End time: 18:34:35 on Jul 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading E:/BCC/3 PERIODO 2018.1/SD/bcdDecoder/Waveform.vwf...

Reading E:/BCC/3 PERIODO 2018.1/SD/bcdDecoder/simulation/qsim/bcdDecoder.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to E:/BCC/3 PERIODO 2018.1/SD/bcdDecoder/simulation/qsim/bcdDecoder_20180708183435.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.