0.6
2019.1
May 24 2019
15:06:07
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/lab10_4_1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/lab10_4_1.srcs/sim_1/new/up_down_counter_fsm_tb.v,1648455069,verilog,,,,up_down_counter_fsm_tb,,,,,,,,
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/lab10_4_1.srcs/sources_1/new/up_down_counter_fsm.v,1648462268,verilog,,C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/lab10_4_1.srcs/sim_1/new/up_down_counter_fsm_tb.v,,bcd_to_7seg;timer;up_down_counter_fsm,,,,,,,,
