


ARM Macro Assembler    Page 1 


    1 00000000         ; * ----------------------------------------------------
                       ---------------------
    2 00000000         ; *  @file:    startup_MKL46Z4.s
    3 00000000         ; *  @purpose: CMSIS Cortex-M0P Core Device Startup File
                       
    4 00000000         ; *            MKL46Z4
    5 00000000         ; *  @version: 3.4
    6 00000000         ; *  @date:    2014-10-14
    7 00000000         ; *  @build:   b171205
    8 00000000         ; * ----------------------------------------------------
                       ---------------------
    9 00000000         ; *
   10 00000000         ; * The Clear BSD License
   11 00000000         ; * Copyright 1997-2016 Freescale Semiconductor, Inc.
   12 00000000         ; * Copyright 2016-2017 NXP
   13 00000000         ; * All rights reserved.
   14 00000000         ; *
   15 00000000         ; * Redistribution and use in source and binary forms, w
                       ith or without
   16 00000000         ; * modification, are permitted (subject to the limitati
                       ons in the
   17 00000000         ; * disclaimer below) provided that the following condit
                       ions are met:
   18 00000000         ; *
   19 00000000         ; * * Redistributions of source code must retain the abo
                       ve copyright
   20 00000000         ; *   notice, this list of conditions and the following 
                       disclaimer.
   21 00000000         ; *
   22 00000000         ; * * Redistributions in binary form must reproduce the 
                       above copyright
   23 00000000         ; *   notice, this list of conditions and the following 
                       disclaimer in the
   24 00000000         ; *   documentation and/or other materials provided with
                        the distribution.
   25 00000000         ; *
   26 00000000         ; * * Neither the name of the copyright holder nor the n
                       ames of its
   27 00000000         ; *   contributors may be used to endorse or promote pro
                       ducts derived from
   28 00000000         ; *   this software without specific prior written permi
                       ssion.
   29 00000000         ; *
   30 00000000         ; * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT
                        RIGHTS ARE
   31 00000000         ; * GRANTED BY THIS LICENSE. THIS SOFTWARE IS PROVIDED B
                       Y THE COPYRIGHT
   32 00000000         ; * HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR 
                       IMPLIED
   33 00000000         ; * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLI
                       ED WARRANTIES OF
   34 00000000         ; * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
                        ARE
   35 00000000         ; * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER O
                       R CONTRIBUTORS BE
   36 00000000         ; * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL
                       , EXEMPLARY, OR
   37 00000000         ; * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO
                       , PROCUREMENT OF



ARM Macro Assembler    Page 2 


   38 00000000         ; * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
                       PROFITS; OR
   39 00000000         ; * BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
                       ORY OF LIABILITY,
   40 00000000         ; * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCL
                       UDING NEGLIGENCE
   41 00000000         ; * OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF T
                       HIS SOFTWARE, EVEN
   42 00000000         ; * IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
   43 00000000         ; *
   44 00000000         ; *------- <<< Use Configuration Wizard in Context Menu 
                       >>> ------------------
   45 00000000         ; *
   46 00000000         ; ******************************************************
                       ***********************/
   47 00000000         
   48 00000000         
   49 00000000                 PRESERVE8
   50 00000000                 THUMB
   51 00000000         
   52 00000000         
   53 00000000         ; Vector Table Mapped to Address 0 at Reset
   54 00000000         
   55 00000000                 AREA             RESET, DATA, READONLY
   56 00000000                 EXPORT           __Vectors
   57 00000000                 EXPORT           __Vectors_End
   58 00000000                 EXPORT           __Vectors_Size
   59 00000000                 IMPORT           |Image$$ARM_LIB_STACK$$ZI$$Limi
t|
   60 00000000         
   61 00000000 00000000 
                       __Vectors
                               DCD              |Image$$ARM_LIB_STACK$$ZI$$Limi
t| 
                                                            ; Top of Stack
   62 00000004 00000000        DCD              Reset_Handler ; Reset Handler
   63 00000008 00000000        DCD              NMI_Handler ;NMI Handler
   64 0000000C 00000000        DCD              HardFault_Handler 
                                                            ;Hard Fault Handler
                                                            
   65 00000010 00000000        DCD              0           ;Reserved
   66 00000014 00000000        DCD              0           ;Reserved
   67 00000018 00000000        DCD              0           ;Reserved
   68 0000001C 00000000        DCD              0           ;Reserved
   69 00000020 00000000        DCD              0           ;Reserved
   70 00000024 00000000        DCD              0           ;Reserved
   71 00000028 00000000        DCD              0           ;Reserved
   72 0000002C 00000000        DCD              SVC_Handler ;SVCall Handler
   73 00000030 00000000        DCD              0           ;Reserved
   74 00000034 00000000        DCD              0           ;Reserved
   75 00000038 00000000        DCD              PendSV_Handler ;PendSV Handler
   76 0000003C 00000000        DCD              SysTick_Handler 
                                                            ;SysTick Handler
   77 00000040         
   78 00000040         ;External Interrupts
   79 00000040 00000000        DCD              DMA0_IRQHandler ;DMA channel 0 
                                                            transfer complete a
                                                            nd error interrupt
   80 00000044 00000000        DCD              DMA1_IRQHandler ;DMA channel 1 



ARM Macro Assembler    Page 3 


                                                            transfer complete a
                                                            nd error interrupt
   81 00000048 00000000        DCD              DMA2_IRQHandler ;DMA channel 2 
                                                            transfer complete a
                                                            nd error interrupt
   82 0000004C 00000000        DCD              DMA3_IRQHandler ;DMA channel 3 
                                                            transfer complete a
                                                            nd error interrupt
   83 00000050 00000000        DCD              Reserved20_IRQHandler 
                                                            ;Reserved interrupt
                                                            
   84 00000054 00000000        DCD              FTFA_IRQHandler ;FTFA command c
                                                            omplete and read co
                                                            llision
   85 00000058 00000000        DCD              LVD_LVW_IRQHandler ;Low-voltage
                                                             detect, low-voltag
                                                            e warning
   86 0000005C 00000000        DCD              LLWU_IRQHandler 
                                                            ;Low Leakage Wakeup
                                                            
   87 00000060 00000000        DCD              I2C0_IRQHandler ;I2C0 interrupt
                                                            
   88 00000064 00000000        DCD              I2C1_IRQHandler ;I2C1 interrupt
                                                            
   89 00000068 00000000        DCD              SPI0_IRQHandler ;SPI0 single in
                                                            terrupt vector for 
                                                            all sources
   90 0000006C 00000000        DCD              SPI1_IRQHandler ;SPI1 single in
                                                            terrupt vector for 
                                                            all sources
   91 00000070 00000000        DCD              UART0_IRQHandler ;UART0 status 
                                                            and error
   92 00000074 00000000        DCD              UART1_IRQHandler ;UART1 status 
                                                            and error
   93 00000078 00000000        DCD              UART2_IRQHandler ;UART2 status 
                                                            and error
   94 0000007C 00000000        DCD              ADC0_IRQHandler ;ADC0 interrupt
                                                            
   95 00000080 00000000        DCD              CMP0_IRQHandler ;CMP0 interrupt
                                                            
   96 00000084 00000000        DCD              TPM0_IRQHandler ;TPM0 single in
                                                            terrupt vector for 
                                                            all sources
   97 00000088 00000000        DCD              TPM1_IRQHandler ;TPM1 single in
                                                            terrupt vector for 
                                                            all sources
   98 0000008C 00000000        DCD              TPM2_IRQHandler ;TPM2 single in
                                                            terrupt vector for 
                                                            all sources
   99 00000090 00000000        DCD              RTC_IRQHandler ;RTC alarm inter
                                                            rupt
  100 00000094 00000000        DCD              RTC_Seconds_IRQHandler ;RTC sec
                                                            onds interrupt
  101 00000098 00000000        DCD              PIT_IRQHandler ;PIT single inte
                                                            rrupt vector for al
                                                            l channels
  102 0000009C 00000000        DCD              I2S0_IRQHandler ;I2S0 Single in
                                                            terrupt vector for 
                                                            all sources



ARM Macro Assembler    Page 4 


  103 000000A0 00000000        DCD              USB0_IRQHandler ;USB0 OTG
  104 000000A4 00000000        DCD              DAC0_IRQHandler ;DAC0 interrupt
                                                            
  105 000000A8 00000000        DCD              TSI0_IRQHandler ;TSI0 interrupt
                                                            
  106 000000AC 00000000        DCD              MCG_IRQHandler ;MCG interrupt
  107 000000B0 00000000        DCD              LPTMR0_IRQHandler 
                                                            ;LPTMR0 interrupt
  108 000000B4 00000000        DCD              LCD_IRQHandler ;Segment LCD int
                                                            errupt
  109 000000B8 00000000        DCD              PORTA_IRQHandler 
                                                            ;PORTA pin detect
  110 000000BC 00000000        DCD              PORTC_PORTD_IRQHandler ;Single 
                                                            interrupt vector fo
                                                            r PORTC and PORTD p
                                                            in detect
  111 000000C0         __Vectors_End
  112 000000C0         
  113 000000C0 000000C0 
                       __Vectors_Size
                               EQU              __Vectors_End - __Vectors
  114 000000C0         
  115 000000C0         ; <h> Flash Configuration
  116 000000C0         ;   <i> 16-byte flash configuration field that stores de
                       fault protection settings (loaded on reset)
  117 000000C0         ;   <i> and security information that allows the MCU to 
                       restrict access to the FTFL module.
  118 000000C0         ;   <h> Backdoor Comparison Key
  119 000000C0         ;     <o0>  Backdoor Comparison Key 0.  <0x0-0xFF:2>
  120 000000C0         ;     <o1>  Backdoor Comparison Key 1.  <0x0-0xFF:2>
  121 000000C0         ;     <o2>  Backdoor Comparison Key 2.  <0x0-0xFF:2>
  122 000000C0         ;     <o3>  Backdoor Comparison Key 3.  <0x0-0xFF:2>
  123 000000C0         ;     <o4>  Backdoor Comparison Key 4.  <0x0-0xFF:2>
  124 000000C0         ;     <o5>  Backdoor Comparison Key 5.  <0x0-0xFF:2>
  125 000000C0         ;     <o6>  Backdoor Comparison Key 6.  <0x0-0xFF:2>
  126 000000C0         ;     <o7>  Backdoor Comparison Key 7.  <0x0-0xFF:2>
  127 000000C0 000000FF 
                       BackDoorK0
                               EQU              0xFF
  128 000000C0 000000FF 
                       BackDoorK1
                               EQU              0xFF
  129 000000C0 000000FF 
                       BackDoorK2
                               EQU              0xFF
  130 000000C0 000000FF 
                       BackDoorK3
                               EQU              0xFF
  131 000000C0 000000FF 
                       BackDoorK4
                               EQU              0xFF
  132 000000C0 000000FF 
                       BackDoorK5
                               EQU              0xFF
  133 000000C0 000000FF 
                       BackDoorK6
                               EQU              0xFF
  134 000000C0 000000FF 
                       BackDoorK7



ARM Macro Assembler    Page 5 


                               EQU              0xFF
  135 000000C0         ;   </h>
  136 000000C0         ;   <h> Program flash protection bytes (FPROT)
  137 000000C0         ;     <i> Each program flash region can be protected fro
                       m program and erase operation by setting the associated 
                       PROT bit.
  138 000000C0         ;     <i> Each bit protects a 1/32 region of the program
                        flash memory.
  139 000000C0         ;     <h> FPROT0
  140 000000C0         ;       <i> Program Flash Region Protect Register 0
  141 000000C0         ;       <i> 1/32 - 8/32 region
  142 000000C0         ;       <o.0>   FPROT0.0
  143 000000C0         ;       <o.1>   FPROT0.1
  144 000000C0         ;       <o.2>   FPROT0.2
  145 000000C0         ;       <o.3>   FPROT0.3
  146 000000C0         ;       <o.4>   FPROT0.4
  147 000000C0         ;       <o.5>   FPROT0.5
  148 000000C0         ;       <o.6>   FPROT0.6
  149 000000C0         ;       <o.7>   FPROT0.7
  150 000000C0 00000000 
                       nFPROT0 EQU              0x00
  151 000000C0 000000FF 
                       FPROT0  EQU              nFPROT0:EOR:0xFF
  152 000000C0         ;     </h>
  153 000000C0         ;     <h> FPROT1
  154 000000C0         ;       <i> Program Flash Region Protect Register 1
  155 000000C0         ;       <i> 9/32 - 16/32 region
  156 000000C0         ;       <o.0>   FPROT1.0
  157 000000C0         ;       <o.1>   FPROT1.1
  158 000000C0         ;       <o.2>   FPROT1.2
  159 000000C0         ;       <o.3>   FPROT1.3
  160 000000C0         ;       <o.4>   FPROT1.4
  161 000000C0         ;       <o.5>   FPROT1.5
  162 000000C0         ;       <o.6>   FPROT1.6
  163 000000C0         ;       <o.7>   FPROT1.7
  164 000000C0 00000000 
                       nFPROT1 EQU              0x00
  165 000000C0 000000FF 
                       FPROT1  EQU              nFPROT1:EOR:0xFF
  166 000000C0         ;     </h>
  167 000000C0         ;     <h> FPROT2
  168 000000C0         ;       <i> Program Flash Region Protect Register 2
  169 000000C0         ;       <i> 17/32 - 24/32 region
  170 000000C0         ;       <o.0>   FPROT2.0
  171 000000C0         ;       <o.1>   FPROT2.1
  172 000000C0         ;       <o.2>   FPROT2.2
  173 000000C0         ;       <o.3>   FPROT2.3
  174 000000C0         ;       <o.4>   FPROT2.4
  175 000000C0         ;       <o.5>   FPROT2.5
  176 000000C0         ;       <o.6>   FPROT2.6
  177 000000C0         ;       <o.7>   FPROT2.7
  178 000000C0 00000000 
                       nFPROT2 EQU              0x00
  179 000000C0 000000FF 
                       FPROT2  EQU              nFPROT2:EOR:0xFF
  180 000000C0         ;     </h>
  181 000000C0         ;     <h> FPROT3
  182 000000C0         ;       <i> Program Flash Region Protect Register 3
  183 000000C0         ;       <i> 25/32 - 32/32 region



ARM Macro Assembler    Page 6 


  184 000000C0         ;       <o.0>   FPROT3.0
  185 000000C0         ;       <o.1>   FPROT3.1
  186 000000C0         ;       <o.2>   FPROT3.2
  187 000000C0         ;       <o.3>   FPROT3.3
  188 000000C0         ;       <o.4>   FPROT3.4
  189 000000C0         ;       <o.5>   FPROT3.5
  190 000000C0         ;       <o.6>   FPROT3.6
  191 000000C0         ;       <o.7>   FPROT3.7
  192 000000C0 00000000 
                       nFPROT3 EQU              0x00
  193 000000C0 000000FF 
                       FPROT3  EQU              nFPROT3:EOR:0xFF
  194 000000C0         ;     </h>
  195 000000C0         ;   </h>
  196 000000C0         ;   <h> Flash nonvolatile option byte (FOPT)
  197 000000C0         ;     <i> Allows the user to customize the operation of 
                       the MCU at boot time.
  198 000000C0         ;     <o.0> LPBOOT0
  199 000000C0         ;       <0=> Core and system clock divider (OUTDIV1) is 
                       0x7 (divide by 8) when LPBOOT1=0 or 0x1 (divide by 2) wh
                       en LPBOOT1=1.
  200 000000C0         ;       <1=> Core and system clock divider (OUTDIV1) is 
                       0x3 (divide by 4) when LPBOOT1=0 or 0x0 (divide by 1) wh
                       en LPBOOT1=1.
  201 000000C0         ;     <o.2> NMI_DIS
  202 000000C0         ;       <0=> NMI interrupts are always blocked
  203 000000C0         ;       <1=> NMI_b pin/interrupts reset default to enabl
                       ed
  204 000000C0         ;     <o.3> RESET_PIN_CFG
  205 000000C0         ;       <0=> RESET pin is disabled following a POR and c
                       annot be enabled as reset function
  206 000000C0         ;       <1=> RESET_b pin is dedicated
  207 000000C0         ;     <o.4> LPBOOT1
  208 000000C0         ;       <0=> Core and system clock divider (OUTDIV1) is 
                       0x7 (divide by 8) when LPBOOT0=0 or 0x3 (divide by 4) wh
                       en LPBOOT0=1.
  209 000000C0         ;       <1=> Core and system clock divider (OUTDIV1) is 
                       0x1 (divide by 2) when LPBOOT0=0 or 0x0 (divide by 1) wh
                       en LPBOOT0=1.
  210 000000C0         ;     <o.5> FAST_INIT
  211 000000C0         ;       <0=> Slower initialization
  212 000000C0         ;       <1=> Fast Initialization
  213 000000C0 000000FF 
                       FOPT    EQU              0xFF
  214 000000C0         ;   </h>
  215 000000C0         ;   <h> Flash security byte (FSEC)
  216 000000C0         ;     <i> WARNING: If SEC field is configured as "MCU se
                       curity status is secure" and MEEN field is configured as
                        "Mass erase is disabled",
  217 000000C0         ;     <i> MCU's security status cannot be set back to un
                       secure state since Mass erase via the debugger is blocke
                       d !!!
  218 000000C0         ;     <o.0..1> SEC
  219 000000C0         ;       <2=> MCU security status is unsecure
  220 000000C0         ;       <3=> MCU security status is secure
  221 000000C0         ;         <i> Flash Security
  222 000000C0         ;     <o.2..3> FSLACC
  223 000000C0         ;       <2=> Freescale factory access denied
  224 000000C0         ;       <3=> Freescale factory access granted



ARM Macro Assembler    Page 7 


  225 000000C0         ;         <i> Freescale Failure Analysis Access Code
  226 000000C0         ;     <o.4..5> MEEN
  227 000000C0         ;       <2=> Mass erase is disabled
  228 000000C0         ;       <3=> Mass erase is enabled
  229 000000C0         ;     <o.6..7> KEYEN
  230 000000C0         ;       <2=> Backdoor key access enabled
  231 000000C0         ;       <3=> Backdoor key access disabled
  232 000000C0         ;         <i> Backdoor Key Security Enable
  233 000000C0 000000FE 
                       FSEC    EQU              0xFE
  234 000000C0         ;   </h>
  235 000000C0         ; </h>
  236 000000C0                 IF               :LNOT::DEF:RAM_TARGET
  237 000000C0                 AREA             FlashConfig, DATA, READONLY
  238 00000000         __FlashConfig
  239 00000000 FF FF FF 
              FF               DCB              BackDoorK0, BackDoorK1, BackDoo
rK2, BackDoorK3
  240 00000004 FF FF FF 
              FF               DCB              BackDoorK4, BackDoorK5, BackDoo
rK6, BackDoorK7
  241 00000008 FF FF FF 
              FF               DCB              FPROT0    , FPROT1    , FPROT2 
   , FPROT3
  242 0000000C FE FF FF 
              FF               DCB              FSEC      , FOPT      , 0xFF   
   , 0xFF
  243 00000010                 ENDIF
  244 00000010         
  245 00000010         
  246 00000010                 AREA             |.text|, CODE, READONLY
  247 00000000         
  248 00000000         ; Reset Handler
  249 00000000         
  250 00000000         Reset_Handler
                               PROC
  251 00000000                 EXPORT           Reset_Handler             [WEAK
]
  252 00000000                 IMPORT           SystemInit
  253 00000000                 IMPORT           __main
  254 00000000         
  255 00000000                 IF               :LNOT::DEF:RAM_TARGET
  256 00000000                 REQUIRE          FlashConfig
  257 00000000                 ENDIF
  258 00000000         
  259 00000000 B672            CPSID            I           ; Mask interrupts
  260 00000002 4815            LDR              R0, =0xE000ED08
  261 00000004 4915            LDR              R1, =__Vectors
  262 00000006 6001            STR              R1, [R0]
  263 00000008 680A            LDR              R2, [R1]
  264 0000000A F382 8808       MSR              MSP, R2
  265 0000000E 4814            LDR              R0, =SystemInit
  266 00000010 4780            BLX              R0
  267 00000012 B662            CPSIE            i           ; Unmask interrupts
                                                            
  268 00000014 4813            LDR              R0, =__main
  269 00000016 4700            BX               R0
  270 00000018                 ENDP
  271 00000018         



ARM Macro Assembler    Page 8 


  272 00000018         
  273 00000018         ; Dummy Exception Handlers (infinite loops which can be 
                       modified)
  275 00000018         NMI_Handler
                               PROC
  276 00000018                 EXPORT           NMI_Handler         [WEAK]
  277 00000018 E7FE            B                .
  278 0000001A                 ENDP
  280 0000001A         HardFault_Handler
                               PROC
  281 0000001A                 EXPORT           HardFault_Handler         [WEAK
]
  282 0000001A E7FE            B                .
  283 0000001C                 ENDP
  285 0000001C         SVC_Handler
                               PROC
  286 0000001C                 EXPORT           SVC_Handler         [WEAK]
  287 0000001C E7FE            B                .
  288 0000001E                 ENDP
  290 0000001E         PendSV_Handler
                               PROC
  291 0000001E                 EXPORT           PendSV_Handler         [WEAK]
  292 0000001E E7FE            B                .
  293 00000020                 ENDP
  295 00000020         SysTick_Handler
                               PROC
  296 00000020                 EXPORT           SysTick_Handler         [WEAK]
  297 00000020 E7FE            B                .
  298 00000022                 ENDP
  300 00000022         DMA0_IRQHandler
                               PROC
  301 00000022                 EXPORT           DMA0_IRQHandler         [WEAK]
  302 00000022 4811            LDR              R0, =DMA0_DriverIRQHandler
  303 00000024 4700            BX               R0
  304 00000026                 ENDP
  305 00000026         
  307 00000026         DMA1_IRQHandler
                               PROC
  308 00000026                 EXPORT           DMA1_IRQHandler         [WEAK]
  309 00000026 4811            LDR              R0, =DMA1_DriverIRQHandler
  310 00000028 4700            BX               R0
  311 0000002A                 ENDP
  312 0000002A         
  314 0000002A         DMA2_IRQHandler
                               PROC
  315 0000002A                 EXPORT           DMA2_IRQHandler         [WEAK]
  316 0000002A 4811            LDR              R0, =DMA2_DriverIRQHandler
  317 0000002C 4700            BX               R0
  318 0000002E                 ENDP
  319 0000002E         
  321 0000002E         DMA3_IRQHandler
                               PROC
  322 0000002E                 EXPORT           DMA3_IRQHandler         [WEAK]
  323 0000002E 4811            LDR              R0, =DMA3_DriverIRQHandler
  324 00000030 4700            BX               R0
  325 00000032                 ENDP
  326 00000032         
  328 00000032         I2C0_IRQHandler
                               PROC



ARM Macro Assembler    Page 9 


  329 00000032                 EXPORT           I2C0_IRQHandler         [WEAK]
  330 00000032 4811            LDR              R0, =I2C0_DriverIRQHandler
  331 00000034 4700            BX               R0
  332 00000036                 ENDP
  333 00000036         
  335 00000036         I2C1_IRQHandler
                               PROC
  336 00000036                 EXPORT           I2C1_IRQHandler         [WEAK]
  337 00000036 4811            LDR              R0, =I2C1_DriverIRQHandler
  338 00000038 4700            BX               R0
  339 0000003A                 ENDP
  340 0000003A         
  342 0000003A         SPI0_IRQHandler
                               PROC
  343 0000003A                 EXPORT           SPI0_IRQHandler         [WEAK]
  344 0000003A 4811            LDR              R0, =SPI0_DriverIRQHandler
  345 0000003C 4700            BX               R0
  346 0000003E                 ENDP
  347 0000003E         
  349 0000003E         SPI1_IRQHandler
                               PROC
  350 0000003E                 EXPORT           SPI1_IRQHandler         [WEAK]
  351 0000003E 4811            LDR              R0, =SPI1_DriverIRQHandler
  352 00000040 4700            BX               R0
  353 00000042                 ENDP
  354 00000042         
  356 00000042         UART0_IRQHandler
                               PROC
  357 00000042                 EXPORT           UART0_IRQHandler         [WEAK]
  358 00000042 4811            LDR              R0, =UART0_DriverIRQHandler
  359 00000044 4700            BX               R0
  360 00000046                 ENDP
  361 00000046         
  363 00000046         UART1_IRQHandler
                               PROC
  364 00000046                 EXPORT           UART1_IRQHandler         [WEAK]
  365 00000046 4811            LDR              R0, =UART1_DriverIRQHandler
  366 00000048 4700            BX               R0
  367 0000004A                 ENDP
  368 0000004A         
  370 0000004A         UART2_IRQHandler
                               PROC
  371 0000004A                 EXPORT           UART2_IRQHandler         [WEAK]
  372 0000004A 4811            LDR              R0, =UART2_DriverIRQHandler
  373 0000004C 4700            BX               R0
  374 0000004E                 ENDP
  375 0000004E         
  377 0000004E         I2S0_IRQHandler
                               PROC
  378 0000004E                 EXPORT           I2S0_IRQHandler         [WEAK]
  379 0000004E 4811            LDR              R0, =I2S0_DriverIRQHandler
  380 00000050 4700            BX               R0
  381 00000052                 ENDP
  382 00000052         
  384 00000052         Default_Handler
                               PROC
  385 00000052                 EXPORT           DMA0_DriverIRQHandler         [
WEAK]
  386 00000052                 EXPORT           DMA1_DriverIRQHandler         [



ARM Macro Assembler    Page 10 


WEAK]
  387 00000052                 EXPORT           DMA2_DriverIRQHandler         [
WEAK]
  388 00000052                 EXPORT           DMA3_DriverIRQHandler         [
WEAK]
  389 00000052                 EXPORT           Reserved20_IRQHandler         [
WEAK]
  390 00000052                 EXPORT           FTFA_IRQHandler         [WEAK]
  391 00000052                 EXPORT           LVD_LVW_IRQHandler         [WEA
K]
  392 00000052                 EXPORT           LLWU_IRQHandler         [WEAK]
  393 00000052                 EXPORT           I2C0_DriverIRQHandler         [
WEAK]
  394 00000052                 EXPORT           I2C1_DriverIRQHandler         [
WEAK]
  395 00000052                 EXPORT           SPI0_DriverIRQHandler         [
WEAK]
  396 00000052                 EXPORT           SPI1_DriverIRQHandler         [
WEAK]
  397 00000052                 EXPORT           UART0_DriverIRQHandler         
[WEAK]
  398 00000052                 EXPORT           UART1_DriverIRQHandler         
[WEAK]
  399 00000052                 EXPORT           UART2_DriverIRQHandler         
[WEAK]
  400 00000052                 EXPORT           ADC0_IRQHandler         [WEAK]
  401 00000052                 EXPORT           CMP0_IRQHandler         [WEAK]
  402 00000052                 EXPORT           TPM0_IRQHandler         [WEAK]
  403 00000052                 EXPORT           TPM1_IRQHandler         [WEAK]
  404 00000052                 EXPORT           TPM2_IRQHandler         [WEAK]
  405 00000052                 EXPORT           RTC_IRQHandler         [WEAK]
  406 00000052                 EXPORT           RTC_Seconds_IRQHandler         
[WEAK]
  407 00000052                 EXPORT           PIT_IRQHandler         [WEAK]
  408 00000052                 EXPORT           I2S0_DriverIRQHandler         [
WEAK]
  409 00000052                 EXPORT           USB0_IRQHandler         [WEAK]
  410 00000052                 EXPORT           DAC0_IRQHandler         [WEAK]
  411 00000052                 EXPORT           TSI0_IRQHandler         [WEAK]
  412 00000052                 EXPORT           MCG_IRQHandler         [WEAK]
  413 00000052                 EXPORT           LPTMR0_IRQHandler         [WEAK
]
  414 00000052                 EXPORT           LCD_IRQHandler         [WEAK]
  415 00000052                 EXPORT           PORTA_IRQHandler         [WEAK]
  416 00000052                 EXPORT           PORTC_PORTD_IRQHandler         
[WEAK]
  417 00000052                 EXPORT           DefaultISR         [WEAK]
  418 00000052         DMA0_DriverIRQHandler
  419 00000052         DMA1_DriverIRQHandler
  420 00000052         DMA2_DriverIRQHandler
  421 00000052         DMA3_DriverIRQHandler
  422 00000052         Reserved20_IRQHandler
  423 00000052         FTFA_IRQHandler
  424 00000052         LVD_LVW_IRQHandler
  425 00000052         LLWU_IRQHandler
  426 00000052         I2C0_DriverIRQHandler
  427 00000052         I2C1_DriverIRQHandler
  428 00000052         SPI0_DriverIRQHandler
  429 00000052         SPI1_DriverIRQHandler



ARM Macro Assembler    Page 11 


  430 00000052         UART0_DriverIRQHandler
  431 00000052         UART1_DriverIRQHandler
  432 00000052         UART2_DriverIRQHandler
  433 00000052         ADC0_IRQHandler
  434 00000052         CMP0_IRQHandler
  435 00000052         TPM0_IRQHandler
  436 00000052         TPM1_IRQHandler
  437 00000052         TPM2_IRQHandler
  438 00000052         RTC_IRQHandler
  439 00000052         RTC_Seconds_IRQHandler
  440 00000052         PIT_IRQHandler
  441 00000052         I2S0_DriverIRQHandler
  442 00000052         USB0_IRQHandler
  443 00000052         DAC0_IRQHandler
  444 00000052         TSI0_IRQHandler
  445 00000052         MCG_IRQHandler
  446 00000052         LPTMR0_IRQHandler
  447 00000052         LCD_IRQHandler
  448 00000052         PORTA_IRQHandler
  449 00000052         PORTC_PORTD_IRQHandler
  450 00000052         DefaultISR
  451 00000052 4811            LDR              R0, =DefaultISR
  452 00000054 4700            BX               R0
  453 00000056                 ENDP
  454 00000056 00 00           ALIGN
  455 00000058         
  456 00000058         
  457 00000058                 END
              E000ED08 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
Command Line: --debug --diag_suppress=9931 --cpu=Cortex-M0+ --apcs=interwork --
depend=debug\startup_mkl46z4.d -odebug\startup_mkl46z4.o -I.\RTE\Board_Support\
MKL46Z256VLL4 -I.\RTE\Device\MKL46Z256VLL4 -I.\RTE\_hello_world_debug -IC:\Keil
_v5\ARM\PACK\ARM\CMSIS\5.4.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\NXP\MKL46
Z4_DFP\10.0.3\drivers -IC:\Keil_v5\ARM\PACK\NXP\MKL46Z4_DFP\10.0.3\utilities -I
C:\Keil_v5\ARM\PACK\NXP\MKL46Z4_DFP\10.0.3\utilities\io -IC:\Keil_v5\ARM\PACK\N
XP\MKL46Z4_DFP\10.0.3\utilities\log -IC:\Keil_v5\ARM\PACK\NXP\MKL46Z4_DFP\10.0.
3\utilities\str --predefine="__EVAL SETA 1" --predefine="__MICROLIB SETA 1" --p
redefine="__UVISION_VERSION SETA 526" --predefine="_RTE_ SETA 1" --predefine="C
PU_MKL46Z256VLL4 SETA 1" --predefine="DEBUG SETA 1" --list=.\output\startup_mkl
46z4.lst RTE\Device\MKL46Z256VLL4\startup_MKL46Z4.s
