<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>DA14535 SDK6: E:/SDKCITA/workspace/Release_Build_MANUAL/SDK_585/sdk/platform/driver/spi/spi_531.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">DA14535 SDK6
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_243a4ba6b4f893d71afbb5a3e90552fa.html">sdk</a></li><li class="navelem"><a class="el" href="dir_5d450721f7eb23fcd7fddd0151f70c39.html">platform</a></li><li class="navelem"><a class="el" href="dir_0fc1f2cc8a716113b0e8264ff4dfe179.html">driver</a></li><li class="navelem"><a class="el" href="dir_4a3f43c839d30a4863a3f5f60e4e3af2.html">spi</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">spi_531.h File Reference<div class="ingroups"><a class="el" href="group___drivers.html">Drivers</a> &raquo; <a class="el" href="group___s_p_i.html">SPI</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Definition of API for the SPI Low Level Driver for DA14531 devices.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;stdbool.h&gt;</code><br />
<code>#include &quot;datasheet.h&quot;</code><br />
<code>#include &quot;<a class="el" href="gpio_8h_source.html">gpio.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="dma_8h_source.html">dma.h</a>&quot;</code><br />
</div>
<p><a href="spi__531_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__t.html">spi_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI registers (@ 0x50001200)  <a href="structspi__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___pad__t.html">SPI_Pad_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Pad configuration.  <a href="struct_s_p_i___pad__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__cfg__t.html">spi_cfg_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI configuration structure definition.  <a href="structspi__cfg__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga42d8434ef730dc96d434a601fe322fb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga42d8434ef730dc96d434a601fe322fb0">SPI_SLAVE_SUPPORT</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga42d8434ef730dc96d434a601fe322fb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable support of SPI Slave role.  <a href="group___s_p_i.html#ga42d8434ef730dc96d434a601fe322fb0">More...</a><br /></td></tr>
<tr class="separator:ga42d8434ef730dc96d434a601fe322fb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf590e992935fe364ac0f3134a141bde6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaf590e992935fe364ac0f3134a141bde6">SPI_STATUS_ERR_OK</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:gaf590e992935fe364ac0f3134a141bde6"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Status No Error.  <a href="group___s_p_i.html#gaf590e992935fe364ac0f3134a141bde6">More...</a><br /></td></tr>
<tr class="separator:gaf590e992935fe364ac0f3134a141bde6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ab377ff63876c3407704a8f129d07e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga2ab377ff63876c3407704a8f129d07e8">SPI_STATUS_CFG_ERR</a>&#160;&#160;&#160;(-1)</td></tr>
<tr class="memdesc:ga2ab377ff63876c3407704a8f129d07e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Status Config Error.  <a href="group___s_p_i.html#ga2ab377ff63876c3407704a8f129d07e8">More...</a><br /></td></tr>
<tr class="separator:ga2ab377ff63876c3407704a8f129d07e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9190150039578305bb4e91f68fcf99b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga9190150039578305bb4e91f68fcf99b3">SPI_STATUS_OVFL_ERR</a>&#160;&#160;&#160;(-2)</td></tr>
<tr class="memdesc:ga9190150039578305bb4e91f68fcf99b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Status Slave Overflow Error.  <a href="group___s_p_i.html#ga9190150039578305bb4e91f68fcf99b3">More...</a><br /></td></tr>
<tr class="separator:ga9190150039578305bb4e91f68fcf99b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga7cefda53ba4d68d5b512bbd97eee64dd"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga7cefda53ba4d68d5b512bbd97eee64dd">spi_cb_t</a>) (uint16_t length)</td></tr>
<tr class="memdesc:ga7cefda53ba4d68d5b512bbd97eee64dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI callback type.  <a href="group___s_p_i.html#ga7cefda53ba4d68d5b512bbd97eee64dd">More...</a><br /></td></tr>
<tr class="separator:ga7cefda53ba4d68d5b512bbd97eee64dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gae6f8300f728cccb03fc8b51c34adeab6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a> { <a class="el" href="group___s_p_i.html#ggae6f8300f728cccb03fc8b51c34adeab6adead9f73b4468b3c07215ff14a80516f">SPI_BIT_DIS</a> = 0, 
<a class="el" href="group___s_p_i.html#ggae6f8300f728cccb03fc8b51c34adeab6a92988806974bafd861d118969b3ca564">SPI_BIT_EN</a> = 1
 }</td></tr>
<tr class="memdesc:gae6f8300f728cccb03fc8b51c34adeab6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generic enable/disable enum for SPI driver.  <a href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">More...</a><br /></td></tr>
<tr class="separator:gae6f8300f728cccb03fc8b51c34adeab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c3425d5d53dc492a5d64d83c4d6129d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga8c3425d5d53dc492a5d64d83c4d6129d">SPI_MS_MODE_CFG</a> { <a class="el" href="group___s_p_i.html#gga8c3425d5d53dc492a5d64d83c4d6129dac04da049495276a0a484316d783c4099">SPI_MS_MODE_MASTER</a> = 0
 }</td></tr>
<tr class="memdesc:ga8c3425d5d53dc492a5d64d83c4d6129d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the SPI master/slave mode.  <a href="group___s_p_i.html#ga8c3425d5d53dc492a5d64d83c4d6129d">More...</a><br /></td></tr>
<tr class="separator:ga8c3425d5d53dc492a5d64d83c4d6129d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51f5445449d7d9acce2e1223d032d594"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga51f5445449d7d9acce2e1223d032d594">SPI_CP_MODE_CFG</a> { <a class="el" href="group___s_p_i.html#gga51f5445449d7d9acce2e1223d032d594aa8006e3d5851e076636f308102d48fa1">SPI_CP_MODE_0</a> = 0, 
<a class="el" href="group___s_p_i.html#gga51f5445449d7d9acce2e1223d032d594a6878d9b39c99a9b063fa684571d4961f">SPI_CP_MODE_1</a> = 1, 
<a class="el" href="group___s_p_i.html#gga51f5445449d7d9acce2e1223d032d594a544d7b71ff750944b6b3e9ee72acb3f3">SPI_CP_MODE_2</a> = 2, 
<a class="el" href="group___s_p_i.html#gga51f5445449d7d9acce2e1223d032d594a672fb52e2d6a5f276935d408773fffec">SPI_CP_MODE_3</a> = 3
 }</td></tr>
<tr class="memdesc:ga51f5445449d7d9acce2e1223d032d594"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the SPI mode (CPOL, CPHA).  <a href="group___s_p_i.html#ga51f5445449d7d9acce2e1223d032d594">More...</a><br /></td></tr>
<tr class="separator:ga51f5445449d7d9acce2e1223d032d594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7fdfe076b269a68e5b6903980627b14"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gad7fdfe076b269a68e5b6903980627b14">SPI_SPEED_MODE_CFG</a> { <br />
&#160;&#160;<a class="el" href="group___s_p_i.html#ggad7fdfe076b269a68e5b6903980627b14ae42208094790b69e31b0b51de35e297e">SPI_SPEED_MODE_2MHz</a> = 2000, 
<a class="el" href="group___s_p_i.html#ggad7fdfe076b269a68e5b6903980627b14ac240a377d063d2ca15bb83b7791ffc3a">SPI_SPEED_MODE_4MHz</a> = 4000, 
<a class="el" href="group___s_p_i.html#ggad7fdfe076b269a68e5b6903980627b14a8159ce690d130bc2918137fb152be953">SPI_SPEED_MODE_8MHz</a> = 8000, 
<a class="el" href="group___s_p_i.html#ggad7fdfe076b269a68e5b6903980627b14a52bf30ae73f613aea246833a1b515348">SPI_SPEED_MODE_16MHz</a> = 16000, 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#ggad7fdfe076b269a68e5b6903980627b14aa3ce10ade2ee2bfb3f8d1e6deba7f2cc">SPI_SPEED_MODE_32MHz</a> = 32000
<br />
 }</td></tr>
<tr class="memdesc:gad7fdfe076b269a68e5b6903980627b14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the SPI speed mode.  <a href="group___s_p_i.html#gad7fdfe076b269a68e5b6903980627b14">More...</a><br /></td></tr>
<tr class="separator:gad7fdfe076b269a68e5b6903980627b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ded9cd448899053df98885a7a6c17fb"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga4ded9cd448899053df98885a7a6c17fb">SPI_WSZ_MODE_CFG</a> { <a class="el" href="group___s_p_i.html#gga4ded9cd448899053df98885a7a6c17fba61e8b64711da8d46b7d13b04080dfefc">SPI_MODE_8BIT</a> = 0, 
<a class="el" href="group___s_p_i.html#gga4ded9cd448899053df98885a7a6c17fbaa2e08db42e24fd969afe879cbb951510">SPI_MODE_16BIT</a> = 1, 
<a class="el" href="group___s_p_i.html#gga4ded9cd448899053df98885a7a6c17fba5adc34a8f5fc52ee9352a6b1cb856ec6">SPI_MODE_32BIT</a> = 2
 }</td></tr>
<tr class="memdesc:ga4ded9cd448899053df98885a7a6c17fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Word Size Configuration.  <a href="group___s_p_i.html#ga4ded9cd448899053df98885a7a6c17fb">More...</a><br /></td></tr>
<tr class="separator:ga4ded9cd448899053df98885a7a6c17fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f4f8a29874ddd5df12b6b473fd8d47e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga2f4f8a29874ddd5df12b6b473fd8d47e">SPI_CS_MODE_CFG</a> { <a class="el" href="group___s_p_i.html#gga2f4f8a29874ddd5df12b6b473fd8d47ea686cf80fe47f8ca9dcfe6e01281fe267">SPI_CS_NONE</a> = 0, 
<a class="el" href="group___s_p_i.html#gga2f4f8a29874ddd5df12b6b473fd8d47ea7c771518cdbd7499c46536d99602b218">SPI_CS_0</a> = 1, 
<a class="el" href="group___s_p_i.html#gga2f4f8a29874ddd5df12b6b473fd8d47ea6125c52bbaed83291a714a0aa6136999">SPI_CS_1</a> = 2, 
<a class="el" href="group___s_p_i.html#gga2f4f8a29874ddd5df12b6b473fd8d47eabd52f64022593299bc30dce3794f3daa">SPI_CS_GPIO</a> = 4
 }</td></tr>
<tr class="memdesc:ga2f4f8a29874ddd5df12b6b473fd8d47e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control the CS output in master mode.  <a href="group___s_p_i.html#ga2f4f8a29874ddd5df12b6b473fd8d47e">More...</a><br /></td></tr>
<tr class="separator:ga2f4f8a29874ddd5df12b6b473fd8d47e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed16d90fbd86ca3b6a5f0a3513ca8b64"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaed16d90fbd86ca3b6a5f0a3513ca8b64">SPI_IRQ_CFG</a> { <a class="el" href="group___s_p_i.html#ggaed16d90fbd86ca3b6a5f0a3513ca8b64a017814b2d164b0f838bdd974edf0648f">SPI_IRQ_DISABLED</a> = 0, 
<a class="el" href="group___s_p_i.html#ggaed16d90fbd86ca3b6a5f0a3513ca8b64a566c99de1ecfb1a25937db8c18e3437d">SPI_IRQ_ENABLED</a> = 1
 }</td></tr>
<tr class="memdesc:gaed16d90fbd86ca3b6a5f0a3513ca8b64"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define the SPI IRQ masked/enabled mode.  <a href="group___s_p_i.html#gaed16d90fbd86ca3b6a5f0a3513ca8b64">More...</a><br /></td></tr>
<tr class="separator:gaed16d90fbd86ca3b6a5f0a3513ca8b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f7b25a1a134046aedf06698b9dfdaa4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga8f7b25a1a134046aedf06698b9dfdaa4">SPI_OP_CFG</a> { <a class="el" href="group___s_p_i.html#gga8f7b25a1a134046aedf06698b9dfdaa4adea3a2c3c19fc079ce04fb7bb68bebe9">SPI_OP_BLOCKING</a> = 0, 
<a class="el" href="group___s_p_i.html#gga8f7b25a1a134046aedf06698b9dfdaa4a8152f9e1a36bd5e06c698c7ec502a4aa">SPI_OP_DMA</a> = 2
 }</td></tr>
<tr class="memdesc:ga8f7b25a1a134046aedf06698b9dfdaa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode of operation.  <a href="group___s_p_i.html#ga8f7b25a1a134046aedf06698b9dfdaa4">More...</a><br /></td></tr>
<tr class="separator:ga8f7b25a1a134046aedf06698b9dfdaa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98e17d90251e50f908ea7d145ede99dd"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga98e17d90251e50f908ea7d145ede99dd">SPI_DMA_CHANNEL_CFG</a> { <a class="el" href="group___s_p_i.html#gga98e17d90251e50f908ea7d145ede99ddad4f467e93e89aa36a12139a4584e297e">SPI_DMA_CHANNEL_01</a>, 
<a class="el" href="group___s_p_i.html#gga98e17d90251e50f908ea7d145ede99dda95dc2354599a80b4e171e0a783edd76c">SPI_DMA_CHANNEL_23</a>
 }</td></tr>
<tr class="memdesc:ga98e17d90251e50f908ea7d145ede99dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI DMA channel configuration.  <a href="group___s_p_i.html#ga98e17d90251e50f908ea7d145ede99dd">More...</a><br /></td></tr>
<tr class="separator:ga98e17d90251e50f908ea7d145ede99dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55ef5056b1cea036a0bc1bab3567a4ac"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga55ef5056b1cea036a0bc1bab3567a4ac">SPI_MASTER_EDGE_CAPTURE_CFG</a> { <a class="el" href="group___s_p_i.html#gga55ef5056b1cea036a0bc1bab3567a4aca3eb8ac01a71aebdf58cf6a3b512a73f4">SPI_MASTER_EDGE_CAPTURE</a> = 0, 
<a class="el" href="group___s_p_i.html#gga55ef5056b1cea036a0bc1bab3567a4acad5f86fbd78e6fe6059e5d50554d79933">SPI_MASTER_EDGE_CAPTURE_NEXT</a> = 1
 }</td></tr>
<tr class="memdesc:ga55ef5056b1cea036a0bc1bab3567a4ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define the SPI master edge capture type.  <a href="group___s_p_i.html#ga55ef5056b1cea036a0bc1bab3567a4ac">More...</a><br /></td></tr>
<tr class="separator:ga55ef5056b1cea036a0bc1bab3567a4ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf9aef5a173e7abe823c3421a3848387"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gabf9aef5a173e7abe823c3421a3848387">SPI_RX_FIFO_EMPTY_STATUS</a> { <a class="el" href="group___s_p_i.html#ggabf9aef5a173e7abe823c3421a3848387a57d36d6d7c90090bbfa9254d972ca1dc">SPI_RX_FIFO_IS_NOT_EMPTY</a> = 0, 
<a class="el" href="group___s_p_i.html#ggabf9aef5a173e7abe823c3421a3848387a88c024570a809beac206701f21e753a7">SPI_RX_FIFO_IS_EMPTY</a> = 1
 }</td></tr>
<tr class="memdesc:gabf9aef5a173e7abe823c3421a3848387"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI RX FIFO Empty status.  <a href="group___s_p_i.html#gabf9aef5a173e7abe823c3421a3848387">More...</a><br /></td></tr>
<tr class="separator:gabf9aef5a173e7abe823c3421a3848387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9b5ed58be135bc39ab144d50ffe4f5e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaa9b5ed58be135bc39ab144d50ffe4f5e">SPI_RX_FIFO_FULL_STATUS</a> { <a class="el" href="group___s_p_i.html#ggaa9b5ed58be135bc39ab144d50ffe4f5ea49464d98b47b35ae02e32c8fe53fb66d">SPI_RX_FIFO_IS_NOT_FULL</a> = 0, 
<a class="el" href="group___s_p_i.html#ggaa9b5ed58be135bc39ab144d50ffe4f5ea648ec9a2f65ff05e3eb3956b82ab5738">SPI_RX_FIFO_IS_FULL</a> = 1
 }</td></tr>
<tr class="memdesc:gaa9b5ed58be135bc39ab144d50ffe4f5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI RX FIFO Full status.  <a href="group___s_p_i.html#gaa9b5ed58be135bc39ab144d50ffe4f5e">More...</a><br /></td></tr>
<tr class="separator:gaa9b5ed58be135bc39ab144d50ffe4f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3557fcd78222672e6ee443f2b33d8105"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga3557fcd78222672e6ee443f2b33d8105">SPI_TX_FIFO_EMPTY_STATUS</a> { <a class="el" href="group___s_p_i.html#gga3557fcd78222672e6ee443f2b33d8105ac28c215daf3df556d1ec01db778c4199">SPI_TX_FIFO_IS_NOT_EMPTY</a> = 0, 
<a class="el" href="group___s_p_i.html#gga3557fcd78222672e6ee443f2b33d8105aeb7de2b2cb1c9e3e0905954342852a88">SPI_TX_FIFO_IS_EMPTY</a> = 1
 }</td></tr>
<tr class="memdesc:ga3557fcd78222672e6ee443f2b33d8105"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI TX FIFO Empty status.  <a href="group___s_p_i.html#ga3557fcd78222672e6ee443f2b33d8105">More...</a><br /></td></tr>
<tr class="separator:ga3557fcd78222672e6ee443f2b33d8105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga478a80db9c760d724cd8b7d32180b268"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga478a80db9c760d724cd8b7d32180b268">SPI_TX_FIFO_FULL_STATUS</a> { <a class="el" href="group___s_p_i.html#gga478a80db9c760d724cd8b7d32180b268ab488811c2df9111bb627d5c28f5ecc65">SPI_TX_FIFO_IS_NOT_FULL</a> = 0, 
<a class="el" href="group___s_p_i.html#gga478a80db9c760d724cd8b7d32180b268a3730527564138ed3a409efcac419f32f">SPI_TX_FIFO_IS_FULL</a> = 1
 }</td></tr>
<tr class="memdesc:ga478a80db9c760d724cd8b7d32180b268"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI TX FIFO Full status.  <a href="group___s_p_i.html#ga478a80db9c760d724cd8b7d32180b268">More...</a><br /></td></tr>
<tr class="separator:ga478a80db9c760d724cd8b7d32180b268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf5a75303daebac7f66bc8b79febf624"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaaf5a75303daebac7f66bc8b79febf624">SPI_TRANSACTION_STATUS</a> { <a class="el" href="group___s_p_i.html#ggaaf5a75303daebac7f66bc8b79febf624a36a901a151295da75c37ab9b963f6e9a">SPI_TRANSACTION_IS_INACTIVE</a> = 0, 
<a class="el" href="group___s_p_i.html#ggaaf5a75303daebac7f66bc8b79febf624a50565bda14c291024b8dc61e9e9d2b70">SPI_TRANSACTION_IS_ACTIVE</a> = 1
 }</td></tr>
<tr class="memdesc:gaaf5a75303daebac7f66bc8b79febf624"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI transaction status.  <a href="group___s_p_i.html#gaaf5a75303daebac7f66bc8b79febf624">More...</a><br /></td></tr>
<tr class="separator:gaaf5a75303daebac7f66bc8b79febf624"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga9a38a50b5e4296bc211c899329c96bff"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga9a38a50b5e4296bc211c899329c96bff">spi_ctrl_reg_setf</a> (uint8_t spi_ctrl_reg)</td></tr>
<tr class="memdesc:ga9a38a50b5e4296bc211c899329c96bff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI Control Register Value.  <a href="group___s_p_i.html#ga9a38a50b5e4296bc211c899329c96bff">More...</a><br /></td></tr>
<tr class="separator:ga9a38a50b5e4296bc211c899329c96bff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bcaf6ff68979957a1c23cd4511b8a61"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga9bcaf6ff68979957a1c23cd4511b8a61">spi_ctrl_reg_getf</a> (void)</td></tr>
<tr class="memdesc:ga9bcaf6ff68979957a1c23cd4511b8a61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI Control Register Value.  <a href="group___s_p_i.html#ga9bcaf6ff68979957a1c23cd4511b8a61">More...</a><br /></td></tr>
<tr class="separator:ga9bcaf6ff68979957a1c23cd4511b8a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9332b66229a52cb5a476c2890838e17e"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga9332b66229a52cb5a476c2890838e17e">spi_ctrl_reg_clear_enable_setf</a> (void)</td></tr>
<tr class="memdesc:ga9332b66229a52cb5a476c2890838e17e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI Control Register Value.  <a href="group___s_p_i.html#ga9332b66229a52cb5a476c2890838e17e">More...</a><br /></td></tr>
<tr class="separator:ga9332b66229a52cb5a476c2890838e17e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga038b017d07af11372fde31c5cc5de848"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga038b017d07af11372fde31c5cc5de848">spi_ctrl_reg_spi_en_setf</a> (<a class="el" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a> <a class="el" href="group___s_p_i.html#ga72cf41d2f19954fefd27f681d6b39532">spi_enable</a>)</td></tr>
<tr class="memdesc:ga038b017d07af11372fde31c5cc5de848"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI_EN in Control Register.  <a href="group___s_p_i.html#ga038b017d07af11372fde31c5cc5de848">More...</a><br /></td></tr>
<tr class="separator:ga038b017d07af11372fde31c5cc5de848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe283dd0879e3b2dfd752f69fcd17cc5"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gabe283dd0879e3b2dfd752f69fcd17cc5">spi_ctrl_reg_spi_en_getf</a> (void)</td></tr>
<tr class="memdesc:gabe283dd0879e3b2dfd752f69fcd17cc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI_EN from Control Register.  <a href="group___s_p_i.html#gabe283dd0879e3b2dfd752f69fcd17cc5">More...</a><br /></td></tr>
<tr class="separator:gabe283dd0879e3b2dfd752f69fcd17cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cc1a646abbb503215e5c7fb92868f66"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga7cc1a646abbb503215e5c7fb92868f66">spi_ctrl_reg_spi_tx_en_setf</a> (<a class="el" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a> spi_tx_enable)</td></tr>
<tr class="memdesc:ga7cc1a646abbb503215e5c7fb92868f66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI_TX_EN in Control Register.  <a href="group___s_p_i.html#ga7cc1a646abbb503215e5c7fb92868f66">More...</a><br /></td></tr>
<tr class="separator:ga7cc1a646abbb503215e5c7fb92868f66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6407e5a888ab84c2d5d2daf8162f7452"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga6407e5a888ab84c2d5d2daf8162f7452">spi_ctrl_reg_spi_tx_en_getf</a> (void)</td></tr>
<tr class="memdesc:ga6407e5a888ab84c2d5d2daf8162f7452"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI_TX_EN from Control Register.  <a href="group___s_p_i.html#ga6407e5a888ab84c2d5d2daf8162f7452">More...</a><br /></td></tr>
<tr class="separator:ga6407e5a888ab84c2d5d2daf8162f7452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa421e89ac612680f5e7c25982877dfc"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gafa421e89ac612680f5e7c25982877dfc">spi_ctrl_reg_spi_rx_en_setf</a> (<a class="el" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a> spi_rx_enable)</td></tr>
<tr class="memdesc:gafa421e89ac612680f5e7c25982877dfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI_RX_EN in Control Register.  <a href="group___s_p_i.html#gafa421e89ac612680f5e7c25982877dfc">More...</a><br /></td></tr>
<tr class="separator:gafa421e89ac612680f5e7c25982877dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a215f5172d3273d29e4745a3c1f2fdc"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga9a215f5172d3273d29e4745a3c1f2fdc">spi_ctrl_reg_spi_rx_en_getf</a> (void)</td></tr>
<tr class="memdesc:ga9a215f5172d3273d29e4745a3c1f2fdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI_RX_EN from Control Register.  <a href="group___s_p_i.html#ga9a215f5172d3273d29e4745a3c1f2fdc">More...</a><br /></td></tr>
<tr class="separator:ga9a215f5172d3273d29e4745a3c1f2fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6521d8437433b0477c032ab72fd3fa17"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga6521d8437433b0477c032ab72fd3fa17">spi_ctrl_reg_spi_dma_tx_en_setf</a> (<a class="el" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a> spi_dma_tx_enable)</td></tr>
<tr class="memdesc:ga6521d8437433b0477c032ab72fd3fa17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI_DMA_TX_EN in Control Register.  <a href="group___s_p_i.html#ga6521d8437433b0477c032ab72fd3fa17">More...</a><br /></td></tr>
<tr class="separator:ga6521d8437433b0477c032ab72fd3fa17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9010f50a88d75509502eed16e0cd8a27"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga9010f50a88d75509502eed16e0cd8a27">spi_ctrl_reg_spi_dma_tx_en_getf</a> (void)</td></tr>
<tr class="memdesc:ga9010f50a88d75509502eed16e0cd8a27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI_DMA_TX_EN from Control Register.  <a href="group___s_p_i.html#ga9010f50a88d75509502eed16e0cd8a27">More...</a><br /></td></tr>
<tr class="separator:ga9010f50a88d75509502eed16e0cd8a27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74e42a7579061c054eb06a34cc69e41c"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga74e42a7579061c054eb06a34cc69e41c">spi_ctrl_reg_spi_dma_rx_en_setf</a> (<a class="el" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a> spi_dma_rx_enable)</td></tr>
<tr class="memdesc:ga74e42a7579061c054eb06a34cc69e41c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI_DMA_RX_EN in Control Register.  <a href="group___s_p_i.html#ga74e42a7579061c054eb06a34cc69e41c">More...</a><br /></td></tr>
<tr class="separator:ga74e42a7579061c054eb06a34cc69e41c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26226435164012a42399928fe273aff9"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga26226435164012a42399928fe273aff9">spi_ctrl_reg_spi_dma_rx_en_getf</a> (void)</td></tr>
<tr class="memdesc:ga26226435164012a42399928fe273aff9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI_DMA_RX_EN from Control Register.  <a href="group___s_p_i.html#ga26226435164012a42399928fe273aff9">More...</a><br /></td></tr>
<tr class="separator:ga26226435164012a42399928fe273aff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b5b48483534aa1a82907e6856f77d86"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga7b5b48483534aa1a82907e6856f77d86">spi_ctrl_reg_spi_fifo_reset_setf</a> (<a class="el" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a> spi_fifo_reset)</td></tr>
<tr class="memdesc:ga7b5b48483534aa1a82907e6856f77d86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI_FIFO_RESET in Control Register.  <a href="group___s_p_i.html#ga7b5b48483534aa1a82907e6856f77d86">More...</a><br /></td></tr>
<tr class="separator:ga7b5b48483534aa1a82907e6856f77d86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga229ee1997c6064ca900c34353f42f6e5"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#gae6f8300f728cccb03fc8b51c34adeab6">SPI_BIT_CFG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga229ee1997c6064ca900c34353f42f6e5">spi_ctrl_reg_spi_fifo_reset_getf</a> (void)</td></tr>
<tr class="memdesc:ga229ee1997c6064ca900c34353f42f6e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI_FIFO_RESET from Control Register.  <a href="group___s_p_i.html#ga229ee1997c6064ca900c34353f42f6e5">More...</a><br /></td></tr>
<tr class="separator:ga229ee1997c6064ca900c34353f42f6e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a34d30189430087b10d1ec3be720885"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga6a34d30189430087b10d1ec3be720885">spi_ctrl_reg_capture_next_edge_setf</a> (<a class="el" href="group___s_p_i.html#ga55ef5056b1cea036a0bc1bab3567a4ac">SPI_MASTER_EDGE_CAPTURE_CFG</a> capture_next_edge)</td></tr>
<tr class="memdesc:ga6a34d30189430087b10d1ec3be720885"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI_CAPTURE_AT_NEXT_EDGE in Control Register.  <a href="group___s_p_i.html#ga6a34d30189430087b10d1ec3be720885">More...</a><br /></td></tr>
<tr class="separator:ga6a34d30189430087b10d1ec3be720885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6337d31ad4f687579b8e9ac94c707e0b"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#ga55ef5056b1cea036a0bc1bab3567a4ac">SPI_MASTER_EDGE_CAPTURE_CFG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga6337d31ad4f687579b8e9ac94c707e0b">spi_ctrl_reg_capture_next_edge_getf</a> (void)</td></tr>
<tr class="memdesc:ga6337d31ad4f687579b8e9ac94c707e0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI_CAPTURE_AT_NEXT_EDGE from Control Register.  <a href="group___s_p_i.html#ga6337d31ad4f687579b8e9ac94c707e0b">More...</a><br /></td></tr>
<tr class="separator:ga6337d31ad4f687579b8e9ac94c707e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa83a878e8343b05d8c50ffb36909713"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gafa83a878e8343b05d8c50ffb36909713">spi_config_reg_setf</a> (uint8_t spi_config_reg)</td></tr>
<tr class="memdesc:gafa83a878e8343b05d8c50ffb36909713"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI Configuration Register Value.  <a href="group___s_p_i.html#gafa83a878e8343b05d8c50ffb36909713">More...</a><br /></td></tr>
<tr class="separator:gafa83a878e8343b05d8c50ffb36909713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc580eb29aacfd3b884a23a67e2f726b"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gabc580eb29aacfd3b884a23a67e2f726b">spi_config_reg_getf</a> (void)</td></tr>
<tr class="memdesc:gabc580eb29aacfd3b884a23a67e2f726b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI Configuration Register Value.  <a href="group___s_p_i.html#gabc580eb29aacfd3b884a23a67e2f726b">More...</a><br /></td></tr>
<tr class="separator:gabc580eb29aacfd3b884a23a67e2f726b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9259ef0d61cab14debaca989e09c5a86"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga9259ef0d61cab14debaca989e09c5a86">spi_config_reg_spi_mode_setf</a> (<a class="el" href="group___s_p_i.html#ga51f5445449d7d9acce2e1223d032d594">SPI_CP_MODE_CFG</a> spi_cp)</td></tr>
<tr class="memdesc:ga9259ef0d61cab14debaca989e09c5a86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI_MODE in Configuration Register.  <a href="group___s_p_i.html#ga9259ef0d61cab14debaca989e09c5a86">More...</a><br /></td></tr>
<tr class="separator:ga9259ef0d61cab14debaca989e09c5a86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6b8cf97940dc0e24b7c6a68fb3ff7b7"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#ga51f5445449d7d9acce2e1223d032d594">SPI_CP_MODE_CFG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gac6b8cf97940dc0e24b7c6a68fb3ff7b7">spi_config_reg_spi_mode_getf</a> (void)</td></tr>
<tr class="memdesc:gac6b8cf97940dc0e24b7c6a68fb3ff7b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI_MODE from Configuration Register.  <a href="group___s_p_i.html#gac6b8cf97940dc0e24b7c6a68fb3ff7b7">More...</a><br /></td></tr>
<tr class="separator:gac6b8cf97940dc0e24b7c6a68fb3ff7b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d3649899b558b8aec434dd9db27f8f3"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga4d3649899b558b8aec434dd9db27f8f3">spi_config_reg_wsz_setf</a> (uint8_t spi_wsz)</td></tr>
<tr class="memdesc:ga4d3649899b558b8aec434dd9db27f8f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI_WORD_LENGTH in Configuration Register.  <a href="group___s_p_i.html#ga4d3649899b558b8aec434dd9db27f8f3">More...</a><br /></td></tr>
<tr class="separator:ga4d3649899b558b8aec434dd9db27f8f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga080c7e6092080d445d20e552af6e32fb"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga080c7e6092080d445d20e552af6e32fb">spi_config_reg_wsz_getf</a> (void)</td></tr>
<tr class="memdesc:ga080c7e6092080d445d20e552af6e32fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI_WORD_LENGTH from Configuration Register.  <a href="group___s_p_i.html#ga080c7e6092080d445d20e552af6e32fb">More...</a><br /></td></tr>
<tr class="separator:ga080c7e6092080d445d20e552af6e32fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66abd2fedcaab050bc2e264336f213e7"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga66abd2fedcaab050bc2e264336f213e7">spi_config_reg_ms_mode_setf</a> (<a class="el" href="group___s_p_i.html#ga8c3425d5d53dc492a5d64d83c4d6129d">SPI_MS_MODE_CFG</a> spi_ms)</td></tr>
<tr class="memdesc:ga66abd2fedcaab050bc2e264336f213e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI_SLAVE_EN in Configuration Register.  <a href="group___s_p_i.html#ga66abd2fedcaab050bc2e264336f213e7">More...</a><br /></td></tr>
<tr class="separator:ga66abd2fedcaab050bc2e264336f213e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b183ffde2486016dc3b1f773f30af1e"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#ga8c3425d5d53dc492a5d64d83c4d6129d">SPI_MS_MODE_CFG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga3b183ffde2486016dc3b1f773f30af1e">spi_config_reg_ms_mode_getf</a> (void)</td></tr>
<tr class="memdesc:ga3b183ffde2486016dc3b1f773f30af1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI Master/Slave mode from Configuration Register.  <a href="group___s_p_i.html#ga3b183ffde2486016dc3b1f773f30af1e">More...</a><br /></td></tr>
<tr class="separator:ga3b183ffde2486016dc3b1f773f30af1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8b88b80a740b945cceff40d298f8fb8"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaf8b88b80a740b945cceff40d298f8fb8">spi_clock_reg_setf</a> (uint8_t spi_clock_reg)</td></tr>
<tr class="memdesc:gaf8b88b80a740b945cceff40d298f8fb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI Clock Register Value.  <a href="group___s_p_i.html#gaf8b88b80a740b945cceff40d298f8fb8">More...</a><br /></td></tr>
<tr class="separator:gaf8b88b80a740b945cceff40d298f8fb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a9dcdf42bbc48a371278b556f5dc03a"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga7a9dcdf42bbc48a371278b556f5dc03a">spi_clock_reg_getf</a> (void)</td></tr>
<tr class="memdesc:ga7a9dcdf42bbc48a371278b556f5dc03a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI Clock Register Value.  <a href="group___s_p_i.html#ga7a9dcdf42bbc48a371278b556f5dc03a">More...</a><br /></td></tr>
<tr class="separator:ga7a9dcdf42bbc48a371278b556f5dc03a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad474b13220219c377b5f7b0033c40867"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gad474b13220219c377b5f7b0033c40867">spi_clock_reg_clk_div_setf</a> (uint8_t spi_clk_div)</td></tr>
<tr class="memdesc:gad474b13220219c377b5f7b0033c40867"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI_CLK_DIV in Clock Register. Applicable only in master mode. Defines the spi clock frequency in master only mode.  <a href="group___s_p_i.html#gad474b13220219c377b5f7b0033c40867">More...</a><br /></td></tr>
<tr class="separator:gad474b13220219c377b5f7b0033c40867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bb15921eddbaf424e39d77c2bb84915"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga2bb15921eddbaf424e39d77c2bb84915">spi_clock_reg_clk_div_getf</a> (void)</td></tr>
<tr class="memdesc:ga2bb15921eddbaf424e39d77c2bb84915"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI_CLK_DIV from Configuration Register.  <a href="group___s_p_i.html#ga2bb15921eddbaf424e39d77c2bb84915">More...</a><br /></td></tr>
<tr class="separator:ga2bb15921eddbaf424e39d77c2bb84915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdc800ce39e04f67bcdb38b6c2599230"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gacdc800ce39e04f67bcdb38b6c2599230">spi_clock_reg_master_clk_mode_setf</a> (void)</td></tr>
<tr class="memdesc:gacdc800ce39e04f67bcdb38b6c2599230"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI_MASTER_CLK_MODE in Clock Register.  <a href="group___s_p_i.html#gacdc800ce39e04f67bcdb38b6c2599230">More...</a><br /></td></tr>
<tr class="separator:gacdc800ce39e04f67bcdb38b6c2599230"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dffa8d49d3b46eb5730f6e10e6bd61c"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga4dffa8d49d3b46eb5730f6e10e6bd61c">spi_fifo_config_tx_tl_setf</a> (uint8_t spi_tx_tl)</td></tr>
<tr class="memdesc:ga4dffa8d49d3b46eb5730f6e10e6bd61c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI_TX_TL in FIFO Configuration Register.  <a href="group___s_p_i.html#ga4dffa8d49d3b46eb5730f6e10e6bd61c">More...</a><br /></td></tr>
<tr class="separator:ga4dffa8d49d3b46eb5730f6e10e6bd61c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeeec71cbf7cd24cb03361768b6103fe4"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaeeec71cbf7cd24cb03361768b6103fe4">spi_fifo_config_tx_tl_getf</a> (void)</td></tr>
<tr class="memdesc:gaeeec71cbf7cd24cb03361768b6103fe4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI_TX_TL from FIFO Configuration Register.  <a href="group___s_p_i.html#gaeeec71cbf7cd24cb03361768b6103fe4">More...</a><br /></td></tr>
<tr class="separator:gaeeec71cbf7cd24cb03361768b6103fe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9effa621e59806516058043bbf41ff3a"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga9effa621e59806516058043bbf41ff3a">spi_fifo_config_rx_tl_setf</a> (uint8_t spi_rx_tl)</td></tr>
<tr class="memdesc:ga9effa621e59806516058043bbf41ff3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI_RX_TL in FIFO Configuration Register.  <a href="group___s_p_i.html#ga9effa621e59806516058043bbf41ff3a">More...</a><br /></td></tr>
<tr class="separator:ga9effa621e59806516058043bbf41ff3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63da233900ff5bc439a2efc2fe8571b4"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga63da233900ff5bc439a2efc2fe8571b4">spi_fifo_config_rx_tl_getf</a> (void)</td></tr>
<tr class="memdesc:ga63da233900ff5bc439a2efc2fe8571b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI_RX_TL from FIFO Configuration Register.  <a href="group___s_p_i.html#ga63da233900ff5bc439a2efc2fe8571b4">More...</a><br /></td></tr>
<tr class="separator:ga63da233900ff5bc439a2efc2fe8571b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf6e656a26779e7c41571a2d07b97be5"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaaf6e656a26779e7c41571a2d07b97be5">spi_irq_tx_empty_en_setf</a> (<a class="el" href="group___s_p_i.html#gaed16d90fbd86ca3b6a5f0a3513ca8b64">SPI_IRQ_CFG</a> irq_tx_empty_en)</td></tr>
<tr class="memdesc:gaaf6e656a26779e7c41571a2d07b97be5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI_IRQ_MASK_TX_EMPTY in IRQ Mask Register.  <a href="group___s_p_i.html#gaaf6e656a26779e7c41571a2d07b97be5">More...</a><br /></td></tr>
<tr class="separator:gaaf6e656a26779e7c41571a2d07b97be5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40ed1770e3034a8975584149b976ba6d"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#gaed16d90fbd86ca3b6a5f0a3513ca8b64">SPI_IRQ_CFG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga40ed1770e3034a8975584149b976ba6d">spi_irq_tx_empty_en_getf</a> (void)</td></tr>
<tr class="memdesc:ga40ed1770e3034a8975584149b976ba6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI_IRQ_MASK_TX_EMPTY from IRQ Mask Register.  <a href="group___s_p_i.html#ga40ed1770e3034a8975584149b976ba6d">More...</a><br /></td></tr>
<tr class="separator:ga40ed1770e3034a8975584149b976ba6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35de08766f4d3440cb4327a5e2091976"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga35de08766f4d3440cb4327a5e2091976">spi_irq_rx_full_en_setf</a> (<a class="el" href="group___s_p_i.html#gaed16d90fbd86ca3b6a5f0a3513ca8b64">SPI_IRQ_CFG</a> irq_rx_full_en)</td></tr>
<tr class="memdesc:ga35de08766f4d3440cb4327a5e2091976"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI_IRQ_MASK_RX_FULL in IRQ Mask Register.  <a href="group___s_p_i.html#ga35de08766f4d3440cb4327a5e2091976">More...</a><br /></td></tr>
<tr class="separator:ga35de08766f4d3440cb4327a5e2091976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad001022f3f251bf3d75d29b827851a58"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#gaed16d90fbd86ca3b6a5f0a3513ca8b64">SPI_IRQ_CFG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gad001022f3f251bf3d75d29b827851a58">spi_irq_rx_full_en_getf</a> (void)</td></tr>
<tr class="memdesc:gad001022f3f251bf3d75d29b827851a58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI_IRQ_MASK_RX_FULL from IRQ Mask Register.  <a href="group___s_p_i.html#gad001022f3f251bf3d75d29b827851a58">More...</a><br /></td></tr>
<tr class="separator:gad001022f3f251bf3d75d29b827851a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad63b97c1c4a2ee038904b3cdbed7243e"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gad63b97c1c4a2ee038904b3cdbed7243e">spi_fifo_status_getf</a> (void)</td></tr>
<tr class="memdesc:gad63b97c1c4a2ee038904b3cdbed7243e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI FIFO status.  <a href="group___s_p_i.html#gad63b97c1c4a2ee038904b3cdbed7243e">More...</a><br /></td></tr>
<tr class="separator:gad63b97c1c4a2ee038904b3cdbed7243e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4dcd084c931287301304064bfc99c0a"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#gaaf5a75303daebac7f66bc8b79febf624">SPI_TRANSACTION_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaf4dcd084c931287301304064bfc99c0a">spi_transaction_status_getf</a> (void)</td></tr>
<tr class="memdesc:gaf4dcd084c931287301304064bfc99c0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI transaction status from Status Register.  <a href="group___s_p_i.html#gaf4dcd084c931287301304064bfc99c0a">More...</a><br /></td></tr>
<tr class="separator:gaf4dcd084c931287301304064bfc99c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f62a9b58f2c170db50f03e6fef2b5c8"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#ga478a80db9c760d724cd8b7d32180b268">SPI_TX_FIFO_FULL_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga8f62a9b58f2c170db50f03e6fef2b5c8">spi_tx_fifo_full_status_getf</a> (void)</td></tr>
<tr class="memdesc:ga8f62a9b58f2c170db50f03e6fef2b5c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI TX FIFO Full status from FIFO Status Register.  <a href="group___s_p_i.html#ga8f62a9b58f2c170db50f03e6fef2b5c8">More...</a><br /></td></tr>
<tr class="separator:ga8f62a9b58f2c170db50f03e6fef2b5c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga491db6f52dbcf169d6d0a03f85284f47"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#ga3557fcd78222672e6ee443f2b33d8105">SPI_TX_FIFO_EMPTY_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga491db6f52dbcf169d6d0a03f85284f47">spi_tx_fifo_empty_status_getf</a> (void)</td></tr>
<tr class="memdesc:ga491db6f52dbcf169d6d0a03f85284f47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI TX FIFO Empty status from Status Register.  <a href="group___s_p_i.html#ga491db6f52dbcf169d6d0a03f85284f47">More...</a><br /></td></tr>
<tr class="separator:ga491db6f52dbcf169d6d0a03f85284f47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7863609a4d273387f5917e45a887a12a"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga7863609a4d273387f5917e45a887a12a">spi_tx_fifo_level_getf</a> (void)</td></tr>
<tr class="memdesc:ga7863609a4d273387f5917e45a887a12a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI TX FIFO level from FIFO Status Register.  <a href="group___s_p_i.html#ga7863609a4d273387f5917e45a887a12a">More...</a><br /></td></tr>
<tr class="separator:ga7863609a4d273387f5917e45a887a12a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf806b8455063dd9f89503ea7509ba570"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#gabf9aef5a173e7abe823c3421a3848387">SPI_RX_FIFO_EMPTY_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaf806b8455063dd9f89503ea7509ba570">spi_rx_fifo_empty_status_getf</a> (void)</td></tr>
<tr class="memdesc:gaf806b8455063dd9f89503ea7509ba570"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI RX FIFO Empty status from FIFO Status Register.  <a href="group___s_p_i.html#gaf806b8455063dd9f89503ea7509ba570">More...</a><br /></td></tr>
<tr class="separator:gaf806b8455063dd9f89503ea7509ba570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga887e68e3076d4ab77df85df7d25f1120"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#gaa9b5ed58be135bc39ab144d50ffe4f5e">SPI_RX_FIFO_FULL_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga887e68e3076d4ab77df85df7d25f1120">spi_rx_fifo_full_status_getf</a> (void)</td></tr>
<tr class="memdesc:ga887e68e3076d4ab77df85df7d25f1120"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI RX FIFO Full status from Status Register.  <a href="group___s_p_i.html#ga887e68e3076d4ab77df85df7d25f1120">More...</a><br /></td></tr>
<tr class="separator:ga887e68e3076d4ab77df85df7d25f1120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4c6ac44d2185a821a6b658b1045c8ed"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gae4c6ac44d2185a821a6b658b1045c8ed">spi_rx_fifo_level_getf</a> (void)</td></tr>
<tr class="memdesc:gae4c6ac44d2185a821a6b658b1045c8ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI RX FIFO level from FIFO Status Register.  <a href="group___s_p_i.html#gae4c6ac44d2185a821a6b658b1045c8ed">More...</a><br /></td></tr>
<tr class="separator:gae4c6ac44d2185a821a6b658b1045c8ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78a4d85d8b173195584b86f304675c6c"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga78a4d85d8b173195584b86f304675c6c">spi_rx_fifo_overflow_status_getf</a> (void)</td></tr>
<tr class="memdesc:ga78a4d85d8b173195584b86f304675c6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI RX FIFO overflow status from FIFO Status Register.  <a href="group___s_p_i.html#ga78a4d85d8b173195584b86f304675c6c">More...</a><br /></td></tr>
<tr class="separator:ga78a4d85d8b173195584b86f304675c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga614e8baf100185c9c240ada73b930722"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga614e8baf100185c9c240ada73b930722">spi_rx_fifo_read</a> (void)</td></tr>
<tr class="memdesc:ga614e8baf100185c9c240ada73b930722"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read RX FIFO. Read access is permitted only if SPI_RX_FIFO_EMPTY = 0.  <a href="group___s_p_i.html#ga614e8baf100185c9c240ada73b930722">More...</a><br /></td></tr>
<tr class="separator:ga614e8baf100185c9c240ada73b930722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cbe605be1746d527c92cc4e5b57d82b"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga1cbe605be1746d527c92cc4e5b57d82b">spi_tx_fifo_write</a> (uint16_t tx_data)</td></tr>
<tr class="memdesc:ga1cbe605be1746d527c92cc4e5b57d82b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write to TX FIFO. Write access is permitted only if SPI_TX_FIFO_FULL is 0.  <a href="group___s_p_i.html#ga1cbe605be1746d527c92cc4e5b57d82b">More...</a><br /></td></tr>
<tr class="separator:ga1cbe605be1746d527c92cc4e5b57d82b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9aec67eac4ed1102e33838e760c77aa"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gad9aec67eac4ed1102e33838e760c77aa">spi_cs_mode_setf</a> (<a class="el" href="group___s_p_i.html#ga2f4f8a29874ddd5df12b6b473fd8d47e">SPI_CS_MODE_CFG</a> cs_mode)</td></tr>
<tr class="memdesc:gad9aec67eac4ed1102e33838e760c77aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set CS output in master mode.  <a href="group___s_p_i.html#gad9aec67eac4ed1102e33838e760c77aa">More...</a><br /></td></tr>
<tr class="separator:gad9aec67eac4ed1102e33838e760c77aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aecf7cce3e3fc8f510d01dbec98e935"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___s_p_i.html#ga2f4f8a29874ddd5df12b6b473fd8d47e">SPI_CS_MODE_CFG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga2aecf7cce3e3fc8f510d01dbec98e935">spi_cs_mode_getf</a> (void)</td></tr>
<tr class="memdesc:ga2aecf7cce3e3fc8f510d01dbec98e935"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get CS output in master mode.  <a href="group___s_p_i.html#ga2aecf7cce3e3fc8f510d01dbec98e935">More...</a><br /></td></tr>
<tr class="separator:ga2aecf7cce3e3fc8f510d01dbec98e935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf51ca6f691995f60669f10a9c8126bea"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaf51ca6f691995f60669f10a9c8126bea">spi_tx_fifo_high_write</a> (uint16_t tx_data)</td></tr>
<tr class="memdesc:gaf51ca6f691995f60669f10a9c8126bea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write SPI_FIFO_HIGH Register. This register has to be written before the SPI_FIFO_WRITE_REG.  <a href="group___s_p_i.html#gaf51ca6f691995f60669f10a9c8126bea">More...</a><br /></td></tr>
<tr class="separator:gaf51ca6f691995f60669f10a9c8126bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c1f604c793f24f29b95674e2282fc3e"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga4c1f604c793f24f29b95674e2282fc3e">spi_rx_fifo_high_read</a> (void)</td></tr>
<tr class="memdesc:ga4c1f604c793f24f29b95674e2282fc3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read from SPI_FIFO_HIGH Register.  <a href="group___s_p_i.html#ga4c1f604c793f24f29b95674e2282fc3e">More...</a><br /></td></tr>
<tr class="separator:ga4c1f604c793f24f29b95674e2282fc3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7122894ef8ed732f5652eae42a2813f8"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga7122894ef8ed732f5652eae42a2813f8">spi_txbuffer_low_force_write</a> (uint16_t tx_data)</td></tr>
<tr class="memdesc:ga7122894ef8ed732f5652eae42a2813f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write SPI_TXBUFFER_FORCE_L_REG Register.  <a href="group___s_p_i.html#ga7122894ef8ed732f5652eae42a2813f8">More...</a><br /></td></tr>
<tr class="separator:ga7122894ef8ed732f5652eae42a2813f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb37f7952d8cfeeb7680f6bf7b50e4db"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gadb37f7952d8cfeeb7680f6bf7b50e4db">spi_txbuffer_high_force_write</a> (uint16_t tx_data)</td></tr>
<tr class="memdesc:gadb37f7952d8cfeeb7680f6bf7b50e4db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write SPI_TXBUFFER_FORCE_H_REG Register.  <a href="group___s_p_i.html#gadb37f7952d8cfeeb7680f6bf7b50e4db">More...</a><br /></td></tr>
<tr class="separator:gadb37f7952d8cfeeb7680f6bf7b50e4db"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Definition of API for the SPI Low Level Driver for DA14531 devices. </p>
<p>Copyright (C) 2018-2025 Renesas Electronics Corporation and/or its affiliates. All rights reserved. Confidential Information.</p>
<p>This software ("Software") is supplied by Renesas Electronics Corporation and/or its affiliates ("Renesas"). Renesas grants you a personal, non-exclusive, non-transferable, revocable, non-sub-licensable right and license to use the Software, solely if used in or together with Renesas products. You may make copies of this Software, provided this copyright notice and disclaimer ("Notice") is included in all such copies. Renesas reserves the right to change or discontinue the Software at any time without notice.</p>
<p>THE SOFTWARE IS PROVIDED "AS IS". RENESAS DISCLAIMS ALL WARRANTIES OF ANY KIND, WHETHER EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. TO THE MAXIMUM EXTENT PERMITTED UNDER LAW, IN NO EVENT SHALL RENESAS BE LIABLE FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE, EVEN IF RENESAS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. USE OF THIS SOFTWARE MAY BE SUBJECT TO TERMS AND CONDITIONS CONTAINED IN AN ADDITIONAL AGREEMENT BETWEEN YOU AND RENESAS. IN CASE OF CONFLICT BETWEEN THE TERMS OF THIS NOTICE AND ANY SUCH ADDITIONAL LICENSE AGREEMENT, THE TERMS OF THE AGREEMENT SHALL TAKE PRECEDENCE. BY CONTINUING TO USE THIS SOFTWARE, YOU AGREE TO THE TERMS OF THIS NOTICE.IF YOU DO NOT AGREE TO THESE TERMS, YOU ARE NOT PERMITTED TO USE THIS SOFTWARE. </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri May 9 2025 12:56:13 for DA14535 SDK6 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
