--------------- Build Started: 09/09/2024 16:18:39 Project: Half_Skeleton_V2_LED_ARRAY, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\Revanth\AppData\Local\Cypress Semiconductor\PSoC Creator\4.4" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Revanth\Documents\GitHub\AS76_FFP\AS76_FFP\Half_Skeleton_V2_LED_ARRAY.cydsn\Half_Skeleton_V2_LED_ARRAY.cyprj -d CY8C5268AXI-LP047 -s C:\Users\Revanth\Documents\GitHub\AS76_FFP\AS76_FFP\Half_Skeleton_V2_LED_ARRAY.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation...
Synthesis...
Tech Mapping...
ADD: pft.M0040: information: The following 11 pin(s) will be assigned a location by the fitter: Pin_Clock_RGB(0), Pin_MISO_PCA9959(0), Pin_MOSI_PCA9959(0), Pin_OE_PCA9959_1(0), Pin_OE_PCA9959_2(0), Pin_OE_PCA9959_3(0), Pin_OE_PCA9959_4(0), Pin_RST_PCA9959(0), Pin_SCK_PCA9959(0), Pin_SDI_RGB(0), Pin_SS_PCA9959(0)
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 09/09/2024 16:18:55 ---------------
