// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="backsub,hls_ip_2015_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.750000,HLS_SYN_LAT=35368206,HLS_SYN_TPT=none,HLS_SYN_MEM=144,HLS_SYN_DSP=119,HLS_SYN_FF=24559,HLS_SYN_LUT=35008}" *)

module backsub (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        m_axi_bgmodel_sortKey_AWVALID,
        m_axi_bgmodel_sortKey_AWREADY,
        m_axi_bgmodel_sortKey_AWADDR,
        m_axi_bgmodel_sortKey_AWID,
        m_axi_bgmodel_sortKey_AWLEN,
        m_axi_bgmodel_sortKey_AWSIZE,
        m_axi_bgmodel_sortKey_AWBURST,
        m_axi_bgmodel_sortKey_AWLOCK,
        m_axi_bgmodel_sortKey_AWCACHE,
        m_axi_bgmodel_sortKey_AWPROT,
        m_axi_bgmodel_sortKey_AWQOS,
        m_axi_bgmodel_sortKey_AWREGION,
        m_axi_bgmodel_sortKey_AWUSER,
        m_axi_bgmodel_sortKey_WVALID,
        m_axi_bgmodel_sortKey_WREADY,
        m_axi_bgmodel_sortKey_WDATA,
        m_axi_bgmodel_sortKey_WSTRB,
        m_axi_bgmodel_sortKey_WLAST,
        m_axi_bgmodel_sortKey_WID,
        m_axi_bgmodel_sortKey_WUSER,
        m_axi_bgmodel_sortKey_ARVALID,
        m_axi_bgmodel_sortKey_ARREADY,
        m_axi_bgmodel_sortKey_ARADDR,
        m_axi_bgmodel_sortKey_ARID,
        m_axi_bgmodel_sortKey_ARLEN,
        m_axi_bgmodel_sortKey_ARSIZE,
        m_axi_bgmodel_sortKey_ARBURST,
        m_axi_bgmodel_sortKey_ARLOCK,
        m_axi_bgmodel_sortKey_ARCACHE,
        m_axi_bgmodel_sortKey_ARPROT,
        m_axi_bgmodel_sortKey_ARQOS,
        m_axi_bgmodel_sortKey_ARREGION,
        m_axi_bgmodel_sortKey_ARUSER,
        m_axi_bgmodel_sortKey_RVALID,
        m_axi_bgmodel_sortKey_RREADY,
        m_axi_bgmodel_sortKey_RDATA,
        m_axi_bgmodel_sortKey_RLAST,
        m_axi_bgmodel_sortKey_RID,
        m_axi_bgmodel_sortKey_RUSER,
        m_axi_bgmodel_sortKey_RRESP,
        m_axi_bgmodel_sortKey_BVALID,
        m_axi_bgmodel_sortKey_BREADY,
        m_axi_bgmodel_sortKey_BRESP,
        m_axi_bgmodel_sortKey_BID,
        m_axi_bgmodel_sortKey_BUSER,
        m_axi_bgmodel_weight_AWVALID,
        m_axi_bgmodel_weight_AWREADY,
        m_axi_bgmodel_weight_AWADDR,
        m_axi_bgmodel_weight_AWID,
        m_axi_bgmodel_weight_AWLEN,
        m_axi_bgmodel_weight_AWSIZE,
        m_axi_bgmodel_weight_AWBURST,
        m_axi_bgmodel_weight_AWLOCK,
        m_axi_bgmodel_weight_AWCACHE,
        m_axi_bgmodel_weight_AWPROT,
        m_axi_bgmodel_weight_AWQOS,
        m_axi_bgmodel_weight_AWREGION,
        m_axi_bgmodel_weight_AWUSER,
        m_axi_bgmodel_weight_WVALID,
        m_axi_bgmodel_weight_WREADY,
        m_axi_bgmodel_weight_WDATA,
        m_axi_bgmodel_weight_WSTRB,
        m_axi_bgmodel_weight_WLAST,
        m_axi_bgmodel_weight_WID,
        m_axi_bgmodel_weight_WUSER,
        m_axi_bgmodel_weight_ARVALID,
        m_axi_bgmodel_weight_ARREADY,
        m_axi_bgmodel_weight_ARADDR,
        m_axi_bgmodel_weight_ARID,
        m_axi_bgmodel_weight_ARLEN,
        m_axi_bgmodel_weight_ARSIZE,
        m_axi_bgmodel_weight_ARBURST,
        m_axi_bgmodel_weight_ARLOCK,
        m_axi_bgmodel_weight_ARCACHE,
        m_axi_bgmodel_weight_ARPROT,
        m_axi_bgmodel_weight_ARQOS,
        m_axi_bgmodel_weight_ARREGION,
        m_axi_bgmodel_weight_ARUSER,
        m_axi_bgmodel_weight_RVALID,
        m_axi_bgmodel_weight_RREADY,
        m_axi_bgmodel_weight_RDATA,
        m_axi_bgmodel_weight_RLAST,
        m_axi_bgmodel_weight_RID,
        m_axi_bgmodel_weight_RUSER,
        m_axi_bgmodel_weight_RRESP,
        m_axi_bgmodel_weight_BVALID,
        m_axi_bgmodel_weight_BREADY,
        m_axi_bgmodel_weight_BRESP,
        m_axi_bgmodel_weight_BID,
        m_axi_bgmodel_weight_BUSER,
        m_axi_bgmodel_mean_AWVALID,
        m_axi_bgmodel_mean_AWREADY,
        m_axi_bgmodel_mean_AWADDR,
        m_axi_bgmodel_mean_AWID,
        m_axi_bgmodel_mean_AWLEN,
        m_axi_bgmodel_mean_AWSIZE,
        m_axi_bgmodel_mean_AWBURST,
        m_axi_bgmodel_mean_AWLOCK,
        m_axi_bgmodel_mean_AWCACHE,
        m_axi_bgmodel_mean_AWPROT,
        m_axi_bgmodel_mean_AWQOS,
        m_axi_bgmodel_mean_AWREGION,
        m_axi_bgmodel_mean_AWUSER,
        m_axi_bgmodel_mean_WVALID,
        m_axi_bgmodel_mean_WREADY,
        m_axi_bgmodel_mean_WDATA,
        m_axi_bgmodel_mean_WSTRB,
        m_axi_bgmodel_mean_WLAST,
        m_axi_bgmodel_mean_WID,
        m_axi_bgmodel_mean_WUSER,
        m_axi_bgmodel_mean_ARVALID,
        m_axi_bgmodel_mean_ARREADY,
        m_axi_bgmodel_mean_ARADDR,
        m_axi_bgmodel_mean_ARID,
        m_axi_bgmodel_mean_ARLEN,
        m_axi_bgmodel_mean_ARSIZE,
        m_axi_bgmodel_mean_ARBURST,
        m_axi_bgmodel_mean_ARLOCK,
        m_axi_bgmodel_mean_ARCACHE,
        m_axi_bgmodel_mean_ARPROT,
        m_axi_bgmodel_mean_ARQOS,
        m_axi_bgmodel_mean_ARREGION,
        m_axi_bgmodel_mean_ARUSER,
        m_axi_bgmodel_mean_RVALID,
        m_axi_bgmodel_mean_RREADY,
        m_axi_bgmodel_mean_RDATA,
        m_axi_bgmodel_mean_RLAST,
        m_axi_bgmodel_mean_RID,
        m_axi_bgmodel_mean_RUSER,
        m_axi_bgmodel_mean_RRESP,
        m_axi_bgmodel_mean_BVALID,
        m_axi_bgmodel_mean_BREADY,
        m_axi_bgmodel_mean_BRESP,
        m_axi_bgmodel_mean_BID,
        m_axi_bgmodel_mean_BUSER,
        m_axi_bgmodel_var_AWVALID,
        m_axi_bgmodel_var_AWREADY,
        m_axi_bgmodel_var_AWADDR,
        m_axi_bgmodel_var_AWID,
        m_axi_bgmodel_var_AWLEN,
        m_axi_bgmodel_var_AWSIZE,
        m_axi_bgmodel_var_AWBURST,
        m_axi_bgmodel_var_AWLOCK,
        m_axi_bgmodel_var_AWCACHE,
        m_axi_bgmodel_var_AWPROT,
        m_axi_bgmodel_var_AWQOS,
        m_axi_bgmodel_var_AWREGION,
        m_axi_bgmodel_var_AWUSER,
        m_axi_bgmodel_var_WVALID,
        m_axi_bgmodel_var_WREADY,
        m_axi_bgmodel_var_WDATA,
        m_axi_bgmodel_var_WSTRB,
        m_axi_bgmodel_var_WLAST,
        m_axi_bgmodel_var_WID,
        m_axi_bgmodel_var_WUSER,
        m_axi_bgmodel_var_ARVALID,
        m_axi_bgmodel_var_ARREADY,
        m_axi_bgmodel_var_ARADDR,
        m_axi_bgmodel_var_ARID,
        m_axi_bgmodel_var_ARLEN,
        m_axi_bgmodel_var_ARSIZE,
        m_axi_bgmodel_var_ARBURST,
        m_axi_bgmodel_var_ARLOCK,
        m_axi_bgmodel_var_ARCACHE,
        m_axi_bgmodel_var_ARPROT,
        m_axi_bgmodel_var_ARQOS,
        m_axi_bgmodel_var_ARREGION,
        m_axi_bgmodel_var_ARUSER,
        m_axi_bgmodel_var_RVALID,
        m_axi_bgmodel_var_RREADY,
        m_axi_bgmodel_var_RDATA,
        m_axi_bgmodel_var_RLAST,
        m_axi_bgmodel_var_RID,
        m_axi_bgmodel_var_RUSER,
        m_axi_bgmodel_var_RRESP,
        m_axi_bgmodel_var_BVALID,
        m_axi_bgmodel_var_BREADY,
        m_axi_bgmodel_var_BRESP,
        m_axi_bgmodel_var_BID,
        m_axi_bgmodel_var_BUSER,
        s_axi_AXILiteS_AWVALID,
        s_axi_AXILiteS_AWREADY,
        s_axi_AXILiteS_AWADDR,
        s_axi_AXILiteS_WVALID,
        s_axi_AXILiteS_WREADY,
        s_axi_AXILiteS_WDATA,
        s_axi_AXILiteS_WSTRB,
        s_axi_AXILiteS_ARVALID,
        s_axi_AXILiteS_ARREADY,
        s_axi_AXILiteS_ARADDR,
        s_axi_AXILiteS_RVALID,
        s_axi_AXILiteS_RREADY,
        s_axi_AXILiteS_RDATA,
        s_axi_AXILiteS_RRESP,
        s_axi_AXILiteS_BVALID,
        s_axi_AXILiteS_BREADY,
        s_axi_AXILiteS_BRESP,
        s_axi_CRTL_BUS_AWVALID,
        s_axi_CRTL_BUS_AWREADY,
        s_axi_CRTL_BUS_AWADDR,
        s_axi_CRTL_BUS_WVALID,
        s_axi_CRTL_BUS_WREADY,
        s_axi_CRTL_BUS_WDATA,
        s_axi_CRTL_BUS_WSTRB,
        s_axi_CRTL_BUS_ARVALID,
        s_axi_CRTL_BUS_ARREADY,
        s_axi_CRTL_BUS_ARADDR,
        s_axi_CRTL_BUS_RVALID,
        s_axi_CRTL_BUS_RREADY,
        s_axi_CRTL_BUS_RDATA,
        s_axi_CRTL_BUS_RRESP,
        s_axi_CRTL_BUS_BVALID,
        s_axi_CRTL_BUS_BREADY,
        s_axi_CRTL_BUS_BRESP
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 80'b1;
parameter    ap_ST_st2_fsm_1 = 80'b10;
parameter    ap_ST_st3_fsm_2 = 80'b100;
parameter    ap_ST_st4_fsm_3 = 80'b1000;
parameter    ap_ST_st5_fsm_4 = 80'b10000;
parameter    ap_ST_st6_fsm_5 = 80'b100000;
parameter    ap_ST_st7_fsm_6 = 80'b1000000;
parameter    ap_ST_st8_fsm_7 = 80'b10000000;
parameter    ap_ST_st9_fsm_8 = 80'b100000000;
parameter    ap_ST_st10_fsm_9 = 80'b1000000000;
parameter    ap_ST_st11_fsm_10 = 80'b10000000000;
parameter    ap_ST_st12_fsm_11 = 80'b100000000000;
parameter    ap_ST_st13_fsm_12 = 80'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 80'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 80'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 80'b1000000000000000;
parameter    ap_ST_st17_fsm_16 = 80'b10000000000000000;
parameter    ap_ST_st18_fsm_17 = 80'b100000000000000000;
parameter    ap_ST_st19_fsm_18 = 80'b1000000000000000000;
parameter    ap_ST_st20_fsm_19 = 80'b10000000000000000000;
parameter    ap_ST_st21_fsm_20 = 80'b100000000000000000000;
parameter    ap_ST_st22_fsm_21 = 80'b1000000000000000000000;
parameter    ap_ST_st23_fsm_22 = 80'b10000000000000000000000;
parameter    ap_ST_st24_fsm_23 = 80'b100000000000000000000000;
parameter    ap_ST_st25_fsm_24 = 80'b1000000000000000000000000;
parameter    ap_ST_st26_fsm_25 = 80'b10000000000000000000000000;
parameter    ap_ST_st27_fsm_26 = 80'b100000000000000000000000000;
parameter    ap_ST_st28_fsm_27 = 80'b1000000000000000000000000000;
parameter    ap_ST_st29_fsm_28 = 80'b10000000000000000000000000000;
parameter    ap_ST_st30_fsm_29 = 80'b100000000000000000000000000000;
parameter    ap_ST_st31_fsm_30 = 80'b1000000000000000000000000000000;
parameter    ap_ST_st32_fsm_31 = 80'b10000000000000000000000000000000;
parameter    ap_ST_st33_fsm_32 = 80'b100000000000000000000000000000000;
parameter    ap_ST_st34_fsm_33 = 80'b1000000000000000000000000000000000;
parameter    ap_ST_st35_fsm_34 = 80'b10000000000000000000000000000000000;
parameter    ap_ST_st36_fsm_35 = 80'b100000000000000000000000000000000000;
parameter    ap_ST_st37_fsm_36 = 80'b1000000000000000000000000000000000000;
parameter    ap_ST_st38_fsm_37 = 80'b10000000000000000000000000000000000000;
parameter    ap_ST_st39_fsm_38 = 80'b100000000000000000000000000000000000000;
parameter    ap_ST_st40_fsm_39 = 80'b1000000000000000000000000000000000000000;
parameter    ap_ST_st41_fsm_40 = 80'b10000000000000000000000000000000000000000;
parameter    ap_ST_st42_fsm_41 = 80'b100000000000000000000000000000000000000000;
parameter    ap_ST_st43_fsm_42 = 80'b1000000000000000000000000000000000000000000;
parameter    ap_ST_st44_fsm_43 = 80'b10000000000000000000000000000000000000000000;
parameter    ap_ST_st45_fsm_44 = 80'b100000000000000000000000000000000000000000000;
parameter    ap_ST_st46_fsm_45 = 80'b1000000000000000000000000000000000000000000000;
parameter    ap_ST_st47_fsm_46 = 80'b10000000000000000000000000000000000000000000000;
parameter    ap_ST_st48_fsm_47 = 80'b100000000000000000000000000000000000000000000000;
parameter    ap_ST_st49_fsm_48 = 80'b1000000000000000000000000000000000000000000000000;
parameter    ap_ST_st50_fsm_49 = 80'b10000000000000000000000000000000000000000000000000;
parameter    ap_ST_st51_fsm_50 = 80'b100000000000000000000000000000000000000000000000000;
parameter    ap_ST_st52_fsm_51 = 80'b1000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st53_fsm_52 = 80'b10000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st54_fsm_53 = 80'b100000000000000000000000000000000000000000000000000000;
parameter    ap_ST_pp0_stg0_fsm_54 = 80'b1000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st73_fsm_55 = 80'b10000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st74_fsm_56 = 80'b100000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st75_fsm_57 = 80'b1000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st76_fsm_58 = 80'b10000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st77_fsm_59 = 80'b100000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st78_fsm_60 = 80'b1000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st79_fsm_61 = 80'b10000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st80_fsm_62 = 80'b100000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_pp1_stg0_fsm_63 = 80'b1000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st98_fsm_64 = 80'b10000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st99_fsm_65 = 80'b100000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st100_fsm_66 = 80'b1000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st101_fsm_67 = 80'b10000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_pp2_stg0_fsm_68 = 80'b100000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st121_fsm_69 = 80'b1000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st122_fsm_70 = 80'b10000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st123_fsm_71 = 80'b100000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st124_fsm_72 = 80'b1000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st125_fsm_73 = 80'b10000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_pp3_stg0_fsm_74 = 80'b100000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st146_fsm_75 = 80'b1000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st147_fsm_76 = 80'b10000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st148_fsm_77 = 80'b100000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st149_fsm_78 = 80'b1000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st150_fsm_79 = 80'b10000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    C_S_AXI_AXILITES_DATA_WIDTH = 32;
parameter    ap_const_int64_8 = 8;
parameter    C_S_AXI_AXILITES_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_CRTL_BUS_DATA_WIDTH = 32;
parameter    C_S_AXI_CRTL_BUS_ADDR_WIDTH = 5;
parameter    C_M_AXI_GMEM_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_ADDR_WIDTH = 32;
parameter    C_M_AXI_GMEM_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_BGMODEL_SORTKEY_ID_WIDTH = 1;
parameter    C_M_AXI_BGMODEL_SORTKEY_ADDR_WIDTH = 32;
parameter    C_M_AXI_BGMODEL_SORTKEY_DATA_WIDTH = 32;
parameter    C_M_AXI_BGMODEL_SORTKEY_AWUSER_WIDTH = 1;
parameter    C_M_AXI_BGMODEL_SORTKEY_ARUSER_WIDTH = 1;
parameter    C_M_AXI_BGMODEL_SORTKEY_WUSER_WIDTH = 1;
parameter    C_M_AXI_BGMODEL_SORTKEY_RUSER_WIDTH = 1;
parameter    C_M_AXI_BGMODEL_SORTKEY_BUSER_WIDTH = 1;
parameter    C_M_AXI_BGMODEL_SORTKEY_TARGET_ADDR = 0;
parameter    C_M_AXI_BGMODEL_SORTKEY_USER_VALUE = 0;
parameter    C_M_AXI_BGMODEL_SORTKEY_PROT_VALUE = 0;
parameter    C_M_AXI_BGMODEL_SORTKEY_CACHE_VALUE = 3;
parameter    C_M_AXI_BGMODEL_WEIGHT_ID_WIDTH = 1;
parameter    C_M_AXI_BGMODEL_WEIGHT_ADDR_WIDTH = 32;
parameter    C_M_AXI_BGMODEL_WEIGHT_DATA_WIDTH = 32;
parameter    C_M_AXI_BGMODEL_WEIGHT_AWUSER_WIDTH = 1;
parameter    C_M_AXI_BGMODEL_WEIGHT_ARUSER_WIDTH = 1;
parameter    C_M_AXI_BGMODEL_WEIGHT_WUSER_WIDTH = 1;
parameter    C_M_AXI_BGMODEL_WEIGHT_RUSER_WIDTH = 1;
parameter    C_M_AXI_BGMODEL_WEIGHT_BUSER_WIDTH = 1;
parameter    C_M_AXI_BGMODEL_WEIGHT_TARGET_ADDR = 0;
parameter    C_M_AXI_BGMODEL_WEIGHT_USER_VALUE = 0;
parameter    C_M_AXI_BGMODEL_WEIGHT_PROT_VALUE = 0;
parameter    C_M_AXI_BGMODEL_WEIGHT_CACHE_VALUE = 3;
parameter    C_M_AXI_BGMODEL_MEAN_ID_WIDTH = 1;
parameter    C_M_AXI_BGMODEL_MEAN_ADDR_WIDTH = 32;
parameter    C_M_AXI_BGMODEL_MEAN_DATA_WIDTH = 32;
parameter    C_M_AXI_BGMODEL_MEAN_AWUSER_WIDTH = 1;
parameter    C_M_AXI_BGMODEL_MEAN_ARUSER_WIDTH = 1;
parameter    C_M_AXI_BGMODEL_MEAN_WUSER_WIDTH = 1;
parameter    C_M_AXI_BGMODEL_MEAN_RUSER_WIDTH = 1;
parameter    C_M_AXI_BGMODEL_MEAN_BUSER_WIDTH = 1;
parameter    C_M_AXI_BGMODEL_MEAN_TARGET_ADDR = 0;
parameter    C_M_AXI_BGMODEL_MEAN_USER_VALUE = 0;
parameter    C_M_AXI_BGMODEL_MEAN_PROT_VALUE = 0;
parameter    C_M_AXI_BGMODEL_MEAN_CACHE_VALUE = 3;
parameter    C_M_AXI_BGMODEL_VAR_ID_WIDTH = 1;
parameter    C_M_AXI_BGMODEL_VAR_ADDR_WIDTH = 32;
parameter    C_M_AXI_BGMODEL_VAR_DATA_WIDTH = 32;
parameter    C_M_AXI_BGMODEL_VAR_AWUSER_WIDTH = 1;
parameter    C_M_AXI_BGMODEL_VAR_ARUSER_WIDTH = 1;
parameter    C_M_AXI_BGMODEL_VAR_WUSER_WIDTH = 1;
parameter    C_M_AXI_BGMODEL_VAR_RUSER_WIDTH = 1;
parameter    C_M_AXI_BGMODEL_VAR_BUSER_WIDTH = 1;
parameter    C_M_AXI_BGMODEL_VAR_TARGET_ADDR = 0;
parameter    C_M_AXI_BGMODEL_VAR_USER_VALUE = 0;
parameter    C_M_AXI_BGMODEL_VAR_PROT_VALUE = 0;
parameter    C_M_AXI_BGMODEL_VAR_CACHE_VALUE = 3;
parameter    ap_const_lv32_36 = 32'b110110;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_44 = 32'b1000100;
parameter    ap_const_lv32_4A = 32'b1001010;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_2C = 32'b101100;
parameter    ap_const_lv32_2D = 32'b101101;
parameter    ap_const_lv32_2E = 32'b101110;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_37 = 32'b110111;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_const_lv32_41 = 32'b1000001;
parameter    ap_const_lv32_35 = 32'b110101;
parameter    ap_const_lv32_3E = 32'b111110;
parameter    ap_const_lv32_43 = 32'b1000011;
parameter    ap_const_lv32_49 = 32'b1001001;
parameter    ap_const_lv18_0 = 18'b000000000000000000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv32_4F = 32'b1001111;
parameter    ap_const_lv14_0 = 14'b00000000000000;
parameter    ap_const_lv29_0 = 29'b00000000000000000000000000000;
parameter    ap_const_lv13_0 = 13'b0000000000000;
parameter    ap_const_lv27_0 = 27'b000000000000000000000000000;
parameter    ap_const_lv32_42 = 32'b1000010;
parameter    ap_const_lv32_25800 = 32'b100101100000000000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv32_3C00 = 32'b11110000000000;
parameter    ap_const_lv32_38 = 32'b111000;
parameter    ap_const_lv32_1E00 = 32'b1111000000000;
parameter    ap_const_lv4_6 = 4'b110;
parameter    ap_const_lv4_5 = 4'b101;
parameter    ap_const_lv4_4 = 4'b100;
parameter    ap_const_lv4_3 = 4'b11;
parameter    ap_const_lv4_2 = 4'b10;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv32_3F800000 = 32'b111111100000000000000000000000;
parameter    ap_const_lv64_3FF0000000000000 = 64'b11111111110000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv23_0 = 23'b00000000000000000000000;
parameter    ap_const_lv18_25800 = 18'b100101100000000000;
parameter    ap_const_lv18_1 = 18'b1;
parameter    ap_const_lv32_C8 = 32'b11001000;
parameter    ap_const_lv64_4069000000000000 = 64'b100000001101001000000000000000000000000000000000000000000000000;
parameter    ap_const_lv4_A = 4'b1010;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv14_3C00 = 14'b11110000000000;
parameter    ap_const_lv14_1 = 14'b1;
parameter    ap_const_lv29_4445 = 29'b100010001000101;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv14_780 = 14'b11110000000;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv13_1E00 = 13'b1111000000000;
parameter    ap_const_lv13_1 = 13'b1;
parameter    ap_const_lv27_2223 = 27'b10001000100011;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv13_3C0 = 13'b1111000000;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv5_3 = 5'b11;
parameter    ap_true = 1'b1;
parameter    C_S_AXI_AXILITES_WSTRB_WIDTH = (C_S_AXI_AXILITES_DATA_WIDTH / ap_const_int64_8);
parameter    C_S_AXI_WSTRB_WIDTH = (C_S_AXI_DATA_WIDTH / ap_const_int64_8);
parameter    C_S_AXI_CRTL_BUS_WSTRB_WIDTH = (C_S_AXI_CRTL_BUS_DATA_WIDTH / ap_const_int64_8);
parameter    C_M_AXI_GMEM_WSTRB_WIDTH = (C_M_AXI_GMEM_DATA_WIDTH / ap_const_int64_8);
parameter    C_M_AXI_WSTRB_WIDTH = (C_M_AXI_DATA_WIDTH / ap_const_int64_8);
parameter    C_M_AXI_BGMODEL_SORTKEY_WSTRB_WIDTH = (C_M_AXI_BGMODEL_SORTKEY_DATA_WIDTH / ap_const_int64_8);
parameter    C_M_AXI_BGMODEL_WEIGHT_WSTRB_WIDTH = (C_M_AXI_BGMODEL_WEIGHT_DATA_WIDTH / ap_const_int64_8);
parameter    C_M_AXI_BGMODEL_MEAN_WSTRB_WIDTH = (C_M_AXI_BGMODEL_MEAN_DATA_WIDTH / ap_const_int64_8);
parameter    C_M_AXI_BGMODEL_VAR_WSTRB_WIDTH = (C_M_AXI_BGMODEL_VAR_DATA_WIDTH / ap_const_int64_8);

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1 : 0] m_axi_gmem_AWADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1 : 0] m_axi_gmem_AWID;
output  [7:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [C_M_AXI_GMEM_AWUSER_WIDTH - 1 : 0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [C_M_AXI_GMEM_DATA_WIDTH - 1 : 0] m_axi_gmem_WDATA;
output  [C_M_AXI_GMEM_WSTRB_WIDTH - 1 : 0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [C_M_AXI_GMEM_ID_WIDTH - 1 : 0] m_axi_gmem_WID;
output  [C_M_AXI_GMEM_WUSER_WIDTH - 1 : 0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1 : 0] m_axi_gmem_ARADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1 : 0] m_axi_gmem_ARID;
output  [7:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [C_M_AXI_GMEM_ARUSER_WIDTH - 1 : 0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [C_M_AXI_GMEM_DATA_WIDTH - 1 : 0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [C_M_AXI_GMEM_ID_WIDTH - 1 : 0] m_axi_gmem_RID;
input  [C_M_AXI_GMEM_RUSER_WIDTH - 1 : 0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [C_M_AXI_GMEM_ID_WIDTH - 1 : 0] m_axi_gmem_BID;
input  [C_M_AXI_GMEM_BUSER_WIDTH - 1 : 0] m_axi_gmem_BUSER;
output   m_axi_bgmodel_sortKey_AWVALID;
input   m_axi_bgmodel_sortKey_AWREADY;
output  [C_M_AXI_BGMODEL_SORTKEY_ADDR_WIDTH - 1 : 0] m_axi_bgmodel_sortKey_AWADDR;
output  [C_M_AXI_BGMODEL_SORTKEY_ID_WIDTH - 1 : 0] m_axi_bgmodel_sortKey_AWID;
output  [7:0] m_axi_bgmodel_sortKey_AWLEN;
output  [2:0] m_axi_bgmodel_sortKey_AWSIZE;
output  [1:0] m_axi_bgmodel_sortKey_AWBURST;
output  [1:0] m_axi_bgmodel_sortKey_AWLOCK;
output  [3:0] m_axi_bgmodel_sortKey_AWCACHE;
output  [2:0] m_axi_bgmodel_sortKey_AWPROT;
output  [3:0] m_axi_bgmodel_sortKey_AWQOS;
output  [3:0] m_axi_bgmodel_sortKey_AWREGION;
output  [C_M_AXI_BGMODEL_SORTKEY_AWUSER_WIDTH - 1 : 0] m_axi_bgmodel_sortKey_AWUSER;
output   m_axi_bgmodel_sortKey_WVALID;
input   m_axi_bgmodel_sortKey_WREADY;
output  [C_M_AXI_BGMODEL_SORTKEY_DATA_WIDTH - 1 : 0] m_axi_bgmodel_sortKey_WDATA;
output  [C_M_AXI_BGMODEL_SORTKEY_WSTRB_WIDTH - 1 : 0] m_axi_bgmodel_sortKey_WSTRB;
output   m_axi_bgmodel_sortKey_WLAST;
output  [C_M_AXI_BGMODEL_SORTKEY_ID_WIDTH - 1 : 0] m_axi_bgmodel_sortKey_WID;
output  [C_M_AXI_BGMODEL_SORTKEY_WUSER_WIDTH - 1 : 0] m_axi_bgmodel_sortKey_WUSER;
output   m_axi_bgmodel_sortKey_ARVALID;
input   m_axi_bgmodel_sortKey_ARREADY;
output  [C_M_AXI_BGMODEL_SORTKEY_ADDR_WIDTH - 1 : 0] m_axi_bgmodel_sortKey_ARADDR;
output  [C_M_AXI_BGMODEL_SORTKEY_ID_WIDTH - 1 : 0] m_axi_bgmodel_sortKey_ARID;
output  [7:0] m_axi_bgmodel_sortKey_ARLEN;
output  [2:0] m_axi_bgmodel_sortKey_ARSIZE;
output  [1:0] m_axi_bgmodel_sortKey_ARBURST;
output  [1:0] m_axi_bgmodel_sortKey_ARLOCK;
output  [3:0] m_axi_bgmodel_sortKey_ARCACHE;
output  [2:0] m_axi_bgmodel_sortKey_ARPROT;
output  [3:0] m_axi_bgmodel_sortKey_ARQOS;
output  [3:0] m_axi_bgmodel_sortKey_ARREGION;
output  [C_M_AXI_BGMODEL_SORTKEY_ARUSER_WIDTH - 1 : 0] m_axi_bgmodel_sortKey_ARUSER;
input   m_axi_bgmodel_sortKey_RVALID;
output   m_axi_bgmodel_sortKey_RREADY;
input  [C_M_AXI_BGMODEL_SORTKEY_DATA_WIDTH - 1 : 0] m_axi_bgmodel_sortKey_RDATA;
input   m_axi_bgmodel_sortKey_RLAST;
input  [C_M_AXI_BGMODEL_SORTKEY_ID_WIDTH - 1 : 0] m_axi_bgmodel_sortKey_RID;
input  [C_M_AXI_BGMODEL_SORTKEY_RUSER_WIDTH - 1 : 0] m_axi_bgmodel_sortKey_RUSER;
input  [1:0] m_axi_bgmodel_sortKey_RRESP;
input   m_axi_bgmodel_sortKey_BVALID;
output   m_axi_bgmodel_sortKey_BREADY;
input  [1:0] m_axi_bgmodel_sortKey_BRESP;
input  [C_M_AXI_BGMODEL_SORTKEY_ID_WIDTH - 1 : 0] m_axi_bgmodel_sortKey_BID;
input  [C_M_AXI_BGMODEL_SORTKEY_BUSER_WIDTH - 1 : 0] m_axi_bgmodel_sortKey_BUSER;
output   m_axi_bgmodel_weight_AWVALID;
input   m_axi_bgmodel_weight_AWREADY;
output  [C_M_AXI_BGMODEL_WEIGHT_ADDR_WIDTH - 1 : 0] m_axi_bgmodel_weight_AWADDR;
output  [C_M_AXI_BGMODEL_WEIGHT_ID_WIDTH - 1 : 0] m_axi_bgmodel_weight_AWID;
output  [7:0] m_axi_bgmodel_weight_AWLEN;
output  [2:0] m_axi_bgmodel_weight_AWSIZE;
output  [1:0] m_axi_bgmodel_weight_AWBURST;
output  [1:0] m_axi_bgmodel_weight_AWLOCK;
output  [3:0] m_axi_bgmodel_weight_AWCACHE;
output  [2:0] m_axi_bgmodel_weight_AWPROT;
output  [3:0] m_axi_bgmodel_weight_AWQOS;
output  [3:0] m_axi_bgmodel_weight_AWREGION;
output  [C_M_AXI_BGMODEL_WEIGHT_AWUSER_WIDTH - 1 : 0] m_axi_bgmodel_weight_AWUSER;
output   m_axi_bgmodel_weight_WVALID;
input   m_axi_bgmodel_weight_WREADY;
output  [C_M_AXI_BGMODEL_WEIGHT_DATA_WIDTH - 1 : 0] m_axi_bgmodel_weight_WDATA;
output  [C_M_AXI_BGMODEL_WEIGHT_WSTRB_WIDTH - 1 : 0] m_axi_bgmodel_weight_WSTRB;
output   m_axi_bgmodel_weight_WLAST;
output  [C_M_AXI_BGMODEL_WEIGHT_ID_WIDTH - 1 : 0] m_axi_bgmodel_weight_WID;
output  [C_M_AXI_BGMODEL_WEIGHT_WUSER_WIDTH - 1 : 0] m_axi_bgmodel_weight_WUSER;
output   m_axi_bgmodel_weight_ARVALID;
input   m_axi_bgmodel_weight_ARREADY;
output  [C_M_AXI_BGMODEL_WEIGHT_ADDR_WIDTH - 1 : 0] m_axi_bgmodel_weight_ARADDR;
output  [C_M_AXI_BGMODEL_WEIGHT_ID_WIDTH - 1 : 0] m_axi_bgmodel_weight_ARID;
output  [7:0] m_axi_bgmodel_weight_ARLEN;
output  [2:0] m_axi_bgmodel_weight_ARSIZE;
output  [1:0] m_axi_bgmodel_weight_ARBURST;
output  [1:0] m_axi_bgmodel_weight_ARLOCK;
output  [3:0] m_axi_bgmodel_weight_ARCACHE;
output  [2:0] m_axi_bgmodel_weight_ARPROT;
output  [3:0] m_axi_bgmodel_weight_ARQOS;
output  [3:0] m_axi_bgmodel_weight_ARREGION;
output  [C_M_AXI_BGMODEL_WEIGHT_ARUSER_WIDTH - 1 : 0] m_axi_bgmodel_weight_ARUSER;
input   m_axi_bgmodel_weight_RVALID;
output   m_axi_bgmodel_weight_RREADY;
input  [C_M_AXI_BGMODEL_WEIGHT_DATA_WIDTH - 1 : 0] m_axi_bgmodel_weight_RDATA;
input   m_axi_bgmodel_weight_RLAST;
input  [C_M_AXI_BGMODEL_WEIGHT_ID_WIDTH - 1 : 0] m_axi_bgmodel_weight_RID;
input  [C_M_AXI_BGMODEL_WEIGHT_RUSER_WIDTH - 1 : 0] m_axi_bgmodel_weight_RUSER;
input  [1:0] m_axi_bgmodel_weight_RRESP;
input   m_axi_bgmodel_weight_BVALID;
output   m_axi_bgmodel_weight_BREADY;
input  [1:0] m_axi_bgmodel_weight_BRESP;
input  [C_M_AXI_BGMODEL_WEIGHT_ID_WIDTH - 1 : 0] m_axi_bgmodel_weight_BID;
input  [C_M_AXI_BGMODEL_WEIGHT_BUSER_WIDTH - 1 : 0] m_axi_bgmodel_weight_BUSER;
output   m_axi_bgmodel_mean_AWVALID;
input   m_axi_bgmodel_mean_AWREADY;
output  [C_M_AXI_BGMODEL_MEAN_ADDR_WIDTH - 1 : 0] m_axi_bgmodel_mean_AWADDR;
output  [C_M_AXI_BGMODEL_MEAN_ID_WIDTH - 1 : 0] m_axi_bgmodel_mean_AWID;
output  [7:0] m_axi_bgmodel_mean_AWLEN;
output  [2:0] m_axi_bgmodel_mean_AWSIZE;
output  [1:0] m_axi_bgmodel_mean_AWBURST;
output  [1:0] m_axi_bgmodel_mean_AWLOCK;
output  [3:0] m_axi_bgmodel_mean_AWCACHE;
output  [2:0] m_axi_bgmodel_mean_AWPROT;
output  [3:0] m_axi_bgmodel_mean_AWQOS;
output  [3:0] m_axi_bgmodel_mean_AWREGION;
output  [C_M_AXI_BGMODEL_MEAN_AWUSER_WIDTH - 1 : 0] m_axi_bgmodel_mean_AWUSER;
output   m_axi_bgmodel_mean_WVALID;
input   m_axi_bgmodel_mean_WREADY;
output  [C_M_AXI_BGMODEL_MEAN_DATA_WIDTH - 1 : 0] m_axi_bgmodel_mean_WDATA;
output  [C_M_AXI_BGMODEL_MEAN_WSTRB_WIDTH - 1 : 0] m_axi_bgmodel_mean_WSTRB;
output   m_axi_bgmodel_mean_WLAST;
output  [C_M_AXI_BGMODEL_MEAN_ID_WIDTH - 1 : 0] m_axi_bgmodel_mean_WID;
output  [C_M_AXI_BGMODEL_MEAN_WUSER_WIDTH - 1 : 0] m_axi_bgmodel_mean_WUSER;
output   m_axi_bgmodel_mean_ARVALID;
input   m_axi_bgmodel_mean_ARREADY;
output  [C_M_AXI_BGMODEL_MEAN_ADDR_WIDTH - 1 : 0] m_axi_bgmodel_mean_ARADDR;
output  [C_M_AXI_BGMODEL_MEAN_ID_WIDTH - 1 : 0] m_axi_bgmodel_mean_ARID;
output  [7:0] m_axi_bgmodel_mean_ARLEN;
output  [2:0] m_axi_bgmodel_mean_ARSIZE;
output  [1:0] m_axi_bgmodel_mean_ARBURST;
output  [1:0] m_axi_bgmodel_mean_ARLOCK;
output  [3:0] m_axi_bgmodel_mean_ARCACHE;
output  [2:0] m_axi_bgmodel_mean_ARPROT;
output  [3:0] m_axi_bgmodel_mean_ARQOS;
output  [3:0] m_axi_bgmodel_mean_ARREGION;
output  [C_M_AXI_BGMODEL_MEAN_ARUSER_WIDTH - 1 : 0] m_axi_bgmodel_mean_ARUSER;
input   m_axi_bgmodel_mean_RVALID;
output   m_axi_bgmodel_mean_RREADY;
input  [C_M_AXI_BGMODEL_MEAN_DATA_WIDTH - 1 : 0] m_axi_bgmodel_mean_RDATA;
input   m_axi_bgmodel_mean_RLAST;
input  [C_M_AXI_BGMODEL_MEAN_ID_WIDTH - 1 : 0] m_axi_bgmodel_mean_RID;
input  [C_M_AXI_BGMODEL_MEAN_RUSER_WIDTH - 1 : 0] m_axi_bgmodel_mean_RUSER;
input  [1:0] m_axi_bgmodel_mean_RRESP;
input   m_axi_bgmodel_mean_BVALID;
output   m_axi_bgmodel_mean_BREADY;
input  [1:0] m_axi_bgmodel_mean_BRESP;
input  [C_M_AXI_BGMODEL_MEAN_ID_WIDTH - 1 : 0] m_axi_bgmodel_mean_BID;
input  [C_M_AXI_BGMODEL_MEAN_BUSER_WIDTH - 1 : 0] m_axi_bgmodel_mean_BUSER;
output   m_axi_bgmodel_var_AWVALID;
input   m_axi_bgmodel_var_AWREADY;
output  [C_M_AXI_BGMODEL_VAR_ADDR_WIDTH - 1 : 0] m_axi_bgmodel_var_AWADDR;
output  [C_M_AXI_BGMODEL_VAR_ID_WIDTH - 1 : 0] m_axi_bgmodel_var_AWID;
output  [7:0] m_axi_bgmodel_var_AWLEN;
output  [2:0] m_axi_bgmodel_var_AWSIZE;
output  [1:0] m_axi_bgmodel_var_AWBURST;
output  [1:0] m_axi_bgmodel_var_AWLOCK;
output  [3:0] m_axi_bgmodel_var_AWCACHE;
output  [2:0] m_axi_bgmodel_var_AWPROT;
output  [3:0] m_axi_bgmodel_var_AWQOS;
output  [3:0] m_axi_bgmodel_var_AWREGION;
output  [C_M_AXI_BGMODEL_VAR_AWUSER_WIDTH - 1 : 0] m_axi_bgmodel_var_AWUSER;
output   m_axi_bgmodel_var_WVALID;
input   m_axi_bgmodel_var_WREADY;
output  [C_M_AXI_BGMODEL_VAR_DATA_WIDTH - 1 : 0] m_axi_bgmodel_var_WDATA;
output  [C_M_AXI_BGMODEL_VAR_WSTRB_WIDTH - 1 : 0] m_axi_bgmodel_var_WSTRB;
output   m_axi_bgmodel_var_WLAST;
output  [C_M_AXI_BGMODEL_VAR_ID_WIDTH - 1 : 0] m_axi_bgmodel_var_WID;
output  [C_M_AXI_BGMODEL_VAR_WUSER_WIDTH - 1 : 0] m_axi_bgmodel_var_WUSER;
output   m_axi_bgmodel_var_ARVALID;
input   m_axi_bgmodel_var_ARREADY;
output  [C_M_AXI_BGMODEL_VAR_ADDR_WIDTH - 1 : 0] m_axi_bgmodel_var_ARADDR;
output  [C_M_AXI_BGMODEL_VAR_ID_WIDTH - 1 : 0] m_axi_bgmodel_var_ARID;
output  [7:0] m_axi_bgmodel_var_ARLEN;
output  [2:0] m_axi_bgmodel_var_ARSIZE;
output  [1:0] m_axi_bgmodel_var_ARBURST;
output  [1:0] m_axi_bgmodel_var_ARLOCK;
output  [3:0] m_axi_bgmodel_var_ARCACHE;
output  [2:0] m_axi_bgmodel_var_ARPROT;
output  [3:0] m_axi_bgmodel_var_ARQOS;
output  [3:0] m_axi_bgmodel_var_ARREGION;
output  [C_M_AXI_BGMODEL_VAR_ARUSER_WIDTH - 1 : 0] m_axi_bgmodel_var_ARUSER;
input   m_axi_bgmodel_var_RVALID;
output   m_axi_bgmodel_var_RREADY;
input  [C_M_AXI_BGMODEL_VAR_DATA_WIDTH - 1 : 0] m_axi_bgmodel_var_RDATA;
input   m_axi_bgmodel_var_RLAST;
input  [C_M_AXI_BGMODEL_VAR_ID_WIDTH - 1 : 0] m_axi_bgmodel_var_RID;
input  [C_M_AXI_BGMODEL_VAR_RUSER_WIDTH - 1 : 0] m_axi_bgmodel_var_RUSER;
input  [1:0] m_axi_bgmodel_var_RRESP;
input   m_axi_bgmodel_var_BVALID;
output   m_axi_bgmodel_var_BREADY;
input  [1:0] m_axi_bgmodel_var_BRESP;
input  [C_M_AXI_BGMODEL_VAR_ID_WIDTH - 1 : 0] m_axi_bgmodel_var_BID;
input  [C_M_AXI_BGMODEL_VAR_BUSER_WIDTH - 1 : 0] m_axi_bgmodel_var_BUSER;
input   s_axi_AXILiteS_AWVALID;
output   s_axi_AXILiteS_AWREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1 : 0] s_axi_AXILiteS_AWADDR;
input   s_axi_AXILiteS_WVALID;
output   s_axi_AXILiteS_WREADY;
input  [C_S_AXI_AXILITES_DATA_WIDTH - 1 : 0] s_axi_AXILiteS_WDATA;
input  [C_S_AXI_AXILITES_WSTRB_WIDTH - 1 : 0] s_axi_AXILiteS_WSTRB;
input   s_axi_AXILiteS_ARVALID;
output   s_axi_AXILiteS_ARREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1 : 0] s_axi_AXILiteS_ARADDR;
output   s_axi_AXILiteS_RVALID;
input   s_axi_AXILiteS_RREADY;
output  [C_S_AXI_AXILITES_DATA_WIDTH - 1 : 0] s_axi_AXILiteS_RDATA;
output  [1:0] s_axi_AXILiteS_RRESP;
output   s_axi_AXILiteS_BVALID;
input   s_axi_AXILiteS_BREADY;
output  [1:0] s_axi_AXILiteS_BRESP;
input   s_axi_CRTL_BUS_AWVALID;
output   s_axi_CRTL_BUS_AWREADY;
input  [C_S_AXI_CRTL_BUS_ADDR_WIDTH - 1 : 0] s_axi_CRTL_BUS_AWADDR;
input   s_axi_CRTL_BUS_WVALID;
output   s_axi_CRTL_BUS_WREADY;
input  [C_S_AXI_CRTL_BUS_DATA_WIDTH - 1 : 0] s_axi_CRTL_BUS_WDATA;
input  [C_S_AXI_CRTL_BUS_WSTRB_WIDTH - 1 : 0] s_axi_CRTL_BUS_WSTRB;
input   s_axi_CRTL_BUS_ARVALID;
output   s_axi_CRTL_BUS_ARREADY;
input  [C_S_AXI_CRTL_BUS_ADDR_WIDTH - 1 : 0] s_axi_CRTL_BUS_ARADDR;
output   s_axi_CRTL_BUS_RVALID;
input   s_axi_CRTL_BUS_RREADY;
output  [C_S_AXI_CRTL_BUS_DATA_WIDTH - 1 : 0] s_axi_CRTL_BUS_RDATA;
output  [1:0] s_axi_CRTL_BUS_RRESP;
output   s_axi_CRTL_BUS_BVALID;
input   s_axi_CRTL_BUS_BREADY;
output  [1:0] s_axi_CRTL_BUS_BRESP;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [79:0] ap_CS_fsm = 80'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_98;
wire   [31:0] frame_i;
wire   [31:0] frame_o;
wire   [31:0] learningRate;
reg   [31:0] nframes = 32'b00000000000000000000000000000000;
reg   [9:0] frame_in_glob_0_address0;
reg    frame_in_glob_0_ce0;
reg    frame_in_glob_0_we0;
wire   [7:0] frame_in_glob_0_d0;
wire   [7:0] frame_in_glob_0_q0;
reg   [9:0] frame_in_glob_1_address0;
reg    frame_in_glob_1_ce0;
reg    frame_in_glob_1_we0;
wire   [7:0] frame_in_glob_1_d0;
wire   [7:0] frame_in_glob_1_q0;
reg   [9:0] frame_in_glob_2_address0;
reg    frame_in_glob_2_ce0;
reg    frame_in_glob_2_we0;
wire   [7:0] frame_in_glob_2_d0;
wire   [7:0] frame_in_glob_2_q0;
reg   [9:0] frame_in_glob_3_address0;
reg    frame_in_glob_3_ce0;
reg    frame_in_glob_3_we0;
wire   [7:0] frame_in_glob_3_d0;
wire   [7:0] frame_in_glob_3_q0;
reg   [9:0] frame_in_glob_4_address0;
reg    frame_in_glob_4_ce0;
reg    frame_in_glob_4_we0;
wire   [7:0] frame_in_glob_4_d0;
wire   [7:0] frame_in_glob_4_q0;
reg   [9:0] frame_in_glob_5_address0;
reg    frame_in_glob_5_ce0;
reg    frame_in_glob_5_we0;
wire   [7:0] frame_in_glob_5_d0;
wire   [7:0] frame_in_glob_5_q0;
reg   [9:0] frame_in_glob_6_address0;
reg    frame_in_glob_6_ce0;
reg    frame_in_glob_6_we0;
wire   [7:0] frame_in_glob_6_d0;
wire   [7:0] frame_in_glob_6_q0;
reg   [9:0] frame_in_glob_7_address0;
reg    frame_in_glob_7_ce0;
reg    frame_in_glob_7_we0;
wire   [7:0] frame_in_glob_7_d0;
wire   [7:0] frame_in_glob_7_q0;
reg   [9:0] frame_out_glob_0_address0;
reg    frame_out_glob_0_ce0;
reg    frame_out_glob_0_we0;
wire   [7:0] frame_out_glob_0_d0;
wire   [7:0] frame_out_glob_0_q0;
reg   [9:0] frame_out_glob_1_address0;
reg    frame_out_glob_1_ce0;
reg    frame_out_glob_1_we0;
wire   [7:0] frame_out_glob_1_d0;
wire   [7:0] frame_out_glob_1_q0;
reg   [9:0] frame_out_glob_2_address0;
reg    frame_out_glob_2_ce0;
reg    frame_out_glob_2_we0;
wire   [7:0] frame_out_glob_2_d0;
wire   [7:0] frame_out_glob_2_q0;
reg   [9:0] frame_out_glob_3_address0;
reg    frame_out_glob_3_ce0;
reg    frame_out_glob_3_we0;
wire   [7:0] frame_out_glob_3_d0;
wire   [7:0] frame_out_glob_3_q0;
reg   [9:0] frame_out_glob_4_address0;
reg    frame_out_glob_4_ce0;
reg    frame_out_glob_4_we0;
wire   [7:0] frame_out_glob_4_d0;
wire   [7:0] frame_out_glob_4_q0;
reg   [9:0] frame_out_glob_5_address0;
reg    frame_out_glob_5_ce0;
reg    frame_out_glob_5_we0;
wire   [7:0] frame_out_glob_5_d0;
wire   [7:0] frame_out_glob_5_q0;
reg   [9:0] frame_out_glob_6_address0;
reg    frame_out_glob_6_ce0;
reg    frame_out_glob_6_we0;
wire   [7:0] frame_out_glob_6_d0;
wire   [7:0] frame_out_glob_6_q0;
reg   [9:0] frame_out_glob_7_address0;
reg    frame_out_glob_7_ce0;
reg    frame_out_glob_7_we0;
wire   [7:0] frame_out_glob_7_d0;
wire   [7:0] frame_out_glob_7_q0;
reg   [10:0] bgmo_sortKey_0_address0;
reg    bgmo_sortKey_0_ce0;
reg    bgmo_sortKey_0_we0;
reg   [31:0] bgmo_sortKey_0_d0;
wire   [31:0] bgmo_sortKey_0_q0;
reg   [10:0] bgmo_sortKey_1_address0;
reg    bgmo_sortKey_1_ce0;
reg    bgmo_sortKey_1_we0;
reg   [31:0] bgmo_sortKey_1_d0;
wire   [31:0] bgmo_sortKey_1_q0;
reg   [10:0] bgmo_sortKey_2_address0;
reg    bgmo_sortKey_2_ce0;
reg    bgmo_sortKey_2_we0;
reg   [31:0] bgmo_sortKey_2_d0;
wire   [31:0] bgmo_sortKey_2_q0;
reg   [10:0] bgmo_sortKey_3_address0;
reg    bgmo_sortKey_3_ce0;
reg    bgmo_sortKey_3_we0;
reg   [31:0] bgmo_sortKey_3_d0;
wire   [31:0] bgmo_sortKey_3_q0;
reg   [10:0] bgmo_sortKey_4_address0;
reg    bgmo_sortKey_4_ce0;
reg    bgmo_sortKey_4_we0;
reg   [31:0] bgmo_sortKey_4_d0;
wire   [31:0] bgmo_sortKey_4_q0;
reg   [10:0] bgmo_sortKey_5_address0;
reg    bgmo_sortKey_5_ce0;
reg    bgmo_sortKey_5_we0;
reg   [31:0] bgmo_sortKey_5_d0;
wire   [31:0] bgmo_sortKey_5_q0;
reg   [10:0] bgmo_sortKey_6_address0;
reg    bgmo_sortKey_6_ce0;
reg    bgmo_sortKey_6_we0;
reg   [31:0] bgmo_sortKey_6_d0;
wire   [31:0] bgmo_sortKey_6_q0;
reg   [10:0] bgmo_sortKey_7_address0;
reg    bgmo_sortKey_7_ce0;
reg    bgmo_sortKey_7_we0;
reg   [31:0] bgmo_sortKey_7_d0;
wire   [31:0] bgmo_sortKey_7_q0;
reg   [10:0] bgmo_weight_0_address0;
reg    bgmo_weight_0_ce0;
reg    bgmo_weight_0_we0;
reg   [31:0] bgmo_weight_0_d0;
wire   [31:0] bgmo_weight_0_q0;
reg   [10:0] bgmo_weight_1_address0;
reg    bgmo_weight_1_ce0;
reg    bgmo_weight_1_we0;
reg   [31:0] bgmo_weight_1_d0;
wire   [31:0] bgmo_weight_1_q0;
reg   [10:0] bgmo_weight_2_address0;
reg    bgmo_weight_2_ce0;
reg    bgmo_weight_2_we0;
reg   [31:0] bgmo_weight_2_d0;
wire   [31:0] bgmo_weight_2_q0;
reg   [10:0] bgmo_weight_3_address0;
reg    bgmo_weight_3_ce0;
reg    bgmo_weight_3_we0;
reg   [31:0] bgmo_weight_3_d0;
wire   [31:0] bgmo_weight_3_q0;
reg   [10:0] bgmo_weight_4_address0;
reg    bgmo_weight_4_ce0;
reg    bgmo_weight_4_we0;
reg   [31:0] bgmo_weight_4_d0;
wire   [31:0] bgmo_weight_4_q0;
reg   [10:0] bgmo_weight_5_address0;
reg    bgmo_weight_5_ce0;
reg    bgmo_weight_5_we0;
reg   [31:0] bgmo_weight_5_d0;
wire   [31:0] bgmo_weight_5_q0;
reg   [10:0] bgmo_weight_6_address0;
reg    bgmo_weight_6_ce0;
reg    bgmo_weight_6_we0;
reg   [31:0] bgmo_weight_6_d0;
wire   [31:0] bgmo_weight_6_q0;
reg   [10:0] bgmo_weight_7_address0;
reg    bgmo_weight_7_ce0;
reg    bgmo_weight_7_we0;
reg   [31:0] bgmo_weight_7_d0;
wire   [31:0] bgmo_weight_7_q0;
reg   [10:0] bgmo_mean_0_address0;
reg    bgmo_mean_0_ce0;
reg    bgmo_mean_0_we0;
reg   [31:0] bgmo_mean_0_d0;
wire   [31:0] bgmo_mean_0_q0;
reg   [10:0] bgmo_mean_1_address0;
reg    bgmo_mean_1_ce0;
reg    bgmo_mean_1_we0;
reg   [31:0] bgmo_mean_1_d0;
wire   [31:0] bgmo_mean_1_q0;
reg   [10:0] bgmo_mean_2_address0;
reg    bgmo_mean_2_ce0;
reg    bgmo_mean_2_we0;
reg   [31:0] bgmo_mean_2_d0;
wire   [31:0] bgmo_mean_2_q0;
reg   [10:0] bgmo_mean_3_address0;
reg    bgmo_mean_3_ce0;
reg    bgmo_mean_3_we0;
reg   [31:0] bgmo_mean_3_d0;
wire   [31:0] bgmo_mean_3_q0;
reg   [10:0] bgmo_mean_4_address0;
reg    bgmo_mean_4_ce0;
reg    bgmo_mean_4_we0;
reg   [31:0] bgmo_mean_4_d0;
wire   [31:0] bgmo_mean_4_q0;
reg   [10:0] bgmo_mean_5_address0;
reg    bgmo_mean_5_ce0;
reg    bgmo_mean_5_we0;
reg   [31:0] bgmo_mean_5_d0;
wire   [31:0] bgmo_mean_5_q0;
reg   [10:0] bgmo_mean_6_address0;
reg    bgmo_mean_6_ce0;
reg    bgmo_mean_6_we0;
reg   [31:0] bgmo_mean_6_d0;
wire   [31:0] bgmo_mean_6_q0;
reg   [10:0] bgmo_mean_7_address0;
reg    bgmo_mean_7_ce0;
reg    bgmo_mean_7_we0;
reg   [31:0] bgmo_mean_7_d0;
wire   [31:0] bgmo_mean_7_q0;
reg   [10:0] bgmo_var_0_address0;
reg    bgmo_var_0_ce0;
reg    bgmo_var_0_we0;
reg   [31:0] bgmo_var_0_d0;
wire   [31:0] bgmo_var_0_q0;
reg   [10:0] bgmo_var_1_address0;
reg    bgmo_var_1_ce0;
reg    bgmo_var_1_we0;
reg   [31:0] bgmo_var_1_d0;
wire   [31:0] bgmo_var_1_q0;
reg   [10:0] bgmo_var_2_address0;
reg    bgmo_var_2_ce0;
reg    bgmo_var_2_we0;
reg   [31:0] bgmo_var_2_d0;
wire   [31:0] bgmo_var_2_q0;
reg   [10:0] bgmo_var_3_address0;
reg    bgmo_var_3_ce0;
reg    bgmo_var_3_we0;
reg   [31:0] bgmo_var_3_d0;
wire   [31:0] bgmo_var_3_q0;
reg   [10:0] bgmo_var_4_address0;
reg    bgmo_var_4_ce0;
reg    bgmo_var_4_we0;
reg   [31:0] bgmo_var_4_d0;
wire   [31:0] bgmo_var_4_q0;
reg   [10:0] bgmo_var_5_address0;
reg    bgmo_var_5_ce0;
reg    bgmo_var_5_we0;
reg   [31:0] bgmo_var_5_d0;
wire   [31:0] bgmo_var_5_q0;
reg   [10:0] bgmo_var_6_address0;
reg    bgmo_var_6_ce0;
reg    bgmo_var_6_we0;
reg   [31:0] bgmo_var_6_d0;
wire   [31:0] bgmo_var_6_q0;
reg   [10:0] bgmo_var_7_address0;
reg    bgmo_var_7_ce0;
reg    bgmo_var_7_we0;
reg   [31:0] bgmo_var_7_d0;
wire   [31:0] bgmo_var_7_q0;
wire    backsub_AXILiteS_s_axi_U_ap_dummy_ce;
wire    backsub_CRTL_BUS_s_axi_U_ap_dummy_ce;
reg    gmem_AWVALID;
wire    gmem_AWREADY;
wire   [31:0] gmem_AWADDR;
wire   [0:0] gmem_AWID;
wire   [31:0] gmem_AWLEN;
wire   [2:0] gmem_AWSIZE;
wire   [1:0] gmem_AWBURST;
wire   [1:0] gmem_AWLOCK;
wire   [3:0] gmem_AWCACHE;
wire   [2:0] gmem_AWPROT;
wire   [3:0] gmem_AWQOS;
wire   [3:0] gmem_AWREGION;
wire   [0:0] gmem_AWUSER;
reg    gmem_WVALID;
wire    gmem_WREADY;
wire   [7:0] gmem_WDATA;
wire   [0:0] gmem_WSTRB;
wire    gmem_WLAST;
wire   [0:0] gmem_WID;
wire   [0:0] gmem_WUSER;
reg    gmem_ARVALID;
wire    gmem_ARREADY;
wire   [31:0] gmem_ARADDR;
wire   [0:0] gmem_ARID;
wire   [31:0] gmem_ARLEN;
wire   [2:0] gmem_ARSIZE;
wire   [1:0] gmem_ARBURST;
wire   [1:0] gmem_ARLOCK;
wire   [3:0] gmem_ARCACHE;
wire   [2:0] gmem_ARPROT;
wire   [3:0] gmem_ARQOS;
wire   [3:0] gmem_ARREGION;
wire   [0:0] gmem_ARUSER;
wire    gmem_RVALID;
reg    gmem_RREADY;
wire   [7:0] gmem_RDATA;
wire    gmem_RLAST;
wire   [0:0] gmem_RID;
wire   [0:0] gmem_RUSER;
wire   [1:0] gmem_RRESP;
wire    gmem_BVALID;
reg    gmem_BREADY;
wire   [1:0] gmem_BRESP;
wire   [0:0] gmem_BID;
wire   [0:0] gmem_BUSER;
wire    backsub_gmem_m_axi_U_ap_dummy_ce;
reg    bgmodel_sortKey_AWVALID;
wire    bgmodel_sortKey_AWREADY;
reg   [31:0] bgmodel_sortKey_AWADDR;
wire   [0:0] bgmodel_sortKey_AWID;
reg   [31:0] bgmodel_sortKey_AWLEN;
wire   [2:0] bgmodel_sortKey_AWSIZE;
wire   [1:0] bgmodel_sortKey_AWBURST;
wire   [1:0] bgmodel_sortKey_AWLOCK;
wire   [3:0] bgmodel_sortKey_AWCACHE;
wire   [2:0] bgmodel_sortKey_AWPROT;
wire   [3:0] bgmodel_sortKey_AWQOS;
wire   [3:0] bgmodel_sortKey_AWREGION;
wire   [0:0] bgmodel_sortKey_AWUSER;
reg    bgmodel_sortKey_WVALID;
wire    bgmodel_sortKey_WREADY;
reg   [31:0] bgmodel_sortKey_WDATA;
wire   [3:0] bgmodel_sortKey_WSTRB;
wire    bgmodel_sortKey_WLAST;
wire   [0:0] bgmodel_sortKey_WID;
wire   [0:0] bgmodel_sortKey_WUSER;
reg    bgmodel_sortKey_ARVALID;
wire    bgmodel_sortKey_ARREADY;
wire   [31:0] bgmodel_sortKey_ARADDR;
wire   [0:0] bgmodel_sortKey_ARID;
wire   [31:0] bgmodel_sortKey_ARLEN;
wire   [2:0] bgmodel_sortKey_ARSIZE;
wire   [1:0] bgmodel_sortKey_ARBURST;
wire   [1:0] bgmodel_sortKey_ARLOCK;
wire   [3:0] bgmodel_sortKey_ARCACHE;
wire   [2:0] bgmodel_sortKey_ARPROT;
wire   [3:0] bgmodel_sortKey_ARQOS;
wire   [3:0] bgmodel_sortKey_ARREGION;
wire   [0:0] bgmodel_sortKey_ARUSER;
wire    bgmodel_sortKey_RVALID;
reg    bgmodel_sortKey_RREADY;
wire   [31:0] bgmodel_sortKey_RDATA;
wire    bgmodel_sortKey_RLAST;
wire   [0:0] bgmodel_sortKey_RID;
wire   [0:0] bgmodel_sortKey_RUSER;
wire   [1:0] bgmodel_sortKey_RRESP;
wire    bgmodel_sortKey_BVALID;
reg    bgmodel_sortKey_BREADY;
wire   [1:0] bgmodel_sortKey_BRESP;
wire   [0:0] bgmodel_sortKey_BID;
wire   [0:0] bgmodel_sortKey_BUSER;
wire    backsub_bgmodel_sortKey_m_axi_U_ap_dummy_ce;
reg    bgmodel_weight_AWVALID;
wire    bgmodel_weight_AWREADY;
reg   [31:0] bgmodel_weight_AWADDR;
wire   [0:0] bgmodel_weight_AWID;
reg   [31:0] bgmodel_weight_AWLEN;
wire   [2:0] bgmodel_weight_AWSIZE;
wire   [1:0] bgmodel_weight_AWBURST;
wire   [1:0] bgmodel_weight_AWLOCK;
wire   [3:0] bgmodel_weight_AWCACHE;
wire   [2:0] bgmodel_weight_AWPROT;
wire   [3:0] bgmodel_weight_AWQOS;
wire   [3:0] bgmodel_weight_AWREGION;
wire   [0:0] bgmodel_weight_AWUSER;
reg    bgmodel_weight_WVALID;
wire    bgmodel_weight_WREADY;
reg   [31:0] bgmodel_weight_WDATA;
wire   [3:0] bgmodel_weight_WSTRB;
wire    bgmodel_weight_WLAST;
wire   [0:0] bgmodel_weight_WID;
wire   [0:0] bgmodel_weight_WUSER;
reg    bgmodel_weight_ARVALID;
wire    bgmodel_weight_ARREADY;
wire   [31:0] bgmodel_weight_ARADDR;
wire   [0:0] bgmodel_weight_ARID;
wire   [31:0] bgmodel_weight_ARLEN;
wire   [2:0] bgmodel_weight_ARSIZE;
wire   [1:0] bgmodel_weight_ARBURST;
wire   [1:0] bgmodel_weight_ARLOCK;
wire   [3:0] bgmodel_weight_ARCACHE;
wire   [2:0] bgmodel_weight_ARPROT;
wire   [3:0] bgmodel_weight_ARQOS;
wire   [3:0] bgmodel_weight_ARREGION;
wire   [0:0] bgmodel_weight_ARUSER;
wire    bgmodel_weight_RVALID;
reg    bgmodel_weight_RREADY;
wire   [31:0] bgmodel_weight_RDATA;
wire    bgmodel_weight_RLAST;
wire   [0:0] bgmodel_weight_RID;
wire   [0:0] bgmodel_weight_RUSER;
wire   [1:0] bgmodel_weight_RRESP;
wire    bgmodel_weight_BVALID;
reg    bgmodel_weight_BREADY;
wire   [1:0] bgmodel_weight_BRESP;
wire   [0:0] bgmodel_weight_BID;
wire   [0:0] bgmodel_weight_BUSER;
wire    backsub_bgmodel_weight_m_axi_U_ap_dummy_ce;
reg    bgmodel_mean_AWVALID;
wire    bgmodel_mean_AWREADY;
reg   [31:0] bgmodel_mean_AWADDR;
wire   [0:0] bgmodel_mean_AWID;
reg   [31:0] bgmodel_mean_AWLEN;
wire   [2:0] bgmodel_mean_AWSIZE;
wire   [1:0] bgmodel_mean_AWBURST;
wire   [1:0] bgmodel_mean_AWLOCK;
wire   [3:0] bgmodel_mean_AWCACHE;
wire   [2:0] bgmodel_mean_AWPROT;
wire   [3:0] bgmodel_mean_AWQOS;
wire   [3:0] bgmodel_mean_AWREGION;
wire   [0:0] bgmodel_mean_AWUSER;
reg    bgmodel_mean_WVALID;
wire    bgmodel_mean_WREADY;
reg   [31:0] bgmodel_mean_WDATA;
wire   [3:0] bgmodel_mean_WSTRB;
wire    bgmodel_mean_WLAST;
wire   [0:0] bgmodel_mean_WID;
wire   [0:0] bgmodel_mean_WUSER;
reg    bgmodel_mean_ARVALID;
wire    bgmodel_mean_ARREADY;
wire   [31:0] bgmodel_mean_ARADDR;
wire   [0:0] bgmodel_mean_ARID;
wire   [31:0] bgmodel_mean_ARLEN;
wire   [2:0] bgmodel_mean_ARSIZE;
wire   [1:0] bgmodel_mean_ARBURST;
wire   [1:0] bgmodel_mean_ARLOCK;
wire   [3:0] bgmodel_mean_ARCACHE;
wire   [2:0] bgmodel_mean_ARPROT;
wire   [3:0] bgmodel_mean_ARQOS;
wire   [3:0] bgmodel_mean_ARREGION;
wire   [0:0] bgmodel_mean_ARUSER;
wire    bgmodel_mean_RVALID;
reg    bgmodel_mean_RREADY;
wire   [31:0] bgmodel_mean_RDATA;
wire    bgmodel_mean_RLAST;
wire   [0:0] bgmodel_mean_RID;
wire   [0:0] bgmodel_mean_RUSER;
wire   [1:0] bgmodel_mean_RRESP;
wire    bgmodel_mean_BVALID;
reg    bgmodel_mean_BREADY;
wire   [1:0] bgmodel_mean_BRESP;
wire   [0:0] bgmodel_mean_BID;
wire   [0:0] bgmodel_mean_BUSER;
wire    backsub_bgmodel_mean_m_axi_U_ap_dummy_ce;
reg    bgmodel_var_AWVALID;
wire    bgmodel_var_AWREADY;
reg   [31:0] bgmodel_var_AWADDR;
wire   [0:0] bgmodel_var_AWID;
reg   [31:0] bgmodel_var_AWLEN;
wire   [2:0] bgmodel_var_AWSIZE;
wire   [1:0] bgmodel_var_AWBURST;
wire   [1:0] bgmodel_var_AWLOCK;
wire   [3:0] bgmodel_var_AWCACHE;
wire   [2:0] bgmodel_var_AWPROT;
wire   [3:0] bgmodel_var_AWQOS;
wire   [3:0] bgmodel_var_AWREGION;
wire   [0:0] bgmodel_var_AWUSER;
reg    bgmodel_var_WVALID;
wire    bgmodel_var_WREADY;
reg   [31:0] bgmodel_var_WDATA;
wire   [3:0] bgmodel_var_WSTRB;
wire    bgmodel_var_WLAST;
wire   [0:0] bgmodel_var_WID;
wire   [0:0] bgmodel_var_WUSER;
reg    bgmodel_var_ARVALID;
wire    bgmodel_var_ARREADY;
wire   [31:0] bgmodel_var_ARADDR;
wire   [0:0] bgmodel_var_ARID;
wire   [31:0] bgmodel_var_ARLEN;
wire   [2:0] bgmodel_var_ARSIZE;
wire   [1:0] bgmodel_var_ARBURST;
wire   [1:0] bgmodel_var_ARLOCK;
wire   [3:0] bgmodel_var_ARCACHE;
wire   [2:0] bgmodel_var_ARPROT;
wire   [3:0] bgmodel_var_ARQOS;
wire   [3:0] bgmodel_var_ARREGION;
wire   [0:0] bgmodel_var_ARUSER;
wire    bgmodel_var_RVALID;
reg    bgmodel_var_RREADY;
wire   [31:0] bgmodel_var_RDATA;
wire    bgmodel_var_RLAST;
wire   [0:0] bgmodel_var_RID;
wire   [0:0] bgmodel_var_RUSER;
wire   [1:0] bgmodel_var_RRESP;
wire    bgmodel_var_BVALID;
reg    bgmodel_var_BREADY;
wire   [1:0] bgmodel_var_BRESP;
wire   [0:0] bgmodel_var_BID;
wire   [0:0] bgmodel_var_BUSER;
wire    backsub_bgmodel_var_m_axi_U_ap_dummy_ce;
reg   [13:0] indvar2_reg_1320;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_54;
reg    ap_sig_bdd_1220;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg    ap_reg_ppiten_pp0_it11 = 1'b0;
reg    ap_reg_ppiten_pp0_it12 = 1'b0;
reg    ap_reg_ppiten_pp0_it13 = 1'b0;
reg    ap_reg_ppiten_pp0_it14 = 1'b0;
reg    ap_reg_ppiten_pp0_it15 = 1'b0;
reg   [0:0] exitcond5_reg_2385;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_2385_pp0_it15;
reg    ap_sig_bdd_1266;
reg    ap_reg_ppiten_pp0_it16 = 1'b0;
reg    ap_reg_ppiten_pp0_it17 = 1'b0;
reg   [28:0] phi_mul_reg_1332;
reg   [12:0] indvar_reg_1343;
reg    ap_sig_cseq_ST_pp1_stg0_fsm_63;
reg    ap_sig_bdd_1299;
reg    ap_reg_ppiten_pp1_it0 = 1'b0;
reg    ap_reg_ppiten_pp1_it1 = 1'b0;
reg    ap_reg_ppiten_pp1_it2 = 1'b0;
reg    ap_reg_ppiten_pp1_it3 = 1'b0;
reg    ap_reg_ppiten_pp1_it4 = 1'b0;
reg    ap_reg_ppiten_pp1_it5 = 1'b0;
reg    ap_reg_ppiten_pp1_it6 = 1'b0;
reg    ap_reg_ppiten_pp1_it7 = 1'b0;
reg    ap_reg_ppiten_pp1_it8 = 1'b0;
reg    ap_reg_ppiten_pp1_it9 = 1'b0;
reg    ap_reg_ppiten_pp1_it10 = 1'b0;
reg    ap_reg_ppiten_pp1_it11 = 1'b0;
reg    ap_reg_ppiten_pp1_it12 = 1'b0;
reg    ap_reg_ppiten_pp1_it13 = 1'b0;
reg    ap_reg_ppiten_pp1_it14 = 1'b0;
reg   [0:0] exitcond6_reg_2462;
reg   [0:0] ap_reg_ppstg_exitcond6_reg_2462_pp1_it14;
reg    ap_sig_bdd_1336;
reg    ap_reg_ppiten_pp1_it15 = 1'b0;
reg    ap_reg_ppiten_pp1_it16 = 1'b0;
reg   [26:0] phi_mul1_reg_1355;
reg   [12:0] indvar1_reg_1377;
reg    ap_sig_cseq_ST_pp2_stg0_fsm_68;
reg    ap_sig_bdd_1368;
reg    ap_reg_ppiten_pp2_it0 = 1'b0;
reg    ap_reg_ppiten_pp2_it1 = 1'b0;
reg    ap_reg_ppiten_pp2_it2 = 1'b0;
reg    ap_reg_ppiten_pp2_it3 = 1'b0;
reg    ap_reg_ppiten_pp2_it4 = 1'b0;
reg    ap_reg_ppiten_pp2_it5 = 1'b0;
reg    ap_reg_ppiten_pp2_it6 = 1'b0;
reg    ap_reg_ppiten_pp2_it7 = 1'b0;
reg    ap_reg_ppiten_pp2_it8 = 1'b0;
reg    ap_reg_ppiten_pp2_it9 = 1'b0;
reg    ap_reg_ppiten_pp2_it10 = 1'b0;
reg    ap_reg_ppiten_pp2_it11 = 1'b0;
reg    ap_reg_ppiten_pp2_it12 = 1'b0;
reg    ap_reg_ppiten_pp2_it13 = 1'b0;
reg    ap_reg_ppiten_pp2_it14 = 1'b0;
reg    ap_reg_ppiten_pp2_it15 = 1'b0;
reg    ap_reg_ppiten_pp2_it16 = 1'b0;
reg    ap_reg_ppiten_pp2_it17 = 1'b0;
reg   [0:0] exitcond4_reg_2529;
reg   [0:0] ap_reg_ppstg_exitcond4_reg_2529_pp2_it17;
reg    ap_sig_ioackin_gmem_WREADY;
reg    ap_reg_ppiten_pp2_it18 = 1'b0;
reg   [26:0] phi_mul2_reg_1389;
reg   [13:0] indvar3_reg_1400;
reg    ap_sig_cseq_ST_pp3_stg0_fsm_74;
reg    ap_sig_bdd_1441;
reg    ap_reg_ppiten_pp3_it0 = 1'b0;
reg    ap_reg_ppiten_pp3_it1 = 1'b0;
reg    ap_reg_ppiten_pp3_it2 = 1'b0;
reg    ap_reg_ppiten_pp3_it3 = 1'b0;
reg    ap_reg_ppiten_pp3_it4 = 1'b0;
reg    ap_reg_ppiten_pp3_it5 = 1'b0;
reg    ap_reg_ppiten_pp3_it6 = 1'b0;
reg    ap_reg_ppiten_pp3_it7 = 1'b0;
reg    ap_reg_ppiten_pp3_it8 = 1'b0;
reg    ap_reg_ppiten_pp3_it9 = 1'b0;
reg    ap_reg_ppiten_pp3_it10 = 1'b0;
reg    ap_reg_ppiten_pp3_it11 = 1'b0;
reg    ap_reg_ppiten_pp3_it12 = 1'b0;
reg    ap_reg_ppiten_pp3_it13 = 1'b0;
reg    ap_reg_ppiten_pp3_it14 = 1'b0;
reg    ap_reg_ppiten_pp3_it15 = 1'b0;
reg    ap_reg_ppiten_pp3_it16 = 1'b0;
reg    ap_reg_ppiten_pp3_it17 = 1'b0;
reg    ap_reg_ppiten_pp3_it18 = 1'b0;
reg   [0:0] exitcond7_reg_2593;
reg   [0:0] ap_reg_ppstg_exitcond7_reg_2593_pp3_it18;
reg    ap_sig_ioackin_bgmodel_sortKey_WREADY;
reg    ap_sig_ioackin_bgmodel_weight_WREADY;
reg    ap_sig_ioackin_bgmodel_mean_WREADY;
reg    ap_sig_ioackin_bgmodel_var_WREADY;
reg    ap_reg_ppiten_pp3_it19 = 1'b0;
reg   [28:0] phi_mul3_reg_1412;
reg   [31:0] learningRate_read_reg_2255;
reg   [31:0] frame_o_read_reg_2262;
reg   [31:0] frame_i_read_reg_2267;
wire   [0:0] grp_fu_1537_p2;
reg   [0:0] tmp_98_reg_2272;
wire  signed [33:0] tmp_1_cast_fu_1552_p1;
reg  signed [33:0] tmp_1_cast_reg_2277;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_1539;
wire   [0:0] or_cond4_fu_1608_p2;
reg    ap_sig_ioackin_bgmodel_weight_AWREADY;
reg    ap_sig_ioackin_bgmodel_sortKey_AWREADY;
reg    ap_sig_ioackin_bgmodel_mean_AWREADY;
reg    ap_sig_ioackin_bgmodel_var_AWREADY;
wire  signed [33:0] tmp_2_cast_fu_1555_p1;
reg  signed [33:0] tmp_2_cast_reg_2282;
wire   [63:0] tmp_fu_1534_p1;
reg   [63:0] tmp_reg_2287;
wire   [0:0] tmp_97_fu_1597_p2;
reg   [0:0] tmp_97_reg_2297;
reg   [0:0] or_cond4_reg_2302;
wire   [17:0] p_1_fu_1620_p2;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_1577;
wire   [0:0] exitcond2_fu_1614_p2;
wire   [0:0] tmp_101_fu_1626_p2;
reg   [0:0] tmp_101_reg_2314;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_bdd_1597;
reg    ap_sig_bdd_1612;
wire   [31:0] tmp_46_fu_1631_p2;
reg   [31:0] tmp_46_reg_2319;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_bdd_1622;
wire   [0:0] or_cond_fu_1649_p2;
reg   [0:0] or_cond_reg_2324;
wire   [0:0] tmp_49_fu_1654_p2;
reg   [0:0] tmp_49_reg_2328;
wire   [63:0] tmp_51_fu_1660_p3;
reg   [63:0] tmp_51_reg_2333;
reg    ap_sig_cseq_ST_st14_fsm_13;
reg    ap_sig_bdd_1637;
wire   [63:0] grp_fu_1544_p2;
reg   [63:0] tmp_52_reg_2338;
reg    ap_sig_cseq_ST_st45_fsm_44;
reg    ap_sig_bdd_1646;
wire   [31:0] learningRate_assign_fu_1530_p1;
reg   [31:0] learningRate_assign_reg_2343;
reg    ap_sig_cseq_ST_st46_fsm_45;
reg    ap_sig_bdd_1655;
wire   [3:0] x_4_fu_1673_p2;
reg   [3:0] x_4_reg_2351;
reg    ap_sig_cseq_ST_st47_fsm_46;
reg    ap_sig_bdd_1664;
wire   [18:0] tmp_54_fu_1703_p2;
reg   [18:0] tmp_54_reg_2356;
wire   [0:0] exitcond1_fu_1667_p2;
reg   [31:0] bgmodel_sortKey_addr_reg_2361;
reg    ap_sig_cseq_ST_st48_fsm_47;
reg    ap_sig_bdd_1678;
reg    ap_sig_ioackin_bgmodel_sortKey_ARREADY;
reg    ap_sig_ioackin_bgmodel_weight_ARREADY;
reg    ap_sig_ioackin_bgmodel_mean_ARREADY;
reg    ap_sig_ioackin_bgmodel_var_ARREADY;
reg   [31:0] bgmodel_weight_addr_reg_2367;
reg   [31:0] bgmodel_mean_addr_reg_2373;
reg   [31:0] bgmodel_var_addr_reg_2379;
wire   [0:0] exitcond5_fu_1744_p2;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_2385_pp0_it1;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_2385_pp0_it2;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_2385_pp0_it3;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_2385_pp0_it4;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_2385_pp0_it5;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_2385_pp0_it6;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_2385_pp0_it7;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_2385_pp0_it8;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_2385_pp0_it9;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_2385_pp0_it10;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_2385_pp0_it11;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_2385_pp0_it12;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_2385_pp0_it13;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_2385_pp0_it14;
wire   [13:0] indvar_next2_fu_1750_p2;
reg   [13:0] indvar_next2_reg_2389;
wire   [28:0] next_mul_fu_1756_p2;
reg   [3:0] tmp_136_reg_2399;
reg   [3:0] ap_reg_ppstg_tmp_136_reg_2399_pp0_it1;
reg   [3:0] ap_reg_ppstg_tmp_136_reg_2399_pp0_it2;
reg   [3:0] ap_reg_ppstg_tmp_136_reg_2399_pp0_it3;
reg   [3:0] ap_reg_ppstg_tmp_136_reg_2399_pp0_it4;
reg   [3:0] ap_reg_ppstg_tmp_136_reg_2399_pp0_it5;
reg   [3:0] ap_reg_ppstg_tmp_136_reg_2399_pp0_it6;
reg   [3:0] ap_reg_ppstg_tmp_136_reg_2399_pp0_it7;
reg   [3:0] ap_reg_ppstg_tmp_136_reg_2399_pp0_it8;
reg   [3:0] ap_reg_ppstg_tmp_136_reg_2399_pp0_it9;
reg   [3:0] ap_reg_ppstg_tmp_136_reg_2399_pp0_it10;
reg   [3:0] ap_reg_ppstg_tmp_136_reg_2399_pp0_it11;
reg   [3:0] ap_reg_ppstg_tmp_136_reg_2399_pp0_it12;
reg   [3:0] ap_reg_ppstg_tmp_136_reg_2399_pp0_it13;
reg   [3:0] ap_reg_ppstg_tmp_136_reg_2399_pp0_it14;
reg   [3:0] ap_reg_ppstg_tmp_136_reg_2399_pp0_it15;
reg   [3:0] ap_reg_ppstg_tmp_136_reg_2399_pp0_it16;
reg   [31:0] bgmodel_sortKey_addr_read_reg_2403;
reg   [31:0] bgmodel_weight_addr_read_reg_2415;
reg   [31:0] bgmodel_mean_addr_read_reg_2427;
reg   [31:0] bgmodel_var_addr_read_reg_2439;
wire   [33:0] tmp_133_fu_1848_p1;
reg   [33:0] tmp_133_reg_2451;
reg    ap_sig_cseq_ST_st73_fsm_55;
reg    ap_sig_bdd_1760;
reg   [31:0] gmem_addr_reg_2456;
wire   [0:0] exitcond6_fu_1867_p2;
reg   [0:0] ap_reg_ppstg_exitcond6_reg_2462_pp1_it1;
reg   [0:0] ap_reg_ppstg_exitcond6_reg_2462_pp1_it2;
reg   [0:0] ap_reg_ppstg_exitcond6_reg_2462_pp1_it3;
reg   [0:0] ap_reg_ppstg_exitcond6_reg_2462_pp1_it4;
reg   [0:0] ap_reg_ppstg_exitcond6_reg_2462_pp1_it5;
reg   [0:0] ap_reg_ppstg_exitcond6_reg_2462_pp1_it6;
reg   [0:0] ap_reg_ppstg_exitcond6_reg_2462_pp1_it7;
reg   [0:0] ap_reg_ppstg_exitcond6_reg_2462_pp1_it8;
reg   [0:0] ap_reg_ppstg_exitcond6_reg_2462_pp1_it9;
reg   [0:0] ap_reg_ppstg_exitcond6_reg_2462_pp1_it10;
reg   [0:0] ap_reg_ppstg_exitcond6_reg_2462_pp1_it11;
reg   [0:0] ap_reg_ppstg_exitcond6_reg_2462_pp1_it12;
reg   [0:0] ap_reg_ppstg_exitcond6_reg_2462_pp1_it13;
wire   [12:0] indvar_next_fu_1873_p2;
reg   [12:0] indvar_next_reg_2466;
wire   [26:0] next_mul1_fu_1879_p2;
reg   [3:0] tmp_137_reg_2476;
reg   [3:0] ap_reg_ppstg_tmp_137_reg_2476_pp1_it1;
reg   [3:0] ap_reg_ppstg_tmp_137_reg_2476_pp1_it2;
reg   [3:0] ap_reg_ppstg_tmp_137_reg_2476_pp1_it3;
reg   [3:0] ap_reg_ppstg_tmp_137_reg_2476_pp1_it4;
reg   [3:0] ap_reg_ppstg_tmp_137_reg_2476_pp1_it5;
reg   [3:0] ap_reg_ppstg_tmp_137_reg_2476_pp1_it6;
reg   [3:0] ap_reg_ppstg_tmp_137_reg_2476_pp1_it7;
reg   [3:0] ap_reg_ppstg_tmp_137_reg_2476_pp1_it8;
reg   [3:0] ap_reg_ppstg_tmp_137_reg_2476_pp1_it9;
reg   [3:0] ap_reg_ppstg_tmp_137_reg_2476_pp1_it10;
reg   [3:0] ap_reg_ppstg_tmp_137_reg_2476_pp1_it11;
reg   [3:0] ap_reg_ppstg_tmp_137_reg_2476_pp1_it12;
reg   [3:0] ap_reg_ppstg_tmp_137_reg_2476_pp1_it13;
reg   [3:0] ap_reg_ppstg_tmp_137_reg_2476_pp1_it14;
reg   [3:0] ap_reg_ppstg_tmp_137_reg_2476_pp1_it15;
reg   [7:0] gmem_addr_read_reg_2480;
wire   [3:0] r_1_fu_1919_p2;
reg   [3:0] r_1_reg_2495;
reg    ap_sig_cseq_ST_st98_fsm_64;
reg    ap_sig_bdd_1817;
wire   [13:0] tmp_59_fu_1953_p2;
reg   [13:0] tmp_59_reg_2500;
wire   [0:0] exitcond_fu_1913_p2;
wire   [14:0] tmp_61_fu_1983_p2;
reg   [14:0] tmp_61_reg_2505;
reg   [31:0] gmem_addr_1_reg_2510;
wire   [63:0] tmp_60_fu_2006_p1;
reg   [63:0] tmp_60_reg_2515;
reg    ap_sig_cseq_ST_st99_fsm_65;
reg    ap_sig_bdd_1837;
wire   [63:0] tmp_62_fu_2015_p1;
reg   [63:0] tmp_62_reg_2521;
wire   [0:0] exitcond4_fu_2023_p2;
reg   [0:0] ap_reg_ppstg_exitcond4_reg_2529_pp2_it1;
reg   [0:0] ap_reg_ppstg_exitcond4_reg_2529_pp2_it2;
reg   [0:0] ap_reg_ppstg_exitcond4_reg_2529_pp2_it3;
reg   [0:0] ap_reg_ppstg_exitcond4_reg_2529_pp2_it4;
reg   [0:0] ap_reg_ppstg_exitcond4_reg_2529_pp2_it5;
reg   [0:0] ap_reg_ppstg_exitcond4_reg_2529_pp2_it6;
reg   [0:0] ap_reg_ppstg_exitcond4_reg_2529_pp2_it7;
reg   [0:0] ap_reg_ppstg_exitcond4_reg_2529_pp2_it8;
reg   [0:0] ap_reg_ppstg_exitcond4_reg_2529_pp2_it9;
reg   [0:0] ap_reg_ppstg_exitcond4_reg_2529_pp2_it10;
reg   [0:0] ap_reg_ppstg_exitcond4_reg_2529_pp2_it11;
reg   [0:0] ap_reg_ppstg_exitcond4_reg_2529_pp2_it12;
reg   [0:0] ap_reg_ppstg_exitcond4_reg_2529_pp2_it13;
reg   [0:0] ap_reg_ppstg_exitcond4_reg_2529_pp2_it14;
reg   [0:0] ap_reg_ppstg_exitcond4_reg_2529_pp2_it15;
reg   [0:0] ap_reg_ppstg_exitcond4_reg_2529_pp2_it16;
wire   [12:0] indvar_next1_fu_2029_p2;
reg   [12:0] indvar_next1_reg_2533;
wire   [26:0] next_mul2_fu_2035_p2;
reg   [3:0] tmp_141_reg_2543;
reg   [3:0] ap_reg_ppstg_tmp_141_reg_2543_pp2_it1;
reg   [3:0] ap_reg_ppstg_tmp_141_reg_2543_pp2_it2;
reg   [3:0] ap_reg_ppstg_tmp_141_reg_2543_pp2_it3;
reg   [3:0] ap_reg_ppstg_tmp_141_reg_2543_pp2_it4;
reg   [3:0] ap_reg_ppstg_tmp_141_reg_2543_pp2_it5;
reg   [3:0] ap_reg_ppstg_tmp_141_reg_2543_pp2_it6;
reg   [3:0] ap_reg_ppstg_tmp_141_reg_2543_pp2_it7;
reg   [3:0] ap_reg_ppstg_tmp_141_reg_2543_pp2_it8;
reg   [3:0] ap_reg_ppstg_tmp_141_reg_2543_pp2_it9;
reg   [3:0] ap_reg_ppstg_tmp_141_reg_2543_pp2_it10;
reg   [3:0] ap_reg_ppstg_tmp_141_reg_2543_pp2_it11;
reg   [3:0] ap_reg_ppstg_tmp_141_reg_2543_pp2_it12;
reg   [3:0] ap_reg_ppstg_tmp_141_reg_2543_pp2_it13;
reg   [3:0] ap_reg_ppstg_tmp_141_reg_2543_pp2_it14;
reg   [3:0] ap_reg_ppstg_tmp_141_reg_2543_pp2_it15;
reg   [3:0] ap_reg_ppstg_tmp_141_reg_2543_pp2_it16;
wire   [7:0] tmp_102_fu_2072_p10;
reg   [7:0] tmp_102_reg_2588;
wire   [0:0] exitcond7_fu_2094_p2;
reg   [0:0] ap_reg_ppstg_exitcond7_reg_2593_pp3_it1;
reg   [0:0] ap_reg_ppstg_exitcond7_reg_2593_pp3_it2;
reg   [0:0] ap_reg_ppstg_exitcond7_reg_2593_pp3_it3;
reg   [0:0] ap_reg_ppstg_exitcond7_reg_2593_pp3_it4;
reg   [0:0] ap_reg_ppstg_exitcond7_reg_2593_pp3_it5;
reg   [0:0] ap_reg_ppstg_exitcond7_reg_2593_pp3_it6;
reg   [0:0] ap_reg_ppstg_exitcond7_reg_2593_pp3_it7;
reg   [0:0] ap_reg_ppstg_exitcond7_reg_2593_pp3_it8;
reg   [0:0] ap_reg_ppstg_exitcond7_reg_2593_pp3_it9;
reg   [0:0] ap_reg_ppstg_exitcond7_reg_2593_pp3_it10;
reg   [0:0] ap_reg_ppstg_exitcond7_reg_2593_pp3_it11;
reg   [0:0] ap_reg_ppstg_exitcond7_reg_2593_pp3_it12;
reg   [0:0] ap_reg_ppstg_exitcond7_reg_2593_pp3_it13;
reg   [0:0] ap_reg_ppstg_exitcond7_reg_2593_pp3_it14;
reg   [0:0] ap_reg_ppstg_exitcond7_reg_2593_pp3_it15;
reg   [0:0] ap_reg_ppstg_exitcond7_reg_2593_pp3_it16;
reg   [0:0] ap_reg_ppstg_exitcond7_reg_2593_pp3_it17;
wire   [13:0] indvar_next3_fu_2100_p2;
reg   [13:0] indvar_next3_reg_2597;
wire   [28:0] next_mul3_fu_2106_p2;
reg   [3:0] tmp_142_reg_2607;
reg   [3:0] ap_reg_ppstg_tmp_142_reg_2607_pp3_it1;
reg   [3:0] ap_reg_ppstg_tmp_142_reg_2607_pp3_it2;
reg   [3:0] ap_reg_ppstg_tmp_142_reg_2607_pp3_it3;
reg   [3:0] ap_reg_ppstg_tmp_142_reg_2607_pp3_it4;
reg   [3:0] ap_reg_ppstg_tmp_142_reg_2607_pp3_it5;
reg   [3:0] ap_reg_ppstg_tmp_142_reg_2607_pp3_it6;
reg   [3:0] ap_reg_ppstg_tmp_142_reg_2607_pp3_it7;
reg   [3:0] ap_reg_ppstg_tmp_142_reg_2607_pp3_it8;
reg   [3:0] ap_reg_ppstg_tmp_142_reg_2607_pp3_it9;
reg   [3:0] ap_reg_ppstg_tmp_142_reg_2607_pp3_it10;
reg   [3:0] ap_reg_ppstg_tmp_142_reg_2607_pp3_it11;
reg   [3:0] ap_reg_ppstg_tmp_142_reg_2607_pp3_it12;
reg   [3:0] ap_reg_ppstg_tmp_142_reg_2607_pp3_it13;
reg   [3:0] ap_reg_ppstg_tmp_142_reg_2607_pp3_it14;
reg   [3:0] ap_reg_ppstg_tmp_142_reg_2607_pp3_it15;
reg   [3:0] ap_reg_ppstg_tmp_142_reg_2607_pp3_it16;
reg   [3:0] ap_reg_ppstg_tmp_142_reg_2607_pp3_it17;
wire   [31:0] tmp_103_fu_2167_p10;
reg   [31:0] tmp_103_reg_2772;
wire   [31:0] tmp_104_fu_2189_p10;
reg   [31:0] tmp_104_reg_2777;
wire   [31:0] tmp_105_fu_2211_p10;
reg   [31:0] tmp_105_reg_2782;
wire   [31:0] tmp_106_fu_2233_p10;
reg   [31:0] tmp_106_reg_2787;
reg    ap_sig_cseq_ST_st54_fsm_53;
reg    ap_sig_bdd_2038;
reg    ap_sig_cseq_ST_st80_fsm_62;
reg    ap_sig_bdd_2048;
reg    ap_sig_cseq_ST_st101_fsm_67;
reg    ap_sig_bdd_2058;
reg    ap_sig_ioackin_gmem_AWREADY;
reg    ap_sig_cseq_ST_st125_fsm_73;
reg    ap_sig_bdd_2072;
wire    grp_backsub_process_fu_1423_ap_start;
wire    grp_backsub_process_fu_1423_ap_done;
wire    grp_backsub_process_fu_1423_ap_idle;
wire    grp_backsub_process_fu_1423_ap_ready;
wire   [9:0] grp_backsub_process_fu_1423_frame_in_0_address0;
wire    grp_backsub_process_fu_1423_frame_in_0_ce0;
wire   [7:0] grp_backsub_process_fu_1423_frame_in_0_q0;
wire   [9:0] grp_backsub_process_fu_1423_frame_in_1_address0;
wire    grp_backsub_process_fu_1423_frame_in_1_ce0;
wire   [7:0] grp_backsub_process_fu_1423_frame_in_1_q0;
wire   [9:0] grp_backsub_process_fu_1423_frame_in_2_address0;
wire    grp_backsub_process_fu_1423_frame_in_2_ce0;
wire   [7:0] grp_backsub_process_fu_1423_frame_in_2_q0;
wire   [9:0] grp_backsub_process_fu_1423_frame_in_3_address0;
wire    grp_backsub_process_fu_1423_frame_in_3_ce0;
wire   [7:0] grp_backsub_process_fu_1423_frame_in_3_q0;
wire   [9:0] grp_backsub_process_fu_1423_frame_in_4_address0;
wire    grp_backsub_process_fu_1423_frame_in_4_ce0;
wire   [7:0] grp_backsub_process_fu_1423_frame_in_4_q0;
wire   [9:0] grp_backsub_process_fu_1423_frame_in_5_address0;
wire    grp_backsub_process_fu_1423_frame_in_5_ce0;
wire   [7:0] grp_backsub_process_fu_1423_frame_in_5_q0;
wire   [9:0] grp_backsub_process_fu_1423_frame_in_6_address0;
wire    grp_backsub_process_fu_1423_frame_in_6_ce0;
wire   [7:0] grp_backsub_process_fu_1423_frame_in_6_q0;
wire   [9:0] grp_backsub_process_fu_1423_frame_in_7_address0;
wire    grp_backsub_process_fu_1423_frame_in_7_ce0;
wire   [7:0] grp_backsub_process_fu_1423_frame_in_7_q0;
wire   [63:0] grp_backsub_process_fu_1423_tmp_64;
wire   [9:0] grp_backsub_process_fu_1423_frame_out_0_address0;
wire    grp_backsub_process_fu_1423_frame_out_0_ce0;
wire    grp_backsub_process_fu_1423_frame_out_0_we0;
wire   [7:0] grp_backsub_process_fu_1423_frame_out_0_d0;
wire   [9:0] grp_backsub_process_fu_1423_frame_out_1_address0;
wire    grp_backsub_process_fu_1423_frame_out_1_ce0;
wire    grp_backsub_process_fu_1423_frame_out_1_we0;
wire   [7:0] grp_backsub_process_fu_1423_frame_out_1_d0;
wire   [9:0] grp_backsub_process_fu_1423_frame_out_2_address0;
wire    grp_backsub_process_fu_1423_frame_out_2_ce0;
wire    grp_backsub_process_fu_1423_frame_out_2_we0;
wire   [7:0] grp_backsub_process_fu_1423_frame_out_2_d0;
wire   [9:0] grp_backsub_process_fu_1423_frame_out_3_address0;
wire    grp_backsub_process_fu_1423_frame_out_3_ce0;
wire    grp_backsub_process_fu_1423_frame_out_3_we0;
wire   [7:0] grp_backsub_process_fu_1423_frame_out_3_d0;
wire   [9:0] grp_backsub_process_fu_1423_frame_out_4_address0;
wire    grp_backsub_process_fu_1423_frame_out_4_ce0;
wire    grp_backsub_process_fu_1423_frame_out_4_we0;
wire   [7:0] grp_backsub_process_fu_1423_frame_out_4_d0;
wire   [9:0] grp_backsub_process_fu_1423_frame_out_5_address0;
wire    grp_backsub_process_fu_1423_frame_out_5_ce0;
wire    grp_backsub_process_fu_1423_frame_out_5_we0;
wire   [7:0] grp_backsub_process_fu_1423_frame_out_5_d0;
wire   [9:0] grp_backsub_process_fu_1423_frame_out_6_address0;
wire    grp_backsub_process_fu_1423_frame_out_6_ce0;
wire    grp_backsub_process_fu_1423_frame_out_6_we0;
wire   [7:0] grp_backsub_process_fu_1423_frame_out_6_d0;
wire   [9:0] grp_backsub_process_fu_1423_frame_out_7_address0;
wire    grp_backsub_process_fu_1423_frame_out_7_ce0;
wire    grp_backsub_process_fu_1423_frame_out_7_we0;
wire   [7:0] grp_backsub_process_fu_1423_frame_out_7_d0;
wire   [63:0] grp_backsub_process_fu_1423_tmp_641;
wire   [31:0] grp_backsub_process_fu_1423_learningRate;
wire   [10:0] grp_backsub_process_fu_1423_bgmodel_0_sortKey_address0;
wire    grp_backsub_process_fu_1423_bgmodel_0_sortKey_ce0;
wire    grp_backsub_process_fu_1423_bgmodel_0_sortKey_we0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_0_sortKey_d0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_0_sortKey_q0;
wire   [10:0] grp_backsub_process_fu_1423_bgmodel_1_sortKey_address0;
wire    grp_backsub_process_fu_1423_bgmodel_1_sortKey_ce0;
wire    grp_backsub_process_fu_1423_bgmodel_1_sortKey_we0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_1_sortKey_d0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_1_sortKey_q0;
wire   [10:0] grp_backsub_process_fu_1423_bgmodel_2_sortKey_address0;
wire    grp_backsub_process_fu_1423_bgmodel_2_sortKey_ce0;
wire    grp_backsub_process_fu_1423_bgmodel_2_sortKey_we0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_2_sortKey_d0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_2_sortKey_q0;
wire   [10:0] grp_backsub_process_fu_1423_bgmodel_3_sortKey_address0;
wire    grp_backsub_process_fu_1423_bgmodel_3_sortKey_ce0;
wire    grp_backsub_process_fu_1423_bgmodel_3_sortKey_we0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_3_sortKey_d0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_3_sortKey_q0;
wire   [10:0] grp_backsub_process_fu_1423_bgmodel_4_sortKey_address0;
wire    grp_backsub_process_fu_1423_bgmodel_4_sortKey_ce0;
wire    grp_backsub_process_fu_1423_bgmodel_4_sortKey_we0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_4_sortKey_d0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_4_sortKey_q0;
wire   [10:0] grp_backsub_process_fu_1423_bgmodel_5_sortKey_address0;
wire    grp_backsub_process_fu_1423_bgmodel_5_sortKey_ce0;
wire    grp_backsub_process_fu_1423_bgmodel_5_sortKey_we0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_5_sortKey_d0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_5_sortKey_q0;
wire   [10:0] grp_backsub_process_fu_1423_bgmodel_6_sortKey_address0;
wire    grp_backsub_process_fu_1423_bgmodel_6_sortKey_ce0;
wire    grp_backsub_process_fu_1423_bgmodel_6_sortKey_we0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_6_sortKey_d0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_6_sortKey_q0;
wire   [10:0] grp_backsub_process_fu_1423_bgmodel_7_sortKey_address0;
wire    grp_backsub_process_fu_1423_bgmodel_7_sortKey_ce0;
wire    grp_backsub_process_fu_1423_bgmodel_7_sortKey_we0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_7_sortKey_d0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_7_sortKey_q0;
wire   [63:0] grp_backsub_process_fu_1423_tmp_66;
wire   [10:0] grp_backsub_process_fu_1423_bgmodel_0_weight_address0;
wire    grp_backsub_process_fu_1423_bgmodel_0_weight_ce0;
wire    grp_backsub_process_fu_1423_bgmodel_0_weight_we0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_0_weight_d0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_0_weight_q0;
wire   [10:0] grp_backsub_process_fu_1423_bgmodel_1_weight_address0;
wire    grp_backsub_process_fu_1423_bgmodel_1_weight_ce0;
wire    grp_backsub_process_fu_1423_bgmodel_1_weight_we0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_1_weight_d0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_1_weight_q0;
wire   [10:0] grp_backsub_process_fu_1423_bgmodel_2_weight_address0;
wire    grp_backsub_process_fu_1423_bgmodel_2_weight_ce0;
wire    grp_backsub_process_fu_1423_bgmodel_2_weight_we0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_2_weight_d0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_2_weight_q0;
wire   [10:0] grp_backsub_process_fu_1423_bgmodel_3_weight_address0;
wire    grp_backsub_process_fu_1423_bgmodel_3_weight_ce0;
wire    grp_backsub_process_fu_1423_bgmodel_3_weight_we0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_3_weight_d0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_3_weight_q0;
wire   [10:0] grp_backsub_process_fu_1423_bgmodel_4_weight_address0;
wire    grp_backsub_process_fu_1423_bgmodel_4_weight_ce0;
wire    grp_backsub_process_fu_1423_bgmodel_4_weight_we0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_4_weight_d0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_4_weight_q0;
wire   [10:0] grp_backsub_process_fu_1423_bgmodel_5_weight_address0;
wire    grp_backsub_process_fu_1423_bgmodel_5_weight_ce0;
wire    grp_backsub_process_fu_1423_bgmodel_5_weight_we0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_5_weight_d0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_5_weight_q0;
wire   [10:0] grp_backsub_process_fu_1423_bgmodel_6_weight_address0;
wire    grp_backsub_process_fu_1423_bgmodel_6_weight_ce0;
wire    grp_backsub_process_fu_1423_bgmodel_6_weight_we0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_6_weight_d0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_6_weight_q0;
wire   [10:0] grp_backsub_process_fu_1423_bgmodel_7_weight_address0;
wire    grp_backsub_process_fu_1423_bgmodel_7_weight_ce0;
wire    grp_backsub_process_fu_1423_bgmodel_7_weight_we0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_7_weight_d0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_7_weight_q0;
wire   [63:0] grp_backsub_process_fu_1423_tmp_662;
wire   [10:0] grp_backsub_process_fu_1423_bgmodel_0_mean_address0;
wire    grp_backsub_process_fu_1423_bgmodel_0_mean_ce0;
wire    grp_backsub_process_fu_1423_bgmodel_0_mean_we0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_0_mean_d0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_0_mean_q0;
wire   [10:0] grp_backsub_process_fu_1423_bgmodel_1_mean_address0;
wire    grp_backsub_process_fu_1423_bgmodel_1_mean_ce0;
wire    grp_backsub_process_fu_1423_bgmodel_1_mean_we0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_1_mean_d0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_1_mean_q0;
wire   [10:0] grp_backsub_process_fu_1423_bgmodel_2_mean_address0;
wire    grp_backsub_process_fu_1423_bgmodel_2_mean_ce0;
wire    grp_backsub_process_fu_1423_bgmodel_2_mean_we0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_2_mean_d0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_2_mean_q0;
wire   [10:0] grp_backsub_process_fu_1423_bgmodel_3_mean_address0;
wire    grp_backsub_process_fu_1423_bgmodel_3_mean_ce0;
wire    grp_backsub_process_fu_1423_bgmodel_3_mean_we0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_3_mean_d0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_3_mean_q0;
wire   [10:0] grp_backsub_process_fu_1423_bgmodel_4_mean_address0;
wire    grp_backsub_process_fu_1423_bgmodel_4_mean_ce0;
wire    grp_backsub_process_fu_1423_bgmodel_4_mean_we0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_4_mean_d0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_4_mean_q0;
wire   [10:0] grp_backsub_process_fu_1423_bgmodel_5_mean_address0;
wire    grp_backsub_process_fu_1423_bgmodel_5_mean_ce0;
wire    grp_backsub_process_fu_1423_bgmodel_5_mean_we0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_5_mean_d0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_5_mean_q0;
wire   [10:0] grp_backsub_process_fu_1423_bgmodel_6_mean_address0;
wire    grp_backsub_process_fu_1423_bgmodel_6_mean_ce0;
wire    grp_backsub_process_fu_1423_bgmodel_6_mean_we0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_6_mean_d0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_6_mean_q0;
wire   [10:0] grp_backsub_process_fu_1423_bgmodel_7_mean_address0;
wire    grp_backsub_process_fu_1423_bgmodel_7_mean_ce0;
wire    grp_backsub_process_fu_1423_bgmodel_7_mean_we0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_7_mean_d0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_7_mean_q0;
wire   [63:0] grp_backsub_process_fu_1423_tmp_663;
wire   [10:0] grp_backsub_process_fu_1423_bgmodel_0_var_address0;
wire    grp_backsub_process_fu_1423_bgmodel_0_var_ce0;
wire    grp_backsub_process_fu_1423_bgmodel_0_var_we0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_0_var_d0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_0_var_q0;
wire   [10:0] grp_backsub_process_fu_1423_bgmodel_1_var_address0;
wire    grp_backsub_process_fu_1423_bgmodel_1_var_ce0;
wire    grp_backsub_process_fu_1423_bgmodel_1_var_we0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_1_var_d0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_1_var_q0;
wire   [10:0] grp_backsub_process_fu_1423_bgmodel_2_var_address0;
wire    grp_backsub_process_fu_1423_bgmodel_2_var_ce0;
wire    grp_backsub_process_fu_1423_bgmodel_2_var_we0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_2_var_d0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_2_var_q0;
wire   [10:0] grp_backsub_process_fu_1423_bgmodel_3_var_address0;
wire    grp_backsub_process_fu_1423_bgmodel_3_var_ce0;
wire    grp_backsub_process_fu_1423_bgmodel_3_var_we0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_3_var_d0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_3_var_q0;
wire   [10:0] grp_backsub_process_fu_1423_bgmodel_4_var_address0;
wire    grp_backsub_process_fu_1423_bgmodel_4_var_ce0;
wire    grp_backsub_process_fu_1423_bgmodel_4_var_we0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_4_var_d0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_4_var_q0;
wire   [10:0] grp_backsub_process_fu_1423_bgmodel_5_var_address0;
wire    grp_backsub_process_fu_1423_bgmodel_5_var_ce0;
wire    grp_backsub_process_fu_1423_bgmodel_5_var_we0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_5_var_d0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_5_var_q0;
wire   [10:0] grp_backsub_process_fu_1423_bgmodel_6_var_address0;
wire    grp_backsub_process_fu_1423_bgmodel_6_var_ce0;
wire    grp_backsub_process_fu_1423_bgmodel_6_var_we0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_6_var_d0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_6_var_q0;
wire   [10:0] grp_backsub_process_fu_1423_bgmodel_7_var_address0;
wire    grp_backsub_process_fu_1423_bgmodel_7_var_ce0;
wire    grp_backsub_process_fu_1423_bgmodel_7_var_we0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_7_var_d0;
wire   [31:0] grp_backsub_process_fu_1423_bgmodel_7_var_q0;
wire   [63:0] grp_backsub_process_fu_1423_tmp_664;
reg   [17:0] p_reg_1277;
reg   [31:0] nframes_load_1_reg_1288;
reg   [63:0] tmp_53_phi_fu_1302_p4;
reg   [63:0] tmp_53_reg_1299;
reg   [3:0] x_reg_1308;
reg    ap_sig_cseq_ST_st150_fsm_79;
reg    ap_sig_bdd_2336;
reg    ap_sig_bdd_2341;
reg   [13:0] indvar2_phi_fu_1324_p4;
reg   [12:0] indvar_phi_fu_1347_p4;
reg   [3:0] r_reg_1366;
reg    ap_sig_cseq_ST_st100_fsm_66;
reg    ap_sig_bdd_2369;
reg   [12:0] indvar1_phi_fu_1381_p4;
reg   [13:0] indvar3_phi_fu_1404_p4;
reg    grp_backsub_process_fu_1423_ap_start_ap_start_reg = 1'b0;
wire   [63:0] newIndex28_fu_1778_p1;
wire   [63:0] newIndex30_fu_1901_p1;
wire   [63:0] newIndex31_fu_2057_p1;
wire   [63:0] newIndex33_fu_2128_p1;
wire   [63:0] tmp_131_fu_1712_p1;
wire  signed [63:0] tmp_135_fu_1857_p1;
wire  signed [63:0] tmp_139_fu_1993_p1;
reg    ap_reg_ioackin_bgmodel_weight_AWREADY = 1'b0;
reg    ap_reg_ioackin_bgmodel_weight_WREADY = 1'b0;
reg    ap_reg_ioackin_bgmodel_weight_ARREADY = 1'b0;
reg    ap_reg_ioackin_bgmodel_sortKey_AWREADY = 1'b0;
reg    ap_reg_ioackin_bgmodel_sortKey_WREADY = 1'b0;
reg    ap_reg_ioackin_bgmodel_sortKey_ARREADY = 1'b0;
reg    ap_reg_ioackin_bgmodel_mean_AWREADY = 1'b0;
reg    ap_reg_ioackin_bgmodel_mean_WREADY = 1'b0;
reg    ap_reg_ioackin_bgmodel_mean_ARREADY = 1'b0;
reg    ap_reg_ioackin_bgmodel_var_AWREADY = 1'b0;
reg    ap_reg_ioackin_bgmodel_var_WREADY = 1'b0;
reg    ap_reg_ioackin_bgmodel_var_ARREADY = 1'b0;
reg    ap_reg_ioackin_gmem_ARREADY = 1'b0;
reg    ap_sig_ioackin_gmem_ARREADY;
reg    ap_sig_cseq_ST_st74_fsm_56;
reg    ap_sig_bdd_2573;
reg    ap_reg_ioackin_gmem_AWREADY = 1'b0;
reg    ap_reg_ioackin_gmem_WREADY = 1'b0;
reg   [31:0] grp_fu_1537_p0;
reg   [31:0] grp_fu_1537_p1;
wire   [31:0] learningRate_to_int_fu_1568_p1;
wire   [7:0] tmp_96_fu_1571_p4;
wire   [22:0] tmp_129_fu_1581_p1;
wire   [0:0] notrhs_fu_1591_p2;
wire   [0:0] notlhs_fu_1585_p2;
wire   [0:0] tmp_s_fu_1562_p2;
wire   [0:0] tmp_99_fu_1603_p2;
wire   [0:0] tmp_47_fu_1643_p2;
wire   [63:0] grp_fu_1549_p1;
wire   [17:0] p_shl_fu_1679_p3;
wire   [13:0] p_shl2_fu_1691_p3;
wire   [18:0] p_shl_cast_fu_1687_p1;
wire   [18:0] p_shl2_cast_fu_1699_p1;
wire  signed [31:0] tmp_130_fu_1709_p1;
wire   [11:0] grp_fu_1772_p1;
wire   [13:0] grp_fu_1772_p2;
wire   [16:0] p_shl3_fu_1814_p3;
wire   [12:0] p_shl4_fu_1826_p3;
wire   [17:0] p_shl3_cast_fu_1822_p1;
wire   [17:0] p_shl4_cast_fu_1834_p1;
wire   [17:0] tmp_55_fu_1838_p2;
wire  signed [31:0] tmp_132_fu_1844_p1;
wire   [33:0] tmp_134_fu_1852_p2;
wire   [10:0] grp_fu_1895_p1;
wire   [12:0] grp_fu_1895_p2;
wire   [2:0] tmp_140_fu_1925_p1;
wire   [12:0] p_shl5_fu_1929_p3;
wire   [8:0] p_shl6_fu_1941_p3;
wire   [13:0] p_shl5_cast_fu_1937_p1;
wire   [13:0] p_shl6_cast_fu_1949_p1;
wire   [13:0] p_shl7_fu_1959_p3;
wire   [9:0] p_shl8_fu_1971_p3;
wire   [14:0] p_shl7_cast_fu_1967_p1;
wire   [14:0] p_shl8_cast_fu_1979_p1;
wire   [33:0] tmp_138_fu_1989_p2;
wire  signed [31:0] tmp_61_cast_fu_2003_p1;
wire  signed [31:0] tmp_63_cast_fu_2012_p1;
wire   [10:0] grp_fu_2051_p1;
wire   [12:0] grp_fu_2051_p2;
wire   [31:0] tmp_102_fu_2072_p9;
wire   [11:0] grp_fu_2122_p1;
wire   [13:0] grp_fu_2122_p2;
wire   [31:0] arrayNo29_cast_fu_2164_p1;
wire   [4:0] grp_fu_1537_opcode;
wire    grp_fu_1544_ce;
wire    grp_fu_1549_ce;
reg    grp_fu_1772_ce;
reg    grp_fu_1895_ce;
reg    grp_fu_2051_ce;
reg    grp_fu_2122_ce;
reg   [79:0] ap_NS_fsm;
reg    ap_sig_bdd_2592;
reg    ap_sig_bdd_2447;
reg    ap_sig_bdd_2471;
reg    ap_sig_bdd_2457;
reg    ap_sig_bdd_2477;


backsub_frame_in_glob_0 #(
    .DataWidth( 8 ),
    .AddressRange( 960 ),
    .AddressWidth( 10 ))
frame_in_glob_0_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( frame_in_glob_0_address0 ),
    .ce0( frame_in_glob_0_ce0 ),
    .we0( frame_in_glob_0_we0 ),
    .d0( frame_in_glob_0_d0 ),
    .q0( frame_in_glob_0_q0 )
);

backsub_frame_in_glob_0 #(
    .DataWidth( 8 ),
    .AddressRange( 960 ),
    .AddressWidth( 10 ))
frame_in_glob_1_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( frame_in_glob_1_address0 ),
    .ce0( frame_in_glob_1_ce0 ),
    .we0( frame_in_glob_1_we0 ),
    .d0( frame_in_glob_1_d0 ),
    .q0( frame_in_glob_1_q0 )
);

backsub_frame_in_glob_0 #(
    .DataWidth( 8 ),
    .AddressRange( 960 ),
    .AddressWidth( 10 ))
frame_in_glob_2_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( frame_in_glob_2_address0 ),
    .ce0( frame_in_glob_2_ce0 ),
    .we0( frame_in_glob_2_we0 ),
    .d0( frame_in_glob_2_d0 ),
    .q0( frame_in_glob_2_q0 )
);

backsub_frame_in_glob_0 #(
    .DataWidth( 8 ),
    .AddressRange( 960 ),
    .AddressWidth( 10 ))
frame_in_glob_3_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( frame_in_glob_3_address0 ),
    .ce0( frame_in_glob_3_ce0 ),
    .we0( frame_in_glob_3_we0 ),
    .d0( frame_in_glob_3_d0 ),
    .q0( frame_in_glob_3_q0 )
);

backsub_frame_in_glob_0 #(
    .DataWidth( 8 ),
    .AddressRange( 960 ),
    .AddressWidth( 10 ))
frame_in_glob_4_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( frame_in_glob_4_address0 ),
    .ce0( frame_in_glob_4_ce0 ),
    .we0( frame_in_glob_4_we0 ),
    .d0( frame_in_glob_4_d0 ),
    .q0( frame_in_glob_4_q0 )
);

backsub_frame_in_glob_0 #(
    .DataWidth( 8 ),
    .AddressRange( 960 ),
    .AddressWidth( 10 ))
frame_in_glob_5_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( frame_in_glob_5_address0 ),
    .ce0( frame_in_glob_5_ce0 ),
    .we0( frame_in_glob_5_we0 ),
    .d0( frame_in_glob_5_d0 ),
    .q0( frame_in_glob_5_q0 )
);

backsub_frame_in_glob_0 #(
    .DataWidth( 8 ),
    .AddressRange( 960 ),
    .AddressWidth( 10 ))
frame_in_glob_6_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( frame_in_glob_6_address0 ),
    .ce0( frame_in_glob_6_ce0 ),
    .we0( frame_in_glob_6_we0 ),
    .d0( frame_in_glob_6_d0 ),
    .q0( frame_in_glob_6_q0 )
);

backsub_frame_in_glob_0 #(
    .DataWidth( 8 ),
    .AddressRange( 960 ),
    .AddressWidth( 10 ))
frame_in_glob_7_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( frame_in_glob_7_address0 ),
    .ce0( frame_in_glob_7_ce0 ),
    .we0( frame_in_glob_7_we0 ),
    .d0( frame_in_glob_7_d0 ),
    .q0( frame_in_glob_7_q0 )
);

backsub_frame_in_glob_0 #(
    .DataWidth( 8 ),
    .AddressRange( 960 ),
    .AddressWidth( 10 ))
frame_out_glob_0_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( frame_out_glob_0_address0 ),
    .ce0( frame_out_glob_0_ce0 ),
    .we0( frame_out_glob_0_we0 ),
    .d0( frame_out_glob_0_d0 ),
    .q0( frame_out_glob_0_q0 )
);

backsub_frame_in_glob_0 #(
    .DataWidth( 8 ),
    .AddressRange( 960 ),
    .AddressWidth( 10 ))
frame_out_glob_1_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( frame_out_glob_1_address0 ),
    .ce0( frame_out_glob_1_ce0 ),
    .we0( frame_out_glob_1_we0 ),
    .d0( frame_out_glob_1_d0 ),
    .q0( frame_out_glob_1_q0 )
);

backsub_frame_in_glob_0 #(
    .DataWidth( 8 ),
    .AddressRange( 960 ),
    .AddressWidth( 10 ))
frame_out_glob_2_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( frame_out_glob_2_address0 ),
    .ce0( frame_out_glob_2_ce0 ),
    .we0( frame_out_glob_2_we0 ),
    .d0( frame_out_glob_2_d0 ),
    .q0( frame_out_glob_2_q0 )
);

backsub_frame_in_glob_0 #(
    .DataWidth( 8 ),
    .AddressRange( 960 ),
    .AddressWidth( 10 ))
frame_out_glob_3_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( frame_out_glob_3_address0 ),
    .ce0( frame_out_glob_3_ce0 ),
    .we0( frame_out_glob_3_we0 ),
    .d0( frame_out_glob_3_d0 ),
    .q0( frame_out_glob_3_q0 )
);

backsub_frame_in_glob_0 #(
    .DataWidth( 8 ),
    .AddressRange( 960 ),
    .AddressWidth( 10 ))
frame_out_glob_4_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( frame_out_glob_4_address0 ),
    .ce0( frame_out_glob_4_ce0 ),
    .we0( frame_out_glob_4_we0 ),
    .d0( frame_out_glob_4_d0 ),
    .q0( frame_out_glob_4_q0 )
);

backsub_frame_in_glob_0 #(
    .DataWidth( 8 ),
    .AddressRange( 960 ),
    .AddressWidth( 10 ))
frame_out_glob_5_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( frame_out_glob_5_address0 ),
    .ce0( frame_out_glob_5_ce0 ),
    .we0( frame_out_glob_5_we0 ),
    .d0( frame_out_glob_5_d0 ),
    .q0( frame_out_glob_5_q0 )
);

backsub_frame_in_glob_0 #(
    .DataWidth( 8 ),
    .AddressRange( 960 ),
    .AddressWidth( 10 ))
frame_out_glob_6_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( frame_out_glob_6_address0 ),
    .ce0( frame_out_glob_6_ce0 ),
    .we0( frame_out_glob_6_we0 ),
    .d0( frame_out_glob_6_d0 ),
    .q0( frame_out_glob_6_q0 )
);

backsub_frame_in_glob_0 #(
    .DataWidth( 8 ),
    .AddressRange( 960 ),
    .AddressWidth( 10 ))
frame_out_glob_7_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( frame_out_glob_7_address0 ),
    .ce0( frame_out_glob_7_ce0 ),
    .we0( frame_out_glob_7_we0 ),
    .d0( frame_out_glob_7_d0 ),
    .q0( frame_out_glob_7_q0 )
);

backsub_bgmo_sortKey_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
bgmo_sortKey_0_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( bgmo_sortKey_0_address0 ),
    .ce0( bgmo_sortKey_0_ce0 ),
    .we0( bgmo_sortKey_0_we0 ),
    .d0( bgmo_sortKey_0_d0 ),
    .q0( bgmo_sortKey_0_q0 )
);

backsub_bgmo_sortKey_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
bgmo_sortKey_1_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( bgmo_sortKey_1_address0 ),
    .ce0( bgmo_sortKey_1_ce0 ),
    .we0( bgmo_sortKey_1_we0 ),
    .d0( bgmo_sortKey_1_d0 ),
    .q0( bgmo_sortKey_1_q0 )
);

backsub_bgmo_sortKey_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
bgmo_sortKey_2_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( bgmo_sortKey_2_address0 ),
    .ce0( bgmo_sortKey_2_ce0 ),
    .we0( bgmo_sortKey_2_we0 ),
    .d0( bgmo_sortKey_2_d0 ),
    .q0( bgmo_sortKey_2_q0 )
);

backsub_bgmo_sortKey_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
bgmo_sortKey_3_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( bgmo_sortKey_3_address0 ),
    .ce0( bgmo_sortKey_3_ce0 ),
    .we0( bgmo_sortKey_3_we0 ),
    .d0( bgmo_sortKey_3_d0 ),
    .q0( bgmo_sortKey_3_q0 )
);

backsub_bgmo_sortKey_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
bgmo_sortKey_4_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( bgmo_sortKey_4_address0 ),
    .ce0( bgmo_sortKey_4_ce0 ),
    .we0( bgmo_sortKey_4_we0 ),
    .d0( bgmo_sortKey_4_d0 ),
    .q0( bgmo_sortKey_4_q0 )
);

backsub_bgmo_sortKey_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
bgmo_sortKey_5_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( bgmo_sortKey_5_address0 ),
    .ce0( bgmo_sortKey_5_ce0 ),
    .we0( bgmo_sortKey_5_we0 ),
    .d0( bgmo_sortKey_5_d0 ),
    .q0( bgmo_sortKey_5_q0 )
);

backsub_bgmo_sortKey_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
bgmo_sortKey_6_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( bgmo_sortKey_6_address0 ),
    .ce0( bgmo_sortKey_6_ce0 ),
    .we0( bgmo_sortKey_6_we0 ),
    .d0( bgmo_sortKey_6_d0 ),
    .q0( bgmo_sortKey_6_q0 )
);

backsub_bgmo_sortKey_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
bgmo_sortKey_7_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( bgmo_sortKey_7_address0 ),
    .ce0( bgmo_sortKey_7_ce0 ),
    .we0( bgmo_sortKey_7_we0 ),
    .d0( bgmo_sortKey_7_d0 ),
    .q0( bgmo_sortKey_7_q0 )
);

backsub_bgmo_sortKey_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
bgmo_weight_0_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( bgmo_weight_0_address0 ),
    .ce0( bgmo_weight_0_ce0 ),
    .we0( bgmo_weight_0_we0 ),
    .d0( bgmo_weight_0_d0 ),
    .q0( bgmo_weight_0_q0 )
);

backsub_bgmo_sortKey_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
bgmo_weight_1_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( bgmo_weight_1_address0 ),
    .ce0( bgmo_weight_1_ce0 ),
    .we0( bgmo_weight_1_we0 ),
    .d0( bgmo_weight_1_d0 ),
    .q0( bgmo_weight_1_q0 )
);

backsub_bgmo_sortKey_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
bgmo_weight_2_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( bgmo_weight_2_address0 ),
    .ce0( bgmo_weight_2_ce0 ),
    .we0( bgmo_weight_2_we0 ),
    .d0( bgmo_weight_2_d0 ),
    .q0( bgmo_weight_2_q0 )
);

backsub_bgmo_sortKey_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
bgmo_weight_3_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( bgmo_weight_3_address0 ),
    .ce0( bgmo_weight_3_ce0 ),
    .we0( bgmo_weight_3_we0 ),
    .d0( bgmo_weight_3_d0 ),
    .q0( bgmo_weight_3_q0 )
);

backsub_bgmo_sortKey_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
bgmo_weight_4_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( bgmo_weight_4_address0 ),
    .ce0( bgmo_weight_4_ce0 ),
    .we0( bgmo_weight_4_we0 ),
    .d0( bgmo_weight_4_d0 ),
    .q0( bgmo_weight_4_q0 )
);

backsub_bgmo_sortKey_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
bgmo_weight_5_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( bgmo_weight_5_address0 ),
    .ce0( bgmo_weight_5_ce0 ),
    .we0( bgmo_weight_5_we0 ),
    .d0( bgmo_weight_5_d0 ),
    .q0( bgmo_weight_5_q0 )
);

backsub_bgmo_sortKey_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
bgmo_weight_6_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( bgmo_weight_6_address0 ),
    .ce0( bgmo_weight_6_ce0 ),
    .we0( bgmo_weight_6_we0 ),
    .d0( bgmo_weight_6_d0 ),
    .q0( bgmo_weight_6_q0 )
);

backsub_bgmo_sortKey_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
bgmo_weight_7_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( bgmo_weight_7_address0 ),
    .ce0( bgmo_weight_7_ce0 ),
    .we0( bgmo_weight_7_we0 ),
    .d0( bgmo_weight_7_d0 ),
    .q0( bgmo_weight_7_q0 )
);

backsub_bgmo_sortKey_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
bgmo_mean_0_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( bgmo_mean_0_address0 ),
    .ce0( bgmo_mean_0_ce0 ),
    .we0( bgmo_mean_0_we0 ),
    .d0( bgmo_mean_0_d0 ),
    .q0( bgmo_mean_0_q0 )
);

backsub_bgmo_sortKey_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
bgmo_mean_1_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( bgmo_mean_1_address0 ),
    .ce0( bgmo_mean_1_ce0 ),
    .we0( bgmo_mean_1_we0 ),
    .d0( bgmo_mean_1_d0 ),
    .q0( bgmo_mean_1_q0 )
);

backsub_bgmo_sortKey_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
bgmo_mean_2_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( bgmo_mean_2_address0 ),
    .ce0( bgmo_mean_2_ce0 ),
    .we0( bgmo_mean_2_we0 ),
    .d0( bgmo_mean_2_d0 ),
    .q0( bgmo_mean_2_q0 )
);

backsub_bgmo_sortKey_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
bgmo_mean_3_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( bgmo_mean_3_address0 ),
    .ce0( bgmo_mean_3_ce0 ),
    .we0( bgmo_mean_3_we0 ),
    .d0( bgmo_mean_3_d0 ),
    .q0( bgmo_mean_3_q0 )
);

backsub_bgmo_sortKey_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
bgmo_mean_4_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( bgmo_mean_4_address0 ),
    .ce0( bgmo_mean_4_ce0 ),
    .we0( bgmo_mean_4_we0 ),
    .d0( bgmo_mean_4_d0 ),
    .q0( bgmo_mean_4_q0 )
);

backsub_bgmo_sortKey_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
bgmo_mean_5_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( bgmo_mean_5_address0 ),
    .ce0( bgmo_mean_5_ce0 ),
    .we0( bgmo_mean_5_we0 ),
    .d0( bgmo_mean_5_d0 ),
    .q0( bgmo_mean_5_q0 )
);

backsub_bgmo_sortKey_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
bgmo_mean_6_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( bgmo_mean_6_address0 ),
    .ce0( bgmo_mean_6_ce0 ),
    .we0( bgmo_mean_6_we0 ),
    .d0( bgmo_mean_6_d0 ),
    .q0( bgmo_mean_6_q0 )
);

backsub_bgmo_sortKey_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
bgmo_mean_7_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( bgmo_mean_7_address0 ),
    .ce0( bgmo_mean_7_ce0 ),
    .we0( bgmo_mean_7_we0 ),
    .d0( bgmo_mean_7_d0 ),
    .q0( bgmo_mean_7_q0 )
);

backsub_bgmo_sortKey_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
bgmo_var_0_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( bgmo_var_0_address0 ),
    .ce0( bgmo_var_0_ce0 ),
    .we0( bgmo_var_0_we0 ),
    .d0( bgmo_var_0_d0 ),
    .q0( bgmo_var_0_q0 )
);

backsub_bgmo_sortKey_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
bgmo_var_1_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( bgmo_var_1_address0 ),
    .ce0( bgmo_var_1_ce0 ),
    .we0( bgmo_var_1_we0 ),
    .d0( bgmo_var_1_d0 ),
    .q0( bgmo_var_1_q0 )
);

backsub_bgmo_sortKey_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
bgmo_var_2_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( bgmo_var_2_address0 ),
    .ce0( bgmo_var_2_ce0 ),
    .we0( bgmo_var_2_we0 ),
    .d0( bgmo_var_2_d0 ),
    .q0( bgmo_var_2_q0 )
);

backsub_bgmo_sortKey_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
bgmo_var_3_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( bgmo_var_3_address0 ),
    .ce0( bgmo_var_3_ce0 ),
    .we0( bgmo_var_3_we0 ),
    .d0( bgmo_var_3_d0 ),
    .q0( bgmo_var_3_q0 )
);

backsub_bgmo_sortKey_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
bgmo_var_4_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( bgmo_var_4_address0 ),
    .ce0( bgmo_var_4_ce0 ),
    .we0( bgmo_var_4_we0 ),
    .d0( bgmo_var_4_d0 ),
    .q0( bgmo_var_4_q0 )
);

backsub_bgmo_sortKey_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
bgmo_var_5_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( bgmo_var_5_address0 ),
    .ce0( bgmo_var_5_ce0 ),
    .we0( bgmo_var_5_we0 ),
    .d0( bgmo_var_5_d0 ),
    .q0( bgmo_var_5_q0 )
);

backsub_bgmo_sortKey_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
bgmo_var_6_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( bgmo_var_6_address0 ),
    .ce0( bgmo_var_6_ce0 ),
    .we0( bgmo_var_6_we0 ),
    .d0( bgmo_var_6_d0 ),
    .q0( bgmo_var_6_q0 )
);

backsub_bgmo_sortKey_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
bgmo_var_7_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( bgmo_var_7_address0 ),
    .ce0( bgmo_var_7_ce0 ),
    .we0( bgmo_var_7_we0 ),
    .d0( bgmo_var_7_d0 ),
    .q0( bgmo_var_7_q0 )
);

backsub_AXILiteS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_AXILITES_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_AXILITES_DATA_WIDTH ))
backsub_AXILiteS_s_axi_U(
    .AWVALID( s_axi_AXILiteS_AWVALID ),
    .AWREADY( s_axi_AXILiteS_AWREADY ),
    .AWADDR( s_axi_AXILiteS_AWADDR ),
    .WVALID( s_axi_AXILiteS_WVALID ),
    .WREADY( s_axi_AXILiteS_WREADY ),
    .WDATA( s_axi_AXILiteS_WDATA ),
    .WSTRB( s_axi_AXILiteS_WSTRB ),
    .ARVALID( s_axi_AXILiteS_ARVALID ),
    .ARREADY( s_axi_AXILiteS_ARREADY ),
    .ARADDR( s_axi_AXILiteS_ARADDR ),
    .RVALID( s_axi_AXILiteS_RVALID ),
    .RREADY( s_axi_AXILiteS_RREADY ),
    .RDATA( s_axi_AXILiteS_RDATA ),
    .RRESP( s_axi_AXILiteS_RRESP ),
    .BVALID( s_axi_AXILiteS_BVALID ),
    .BREADY( s_axi_AXILiteS_BREADY ),
    .BRESP( s_axi_AXILiteS_BRESP ),
    .ACLK( ap_clk ),
    .ARESET( ap_rst_n_inv ),
    .ACLK_EN( backsub_AXILiteS_s_axi_U_ap_dummy_ce ),
    .frame_i( frame_i ),
    .frame_o( frame_o )
);

backsub_CRTL_BUS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CRTL_BUS_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CRTL_BUS_DATA_WIDTH ))
backsub_CRTL_BUS_s_axi_U(
    .AWVALID( s_axi_CRTL_BUS_AWVALID ),
    .AWREADY( s_axi_CRTL_BUS_AWREADY ),
    .AWADDR( s_axi_CRTL_BUS_AWADDR ),
    .WVALID( s_axi_CRTL_BUS_WVALID ),
    .WREADY( s_axi_CRTL_BUS_WREADY ),
    .WDATA( s_axi_CRTL_BUS_WDATA ),
    .WSTRB( s_axi_CRTL_BUS_WSTRB ),
    .ARVALID( s_axi_CRTL_BUS_ARVALID ),
    .ARREADY( s_axi_CRTL_BUS_ARREADY ),
    .ARADDR( s_axi_CRTL_BUS_ARADDR ),
    .RVALID( s_axi_CRTL_BUS_RVALID ),
    .RREADY( s_axi_CRTL_BUS_RREADY ),
    .RDATA( s_axi_CRTL_BUS_RDATA ),
    .RRESP( s_axi_CRTL_BUS_RRESP ),
    .BVALID( s_axi_CRTL_BUS_BVALID ),
    .BREADY( s_axi_CRTL_BUS_BREADY ),
    .BRESP( s_axi_CRTL_BUS_BRESP ),
    .ACLK( ap_clk ),
    .ARESET( ap_rst_n_inv ),
    .ACLK_EN( backsub_CRTL_BUS_s_axi_U_ap_dummy_ce ),
    .learningRate( learningRate )
);

backsub_gmem_m_axi #(
    .USER_DW( 8 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 5 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_CACHE_VALUE ))
backsub_gmem_m_axi_U(
    .AWVALID( m_axi_gmem_AWVALID ),
    .AWREADY( m_axi_gmem_AWREADY ),
    .AWADDR( m_axi_gmem_AWADDR ),
    .AWID( m_axi_gmem_AWID ),
    .AWLEN( m_axi_gmem_AWLEN ),
    .AWSIZE( m_axi_gmem_AWSIZE ),
    .AWBURST( m_axi_gmem_AWBURST ),
    .AWLOCK( m_axi_gmem_AWLOCK ),
    .AWCACHE( m_axi_gmem_AWCACHE ),
    .AWPROT( m_axi_gmem_AWPROT ),
    .AWQOS( m_axi_gmem_AWQOS ),
    .AWREGION( m_axi_gmem_AWREGION ),
    .AWUSER( m_axi_gmem_AWUSER ),
    .WVALID( m_axi_gmem_WVALID ),
    .WREADY( m_axi_gmem_WREADY ),
    .WDATA( m_axi_gmem_WDATA ),
    .WSTRB( m_axi_gmem_WSTRB ),
    .WLAST( m_axi_gmem_WLAST ),
    .WID( m_axi_gmem_WID ),
    .WUSER( m_axi_gmem_WUSER ),
    .ARVALID( m_axi_gmem_ARVALID ),
    .ARREADY( m_axi_gmem_ARREADY ),
    .ARADDR( m_axi_gmem_ARADDR ),
    .ARID( m_axi_gmem_ARID ),
    .ARLEN( m_axi_gmem_ARLEN ),
    .ARSIZE( m_axi_gmem_ARSIZE ),
    .ARBURST( m_axi_gmem_ARBURST ),
    .ARLOCK( m_axi_gmem_ARLOCK ),
    .ARCACHE( m_axi_gmem_ARCACHE ),
    .ARPROT( m_axi_gmem_ARPROT ),
    .ARQOS( m_axi_gmem_ARQOS ),
    .ARREGION( m_axi_gmem_ARREGION ),
    .ARUSER( m_axi_gmem_ARUSER ),
    .RVALID( m_axi_gmem_RVALID ),
    .RREADY( m_axi_gmem_RREADY ),
    .RDATA( m_axi_gmem_RDATA ),
    .RLAST( m_axi_gmem_RLAST ),
    .RID( m_axi_gmem_RID ),
    .RUSER( m_axi_gmem_RUSER ),
    .RRESP( m_axi_gmem_RRESP ),
    .BVALID( m_axi_gmem_BVALID ),
    .BREADY( m_axi_gmem_BREADY ),
    .BRESP( m_axi_gmem_BRESP ),
    .BID( m_axi_gmem_BID ),
    .BUSER( m_axi_gmem_BUSER ),
    .ACLK( ap_clk ),
    .ARESET( ap_rst_n_inv ),
    .ACLK_EN( backsub_gmem_m_axi_U_ap_dummy_ce ),
    .I_ARVALID( gmem_ARVALID ),
    .I_ARREADY( gmem_ARREADY ),
    .I_ARADDR( gmem_ARADDR ),
    .I_ARID( gmem_ARID ),
    .I_ARLEN( gmem_ARLEN ),
    .I_ARSIZE( gmem_ARSIZE ),
    .I_ARLOCK( gmem_ARLOCK ),
    .I_ARCACHE( gmem_ARCACHE ),
    .I_ARQOS( gmem_ARQOS ),
    .I_ARPROT( gmem_ARPROT ),
    .I_ARUSER( gmem_ARUSER ),
    .I_ARBURST( gmem_ARBURST ),
    .I_ARREGION( gmem_ARREGION ),
    .I_RVALID( gmem_RVALID ),
    .I_RREADY( gmem_RREADY ),
    .I_RDATA( gmem_RDATA ),
    .I_RID( gmem_RID ),
    .I_RUSER( gmem_RUSER ),
    .I_RRESP( gmem_RRESP ),
    .I_RLAST( gmem_RLAST ),
    .I_AWVALID( gmem_AWVALID ),
    .I_AWREADY( gmem_AWREADY ),
    .I_AWADDR( gmem_AWADDR ),
    .I_AWID( gmem_AWID ),
    .I_AWLEN( gmem_AWLEN ),
    .I_AWSIZE( gmem_AWSIZE ),
    .I_AWLOCK( gmem_AWLOCK ),
    .I_AWCACHE( gmem_AWCACHE ),
    .I_AWQOS( gmem_AWQOS ),
    .I_AWPROT( gmem_AWPROT ),
    .I_AWUSER( gmem_AWUSER ),
    .I_AWBURST( gmem_AWBURST ),
    .I_AWREGION( gmem_AWREGION ),
    .I_WVALID( gmem_WVALID ),
    .I_WREADY( gmem_WREADY ),
    .I_WDATA( gmem_WDATA ),
    .I_WID( gmem_WID ),
    .I_WUSER( gmem_WUSER ),
    .I_WLAST( gmem_WLAST ),
    .I_WSTRB( gmem_WSTRB ),
    .I_BVALID( gmem_BVALID ),
    .I_BREADY( gmem_BREADY ),
    .I_BRESP( gmem_BRESP ),
    .I_BID( gmem_BID ),
    .I_BUSER( gmem_BUSER )
);

backsub_bgmodel_sortKey_m_axi #(
    .USER_DW( 32 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 5 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_BGMODEL_SORTKEY_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_BGMODEL_SORTKEY_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_BGMODEL_SORTKEY_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_BGMODEL_SORTKEY_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_BGMODEL_SORTKEY_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_BGMODEL_SORTKEY_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_BGMODEL_SORTKEY_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_BGMODEL_SORTKEY_BUSER_WIDTH ),
    .C_TARGET_ADDR( C_M_AXI_BGMODEL_SORTKEY_TARGET_ADDR ),
    .C_USER_VALUE( C_M_AXI_BGMODEL_SORTKEY_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_BGMODEL_SORTKEY_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_BGMODEL_SORTKEY_CACHE_VALUE ))
backsub_bgmodel_sortKey_m_axi_U(
    .AWVALID( m_axi_bgmodel_sortKey_AWVALID ),
    .AWREADY( m_axi_bgmodel_sortKey_AWREADY ),
    .AWADDR( m_axi_bgmodel_sortKey_AWADDR ),
    .AWID( m_axi_bgmodel_sortKey_AWID ),
    .AWLEN( m_axi_bgmodel_sortKey_AWLEN ),
    .AWSIZE( m_axi_bgmodel_sortKey_AWSIZE ),
    .AWBURST( m_axi_bgmodel_sortKey_AWBURST ),
    .AWLOCK( m_axi_bgmodel_sortKey_AWLOCK ),
    .AWCACHE( m_axi_bgmodel_sortKey_AWCACHE ),
    .AWPROT( m_axi_bgmodel_sortKey_AWPROT ),
    .AWQOS( m_axi_bgmodel_sortKey_AWQOS ),
    .AWREGION( m_axi_bgmodel_sortKey_AWREGION ),
    .AWUSER( m_axi_bgmodel_sortKey_AWUSER ),
    .WVALID( m_axi_bgmodel_sortKey_WVALID ),
    .WREADY( m_axi_bgmodel_sortKey_WREADY ),
    .WDATA( m_axi_bgmodel_sortKey_WDATA ),
    .WSTRB( m_axi_bgmodel_sortKey_WSTRB ),
    .WLAST( m_axi_bgmodel_sortKey_WLAST ),
    .WID( m_axi_bgmodel_sortKey_WID ),
    .WUSER( m_axi_bgmodel_sortKey_WUSER ),
    .ARVALID( m_axi_bgmodel_sortKey_ARVALID ),
    .ARREADY( m_axi_bgmodel_sortKey_ARREADY ),
    .ARADDR( m_axi_bgmodel_sortKey_ARADDR ),
    .ARID( m_axi_bgmodel_sortKey_ARID ),
    .ARLEN( m_axi_bgmodel_sortKey_ARLEN ),
    .ARSIZE( m_axi_bgmodel_sortKey_ARSIZE ),
    .ARBURST( m_axi_bgmodel_sortKey_ARBURST ),
    .ARLOCK( m_axi_bgmodel_sortKey_ARLOCK ),
    .ARCACHE( m_axi_bgmodel_sortKey_ARCACHE ),
    .ARPROT( m_axi_bgmodel_sortKey_ARPROT ),
    .ARQOS( m_axi_bgmodel_sortKey_ARQOS ),
    .ARREGION( m_axi_bgmodel_sortKey_ARREGION ),
    .ARUSER( m_axi_bgmodel_sortKey_ARUSER ),
    .RVALID( m_axi_bgmodel_sortKey_RVALID ),
    .RREADY( m_axi_bgmodel_sortKey_RREADY ),
    .RDATA( m_axi_bgmodel_sortKey_RDATA ),
    .RLAST( m_axi_bgmodel_sortKey_RLAST ),
    .RID( m_axi_bgmodel_sortKey_RID ),
    .RUSER( m_axi_bgmodel_sortKey_RUSER ),
    .RRESP( m_axi_bgmodel_sortKey_RRESP ),
    .BVALID( m_axi_bgmodel_sortKey_BVALID ),
    .BREADY( m_axi_bgmodel_sortKey_BREADY ),
    .BRESP( m_axi_bgmodel_sortKey_BRESP ),
    .BID( m_axi_bgmodel_sortKey_BID ),
    .BUSER( m_axi_bgmodel_sortKey_BUSER ),
    .ACLK( ap_clk ),
    .ARESET( ap_rst_n_inv ),
    .ACLK_EN( backsub_bgmodel_sortKey_m_axi_U_ap_dummy_ce ),
    .I_ARVALID( bgmodel_sortKey_ARVALID ),
    .I_ARREADY( bgmodel_sortKey_ARREADY ),
    .I_ARADDR( bgmodel_sortKey_ARADDR ),
    .I_ARID( bgmodel_sortKey_ARID ),
    .I_ARLEN( bgmodel_sortKey_ARLEN ),
    .I_ARSIZE( bgmodel_sortKey_ARSIZE ),
    .I_ARLOCK( bgmodel_sortKey_ARLOCK ),
    .I_ARCACHE( bgmodel_sortKey_ARCACHE ),
    .I_ARQOS( bgmodel_sortKey_ARQOS ),
    .I_ARPROT( bgmodel_sortKey_ARPROT ),
    .I_ARUSER( bgmodel_sortKey_ARUSER ),
    .I_ARBURST( bgmodel_sortKey_ARBURST ),
    .I_ARREGION( bgmodel_sortKey_ARREGION ),
    .I_RVALID( bgmodel_sortKey_RVALID ),
    .I_RREADY( bgmodel_sortKey_RREADY ),
    .I_RDATA( bgmodel_sortKey_RDATA ),
    .I_RID( bgmodel_sortKey_RID ),
    .I_RUSER( bgmodel_sortKey_RUSER ),
    .I_RRESP( bgmodel_sortKey_RRESP ),
    .I_RLAST( bgmodel_sortKey_RLAST ),
    .I_AWVALID( bgmodel_sortKey_AWVALID ),
    .I_AWREADY( bgmodel_sortKey_AWREADY ),
    .I_AWADDR( bgmodel_sortKey_AWADDR ),
    .I_AWID( bgmodel_sortKey_AWID ),
    .I_AWLEN( bgmodel_sortKey_AWLEN ),
    .I_AWSIZE( bgmodel_sortKey_AWSIZE ),
    .I_AWLOCK( bgmodel_sortKey_AWLOCK ),
    .I_AWCACHE( bgmodel_sortKey_AWCACHE ),
    .I_AWQOS( bgmodel_sortKey_AWQOS ),
    .I_AWPROT( bgmodel_sortKey_AWPROT ),
    .I_AWUSER( bgmodel_sortKey_AWUSER ),
    .I_AWBURST( bgmodel_sortKey_AWBURST ),
    .I_AWREGION( bgmodel_sortKey_AWREGION ),
    .I_WVALID( bgmodel_sortKey_WVALID ),
    .I_WREADY( bgmodel_sortKey_WREADY ),
    .I_WDATA( bgmodel_sortKey_WDATA ),
    .I_WID( bgmodel_sortKey_WID ),
    .I_WUSER( bgmodel_sortKey_WUSER ),
    .I_WLAST( bgmodel_sortKey_WLAST ),
    .I_WSTRB( bgmodel_sortKey_WSTRB ),
    .I_BVALID( bgmodel_sortKey_BVALID ),
    .I_BREADY( bgmodel_sortKey_BREADY ),
    .I_BRESP( bgmodel_sortKey_BRESP ),
    .I_BID( bgmodel_sortKey_BID ),
    .I_BUSER( bgmodel_sortKey_BUSER )
);

backsub_bgmodel_weight_m_axi #(
    .USER_DW( 32 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 5 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_BGMODEL_WEIGHT_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_BGMODEL_WEIGHT_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_BGMODEL_WEIGHT_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_BGMODEL_WEIGHT_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_BGMODEL_WEIGHT_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_BGMODEL_WEIGHT_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_BGMODEL_WEIGHT_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_BGMODEL_WEIGHT_BUSER_WIDTH ),
    .C_TARGET_ADDR( C_M_AXI_BGMODEL_WEIGHT_TARGET_ADDR ),
    .C_USER_VALUE( C_M_AXI_BGMODEL_WEIGHT_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_BGMODEL_WEIGHT_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_BGMODEL_WEIGHT_CACHE_VALUE ))
backsub_bgmodel_weight_m_axi_U(
    .AWVALID( m_axi_bgmodel_weight_AWVALID ),
    .AWREADY( m_axi_bgmodel_weight_AWREADY ),
    .AWADDR( m_axi_bgmodel_weight_AWADDR ),
    .AWID( m_axi_bgmodel_weight_AWID ),
    .AWLEN( m_axi_bgmodel_weight_AWLEN ),
    .AWSIZE( m_axi_bgmodel_weight_AWSIZE ),
    .AWBURST( m_axi_bgmodel_weight_AWBURST ),
    .AWLOCK( m_axi_bgmodel_weight_AWLOCK ),
    .AWCACHE( m_axi_bgmodel_weight_AWCACHE ),
    .AWPROT( m_axi_bgmodel_weight_AWPROT ),
    .AWQOS( m_axi_bgmodel_weight_AWQOS ),
    .AWREGION( m_axi_bgmodel_weight_AWREGION ),
    .AWUSER( m_axi_bgmodel_weight_AWUSER ),
    .WVALID( m_axi_bgmodel_weight_WVALID ),
    .WREADY( m_axi_bgmodel_weight_WREADY ),
    .WDATA( m_axi_bgmodel_weight_WDATA ),
    .WSTRB( m_axi_bgmodel_weight_WSTRB ),
    .WLAST( m_axi_bgmodel_weight_WLAST ),
    .WID( m_axi_bgmodel_weight_WID ),
    .WUSER( m_axi_bgmodel_weight_WUSER ),
    .ARVALID( m_axi_bgmodel_weight_ARVALID ),
    .ARREADY( m_axi_bgmodel_weight_ARREADY ),
    .ARADDR( m_axi_bgmodel_weight_ARADDR ),
    .ARID( m_axi_bgmodel_weight_ARID ),
    .ARLEN( m_axi_bgmodel_weight_ARLEN ),
    .ARSIZE( m_axi_bgmodel_weight_ARSIZE ),
    .ARBURST( m_axi_bgmodel_weight_ARBURST ),
    .ARLOCK( m_axi_bgmodel_weight_ARLOCK ),
    .ARCACHE( m_axi_bgmodel_weight_ARCACHE ),
    .ARPROT( m_axi_bgmodel_weight_ARPROT ),
    .ARQOS( m_axi_bgmodel_weight_ARQOS ),
    .ARREGION( m_axi_bgmodel_weight_ARREGION ),
    .ARUSER( m_axi_bgmodel_weight_ARUSER ),
    .RVALID( m_axi_bgmodel_weight_RVALID ),
    .RREADY( m_axi_bgmodel_weight_RREADY ),
    .RDATA( m_axi_bgmodel_weight_RDATA ),
    .RLAST( m_axi_bgmodel_weight_RLAST ),
    .RID( m_axi_bgmodel_weight_RID ),
    .RUSER( m_axi_bgmodel_weight_RUSER ),
    .RRESP( m_axi_bgmodel_weight_RRESP ),
    .BVALID( m_axi_bgmodel_weight_BVALID ),
    .BREADY( m_axi_bgmodel_weight_BREADY ),
    .BRESP( m_axi_bgmodel_weight_BRESP ),
    .BID( m_axi_bgmodel_weight_BID ),
    .BUSER( m_axi_bgmodel_weight_BUSER ),
    .ACLK( ap_clk ),
    .ARESET( ap_rst_n_inv ),
    .ACLK_EN( backsub_bgmodel_weight_m_axi_U_ap_dummy_ce ),
    .I_ARVALID( bgmodel_weight_ARVALID ),
    .I_ARREADY( bgmodel_weight_ARREADY ),
    .I_ARADDR( bgmodel_weight_ARADDR ),
    .I_ARID( bgmodel_weight_ARID ),
    .I_ARLEN( bgmodel_weight_ARLEN ),
    .I_ARSIZE( bgmodel_weight_ARSIZE ),
    .I_ARLOCK( bgmodel_weight_ARLOCK ),
    .I_ARCACHE( bgmodel_weight_ARCACHE ),
    .I_ARQOS( bgmodel_weight_ARQOS ),
    .I_ARPROT( bgmodel_weight_ARPROT ),
    .I_ARUSER( bgmodel_weight_ARUSER ),
    .I_ARBURST( bgmodel_weight_ARBURST ),
    .I_ARREGION( bgmodel_weight_ARREGION ),
    .I_RVALID( bgmodel_weight_RVALID ),
    .I_RREADY( bgmodel_weight_RREADY ),
    .I_RDATA( bgmodel_weight_RDATA ),
    .I_RID( bgmodel_weight_RID ),
    .I_RUSER( bgmodel_weight_RUSER ),
    .I_RRESP( bgmodel_weight_RRESP ),
    .I_RLAST( bgmodel_weight_RLAST ),
    .I_AWVALID( bgmodel_weight_AWVALID ),
    .I_AWREADY( bgmodel_weight_AWREADY ),
    .I_AWADDR( bgmodel_weight_AWADDR ),
    .I_AWID( bgmodel_weight_AWID ),
    .I_AWLEN( bgmodel_weight_AWLEN ),
    .I_AWSIZE( bgmodel_weight_AWSIZE ),
    .I_AWLOCK( bgmodel_weight_AWLOCK ),
    .I_AWCACHE( bgmodel_weight_AWCACHE ),
    .I_AWQOS( bgmodel_weight_AWQOS ),
    .I_AWPROT( bgmodel_weight_AWPROT ),
    .I_AWUSER( bgmodel_weight_AWUSER ),
    .I_AWBURST( bgmodel_weight_AWBURST ),
    .I_AWREGION( bgmodel_weight_AWREGION ),
    .I_WVALID( bgmodel_weight_WVALID ),
    .I_WREADY( bgmodel_weight_WREADY ),
    .I_WDATA( bgmodel_weight_WDATA ),
    .I_WID( bgmodel_weight_WID ),
    .I_WUSER( bgmodel_weight_WUSER ),
    .I_WLAST( bgmodel_weight_WLAST ),
    .I_WSTRB( bgmodel_weight_WSTRB ),
    .I_BVALID( bgmodel_weight_BVALID ),
    .I_BREADY( bgmodel_weight_BREADY ),
    .I_BRESP( bgmodel_weight_BRESP ),
    .I_BID( bgmodel_weight_BID ),
    .I_BUSER( bgmodel_weight_BUSER )
);

backsub_bgmodel_mean_m_axi #(
    .USER_DW( 32 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 5 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_BGMODEL_MEAN_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_BGMODEL_MEAN_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_BGMODEL_MEAN_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_BGMODEL_MEAN_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_BGMODEL_MEAN_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_BGMODEL_MEAN_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_BGMODEL_MEAN_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_BGMODEL_MEAN_BUSER_WIDTH ),
    .C_TARGET_ADDR( C_M_AXI_BGMODEL_MEAN_TARGET_ADDR ),
    .C_USER_VALUE( C_M_AXI_BGMODEL_MEAN_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_BGMODEL_MEAN_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_BGMODEL_MEAN_CACHE_VALUE ))
backsub_bgmodel_mean_m_axi_U(
    .AWVALID( m_axi_bgmodel_mean_AWVALID ),
    .AWREADY( m_axi_bgmodel_mean_AWREADY ),
    .AWADDR( m_axi_bgmodel_mean_AWADDR ),
    .AWID( m_axi_bgmodel_mean_AWID ),
    .AWLEN( m_axi_bgmodel_mean_AWLEN ),
    .AWSIZE( m_axi_bgmodel_mean_AWSIZE ),
    .AWBURST( m_axi_bgmodel_mean_AWBURST ),
    .AWLOCK( m_axi_bgmodel_mean_AWLOCK ),
    .AWCACHE( m_axi_bgmodel_mean_AWCACHE ),
    .AWPROT( m_axi_bgmodel_mean_AWPROT ),
    .AWQOS( m_axi_bgmodel_mean_AWQOS ),
    .AWREGION( m_axi_bgmodel_mean_AWREGION ),
    .AWUSER( m_axi_bgmodel_mean_AWUSER ),
    .WVALID( m_axi_bgmodel_mean_WVALID ),
    .WREADY( m_axi_bgmodel_mean_WREADY ),
    .WDATA( m_axi_bgmodel_mean_WDATA ),
    .WSTRB( m_axi_bgmodel_mean_WSTRB ),
    .WLAST( m_axi_bgmodel_mean_WLAST ),
    .WID( m_axi_bgmodel_mean_WID ),
    .WUSER( m_axi_bgmodel_mean_WUSER ),
    .ARVALID( m_axi_bgmodel_mean_ARVALID ),
    .ARREADY( m_axi_bgmodel_mean_ARREADY ),
    .ARADDR( m_axi_bgmodel_mean_ARADDR ),
    .ARID( m_axi_bgmodel_mean_ARID ),
    .ARLEN( m_axi_bgmodel_mean_ARLEN ),
    .ARSIZE( m_axi_bgmodel_mean_ARSIZE ),
    .ARBURST( m_axi_bgmodel_mean_ARBURST ),
    .ARLOCK( m_axi_bgmodel_mean_ARLOCK ),
    .ARCACHE( m_axi_bgmodel_mean_ARCACHE ),
    .ARPROT( m_axi_bgmodel_mean_ARPROT ),
    .ARQOS( m_axi_bgmodel_mean_ARQOS ),
    .ARREGION( m_axi_bgmodel_mean_ARREGION ),
    .ARUSER( m_axi_bgmodel_mean_ARUSER ),
    .RVALID( m_axi_bgmodel_mean_RVALID ),
    .RREADY( m_axi_bgmodel_mean_RREADY ),
    .RDATA( m_axi_bgmodel_mean_RDATA ),
    .RLAST( m_axi_bgmodel_mean_RLAST ),
    .RID( m_axi_bgmodel_mean_RID ),
    .RUSER( m_axi_bgmodel_mean_RUSER ),
    .RRESP( m_axi_bgmodel_mean_RRESP ),
    .BVALID( m_axi_bgmodel_mean_BVALID ),
    .BREADY( m_axi_bgmodel_mean_BREADY ),
    .BRESP( m_axi_bgmodel_mean_BRESP ),
    .BID( m_axi_bgmodel_mean_BID ),
    .BUSER( m_axi_bgmodel_mean_BUSER ),
    .ACLK( ap_clk ),
    .ARESET( ap_rst_n_inv ),
    .ACLK_EN( backsub_bgmodel_mean_m_axi_U_ap_dummy_ce ),
    .I_ARVALID( bgmodel_mean_ARVALID ),
    .I_ARREADY( bgmodel_mean_ARREADY ),
    .I_ARADDR( bgmodel_mean_ARADDR ),
    .I_ARID( bgmodel_mean_ARID ),
    .I_ARLEN( bgmodel_mean_ARLEN ),
    .I_ARSIZE( bgmodel_mean_ARSIZE ),
    .I_ARLOCK( bgmodel_mean_ARLOCK ),
    .I_ARCACHE( bgmodel_mean_ARCACHE ),
    .I_ARQOS( bgmodel_mean_ARQOS ),
    .I_ARPROT( bgmodel_mean_ARPROT ),
    .I_ARUSER( bgmodel_mean_ARUSER ),
    .I_ARBURST( bgmodel_mean_ARBURST ),
    .I_ARREGION( bgmodel_mean_ARREGION ),
    .I_RVALID( bgmodel_mean_RVALID ),
    .I_RREADY( bgmodel_mean_RREADY ),
    .I_RDATA( bgmodel_mean_RDATA ),
    .I_RID( bgmodel_mean_RID ),
    .I_RUSER( bgmodel_mean_RUSER ),
    .I_RRESP( bgmodel_mean_RRESP ),
    .I_RLAST( bgmodel_mean_RLAST ),
    .I_AWVALID( bgmodel_mean_AWVALID ),
    .I_AWREADY( bgmodel_mean_AWREADY ),
    .I_AWADDR( bgmodel_mean_AWADDR ),
    .I_AWID( bgmodel_mean_AWID ),
    .I_AWLEN( bgmodel_mean_AWLEN ),
    .I_AWSIZE( bgmodel_mean_AWSIZE ),
    .I_AWLOCK( bgmodel_mean_AWLOCK ),
    .I_AWCACHE( bgmodel_mean_AWCACHE ),
    .I_AWQOS( bgmodel_mean_AWQOS ),
    .I_AWPROT( bgmodel_mean_AWPROT ),
    .I_AWUSER( bgmodel_mean_AWUSER ),
    .I_AWBURST( bgmodel_mean_AWBURST ),
    .I_AWREGION( bgmodel_mean_AWREGION ),
    .I_WVALID( bgmodel_mean_WVALID ),
    .I_WREADY( bgmodel_mean_WREADY ),
    .I_WDATA( bgmodel_mean_WDATA ),
    .I_WID( bgmodel_mean_WID ),
    .I_WUSER( bgmodel_mean_WUSER ),
    .I_WLAST( bgmodel_mean_WLAST ),
    .I_WSTRB( bgmodel_mean_WSTRB ),
    .I_BVALID( bgmodel_mean_BVALID ),
    .I_BREADY( bgmodel_mean_BREADY ),
    .I_BRESP( bgmodel_mean_BRESP ),
    .I_BID( bgmodel_mean_BID ),
    .I_BUSER( bgmodel_mean_BUSER )
);

backsub_bgmodel_var_m_axi #(
    .USER_DW( 32 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 5 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_BGMODEL_VAR_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_BGMODEL_VAR_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_BGMODEL_VAR_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_BGMODEL_VAR_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_BGMODEL_VAR_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_BGMODEL_VAR_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_BGMODEL_VAR_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_BGMODEL_VAR_BUSER_WIDTH ),
    .C_TARGET_ADDR( C_M_AXI_BGMODEL_VAR_TARGET_ADDR ),
    .C_USER_VALUE( C_M_AXI_BGMODEL_VAR_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_BGMODEL_VAR_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_BGMODEL_VAR_CACHE_VALUE ))
backsub_bgmodel_var_m_axi_U(
    .AWVALID( m_axi_bgmodel_var_AWVALID ),
    .AWREADY( m_axi_bgmodel_var_AWREADY ),
    .AWADDR( m_axi_bgmodel_var_AWADDR ),
    .AWID( m_axi_bgmodel_var_AWID ),
    .AWLEN( m_axi_bgmodel_var_AWLEN ),
    .AWSIZE( m_axi_bgmodel_var_AWSIZE ),
    .AWBURST( m_axi_bgmodel_var_AWBURST ),
    .AWLOCK( m_axi_bgmodel_var_AWLOCK ),
    .AWCACHE( m_axi_bgmodel_var_AWCACHE ),
    .AWPROT( m_axi_bgmodel_var_AWPROT ),
    .AWQOS( m_axi_bgmodel_var_AWQOS ),
    .AWREGION( m_axi_bgmodel_var_AWREGION ),
    .AWUSER( m_axi_bgmodel_var_AWUSER ),
    .WVALID( m_axi_bgmodel_var_WVALID ),
    .WREADY( m_axi_bgmodel_var_WREADY ),
    .WDATA( m_axi_bgmodel_var_WDATA ),
    .WSTRB( m_axi_bgmodel_var_WSTRB ),
    .WLAST( m_axi_bgmodel_var_WLAST ),
    .WID( m_axi_bgmodel_var_WID ),
    .WUSER( m_axi_bgmodel_var_WUSER ),
    .ARVALID( m_axi_bgmodel_var_ARVALID ),
    .ARREADY( m_axi_bgmodel_var_ARREADY ),
    .ARADDR( m_axi_bgmodel_var_ARADDR ),
    .ARID( m_axi_bgmodel_var_ARID ),
    .ARLEN( m_axi_bgmodel_var_ARLEN ),
    .ARSIZE( m_axi_bgmodel_var_ARSIZE ),
    .ARBURST( m_axi_bgmodel_var_ARBURST ),
    .ARLOCK( m_axi_bgmodel_var_ARLOCK ),
    .ARCACHE( m_axi_bgmodel_var_ARCACHE ),
    .ARPROT( m_axi_bgmodel_var_ARPROT ),
    .ARQOS( m_axi_bgmodel_var_ARQOS ),
    .ARREGION( m_axi_bgmodel_var_ARREGION ),
    .ARUSER( m_axi_bgmodel_var_ARUSER ),
    .RVALID( m_axi_bgmodel_var_RVALID ),
    .RREADY( m_axi_bgmodel_var_RREADY ),
    .RDATA( m_axi_bgmodel_var_RDATA ),
    .RLAST( m_axi_bgmodel_var_RLAST ),
    .RID( m_axi_bgmodel_var_RID ),
    .RUSER( m_axi_bgmodel_var_RUSER ),
    .RRESP( m_axi_bgmodel_var_RRESP ),
    .BVALID( m_axi_bgmodel_var_BVALID ),
    .BREADY( m_axi_bgmodel_var_BREADY ),
    .BRESP( m_axi_bgmodel_var_BRESP ),
    .BID( m_axi_bgmodel_var_BID ),
    .BUSER( m_axi_bgmodel_var_BUSER ),
    .ACLK( ap_clk ),
    .ARESET( ap_rst_n_inv ),
    .ACLK_EN( backsub_bgmodel_var_m_axi_U_ap_dummy_ce ),
    .I_ARVALID( bgmodel_var_ARVALID ),
    .I_ARREADY( bgmodel_var_ARREADY ),
    .I_ARADDR( bgmodel_var_ARADDR ),
    .I_ARID( bgmodel_var_ARID ),
    .I_ARLEN( bgmodel_var_ARLEN ),
    .I_ARSIZE( bgmodel_var_ARSIZE ),
    .I_ARLOCK( bgmodel_var_ARLOCK ),
    .I_ARCACHE( bgmodel_var_ARCACHE ),
    .I_ARQOS( bgmodel_var_ARQOS ),
    .I_ARPROT( bgmodel_var_ARPROT ),
    .I_ARUSER( bgmodel_var_ARUSER ),
    .I_ARBURST( bgmodel_var_ARBURST ),
    .I_ARREGION( bgmodel_var_ARREGION ),
    .I_RVALID( bgmodel_var_RVALID ),
    .I_RREADY( bgmodel_var_RREADY ),
    .I_RDATA( bgmodel_var_RDATA ),
    .I_RID( bgmodel_var_RID ),
    .I_RUSER( bgmodel_var_RUSER ),
    .I_RRESP( bgmodel_var_RRESP ),
    .I_RLAST( bgmodel_var_RLAST ),
    .I_AWVALID( bgmodel_var_AWVALID ),
    .I_AWREADY( bgmodel_var_AWREADY ),
    .I_AWADDR( bgmodel_var_AWADDR ),
    .I_AWID( bgmodel_var_AWID ),
    .I_AWLEN( bgmodel_var_AWLEN ),
    .I_AWSIZE( bgmodel_var_AWSIZE ),
    .I_AWLOCK( bgmodel_var_AWLOCK ),
    .I_AWCACHE( bgmodel_var_AWCACHE ),
    .I_AWQOS( bgmodel_var_AWQOS ),
    .I_AWPROT( bgmodel_var_AWPROT ),
    .I_AWUSER( bgmodel_var_AWUSER ),
    .I_AWBURST( bgmodel_var_AWBURST ),
    .I_AWREGION( bgmodel_var_AWREGION ),
    .I_WVALID( bgmodel_var_WVALID ),
    .I_WREADY( bgmodel_var_WREADY ),
    .I_WDATA( bgmodel_var_WDATA ),
    .I_WID( bgmodel_var_WID ),
    .I_WUSER( bgmodel_var_WUSER ),
    .I_WLAST( bgmodel_var_WLAST ),
    .I_WSTRB( bgmodel_var_WSTRB ),
    .I_BVALID( bgmodel_var_BVALID ),
    .I_BREADY( bgmodel_var_BREADY ),
    .I_BRESP( bgmodel_var_BRESP ),
    .I_BID( bgmodel_var_BID ),
    .I_BUSER( bgmodel_var_BUSER )
);

backsub_process grp_backsub_process_fu_1423(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst_n_inv ),
    .ap_start( grp_backsub_process_fu_1423_ap_start ),
    .ap_done( grp_backsub_process_fu_1423_ap_done ),
    .ap_idle( grp_backsub_process_fu_1423_ap_idle ),
    .ap_ready( grp_backsub_process_fu_1423_ap_ready ),
    .frame_in_0_address0( grp_backsub_process_fu_1423_frame_in_0_address0 ),
    .frame_in_0_ce0( grp_backsub_process_fu_1423_frame_in_0_ce0 ),
    .frame_in_0_q0( grp_backsub_process_fu_1423_frame_in_0_q0 ),
    .frame_in_1_address0( grp_backsub_process_fu_1423_frame_in_1_address0 ),
    .frame_in_1_ce0( grp_backsub_process_fu_1423_frame_in_1_ce0 ),
    .frame_in_1_q0( grp_backsub_process_fu_1423_frame_in_1_q0 ),
    .frame_in_2_address0( grp_backsub_process_fu_1423_frame_in_2_address0 ),
    .frame_in_2_ce0( grp_backsub_process_fu_1423_frame_in_2_ce0 ),
    .frame_in_2_q0( grp_backsub_process_fu_1423_frame_in_2_q0 ),
    .frame_in_3_address0( grp_backsub_process_fu_1423_frame_in_3_address0 ),
    .frame_in_3_ce0( grp_backsub_process_fu_1423_frame_in_3_ce0 ),
    .frame_in_3_q0( grp_backsub_process_fu_1423_frame_in_3_q0 ),
    .frame_in_4_address0( grp_backsub_process_fu_1423_frame_in_4_address0 ),
    .frame_in_4_ce0( grp_backsub_process_fu_1423_frame_in_4_ce0 ),
    .frame_in_4_q0( grp_backsub_process_fu_1423_frame_in_4_q0 ),
    .frame_in_5_address0( grp_backsub_process_fu_1423_frame_in_5_address0 ),
    .frame_in_5_ce0( grp_backsub_process_fu_1423_frame_in_5_ce0 ),
    .frame_in_5_q0( grp_backsub_process_fu_1423_frame_in_5_q0 ),
    .frame_in_6_address0( grp_backsub_process_fu_1423_frame_in_6_address0 ),
    .frame_in_6_ce0( grp_backsub_process_fu_1423_frame_in_6_ce0 ),
    .frame_in_6_q0( grp_backsub_process_fu_1423_frame_in_6_q0 ),
    .frame_in_7_address0( grp_backsub_process_fu_1423_frame_in_7_address0 ),
    .frame_in_7_ce0( grp_backsub_process_fu_1423_frame_in_7_ce0 ),
    .frame_in_7_q0( grp_backsub_process_fu_1423_frame_in_7_q0 ),
    .tmp_64( grp_backsub_process_fu_1423_tmp_64 ),
    .frame_out_0_address0( grp_backsub_process_fu_1423_frame_out_0_address0 ),
    .frame_out_0_ce0( grp_backsub_process_fu_1423_frame_out_0_ce0 ),
    .frame_out_0_we0( grp_backsub_process_fu_1423_frame_out_0_we0 ),
    .frame_out_0_d0( grp_backsub_process_fu_1423_frame_out_0_d0 ),
    .frame_out_1_address0( grp_backsub_process_fu_1423_frame_out_1_address0 ),
    .frame_out_1_ce0( grp_backsub_process_fu_1423_frame_out_1_ce0 ),
    .frame_out_1_we0( grp_backsub_process_fu_1423_frame_out_1_we0 ),
    .frame_out_1_d0( grp_backsub_process_fu_1423_frame_out_1_d0 ),
    .frame_out_2_address0( grp_backsub_process_fu_1423_frame_out_2_address0 ),
    .frame_out_2_ce0( grp_backsub_process_fu_1423_frame_out_2_ce0 ),
    .frame_out_2_we0( grp_backsub_process_fu_1423_frame_out_2_we0 ),
    .frame_out_2_d0( grp_backsub_process_fu_1423_frame_out_2_d0 ),
    .frame_out_3_address0( grp_backsub_process_fu_1423_frame_out_3_address0 ),
    .frame_out_3_ce0( grp_backsub_process_fu_1423_frame_out_3_ce0 ),
    .frame_out_3_we0( grp_backsub_process_fu_1423_frame_out_3_we0 ),
    .frame_out_3_d0( grp_backsub_process_fu_1423_frame_out_3_d0 ),
    .frame_out_4_address0( grp_backsub_process_fu_1423_frame_out_4_address0 ),
    .frame_out_4_ce0( grp_backsub_process_fu_1423_frame_out_4_ce0 ),
    .frame_out_4_we0( grp_backsub_process_fu_1423_frame_out_4_we0 ),
    .frame_out_4_d0( grp_backsub_process_fu_1423_frame_out_4_d0 ),
    .frame_out_5_address0( grp_backsub_process_fu_1423_frame_out_5_address0 ),
    .frame_out_5_ce0( grp_backsub_process_fu_1423_frame_out_5_ce0 ),
    .frame_out_5_we0( grp_backsub_process_fu_1423_frame_out_5_we0 ),
    .frame_out_5_d0( grp_backsub_process_fu_1423_frame_out_5_d0 ),
    .frame_out_6_address0( grp_backsub_process_fu_1423_frame_out_6_address0 ),
    .frame_out_6_ce0( grp_backsub_process_fu_1423_frame_out_6_ce0 ),
    .frame_out_6_we0( grp_backsub_process_fu_1423_frame_out_6_we0 ),
    .frame_out_6_d0( grp_backsub_process_fu_1423_frame_out_6_d0 ),
    .frame_out_7_address0( grp_backsub_process_fu_1423_frame_out_7_address0 ),
    .frame_out_7_ce0( grp_backsub_process_fu_1423_frame_out_7_ce0 ),
    .frame_out_7_we0( grp_backsub_process_fu_1423_frame_out_7_we0 ),
    .frame_out_7_d0( grp_backsub_process_fu_1423_frame_out_7_d0 ),
    .tmp_641( grp_backsub_process_fu_1423_tmp_641 ),
    .learningRate( grp_backsub_process_fu_1423_learningRate ),
    .bgmodel_0_sortKey_address0( grp_backsub_process_fu_1423_bgmodel_0_sortKey_address0 ),
    .bgmodel_0_sortKey_ce0( grp_backsub_process_fu_1423_bgmodel_0_sortKey_ce0 ),
    .bgmodel_0_sortKey_we0( grp_backsub_process_fu_1423_bgmodel_0_sortKey_we0 ),
    .bgmodel_0_sortKey_d0( grp_backsub_process_fu_1423_bgmodel_0_sortKey_d0 ),
    .bgmodel_0_sortKey_q0( grp_backsub_process_fu_1423_bgmodel_0_sortKey_q0 ),
    .bgmodel_1_sortKey_address0( grp_backsub_process_fu_1423_bgmodel_1_sortKey_address0 ),
    .bgmodel_1_sortKey_ce0( grp_backsub_process_fu_1423_bgmodel_1_sortKey_ce0 ),
    .bgmodel_1_sortKey_we0( grp_backsub_process_fu_1423_bgmodel_1_sortKey_we0 ),
    .bgmodel_1_sortKey_d0( grp_backsub_process_fu_1423_bgmodel_1_sortKey_d0 ),
    .bgmodel_1_sortKey_q0( grp_backsub_process_fu_1423_bgmodel_1_sortKey_q0 ),
    .bgmodel_2_sortKey_address0( grp_backsub_process_fu_1423_bgmodel_2_sortKey_address0 ),
    .bgmodel_2_sortKey_ce0( grp_backsub_process_fu_1423_bgmodel_2_sortKey_ce0 ),
    .bgmodel_2_sortKey_we0( grp_backsub_process_fu_1423_bgmodel_2_sortKey_we0 ),
    .bgmodel_2_sortKey_d0( grp_backsub_process_fu_1423_bgmodel_2_sortKey_d0 ),
    .bgmodel_2_sortKey_q0( grp_backsub_process_fu_1423_bgmodel_2_sortKey_q0 ),
    .bgmodel_3_sortKey_address0( grp_backsub_process_fu_1423_bgmodel_3_sortKey_address0 ),
    .bgmodel_3_sortKey_ce0( grp_backsub_process_fu_1423_bgmodel_3_sortKey_ce0 ),
    .bgmodel_3_sortKey_we0( grp_backsub_process_fu_1423_bgmodel_3_sortKey_we0 ),
    .bgmodel_3_sortKey_d0( grp_backsub_process_fu_1423_bgmodel_3_sortKey_d0 ),
    .bgmodel_3_sortKey_q0( grp_backsub_process_fu_1423_bgmodel_3_sortKey_q0 ),
    .bgmodel_4_sortKey_address0( grp_backsub_process_fu_1423_bgmodel_4_sortKey_address0 ),
    .bgmodel_4_sortKey_ce0( grp_backsub_process_fu_1423_bgmodel_4_sortKey_ce0 ),
    .bgmodel_4_sortKey_we0( grp_backsub_process_fu_1423_bgmodel_4_sortKey_we0 ),
    .bgmodel_4_sortKey_d0( grp_backsub_process_fu_1423_bgmodel_4_sortKey_d0 ),
    .bgmodel_4_sortKey_q0( grp_backsub_process_fu_1423_bgmodel_4_sortKey_q0 ),
    .bgmodel_5_sortKey_address0( grp_backsub_process_fu_1423_bgmodel_5_sortKey_address0 ),
    .bgmodel_5_sortKey_ce0( grp_backsub_process_fu_1423_bgmodel_5_sortKey_ce0 ),
    .bgmodel_5_sortKey_we0( grp_backsub_process_fu_1423_bgmodel_5_sortKey_we0 ),
    .bgmodel_5_sortKey_d0( grp_backsub_process_fu_1423_bgmodel_5_sortKey_d0 ),
    .bgmodel_5_sortKey_q0( grp_backsub_process_fu_1423_bgmodel_5_sortKey_q0 ),
    .bgmodel_6_sortKey_address0( grp_backsub_process_fu_1423_bgmodel_6_sortKey_address0 ),
    .bgmodel_6_sortKey_ce0( grp_backsub_process_fu_1423_bgmodel_6_sortKey_ce0 ),
    .bgmodel_6_sortKey_we0( grp_backsub_process_fu_1423_bgmodel_6_sortKey_we0 ),
    .bgmodel_6_sortKey_d0( grp_backsub_process_fu_1423_bgmodel_6_sortKey_d0 ),
    .bgmodel_6_sortKey_q0( grp_backsub_process_fu_1423_bgmodel_6_sortKey_q0 ),
    .bgmodel_7_sortKey_address0( grp_backsub_process_fu_1423_bgmodel_7_sortKey_address0 ),
    .bgmodel_7_sortKey_ce0( grp_backsub_process_fu_1423_bgmodel_7_sortKey_ce0 ),
    .bgmodel_7_sortKey_we0( grp_backsub_process_fu_1423_bgmodel_7_sortKey_we0 ),
    .bgmodel_7_sortKey_d0( grp_backsub_process_fu_1423_bgmodel_7_sortKey_d0 ),
    .bgmodel_7_sortKey_q0( grp_backsub_process_fu_1423_bgmodel_7_sortKey_q0 ),
    .tmp_66( grp_backsub_process_fu_1423_tmp_66 ),
    .bgmodel_0_weight_address0( grp_backsub_process_fu_1423_bgmodel_0_weight_address0 ),
    .bgmodel_0_weight_ce0( grp_backsub_process_fu_1423_bgmodel_0_weight_ce0 ),
    .bgmodel_0_weight_we0( grp_backsub_process_fu_1423_bgmodel_0_weight_we0 ),
    .bgmodel_0_weight_d0( grp_backsub_process_fu_1423_bgmodel_0_weight_d0 ),
    .bgmodel_0_weight_q0( grp_backsub_process_fu_1423_bgmodel_0_weight_q0 ),
    .bgmodel_1_weight_address0( grp_backsub_process_fu_1423_bgmodel_1_weight_address0 ),
    .bgmodel_1_weight_ce0( grp_backsub_process_fu_1423_bgmodel_1_weight_ce0 ),
    .bgmodel_1_weight_we0( grp_backsub_process_fu_1423_bgmodel_1_weight_we0 ),
    .bgmodel_1_weight_d0( grp_backsub_process_fu_1423_bgmodel_1_weight_d0 ),
    .bgmodel_1_weight_q0( grp_backsub_process_fu_1423_bgmodel_1_weight_q0 ),
    .bgmodel_2_weight_address0( grp_backsub_process_fu_1423_bgmodel_2_weight_address0 ),
    .bgmodel_2_weight_ce0( grp_backsub_process_fu_1423_bgmodel_2_weight_ce0 ),
    .bgmodel_2_weight_we0( grp_backsub_process_fu_1423_bgmodel_2_weight_we0 ),
    .bgmodel_2_weight_d0( grp_backsub_process_fu_1423_bgmodel_2_weight_d0 ),
    .bgmodel_2_weight_q0( grp_backsub_process_fu_1423_bgmodel_2_weight_q0 ),
    .bgmodel_3_weight_address0( grp_backsub_process_fu_1423_bgmodel_3_weight_address0 ),
    .bgmodel_3_weight_ce0( grp_backsub_process_fu_1423_bgmodel_3_weight_ce0 ),
    .bgmodel_3_weight_we0( grp_backsub_process_fu_1423_bgmodel_3_weight_we0 ),
    .bgmodel_3_weight_d0( grp_backsub_process_fu_1423_bgmodel_3_weight_d0 ),
    .bgmodel_3_weight_q0( grp_backsub_process_fu_1423_bgmodel_3_weight_q0 ),
    .bgmodel_4_weight_address0( grp_backsub_process_fu_1423_bgmodel_4_weight_address0 ),
    .bgmodel_4_weight_ce0( grp_backsub_process_fu_1423_bgmodel_4_weight_ce0 ),
    .bgmodel_4_weight_we0( grp_backsub_process_fu_1423_bgmodel_4_weight_we0 ),
    .bgmodel_4_weight_d0( grp_backsub_process_fu_1423_bgmodel_4_weight_d0 ),
    .bgmodel_4_weight_q0( grp_backsub_process_fu_1423_bgmodel_4_weight_q0 ),
    .bgmodel_5_weight_address0( grp_backsub_process_fu_1423_bgmodel_5_weight_address0 ),
    .bgmodel_5_weight_ce0( grp_backsub_process_fu_1423_bgmodel_5_weight_ce0 ),
    .bgmodel_5_weight_we0( grp_backsub_process_fu_1423_bgmodel_5_weight_we0 ),
    .bgmodel_5_weight_d0( grp_backsub_process_fu_1423_bgmodel_5_weight_d0 ),
    .bgmodel_5_weight_q0( grp_backsub_process_fu_1423_bgmodel_5_weight_q0 ),
    .bgmodel_6_weight_address0( grp_backsub_process_fu_1423_bgmodel_6_weight_address0 ),
    .bgmodel_6_weight_ce0( grp_backsub_process_fu_1423_bgmodel_6_weight_ce0 ),
    .bgmodel_6_weight_we0( grp_backsub_process_fu_1423_bgmodel_6_weight_we0 ),
    .bgmodel_6_weight_d0( grp_backsub_process_fu_1423_bgmodel_6_weight_d0 ),
    .bgmodel_6_weight_q0( grp_backsub_process_fu_1423_bgmodel_6_weight_q0 ),
    .bgmodel_7_weight_address0( grp_backsub_process_fu_1423_bgmodel_7_weight_address0 ),
    .bgmodel_7_weight_ce0( grp_backsub_process_fu_1423_bgmodel_7_weight_ce0 ),
    .bgmodel_7_weight_we0( grp_backsub_process_fu_1423_bgmodel_7_weight_we0 ),
    .bgmodel_7_weight_d0( grp_backsub_process_fu_1423_bgmodel_7_weight_d0 ),
    .bgmodel_7_weight_q0( grp_backsub_process_fu_1423_bgmodel_7_weight_q0 ),
    .tmp_662( grp_backsub_process_fu_1423_tmp_662 ),
    .bgmodel_0_mean_address0( grp_backsub_process_fu_1423_bgmodel_0_mean_address0 ),
    .bgmodel_0_mean_ce0( grp_backsub_process_fu_1423_bgmodel_0_mean_ce0 ),
    .bgmodel_0_mean_we0( grp_backsub_process_fu_1423_bgmodel_0_mean_we0 ),
    .bgmodel_0_mean_d0( grp_backsub_process_fu_1423_bgmodel_0_mean_d0 ),
    .bgmodel_0_mean_q0( grp_backsub_process_fu_1423_bgmodel_0_mean_q0 ),
    .bgmodel_1_mean_address0( grp_backsub_process_fu_1423_bgmodel_1_mean_address0 ),
    .bgmodel_1_mean_ce0( grp_backsub_process_fu_1423_bgmodel_1_mean_ce0 ),
    .bgmodel_1_mean_we0( grp_backsub_process_fu_1423_bgmodel_1_mean_we0 ),
    .bgmodel_1_mean_d0( grp_backsub_process_fu_1423_bgmodel_1_mean_d0 ),
    .bgmodel_1_mean_q0( grp_backsub_process_fu_1423_bgmodel_1_mean_q0 ),
    .bgmodel_2_mean_address0( grp_backsub_process_fu_1423_bgmodel_2_mean_address0 ),
    .bgmodel_2_mean_ce0( grp_backsub_process_fu_1423_bgmodel_2_mean_ce0 ),
    .bgmodel_2_mean_we0( grp_backsub_process_fu_1423_bgmodel_2_mean_we0 ),
    .bgmodel_2_mean_d0( grp_backsub_process_fu_1423_bgmodel_2_mean_d0 ),
    .bgmodel_2_mean_q0( grp_backsub_process_fu_1423_bgmodel_2_mean_q0 ),
    .bgmodel_3_mean_address0( grp_backsub_process_fu_1423_bgmodel_3_mean_address0 ),
    .bgmodel_3_mean_ce0( grp_backsub_process_fu_1423_bgmodel_3_mean_ce0 ),
    .bgmodel_3_mean_we0( grp_backsub_process_fu_1423_bgmodel_3_mean_we0 ),
    .bgmodel_3_mean_d0( grp_backsub_process_fu_1423_bgmodel_3_mean_d0 ),
    .bgmodel_3_mean_q0( grp_backsub_process_fu_1423_bgmodel_3_mean_q0 ),
    .bgmodel_4_mean_address0( grp_backsub_process_fu_1423_bgmodel_4_mean_address0 ),
    .bgmodel_4_mean_ce0( grp_backsub_process_fu_1423_bgmodel_4_mean_ce0 ),
    .bgmodel_4_mean_we0( grp_backsub_process_fu_1423_bgmodel_4_mean_we0 ),
    .bgmodel_4_mean_d0( grp_backsub_process_fu_1423_bgmodel_4_mean_d0 ),
    .bgmodel_4_mean_q0( grp_backsub_process_fu_1423_bgmodel_4_mean_q0 ),
    .bgmodel_5_mean_address0( grp_backsub_process_fu_1423_bgmodel_5_mean_address0 ),
    .bgmodel_5_mean_ce0( grp_backsub_process_fu_1423_bgmodel_5_mean_ce0 ),
    .bgmodel_5_mean_we0( grp_backsub_process_fu_1423_bgmodel_5_mean_we0 ),
    .bgmodel_5_mean_d0( grp_backsub_process_fu_1423_bgmodel_5_mean_d0 ),
    .bgmodel_5_mean_q0( grp_backsub_process_fu_1423_bgmodel_5_mean_q0 ),
    .bgmodel_6_mean_address0( grp_backsub_process_fu_1423_bgmodel_6_mean_address0 ),
    .bgmodel_6_mean_ce0( grp_backsub_process_fu_1423_bgmodel_6_mean_ce0 ),
    .bgmodel_6_mean_we0( grp_backsub_process_fu_1423_bgmodel_6_mean_we0 ),
    .bgmodel_6_mean_d0( grp_backsub_process_fu_1423_bgmodel_6_mean_d0 ),
    .bgmodel_6_mean_q0( grp_backsub_process_fu_1423_bgmodel_6_mean_q0 ),
    .bgmodel_7_mean_address0( grp_backsub_process_fu_1423_bgmodel_7_mean_address0 ),
    .bgmodel_7_mean_ce0( grp_backsub_process_fu_1423_bgmodel_7_mean_ce0 ),
    .bgmodel_7_mean_we0( grp_backsub_process_fu_1423_bgmodel_7_mean_we0 ),
    .bgmodel_7_mean_d0( grp_backsub_process_fu_1423_bgmodel_7_mean_d0 ),
    .bgmodel_7_mean_q0( grp_backsub_process_fu_1423_bgmodel_7_mean_q0 ),
    .tmp_663( grp_backsub_process_fu_1423_tmp_663 ),
    .bgmodel_0_var_address0( grp_backsub_process_fu_1423_bgmodel_0_var_address0 ),
    .bgmodel_0_var_ce0( grp_backsub_process_fu_1423_bgmodel_0_var_ce0 ),
    .bgmodel_0_var_we0( grp_backsub_process_fu_1423_bgmodel_0_var_we0 ),
    .bgmodel_0_var_d0( grp_backsub_process_fu_1423_bgmodel_0_var_d0 ),
    .bgmodel_0_var_q0( grp_backsub_process_fu_1423_bgmodel_0_var_q0 ),
    .bgmodel_1_var_address0( grp_backsub_process_fu_1423_bgmodel_1_var_address0 ),
    .bgmodel_1_var_ce0( grp_backsub_process_fu_1423_bgmodel_1_var_ce0 ),
    .bgmodel_1_var_we0( grp_backsub_process_fu_1423_bgmodel_1_var_we0 ),
    .bgmodel_1_var_d0( grp_backsub_process_fu_1423_bgmodel_1_var_d0 ),
    .bgmodel_1_var_q0( grp_backsub_process_fu_1423_bgmodel_1_var_q0 ),
    .bgmodel_2_var_address0( grp_backsub_process_fu_1423_bgmodel_2_var_address0 ),
    .bgmodel_2_var_ce0( grp_backsub_process_fu_1423_bgmodel_2_var_ce0 ),
    .bgmodel_2_var_we0( grp_backsub_process_fu_1423_bgmodel_2_var_we0 ),
    .bgmodel_2_var_d0( grp_backsub_process_fu_1423_bgmodel_2_var_d0 ),
    .bgmodel_2_var_q0( grp_backsub_process_fu_1423_bgmodel_2_var_q0 ),
    .bgmodel_3_var_address0( grp_backsub_process_fu_1423_bgmodel_3_var_address0 ),
    .bgmodel_3_var_ce0( grp_backsub_process_fu_1423_bgmodel_3_var_ce0 ),
    .bgmodel_3_var_we0( grp_backsub_process_fu_1423_bgmodel_3_var_we0 ),
    .bgmodel_3_var_d0( grp_backsub_process_fu_1423_bgmodel_3_var_d0 ),
    .bgmodel_3_var_q0( grp_backsub_process_fu_1423_bgmodel_3_var_q0 ),
    .bgmodel_4_var_address0( grp_backsub_process_fu_1423_bgmodel_4_var_address0 ),
    .bgmodel_4_var_ce0( grp_backsub_process_fu_1423_bgmodel_4_var_ce0 ),
    .bgmodel_4_var_we0( grp_backsub_process_fu_1423_bgmodel_4_var_we0 ),
    .bgmodel_4_var_d0( grp_backsub_process_fu_1423_bgmodel_4_var_d0 ),
    .bgmodel_4_var_q0( grp_backsub_process_fu_1423_bgmodel_4_var_q0 ),
    .bgmodel_5_var_address0( grp_backsub_process_fu_1423_bgmodel_5_var_address0 ),
    .bgmodel_5_var_ce0( grp_backsub_process_fu_1423_bgmodel_5_var_ce0 ),
    .bgmodel_5_var_we0( grp_backsub_process_fu_1423_bgmodel_5_var_we0 ),
    .bgmodel_5_var_d0( grp_backsub_process_fu_1423_bgmodel_5_var_d0 ),
    .bgmodel_5_var_q0( grp_backsub_process_fu_1423_bgmodel_5_var_q0 ),
    .bgmodel_6_var_address0( grp_backsub_process_fu_1423_bgmodel_6_var_address0 ),
    .bgmodel_6_var_ce0( grp_backsub_process_fu_1423_bgmodel_6_var_ce0 ),
    .bgmodel_6_var_we0( grp_backsub_process_fu_1423_bgmodel_6_var_we0 ),
    .bgmodel_6_var_d0( grp_backsub_process_fu_1423_bgmodel_6_var_d0 ),
    .bgmodel_6_var_q0( grp_backsub_process_fu_1423_bgmodel_6_var_q0 ),
    .bgmodel_7_var_address0( grp_backsub_process_fu_1423_bgmodel_7_var_address0 ),
    .bgmodel_7_var_ce0( grp_backsub_process_fu_1423_bgmodel_7_var_ce0 ),
    .bgmodel_7_var_we0( grp_backsub_process_fu_1423_bgmodel_7_var_we0 ),
    .bgmodel_7_var_d0( grp_backsub_process_fu_1423_bgmodel_7_var_d0 ),
    .bgmodel_7_var_q0( grp_backsub_process_fu_1423_bgmodel_7_var_q0 ),
    .tmp_664( grp_backsub_process_fu_1423_tmp_664 )
);

backsub_fptrunc_64ns_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
backsub_fptrunc_64ns_32_1_U139(
    .din0( tmp_53_phi_fu_1302_p4 ),
    .dout( learningRate_assign_fu_1530_p1 )
);

backsub_fpext_32ns_64_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
backsub_fpext_32ns_64_1_U140(
    .din0( learningRate_read_reg_2255 ),
    .dout( tmp_fu_1534_p1 )
);

backsub_fcmp_32ns_32ns_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
backsub_fcmp_32ns_32ns_1_1_U141(
    .din0( grp_fu_1537_p0 ),
    .din1( grp_fu_1537_p1 ),
    .opcode( grp_fu_1537_opcode ),
    .dout( grp_fu_1537_p2 )
);

backsub_ddiv_64ns_64ns_64_31 #(
    .ID( 1 ),
    .NUM_STAGE( 31 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
backsub_ddiv_64ns_64ns_64_31_U142(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .din0( ap_const_lv64_3FF0000000000000 ),
    .din1( tmp_51_reg_2333 ),
    .ce( grp_fu_1544_ce ),
    .dout( grp_fu_1544_p2 )
);

backsub_sitodp_32ns_64_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
backsub_sitodp_32ns_64_6_U143(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .din0( tmp_46_reg_2319 ),
    .ce( grp_fu_1549_ce ),
    .dout( grp_fu_1549_p1 )
);

backsub_urem_14ns_12ns_14_18 #(
    .ID( 1 ),
    .NUM_STAGE( 18 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 14 ))
backsub_urem_14ns_12ns_14_18_U144(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .din0( indvar2_phi_fu_1324_p4 ),
    .din1( grp_fu_1772_p1 ),
    .ce( grp_fu_1772_ce ),
    .dout( grp_fu_1772_p2 )
);

backsub_urem_13ns_11ns_13_17 #(
    .ID( 1 ),
    .NUM_STAGE( 17 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 13 ))
backsub_urem_13ns_11ns_13_17_U145(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .din0( indvar_phi_fu_1347_p4 ),
    .din1( grp_fu_1895_p1 ),
    .ce( grp_fu_1895_ce ),
    .dout( grp_fu_1895_p2 )
);

backsub_urem_13ns_11ns_13_17 #(
    .ID( 1 ),
    .NUM_STAGE( 17 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 13 ))
backsub_urem_13ns_11ns_13_17_U146(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .din0( indvar1_phi_fu_1381_p4 ),
    .din1( grp_fu_2051_p1 ),
    .ce( grp_fu_2051_ce ),
    .dout( grp_fu_2051_p2 )
);

backsub_mux_8to1_sel32_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 32 ),
    .dout_WIDTH( 8 ))
backsub_mux_8to1_sel32_8_1_U147(
    .din1( frame_out_glob_0_q0 ),
    .din2( frame_out_glob_1_q0 ),
    .din3( frame_out_glob_2_q0 ),
    .din4( frame_out_glob_3_q0 ),
    .din5( frame_out_glob_4_q0 ),
    .din6( frame_out_glob_5_q0 ),
    .din7( frame_out_glob_6_q0 ),
    .din8( frame_out_glob_7_q0 ),
    .din9( tmp_102_fu_2072_p9 ),
    .dout( tmp_102_fu_2072_p10 )
);

backsub_urem_14ns_12ns_14_18 #(
    .ID( 1 ),
    .NUM_STAGE( 18 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 14 ))
backsub_urem_14ns_12ns_14_18_U148(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .din0( indvar3_phi_fu_1404_p4 ),
    .din1( grp_fu_2122_p1 ),
    .ce( grp_fu_2122_ce ),
    .dout( grp_fu_2122_p2 )
);

backsub_mux_8to1_sel32_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
backsub_mux_8to1_sel32_32_1_U149(
    .din1( bgmo_sortKey_0_q0 ),
    .din2( bgmo_sortKey_1_q0 ),
    .din3( bgmo_sortKey_2_q0 ),
    .din4( bgmo_sortKey_3_q0 ),
    .din5( bgmo_sortKey_4_q0 ),
    .din6( bgmo_sortKey_5_q0 ),
    .din7( bgmo_sortKey_6_q0 ),
    .din8( bgmo_sortKey_7_q0 ),
    .din9( arrayNo29_cast_fu_2164_p1 ),
    .dout( tmp_103_fu_2167_p10 )
);

backsub_mux_8to1_sel32_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
backsub_mux_8to1_sel32_32_1_U150(
    .din1( bgmo_weight_0_q0 ),
    .din2( bgmo_weight_1_q0 ),
    .din3( bgmo_weight_2_q0 ),
    .din4( bgmo_weight_3_q0 ),
    .din5( bgmo_weight_4_q0 ),
    .din6( bgmo_weight_5_q0 ),
    .din7( bgmo_weight_6_q0 ),
    .din8( bgmo_weight_7_q0 ),
    .din9( arrayNo29_cast_fu_2164_p1 ),
    .dout( tmp_104_fu_2189_p10 )
);

backsub_mux_8to1_sel32_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
backsub_mux_8to1_sel32_32_1_U151(
    .din1( bgmo_mean_0_q0 ),
    .din2( bgmo_mean_1_q0 ),
    .din3( bgmo_mean_2_q0 ),
    .din4( bgmo_mean_3_q0 ),
    .din5( bgmo_mean_4_q0 ),
    .din6( bgmo_mean_5_q0 ),
    .din7( bgmo_mean_6_q0 ),
    .din8( bgmo_mean_7_q0 ),
    .din9( arrayNo29_cast_fu_2164_p1 ),
    .dout( tmp_105_fu_2211_p10 )
);

backsub_mux_8to1_sel32_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
backsub_mux_8to1_sel32_32_1_U152(
    .din1( bgmo_var_0_q0 ),
    .din2( bgmo_var_1_q0 ),
    .din3( bgmo_var_2_q0 ),
    .din4( bgmo_var_3_q0 ),
    .din5( bgmo_var_4_q0 ),
    .din6( bgmo_var_5_q0 ),
    .din7( bgmo_var_6_q0 ),
    .din8( bgmo_var_7_q0 ),
    .din9( arrayNo29_cast_fu_2164_p1 ),
    .dout( tmp_106_fu_2233_p10 )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_bgmodel_mean_ARREADY
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_bgmodel_mean_ARREADY <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st48_fsm_47)) begin
            if (~((ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_ARREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_ARREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_ARREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_ARREADY))) begin
                ap_reg_ioackin_bgmodel_mean_ARREADY <= ap_const_logic_0;
            end else if ((ap_const_logic_1 == bgmodel_mean_ARREADY)) begin
                ap_reg_ioackin_bgmodel_mean_ARREADY <= ap_const_logic_1;
            end
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_bgmodel_mean_AWREADY
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_bgmodel_mean_AWREADY <= ap_const_logic_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_st125_fsm_73) & ~((ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_AWREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_AWREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_AWREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_AWREADY) | (gmem_BVALID == ap_const_logic_0))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & ~((~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_AWREADY)) | (~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_AWREADY)) | (~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_AWREADY)) | (~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_AWREADY)))))) begin
            ap_reg_ioackin_bgmodel_mean_AWREADY <= ap_const_logic_0;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & (ap_const_logic_1 == bgmodel_mean_AWREADY)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st125_fsm_73) & ~(gmem_BVALID == ap_const_logic_0) & (ap_const_logic_1 == bgmodel_mean_AWREADY)))) begin
            ap_reg_ioackin_bgmodel_mean_AWREADY <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_bgmodel_mean_WREADY
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_bgmodel_mean_WREADY <= ap_const_logic_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == exitcond2_fu_1614_p2) & ~(((ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY) & (ap_const_lv1_0 == exitcond2_fu_1614_p2)) | ((ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY) & (ap_const_lv1_0 == exitcond2_fu_1614_p2)) | ((ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY) & (ap_const_lv1_0 == exitcond2_fu_1614_p2)) | ((ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY) & (ap_const_lv1_0 == exitcond2_fu_1614_p2)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19) & ~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))))) begin
            ap_reg_ioackin_bgmodel_mean_WREADY <= ap_const_logic_0;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == exitcond2_fu_1614_p2) & (ap_const_logic_1 == bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19) & (ap_const_logic_1 == bgmodel_mean_WREADY)))) begin
            ap_reg_ioackin_bgmodel_mean_WREADY <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_bgmodel_sortKey_ARREADY
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_bgmodel_sortKey_ARREADY <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st48_fsm_47)) begin
            if (~((ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_ARREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_ARREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_ARREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_ARREADY))) begin
                ap_reg_ioackin_bgmodel_sortKey_ARREADY <= ap_const_logic_0;
            end else if ((ap_const_logic_1 == bgmodel_sortKey_ARREADY)) begin
                ap_reg_ioackin_bgmodel_sortKey_ARREADY <= ap_const_logic_1;
            end
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_bgmodel_sortKey_AWREADY
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_bgmodel_sortKey_AWREADY <= ap_const_logic_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_st125_fsm_73) & ~((ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_AWREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_AWREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_AWREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_AWREADY) | (gmem_BVALID == ap_const_logic_0))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & ~((~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_AWREADY)) | (~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_AWREADY)) | (~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_AWREADY)) | (~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_AWREADY)))))) begin
            ap_reg_ioackin_bgmodel_sortKey_AWREADY <= ap_const_logic_0;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & (ap_const_logic_1 == bgmodel_sortKey_AWREADY)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st125_fsm_73) & ~(gmem_BVALID == ap_const_logic_0) & (ap_const_logic_1 == bgmodel_sortKey_AWREADY)))) begin
            ap_reg_ioackin_bgmodel_sortKey_AWREADY <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_bgmodel_sortKey_WREADY
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_bgmodel_sortKey_WREADY <= ap_const_logic_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == exitcond2_fu_1614_p2) & ~(((ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY) & (ap_const_lv1_0 == exitcond2_fu_1614_p2)) | ((ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY) & (ap_const_lv1_0 == exitcond2_fu_1614_p2)) | ((ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY) & (ap_const_lv1_0 == exitcond2_fu_1614_p2)) | ((ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY) & (ap_const_lv1_0 == exitcond2_fu_1614_p2)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19) & ~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))))) begin
            ap_reg_ioackin_bgmodel_sortKey_WREADY <= ap_const_logic_0;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == exitcond2_fu_1614_p2) & (ap_const_logic_1 == bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19) & (ap_const_logic_1 == bgmodel_sortKey_WREADY)))) begin
            ap_reg_ioackin_bgmodel_sortKey_WREADY <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_bgmodel_var_ARREADY
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_bgmodel_var_ARREADY <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st48_fsm_47)) begin
            if (~((ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_ARREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_ARREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_ARREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_ARREADY))) begin
                ap_reg_ioackin_bgmodel_var_ARREADY <= ap_const_logic_0;
            end else if ((ap_const_logic_1 == bgmodel_var_ARREADY)) begin
                ap_reg_ioackin_bgmodel_var_ARREADY <= ap_const_logic_1;
            end
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_bgmodel_var_AWREADY
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_bgmodel_var_AWREADY <= ap_const_logic_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_st125_fsm_73) & ~((ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_AWREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_AWREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_AWREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_AWREADY) | (gmem_BVALID == ap_const_logic_0))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & ~((~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_AWREADY)) | (~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_AWREADY)) | (~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_AWREADY)) | (~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_AWREADY)))))) begin
            ap_reg_ioackin_bgmodel_var_AWREADY <= ap_const_logic_0;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & (ap_const_logic_1 == bgmodel_var_AWREADY)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st125_fsm_73) & ~(gmem_BVALID == ap_const_logic_0) & (ap_const_logic_1 == bgmodel_var_AWREADY)))) begin
            ap_reg_ioackin_bgmodel_var_AWREADY <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_bgmodel_var_WREADY
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_bgmodel_var_WREADY <= ap_const_logic_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == exitcond2_fu_1614_p2) & ~(((ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY) & (ap_const_lv1_0 == exitcond2_fu_1614_p2)) | ((ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY) & (ap_const_lv1_0 == exitcond2_fu_1614_p2)) | ((ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY) & (ap_const_lv1_0 == exitcond2_fu_1614_p2)) | ((ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY) & (ap_const_lv1_0 == exitcond2_fu_1614_p2)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19) & ~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))))) begin
            ap_reg_ioackin_bgmodel_var_WREADY <= ap_const_logic_0;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == exitcond2_fu_1614_p2) & (ap_const_logic_1 == bgmodel_var_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19) & (ap_const_logic_1 == bgmodel_var_WREADY)))) begin
            ap_reg_ioackin_bgmodel_var_WREADY <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_bgmodel_weight_ARREADY
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_bgmodel_weight_ARREADY <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st48_fsm_47)) begin
            if (~((ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_ARREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_ARREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_ARREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_ARREADY))) begin
                ap_reg_ioackin_bgmodel_weight_ARREADY <= ap_const_logic_0;
            end else if ((ap_const_logic_1 == bgmodel_weight_ARREADY)) begin
                ap_reg_ioackin_bgmodel_weight_ARREADY <= ap_const_logic_1;
            end
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_bgmodel_weight_AWREADY
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_bgmodel_weight_AWREADY <= ap_const_logic_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_st125_fsm_73) & ~((ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_AWREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_AWREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_AWREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_AWREADY) | (gmem_BVALID == ap_const_logic_0))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & ~((~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_AWREADY)) | (~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_AWREADY)) | (~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_AWREADY)) | (~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_AWREADY)))))) begin
            ap_reg_ioackin_bgmodel_weight_AWREADY <= ap_const_logic_0;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & (ap_const_logic_1 == bgmodel_weight_AWREADY)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st125_fsm_73) & (ap_const_logic_1 == bgmodel_weight_AWREADY) & ~(gmem_BVALID == ap_const_logic_0)))) begin
            ap_reg_ioackin_bgmodel_weight_AWREADY <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_bgmodel_weight_WREADY
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_bgmodel_weight_WREADY <= ap_const_logic_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == exitcond2_fu_1614_p2) & ~(((ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY) & (ap_const_lv1_0 == exitcond2_fu_1614_p2)) | ((ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY) & (ap_const_lv1_0 == exitcond2_fu_1614_p2)) | ((ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY) & (ap_const_lv1_0 == exitcond2_fu_1614_p2)) | ((ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY) & (ap_const_lv1_0 == exitcond2_fu_1614_p2)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19) & ~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))))) begin
            ap_reg_ioackin_bgmodel_weight_WREADY <= ap_const_logic_0;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == exitcond2_fu_1614_p2) & (ap_const_logic_1 == bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19) & (ap_const_logic_1 == bgmodel_weight_WREADY)))) begin
            ap_reg_ioackin_bgmodel_weight_WREADY <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_gmem_ARREADY
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_gmem_ARREADY <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_56)) begin
            if (~(ap_const_logic_0 == ap_sig_ioackin_gmem_ARREADY)) begin
                ap_reg_ioackin_gmem_ARREADY <= ap_const_logic_0;
            end else if ((ap_const_logic_1 == gmem_ARREADY)) begin
                ap_reg_ioackin_gmem_ARREADY <= ap_const_logic_1;
            end
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_gmem_AWREADY
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_gmem_AWREADY <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st101_fsm_67)) begin
            if (~(ap_const_logic_0 == ap_sig_ioackin_gmem_AWREADY)) begin
                ap_reg_ioackin_gmem_AWREADY <= ap_const_logic_0;
            end else if ((ap_const_logic_1 == gmem_AWREADY)) begin
                ap_reg_ioackin_gmem_AWREADY <= ap_const_logic_1;
            end
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_gmem_WREADY
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_gmem_WREADY <= ap_const_logic_0;
    end else begin
        if (ap_sig_bdd_2592) begin
            if (~((ap_const_lv1_0 == ap_reg_ppstg_exitcond4_reg_2529_pp2_it17) & (ap_const_logic_0 == ap_sig_ioackin_gmem_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it18))) begin
                ap_reg_ioackin_gmem_WREADY <= ap_const_logic_0;
            end else if ((ap_const_logic_1 == gmem_WREADY)) begin
                ap_reg_ioackin_gmem_WREADY <= ap_const_logic_1;
            end
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_54) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)) & ~(ap_const_lv1_0 == exitcond5_fu_1744_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st54_fsm_53)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_54) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)) & (ap_const_lv1_0 == exitcond5_fu_1744_p2))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st54_fsm_53) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_54) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)) & ~(ap_const_lv1_0 == exitcond5_fu_1744_p2)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it11
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it12
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) begin
            ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it13
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) begin
            ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it14
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) begin
            ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it15
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) begin
            ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it16
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) begin
            ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it17
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) begin
            ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st54_fsm_53)) begin
            ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp1_it0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_63) & ~(ap_sig_bdd_1336 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it15)) & ~(ap_const_lv1_0 == exitcond6_fu_1867_p2))) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st80_fsm_62)) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp1_it1
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_63) & ~(ap_sig_bdd_1336 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it15)) & (ap_const_lv1_0 == exitcond6_fu_1867_p2))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_1;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st80_fsm_62) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_63) & ~(ap_sig_bdd_1336 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it15)) & ~(ap_const_lv1_0 == exitcond6_fu_1867_p2)))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp1_it10
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp1_it10 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_1336 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it15))) begin
            ap_reg_ppiten_pp1_it10 <= ap_reg_ppiten_pp1_it9;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp1_it11
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp1_it11 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_1336 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it15))) begin
            ap_reg_ppiten_pp1_it11 <= ap_reg_ppiten_pp1_it10;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp1_it12
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp1_it12 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_1336 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it15))) begin
            ap_reg_ppiten_pp1_it12 <= ap_reg_ppiten_pp1_it11;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp1_it13
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp1_it13 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_1336 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it15))) begin
            ap_reg_ppiten_pp1_it13 <= ap_reg_ppiten_pp1_it12;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp1_it14
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp1_it14 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_1336 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it15))) begin
            ap_reg_ppiten_pp1_it14 <= ap_reg_ppiten_pp1_it13;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp1_it15
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp1_it15 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_1336 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it15))) begin
            ap_reg_ppiten_pp1_it15 <= ap_reg_ppiten_pp1_it14;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp1_it16
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp1_it16 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_1336 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it15))) begin
            ap_reg_ppiten_pp1_it16 <= ap_reg_ppiten_pp1_it15;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st80_fsm_62)) begin
            ap_reg_ppiten_pp1_it16 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp1_it2
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp1_it2 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_1336 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it15))) begin
            ap_reg_ppiten_pp1_it2 <= ap_reg_ppiten_pp1_it1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp1_it3
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp1_it3 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_1336 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it15))) begin
            ap_reg_ppiten_pp1_it3 <= ap_reg_ppiten_pp1_it2;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp1_it4
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp1_it4 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_1336 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it15))) begin
            ap_reg_ppiten_pp1_it4 <= ap_reg_ppiten_pp1_it3;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp1_it5
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp1_it5 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_1336 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it15))) begin
            ap_reg_ppiten_pp1_it5 <= ap_reg_ppiten_pp1_it4;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp1_it6
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp1_it6 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_1336 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it15))) begin
            ap_reg_ppiten_pp1_it6 <= ap_reg_ppiten_pp1_it5;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp1_it7
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp1_it7 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_1336 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it15))) begin
            ap_reg_ppiten_pp1_it7 <= ap_reg_ppiten_pp1_it6;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp1_it8
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp1_it8 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_1336 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it15))) begin
            ap_reg_ppiten_pp1_it8 <= ap_reg_ppiten_pp1_it7;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp1_it9
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp1_it9 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_1336 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it15))) begin
            ap_reg_ppiten_pp1_it9 <= ap_reg_ppiten_pp1_it8;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp2_it0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp2_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_68) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond4_reg_2529_pp2_it17) & (ap_const_logic_0 == ap_sig_ioackin_gmem_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it18)) & ~(ap_const_lv1_0 == exitcond4_fu_2023_p2))) begin
            ap_reg_ppiten_pp2_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st101_fsm_67) & ~(ap_const_logic_0 == ap_sig_ioackin_gmem_AWREADY))) begin
            ap_reg_ppiten_pp2_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp2_it1
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp2_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_68) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond4_reg_2529_pp2_it17) & (ap_const_logic_0 == ap_sig_ioackin_gmem_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it18)) & (ap_const_lv1_0 == exitcond4_fu_2023_p2))) begin
            ap_reg_ppiten_pp2_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st101_fsm_67) & ~(ap_const_logic_0 == ap_sig_ioackin_gmem_AWREADY)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_68) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond4_reg_2529_pp2_it17) & (ap_const_logic_0 == ap_sig_ioackin_gmem_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it18)) & ~(ap_const_lv1_0 == exitcond4_fu_2023_p2)))) begin
            ap_reg_ppiten_pp2_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp2_it10
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp2_it10 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_lv1_0 == ap_reg_ppstg_exitcond4_reg_2529_pp2_it17) & (ap_const_logic_0 == ap_sig_ioackin_gmem_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it18))) begin
            ap_reg_ppiten_pp2_it10 <= ap_reg_ppiten_pp2_it9;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp2_it11
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp2_it11 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_lv1_0 == ap_reg_ppstg_exitcond4_reg_2529_pp2_it17) & (ap_const_logic_0 == ap_sig_ioackin_gmem_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it18))) begin
            ap_reg_ppiten_pp2_it11 <= ap_reg_ppiten_pp2_it10;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp2_it12
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp2_it12 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_lv1_0 == ap_reg_ppstg_exitcond4_reg_2529_pp2_it17) & (ap_const_logic_0 == ap_sig_ioackin_gmem_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it18))) begin
            ap_reg_ppiten_pp2_it12 <= ap_reg_ppiten_pp2_it11;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp2_it13
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp2_it13 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_lv1_0 == ap_reg_ppstg_exitcond4_reg_2529_pp2_it17) & (ap_const_logic_0 == ap_sig_ioackin_gmem_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it18))) begin
            ap_reg_ppiten_pp2_it13 <= ap_reg_ppiten_pp2_it12;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp2_it14
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp2_it14 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_lv1_0 == ap_reg_ppstg_exitcond4_reg_2529_pp2_it17) & (ap_const_logic_0 == ap_sig_ioackin_gmem_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it18))) begin
            ap_reg_ppiten_pp2_it14 <= ap_reg_ppiten_pp2_it13;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp2_it15
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp2_it15 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_lv1_0 == ap_reg_ppstg_exitcond4_reg_2529_pp2_it17) & (ap_const_logic_0 == ap_sig_ioackin_gmem_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it18))) begin
            ap_reg_ppiten_pp2_it15 <= ap_reg_ppiten_pp2_it14;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp2_it16
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp2_it16 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_lv1_0 == ap_reg_ppstg_exitcond4_reg_2529_pp2_it17) & (ap_const_logic_0 == ap_sig_ioackin_gmem_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it18))) begin
            ap_reg_ppiten_pp2_it16 <= ap_reg_ppiten_pp2_it15;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp2_it17
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp2_it17 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_lv1_0 == ap_reg_ppstg_exitcond4_reg_2529_pp2_it17) & (ap_const_logic_0 == ap_sig_ioackin_gmem_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it18))) begin
            ap_reg_ppiten_pp2_it17 <= ap_reg_ppiten_pp2_it16;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp2_it18
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp2_it18 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_lv1_0 == ap_reg_ppstg_exitcond4_reg_2529_pp2_it17) & (ap_const_logic_0 == ap_sig_ioackin_gmem_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it18))) begin
            ap_reg_ppiten_pp2_it18 <= ap_reg_ppiten_pp2_it17;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st101_fsm_67) & ~(ap_const_logic_0 == ap_sig_ioackin_gmem_AWREADY))) begin
            ap_reg_ppiten_pp2_it18 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp2_it2
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp2_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_lv1_0 == ap_reg_ppstg_exitcond4_reg_2529_pp2_it17) & (ap_const_logic_0 == ap_sig_ioackin_gmem_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it18))) begin
            ap_reg_ppiten_pp2_it2 <= ap_reg_ppiten_pp2_it1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp2_it3
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp2_it3 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_lv1_0 == ap_reg_ppstg_exitcond4_reg_2529_pp2_it17) & (ap_const_logic_0 == ap_sig_ioackin_gmem_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it18))) begin
            ap_reg_ppiten_pp2_it3 <= ap_reg_ppiten_pp2_it2;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp2_it4
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp2_it4 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_lv1_0 == ap_reg_ppstg_exitcond4_reg_2529_pp2_it17) & (ap_const_logic_0 == ap_sig_ioackin_gmem_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it18))) begin
            ap_reg_ppiten_pp2_it4 <= ap_reg_ppiten_pp2_it3;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp2_it5
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp2_it5 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_lv1_0 == ap_reg_ppstg_exitcond4_reg_2529_pp2_it17) & (ap_const_logic_0 == ap_sig_ioackin_gmem_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it18))) begin
            ap_reg_ppiten_pp2_it5 <= ap_reg_ppiten_pp2_it4;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp2_it6
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp2_it6 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_lv1_0 == ap_reg_ppstg_exitcond4_reg_2529_pp2_it17) & (ap_const_logic_0 == ap_sig_ioackin_gmem_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it18))) begin
            ap_reg_ppiten_pp2_it6 <= ap_reg_ppiten_pp2_it5;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp2_it7
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp2_it7 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_lv1_0 == ap_reg_ppstg_exitcond4_reg_2529_pp2_it17) & (ap_const_logic_0 == ap_sig_ioackin_gmem_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it18))) begin
            ap_reg_ppiten_pp2_it7 <= ap_reg_ppiten_pp2_it6;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp2_it8
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp2_it8 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_lv1_0 == ap_reg_ppstg_exitcond4_reg_2529_pp2_it17) & (ap_const_logic_0 == ap_sig_ioackin_gmem_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it18))) begin
            ap_reg_ppiten_pp2_it8 <= ap_reg_ppiten_pp2_it7;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp2_it9
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp2_it9 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_lv1_0 == ap_reg_ppstg_exitcond4_reg_2529_pp2_it17) & (ap_const_logic_0 == ap_sig_ioackin_gmem_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it18))) begin
            ap_reg_ppiten_pp2_it9 <= ap_reg_ppiten_pp2_it8;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp3_it0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp3_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_74) & ~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19)) & ~(ap_const_lv1_0 == exitcond7_fu_2094_p2))) begin
            ap_reg_ppiten_pp3_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st125_fsm_73) & ~((ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_AWREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_AWREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_AWREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_AWREADY) | (gmem_BVALID == ap_const_logic_0)))) begin
            ap_reg_ppiten_pp3_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp3_it1
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp3_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_74) & ~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19)) & (ap_const_lv1_0 == exitcond7_fu_2094_p2))) begin
            ap_reg_ppiten_pp3_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st125_fsm_73) & ~((ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_AWREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_AWREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_AWREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_AWREADY) | (gmem_BVALID == ap_const_logic_0))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_74) & ~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19)) & ~(ap_const_lv1_0 == exitcond7_fu_2094_p2)))) begin
            ap_reg_ppiten_pp3_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp3_it10
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp3_it10 <= ap_const_logic_0;
    end else begin
        if (~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))) begin
            ap_reg_ppiten_pp3_it10 <= ap_reg_ppiten_pp3_it9;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp3_it11
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp3_it11 <= ap_const_logic_0;
    end else begin
        if (~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))) begin
            ap_reg_ppiten_pp3_it11 <= ap_reg_ppiten_pp3_it10;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp3_it12
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp3_it12 <= ap_const_logic_0;
    end else begin
        if (~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))) begin
            ap_reg_ppiten_pp3_it12 <= ap_reg_ppiten_pp3_it11;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp3_it13
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp3_it13 <= ap_const_logic_0;
    end else begin
        if (~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))) begin
            ap_reg_ppiten_pp3_it13 <= ap_reg_ppiten_pp3_it12;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp3_it14
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp3_it14 <= ap_const_logic_0;
    end else begin
        if (~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))) begin
            ap_reg_ppiten_pp3_it14 <= ap_reg_ppiten_pp3_it13;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp3_it15
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp3_it15 <= ap_const_logic_0;
    end else begin
        if (~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))) begin
            ap_reg_ppiten_pp3_it15 <= ap_reg_ppiten_pp3_it14;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp3_it16
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp3_it16 <= ap_const_logic_0;
    end else begin
        if (~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))) begin
            ap_reg_ppiten_pp3_it16 <= ap_reg_ppiten_pp3_it15;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp3_it17
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp3_it17 <= ap_const_logic_0;
    end else begin
        if (~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))) begin
            ap_reg_ppiten_pp3_it17 <= ap_reg_ppiten_pp3_it16;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp3_it18
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp3_it18 <= ap_const_logic_0;
    end else begin
        if (~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))) begin
            ap_reg_ppiten_pp3_it18 <= ap_reg_ppiten_pp3_it17;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp3_it19
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp3_it19 <= ap_const_logic_0;
    end else begin
        if (~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))) begin
            ap_reg_ppiten_pp3_it19 <= ap_reg_ppiten_pp3_it18;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st125_fsm_73) & ~((ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_AWREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_AWREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_AWREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_AWREADY) | (gmem_BVALID == ap_const_logic_0)))) begin
            ap_reg_ppiten_pp3_it19 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp3_it2
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp3_it2 <= ap_const_logic_0;
    end else begin
        if (~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))) begin
            ap_reg_ppiten_pp3_it2 <= ap_reg_ppiten_pp3_it1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp3_it3
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp3_it3 <= ap_const_logic_0;
    end else begin
        if (~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))) begin
            ap_reg_ppiten_pp3_it3 <= ap_reg_ppiten_pp3_it2;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp3_it4
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp3_it4 <= ap_const_logic_0;
    end else begin
        if (~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))) begin
            ap_reg_ppiten_pp3_it4 <= ap_reg_ppiten_pp3_it3;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp3_it5
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp3_it5 <= ap_const_logic_0;
    end else begin
        if (~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))) begin
            ap_reg_ppiten_pp3_it5 <= ap_reg_ppiten_pp3_it4;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp3_it6
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp3_it6 <= ap_const_logic_0;
    end else begin
        if (~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))) begin
            ap_reg_ppiten_pp3_it6 <= ap_reg_ppiten_pp3_it5;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp3_it7
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp3_it7 <= ap_const_logic_0;
    end else begin
        if (~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))) begin
            ap_reg_ppiten_pp3_it7 <= ap_reg_ppiten_pp3_it6;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp3_it8
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp3_it8 <= ap_const_logic_0;
    end else begin
        if (~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))) begin
            ap_reg_ppiten_pp3_it8 <= ap_reg_ppiten_pp3_it7;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp3_it9
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp3_it9 <= ap_const_logic_0;
    end else begin
        if (~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))) begin
            ap_reg_ppiten_pp3_it9 <= ap_reg_ppiten_pp3_it8;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_grp_backsub_process_fu_1423_ap_start_ap_start_reg
    if (ap_rst_n_inv == 1'b1) begin
        grp_backsub_process_fu_1423_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st99_fsm_65)) begin
            grp_backsub_process_fu_1423_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_backsub_process_fu_1423_ap_ready)) begin
            grp_backsub_process_fu_1423_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st101_fsm_67) & ~(ap_const_logic_0 == ap_sig_ioackin_gmem_AWREADY))) begin
        indvar1_reg_1377 <= ap_const_lv13_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_68) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond4_reg_2529_pp2_it17) & (ap_const_logic_0 == ap_sig_ioackin_gmem_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it18)) & (ap_const_lv1_0 == exitcond4_reg_2529))) begin
        indvar1_reg_1377 <= indvar_next1_reg_2533;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_54) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)) & (exitcond5_reg_2385 == ap_const_lv1_0))) begin
        indvar2_reg_1320 <= indvar_next2_reg_2389;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st54_fsm_53)) begin
        indvar2_reg_1320 <= ap_const_lv14_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st125_fsm_73) & ~((ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_AWREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_AWREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_AWREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_AWREADY) | (gmem_BVALID == ap_const_logic_0)))) begin
        indvar3_reg_1400 <= ap_const_lv14_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_74) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & ~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19)) & (ap_const_lv1_0 == exitcond7_reg_2593))) begin
        indvar3_reg_1400 <= indvar_next3_reg_2597;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_63) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_1336 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it15)) & (ap_const_lv1_0 == exitcond6_reg_2462))) begin
        indvar_reg_1343 <= indvar_next_reg_2466;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st80_fsm_62)) begin
        indvar_reg_1343 <= ap_const_lv13_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & ~(ap_const_lv1_0 == or_cond4_reg_2302) & ~ap_sig_bdd_1612)) begin
        nframes_load_1_reg_1288 <= ap_const_lv32_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == or_cond4_fu_1608_p2) & ~((~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_AWREADY)) | (~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_AWREADY)) | (~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_AWREADY)) | (~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_AWREADY))))) begin
        nframes_load_1_reg_1288 <= nframes;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & ~((~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_AWREADY)) | (~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_AWREADY)) | (~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_AWREADY)) | (~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_AWREADY))))) begin
        p_reg_1277 <= ap_const_lv18_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == exitcond2_fu_1614_p2) & ~(((ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY) & (ap_const_lv1_0 == exitcond2_fu_1614_p2)) | ((ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY) & (ap_const_lv1_0 == exitcond2_fu_1614_p2)) | ((ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY) & (ap_const_lv1_0 == exitcond2_fu_1614_p2)) | ((ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY) & (ap_const_lv1_0 == exitcond2_fu_1614_p2))))) begin
        p_reg_1277 <= p_1_fu_1620_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_63) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_sig_bdd_1336 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it15)) & (ap_const_lv1_0 == exitcond6_fu_1867_p2))) begin
        phi_mul1_reg_1355 <= next_mul1_fu_1879_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st80_fsm_62)) begin
        phi_mul1_reg_1355 <= ap_const_lv27_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st101_fsm_67) & ~(ap_const_logic_0 == ap_sig_ioackin_gmem_AWREADY))) begin
        phi_mul2_reg_1389 <= ap_const_lv27_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_68) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond4_reg_2529_pp2_it17) & (ap_const_logic_0 == ap_sig_ioackin_gmem_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it18)) & (ap_const_lv1_0 == exitcond4_fu_2023_p2))) begin
        phi_mul2_reg_1389 <= next_mul2_fu_2035_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st125_fsm_73) & ~((ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_AWREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_AWREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_AWREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_AWREADY) | (gmem_BVALID == ap_const_logic_0)))) begin
        phi_mul3_reg_1412 <= ap_const_lv29_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_74) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & ~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19)) & (ap_const_lv1_0 == exitcond7_fu_2094_p2))) begin
        phi_mul3_reg_1412 <= next_mul3_fu_2106_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_54) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)) & (ap_const_lv1_0 == exitcond5_fu_1744_p2))) begin
        phi_mul_reg_1332 <= next_mul_fu_1756_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st54_fsm_53)) begin
        phi_mul_reg_1332 <= ap_const_lv29_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_63) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_sig_bdd_1336 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it15)) & ~(ap_const_lv1_0 == exitcond6_fu_1867_p2))) begin
        r_reg_1366 <= ap_const_lv4_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66) & ~(ap_const_logic_0 == grp_backsub_process_fu_1423_ap_done))) begin
        r_reg_1366 <= r_1_reg_2495;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) & ~(ap_const_lv1_0 == or_cond_fu_1649_p2))) begin
        tmp_53_reg_1299 <= tmp_reg_2287;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st46_fsm_45) & (ap_const_lv1_0 == or_cond_reg_2324))) begin
        tmp_53_reg_1299 <= tmp_52_reg_2338;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st150_fsm_79) & ~ap_sig_bdd_2341)) begin
        x_reg_1308 <= x_4_reg_2351;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st46_fsm_45)) begin
        x_reg_1308 <= ap_const_lv4_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_68) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond4_reg_2529_pp2_it17) & (ap_const_logic_0 == ap_sig_ioackin_gmem_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it18)))) begin
        ap_reg_ppstg_exitcond4_reg_2529_pp2_it1 <= exitcond4_reg_2529;
        ap_reg_ppstg_tmp_141_reg_2543_pp2_it1 <= tmp_141_reg_2543;
        exitcond4_reg_2529 <= exitcond4_fu_2023_p2;
    end
end

always @ (posedge ap_clk) begin
    if (~((ap_const_lv1_0 == ap_reg_ppstg_exitcond4_reg_2529_pp2_it17) & (ap_const_logic_0 == ap_sig_ioackin_gmem_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it18))) begin
        ap_reg_ppstg_exitcond4_reg_2529_pp2_it10 <= ap_reg_ppstg_exitcond4_reg_2529_pp2_it9;
        ap_reg_ppstg_exitcond4_reg_2529_pp2_it11 <= ap_reg_ppstg_exitcond4_reg_2529_pp2_it10;
        ap_reg_ppstg_exitcond4_reg_2529_pp2_it12 <= ap_reg_ppstg_exitcond4_reg_2529_pp2_it11;
        ap_reg_ppstg_exitcond4_reg_2529_pp2_it13 <= ap_reg_ppstg_exitcond4_reg_2529_pp2_it12;
        ap_reg_ppstg_exitcond4_reg_2529_pp2_it14 <= ap_reg_ppstg_exitcond4_reg_2529_pp2_it13;
        ap_reg_ppstg_exitcond4_reg_2529_pp2_it15 <= ap_reg_ppstg_exitcond4_reg_2529_pp2_it14;
        ap_reg_ppstg_exitcond4_reg_2529_pp2_it16 <= ap_reg_ppstg_exitcond4_reg_2529_pp2_it15;
        ap_reg_ppstg_exitcond4_reg_2529_pp2_it17 <= ap_reg_ppstg_exitcond4_reg_2529_pp2_it16;
        ap_reg_ppstg_exitcond4_reg_2529_pp2_it2 <= ap_reg_ppstg_exitcond4_reg_2529_pp2_it1;
        ap_reg_ppstg_exitcond4_reg_2529_pp2_it3 <= ap_reg_ppstg_exitcond4_reg_2529_pp2_it2;
        ap_reg_ppstg_exitcond4_reg_2529_pp2_it4 <= ap_reg_ppstg_exitcond4_reg_2529_pp2_it3;
        ap_reg_ppstg_exitcond4_reg_2529_pp2_it5 <= ap_reg_ppstg_exitcond4_reg_2529_pp2_it4;
        ap_reg_ppstg_exitcond4_reg_2529_pp2_it6 <= ap_reg_ppstg_exitcond4_reg_2529_pp2_it5;
        ap_reg_ppstg_exitcond4_reg_2529_pp2_it7 <= ap_reg_ppstg_exitcond4_reg_2529_pp2_it6;
        ap_reg_ppstg_exitcond4_reg_2529_pp2_it8 <= ap_reg_ppstg_exitcond4_reg_2529_pp2_it7;
        ap_reg_ppstg_exitcond4_reg_2529_pp2_it9 <= ap_reg_ppstg_exitcond4_reg_2529_pp2_it8;
        ap_reg_ppstg_tmp_141_reg_2543_pp2_it10 <= ap_reg_ppstg_tmp_141_reg_2543_pp2_it9;
        ap_reg_ppstg_tmp_141_reg_2543_pp2_it11 <= ap_reg_ppstg_tmp_141_reg_2543_pp2_it10;
        ap_reg_ppstg_tmp_141_reg_2543_pp2_it12 <= ap_reg_ppstg_tmp_141_reg_2543_pp2_it11;
        ap_reg_ppstg_tmp_141_reg_2543_pp2_it13 <= ap_reg_ppstg_tmp_141_reg_2543_pp2_it12;
        ap_reg_ppstg_tmp_141_reg_2543_pp2_it14 <= ap_reg_ppstg_tmp_141_reg_2543_pp2_it13;
        ap_reg_ppstg_tmp_141_reg_2543_pp2_it15 <= ap_reg_ppstg_tmp_141_reg_2543_pp2_it14;
        ap_reg_ppstg_tmp_141_reg_2543_pp2_it16 <= ap_reg_ppstg_tmp_141_reg_2543_pp2_it15;
        ap_reg_ppstg_tmp_141_reg_2543_pp2_it2 <= ap_reg_ppstg_tmp_141_reg_2543_pp2_it1;
        ap_reg_ppstg_tmp_141_reg_2543_pp2_it3 <= ap_reg_ppstg_tmp_141_reg_2543_pp2_it2;
        ap_reg_ppstg_tmp_141_reg_2543_pp2_it4 <= ap_reg_ppstg_tmp_141_reg_2543_pp2_it3;
        ap_reg_ppstg_tmp_141_reg_2543_pp2_it5 <= ap_reg_ppstg_tmp_141_reg_2543_pp2_it4;
        ap_reg_ppstg_tmp_141_reg_2543_pp2_it6 <= ap_reg_ppstg_tmp_141_reg_2543_pp2_it5;
        ap_reg_ppstg_tmp_141_reg_2543_pp2_it7 <= ap_reg_ppstg_tmp_141_reg_2543_pp2_it6;
        ap_reg_ppstg_tmp_141_reg_2543_pp2_it8 <= ap_reg_ppstg_tmp_141_reg_2543_pp2_it7;
        ap_reg_ppstg_tmp_141_reg_2543_pp2_it9 <= ap_reg_ppstg_tmp_141_reg_2543_pp2_it8;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_54) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)))) begin
        ap_reg_ppstg_exitcond5_reg_2385_pp0_it1 <= exitcond5_reg_2385;
        ap_reg_ppstg_tmp_136_reg_2399_pp0_it1 <= tmp_136_reg_2399;
        exitcond5_reg_2385 <= exitcond5_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) begin
        ap_reg_ppstg_exitcond5_reg_2385_pp0_it10 <= ap_reg_ppstg_exitcond5_reg_2385_pp0_it9;
        ap_reg_ppstg_exitcond5_reg_2385_pp0_it11 <= ap_reg_ppstg_exitcond5_reg_2385_pp0_it10;
        ap_reg_ppstg_exitcond5_reg_2385_pp0_it12 <= ap_reg_ppstg_exitcond5_reg_2385_pp0_it11;
        ap_reg_ppstg_exitcond5_reg_2385_pp0_it13 <= ap_reg_ppstg_exitcond5_reg_2385_pp0_it12;
        ap_reg_ppstg_exitcond5_reg_2385_pp0_it14 <= ap_reg_ppstg_exitcond5_reg_2385_pp0_it13;
        ap_reg_ppstg_exitcond5_reg_2385_pp0_it15 <= ap_reg_ppstg_exitcond5_reg_2385_pp0_it14;
        ap_reg_ppstg_exitcond5_reg_2385_pp0_it2 <= ap_reg_ppstg_exitcond5_reg_2385_pp0_it1;
        ap_reg_ppstg_exitcond5_reg_2385_pp0_it3 <= ap_reg_ppstg_exitcond5_reg_2385_pp0_it2;
        ap_reg_ppstg_exitcond5_reg_2385_pp0_it4 <= ap_reg_ppstg_exitcond5_reg_2385_pp0_it3;
        ap_reg_ppstg_exitcond5_reg_2385_pp0_it5 <= ap_reg_ppstg_exitcond5_reg_2385_pp0_it4;
        ap_reg_ppstg_exitcond5_reg_2385_pp0_it6 <= ap_reg_ppstg_exitcond5_reg_2385_pp0_it5;
        ap_reg_ppstg_exitcond5_reg_2385_pp0_it7 <= ap_reg_ppstg_exitcond5_reg_2385_pp0_it6;
        ap_reg_ppstg_exitcond5_reg_2385_pp0_it8 <= ap_reg_ppstg_exitcond5_reg_2385_pp0_it7;
        ap_reg_ppstg_exitcond5_reg_2385_pp0_it9 <= ap_reg_ppstg_exitcond5_reg_2385_pp0_it8;
        ap_reg_ppstg_tmp_136_reg_2399_pp0_it10 <= ap_reg_ppstg_tmp_136_reg_2399_pp0_it9;
        ap_reg_ppstg_tmp_136_reg_2399_pp0_it11 <= ap_reg_ppstg_tmp_136_reg_2399_pp0_it10;
        ap_reg_ppstg_tmp_136_reg_2399_pp0_it12 <= ap_reg_ppstg_tmp_136_reg_2399_pp0_it11;
        ap_reg_ppstg_tmp_136_reg_2399_pp0_it13 <= ap_reg_ppstg_tmp_136_reg_2399_pp0_it12;
        ap_reg_ppstg_tmp_136_reg_2399_pp0_it14 <= ap_reg_ppstg_tmp_136_reg_2399_pp0_it13;
        ap_reg_ppstg_tmp_136_reg_2399_pp0_it15 <= ap_reg_ppstg_tmp_136_reg_2399_pp0_it14;
        ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 <= ap_reg_ppstg_tmp_136_reg_2399_pp0_it15;
        ap_reg_ppstg_tmp_136_reg_2399_pp0_it2 <= ap_reg_ppstg_tmp_136_reg_2399_pp0_it1;
        ap_reg_ppstg_tmp_136_reg_2399_pp0_it3 <= ap_reg_ppstg_tmp_136_reg_2399_pp0_it2;
        ap_reg_ppstg_tmp_136_reg_2399_pp0_it4 <= ap_reg_ppstg_tmp_136_reg_2399_pp0_it3;
        ap_reg_ppstg_tmp_136_reg_2399_pp0_it5 <= ap_reg_ppstg_tmp_136_reg_2399_pp0_it4;
        ap_reg_ppstg_tmp_136_reg_2399_pp0_it6 <= ap_reg_ppstg_tmp_136_reg_2399_pp0_it5;
        ap_reg_ppstg_tmp_136_reg_2399_pp0_it7 <= ap_reg_ppstg_tmp_136_reg_2399_pp0_it6;
        ap_reg_ppstg_tmp_136_reg_2399_pp0_it8 <= ap_reg_ppstg_tmp_136_reg_2399_pp0_it7;
        ap_reg_ppstg_tmp_136_reg_2399_pp0_it9 <= ap_reg_ppstg_tmp_136_reg_2399_pp0_it8;
        bgmodel_mean_addr_read_reg_2427 <= bgmodel_mean_RDATA;
        bgmodel_var_addr_read_reg_2439 <= bgmodel_var_RDATA;
        bgmodel_weight_addr_read_reg_2415 <= bgmodel_weight_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_63) & ~(ap_sig_bdd_1336 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it15)))) begin
        ap_reg_ppstg_exitcond6_reg_2462_pp1_it1 <= exitcond6_reg_2462;
        ap_reg_ppstg_tmp_137_reg_2476_pp1_it1 <= tmp_137_reg_2476;
        exitcond6_reg_2462 <= exitcond6_fu_1867_p2;
    end
end

always @ (posedge ap_clk) begin
    if (~(ap_sig_bdd_1336 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it15))) begin
        ap_reg_ppstg_exitcond6_reg_2462_pp1_it10 <= ap_reg_ppstg_exitcond6_reg_2462_pp1_it9;
        ap_reg_ppstg_exitcond6_reg_2462_pp1_it11 <= ap_reg_ppstg_exitcond6_reg_2462_pp1_it10;
        ap_reg_ppstg_exitcond6_reg_2462_pp1_it12 <= ap_reg_ppstg_exitcond6_reg_2462_pp1_it11;
        ap_reg_ppstg_exitcond6_reg_2462_pp1_it13 <= ap_reg_ppstg_exitcond6_reg_2462_pp1_it12;
        ap_reg_ppstg_exitcond6_reg_2462_pp1_it14 <= ap_reg_ppstg_exitcond6_reg_2462_pp1_it13;
        ap_reg_ppstg_exitcond6_reg_2462_pp1_it2 <= ap_reg_ppstg_exitcond6_reg_2462_pp1_it1;
        ap_reg_ppstg_exitcond6_reg_2462_pp1_it3 <= ap_reg_ppstg_exitcond6_reg_2462_pp1_it2;
        ap_reg_ppstg_exitcond6_reg_2462_pp1_it4 <= ap_reg_ppstg_exitcond6_reg_2462_pp1_it3;
        ap_reg_ppstg_exitcond6_reg_2462_pp1_it5 <= ap_reg_ppstg_exitcond6_reg_2462_pp1_it4;
        ap_reg_ppstg_exitcond6_reg_2462_pp1_it6 <= ap_reg_ppstg_exitcond6_reg_2462_pp1_it5;
        ap_reg_ppstg_exitcond6_reg_2462_pp1_it7 <= ap_reg_ppstg_exitcond6_reg_2462_pp1_it6;
        ap_reg_ppstg_exitcond6_reg_2462_pp1_it8 <= ap_reg_ppstg_exitcond6_reg_2462_pp1_it7;
        ap_reg_ppstg_exitcond6_reg_2462_pp1_it9 <= ap_reg_ppstg_exitcond6_reg_2462_pp1_it8;
        ap_reg_ppstg_tmp_137_reg_2476_pp1_it10 <= ap_reg_ppstg_tmp_137_reg_2476_pp1_it9;
        ap_reg_ppstg_tmp_137_reg_2476_pp1_it11 <= ap_reg_ppstg_tmp_137_reg_2476_pp1_it10;
        ap_reg_ppstg_tmp_137_reg_2476_pp1_it12 <= ap_reg_ppstg_tmp_137_reg_2476_pp1_it11;
        ap_reg_ppstg_tmp_137_reg_2476_pp1_it13 <= ap_reg_ppstg_tmp_137_reg_2476_pp1_it12;
        ap_reg_ppstg_tmp_137_reg_2476_pp1_it14 <= ap_reg_ppstg_tmp_137_reg_2476_pp1_it13;
        ap_reg_ppstg_tmp_137_reg_2476_pp1_it15 <= ap_reg_ppstg_tmp_137_reg_2476_pp1_it14;
        ap_reg_ppstg_tmp_137_reg_2476_pp1_it2 <= ap_reg_ppstg_tmp_137_reg_2476_pp1_it1;
        ap_reg_ppstg_tmp_137_reg_2476_pp1_it3 <= ap_reg_ppstg_tmp_137_reg_2476_pp1_it2;
        ap_reg_ppstg_tmp_137_reg_2476_pp1_it4 <= ap_reg_ppstg_tmp_137_reg_2476_pp1_it3;
        ap_reg_ppstg_tmp_137_reg_2476_pp1_it5 <= ap_reg_ppstg_tmp_137_reg_2476_pp1_it4;
        ap_reg_ppstg_tmp_137_reg_2476_pp1_it6 <= ap_reg_ppstg_tmp_137_reg_2476_pp1_it5;
        ap_reg_ppstg_tmp_137_reg_2476_pp1_it7 <= ap_reg_ppstg_tmp_137_reg_2476_pp1_it6;
        ap_reg_ppstg_tmp_137_reg_2476_pp1_it8 <= ap_reg_ppstg_tmp_137_reg_2476_pp1_it7;
        ap_reg_ppstg_tmp_137_reg_2476_pp1_it9 <= ap_reg_ppstg_tmp_137_reg_2476_pp1_it8;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_74) & ~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19)))) begin
        ap_reg_ppstg_exitcond7_reg_2593_pp3_it1 <= exitcond7_reg_2593;
        ap_reg_ppstg_tmp_142_reg_2607_pp3_it1 <= tmp_142_reg_2607;
        exitcond7_reg_2593 <= exitcond7_fu_2094_p2;
    end
end

always @ (posedge ap_clk) begin
    if (~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))) begin
        ap_reg_ppstg_exitcond7_reg_2593_pp3_it10 <= ap_reg_ppstg_exitcond7_reg_2593_pp3_it9;
        ap_reg_ppstg_exitcond7_reg_2593_pp3_it11 <= ap_reg_ppstg_exitcond7_reg_2593_pp3_it10;
        ap_reg_ppstg_exitcond7_reg_2593_pp3_it12 <= ap_reg_ppstg_exitcond7_reg_2593_pp3_it11;
        ap_reg_ppstg_exitcond7_reg_2593_pp3_it13 <= ap_reg_ppstg_exitcond7_reg_2593_pp3_it12;
        ap_reg_ppstg_exitcond7_reg_2593_pp3_it14 <= ap_reg_ppstg_exitcond7_reg_2593_pp3_it13;
        ap_reg_ppstg_exitcond7_reg_2593_pp3_it15 <= ap_reg_ppstg_exitcond7_reg_2593_pp3_it14;
        ap_reg_ppstg_exitcond7_reg_2593_pp3_it16 <= ap_reg_ppstg_exitcond7_reg_2593_pp3_it15;
        ap_reg_ppstg_exitcond7_reg_2593_pp3_it17 <= ap_reg_ppstg_exitcond7_reg_2593_pp3_it16;
        ap_reg_ppstg_exitcond7_reg_2593_pp3_it18 <= ap_reg_ppstg_exitcond7_reg_2593_pp3_it17;
        ap_reg_ppstg_exitcond7_reg_2593_pp3_it2 <= ap_reg_ppstg_exitcond7_reg_2593_pp3_it1;
        ap_reg_ppstg_exitcond7_reg_2593_pp3_it3 <= ap_reg_ppstg_exitcond7_reg_2593_pp3_it2;
        ap_reg_ppstg_exitcond7_reg_2593_pp3_it4 <= ap_reg_ppstg_exitcond7_reg_2593_pp3_it3;
        ap_reg_ppstg_exitcond7_reg_2593_pp3_it5 <= ap_reg_ppstg_exitcond7_reg_2593_pp3_it4;
        ap_reg_ppstg_exitcond7_reg_2593_pp3_it6 <= ap_reg_ppstg_exitcond7_reg_2593_pp3_it5;
        ap_reg_ppstg_exitcond7_reg_2593_pp3_it7 <= ap_reg_ppstg_exitcond7_reg_2593_pp3_it6;
        ap_reg_ppstg_exitcond7_reg_2593_pp3_it8 <= ap_reg_ppstg_exitcond7_reg_2593_pp3_it7;
        ap_reg_ppstg_exitcond7_reg_2593_pp3_it9 <= ap_reg_ppstg_exitcond7_reg_2593_pp3_it8;
        ap_reg_ppstg_tmp_142_reg_2607_pp3_it10 <= ap_reg_ppstg_tmp_142_reg_2607_pp3_it9;
        ap_reg_ppstg_tmp_142_reg_2607_pp3_it11 <= ap_reg_ppstg_tmp_142_reg_2607_pp3_it10;
        ap_reg_ppstg_tmp_142_reg_2607_pp3_it12 <= ap_reg_ppstg_tmp_142_reg_2607_pp3_it11;
        ap_reg_ppstg_tmp_142_reg_2607_pp3_it13 <= ap_reg_ppstg_tmp_142_reg_2607_pp3_it12;
        ap_reg_ppstg_tmp_142_reg_2607_pp3_it14 <= ap_reg_ppstg_tmp_142_reg_2607_pp3_it13;
        ap_reg_ppstg_tmp_142_reg_2607_pp3_it15 <= ap_reg_ppstg_tmp_142_reg_2607_pp3_it14;
        ap_reg_ppstg_tmp_142_reg_2607_pp3_it16 <= ap_reg_ppstg_tmp_142_reg_2607_pp3_it15;
        ap_reg_ppstg_tmp_142_reg_2607_pp3_it17 <= ap_reg_ppstg_tmp_142_reg_2607_pp3_it16;
        ap_reg_ppstg_tmp_142_reg_2607_pp3_it2 <= ap_reg_ppstg_tmp_142_reg_2607_pp3_it1;
        ap_reg_ppstg_tmp_142_reg_2607_pp3_it3 <= ap_reg_ppstg_tmp_142_reg_2607_pp3_it2;
        ap_reg_ppstg_tmp_142_reg_2607_pp3_it4 <= ap_reg_ppstg_tmp_142_reg_2607_pp3_it3;
        ap_reg_ppstg_tmp_142_reg_2607_pp3_it5 <= ap_reg_ppstg_tmp_142_reg_2607_pp3_it4;
        ap_reg_ppstg_tmp_142_reg_2607_pp3_it6 <= ap_reg_ppstg_tmp_142_reg_2607_pp3_it5;
        ap_reg_ppstg_tmp_142_reg_2607_pp3_it7 <= ap_reg_ppstg_tmp_142_reg_2607_pp3_it6;
        ap_reg_ppstg_tmp_142_reg_2607_pp3_it8 <= ap_reg_ppstg_tmp_142_reg_2607_pp3_it7;
        ap_reg_ppstg_tmp_142_reg_2607_pp3_it9 <= ap_reg_ppstg_tmp_142_reg_2607_pp3_it8;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st48_fsm_47) & ~((ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_ARREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_ARREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_ARREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_ARREADY)))) begin
        bgmodel_mean_addr_reg_2373[31 : 10] <= tmp_131_fu_1712_p1[31 : 10];
        bgmodel_sortKey_addr_reg_2361[31 : 10] <= tmp_131_fu_1712_p1[31 : 10];
        bgmodel_var_addr_reg_2379[31 : 10] <= tmp_131_fu_1712_p1[31 : 10];
        bgmodel_weight_addr_reg_2367[31 : 10] <= tmp_131_fu_1712_p1[31 : 10];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_ppstg_exitcond5_reg_2385_pp0_it15 == ap_const_lv1_0) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)))) begin
        bgmodel_sortKey_addr_read_reg_2403 <= bgmodel_sortKey_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        frame_i_read_reg_2267 <= frame_i;
        frame_o_read_reg_2262 <= frame_o;
        learningRate_read_reg_2255 <= learningRate;
        tmp_98_reg_2272 <= grp_fu_1537_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st98_fsm_64) & ~(ap_const_lv1_0 == exitcond_fu_1913_p2))) begin
        gmem_addr_1_reg_2510 <= tmp_139_fu_1993_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond6_reg_2462_pp1_it14) & ~(ap_sig_bdd_1336 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it15)))) begin
        gmem_addr_read_reg_2480 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st73_fsm_55)) begin
        gmem_addr_reg_2456 <= tmp_135_fu_1857_p1;
        tmp_133_reg_2451[31 : 9] <= tmp_133_fu_1848_p1[31 : 9];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_68) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond4_reg_2529_pp2_it17) & (ap_const_logic_0 == ap_sig_ioackin_gmem_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it18)))) begin
        indvar_next1_reg_2533 <= indvar_next1_fu_2029_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_54) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)))) begin
        indvar_next2_reg_2389 <= indvar_next2_fu_1750_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_74) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & ~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19)))) begin
        indvar_next3_reg_2597 <= indvar_next3_fu_2100_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_63) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_sig_bdd_1336 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it15)))) begin
        indvar_next_reg_2466 <= indvar_next_fu_1873_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st46_fsm_45)) begin
        learningRate_assign_reg_2343 <= learningRate_assign_fu_1530_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        nframes <= tmp_46_fu_1631_p2;
        or_cond_reg_2324 <= or_cond_fu_1649_p2;
        tmp_46_reg_2319 <= tmp_46_fu_1631_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_AWREADY)) | (~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_AWREADY)) | (~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_AWREADY)) | (~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_AWREADY))))) begin
        or_cond4_reg_2302 <= or_cond4_fu_1608_p2;
        tmp_1_cast_reg_2277 <= tmp_1_cast_fu_1552_p1;
        tmp_2_cast_reg_2282 <= tmp_2_cast_fu_1555_p1;
        tmp_97_reg_2297 <= tmp_97_fu_1597_p2;
        tmp_reg_2287 <= tmp_fu_1534_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st98_fsm_64)) begin
        r_1_reg_2495 <= r_1_fu_1919_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & ~ap_sig_bdd_1612)) begin
        tmp_101_reg_2314 <= tmp_101_fu_1626_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_const_lv1_0 == ap_reg_ppstg_exitcond4_reg_2529_pp2_it17) & (ap_const_logic_0 == ap_sig_ioackin_gmem_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it18)) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond4_reg_2529_pp2_it16))) begin
        tmp_102_reg_2588 <= tmp_102_fu_2072_p10;
    end
end

always @ (posedge ap_clk) begin
    if ((~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19)) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it17))) begin
        tmp_103_reg_2772 <= tmp_103_fu_2167_p10;
        tmp_104_reg_2777 <= tmp_104_fu_2189_p10;
        tmp_105_reg_2782 <= tmp_105_fu_2211_p10;
        tmp_106_reg_2787 <= tmp_106_fu_2233_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_54) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)) & (ap_const_lv1_0 == exitcond5_fu_1744_p2))) begin
        tmp_136_reg_2399 <= {{phi_mul_reg_1332[ap_const_lv32_1C : ap_const_lv32_19]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_63) & ~(ap_sig_bdd_1336 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it15)) & (ap_const_lv1_0 == exitcond6_fu_1867_p2))) begin
        tmp_137_reg_2476 <= {{phi_mul1_reg_1355[ap_const_lv32_1A : ap_const_lv32_17]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_68) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond4_reg_2529_pp2_it17) & (ap_const_logic_0 == ap_sig_ioackin_gmem_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it18)) & (ap_const_lv1_0 == exitcond4_fu_2023_p2))) begin
        tmp_141_reg_2543 <= {{phi_mul2_reg_1389[ap_const_lv32_1A : ap_const_lv32_17]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_74) & ~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19)) & (ap_const_lv1_0 == exitcond7_fu_2094_p2))) begin
        tmp_142_reg_2607 <= {{phi_mul3_reg_1412[ap_const_lv32_1C : ap_const_lv32_19]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) & (ap_const_lv1_0 == or_cond_fu_1649_p2))) begin
        tmp_49_reg_2328 <= tmp_49_fu_1654_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        tmp_51_reg_2333 <= tmp_51_fu_1660_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st45_fsm_44)) begin
        tmp_52_reg_2338 <= grp_fu_1544_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st47_fsm_46) & (ap_const_lv1_0 == exitcond1_fu_1667_p2))) begin
        tmp_54_reg_2356[18 : 10] <= tmp_54_fu_1703_p2[18 : 10];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st98_fsm_64) & (ap_const_lv1_0 == exitcond_fu_1913_p2))) begin
        tmp_59_reg_2500[13 : 6] <= tmp_59_fu_1953_p2[13 : 6];
        tmp_61_reg_2505[14 : 7] <= tmp_61_fu_1983_p2[14 : 7];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st99_fsm_65)) begin
        tmp_60_reg_2515[31 : 6] <= tmp_60_fu_2006_p1[31 : 6];
        tmp_62_reg_2521[31 : 7] <= tmp_62_fu_2015_p1[31 : 7];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st47_fsm_46)) begin
        x_4_reg_2351 <= x_4_fu_1673_p2;
    end
end

always @ (ap_sig_cseq_ST_st47_fsm_46 or exitcond1_fu_1667_p2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st47_fsm_46) & ~(ap_const_lv1_0 == exitcond1_fu_1667_p2))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st47_fsm_46 or exitcond1_fu_1667_p2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st47_fsm_46) & ~(ap_const_lv1_0 == exitcond1_fu_1667_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1220) begin
    if (ap_sig_bdd_1220) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_54 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_54 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1299) begin
    if (ap_sig_bdd_1299) begin
        ap_sig_cseq_ST_pp1_stg0_fsm_63 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg0_fsm_63 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1368) begin
    if (ap_sig_bdd_1368) begin
        ap_sig_cseq_ST_pp2_stg0_fsm_68 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp2_stg0_fsm_68 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1441) begin
    if (ap_sig_bdd_1441) begin
        ap_sig_cseq_ST_pp3_stg0_fsm_74 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp3_stg0_fsm_74 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_2369) begin
    if (ap_sig_bdd_2369) begin
        ap_sig_cseq_ST_st100_fsm_66 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st100_fsm_66 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_2058) begin
    if (ap_sig_bdd_2058) begin
        ap_sig_cseq_ST_st101_fsm_67 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st101_fsm_67 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_2072) begin
    if (ap_sig_bdd_2072) begin
        ap_sig_cseq_ST_st125_fsm_73 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st125_fsm_73 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1637) begin
    if (ap_sig_bdd_1637) begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_2336) begin
    if (ap_sig_bdd_2336) begin
        ap_sig_cseq_ST_st150_fsm_79 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st150_fsm_79 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_98) begin
    if (ap_sig_bdd_98) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1539) begin
    if (ap_sig_bdd_1539) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1577) begin
    if (ap_sig_bdd_1577) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1646) begin
    if (ap_sig_bdd_1646) begin
        ap_sig_cseq_ST_st45_fsm_44 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st45_fsm_44 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1655) begin
    if (ap_sig_bdd_1655) begin
        ap_sig_cseq_ST_st46_fsm_45 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st46_fsm_45 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1664) begin
    if (ap_sig_bdd_1664) begin
        ap_sig_cseq_ST_st47_fsm_46 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st47_fsm_46 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1678) begin
    if (ap_sig_bdd_1678) begin
        ap_sig_cseq_ST_st48_fsm_47 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st48_fsm_47 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_2038) begin
    if (ap_sig_bdd_2038) begin
        ap_sig_cseq_ST_st54_fsm_53 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st54_fsm_53 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1760) begin
    if (ap_sig_bdd_1760) begin
        ap_sig_cseq_ST_st73_fsm_55 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st73_fsm_55 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_2573) begin
    if (ap_sig_bdd_2573) begin
        ap_sig_cseq_ST_st74_fsm_56 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st74_fsm_56 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1597) begin
    if (ap_sig_bdd_1597) begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_2048) begin
    if (ap_sig_bdd_2048) begin
        ap_sig_cseq_ST_st80_fsm_62 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st80_fsm_62 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1622) begin
    if (ap_sig_bdd_1622) begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1817) begin
    if (ap_sig_bdd_1817) begin
        ap_sig_cseq_ST_st98_fsm_64 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st98_fsm_64 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1837) begin
    if (ap_sig_bdd_1837) begin
        ap_sig_cseq_ST_st99_fsm_65 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st99_fsm_65 = ap_const_logic_0;
    end
end

always @ (bgmodel_mean_ARREADY or ap_reg_ioackin_bgmodel_mean_ARREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_bgmodel_mean_ARREADY)) begin
        ap_sig_ioackin_bgmodel_mean_ARREADY = bgmodel_mean_ARREADY;
    end else begin
        ap_sig_ioackin_bgmodel_mean_ARREADY = ap_const_logic_1;
    end
end

always @ (bgmodel_mean_AWREADY or ap_reg_ioackin_bgmodel_mean_AWREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_bgmodel_mean_AWREADY)) begin
        ap_sig_ioackin_bgmodel_mean_AWREADY = bgmodel_mean_AWREADY;
    end else begin
        ap_sig_ioackin_bgmodel_mean_AWREADY = ap_const_logic_1;
    end
end

always @ (bgmodel_mean_WREADY or ap_reg_ioackin_bgmodel_mean_WREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_bgmodel_mean_WREADY)) begin
        ap_sig_ioackin_bgmodel_mean_WREADY = bgmodel_mean_WREADY;
    end else begin
        ap_sig_ioackin_bgmodel_mean_WREADY = ap_const_logic_1;
    end
end

always @ (bgmodel_sortKey_ARREADY or ap_reg_ioackin_bgmodel_sortKey_ARREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_bgmodel_sortKey_ARREADY)) begin
        ap_sig_ioackin_bgmodel_sortKey_ARREADY = bgmodel_sortKey_ARREADY;
    end else begin
        ap_sig_ioackin_bgmodel_sortKey_ARREADY = ap_const_logic_1;
    end
end

always @ (bgmodel_sortKey_AWREADY or ap_reg_ioackin_bgmodel_sortKey_AWREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_bgmodel_sortKey_AWREADY)) begin
        ap_sig_ioackin_bgmodel_sortKey_AWREADY = bgmodel_sortKey_AWREADY;
    end else begin
        ap_sig_ioackin_bgmodel_sortKey_AWREADY = ap_const_logic_1;
    end
end

always @ (bgmodel_sortKey_WREADY or ap_reg_ioackin_bgmodel_sortKey_WREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_bgmodel_sortKey_WREADY)) begin
        ap_sig_ioackin_bgmodel_sortKey_WREADY = bgmodel_sortKey_WREADY;
    end else begin
        ap_sig_ioackin_bgmodel_sortKey_WREADY = ap_const_logic_1;
    end
end

always @ (bgmodel_var_ARREADY or ap_reg_ioackin_bgmodel_var_ARREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_bgmodel_var_ARREADY)) begin
        ap_sig_ioackin_bgmodel_var_ARREADY = bgmodel_var_ARREADY;
    end else begin
        ap_sig_ioackin_bgmodel_var_ARREADY = ap_const_logic_1;
    end
end

always @ (bgmodel_var_AWREADY or ap_reg_ioackin_bgmodel_var_AWREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_bgmodel_var_AWREADY)) begin
        ap_sig_ioackin_bgmodel_var_AWREADY = bgmodel_var_AWREADY;
    end else begin
        ap_sig_ioackin_bgmodel_var_AWREADY = ap_const_logic_1;
    end
end

always @ (bgmodel_var_WREADY or ap_reg_ioackin_bgmodel_var_WREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_bgmodel_var_WREADY)) begin
        ap_sig_ioackin_bgmodel_var_WREADY = bgmodel_var_WREADY;
    end else begin
        ap_sig_ioackin_bgmodel_var_WREADY = ap_const_logic_1;
    end
end

always @ (bgmodel_weight_ARREADY or ap_reg_ioackin_bgmodel_weight_ARREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_bgmodel_weight_ARREADY)) begin
        ap_sig_ioackin_bgmodel_weight_ARREADY = bgmodel_weight_ARREADY;
    end else begin
        ap_sig_ioackin_bgmodel_weight_ARREADY = ap_const_logic_1;
    end
end

always @ (bgmodel_weight_AWREADY or ap_reg_ioackin_bgmodel_weight_AWREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_bgmodel_weight_AWREADY)) begin
        ap_sig_ioackin_bgmodel_weight_AWREADY = bgmodel_weight_AWREADY;
    end else begin
        ap_sig_ioackin_bgmodel_weight_AWREADY = ap_const_logic_1;
    end
end

always @ (bgmodel_weight_WREADY or ap_reg_ioackin_bgmodel_weight_WREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_bgmodel_weight_WREADY)) begin
        ap_sig_ioackin_bgmodel_weight_WREADY = bgmodel_weight_WREADY;
    end else begin
        ap_sig_ioackin_bgmodel_weight_WREADY = ap_const_logic_1;
    end
end

always @ (gmem_ARREADY or ap_reg_ioackin_gmem_ARREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_gmem_ARREADY)) begin
        ap_sig_ioackin_gmem_ARREADY = gmem_ARREADY;
    end else begin
        ap_sig_ioackin_gmem_ARREADY = ap_const_logic_1;
    end
end

always @ (gmem_AWREADY or ap_reg_ioackin_gmem_AWREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_gmem_AWREADY)) begin
        ap_sig_ioackin_gmem_AWREADY = gmem_AWREADY;
    end else begin
        ap_sig_ioackin_gmem_AWREADY = ap_const_logic_1;
    end
end

always @ (gmem_WREADY or ap_reg_ioackin_gmem_WREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_gmem_WREADY)) begin
        ap_sig_ioackin_gmem_WREADY = gmem_WREADY;
    end else begin
        ap_sig_ioackin_gmem_WREADY = ap_const_logic_1;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or grp_backsub_process_fu_1423_bgmodel_0_mean_address0 or ap_sig_cseq_ST_st100_fsm_66 or newIndex28_fu_1778_p1 or newIndex33_fu_2128_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_mean_0_address0 = newIndex28_fu_1778_p1;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17)) begin
        bgmo_mean_0_address0 = newIndex33_fu_2128_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_mean_0_address0 = grp_backsub_process_fu_1423_bgmodel_0_mean_address0;
    end else begin
        bgmo_mean_0_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or ap_reg_ppstg_exitcond7_reg_2593_pp3_it18 or ap_sig_ioackin_bgmodel_sortKey_WREADY or ap_sig_ioackin_bgmodel_weight_WREADY or ap_sig_ioackin_bgmodel_mean_WREADY or ap_sig_ioackin_bgmodel_var_WREADY or ap_reg_ppiten_pp3_it19 or grp_backsub_process_fu_1423_bgmodel_0_mean_ce0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17) & ~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))))) begin
        bgmo_mean_0_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_mean_0_ce0 = grp_backsub_process_fu_1423_bgmodel_0_mean_ce0;
    end else begin
        bgmo_mean_0_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or bgmodel_mean_addr_read_reg_2427 or grp_backsub_process_fu_1423_bgmodel_0_mean_d0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_mean_0_d0 = bgmodel_mean_addr_read_reg_2427;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_mean_0_d0 = grp_backsub_process_fu_1423_bgmodel_0_mean_d0;
    end else begin
        bgmo_mean_0_d0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 or grp_backsub_process_fu_1423_bgmodel_0_mean_we0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)) & (ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_0))) begin
        bgmo_mean_0_we0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_mean_0_we0 = grp_backsub_process_fu_1423_bgmodel_0_mean_we0;
    end else begin
        bgmo_mean_0_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or grp_backsub_process_fu_1423_bgmodel_1_mean_address0 or ap_sig_cseq_ST_st100_fsm_66 or newIndex28_fu_1778_p1 or newIndex33_fu_2128_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_mean_1_address0 = newIndex28_fu_1778_p1;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17)) begin
        bgmo_mean_1_address0 = newIndex33_fu_2128_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_mean_1_address0 = grp_backsub_process_fu_1423_bgmodel_1_mean_address0;
    end else begin
        bgmo_mean_1_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or ap_reg_ppstg_exitcond7_reg_2593_pp3_it18 or ap_sig_ioackin_bgmodel_sortKey_WREADY or ap_sig_ioackin_bgmodel_weight_WREADY or ap_sig_ioackin_bgmodel_mean_WREADY or ap_sig_ioackin_bgmodel_var_WREADY or ap_reg_ppiten_pp3_it19 or grp_backsub_process_fu_1423_bgmodel_1_mean_ce0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17) & ~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))))) begin
        bgmo_mean_1_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_mean_1_ce0 = grp_backsub_process_fu_1423_bgmodel_1_mean_ce0;
    end else begin
        bgmo_mean_1_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or bgmodel_mean_addr_read_reg_2427 or grp_backsub_process_fu_1423_bgmodel_1_mean_d0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_mean_1_d0 = bgmodel_mean_addr_read_reg_2427;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_mean_1_d0 = grp_backsub_process_fu_1423_bgmodel_1_mean_d0;
    end else begin
        bgmo_mean_1_d0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 or grp_backsub_process_fu_1423_bgmodel_1_mean_we0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)) & (ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_1))) begin
        bgmo_mean_1_we0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_mean_1_we0 = grp_backsub_process_fu_1423_bgmodel_1_mean_we0;
    end else begin
        bgmo_mean_1_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or grp_backsub_process_fu_1423_bgmodel_2_mean_address0 or ap_sig_cseq_ST_st100_fsm_66 or newIndex28_fu_1778_p1 or newIndex33_fu_2128_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_mean_2_address0 = newIndex28_fu_1778_p1;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17)) begin
        bgmo_mean_2_address0 = newIndex33_fu_2128_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_mean_2_address0 = grp_backsub_process_fu_1423_bgmodel_2_mean_address0;
    end else begin
        bgmo_mean_2_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or ap_reg_ppstg_exitcond7_reg_2593_pp3_it18 or ap_sig_ioackin_bgmodel_sortKey_WREADY or ap_sig_ioackin_bgmodel_weight_WREADY or ap_sig_ioackin_bgmodel_mean_WREADY or ap_sig_ioackin_bgmodel_var_WREADY or ap_reg_ppiten_pp3_it19 or grp_backsub_process_fu_1423_bgmodel_2_mean_ce0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17) & ~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))))) begin
        bgmo_mean_2_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_mean_2_ce0 = grp_backsub_process_fu_1423_bgmodel_2_mean_ce0;
    end else begin
        bgmo_mean_2_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or bgmodel_mean_addr_read_reg_2427 or grp_backsub_process_fu_1423_bgmodel_2_mean_d0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_mean_2_d0 = bgmodel_mean_addr_read_reg_2427;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_mean_2_d0 = grp_backsub_process_fu_1423_bgmodel_2_mean_d0;
    end else begin
        bgmo_mean_2_d0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 or grp_backsub_process_fu_1423_bgmodel_2_mean_we0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)) & (ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_2))) begin
        bgmo_mean_2_we0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_mean_2_we0 = grp_backsub_process_fu_1423_bgmodel_2_mean_we0;
    end else begin
        bgmo_mean_2_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or grp_backsub_process_fu_1423_bgmodel_3_mean_address0 or ap_sig_cseq_ST_st100_fsm_66 or newIndex28_fu_1778_p1 or newIndex33_fu_2128_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_mean_3_address0 = newIndex28_fu_1778_p1;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17)) begin
        bgmo_mean_3_address0 = newIndex33_fu_2128_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_mean_3_address0 = grp_backsub_process_fu_1423_bgmodel_3_mean_address0;
    end else begin
        bgmo_mean_3_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or ap_reg_ppstg_exitcond7_reg_2593_pp3_it18 or ap_sig_ioackin_bgmodel_sortKey_WREADY or ap_sig_ioackin_bgmodel_weight_WREADY or ap_sig_ioackin_bgmodel_mean_WREADY or ap_sig_ioackin_bgmodel_var_WREADY or ap_reg_ppiten_pp3_it19 or grp_backsub_process_fu_1423_bgmodel_3_mean_ce0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17) & ~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))))) begin
        bgmo_mean_3_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_mean_3_ce0 = grp_backsub_process_fu_1423_bgmodel_3_mean_ce0;
    end else begin
        bgmo_mean_3_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or bgmodel_mean_addr_read_reg_2427 or grp_backsub_process_fu_1423_bgmodel_3_mean_d0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_mean_3_d0 = bgmodel_mean_addr_read_reg_2427;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_mean_3_d0 = grp_backsub_process_fu_1423_bgmodel_3_mean_d0;
    end else begin
        bgmo_mean_3_d0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 or grp_backsub_process_fu_1423_bgmodel_3_mean_we0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)) & (ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_3))) begin
        bgmo_mean_3_we0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_mean_3_we0 = grp_backsub_process_fu_1423_bgmodel_3_mean_we0;
    end else begin
        bgmo_mean_3_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or grp_backsub_process_fu_1423_bgmodel_4_mean_address0 or ap_sig_cseq_ST_st100_fsm_66 or newIndex28_fu_1778_p1 or newIndex33_fu_2128_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_mean_4_address0 = newIndex28_fu_1778_p1;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17)) begin
        bgmo_mean_4_address0 = newIndex33_fu_2128_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_mean_4_address0 = grp_backsub_process_fu_1423_bgmodel_4_mean_address0;
    end else begin
        bgmo_mean_4_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or ap_reg_ppstg_exitcond7_reg_2593_pp3_it18 or ap_sig_ioackin_bgmodel_sortKey_WREADY or ap_sig_ioackin_bgmodel_weight_WREADY or ap_sig_ioackin_bgmodel_mean_WREADY or ap_sig_ioackin_bgmodel_var_WREADY or ap_reg_ppiten_pp3_it19 or grp_backsub_process_fu_1423_bgmodel_4_mean_ce0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17) & ~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))))) begin
        bgmo_mean_4_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_mean_4_ce0 = grp_backsub_process_fu_1423_bgmodel_4_mean_ce0;
    end else begin
        bgmo_mean_4_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or bgmodel_mean_addr_read_reg_2427 or grp_backsub_process_fu_1423_bgmodel_4_mean_d0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_mean_4_d0 = bgmodel_mean_addr_read_reg_2427;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_mean_4_d0 = grp_backsub_process_fu_1423_bgmodel_4_mean_d0;
    end else begin
        bgmo_mean_4_d0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 or grp_backsub_process_fu_1423_bgmodel_4_mean_we0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)) & (ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_4))) begin
        bgmo_mean_4_we0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_mean_4_we0 = grp_backsub_process_fu_1423_bgmodel_4_mean_we0;
    end else begin
        bgmo_mean_4_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or grp_backsub_process_fu_1423_bgmodel_5_mean_address0 or ap_sig_cseq_ST_st100_fsm_66 or newIndex28_fu_1778_p1 or newIndex33_fu_2128_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_mean_5_address0 = newIndex28_fu_1778_p1;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17)) begin
        bgmo_mean_5_address0 = newIndex33_fu_2128_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_mean_5_address0 = grp_backsub_process_fu_1423_bgmodel_5_mean_address0;
    end else begin
        bgmo_mean_5_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or ap_reg_ppstg_exitcond7_reg_2593_pp3_it18 or ap_sig_ioackin_bgmodel_sortKey_WREADY or ap_sig_ioackin_bgmodel_weight_WREADY or ap_sig_ioackin_bgmodel_mean_WREADY or ap_sig_ioackin_bgmodel_var_WREADY or ap_reg_ppiten_pp3_it19 or grp_backsub_process_fu_1423_bgmodel_5_mean_ce0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17) & ~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))))) begin
        bgmo_mean_5_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_mean_5_ce0 = grp_backsub_process_fu_1423_bgmodel_5_mean_ce0;
    end else begin
        bgmo_mean_5_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or bgmodel_mean_addr_read_reg_2427 or grp_backsub_process_fu_1423_bgmodel_5_mean_d0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_mean_5_d0 = bgmodel_mean_addr_read_reg_2427;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_mean_5_d0 = grp_backsub_process_fu_1423_bgmodel_5_mean_d0;
    end else begin
        bgmo_mean_5_d0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 or grp_backsub_process_fu_1423_bgmodel_5_mean_we0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)) & (ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_5))) begin
        bgmo_mean_5_we0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_mean_5_we0 = grp_backsub_process_fu_1423_bgmodel_5_mean_we0;
    end else begin
        bgmo_mean_5_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or grp_backsub_process_fu_1423_bgmodel_6_mean_address0 or ap_sig_cseq_ST_st100_fsm_66 or newIndex28_fu_1778_p1 or newIndex33_fu_2128_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_mean_6_address0 = newIndex28_fu_1778_p1;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17)) begin
        bgmo_mean_6_address0 = newIndex33_fu_2128_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_mean_6_address0 = grp_backsub_process_fu_1423_bgmodel_6_mean_address0;
    end else begin
        bgmo_mean_6_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or ap_reg_ppstg_exitcond7_reg_2593_pp3_it18 or ap_sig_ioackin_bgmodel_sortKey_WREADY or ap_sig_ioackin_bgmodel_weight_WREADY or ap_sig_ioackin_bgmodel_mean_WREADY or ap_sig_ioackin_bgmodel_var_WREADY or ap_reg_ppiten_pp3_it19 or grp_backsub_process_fu_1423_bgmodel_6_mean_ce0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17) & ~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))))) begin
        bgmo_mean_6_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_mean_6_ce0 = grp_backsub_process_fu_1423_bgmodel_6_mean_ce0;
    end else begin
        bgmo_mean_6_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or bgmodel_mean_addr_read_reg_2427 or grp_backsub_process_fu_1423_bgmodel_6_mean_d0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_mean_6_d0 = bgmodel_mean_addr_read_reg_2427;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_mean_6_d0 = grp_backsub_process_fu_1423_bgmodel_6_mean_d0;
    end else begin
        bgmo_mean_6_d0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 or grp_backsub_process_fu_1423_bgmodel_6_mean_we0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)) & (ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_6))) begin
        bgmo_mean_6_we0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_mean_6_we0 = grp_backsub_process_fu_1423_bgmodel_6_mean_we0;
    end else begin
        bgmo_mean_6_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or grp_backsub_process_fu_1423_bgmodel_7_mean_address0 or ap_sig_cseq_ST_st100_fsm_66 or newIndex28_fu_1778_p1 or newIndex33_fu_2128_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_mean_7_address0 = newIndex28_fu_1778_p1;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17)) begin
        bgmo_mean_7_address0 = newIndex33_fu_2128_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_mean_7_address0 = grp_backsub_process_fu_1423_bgmodel_7_mean_address0;
    end else begin
        bgmo_mean_7_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or ap_reg_ppstg_exitcond7_reg_2593_pp3_it18 or ap_sig_ioackin_bgmodel_sortKey_WREADY or ap_sig_ioackin_bgmodel_weight_WREADY or ap_sig_ioackin_bgmodel_mean_WREADY or ap_sig_ioackin_bgmodel_var_WREADY or ap_reg_ppiten_pp3_it19 or grp_backsub_process_fu_1423_bgmodel_7_mean_ce0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17) & ~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))))) begin
        bgmo_mean_7_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_mean_7_ce0 = grp_backsub_process_fu_1423_bgmodel_7_mean_ce0;
    end else begin
        bgmo_mean_7_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or bgmodel_mean_addr_read_reg_2427 or grp_backsub_process_fu_1423_bgmodel_7_mean_d0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_mean_7_d0 = bgmodel_mean_addr_read_reg_2427;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_mean_7_d0 = grp_backsub_process_fu_1423_bgmodel_7_mean_d0;
    end else begin
        bgmo_mean_7_d0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 or grp_backsub_process_fu_1423_bgmodel_7_mean_we0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)) & ~(ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_6) & ~(ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_5) & ~(ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_4) & ~(ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_3) & ~(ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_2) & ~(ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_1) & ~(ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_0))) begin
        bgmo_mean_7_we0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_mean_7_we0 = grp_backsub_process_fu_1423_bgmodel_7_mean_we0;
    end else begin
        bgmo_mean_7_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or grp_backsub_process_fu_1423_bgmodel_0_sortKey_address0 or ap_sig_cseq_ST_st100_fsm_66 or newIndex28_fu_1778_p1 or newIndex33_fu_2128_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_sortKey_0_address0 = newIndex28_fu_1778_p1;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17)) begin
        bgmo_sortKey_0_address0 = newIndex33_fu_2128_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_sortKey_0_address0 = grp_backsub_process_fu_1423_bgmodel_0_sortKey_address0;
    end else begin
        bgmo_sortKey_0_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or ap_reg_ppstg_exitcond7_reg_2593_pp3_it18 or ap_sig_ioackin_bgmodel_sortKey_WREADY or ap_sig_ioackin_bgmodel_weight_WREADY or ap_sig_ioackin_bgmodel_mean_WREADY or ap_sig_ioackin_bgmodel_var_WREADY or ap_reg_ppiten_pp3_it19 or grp_backsub_process_fu_1423_bgmodel_0_sortKey_ce0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17) & ~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))))) begin
        bgmo_sortKey_0_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_sortKey_0_ce0 = grp_backsub_process_fu_1423_bgmodel_0_sortKey_ce0;
    end else begin
        bgmo_sortKey_0_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or bgmodel_sortKey_addr_read_reg_2403 or grp_backsub_process_fu_1423_bgmodel_0_sortKey_d0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_sortKey_0_d0 = bgmodel_sortKey_addr_read_reg_2403;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_sortKey_0_d0 = grp_backsub_process_fu_1423_bgmodel_0_sortKey_d0;
    end else begin
        bgmo_sortKey_0_d0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 or grp_backsub_process_fu_1423_bgmodel_0_sortKey_we0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)) & (ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_0))) begin
        bgmo_sortKey_0_we0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_sortKey_0_we0 = grp_backsub_process_fu_1423_bgmodel_0_sortKey_we0;
    end else begin
        bgmo_sortKey_0_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or grp_backsub_process_fu_1423_bgmodel_1_sortKey_address0 or ap_sig_cseq_ST_st100_fsm_66 or newIndex28_fu_1778_p1 or newIndex33_fu_2128_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_sortKey_1_address0 = newIndex28_fu_1778_p1;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17)) begin
        bgmo_sortKey_1_address0 = newIndex33_fu_2128_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_sortKey_1_address0 = grp_backsub_process_fu_1423_bgmodel_1_sortKey_address0;
    end else begin
        bgmo_sortKey_1_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or ap_reg_ppstg_exitcond7_reg_2593_pp3_it18 or ap_sig_ioackin_bgmodel_sortKey_WREADY or ap_sig_ioackin_bgmodel_weight_WREADY or ap_sig_ioackin_bgmodel_mean_WREADY or ap_sig_ioackin_bgmodel_var_WREADY or ap_reg_ppiten_pp3_it19 or grp_backsub_process_fu_1423_bgmodel_1_sortKey_ce0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17) & ~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))))) begin
        bgmo_sortKey_1_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_sortKey_1_ce0 = grp_backsub_process_fu_1423_bgmodel_1_sortKey_ce0;
    end else begin
        bgmo_sortKey_1_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or bgmodel_sortKey_addr_read_reg_2403 or grp_backsub_process_fu_1423_bgmodel_1_sortKey_d0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_sortKey_1_d0 = bgmodel_sortKey_addr_read_reg_2403;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_sortKey_1_d0 = grp_backsub_process_fu_1423_bgmodel_1_sortKey_d0;
    end else begin
        bgmo_sortKey_1_d0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 or grp_backsub_process_fu_1423_bgmodel_1_sortKey_we0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)) & (ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_1))) begin
        bgmo_sortKey_1_we0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_sortKey_1_we0 = grp_backsub_process_fu_1423_bgmodel_1_sortKey_we0;
    end else begin
        bgmo_sortKey_1_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or grp_backsub_process_fu_1423_bgmodel_2_sortKey_address0 or ap_sig_cseq_ST_st100_fsm_66 or newIndex28_fu_1778_p1 or newIndex33_fu_2128_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_sortKey_2_address0 = newIndex28_fu_1778_p1;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17)) begin
        bgmo_sortKey_2_address0 = newIndex33_fu_2128_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_sortKey_2_address0 = grp_backsub_process_fu_1423_bgmodel_2_sortKey_address0;
    end else begin
        bgmo_sortKey_2_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or ap_reg_ppstg_exitcond7_reg_2593_pp3_it18 or ap_sig_ioackin_bgmodel_sortKey_WREADY or ap_sig_ioackin_bgmodel_weight_WREADY or ap_sig_ioackin_bgmodel_mean_WREADY or ap_sig_ioackin_bgmodel_var_WREADY or ap_reg_ppiten_pp3_it19 or grp_backsub_process_fu_1423_bgmodel_2_sortKey_ce0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17) & ~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))))) begin
        bgmo_sortKey_2_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_sortKey_2_ce0 = grp_backsub_process_fu_1423_bgmodel_2_sortKey_ce0;
    end else begin
        bgmo_sortKey_2_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or bgmodel_sortKey_addr_read_reg_2403 or grp_backsub_process_fu_1423_bgmodel_2_sortKey_d0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_sortKey_2_d0 = bgmodel_sortKey_addr_read_reg_2403;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_sortKey_2_d0 = grp_backsub_process_fu_1423_bgmodel_2_sortKey_d0;
    end else begin
        bgmo_sortKey_2_d0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 or grp_backsub_process_fu_1423_bgmodel_2_sortKey_we0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)) & (ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_2))) begin
        bgmo_sortKey_2_we0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_sortKey_2_we0 = grp_backsub_process_fu_1423_bgmodel_2_sortKey_we0;
    end else begin
        bgmo_sortKey_2_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or grp_backsub_process_fu_1423_bgmodel_3_sortKey_address0 or ap_sig_cseq_ST_st100_fsm_66 or newIndex28_fu_1778_p1 or newIndex33_fu_2128_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_sortKey_3_address0 = newIndex28_fu_1778_p1;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17)) begin
        bgmo_sortKey_3_address0 = newIndex33_fu_2128_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_sortKey_3_address0 = grp_backsub_process_fu_1423_bgmodel_3_sortKey_address0;
    end else begin
        bgmo_sortKey_3_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or ap_reg_ppstg_exitcond7_reg_2593_pp3_it18 or ap_sig_ioackin_bgmodel_sortKey_WREADY or ap_sig_ioackin_bgmodel_weight_WREADY or ap_sig_ioackin_bgmodel_mean_WREADY or ap_sig_ioackin_bgmodel_var_WREADY or ap_reg_ppiten_pp3_it19 or grp_backsub_process_fu_1423_bgmodel_3_sortKey_ce0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17) & ~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))))) begin
        bgmo_sortKey_3_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_sortKey_3_ce0 = grp_backsub_process_fu_1423_bgmodel_3_sortKey_ce0;
    end else begin
        bgmo_sortKey_3_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or bgmodel_sortKey_addr_read_reg_2403 or grp_backsub_process_fu_1423_bgmodel_3_sortKey_d0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_sortKey_3_d0 = bgmodel_sortKey_addr_read_reg_2403;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_sortKey_3_d0 = grp_backsub_process_fu_1423_bgmodel_3_sortKey_d0;
    end else begin
        bgmo_sortKey_3_d0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 or grp_backsub_process_fu_1423_bgmodel_3_sortKey_we0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)) & (ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_3))) begin
        bgmo_sortKey_3_we0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_sortKey_3_we0 = grp_backsub_process_fu_1423_bgmodel_3_sortKey_we0;
    end else begin
        bgmo_sortKey_3_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or grp_backsub_process_fu_1423_bgmodel_4_sortKey_address0 or ap_sig_cseq_ST_st100_fsm_66 or newIndex28_fu_1778_p1 or newIndex33_fu_2128_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_sortKey_4_address0 = newIndex28_fu_1778_p1;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17)) begin
        bgmo_sortKey_4_address0 = newIndex33_fu_2128_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_sortKey_4_address0 = grp_backsub_process_fu_1423_bgmodel_4_sortKey_address0;
    end else begin
        bgmo_sortKey_4_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or ap_reg_ppstg_exitcond7_reg_2593_pp3_it18 or ap_sig_ioackin_bgmodel_sortKey_WREADY or ap_sig_ioackin_bgmodel_weight_WREADY or ap_sig_ioackin_bgmodel_mean_WREADY or ap_sig_ioackin_bgmodel_var_WREADY or ap_reg_ppiten_pp3_it19 or grp_backsub_process_fu_1423_bgmodel_4_sortKey_ce0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17) & ~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))))) begin
        bgmo_sortKey_4_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_sortKey_4_ce0 = grp_backsub_process_fu_1423_bgmodel_4_sortKey_ce0;
    end else begin
        bgmo_sortKey_4_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or bgmodel_sortKey_addr_read_reg_2403 or grp_backsub_process_fu_1423_bgmodel_4_sortKey_d0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_sortKey_4_d0 = bgmodel_sortKey_addr_read_reg_2403;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_sortKey_4_d0 = grp_backsub_process_fu_1423_bgmodel_4_sortKey_d0;
    end else begin
        bgmo_sortKey_4_d0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 or grp_backsub_process_fu_1423_bgmodel_4_sortKey_we0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)) & (ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_4))) begin
        bgmo_sortKey_4_we0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_sortKey_4_we0 = grp_backsub_process_fu_1423_bgmodel_4_sortKey_we0;
    end else begin
        bgmo_sortKey_4_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or grp_backsub_process_fu_1423_bgmodel_5_sortKey_address0 or ap_sig_cseq_ST_st100_fsm_66 or newIndex28_fu_1778_p1 or newIndex33_fu_2128_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_sortKey_5_address0 = newIndex28_fu_1778_p1;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17)) begin
        bgmo_sortKey_5_address0 = newIndex33_fu_2128_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_sortKey_5_address0 = grp_backsub_process_fu_1423_bgmodel_5_sortKey_address0;
    end else begin
        bgmo_sortKey_5_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or ap_reg_ppstg_exitcond7_reg_2593_pp3_it18 or ap_sig_ioackin_bgmodel_sortKey_WREADY or ap_sig_ioackin_bgmodel_weight_WREADY or ap_sig_ioackin_bgmodel_mean_WREADY or ap_sig_ioackin_bgmodel_var_WREADY or ap_reg_ppiten_pp3_it19 or grp_backsub_process_fu_1423_bgmodel_5_sortKey_ce0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17) & ~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))))) begin
        bgmo_sortKey_5_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_sortKey_5_ce0 = grp_backsub_process_fu_1423_bgmodel_5_sortKey_ce0;
    end else begin
        bgmo_sortKey_5_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or bgmodel_sortKey_addr_read_reg_2403 or grp_backsub_process_fu_1423_bgmodel_5_sortKey_d0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_sortKey_5_d0 = bgmodel_sortKey_addr_read_reg_2403;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_sortKey_5_d0 = grp_backsub_process_fu_1423_bgmodel_5_sortKey_d0;
    end else begin
        bgmo_sortKey_5_d0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 or grp_backsub_process_fu_1423_bgmodel_5_sortKey_we0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)) & (ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_5))) begin
        bgmo_sortKey_5_we0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_sortKey_5_we0 = grp_backsub_process_fu_1423_bgmodel_5_sortKey_we0;
    end else begin
        bgmo_sortKey_5_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or grp_backsub_process_fu_1423_bgmodel_6_sortKey_address0 or ap_sig_cseq_ST_st100_fsm_66 or newIndex28_fu_1778_p1 or newIndex33_fu_2128_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_sortKey_6_address0 = newIndex28_fu_1778_p1;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17)) begin
        bgmo_sortKey_6_address0 = newIndex33_fu_2128_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_sortKey_6_address0 = grp_backsub_process_fu_1423_bgmodel_6_sortKey_address0;
    end else begin
        bgmo_sortKey_6_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or ap_reg_ppstg_exitcond7_reg_2593_pp3_it18 or ap_sig_ioackin_bgmodel_sortKey_WREADY or ap_sig_ioackin_bgmodel_weight_WREADY or ap_sig_ioackin_bgmodel_mean_WREADY or ap_sig_ioackin_bgmodel_var_WREADY or ap_reg_ppiten_pp3_it19 or grp_backsub_process_fu_1423_bgmodel_6_sortKey_ce0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17) & ~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))))) begin
        bgmo_sortKey_6_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_sortKey_6_ce0 = grp_backsub_process_fu_1423_bgmodel_6_sortKey_ce0;
    end else begin
        bgmo_sortKey_6_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or bgmodel_sortKey_addr_read_reg_2403 or grp_backsub_process_fu_1423_bgmodel_6_sortKey_d0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_sortKey_6_d0 = bgmodel_sortKey_addr_read_reg_2403;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_sortKey_6_d0 = grp_backsub_process_fu_1423_bgmodel_6_sortKey_d0;
    end else begin
        bgmo_sortKey_6_d0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 or grp_backsub_process_fu_1423_bgmodel_6_sortKey_we0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)) & (ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_6))) begin
        bgmo_sortKey_6_we0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_sortKey_6_we0 = grp_backsub_process_fu_1423_bgmodel_6_sortKey_we0;
    end else begin
        bgmo_sortKey_6_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or grp_backsub_process_fu_1423_bgmodel_7_sortKey_address0 or ap_sig_cseq_ST_st100_fsm_66 or newIndex28_fu_1778_p1 or newIndex33_fu_2128_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_sortKey_7_address0 = newIndex28_fu_1778_p1;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17)) begin
        bgmo_sortKey_7_address0 = newIndex33_fu_2128_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_sortKey_7_address0 = grp_backsub_process_fu_1423_bgmodel_7_sortKey_address0;
    end else begin
        bgmo_sortKey_7_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or ap_reg_ppstg_exitcond7_reg_2593_pp3_it18 or ap_sig_ioackin_bgmodel_sortKey_WREADY or ap_sig_ioackin_bgmodel_weight_WREADY or ap_sig_ioackin_bgmodel_mean_WREADY or ap_sig_ioackin_bgmodel_var_WREADY or ap_reg_ppiten_pp3_it19 or grp_backsub_process_fu_1423_bgmodel_7_sortKey_ce0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17) & ~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))))) begin
        bgmo_sortKey_7_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_sortKey_7_ce0 = grp_backsub_process_fu_1423_bgmodel_7_sortKey_ce0;
    end else begin
        bgmo_sortKey_7_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or bgmodel_sortKey_addr_read_reg_2403 or grp_backsub_process_fu_1423_bgmodel_7_sortKey_d0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_sortKey_7_d0 = bgmodel_sortKey_addr_read_reg_2403;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_sortKey_7_d0 = grp_backsub_process_fu_1423_bgmodel_7_sortKey_d0;
    end else begin
        bgmo_sortKey_7_d0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 or grp_backsub_process_fu_1423_bgmodel_7_sortKey_we0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)) & ~(ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_6) & ~(ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_5) & ~(ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_4) & ~(ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_3) & ~(ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_2) & ~(ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_1) & ~(ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_0))) begin
        bgmo_sortKey_7_we0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_sortKey_7_we0 = grp_backsub_process_fu_1423_bgmodel_7_sortKey_we0;
    end else begin
        bgmo_sortKey_7_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or grp_backsub_process_fu_1423_bgmodel_0_var_address0 or ap_sig_cseq_ST_st100_fsm_66 or newIndex28_fu_1778_p1 or newIndex33_fu_2128_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_var_0_address0 = newIndex28_fu_1778_p1;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17)) begin
        bgmo_var_0_address0 = newIndex33_fu_2128_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_var_0_address0 = grp_backsub_process_fu_1423_bgmodel_0_var_address0;
    end else begin
        bgmo_var_0_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or ap_reg_ppstg_exitcond7_reg_2593_pp3_it18 or ap_sig_ioackin_bgmodel_sortKey_WREADY or ap_sig_ioackin_bgmodel_weight_WREADY or ap_sig_ioackin_bgmodel_mean_WREADY or ap_sig_ioackin_bgmodel_var_WREADY or ap_reg_ppiten_pp3_it19 or grp_backsub_process_fu_1423_bgmodel_0_var_ce0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17) & ~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))))) begin
        bgmo_var_0_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_var_0_ce0 = grp_backsub_process_fu_1423_bgmodel_0_var_ce0;
    end else begin
        bgmo_var_0_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or bgmodel_var_addr_read_reg_2439 or grp_backsub_process_fu_1423_bgmodel_0_var_d0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_var_0_d0 = bgmodel_var_addr_read_reg_2439;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_var_0_d0 = grp_backsub_process_fu_1423_bgmodel_0_var_d0;
    end else begin
        bgmo_var_0_d0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 or grp_backsub_process_fu_1423_bgmodel_0_var_we0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)) & (ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_0))) begin
        bgmo_var_0_we0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_var_0_we0 = grp_backsub_process_fu_1423_bgmodel_0_var_we0;
    end else begin
        bgmo_var_0_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or grp_backsub_process_fu_1423_bgmodel_1_var_address0 or ap_sig_cseq_ST_st100_fsm_66 or newIndex28_fu_1778_p1 or newIndex33_fu_2128_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_var_1_address0 = newIndex28_fu_1778_p1;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17)) begin
        bgmo_var_1_address0 = newIndex33_fu_2128_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_var_1_address0 = grp_backsub_process_fu_1423_bgmodel_1_var_address0;
    end else begin
        bgmo_var_1_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or ap_reg_ppstg_exitcond7_reg_2593_pp3_it18 or ap_sig_ioackin_bgmodel_sortKey_WREADY or ap_sig_ioackin_bgmodel_weight_WREADY or ap_sig_ioackin_bgmodel_mean_WREADY or ap_sig_ioackin_bgmodel_var_WREADY or ap_reg_ppiten_pp3_it19 or grp_backsub_process_fu_1423_bgmodel_1_var_ce0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17) & ~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))))) begin
        bgmo_var_1_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_var_1_ce0 = grp_backsub_process_fu_1423_bgmodel_1_var_ce0;
    end else begin
        bgmo_var_1_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or bgmodel_var_addr_read_reg_2439 or grp_backsub_process_fu_1423_bgmodel_1_var_d0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_var_1_d0 = bgmodel_var_addr_read_reg_2439;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_var_1_d0 = grp_backsub_process_fu_1423_bgmodel_1_var_d0;
    end else begin
        bgmo_var_1_d0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 or grp_backsub_process_fu_1423_bgmodel_1_var_we0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)) & (ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_1))) begin
        bgmo_var_1_we0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_var_1_we0 = grp_backsub_process_fu_1423_bgmodel_1_var_we0;
    end else begin
        bgmo_var_1_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or grp_backsub_process_fu_1423_bgmodel_2_var_address0 or ap_sig_cseq_ST_st100_fsm_66 or newIndex28_fu_1778_p1 or newIndex33_fu_2128_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_var_2_address0 = newIndex28_fu_1778_p1;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17)) begin
        bgmo_var_2_address0 = newIndex33_fu_2128_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_var_2_address0 = grp_backsub_process_fu_1423_bgmodel_2_var_address0;
    end else begin
        bgmo_var_2_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or ap_reg_ppstg_exitcond7_reg_2593_pp3_it18 or ap_sig_ioackin_bgmodel_sortKey_WREADY or ap_sig_ioackin_bgmodel_weight_WREADY or ap_sig_ioackin_bgmodel_mean_WREADY or ap_sig_ioackin_bgmodel_var_WREADY or ap_reg_ppiten_pp3_it19 or grp_backsub_process_fu_1423_bgmodel_2_var_ce0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17) & ~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))))) begin
        bgmo_var_2_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_var_2_ce0 = grp_backsub_process_fu_1423_bgmodel_2_var_ce0;
    end else begin
        bgmo_var_2_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or bgmodel_var_addr_read_reg_2439 or grp_backsub_process_fu_1423_bgmodel_2_var_d0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_var_2_d0 = bgmodel_var_addr_read_reg_2439;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_var_2_d0 = grp_backsub_process_fu_1423_bgmodel_2_var_d0;
    end else begin
        bgmo_var_2_d0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 or grp_backsub_process_fu_1423_bgmodel_2_var_we0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)) & (ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_2))) begin
        bgmo_var_2_we0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_var_2_we0 = grp_backsub_process_fu_1423_bgmodel_2_var_we0;
    end else begin
        bgmo_var_2_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or grp_backsub_process_fu_1423_bgmodel_3_var_address0 or ap_sig_cseq_ST_st100_fsm_66 or newIndex28_fu_1778_p1 or newIndex33_fu_2128_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_var_3_address0 = newIndex28_fu_1778_p1;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17)) begin
        bgmo_var_3_address0 = newIndex33_fu_2128_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_var_3_address0 = grp_backsub_process_fu_1423_bgmodel_3_var_address0;
    end else begin
        bgmo_var_3_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or ap_reg_ppstg_exitcond7_reg_2593_pp3_it18 or ap_sig_ioackin_bgmodel_sortKey_WREADY or ap_sig_ioackin_bgmodel_weight_WREADY or ap_sig_ioackin_bgmodel_mean_WREADY or ap_sig_ioackin_bgmodel_var_WREADY or ap_reg_ppiten_pp3_it19 or grp_backsub_process_fu_1423_bgmodel_3_var_ce0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17) & ~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))))) begin
        bgmo_var_3_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_var_3_ce0 = grp_backsub_process_fu_1423_bgmodel_3_var_ce0;
    end else begin
        bgmo_var_3_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or bgmodel_var_addr_read_reg_2439 or grp_backsub_process_fu_1423_bgmodel_3_var_d0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_var_3_d0 = bgmodel_var_addr_read_reg_2439;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_var_3_d0 = grp_backsub_process_fu_1423_bgmodel_3_var_d0;
    end else begin
        bgmo_var_3_d0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 or grp_backsub_process_fu_1423_bgmodel_3_var_we0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)) & (ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_3))) begin
        bgmo_var_3_we0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_var_3_we0 = grp_backsub_process_fu_1423_bgmodel_3_var_we0;
    end else begin
        bgmo_var_3_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or grp_backsub_process_fu_1423_bgmodel_4_var_address0 or ap_sig_cseq_ST_st100_fsm_66 or newIndex28_fu_1778_p1 or newIndex33_fu_2128_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_var_4_address0 = newIndex28_fu_1778_p1;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17)) begin
        bgmo_var_4_address0 = newIndex33_fu_2128_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_var_4_address0 = grp_backsub_process_fu_1423_bgmodel_4_var_address0;
    end else begin
        bgmo_var_4_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or ap_reg_ppstg_exitcond7_reg_2593_pp3_it18 or ap_sig_ioackin_bgmodel_sortKey_WREADY or ap_sig_ioackin_bgmodel_weight_WREADY or ap_sig_ioackin_bgmodel_mean_WREADY or ap_sig_ioackin_bgmodel_var_WREADY or ap_reg_ppiten_pp3_it19 or grp_backsub_process_fu_1423_bgmodel_4_var_ce0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17) & ~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))))) begin
        bgmo_var_4_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_var_4_ce0 = grp_backsub_process_fu_1423_bgmodel_4_var_ce0;
    end else begin
        bgmo_var_4_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or bgmodel_var_addr_read_reg_2439 or grp_backsub_process_fu_1423_bgmodel_4_var_d0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_var_4_d0 = bgmodel_var_addr_read_reg_2439;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_var_4_d0 = grp_backsub_process_fu_1423_bgmodel_4_var_d0;
    end else begin
        bgmo_var_4_d0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 or grp_backsub_process_fu_1423_bgmodel_4_var_we0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)) & (ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_4))) begin
        bgmo_var_4_we0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_var_4_we0 = grp_backsub_process_fu_1423_bgmodel_4_var_we0;
    end else begin
        bgmo_var_4_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or grp_backsub_process_fu_1423_bgmodel_5_var_address0 or ap_sig_cseq_ST_st100_fsm_66 or newIndex28_fu_1778_p1 or newIndex33_fu_2128_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_var_5_address0 = newIndex28_fu_1778_p1;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17)) begin
        bgmo_var_5_address0 = newIndex33_fu_2128_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_var_5_address0 = grp_backsub_process_fu_1423_bgmodel_5_var_address0;
    end else begin
        bgmo_var_5_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or ap_reg_ppstg_exitcond7_reg_2593_pp3_it18 or ap_sig_ioackin_bgmodel_sortKey_WREADY or ap_sig_ioackin_bgmodel_weight_WREADY or ap_sig_ioackin_bgmodel_mean_WREADY or ap_sig_ioackin_bgmodel_var_WREADY or ap_reg_ppiten_pp3_it19 or grp_backsub_process_fu_1423_bgmodel_5_var_ce0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17) & ~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))))) begin
        bgmo_var_5_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_var_5_ce0 = grp_backsub_process_fu_1423_bgmodel_5_var_ce0;
    end else begin
        bgmo_var_5_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or bgmodel_var_addr_read_reg_2439 or grp_backsub_process_fu_1423_bgmodel_5_var_d0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_var_5_d0 = bgmodel_var_addr_read_reg_2439;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_var_5_d0 = grp_backsub_process_fu_1423_bgmodel_5_var_d0;
    end else begin
        bgmo_var_5_d0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 or grp_backsub_process_fu_1423_bgmodel_5_var_we0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)) & (ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_5))) begin
        bgmo_var_5_we0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_var_5_we0 = grp_backsub_process_fu_1423_bgmodel_5_var_we0;
    end else begin
        bgmo_var_5_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or grp_backsub_process_fu_1423_bgmodel_6_var_address0 or ap_sig_cseq_ST_st100_fsm_66 or newIndex28_fu_1778_p1 or newIndex33_fu_2128_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_var_6_address0 = newIndex28_fu_1778_p1;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17)) begin
        bgmo_var_6_address0 = newIndex33_fu_2128_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_var_6_address0 = grp_backsub_process_fu_1423_bgmodel_6_var_address0;
    end else begin
        bgmo_var_6_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or ap_reg_ppstg_exitcond7_reg_2593_pp3_it18 or ap_sig_ioackin_bgmodel_sortKey_WREADY or ap_sig_ioackin_bgmodel_weight_WREADY or ap_sig_ioackin_bgmodel_mean_WREADY or ap_sig_ioackin_bgmodel_var_WREADY or ap_reg_ppiten_pp3_it19 or grp_backsub_process_fu_1423_bgmodel_6_var_ce0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17) & ~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))))) begin
        bgmo_var_6_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_var_6_ce0 = grp_backsub_process_fu_1423_bgmodel_6_var_ce0;
    end else begin
        bgmo_var_6_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or bgmodel_var_addr_read_reg_2439 or grp_backsub_process_fu_1423_bgmodel_6_var_d0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_var_6_d0 = bgmodel_var_addr_read_reg_2439;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_var_6_d0 = grp_backsub_process_fu_1423_bgmodel_6_var_d0;
    end else begin
        bgmo_var_6_d0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 or grp_backsub_process_fu_1423_bgmodel_6_var_we0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)) & (ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_6))) begin
        bgmo_var_6_we0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_var_6_we0 = grp_backsub_process_fu_1423_bgmodel_6_var_we0;
    end else begin
        bgmo_var_6_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or grp_backsub_process_fu_1423_bgmodel_7_var_address0 or ap_sig_cseq_ST_st100_fsm_66 or newIndex28_fu_1778_p1 or newIndex33_fu_2128_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_var_7_address0 = newIndex28_fu_1778_p1;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17)) begin
        bgmo_var_7_address0 = newIndex33_fu_2128_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_var_7_address0 = grp_backsub_process_fu_1423_bgmodel_7_var_address0;
    end else begin
        bgmo_var_7_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or ap_reg_ppstg_exitcond7_reg_2593_pp3_it18 or ap_sig_ioackin_bgmodel_sortKey_WREADY or ap_sig_ioackin_bgmodel_weight_WREADY or ap_sig_ioackin_bgmodel_mean_WREADY or ap_sig_ioackin_bgmodel_var_WREADY or ap_reg_ppiten_pp3_it19 or grp_backsub_process_fu_1423_bgmodel_7_var_ce0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17) & ~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))))) begin
        bgmo_var_7_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_var_7_ce0 = grp_backsub_process_fu_1423_bgmodel_7_var_ce0;
    end else begin
        bgmo_var_7_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or bgmodel_var_addr_read_reg_2439 or grp_backsub_process_fu_1423_bgmodel_7_var_d0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_var_7_d0 = bgmodel_var_addr_read_reg_2439;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_var_7_d0 = grp_backsub_process_fu_1423_bgmodel_7_var_d0;
    end else begin
        bgmo_var_7_d0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 or grp_backsub_process_fu_1423_bgmodel_7_var_we0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)) & ~(ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_6) & ~(ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_5) & ~(ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_4) & ~(ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_3) & ~(ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_2) & ~(ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_1) & ~(ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_0))) begin
        bgmo_var_7_we0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_var_7_we0 = grp_backsub_process_fu_1423_bgmodel_7_var_we0;
    end else begin
        bgmo_var_7_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or grp_backsub_process_fu_1423_bgmodel_0_weight_address0 or ap_sig_cseq_ST_st100_fsm_66 or newIndex28_fu_1778_p1 or newIndex33_fu_2128_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_weight_0_address0 = newIndex28_fu_1778_p1;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17)) begin
        bgmo_weight_0_address0 = newIndex33_fu_2128_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_weight_0_address0 = grp_backsub_process_fu_1423_bgmodel_0_weight_address0;
    end else begin
        bgmo_weight_0_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or ap_reg_ppstg_exitcond7_reg_2593_pp3_it18 or ap_sig_ioackin_bgmodel_sortKey_WREADY or ap_sig_ioackin_bgmodel_weight_WREADY or ap_sig_ioackin_bgmodel_mean_WREADY or ap_sig_ioackin_bgmodel_var_WREADY or ap_reg_ppiten_pp3_it19 or grp_backsub_process_fu_1423_bgmodel_0_weight_ce0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17) & ~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))))) begin
        bgmo_weight_0_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_weight_0_ce0 = grp_backsub_process_fu_1423_bgmodel_0_weight_ce0;
    end else begin
        bgmo_weight_0_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or bgmodel_weight_addr_read_reg_2415 or grp_backsub_process_fu_1423_bgmodel_0_weight_d0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_weight_0_d0 = bgmodel_weight_addr_read_reg_2415;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_weight_0_d0 = grp_backsub_process_fu_1423_bgmodel_0_weight_d0;
    end else begin
        bgmo_weight_0_d0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 or grp_backsub_process_fu_1423_bgmodel_0_weight_we0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)) & (ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_0))) begin
        bgmo_weight_0_we0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_weight_0_we0 = grp_backsub_process_fu_1423_bgmodel_0_weight_we0;
    end else begin
        bgmo_weight_0_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or grp_backsub_process_fu_1423_bgmodel_1_weight_address0 or ap_sig_cseq_ST_st100_fsm_66 or newIndex28_fu_1778_p1 or newIndex33_fu_2128_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_weight_1_address0 = newIndex28_fu_1778_p1;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17)) begin
        bgmo_weight_1_address0 = newIndex33_fu_2128_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_weight_1_address0 = grp_backsub_process_fu_1423_bgmodel_1_weight_address0;
    end else begin
        bgmo_weight_1_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or ap_reg_ppstg_exitcond7_reg_2593_pp3_it18 or ap_sig_ioackin_bgmodel_sortKey_WREADY or ap_sig_ioackin_bgmodel_weight_WREADY or ap_sig_ioackin_bgmodel_mean_WREADY or ap_sig_ioackin_bgmodel_var_WREADY or ap_reg_ppiten_pp3_it19 or grp_backsub_process_fu_1423_bgmodel_1_weight_ce0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17) & ~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))))) begin
        bgmo_weight_1_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_weight_1_ce0 = grp_backsub_process_fu_1423_bgmodel_1_weight_ce0;
    end else begin
        bgmo_weight_1_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or bgmodel_weight_addr_read_reg_2415 or grp_backsub_process_fu_1423_bgmodel_1_weight_d0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_weight_1_d0 = bgmodel_weight_addr_read_reg_2415;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_weight_1_d0 = grp_backsub_process_fu_1423_bgmodel_1_weight_d0;
    end else begin
        bgmo_weight_1_d0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 or grp_backsub_process_fu_1423_bgmodel_1_weight_we0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)) & (ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_1))) begin
        bgmo_weight_1_we0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_weight_1_we0 = grp_backsub_process_fu_1423_bgmodel_1_weight_we0;
    end else begin
        bgmo_weight_1_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or grp_backsub_process_fu_1423_bgmodel_2_weight_address0 or ap_sig_cseq_ST_st100_fsm_66 or newIndex28_fu_1778_p1 or newIndex33_fu_2128_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_weight_2_address0 = newIndex28_fu_1778_p1;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17)) begin
        bgmo_weight_2_address0 = newIndex33_fu_2128_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_weight_2_address0 = grp_backsub_process_fu_1423_bgmodel_2_weight_address0;
    end else begin
        bgmo_weight_2_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or ap_reg_ppstg_exitcond7_reg_2593_pp3_it18 or ap_sig_ioackin_bgmodel_sortKey_WREADY or ap_sig_ioackin_bgmodel_weight_WREADY or ap_sig_ioackin_bgmodel_mean_WREADY or ap_sig_ioackin_bgmodel_var_WREADY or ap_reg_ppiten_pp3_it19 or grp_backsub_process_fu_1423_bgmodel_2_weight_ce0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17) & ~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))))) begin
        bgmo_weight_2_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_weight_2_ce0 = grp_backsub_process_fu_1423_bgmodel_2_weight_ce0;
    end else begin
        bgmo_weight_2_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or bgmodel_weight_addr_read_reg_2415 or grp_backsub_process_fu_1423_bgmodel_2_weight_d0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_weight_2_d0 = bgmodel_weight_addr_read_reg_2415;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_weight_2_d0 = grp_backsub_process_fu_1423_bgmodel_2_weight_d0;
    end else begin
        bgmo_weight_2_d0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 or grp_backsub_process_fu_1423_bgmodel_2_weight_we0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)) & (ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_2))) begin
        bgmo_weight_2_we0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_weight_2_we0 = grp_backsub_process_fu_1423_bgmodel_2_weight_we0;
    end else begin
        bgmo_weight_2_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or grp_backsub_process_fu_1423_bgmodel_3_weight_address0 or ap_sig_cseq_ST_st100_fsm_66 or newIndex28_fu_1778_p1 or newIndex33_fu_2128_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_weight_3_address0 = newIndex28_fu_1778_p1;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17)) begin
        bgmo_weight_3_address0 = newIndex33_fu_2128_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_weight_3_address0 = grp_backsub_process_fu_1423_bgmodel_3_weight_address0;
    end else begin
        bgmo_weight_3_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or ap_reg_ppstg_exitcond7_reg_2593_pp3_it18 or ap_sig_ioackin_bgmodel_sortKey_WREADY or ap_sig_ioackin_bgmodel_weight_WREADY or ap_sig_ioackin_bgmodel_mean_WREADY or ap_sig_ioackin_bgmodel_var_WREADY or ap_reg_ppiten_pp3_it19 or grp_backsub_process_fu_1423_bgmodel_3_weight_ce0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17) & ~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))))) begin
        bgmo_weight_3_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_weight_3_ce0 = grp_backsub_process_fu_1423_bgmodel_3_weight_ce0;
    end else begin
        bgmo_weight_3_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or bgmodel_weight_addr_read_reg_2415 or grp_backsub_process_fu_1423_bgmodel_3_weight_d0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_weight_3_d0 = bgmodel_weight_addr_read_reg_2415;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_weight_3_d0 = grp_backsub_process_fu_1423_bgmodel_3_weight_d0;
    end else begin
        bgmo_weight_3_d0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 or grp_backsub_process_fu_1423_bgmodel_3_weight_we0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)) & (ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_3))) begin
        bgmo_weight_3_we0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_weight_3_we0 = grp_backsub_process_fu_1423_bgmodel_3_weight_we0;
    end else begin
        bgmo_weight_3_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or grp_backsub_process_fu_1423_bgmodel_4_weight_address0 or ap_sig_cseq_ST_st100_fsm_66 or newIndex28_fu_1778_p1 or newIndex33_fu_2128_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_weight_4_address0 = newIndex28_fu_1778_p1;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17)) begin
        bgmo_weight_4_address0 = newIndex33_fu_2128_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_weight_4_address0 = grp_backsub_process_fu_1423_bgmodel_4_weight_address0;
    end else begin
        bgmo_weight_4_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or ap_reg_ppstg_exitcond7_reg_2593_pp3_it18 or ap_sig_ioackin_bgmodel_sortKey_WREADY or ap_sig_ioackin_bgmodel_weight_WREADY or ap_sig_ioackin_bgmodel_mean_WREADY or ap_sig_ioackin_bgmodel_var_WREADY or ap_reg_ppiten_pp3_it19 or grp_backsub_process_fu_1423_bgmodel_4_weight_ce0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17) & ~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))))) begin
        bgmo_weight_4_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_weight_4_ce0 = grp_backsub_process_fu_1423_bgmodel_4_weight_ce0;
    end else begin
        bgmo_weight_4_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or bgmodel_weight_addr_read_reg_2415 or grp_backsub_process_fu_1423_bgmodel_4_weight_d0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_weight_4_d0 = bgmodel_weight_addr_read_reg_2415;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_weight_4_d0 = grp_backsub_process_fu_1423_bgmodel_4_weight_d0;
    end else begin
        bgmo_weight_4_d0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 or grp_backsub_process_fu_1423_bgmodel_4_weight_we0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)) & (ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_4))) begin
        bgmo_weight_4_we0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_weight_4_we0 = grp_backsub_process_fu_1423_bgmodel_4_weight_we0;
    end else begin
        bgmo_weight_4_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or grp_backsub_process_fu_1423_bgmodel_5_weight_address0 or ap_sig_cseq_ST_st100_fsm_66 or newIndex28_fu_1778_p1 or newIndex33_fu_2128_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_weight_5_address0 = newIndex28_fu_1778_p1;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17)) begin
        bgmo_weight_5_address0 = newIndex33_fu_2128_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_weight_5_address0 = grp_backsub_process_fu_1423_bgmodel_5_weight_address0;
    end else begin
        bgmo_weight_5_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or ap_reg_ppstg_exitcond7_reg_2593_pp3_it18 or ap_sig_ioackin_bgmodel_sortKey_WREADY or ap_sig_ioackin_bgmodel_weight_WREADY or ap_sig_ioackin_bgmodel_mean_WREADY or ap_sig_ioackin_bgmodel_var_WREADY or ap_reg_ppiten_pp3_it19 or grp_backsub_process_fu_1423_bgmodel_5_weight_ce0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17) & ~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))))) begin
        bgmo_weight_5_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_weight_5_ce0 = grp_backsub_process_fu_1423_bgmodel_5_weight_ce0;
    end else begin
        bgmo_weight_5_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or bgmodel_weight_addr_read_reg_2415 or grp_backsub_process_fu_1423_bgmodel_5_weight_d0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_weight_5_d0 = bgmodel_weight_addr_read_reg_2415;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_weight_5_d0 = grp_backsub_process_fu_1423_bgmodel_5_weight_d0;
    end else begin
        bgmo_weight_5_d0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 or grp_backsub_process_fu_1423_bgmodel_5_weight_we0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)) & (ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_5))) begin
        bgmo_weight_5_we0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_weight_5_we0 = grp_backsub_process_fu_1423_bgmodel_5_weight_we0;
    end else begin
        bgmo_weight_5_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or grp_backsub_process_fu_1423_bgmodel_6_weight_address0 or ap_sig_cseq_ST_st100_fsm_66 or newIndex28_fu_1778_p1 or newIndex33_fu_2128_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_weight_6_address0 = newIndex28_fu_1778_p1;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17)) begin
        bgmo_weight_6_address0 = newIndex33_fu_2128_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_weight_6_address0 = grp_backsub_process_fu_1423_bgmodel_6_weight_address0;
    end else begin
        bgmo_weight_6_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or ap_reg_ppstg_exitcond7_reg_2593_pp3_it18 or ap_sig_ioackin_bgmodel_sortKey_WREADY or ap_sig_ioackin_bgmodel_weight_WREADY or ap_sig_ioackin_bgmodel_mean_WREADY or ap_sig_ioackin_bgmodel_var_WREADY or ap_reg_ppiten_pp3_it19 or grp_backsub_process_fu_1423_bgmodel_6_weight_ce0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17) & ~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))))) begin
        bgmo_weight_6_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_weight_6_ce0 = grp_backsub_process_fu_1423_bgmodel_6_weight_ce0;
    end else begin
        bgmo_weight_6_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or bgmodel_weight_addr_read_reg_2415 or grp_backsub_process_fu_1423_bgmodel_6_weight_d0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_weight_6_d0 = bgmodel_weight_addr_read_reg_2415;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_weight_6_d0 = grp_backsub_process_fu_1423_bgmodel_6_weight_d0;
    end else begin
        bgmo_weight_6_d0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 or grp_backsub_process_fu_1423_bgmodel_6_weight_we0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)) & (ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_6))) begin
        bgmo_weight_6_we0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_weight_6_we0 = grp_backsub_process_fu_1423_bgmodel_6_weight_we0;
    end else begin
        bgmo_weight_6_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or grp_backsub_process_fu_1423_bgmodel_7_weight_address0 or ap_sig_cseq_ST_st100_fsm_66 or newIndex28_fu_1778_p1 or newIndex33_fu_2128_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_weight_7_address0 = newIndex28_fu_1778_p1;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17)) begin
        bgmo_weight_7_address0 = newIndex33_fu_2128_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_weight_7_address0 = grp_backsub_process_fu_1423_bgmodel_7_weight_address0;
    end else begin
        bgmo_weight_7_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp3_it17 or ap_reg_ppstg_exitcond7_reg_2593_pp3_it18 or ap_sig_ioackin_bgmodel_sortKey_WREADY or ap_sig_ioackin_bgmodel_weight_WREADY or ap_sig_ioackin_bgmodel_mean_WREADY or ap_sig_ioackin_bgmodel_var_WREADY or ap_reg_ppiten_pp3_it19 or grp_backsub_process_fu_1423_bgmodel_7_weight_ce0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it17) & ~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19))))) begin
        bgmo_weight_7_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_weight_7_ce0 = grp_backsub_process_fu_1423_bgmodel_7_weight_ce0;
    end else begin
        bgmo_weight_7_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it17 or bgmodel_weight_addr_read_reg_2415 or grp_backsub_process_fu_1423_bgmodel_7_weight_d0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) begin
        bgmo_weight_7_d0 = bgmodel_weight_addr_read_reg_2415;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_weight_7_d0 = grp_backsub_process_fu_1423_bgmodel_7_weight_d0;
    end else begin
        bgmo_weight_7_d0 = 'bx;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 or grp_backsub_process_fu_1423_bgmodel_7_weight_we0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)) & ~(ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_6) & ~(ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_5) & ~(ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_4) & ~(ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_3) & ~(ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_2) & ~(ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_1) & ~(ap_reg_ppstg_tmp_136_reg_2399_pp0_it16 == ap_const_lv4_0))) begin
        bgmo_weight_7_we0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        bgmo_weight_7_we0 = grp_backsub_process_fu_1423_bgmodel_7_weight_we0;
    end else begin
        bgmo_weight_7_we0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st48_fsm_47 or ap_reg_ioackin_bgmodel_mean_ARREADY) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st48_fsm_47) & (ap_const_logic_0 == ap_reg_ioackin_bgmodel_mean_ARREADY))) begin
        bgmodel_mean_ARVALID = ap_const_logic_1;
    end else begin
        bgmodel_mean_ARVALID = ap_const_logic_0;
    end
end

always @ (bgmodel_mean_addr_reg_2373 or ap_reg_ioackin_bgmodel_mean_AWREADY or ap_sig_bdd_2447 or ap_sig_bdd_2471) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_bgmodel_mean_AWREADY)) begin
        if (ap_sig_bdd_2471) begin
            bgmodel_mean_AWADDR = bgmodel_mean_addr_reg_2373;
        end else if (ap_sig_bdd_2447) begin
            bgmodel_mean_AWADDR = ap_const_lv32_0;
        end else begin
            bgmodel_mean_AWADDR = 'bx;
        end
    end else begin
        bgmodel_mean_AWADDR = 'bx;
    end
end

always @ (ap_reg_ioackin_bgmodel_mean_AWREADY or ap_sig_bdd_2447 or ap_sig_bdd_2471) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_bgmodel_mean_AWREADY)) begin
        if (ap_sig_bdd_2471) begin
            bgmodel_mean_AWLEN = ap_const_lv32_3C00;
        end else if (ap_sig_bdd_2447) begin
            bgmodel_mean_AWLEN = ap_const_lv32_25800;
        end else begin
            bgmodel_mean_AWLEN = 'bx;
        end
    end else begin
        bgmodel_mean_AWLEN = 'bx;
    end
end

always @ (gmem_BVALID or ap_sig_cseq_ST_st2_fsm_1 or or_cond4_fu_1608_p2 or ap_sig_cseq_ST_st125_fsm_73 or ap_reg_ioackin_bgmodel_mean_AWREADY) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & (ap_const_logic_0 == ap_reg_ioackin_bgmodel_mean_AWREADY)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st125_fsm_73) & ~(gmem_BVALID == ap_const_logic_0) & (ap_const_logic_0 == ap_reg_ioackin_bgmodel_mean_AWREADY)))) begin
        bgmodel_mean_AWVALID = ap_const_logic_1;
    end else begin
        bgmodel_mean_AWVALID = ap_const_logic_0;
    end
end

always @ (or_cond4_reg_2302 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_bdd_1612 or ap_sig_cseq_ST_st150_fsm_79 or ap_sig_bdd_2341) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & ~(ap_const_lv1_0 == or_cond4_reg_2302) & ~ap_sig_bdd_1612) | ((ap_const_logic_1 == ap_sig_cseq_ST_st150_fsm_79) & ~ap_sig_bdd_2341))) begin
        bgmodel_mean_BREADY = ap_const_logic_1;
    end else begin
        bgmodel_mean_BREADY = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it16) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)))) begin
        bgmodel_mean_RREADY = ap_const_logic_1;
    end else begin
        bgmodel_mean_RREADY = ap_const_logic_0;
    end
end

always @ (tmp_105_reg_2782 or ap_reg_ioackin_bgmodel_mean_WREADY or ap_sig_bdd_2457 or ap_sig_bdd_2477) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_bgmodel_mean_WREADY)) begin
        if (ap_sig_bdd_2477) begin
            bgmodel_mean_WDATA = tmp_105_reg_2782;
        end else if (ap_sig_bdd_2457) begin
            bgmodel_mean_WDATA = ap_const_lv32_0;
        end else begin
            bgmodel_mean_WDATA = 'bx;
        end
    end else begin
        bgmodel_mean_WDATA = 'bx;
    end
end

always @ (ap_reg_ppstg_exitcond7_reg_2593_pp3_it18 or ap_reg_ppiten_pp3_it19 or ap_sig_cseq_ST_st3_fsm_2 or exitcond2_fu_1614_p2 or ap_reg_ioackin_bgmodel_mean_WREADY) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == exitcond2_fu_1614_p2) & (ap_const_logic_0 == ap_reg_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19) & (ap_const_logic_0 == ap_reg_ioackin_bgmodel_mean_WREADY)))) begin
        bgmodel_mean_WVALID = ap_const_logic_1;
    end else begin
        bgmodel_mean_WVALID = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st48_fsm_47 or ap_reg_ioackin_bgmodel_sortKey_ARREADY) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st48_fsm_47) & (ap_const_logic_0 == ap_reg_ioackin_bgmodel_sortKey_ARREADY))) begin
        bgmodel_sortKey_ARVALID = ap_const_logic_1;
    end else begin
        bgmodel_sortKey_ARVALID = ap_const_logic_0;
    end
end

always @ (bgmodel_sortKey_addr_reg_2361 or ap_reg_ioackin_bgmodel_sortKey_AWREADY or ap_sig_bdd_2447 or ap_sig_bdd_2471) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_bgmodel_sortKey_AWREADY)) begin
        if (ap_sig_bdd_2471) begin
            bgmodel_sortKey_AWADDR = bgmodel_sortKey_addr_reg_2361;
        end else if (ap_sig_bdd_2447) begin
            bgmodel_sortKey_AWADDR = ap_const_lv32_0;
        end else begin
            bgmodel_sortKey_AWADDR = 'bx;
        end
    end else begin
        bgmodel_sortKey_AWADDR = 'bx;
    end
end

always @ (ap_reg_ioackin_bgmodel_sortKey_AWREADY or ap_sig_bdd_2447 or ap_sig_bdd_2471) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_bgmodel_sortKey_AWREADY)) begin
        if (ap_sig_bdd_2471) begin
            bgmodel_sortKey_AWLEN = ap_const_lv32_3C00;
        end else if (ap_sig_bdd_2447) begin
            bgmodel_sortKey_AWLEN = ap_const_lv32_25800;
        end else begin
            bgmodel_sortKey_AWLEN = 'bx;
        end
    end else begin
        bgmodel_sortKey_AWLEN = 'bx;
    end
end

always @ (gmem_BVALID or ap_sig_cseq_ST_st2_fsm_1 or or_cond4_fu_1608_p2 or ap_sig_cseq_ST_st125_fsm_73 or ap_reg_ioackin_bgmodel_sortKey_AWREADY) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & (ap_const_logic_0 == ap_reg_ioackin_bgmodel_sortKey_AWREADY)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st125_fsm_73) & ~(gmem_BVALID == ap_const_logic_0) & (ap_const_logic_0 == ap_reg_ioackin_bgmodel_sortKey_AWREADY)))) begin
        bgmodel_sortKey_AWVALID = ap_const_logic_1;
    end else begin
        bgmodel_sortKey_AWVALID = ap_const_logic_0;
    end
end

always @ (or_cond4_reg_2302 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_bdd_1612 or ap_sig_cseq_ST_st150_fsm_79 or ap_sig_bdd_2341) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & ~(ap_const_lv1_0 == or_cond4_reg_2302) & ~ap_sig_bdd_1612) | ((ap_const_logic_1 == ap_sig_cseq_ST_st150_fsm_79) & ~ap_sig_bdd_2341))) begin
        bgmodel_sortKey_BREADY = ap_const_logic_1;
    end else begin
        bgmodel_sortKey_BREADY = ap_const_logic_0;
    end
end

always @ (ap_reg_ppstg_exitcond5_reg_2385_pp0_it15 or ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16) begin
    if (((ap_reg_ppstg_exitcond5_reg_2385_pp0_it15 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)))) begin
        bgmodel_sortKey_RREADY = ap_const_logic_1;
    end else begin
        bgmodel_sortKey_RREADY = ap_const_logic_0;
    end
end

always @ (tmp_103_reg_2772 or ap_reg_ioackin_bgmodel_sortKey_WREADY or ap_sig_bdd_2457 or ap_sig_bdd_2477) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_bgmodel_sortKey_WREADY)) begin
        if (ap_sig_bdd_2477) begin
            bgmodel_sortKey_WDATA = tmp_103_reg_2772;
        end else if (ap_sig_bdd_2457) begin
            bgmodel_sortKey_WDATA = ap_const_lv32_0;
        end else begin
            bgmodel_sortKey_WDATA = 'bx;
        end
    end else begin
        bgmodel_sortKey_WDATA = 'bx;
    end
end

always @ (ap_reg_ppstg_exitcond7_reg_2593_pp3_it18 or ap_reg_ppiten_pp3_it19 or ap_sig_cseq_ST_st3_fsm_2 or exitcond2_fu_1614_p2 or ap_reg_ioackin_bgmodel_sortKey_WREADY) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == exitcond2_fu_1614_p2) & (ap_const_logic_0 == ap_reg_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19) & (ap_const_logic_0 == ap_reg_ioackin_bgmodel_sortKey_WREADY)))) begin
        bgmodel_sortKey_WVALID = ap_const_logic_1;
    end else begin
        bgmodel_sortKey_WVALID = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st48_fsm_47 or ap_reg_ioackin_bgmodel_var_ARREADY) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st48_fsm_47) & (ap_const_logic_0 == ap_reg_ioackin_bgmodel_var_ARREADY))) begin
        bgmodel_var_ARVALID = ap_const_logic_1;
    end else begin
        bgmodel_var_ARVALID = ap_const_logic_0;
    end
end

always @ (bgmodel_var_addr_reg_2379 or ap_reg_ioackin_bgmodel_var_AWREADY or ap_sig_bdd_2447 or ap_sig_bdd_2471) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_bgmodel_var_AWREADY)) begin
        if (ap_sig_bdd_2471) begin
            bgmodel_var_AWADDR = bgmodel_var_addr_reg_2379;
        end else if (ap_sig_bdd_2447) begin
            bgmodel_var_AWADDR = ap_const_lv32_0;
        end else begin
            bgmodel_var_AWADDR = 'bx;
        end
    end else begin
        bgmodel_var_AWADDR = 'bx;
    end
end

always @ (ap_reg_ioackin_bgmodel_var_AWREADY or ap_sig_bdd_2447 or ap_sig_bdd_2471) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_bgmodel_var_AWREADY)) begin
        if (ap_sig_bdd_2471) begin
            bgmodel_var_AWLEN = ap_const_lv32_3C00;
        end else if (ap_sig_bdd_2447) begin
            bgmodel_var_AWLEN = ap_const_lv32_25800;
        end else begin
            bgmodel_var_AWLEN = 'bx;
        end
    end else begin
        bgmodel_var_AWLEN = 'bx;
    end
end

always @ (gmem_BVALID or ap_sig_cseq_ST_st2_fsm_1 or or_cond4_fu_1608_p2 or ap_sig_cseq_ST_st125_fsm_73 or ap_reg_ioackin_bgmodel_var_AWREADY) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & (ap_const_logic_0 == ap_reg_ioackin_bgmodel_var_AWREADY)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st125_fsm_73) & ~(gmem_BVALID == ap_const_logic_0) & (ap_const_logic_0 == ap_reg_ioackin_bgmodel_var_AWREADY)))) begin
        bgmodel_var_AWVALID = ap_const_logic_1;
    end else begin
        bgmodel_var_AWVALID = ap_const_logic_0;
    end
end

always @ (or_cond4_reg_2302 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_bdd_1612 or ap_sig_cseq_ST_st150_fsm_79 or ap_sig_bdd_2341) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & ~(ap_const_lv1_0 == or_cond4_reg_2302) & ~ap_sig_bdd_1612) | ((ap_const_logic_1 == ap_sig_cseq_ST_st150_fsm_79) & ~ap_sig_bdd_2341))) begin
        bgmodel_var_BREADY = ap_const_logic_1;
    end else begin
        bgmodel_var_BREADY = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it16) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)))) begin
        bgmodel_var_RREADY = ap_const_logic_1;
    end else begin
        bgmodel_var_RREADY = ap_const_logic_0;
    end
end

always @ (tmp_106_reg_2787 or ap_reg_ioackin_bgmodel_var_WREADY or ap_sig_bdd_2457 or ap_sig_bdd_2477) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_bgmodel_var_WREADY)) begin
        if (ap_sig_bdd_2477) begin
            bgmodel_var_WDATA = tmp_106_reg_2787;
        end else if (ap_sig_bdd_2457) begin
            bgmodel_var_WDATA = ap_const_lv32_0;
        end else begin
            bgmodel_var_WDATA = 'bx;
        end
    end else begin
        bgmodel_var_WDATA = 'bx;
    end
end

always @ (ap_reg_ppstg_exitcond7_reg_2593_pp3_it18 or ap_reg_ppiten_pp3_it19 or ap_sig_cseq_ST_st3_fsm_2 or exitcond2_fu_1614_p2 or ap_reg_ioackin_bgmodel_var_WREADY) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == exitcond2_fu_1614_p2) & (ap_const_logic_0 == ap_reg_ioackin_bgmodel_var_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19) & (ap_const_logic_0 == ap_reg_ioackin_bgmodel_var_WREADY)))) begin
        bgmodel_var_WVALID = ap_const_logic_1;
    end else begin
        bgmodel_var_WVALID = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st48_fsm_47 or ap_reg_ioackin_bgmodel_weight_ARREADY) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st48_fsm_47) & (ap_const_logic_0 == ap_reg_ioackin_bgmodel_weight_ARREADY))) begin
        bgmodel_weight_ARVALID = ap_const_logic_1;
    end else begin
        bgmodel_weight_ARVALID = ap_const_logic_0;
    end
end

always @ (bgmodel_weight_addr_reg_2367 or ap_reg_ioackin_bgmodel_weight_AWREADY or ap_sig_bdd_2447 or ap_sig_bdd_2471) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_bgmodel_weight_AWREADY)) begin
        if (ap_sig_bdd_2471) begin
            bgmodel_weight_AWADDR = bgmodel_weight_addr_reg_2367;
        end else if (ap_sig_bdd_2447) begin
            bgmodel_weight_AWADDR = ap_const_lv32_0;
        end else begin
            bgmodel_weight_AWADDR = 'bx;
        end
    end else begin
        bgmodel_weight_AWADDR = 'bx;
    end
end

always @ (ap_reg_ioackin_bgmodel_weight_AWREADY or ap_sig_bdd_2447 or ap_sig_bdd_2471) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_bgmodel_weight_AWREADY)) begin
        if (ap_sig_bdd_2471) begin
            bgmodel_weight_AWLEN = ap_const_lv32_3C00;
        end else if (ap_sig_bdd_2447) begin
            bgmodel_weight_AWLEN = ap_const_lv32_25800;
        end else begin
            bgmodel_weight_AWLEN = 'bx;
        end
    end else begin
        bgmodel_weight_AWLEN = 'bx;
    end
end

always @ (gmem_BVALID or ap_sig_cseq_ST_st2_fsm_1 or or_cond4_fu_1608_p2 or ap_sig_cseq_ST_st125_fsm_73 or ap_reg_ioackin_bgmodel_weight_AWREADY) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & (ap_const_logic_0 == ap_reg_ioackin_bgmodel_weight_AWREADY)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st125_fsm_73) & (ap_const_logic_0 == ap_reg_ioackin_bgmodel_weight_AWREADY) & ~(gmem_BVALID == ap_const_logic_0)))) begin
        bgmodel_weight_AWVALID = ap_const_logic_1;
    end else begin
        bgmodel_weight_AWVALID = ap_const_logic_0;
    end
end

always @ (or_cond4_reg_2302 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_bdd_1612 or ap_sig_cseq_ST_st150_fsm_79 or ap_sig_bdd_2341) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & ~(ap_const_lv1_0 == or_cond4_reg_2302) & ~ap_sig_bdd_1612) | ((ap_const_logic_1 == ap_sig_cseq_ST_st150_fsm_79) & ~ap_sig_bdd_2341))) begin
        bgmodel_weight_BREADY = ap_const_logic_1;
    end else begin
        bgmodel_weight_BREADY = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it16) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)))) begin
        bgmodel_weight_RREADY = ap_const_logic_1;
    end else begin
        bgmodel_weight_RREADY = ap_const_logic_0;
    end
end

always @ (tmp_104_reg_2777 or ap_reg_ioackin_bgmodel_weight_WREADY or ap_sig_bdd_2457 or ap_sig_bdd_2477) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_bgmodel_weight_WREADY)) begin
        if (ap_sig_bdd_2477) begin
            bgmodel_weight_WDATA = tmp_104_reg_2777;
        end else if (ap_sig_bdd_2457) begin
            bgmodel_weight_WDATA = ap_const_lv32_0;
        end else begin
            bgmodel_weight_WDATA = 'bx;
        end
    end else begin
        bgmodel_weight_WDATA = 'bx;
    end
end

always @ (ap_reg_ppstg_exitcond7_reg_2593_pp3_it18 or ap_reg_ppiten_pp3_it19 or ap_sig_cseq_ST_st3_fsm_2 or exitcond2_fu_1614_p2 or ap_reg_ioackin_bgmodel_weight_WREADY) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == exitcond2_fu_1614_p2) & (ap_const_logic_0 == ap_reg_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19) & (ap_const_logic_0 == ap_reg_ioackin_bgmodel_weight_WREADY)))) begin
        bgmodel_weight_WVALID = ap_const_logic_1;
    end else begin
        bgmodel_weight_WVALID = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp1_it16 or grp_backsub_process_fu_1423_frame_in_0_address0 or ap_sig_cseq_ST_st100_fsm_66 or newIndex30_fu_1901_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp1_it16)) begin
        frame_in_glob_0_address0 = newIndex30_fu_1901_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        frame_in_glob_0_address0 = grp_backsub_process_fu_1423_frame_in_0_address0;
    end else begin
        frame_in_glob_0_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_1336 or ap_reg_ppiten_pp1_it15 or ap_reg_ppiten_pp1_it16 or grp_backsub_process_fu_1423_frame_in_0_ce0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it16) & ~(ap_sig_bdd_1336 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it15)))) begin
        frame_in_glob_0_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        frame_in_glob_0_ce0 = grp_backsub_process_fu_1423_frame_in_0_ce0;
    end else begin
        frame_in_glob_0_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1336 or ap_reg_ppiten_pp1_it15 or ap_reg_ppiten_pp1_it16 or ap_reg_ppstg_tmp_137_reg_2476_pp1_it15) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it16) & ~(ap_sig_bdd_1336 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it15)) & (ap_reg_ppstg_tmp_137_reg_2476_pp1_it15 == ap_const_lv4_0))) begin
        frame_in_glob_0_we0 = ap_const_logic_1;
    end else begin
        frame_in_glob_0_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp1_it16 or grp_backsub_process_fu_1423_frame_in_1_address0 or ap_sig_cseq_ST_st100_fsm_66 or newIndex30_fu_1901_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp1_it16)) begin
        frame_in_glob_1_address0 = newIndex30_fu_1901_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        frame_in_glob_1_address0 = grp_backsub_process_fu_1423_frame_in_1_address0;
    end else begin
        frame_in_glob_1_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_1336 or ap_reg_ppiten_pp1_it15 or ap_reg_ppiten_pp1_it16 or grp_backsub_process_fu_1423_frame_in_1_ce0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it16) & ~(ap_sig_bdd_1336 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it15)))) begin
        frame_in_glob_1_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        frame_in_glob_1_ce0 = grp_backsub_process_fu_1423_frame_in_1_ce0;
    end else begin
        frame_in_glob_1_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1336 or ap_reg_ppiten_pp1_it15 or ap_reg_ppiten_pp1_it16 or ap_reg_ppstg_tmp_137_reg_2476_pp1_it15) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it16) & ~(ap_sig_bdd_1336 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it15)) & (ap_reg_ppstg_tmp_137_reg_2476_pp1_it15 == ap_const_lv4_1))) begin
        frame_in_glob_1_we0 = ap_const_logic_1;
    end else begin
        frame_in_glob_1_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp1_it16 or grp_backsub_process_fu_1423_frame_in_2_address0 or ap_sig_cseq_ST_st100_fsm_66 or newIndex30_fu_1901_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp1_it16)) begin
        frame_in_glob_2_address0 = newIndex30_fu_1901_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        frame_in_glob_2_address0 = grp_backsub_process_fu_1423_frame_in_2_address0;
    end else begin
        frame_in_glob_2_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_1336 or ap_reg_ppiten_pp1_it15 or ap_reg_ppiten_pp1_it16 or grp_backsub_process_fu_1423_frame_in_2_ce0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it16) & ~(ap_sig_bdd_1336 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it15)))) begin
        frame_in_glob_2_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        frame_in_glob_2_ce0 = grp_backsub_process_fu_1423_frame_in_2_ce0;
    end else begin
        frame_in_glob_2_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1336 or ap_reg_ppiten_pp1_it15 or ap_reg_ppiten_pp1_it16 or ap_reg_ppstg_tmp_137_reg_2476_pp1_it15) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it16) & ~(ap_sig_bdd_1336 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it15)) & (ap_reg_ppstg_tmp_137_reg_2476_pp1_it15 == ap_const_lv4_2))) begin
        frame_in_glob_2_we0 = ap_const_logic_1;
    end else begin
        frame_in_glob_2_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp1_it16 or grp_backsub_process_fu_1423_frame_in_3_address0 or ap_sig_cseq_ST_st100_fsm_66 or newIndex30_fu_1901_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp1_it16)) begin
        frame_in_glob_3_address0 = newIndex30_fu_1901_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        frame_in_glob_3_address0 = grp_backsub_process_fu_1423_frame_in_3_address0;
    end else begin
        frame_in_glob_3_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_1336 or ap_reg_ppiten_pp1_it15 or ap_reg_ppiten_pp1_it16 or grp_backsub_process_fu_1423_frame_in_3_ce0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it16) & ~(ap_sig_bdd_1336 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it15)))) begin
        frame_in_glob_3_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        frame_in_glob_3_ce0 = grp_backsub_process_fu_1423_frame_in_3_ce0;
    end else begin
        frame_in_glob_3_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1336 or ap_reg_ppiten_pp1_it15 or ap_reg_ppiten_pp1_it16 or ap_reg_ppstg_tmp_137_reg_2476_pp1_it15) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it16) & ~(ap_sig_bdd_1336 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it15)) & (ap_reg_ppstg_tmp_137_reg_2476_pp1_it15 == ap_const_lv4_3))) begin
        frame_in_glob_3_we0 = ap_const_logic_1;
    end else begin
        frame_in_glob_3_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp1_it16 or grp_backsub_process_fu_1423_frame_in_4_address0 or ap_sig_cseq_ST_st100_fsm_66 or newIndex30_fu_1901_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp1_it16)) begin
        frame_in_glob_4_address0 = newIndex30_fu_1901_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        frame_in_glob_4_address0 = grp_backsub_process_fu_1423_frame_in_4_address0;
    end else begin
        frame_in_glob_4_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_1336 or ap_reg_ppiten_pp1_it15 or ap_reg_ppiten_pp1_it16 or grp_backsub_process_fu_1423_frame_in_4_ce0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it16) & ~(ap_sig_bdd_1336 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it15)))) begin
        frame_in_glob_4_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        frame_in_glob_4_ce0 = grp_backsub_process_fu_1423_frame_in_4_ce0;
    end else begin
        frame_in_glob_4_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1336 or ap_reg_ppiten_pp1_it15 or ap_reg_ppiten_pp1_it16 or ap_reg_ppstg_tmp_137_reg_2476_pp1_it15) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it16) & ~(ap_sig_bdd_1336 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it15)) & (ap_reg_ppstg_tmp_137_reg_2476_pp1_it15 == ap_const_lv4_4))) begin
        frame_in_glob_4_we0 = ap_const_logic_1;
    end else begin
        frame_in_glob_4_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp1_it16 or grp_backsub_process_fu_1423_frame_in_5_address0 or ap_sig_cseq_ST_st100_fsm_66 or newIndex30_fu_1901_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp1_it16)) begin
        frame_in_glob_5_address0 = newIndex30_fu_1901_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        frame_in_glob_5_address0 = grp_backsub_process_fu_1423_frame_in_5_address0;
    end else begin
        frame_in_glob_5_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_1336 or ap_reg_ppiten_pp1_it15 or ap_reg_ppiten_pp1_it16 or grp_backsub_process_fu_1423_frame_in_5_ce0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it16) & ~(ap_sig_bdd_1336 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it15)))) begin
        frame_in_glob_5_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        frame_in_glob_5_ce0 = grp_backsub_process_fu_1423_frame_in_5_ce0;
    end else begin
        frame_in_glob_5_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1336 or ap_reg_ppiten_pp1_it15 or ap_reg_ppiten_pp1_it16 or ap_reg_ppstg_tmp_137_reg_2476_pp1_it15) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it16) & ~(ap_sig_bdd_1336 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it15)) & (ap_reg_ppstg_tmp_137_reg_2476_pp1_it15 == ap_const_lv4_5))) begin
        frame_in_glob_5_we0 = ap_const_logic_1;
    end else begin
        frame_in_glob_5_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp1_it16 or grp_backsub_process_fu_1423_frame_in_6_address0 or ap_sig_cseq_ST_st100_fsm_66 or newIndex30_fu_1901_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp1_it16)) begin
        frame_in_glob_6_address0 = newIndex30_fu_1901_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        frame_in_glob_6_address0 = grp_backsub_process_fu_1423_frame_in_6_address0;
    end else begin
        frame_in_glob_6_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_1336 or ap_reg_ppiten_pp1_it15 or ap_reg_ppiten_pp1_it16 or grp_backsub_process_fu_1423_frame_in_6_ce0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it16) & ~(ap_sig_bdd_1336 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it15)))) begin
        frame_in_glob_6_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        frame_in_glob_6_ce0 = grp_backsub_process_fu_1423_frame_in_6_ce0;
    end else begin
        frame_in_glob_6_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1336 or ap_reg_ppiten_pp1_it15 or ap_reg_ppiten_pp1_it16 or ap_reg_ppstg_tmp_137_reg_2476_pp1_it15) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it16) & ~(ap_sig_bdd_1336 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it15)) & (ap_reg_ppstg_tmp_137_reg_2476_pp1_it15 == ap_const_lv4_6))) begin
        frame_in_glob_6_we0 = ap_const_logic_1;
    end else begin
        frame_in_glob_6_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp1_it16 or grp_backsub_process_fu_1423_frame_in_7_address0 or ap_sig_cseq_ST_st100_fsm_66 or newIndex30_fu_1901_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp1_it16)) begin
        frame_in_glob_7_address0 = newIndex30_fu_1901_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        frame_in_glob_7_address0 = grp_backsub_process_fu_1423_frame_in_7_address0;
    end else begin
        frame_in_glob_7_address0 = 'bx;
    end
end

always @ (ap_sig_bdd_1336 or ap_reg_ppiten_pp1_it15 or ap_reg_ppiten_pp1_it16 or grp_backsub_process_fu_1423_frame_in_7_ce0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it16) & ~(ap_sig_bdd_1336 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it15)))) begin
        frame_in_glob_7_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        frame_in_glob_7_ce0 = grp_backsub_process_fu_1423_frame_in_7_ce0;
    end else begin
        frame_in_glob_7_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1336 or ap_reg_ppiten_pp1_it15 or ap_reg_ppiten_pp1_it16 or ap_reg_ppstg_tmp_137_reg_2476_pp1_it15) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it16) & ~(ap_sig_bdd_1336 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it15)) & ~(ap_reg_ppstg_tmp_137_reg_2476_pp1_it15 == ap_const_lv4_6) & ~(ap_reg_ppstg_tmp_137_reg_2476_pp1_it15 == ap_const_lv4_5) & ~(ap_reg_ppstg_tmp_137_reg_2476_pp1_it15 == ap_const_lv4_4) & ~(ap_reg_ppstg_tmp_137_reg_2476_pp1_it15 == ap_const_lv4_3) & ~(ap_reg_ppstg_tmp_137_reg_2476_pp1_it15 == ap_const_lv4_2) & ~(ap_reg_ppstg_tmp_137_reg_2476_pp1_it15 == ap_const_lv4_1) & ~(ap_reg_ppstg_tmp_137_reg_2476_pp1_it15 == ap_const_lv4_0))) begin
        frame_in_glob_7_we0 = ap_const_logic_1;
    end else begin
        frame_in_glob_7_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp2_it16 or grp_backsub_process_fu_1423_frame_out_0_address0 or ap_sig_cseq_ST_st100_fsm_66 or newIndex31_fu_2057_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp2_it16)) begin
        frame_out_glob_0_address0 = newIndex31_fu_2057_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        frame_out_glob_0_address0 = grp_backsub_process_fu_1423_frame_out_0_address0;
    end else begin
        frame_out_glob_0_address0 = 'bx;
    end
end

always @ (ap_reg_ppiten_pp2_it16 or ap_reg_ppstg_exitcond4_reg_2529_pp2_it17 or ap_sig_ioackin_gmem_WREADY or ap_reg_ppiten_pp2_it18 or grp_backsub_process_fu_1423_frame_out_0_ce0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it16) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond4_reg_2529_pp2_it17) & (ap_const_logic_0 == ap_sig_ioackin_gmem_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it18)))) begin
        frame_out_glob_0_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        frame_out_glob_0_ce0 = grp_backsub_process_fu_1423_frame_out_0_ce0;
    end else begin
        frame_out_glob_0_ce0 = ap_const_logic_0;
    end
end

always @ (grp_backsub_process_fu_1423_frame_out_0_we0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        frame_out_glob_0_we0 = grp_backsub_process_fu_1423_frame_out_0_we0;
    end else begin
        frame_out_glob_0_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp2_it16 or grp_backsub_process_fu_1423_frame_out_1_address0 or ap_sig_cseq_ST_st100_fsm_66 or newIndex31_fu_2057_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp2_it16)) begin
        frame_out_glob_1_address0 = newIndex31_fu_2057_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        frame_out_glob_1_address0 = grp_backsub_process_fu_1423_frame_out_1_address0;
    end else begin
        frame_out_glob_1_address0 = 'bx;
    end
end

always @ (ap_reg_ppiten_pp2_it16 or ap_reg_ppstg_exitcond4_reg_2529_pp2_it17 or ap_sig_ioackin_gmem_WREADY or ap_reg_ppiten_pp2_it18 or grp_backsub_process_fu_1423_frame_out_1_ce0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it16) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond4_reg_2529_pp2_it17) & (ap_const_logic_0 == ap_sig_ioackin_gmem_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it18)))) begin
        frame_out_glob_1_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        frame_out_glob_1_ce0 = grp_backsub_process_fu_1423_frame_out_1_ce0;
    end else begin
        frame_out_glob_1_ce0 = ap_const_logic_0;
    end
end

always @ (grp_backsub_process_fu_1423_frame_out_1_we0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        frame_out_glob_1_we0 = grp_backsub_process_fu_1423_frame_out_1_we0;
    end else begin
        frame_out_glob_1_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp2_it16 or grp_backsub_process_fu_1423_frame_out_2_address0 or ap_sig_cseq_ST_st100_fsm_66 or newIndex31_fu_2057_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp2_it16)) begin
        frame_out_glob_2_address0 = newIndex31_fu_2057_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        frame_out_glob_2_address0 = grp_backsub_process_fu_1423_frame_out_2_address0;
    end else begin
        frame_out_glob_2_address0 = 'bx;
    end
end

always @ (ap_reg_ppiten_pp2_it16 or ap_reg_ppstg_exitcond4_reg_2529_pp2_it17 or ap_sig_ioackin_gmem_WREADY or ap_reg_ppiten_pp2_it18 or grp_backsub_process_fu_1423_frame_out_2_ce0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it16) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond4_reg_2529_pp2_it17) & (ap_const_logic_0 == ap_sig_ioackin_gmem_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it18)))) begin
        frame_out_glob_2_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        frame_out_glob_2_ce0 = grp_backsub_process_fu_1423_frame_out_2_ce0;
    end else begin
        frame_out_glob_2_ce0 = ap_const_logic_0;
    end
end

always @ (grp_backsub_process_fu_1423_frame_out_2_we0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        frame_out_glob_2_we0 = grp_backsub_process_fu_1423_frame_out_2_we0;
    end else begin
        frame_out_glob_2_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp2_it16 or grp_backsub_process_fu_1423_frame_out_3_address0 or ap_sig_cseq_ST_st100_fsm_66 or newIndex31_fu_2057_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp2_it16)) begin
        frame_out_glob_3_address0 = newIndex31_fu_2057_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        frame_out_glob_3_address0 = grp_backsub_process_fu_1423_frame_out_3_address0;
    end else begin
        frame_out_glob_3_address0 = 'bx;
    end
end

always @ (ap_reg_ppiten_pp2_it16 or ap_reg_ppstg_exitcond4_reg_2529_pp2_it17 or ap_sig_ioackin_gmem_WREADY or ap_reg_ppiten_pp2_it18 or grp_backsub_process_fu_1423_frame_out_3_ce0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it16) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond4_reg_2529_pp2_it17) & (ap_const_logic_0 == ap_sig_ioackin_gmem_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it18)))) begin
        frame_out_glob_3_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        frame_out_glob_3_ce0 = grp_backsub_process_fu_1423_frame_out_3_ce0;
    end else begin
        frame_out_glob_3_ce0 = ap_const_logic_0;
    end
end

always @ (grp_backsub_process_fu_1423_frame_out_3_we0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        frame_out_glob_3_we0 = grp_backsub_process_fu_1423_frame_out_3_we0;
    end else begin
        frame_out_glob_3_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp2_it16 or grp_backsub_process_fu_1423_frame_out_4_address0 or ap_sig_cseq_ST_st100_fsm_66 or newIndex31_fu_2057_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp2_it16)) begin
        frame_out_glob_4_address0 = newIndex31_fu_2057_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        frame_out_glob_4_address0 = grp_backsub_process_fu_1423_frame_out_4_address0;
    end else begin
        frame_out_glob_4_address0 = 'bx;
    end
end

always @ (ap_reg_ppiten_pp2_it16 or ap_reg_ppstg_exitcond4_reg_2529_pp2_it17 or ap_sig_ioackin_gmem_WREADY or ap_reg_ppiten_pp2_it18 or grp_backsub_process_fu_1423_frame_out_4_ce0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it16) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond4_reg_2529_pp2_it17) & (ap_const_logic_0 == ap_sig_ioackin_gmem_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it18)))) begin
        frame_out_glob_4_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        frame_out_glob_4_ce0 = grp_backsub_process_fu_1423_frame_out_4_ce0;
    end else begin
        frame_out_glob_4_ce0 = ap_const_logic_0;
    end
end

always @ (grp_backsub_process_fu_1423_frame_out_4_we0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        frame_out_glob_4_we0 = grp_backsub_process_fu_1423_frame_out_4_we0;
    end else begin
        frame_out_glob_4_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp2_it16 or grp_backsub_process_fu_1423_frame_out_5_address0 or ap_sig_cseq_ST_st100_fsm_66 or newIndex31_fu_2057_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp2_it16)) begin
        frame_out_glob_5_address0 = newIndex31_fu_2057_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        frame_out_glob_5_address0 = grp_backsub_process_fu_1423_frame_out_5_address0;
    end else begin
        frame_out_glob_5_address0 = 'bx;
    end
end

always @ (ap_reg_ppiten_pp2_it16 or ap_reg_ppstg_exitcond4_reg_2529_pp2_it17 or ap_sig_ioackin_gmem_WREADY or ap_reg_ppiten_pp2_it18 or grp_backsub_process_fu_1423_frame_out_5_ce0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it16) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond4_reg_2529_pp2_it17) & (ap_const_logic_0 == ap_sig_ioackin_gmem_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it18)))) begin
        frame_out_glob_5_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        frame_out_glob_5_ce0 = grp_backsub_process_fu_1423_frame_out_5_ce0;
    end else begin
        frame_out_glob_5_ce0 = ap_const_logic_0;
    end
end

always @ (grp_backsub_process_fu_1423_frame_out_5_we0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        frame_out_glob_5_we0 = grp_backsub_process_fu_1423_frame_out_5_we0;
    end else begin
        frame_out_glob_5_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp2_it16 or grp_backsub_process_fu_1423_frame_out_6_address0 or ap_sig_cseq_ST_st100_fsm_66 or newIndex31_fu_2057_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp2_it16)) begin
        frame_out_glob_6_address0 = newIndex31_fu_2057_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        frame_out_glob_6_address0 = grp_backsub_process_fu_1423_frame_out_6_address0;
    end else begin
        frame_out_glob_6_address0 = 'bx;
    end
end

always @ (ap_reg_ppiten_pp2_it16 or ap_reg_ppstg_exitcond4_reg_2529_pp2_it17 or ap_sig_ioackin_gmem_WREADY or ap_reg_ppiten_pp2_it18 or grp_backsub_process_fu_1423_frame_out_6_ce0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it16) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond4_reg_2529_pp2_it17) & (ap_const_logic_0 == ap_sig_ioackin_gmem_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it18)))) begin
        frame_out_glob_6_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        frame_out_glob_6_ce0 = grp_backsub_process_fu_1423_frame_out_6_ce0;
    end else begin
        frame_out_glob_6_ce0 = ap_const_logic_0;
    end
end

always @ (grp_backsub_process_fu_1423_frame_out_6_we0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        frame_out_glob_6_we0 = grp_backsub_process_fu_1423_frame_out_6_we0;
    end else begin
        frame_out_glob_6_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp2_it16 or grp_backsub_process_fu_1423_frame_out_7_address0 or ap_sig_cseq_ST_st100_fsm_66 or newIndex31_fu_2057_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp2_it16)) begin
        frame_out_glob_7_address0 = newIndex31_fu_2057_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        frame_out_glob_7_address0 = grp_backsub_process_fu_1423_frame_out_7_address0;
    end else begin
        frame_out_glob_7_address0 = 'bx;
    end
end

always @ (ap_reg_ppiten_pp2_it16 or ap_reg_ppstg_exitcond4_reg_2529_pp2_it17 or ap_sig_ioackin_gmem_WREADY or ap_reg_ppiten_pp2_it18 or grp_backsub_process_fu_1423_frame_out_7_ce0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it16) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond4_reg_2529_pp2_it17) & (ap_const_logic_0 == ap_sig_ioackin_gmem_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it18)))) begin
        frame_out_glob_7_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        frame_out_glob_7_ce0 = grp_backsub_process_fu_1423_frame_out_7_ce0;
    end else begin
        frame_out_glob_7_ce0 = ap_const_logic_0;
    end
end

always @ (grp_backsub_process_fu_1423_frame_out_7_we0 or ap_sig_cseq_ST_st100_fsm_66) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_66)) begin
        frame_out_glob_7_we0 = grp_backsub_process_fu_1423_frame_out_7_we0;
    end else begin
        frame_out_glob_7_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ioackin_gmem_ARREADY or ap_sig_cseq_ST_st74_fsm_56) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_56) & (ap_const_logic_0 == ap_reg_ioackin_gmem_ARREADY))) begin
        gmem_ARVALID = ap_const_logic_1;
    end else begin
        gmem_ARVALID = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st101_fsm_67 or ap_reg_ioackin_gmem_AWREADY) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st101_fsm_67) & (ap_const_logic_0 == ap_reg_ioackin_gmem_AWREADY))) begin
        gmem_AWVALID = ap_const_logic_1;
    end else begin
        gmem_AWVALID = ap_const_logic_0;
    end
end

always @ (gmem_BVALID or ap_sig_ioackin_bgmodel_weight_AWREADY or ap_sig_ioackin_bgmodel_sortKey_AWREADY or ap_sig_ioackin_bgmodel_mean_AWREADY or ap_sig_ioackin_bgmodel_var_AWREADY or ap_sig_cseq_ST_st125_fsm_73) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st125_fsm_73) & ~((ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_AWREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_AWREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_AWREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_AWREADY) | (gmem_BVALID == ap_const_logic_0)))) begin
        gmem_BREADY = ap_const_logic_1;
    end else begin
        gmem_BREADY = ap_const_logic_0;
    end
end

always @ (ap_reg_ppstg_exitcond6_reg_2462_pp1_it14 or ap_sig_bdd_1336 or ap_reg_ppiten_pp1_it15) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond6_reg_2462_pp1_it14) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it15) & ~(ap_sig_bdd_1336 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it15)))) begin
        gmem_RREADY = ap_const_logic_1;
    end else begin
        gmem_RREADY = ap_const_logic_0;
    end
end

always @ (ap_reg_ppstg_exitcond4_reg_2529_pp2_it17 or ap_reg_ppiten_pp2_it18 or ap_reg_ioackin_gmem_WREADY) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond4_reg_2529_pp2_it17) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it18) & (ap_const_logic_0 == ap_reg_ioackin_gmem_WREADY))) begin
        gmem_WVALID = ap_const_logic_1;
    end else begin
        gmem_WVALID = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or learningRate or learningRate_read_reg_2255 or ap_sig_cseq_ST_st7_fsm_6) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        grp_fu_1537_p0 = learningRate_read_reg_2255;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        grp_fu_1537_p0 = learningRate;
    end else begin
        grp_fu_1537_p0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st7_fsm_6) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        grp_fu_1537_p1 = ap_const_lv32_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        grp_fu_1537_p1 = ap_const_lv32_3F800000;
    end else begin
        grp_fu_1537_p1 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_54 or ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_54) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)))) begin
        grp_fu_1772_ce = ap_const_logic_1;
    end else begin
        grp_fu_1772_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp1_stg0_fsm_63 or ap_sig_bdd_1336 or ap_reg_ppiten_pp1_it15) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_63) & ~(ap_sig_bdd_1336 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it15)))) begin
        grp_fu_1895_ce = ap_const_logic_1;
    end else begin
        grp_fu_1895_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp2_stg0_fsm_68 or ap_reg_ppstg_exitcond4_reg_2529_pp2_it17 or ap_sig_ioackin_gmem_WREADY or ap_reg_ppiten_pp2_it18) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_68) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond4_reg_2529_pp2_it17) & (ap_const_logic_0 == ap_sig_ioackin_gmem_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it18)))) begin
        grp_fu_2051_ce = ap_const_logic_1;
    end else begin
        grp_fu_2051_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp3_stg0_fsm_74 or ap_reg_ppstg_exitcond7_reg_2593_pp3_it18 or ap_sig_ioackin_bgmodel_sortKey_WREADY or ap_sig_ioackin_bgmodel_weight_WREADY or ap_sig_ioackin_bgmodel_mean_WREADY or ap_sig_ioackin_bgmodel_var_WREADY or ap_reg_ppiten_pp3_it19) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_74) & ~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19)))) begin
        grp_fu_2122_ce = ap_const_logic_1;
    end else begin
        grp_fu_2122_ce = ap_const_logic_0;
    end
end

always @ (indvar1_reg_1377 or ap_sig_cseq_ST_pp2_stg0_fsm_68 or ap_reg_ppiten_pp2_it1 or exitcond4_reg_2529 or indvar_next1_reg_2533) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_68) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & (ap_const_lv1_0 == exitcond4_reg_2529))) begin
        indvar1_phi_fu_1381_p4 = indvar_next1_reg_2533;
    end else begin
        indvar1_phi_fu_1381_p4 = indvar1_reg_1377;
    end
end

always @ (indvar2_reg_1320 or ap_sig_cseq_ST_pp0_stg0_fsm_54 or ap_reg_ppiten_pp0_it1 or exitcond5_reg_2385 or indvar_next2_reg_2389) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_54) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond5_reg_2385 == ap_const_lv1_0))) begin
        indvar2_phi_fu_1324_p4 = indvar_next2_reg_2389;
    end else begin
        indvar2_phi_fu_1324_p4 = indvar2_reg_1320;
    end
end

always @ (indvar3_reg_1400 or ap_sig_cseq_ST_pp3_stg0_fsm_74 or ap_reg_ppiten_pp3_it1 or exitcond7_reg_2593 or indvar_next3_reg_2597) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_74) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_const_lv1_0 == exitcond7_reg_2593))) begin
        indvar3_phi_fu_1404_p4 = indvar_next3_reg_2597;
    end else begin
        indvar3_phi_fu_1404_p4 = indvar3_reg_1400;
    end
end

always @ (indvar_reg_1343 or ap_sig_cseq_ST_pp1_stg0_fsm_63 or ap_reg_ppiten_pp1_it1 or exitcond6_reg_2462 or indvar_next_reg_2466) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_63) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == exitcond6_reg_2462))) begin
        indvar_phi_fu_1347_p4 = indvar_next_reg_2466;
    end else begin
        indvar_phi_fu_1347_p4 = indvar_reg_1343;
    end
end

always @ (or_cond_reg_2324 or tmp_52_reg_2338 or ap_sig_cseq_ST_st46_fsm_45 or tmp_53_reg_1299) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st46_fsm_45) & (ap_const_lv1_0 == or_cond_reg_2324))) begin
        tmp_53_phi_fu_1302_p4 = tmp_52_reg_2338;
    end else begin
        tmp_53_phi_fu_1302_p4 = tmp_53_reg_1299;
    end
end
always @ (ap_start or ap_CS_fsm or gmem_BVALID or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1266 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp1_it1 or ap_sig_bdd_1336 or ap_reg_ppiten_pp1_it15 or ap_reg_ppiten_pp1_it16 or ap_reg_ppiten_pp2_it0 or ap_reg_ppiten_pp2_it1 or ap_reg_ppiten_pp2_it17 or ap_reg_ppstg_exitcond4_reg_2529_pp2_it17 or ap_sig_ioackin_gmem_WREADY or ap_reg_ppiten_pp2_it18 or ap_reg_ppiten_pp3_it0 or ap_reg_ppiten_pp3_it1 or ap_reg_ppiten_pp3_it18 or ap_reg_ppstg_exitcond7_reg_2593_pp3_it18 or ap_sig_ioackin_bgmodel_sortKey_WREADY or ap_sig_ioackin_bgmodel_weight_WREADY or ap_sig_ioackin_bgmodel_mean_WREADY or ap_sig_ioackin_bgmodel_var_WREADY or ap_reg_ppiten_pp3_it19 or or_cond4_fu_1608_p2 or ap_sig_ioackin_bgmodel_weight_AWREADY or ap_sig_ioackin_bgmodel_sortKey_AWREADY or ap_sig_ioackin_bgmodel_mean_AWREADY or ap_sig_ioackin_bgmodel_var_AWREADY or exitcond2_fu_1614_p2 or ap_sig_bdd_1612 or or_cond_fu_1649_p2 or exitcond1_fu_1667_p2 or ap_sig_ioackin_bgmodel_sortKey_ARREADY or ap_sig_ioackin_bgmodel_weight_ARREADY or ap_sig_ioackin_bgmodel_mean_ARREADY or ap_sig_ioackin_bgmodel_var_ARREADY or exitcond5_fu_1744_p2 or exitcond6_fu_1867_p2 or exitcond_fu_1913_p2 or exitcond4_fu_2023_p2 or exitcond7_fu_2094_p2 or ap_sig_ioackin_gmem_AWREADY or grp_backsub_process_fu_1423_ap_done or ap_sig_bdd_2341 or ap_sig_ioackin_gmem_ARREADY) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if ((~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & ~((~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_AWREADY)) | (~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_AWREADY)) | (~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_AWREADY)) | (~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_AWREADY))))) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else if (((ap_const_lv1_0 == or_cond4_fu_1608_p2) & ~((~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_AWREADY)) | (~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_AWREADY)) | (~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_AWREADY)) | (~(ap_const_lv1_0 == or_cond4_fu_1608_p2) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_AWREADY))))) begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            if (((ap_const_lv1_0 == exitcond2_fu_1614_p2) & ~(((ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY) & (ap_const_lv1_0 == exitcond2_fu_1614_p2)) | ((ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY) & (ap_const_lv1_0 == exitcond2_fu_1614_p2)) | ((ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY) & (ap_const_lv1_0 == exitcond2_fu_1614_p2)) | ((ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY) & (ap_const_lv1_0 == exitcond2_fu_1614_p2))))) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else if ((~(((ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY) & (ap_const_lv1_0 == exitcond2_fu_1614_p2)) | ((ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY) & (ap_const_lv1_0 == exitcond2_fu_1614_p2)) | ((ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY) & (ap_const_lv1_0 == exitcond2_fu_1614_p2)) | ((ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY) & (ap_const_lv1_0 == exitcond2_fu_1614_p2))) & ~(ap_const_lv1_0 == exitcond2_fu_1614_p2))) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st4_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st5_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_st6_fsm_5;
        end
        ap_ST_st6_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st7_fsm_6 : 
        begin
            if (~ap_sig_bdd_1612) begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end
        end
        ap_ST_st8_fsm_7 : 
        begin
            if (~(ap_const_lv1_0 == or_cond_fu_1649_p2)) begin
                ap_NS_fsm = ap_ST_st46_fsm_45;
            end else begin
                ap_NS_fsm = ap_ST_st9_fsm_8;
            end
        end
        ap_ST_st9_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : 
        begin
            ap_NS_fsm = ap_ST_st11_fsm_10;
        end
        ap_ST_st11_fsm_10 : 
        begin
            ap_NS_fsm = ap_ST_st12_fsm_11;
        end
        ap_ST_st12_fsm_11 : 
        begin
            ap_NS_fsm = ap_ST_st13_fsm_12;
        end
        ap_ST_st13_fsm_12 : 
        begin
            ap_NS_fsm = ap_ST_st14_fsm_13;
        end
        ap_ST_st14_fsm_13 : 
        begin
            ap_NS_fsm = ap_ST_st15_fsm_14;
        end
        ap_ST_st15_fsm_14 : 
        begin
            ap_NS_fsm = ap_ST_st16_fsm_15;
        end
        ap_ST_st16_fsm_15 : 
        begin
            ap_NS_fsm = ap_ST_st17_fsm_16;
        end
        ap_ST_st17_fsm_16 : 
        begin
            ap_NS_fsm = ap_ST_st18_fsm_17;
        end
        ap_ST_st18_fsm_17 : 
        begin
            ap_NS_fsm = ap_ST_st19_fsm_18;
        end
        ap_ST_st19_fsm_18 : 
        begin
            ap_NS_fsm = ap_ST_st20_fsm_19;
        end
        ap_ST_st20_fsm_19 : 
        begin
            ap_NS_fsm = ap_ST_st21_fsm_20;
        end
        ap_ST_st21_fsm_20 : 
        begin
            ap_NS_fsm = ap_ST_st22_fsm_21;
        end
        ap_ST_st22_fsm_21 : 
        begin
            ap_NS_fsm = ap_ST_st23_fsm_22;
        end
        ap_ST_st23_fsm_22 : 
        begin
            ap_NS_fsm = ap_ST_st24_fsm_23;
        end
        ap_ST_st24_fsm_23 : 
        begin
            ap_NS_fsm = ap_ST_st25_fsm_24;
        end
        ap_ST_st25_fsm_24 : 
        begin
            ap_NS_fsm = ap_ST_st26_fsm_25;
        end
        ap_ST_st26_fsm_25 : 
        begin
            ap_NS_fsm = ap_ST_st27_fsm_26;
        end
        ap_ST_st27_fsm_26 : 
        begin
            ap_NS_fsm = ap_ST_st28_fsm_27;
        end
        ap_ST_st28_fsm_27 : 
        begin
            ap_NS_fsm = ap_ST_st29_fsm_28;
        end
        ap_ST_st29_fsm_28 : 
        begin
            ap_NS_fsm = ap_ST_st30_fsm_29;
        end
        ap_ST_st30_fsm_29 : 
        begin
            ap_NS_fsm = ap_ST_st31_fsm_30;
        end
        ap_ST_st31_fsm_30 : 
        begin
            ap_NS_fsm = ap_ST_st32_fsm_31;
        end
        ap_ST_st32_fsm_31 : 
        begin
            ap_NS_fsm = ap_ST_st33_fsm_32;
        end
        ap_ST_st33_fsm_32 : 
        begin
            ap_NS_fsm = ap_ST_st34_fsm_33;
        end
        ap_ST_st34_fsm_33 : 
        begin
            ap_NS_fsm = ap_ST_st35_fsm_34;
        end
        ap_ST_st35_fsm_34 : 
        begin
            ap_NS_fsm = ap_ST_st36_fsm_35;
        end
        ap_ST_st36_fsm_35 : 
        begin
            ap_NS_fsm = ap_ST_st37_fsm_36;
        end
        ap_ST_st37_fsm_36 : 
        begin
            ap_NS_fsm = ap_ST_st38_fsm_37;
        end
        ap_ST_st38_fsm_37 : 
        begin
            ap_NS_fsm = ap_ST_st39_fsm_38;
        end
        ap_ST_st39_fsm_38 : 
        begin
            ap_NS_fsm = ap_ST_st40_fsm_39;
        end
        ap_ST_st40_fsm_39 : 
        begin
            ap_NS_fsm = ap_ST_st41_fsm_40;
        end
        ap_ST_st41_fsm_40 : 
        begin
            ap_NS_fsm = ap_ST_st42_fsm_41;
        end
        ap_ST_st42_fsm_41 : 
        begin
            ap_NS_fsm = ap_ST_st43_fsm_42;
        end
        ap_ST_st43_fsm_42 : 
        begin
            ap_NS_fsm = ap_ST_st44_fsm_43;
        end
        ap_ST_st44_fsm_43 : 
        begin
            ap_NS_fsm = ap_ST_st45_fsm_44;
        end
        ap_ST_st45_fsm_44 : 
        begin
            ap_NS_fsm = ap_ST_st46_fsm_45;
        end
        ap_ST_st46_fsm_45 : 
        begin
            ap_NS_fsm = ap_ST_st47_fsm_46;
        end
        ap_ST_st47_fsm_46 : 
        begin
            if (~(ap_const_lv1_0 == exitcond1_fu_1667_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st48_fsm_47;
            end
        end
        ap_ST_st48_fsm_47 : 
        begin
            if (~((ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_ARREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_ARREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_ARREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_ARREADY))) begin
                ap_NS_fsm = ap_ST_st49_fsm_48;
            end else begin
                ap_NS_fsm = ap_ST_st48_fsm_47;
            end
        end
        ap_ST_st49_fsm_48 : 
        begin
            ap_NS_fsm = ap_ST_st50_fsm_49;
        end
        ap_ST_st50_fsm_49 : 
        begin
            ap_NS_fsm = ap_ST_st51_fsm_50;
        end
        ap_ST_st51_fsm_50 : 
        begin
            ap_NS_fsm = ap_ST_st52_fsm_51;
        end
        ap_ST_st52_fsm_51 : 
        begin
            ap_NS_fsm = ap_ST_st53_fsm_52;
        end
        ap_ST_st53_fsm_52 : 
        begin
            ap_NS_fsm = ap_ST_st54_fsm_53;
        end
        ap_ST_st54_fsm_53 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_54;
        end
        ap_ST_pp0_stg0_fsm_54 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it16)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)) & ~(ap_const_lv1_0 == exitcond5_fu_1744_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_54;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it16)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_1266 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16)) & ~(ap_const_lv1_0 == exitcond5_fu_1744_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_st73_fsm_55;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_54;
            end
        end
        ap_ST_st73_fsm_55 : 
        begin
            ap_NS_fsm = ap_ST_st74_fsm_56;
        end
        ap_ST_st74_fsm_56 : 
        begin
            if (~(ap_const_logic_0 == ap_sig_ioackin_gmem_ARREADY)) begin
                ap_NS_fsm = ap_ST_st75_fsm_57;
            end else begin
                ap_NS_fsm = ap_ST_st74_fsm_56;
            end
        end
        ap_ST_st75_fsm_57 : 
        begin
            ap_NS_fsm = ap_ST_st76_fsm_58;
        end
        ap_ST_st76_fsm_58 : 
        begin
            ap_NS_fsm = ap_ST_st77_fsm_59;
        end
        ap_ST_st77_fsm_59 : 
        begin
            ap_NS_fsm = ap_ST_st78_fsm_60;
        end
        ap_ST_st78_fsm_60 : 
        begin
            ap_NS_fsm = ap_ST_st79_fsm_61;
        end
        ap_ST_st79_fsm_61 : 
        begin
            ap_NS_fsm = ap_ST_st80_fsm_62;
        end
        ap_ST_st80_fsm_62 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg0_fsm_63;
        end
        ap_ST_pp1_stg0_fsm_63 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp1_it16) & ~(ap_sig_bdd_1336 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it15)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it15)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_sig_bdd_1336 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it15)) & ~(ap_const_lv1_0 == exitcond6_fu_1867_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it1)))) begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_63;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it16) & ~(ap_sig_bdd_1336 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it15)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it15)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_sig_bdd_1336 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it15)) & ~(ap_const_lv1_0 == exitcond6_fu_1867_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it1)))) begin
                ap_NS_fsm = ap_ST_st98_fsm_64;
            end else begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_63;
            end
        end
        ap_ST_st98_fsm_64 : 
        begin
            if (~(ap_const_lv1_0 == exitcond_fu_1913_p2)) begin
                ap_NS_fsm = ap_ST_st101_fsm_67;
            end else begin
                ap_NS_fsm = ap_ST_st99_fsm_65;
            end
        end
        ap_ST_st99_fsm_65 : 
        begin
            ap_NS_fsm = ap_ST_st100_fsm_66;
        end
        ap_ST_st100_fsm_66 : 
        begin
            if (~(ap_const_logic_0 == grp_backsub_process_fu_1423_ap_done)) begin
                ap_NS_fsm = ap_ST_st98_fsm_64;
            end else begin
                ap_NS_fsm = ap_ST_st100_fsm_66;
            end
        end
        ap_ST_st101_fsm_67 : 
        begin
            if (~(ap_const_logic_0 == ap_sig_ioackin_gmem_AWREADY)) begin
                ap_NS_fsm = ap_ST_pp2_stg0_fsm_68;
            end else begin
                ap_NS_fsm = ap_ST_st101_fsm_67;
            end
        end
        ap_ST_pp2_stg0_fsm_68 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp2_it18) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond4_reg_2529_pp2_it17) & (ap_const_logic_0 == ap_sig_ioackin_gmem_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it18)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it17)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond4_reg_2529_pp2_it17) & (ap_const_logic_0 == ap_sig_ioackin_gmem_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it18)) & ~(ap_const_lv1_0 == exitcond4_fu_2023_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it1)))) begin
                ap_NS_fsm = ap_ST_pp2_stg0_fsm_68;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp2_it18) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond4_reg_2529_pp2_it17) & (ap_const_logic_0 == ap_sig_ioackin_gmem_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it18)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it17)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond4_reg_2529_pp2_it17) & (ap_const_logic_0 == ap_sig_ioackin_gmem_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it18)) & ~(ap_const_lv1_0 == exitcond4_fu_2023_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it1)))) begin
                ap_NS_fsm = ap_ST_st121_fsm_69;
            end else begin
                ap_NS_fsm = ap_ST_pp2_stg0_fsm_68;
            end
        end
        ap_ST_st121_fsm_69 : 
        begin
            ap_NS_fsm = ap_ST_st122_fsm_70;
        end
        ap_ST_st122_fsm_70 : 
        begin
            ap_NS_fsm = ap_ST_st123_fsm_71;
        end
        ap_ST_st123_fsm_71 : 
        begin
            ap_NS_fsm = ap_ST_st124_fsm_72;
        end
        ap_ST_st124_fsm_72 : 
        begin
            ap_NS_fsm = ap_ST_st125_fsm_73;
        end
        ap_ST_st125_fsm_73 : 
        begin
            if (~((ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_AWREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_AWREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_AWREADY) | (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_AWREADY) | (gmem_BVALID == ap_const_logic_0))) begin
                ap_NS_fsm = ap_ST_pp3_stg0_fsm_74;
            end else begin
                ap_NS_fsm = ap_ST_st125_fsm_73;
            end
        end
        ap_ST_pp3_stg0_fsm_74 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp3_it19) & ~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp3_it18)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & ~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19)) & ~(ap_const_lv1_0 == exitcond7_fu_2094_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp3_it1)))) begin
                ap_NS_fsm = ap_ST_pp3_stg0_fsm_74;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp3_it19) & ~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp3_it18)) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & ~((((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_sortKey_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_weight_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_mean_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_0 == ap_sig_ioackin_bgmodel_var_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19)) & ~(ap_const_lv1_0 == exitcond7_fu_2094_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp3_it1)))) begin
                ap_NS_fsm = ap_ST_st146_fsm_75;
            end else begin
                ap_NS_fsm = ap_ST_pp3_stg0_fsm_74;
            end
        end
        ap_ST_st146_fsm_75 : 
        begin
            ap_NS_fsm = ap_ST_st147_fsm_76;
        end
        ap_ST_st147_fsm_76 : 
        begin
            ap_NS_fsm = ap_ST_st148_fsm_77;
        end
        ap_ST_st148_fsm_77 : 
        begin
            ap_NS_fsm = ap_ST_st149_fsm_78;
        end
        ap_ST_st149_fsm_78 : 
        begin
            ap_NS_fsm = ap_ST_st150_fsm_79;
        end
        ap_ST_st150_fsm_79 : 
        begin
            if (~ap_sig_bdd_2341) begin
                ap_NS_fsm = ap_ST_st47_fsm_46;
            end else begin
                ap_NS_fsm = ap_ST_st150_fsm_79;
            end
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end



always @ (ap_rst_n) begin
    ap_rst_n_inv = ~ap_rst_n;
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1220 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_36]);
end


always @ (bgmodel_sortKey_RVALID or bgmodel_weight_RVALID or bgmodel_mean_RVALID or bgmodel_var_RVALID or ap_reg_ppstg_exitcond5_reg_2385_pp0_it15) begin
    ap_sig_bdd_1266 = (((bgmodel_sortKey_RVALID == ap_const_logic_0) & (ap_reg_ppstg_exitcond5_reg_2385_pp0_it15 == ap_const_lv1_0)) | (bgmodel_weight_RVALID == ap_const_logic_0) | (bgmodel_mean_RVALID == ap_const_logic_0) | (bgmodel_var_RVALID == ap_const_logic_0));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1299 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3F]);
end


always @ (gmem_RVALID or ap_reg_ppstg_exitcond6_reg_2462_pp1_it14) begin
    ap_sig_bdd_1336 = ((gmem_RVALID == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond6_reg_2462_pp1_it14));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1368 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_44]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1441 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4A]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1539 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1577 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1597 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end


always @ (bgmodel_sortKey_BVALID or bgmodel_weight_BVALID or bgmodel_mean_BVALID or bgmodel_var_BVALID or or_cond4_reg_2302) begin
    ap_sig_bdd_1612 = (((bgmodel_var_BVALID == ap_const_logic_0) & ~(ap_const_lv1_0 == or_cond4_reg_2302)) | (~(ap_const_lv1_0 == or_cond4_reg_2302) & (bgmodel_mean_BVALID == ap_const_logic_0)) | (~(ap_const_lv1_0 == or_cond4_reg_2302) & (bgmodel_sortKey_BVALID == ap_const_logic_0)) | (~(ap_const_lv1_0 == or_cond4_reg_2302) & (bgmodel_weight_BVALID == ap_const_logic_0)));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1622 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1637 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_D]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1646 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2C]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1655 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2D]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1664 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2E]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1678 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2F]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1760 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_37]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1817 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_40]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1837 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_41]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_2038 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_35]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_2048 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3E]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_2058 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_43]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_2072 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_49]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_2336 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4F]);
end


always @ (bgmodel_sortKey_BVALID or bgmodel_weight_BVALID or bgmodel_mean_BVALID or bgmodel_var_BVALID) begin
    ap_sig_bdd_2341 = ((bgmodel_var_BVALID == ap_const_logic_0) | (bgmodel_mean_BVALID == ap_const_logic_0) | (bgmodel_sortKey_BVALID == ap_const_logic_0) | (bgmodel_weight_BVALID == ap_const_logic_0));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_2369 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_42]);
end


always @ (ap_sig_cseq_ST_st2_fsm_1 or or_cond4_fu_1608_p2) begin
    ap_sig_bdd_2447 = ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == or_cond4_fu_1608_p2));
end


always @ (ap_sig_cseq_ST_st3_fsm_2 or exitcond2_fu_1614_p2) begin
    ap_sig_bdd_2457 = ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == exitcond2_fu_1614_p2));
end


always @ (gmem_BVALID or ap_sig_cseq_ST_st125_fsm_73) begin
    ap_sig_bdd_2471 = ((ap_const_logic_1 == ap_sig_cseq_ST_st125_fsm_73) & ~(gmem_BVALID == ap_const_logic_0));
end


always @ (ap_reg_ppstg_exitcond7_reg_2593_pp3_it18 or ap_reg_ppiten_pp3_it19) begin
    ap_sig_bdd_2477 = ((ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_2593_pp3_it18) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it19));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_2573 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_38]);
end


always @ (ap_reg_ppstg_exitcond4_reg_2529_pp2_it17 or ap_reg_ppiten_pp2_it18) begin
    ap_sig_bdd_2592 = ((ap_const_lv1_0 == ap_reg_ppstg_exitcond4_reg_2529_pp2_it17) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it18));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_98 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

assign arrayNo29_cast_fu_2164_p1 = ap_reg_ppstg_tmp_142_reg_2607_pp3_it17;

assign backsub_AXILiteS_s_axi_U_ap_dummy_ce = ap_const_logic_1;

assign backsub_CRTL_BUS_s_axi_U_ap_dummy_ce = ap_const_logic_1;

assign backsub_bgmodel_mean_m_axi_U_ap_dummy_ce = ap_const_logic_1;

assign backsub_bgmodel_sortKey_m_axi_U_ap_dummy_ce = ap_const_logic_1;

assign backsub_bgmodel_var_m_axi_U_ap_dummy_ce = ap_const_logic_1;

assign backsub_bgmodel_weight_m_axi_U_ap_dummy_ce = ap_const_logic_1;

assign backsub_gmem_m_axi_U_ap_dummy_ce = ap_const_logic_1;

assign bgmodel_mean_ARADDR = tmp_131_fu_1712_p1;

assign bgmodel_mean_ARBURST = ap_const_lv2_0;

assign bgmodel_mean_ARCACHE = ap_const_lv4_0;

assign bgmodel_mean_ARID = ap_const_lv1_0;

assign bgmodel_mean_ARLEN = ap_const_lv32_3C00;

assign bgmodel_mean_ARLOCK = ap_const_lv2_0;

assign bgmodel_mean_ARPROT = ap_const_lv3_0;

assign bgmodel_mean_ARQOS = ap_const_lv4_0;

assign bgmodel_mean_ARREGION = ap_const_lv4_0;

assign bgmodel_mean_ARSIZE = ap_const_lv3_0;

assign bgmodel_mean_ARUSER = ap_const_lv1_0;

assign bgmodel_mean_AWBURST = ap_const_lv2_0;

assign bgmodel_mean_AWCACHE = ap_const_lv4_0;

assign bgmodel_mean_AWID = ap_const_lv1_0;

assign bgmodel_mean_AWLOCK = ap_const_lv2_0;

assign bgmodel_mean_AWPROT = ap_const_lv3_0;

assign bgmodel_mean_AWQOS = ap_const_lv4_0;

assign bgmodel_mean_AWREGION = ap_const_lv4_0;

assign bgmodel_mean_AWSIZE = ap_const_lv3_0;

assign bgmodel_mean_AWUSER = ap_const_lv1_0;

assign bgmodel_mean_WID = ap_const_lv1_0;

assign bgmodel_mean_WLAST = ap_const_logic_0;

assign bgmodel_mean_WSTRB = ap_const_lv4_F;

assign bgmodel_mean_WUSER = ap_const_lv1_0;

assign bgmodel_sortKey_ARADDR = tmp_131_fu_1712_p1;

assign bgmodel_sortKey_ARBURST = ap_const_lv2_0;

assign bgmodel_sortKey_ARCACHE = ap_const_lv4_0;

assign bgmodel_sortKey_ARID = ap_const_lv1_0;

assign bgmodel_sortKey_ARLEN = ap_const_lv32_3C00;

assign bgmodel_sortKey_ARLOCK = ap_const_lv2_0;

assign bgmodel_sortKey_ARPROT = ap_const_lv3_0;

assign bgmodel_sortKey_ARQOS = ap_const_lv4_0;

assign bgmodel_sortKey_ARREGION = ap_const_lv4_0;

assign bgmodel_sortKey_ARSIZE = ap_const_lv3_0;

assign bgmodel_sortKey_ARUSER = ap_const_lv1_0;

assign bgmodel_sortKey_AWBURST = ap_const_lv2_0;

assign bgmodel_sortKey_AWCACHE = ap_const_lv4_0;

assign bgmodel_sortKey_AWID = ap_const_lv1_0;

assign bgmodel_sortKey_AWLOCK = ap_const_lv2_0;

assign bgmodel_sortKey_AWPROT = ap_const_lv3_0;

assign bgmodel_sortKey_AWQOS = ap_const_lv4_0;

assign bgmodel_sortKey_AWREGION = ap_const_lv4_0;

assign bgmodel_sortKey_AWSIZE = ap_const_lv3_0;

assign bgmodel_sortKey_AWUSER = ap_const_lv1_0;

assign bgmodel_sortKey_WID = ap_const_lv1_0;

assign bgmodel_sortKey_WLAST = ap_const_logic_0;

assign bgmodel_sortKey_WSTRB = ap_const_lv4_F;

assign bgmodel_sortKey_WUSER = ap_const_lv1_0;

assign bgmodel_var_ARADDR = tmp_131_fu_1712_p1;

assign bgmodel_var_ARBURST = ap_const_lv2_0;

assign bgmodel_var_ARCACHE = ap_const_lv4_0;

assign bgmodel_var_ARID = ap_const_lv1_0;

assign bgmodel_var_ARLEN = ap_const_lv32_3C00;

assign bgmodel_var_ARLOCK = ap_const_lv2_0;

assign bgmodel_var_ARPROT = ap_const_lv3_0;

assign bgmodel_var_ARQOS = ap_const_lv4_0;

assign bgmodel_var_ARREGION = ap_const_lv4_0;

assign bgmodel_var_ARSIZE = ap_const_lv3_0;

assign bgmodel_var_ARUSER = ap_const_lv1_0;

assign bgmodel_var_AWBURST = ap_const_lv2_0;

assign bgmodel_var_AWCACHE = ap_const_lv4_0;

assign bgmodel_var_AWID = ap_const_lv1_0;

assign bgmodel_var_AWLOCK = ap_const_lv2_0;

assign bgmodel_var_AWPROT = ap_const_lv3_0;

assign bgmodel_var_AWQOS = ap_const_lv4_0;

assign bgmodel_var_AWREGION = ap_const_lv4_0;

assign bgmodel_var_AWSIZE = ap_const_lv3_0;

assign bgmodel_var_AWUSER = ap_const_lv1_0;

assign bgmodel_var_WID = ap_const_lv1_0;

assign bgmodel_var_WLAST = ap_const_logic_0;

assign bgmodel_var_WSTRB = ap_const_lv4_F;

assign bgmodel_var_WUSER = ap_const_lv1_0;

assign bgmodel_weight_ARADDR = tmp_131_fu_1712_p1;

assign bgmodel_weight_ARBURST = ap_const_lv2_0;

assign bgmodel_weight_ARCACHE = ap_const_lv4_0;

assign bgmodel_weight_ARID = ap_const_lv1_0;

assign bgmodel_weight_ARLEN = ap_const_lv32_3C00;

assign bgmodel_weight_ARLOCK = ap_const_lv2_0;

assign bgmodel_weight_ARPROT = ap_const_lv3_0;

assign bgmodel_weight_ARQOS = ap_const_lv4_0;

assign bgmodel_weight_ARREGION = ap_const_lv4_0;

assign bgmodel_weight_ARSIZE = ap_const_lv3_0;

assign bgmodel_weight_ARUSER = ap_const_lv1_0;

assign bgmodel_weight_AWBURST = ap_const_lv2_0;

assign bgmodel_weight_AWCACHE = ap_const_lv4_0;

assign bgmodel_weight_AWID = ap_const_lv1_0;

assign bgmodel_weight_AWLOCK = ap_const_lv2_0;

assign bgmodel_weight_AWPROT = ap_const_lv3_0;

assign bgmodel_weight_AWQOS = ap_const_lv4_0;

assign bgmodel_weight_AWREGION = ap_const_lv4_0;

assign bgmodel_weight_AWSIZE = ap_const_lv3_0;

assign bgmodel_weight_AWUSER = ap_const_lv1_0;

assign bgmodel_weight_WID = ap_const_lv1_0;

assign bgmodel_weight_WLAST = ap_const_logic_0;

assign bgmodel_weight_WSTRB = ap_const_lv4_F;

assign bgmodel_weight_WUSER = ap_const_lv1_0;

assign exitcond1_fu_1667_p2 = (x_reg_1308 == ap_const_lv4_A? 1'b1: 1'b0);

assign exitcond2_fu_1614_p2 = (p_reg_1277 == ap_const_lv18_25800? 1'b1: 1'b0);

assign exitcond4_fu_2023_p2 = (indvar1_phi_fu_1381_p4 == ap_const_lv13_1E00? 1'b1: 1'b0);

assign exitcond5_fu_1744_p2 = (indvar2_phi_fu_1324_p4 == ap_const_lv14_3C00? 1'b1: 1'b0);

assign exitcond6_fu_1867_p2 = (indvar_phi_fu_1347_p4 == ap_const_lv13_1E00? 1'b1: 1'b0);

assign exitcond7_fu_2094_p2 = (indvar3_phi_fu_1404_p4 == ap_const_lv14_3C00? 1'b1: 1'b0);

assign exitcond_fu_1913_p2 = (r_reg_1366 == ap_const_lv4_8? 1'b1: 1'b0);

assign frame_in_glob_0_d0 = gmem_addr_read_reg_2480;

assign frame_in_glob_1_d0 = gmem_addr_read_reg_2480;

assign frame_in_glob_2_d0 = gmem_addr_read_reg_2480;

assign frame_in_glob_3_d0 = gmem_addr_read_reg_2480;

assign frame_in_glob_4_d0 = gmem_addr_read_reg_2480;

assign frame_in_glob_5_d0 = gmem_addr_read_reg_2480;

assign frame_in_glob_6_d0 = gmem_addr_read_reg_2480;

assign frame_in_glob_7_d0 = gmem_addr_read_reg_2480;

assign frame_out_glob_0_d0 = grp_backsub_process_fu_1423_frame_out_0_d0;

assign frame_out_glob_1_d0 = grp_backsub_process_fu_1423_frame_out_1_d0;

assign frame_out_glob_2_d0 = grp_backsub_process_fu_1423_frame_out_2_d0;

assign frame_out_glob_3_d0 = grp_backsub_process_fu_1423_frame_out_3_d0;

assign frame_out_glob_4_d0 = grp_backsub_process_fu_1423_frame_out_4_d0;

assign frame_out_glob_5_d0 = grp_backsub_process_fu_1423_frame_out_5_d0;

assign frame_out_glob_6_d0 = grp_backsub_process_fu_1423_frame_out_6_d0;

assign frame_out_glob_7_d0 = grp_backsub_process_fu_1423_frame_out_7_d0;

assign gmem_ARADDR = gmem_addr_reg_2456;

assign gmem_ARBURST = ap_const_lv2_0;

assign gmem_ARCACHE = ap_const_lv4_0;

assign gmem_ARID = ap_const_lv1_0;

assign gmem_ARLEN = ap_const_lv32_1E00;

assign gmem_ARLOCK = ap_const_lv2_0;

assign gmem_ARPROT = ap_const_lv3_0;

assign gmem_ARQOS = ap_const_lv4_0;

assign gmem_ARREGION = ap_const_lv4_0;

assign gmem_ARSIZE = ap_const_lv3_0;

assign gmem_ARUSER = ap_const_lv1_0;

assign gmem_AWADDR = gmem_addr_1_reg_2510;

assign gmem_AWBURST = ap_const_lv2_0;

assign gmem_AWCACHE = ap_const_lv4_0;

assign gmem_AWID = ap_const_lv1_0;

assign gmem_AWLEN = ap_const_lv32_1E00;

assign gmem_AWLOCK = ap_const_lv2_0;

assign gmem_AWPROT = ap_const_lv3_0;

assign gmem_AWQOS = ap_const_lv4_0;

assign gmem_AWREGION = ap_const_lv4_0;

assign gmem_AWSIZE = ap_const_lv3_0;

assign gmem_AWUSER = ap_const_lv1_0;

assign gmem_WDATA = tmp_102_reg_2588;

assign gmem_WID = ap_const_lv1_0;

assign gmem_WLAST = ap_const_logic_0;

assign gmem_WSTRB = ap_const_lv1_1;

assign gmem_WUSER = ap_const_lv1_0;

assign grp_backsub_process_fu_1423_ap_start = grp_backsub_process_fu_1423_ap_start_ap_start_reg;

assign grp_backsub_process_fu_1423_bgmodel_0_mean_q0 = bgmo_mean_0_q0;

assign grp_backsub_process_fu_1423_bgmodel_0_sortKey_q0 = bgmo_sortKey_0_q0;

assign grp_backsub_process_fu_1423_bgmodel_0_var_q0 = bgmo_var_0_q0;

assign grp_backsub_process_fu_1423_bgmodel_0_weight_q0 = bgmo_weight_0_q0;

assign grp_backsub_process_fu_1423_bgmodel_1_mean_q0 = bgmo_mean_1_q0;

assign grp_backsub_process_fu_1423_bgmodel_1_sortKey_q0 = bgmo_sortKey_1_q0;

assign grp_backsub_process_fu_1423_bgmodel_1_var_q0 = bgmo_var_1_q0;

assign grp_backsub_process_fu_1423_bgmodel_1_weight_q0 = bgmo_weight_1_q0;

assign grp_backsub_process_fu_1423_bgmodel_2_mean_q0 = bgmo_mean_2_q0;

assign grp_backsub_process_fu_1423_bgmodel_2_sortKey_q0 = bgmo_sortKey_2_q0;

assign grp_backsub_process_fu_1423_bgmodel_2_var_q0 = bgmo_var_2_q0;

assign grp_backsub_process_fu_1423_bgmodel_2_weight_q0 = bgmo_weight_2_q0;

assign grp_backsub_process_fu_1423_bgmodel_3_mean_q0 = bgmo_mean_3_q0;

assign grp_backsub_process_fu_1423_bgmodel_3_sortKey_q0 = bgmo_sortKey_3_q0;

assign grp_backsub_process_fu_1423_bgmodel_3_var_q0 = bgmo_var_3_q0;

assign grp_backsub_process_fu_1423_bgmodel_3_weight_q0 = bgmo_weight_3_q0;

assign grp_backsub_process_fu_1423_bgmodel_4_mean_q0 = bgmo_mean_4_q0;

assign grp_backsub_process_fu_1423_bgmodel_4_sortKey_q0 = bgmo_sortKey_4_q0;

assign grp_backsub_process_fu_1423_bgmodel_4_var_q0 = bgmo_var_4_q0;

assign grp_backsub_process_fu_1423_bgmodel_4_weight_q0 = bgmo_weight_4_q0;

assign grp_backsub_process_fu_1423_bgmodel_5_mean_q0 = bgmo_mean_5_q0;

assign grp_backsub_process_fu_1423_bgmodel_5_sortKey_q0 = bgmo_sortKey_5_q0;

assign grp_backsub_process_fu_1423_bgmodel_5_var_q0 = bgmo_var_5_q0;

assign grp_backsub_process_fu_1423_bgmodel_5_weight_q0 = bgmo_weight_5_q0;

assign grp_backsub_process_fu_1423_bgmodel_6_mean_q0 = bgmo_mean_6_q0;

assign grp_backsub_process_fu_1423_bgmodel_6_sortKey_q0 = bgmo_sortKey_6_q0;

assign grp_backsub_process_fu_1423_bgmodel_6_var_q0 = bgmo_var_6_q0;

assign grp_backsub_process_fu_1423_bgmodel_6_weight_q0 = bgmo_weight_6_q0;

assign grp_backsub_process_fu_1423_bgmodel_7_mean_q0 = bgmo_mean_7_q0;

assign grp_backsub_process_fu_1423_bgmodel_7_sortKey_q0 = bgmo_sortKey_7_q0;

assign grp_backsub_process_fu_1423_bgmodel_7_var_q0 = bgmo_var_7_q0;

assign grp_backsub_process_fu_1423_bgmodel_7_weight_q0 = bgmo_weight_7_q0;

assign grp_backsub_process_fu_1423_frame_in_0_q0 = frame_in_glob_0_q0;

assign grp_backsub_process_fu_1423_frame_in_1_q0 = frame_in_glob_1_q0;

assign grp_backsub_process_fu_1423_frame_in_2_q0 = frame_in_glob_2_q0;

assign grp_backsub_process_fu_1423_frame_in_3_q0 = frame_in_glob_3_q0;

assign grp_backsub_process_fu_1423_frame_in_4_q0 = frame_in_glob_4_q0;

assign grp_backsub_process_fu_1423_frame_in_5_q0 = frame_in_glob_5_q0;

assign grp_backsub_process_fu_1423_frame_in_6_q0 = frame_in_glob_6_q0;

assign grp_backsub_process_fu_1423_frame_in_7_q0 = frame_in_glob_7_q0;

assign grp_backsub_process_fu_1423_learningRate = learningRate_assign_reg_2343;

assign grp_backsub_process_fu_1423_tmp_64 = tmp_60_reg_2515;

assign grp_backsub_process_fu_1423_tmp_641 = tmp_60_reg_2515;

assign grp_backsub_process_fu_1423_tmp_66 = tmp_62_reg_2521;

assign grp_backsub_process_fu_1423_tmp_662 = tmp_62_reg_2521;

assign grp_backsub_process_fu_1423_tmp_663 = tmp_62_reg_2521;

assign grp_backsub_process_fu_1423_tmp_664 = tmp_62_reg_2521;

assign grp_fu_1537_opcode = ap_const_lv5_3;

assign grp_fu_1544_ce = ap_const_logic_1;

assign grp_fu_1549_ce = ap_const_logic_1;

assign grp_fu_1772_p1 = ap_const_lv14_780;

assign grp_fu_1895_p1 = ap_const_lv13_3C0;

assign grp_fu_2051_p1 = ap_const_lv13_3C0;

assign grp_fu_2122_p1 = ap_const_lv14_780;

assign indvar_next1_fu_2029_p2 = (indvar1_phi_fu_1381_p4 + ap_const_lv13_1);

assign indvar_next2_fu_1750_p2 = (indvar2_phi_fu_1324_p4 + ap_const_lv14_1);

assign indvar_next3_fu_2100_p2 = (indvar3_phi_fu_1404_p4 + ap_const_lv14_1);

assign indvar_next_fu_1873_p2 = (indvar_phi_fu_1347_p4 + ap_const_lv13_1);

assign learningRate_to_int_fu_1568_p1 = learningRate_read_reg_2255;

assign newIndex28_fu_1778_p1 = grp_fu_1772_p2;

assign newIndex30_fu_1901_p1 = grp_fu_1895_p2;

assign newIndex31_fu_2057_p1 = grp_fu_2051_p2;

assign newIndex33_fu_2128_p1 = grp_fu_2122_p2;

assign next_mul1_fu_1879_p2 = (phi_mul1_reg_1355 + ap_const_lv27_2223);

assign next_mul2_fu_2035_p2 = (phi_mul2_reg_1389 + ap_const_lv27_2223);

assign next_mul3_fu_2106_p2 = (phi_mul3_reg_1412 + ap_const_lv29_4445);

assign next_mul_fu_1756_p2 = (phi_mul_reg_1332 + ap_const_lv29_4445);

assign notlhs_fu_1585_p2 = (tmp_96_fu_1571_p4 != ap_const_lv8_FF? 1'b1: 1'b0);

assign notrhs_fu_1591_p2 = (tmp_129_fu_1581_p1 == ap_const_lv23_0? 1'b1: 1'b0);

assign or_cond4_fu_1608_p2 = (tmp_s_fu_1562_p2 | tmp_99_fu_1603_p2);

assign or_cond_fu_1649_p2 = (tmp_101_reg_2314 & tmp_47_fu_1643_p2);

assign p_1_fu_1620_p2 = (p_reg_1277 + ap_const_lv18_1);

assign p_shl2_cast_fu_1699_p1 = p_shl2_fu_1691_p3;

assign p_shl2_fu_1691_p3 = {{x_reg_1308}, {ap_const_lv10_0}};

assign p_shl3_cast_fu_1822_p1 = p_shl3_fu_1814_p3;

assign p_shl3_fu_1814_p3 = {{x_reg_1308}, {ap_const_lv13_0}};

assign p_shl4_cast_fu_1834_p1 = p_shl4_fu_1826_p3;

assign p_shl4_fu_1826_p3 = {{x_reg_1308}, {ap_const_lv9_0}};

assign p_shl5_cast_fu_1937_p1 = p_shl5_fu_1929_p3;

assign p_shl5_fu_1929_p3 = {{tmp_140_fu_1925_p1}, {ap_const_lv10_0}};

assign p_shl6_cast_fu_1949_p1 = p_shl6_fu_1941_p3;

assign p_shl6_fu_1941_p3 = {{tmp_140_fu_1925_p1}, {ap_const_lv6_0}};

assign p_shl7_cast_fu_1967_p1 = p_shl7_fu_1959_p3;

assign p_shl7_fu_1959_p3 = {{tmp_140_fu_1925_p1}, {ap_const_lv11_0}};

assign p_shl8_cast_fu_1979_p1 = p_shl8_fu_1971_p3;

assign p_shl8_fu_1971_p3 = {{tmp_140_fu_1925_p1}, {ap_const_lv7_0}};

assign p_shl_cast_fu_1687_p1 = p_shl_fu_1679_p3;

assign p_shl_fu_1679_p3 = {{x_reg_1308}, {ap_const_lv14_0}};

assign r_1_fu_1919_p2 = (r_reg_1366 + ap_const_lv4_1);

assign tmp_101_fu_1626_p2 = (tmp_97_reg_2297 & grp_fu_1537_p2);

assign tmp_102_fu_2072_p9 = ap_reg_ppstg_tmp_141_reg_2543_pp2_it16;

assign tmp_129_fu_1581_p1 = learningRate_to_int_fu_1568_p1[22:0];

assign tmp_130_fu_1709_p1 = $signed(tmp_54_reg_2356);

assign tmp_131_fu_1712_p1 = $unsigned(tmp_130_fu_1709_p1);

assign tmp_132_fu_1844_p1 = $signed(tmp_55_fu_1838_p2);

assign tmp_133_fu_1848_p1 = $unsigned(tmp_132_fu_1844_p1);

assign tmp_134_fu_1852_p2 = ($signed(tmp_133_fu_1848_p1) + $signed(tmp_2_cast_reg_2282));

assign tmp_135_fu_1857_p1 = $signed(tmp_134_fu_1852_p2);

assign tmp_138_fu_1989_p2 = ($signed(tmp_133_reg_2451) + $signed(tmp_1_cast_reg_2277));

assign tmp_139_fu_1993_p1 = $signed(tmp_138_fu_1989_p2);

assign tmp_140_fu_1925_p1 = r_reg_1366[2:0];

assign tmp_1_cast_fu_1552_p1 = $signed(frame_o_read_reg_2262);

assign tmp_2_cast_fu_1555_p1 = $signed(frame_i_read_reg_2267);

assign tmp_46_fu_1631_p2 = (nframes_load_1_reg_1288 + ap_const_lv32_1);

assign tmp_47_fu_1643_p2 = ($signed(nframes_load_1_reg_1288) > $signed(32'b00000000000000000000000000000000)? 1'b1: 1'b0);

assign tmp_49_fu_1654_p2 = ($signed(tmp_46_fu_1631_p2) > $signed(32'b11001000)? 1'b1: 1'b0);

assign tmp_51_fu_1660_p3 = ((tmp_49_reg_2328[0:0] === 1'b1) ? ap_const_lv64_4069000000000000 : grp_fu_1549_p1);

assign tmp_54_fu_1703_p2 = (p_shl_cast_fu_1687_p1 - p_shl2_cast_fu_1699_p1);

assign tmp_55_fu_1838_p2 = (p_shl3_cast_fu_1822_p1 - p_shl4_cast_fu_1834_p1);

assign tmp_59_fu_1953_p2 = (p_shl5_cast_fu_1937_p1 - p_shl6_cast_fu_1949_p1);

assign tmp_60_fu_2006_p1 = $unsigned(tmp_61_cast_fu_2003_p1);

assign tmp_61_cast_fu_2003_p1 = $signed(tmp_59_reg_2500);

assign tmp_61_fu_1983_p2 = (p_shl7_cast_fu_1967_p1 - p_shl8_cast_fu_1979_p1);

assign tmp_62_fu_2015_p1 = $unsigned(tmp_63_cast_fu_2012_p1);

assign tmp_63_cast_fu_2012_p1 = $signed(tmp_61_reg_2505);

assign tmp_96_fu_1571_p4 = {{learningRate_to_int_fu_1568_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_97_fu_1597_p2 = (notrhs_fu_1591_p2 | notlhs_fu_1585_p2);

assign tmp_99_fu_1603_p2 = (tmp_97_fu_1597_p2 & tmp_98_reg_2272);

assign tmp_s_fu_1562_p2 = (nframes == ap_const_lv32_0? 1'b1: 1'b0);

assign x_4_fu_1673_p2 = (x_reg_1308 + ap_const_lv4_1);
always @ (posedge ap_clk) begin
    tmp_54_reg_2356[9:0] <= 10'b0000000000;
    bgmodel_sortKey_addr_reg_2361[9:0] <= 10'b0000000000;
    bgmodel_weight_addr_reg_2367[9:0] <= 10'b0000000000;
    bgmodel_mean_addr_reg_2373[9:0] <= 10'b0000000000;
    bgmodel_var_addr_reg_2379[9:0] <= 10'b0000000000;
    tmp_133_reg_2451[8:0] <= 9'b000000000;
    tmp_133_reg_2451[33:32] <= 2'b00;
    tmp_59_reg_2500[5:0] <= 6'b000000;
    tmp_61_reg_2505[6:0] <= 7'b0000000;
    tmp_60_reg_2515[5:0] <= 6'b000000;
    tmp_60_reg_2515[63:32] <= 32'b00000000000000000000000000000000;
    tmp_62_reg_2521[6:0] <= 7'b0000000;
    tmp_62_reg_2521[63:32] <= 32'b00000000000000000000000000000000;
end



endmodule //backsub

