Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Apr 24 09:54:05 2024
| Host         : P2-05 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                4           
TIMING-18  Warning   Missing input or output delay  42          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.362      -34.675                     96                 3231        0.078        0.000                      0                 3231        9.500        0.000                       0                  1495  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.362      -34.675                     96                 3231        0.078        0.000                      0                 3231        9.500        0.000                       0                  1495  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           96  Failing Endpoints,  Worst Slack       -0.362ns,  Total Violation      -34.675ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.362ns  (required time - arrival time)
  Source:                 CPU/dx/insn/loop1[29].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg__0/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        8.970ns  (logic 4.991ns (55.640%)  route 3.979ns (44.360%))
  Logic Levels:           5  (DSP48E1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 25.017 - 20.000 ) 
    Source Clock Delay      (SCD):    5.233ns = ( 15.233 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1494, routed)        1.630    15.233    CPU/dx/insn/loop1[29].my_dff/clk0
    SLICE_X61Y93         FDRE                                         r  CPU/dx/insn/loop1[29].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDRE (Prop_fdre_C_Q)         0.459    15.692 f  CPU/dx/insn/loop1[29].my_dff/q_reg/Q
                         net (fo=73, routed)          0.745    16.437    CPU/dx/insn/loop1[27].my_dff/q_i_9__32_1
    SLICE_X60Y93         LUT4 (Prop_lut4_I2_O)        0.124    16.561 r  CPU/dx/insn/loop1[27].my_dff/real_prod0__0_i_25/O
                         net (fo=3, routed)           0.978    17.539    CPU/dx/insn/loop1[18].my_dff/real_prod_reg__0_2
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124    17.663 f  CPU/dx/insn/loop1[18].my_dff/real_prod0__0_i_18/O
                         net (fo=4, routed)           0.521    18.184    CPU/dx/insn/loop1[18].my_dff/q_reg_46
    SLICE_X61Y89         LUT5 (Prop_lut5_I0_O)        0.124    18.308 r  CPU/dx/insn/loop1[18].my_dff/real_prod0_i_33/O
                         net (fo=46, routed)          0.979    19.288    CPU/aluInputA/second/ctrl_aluA[1]
    SLICE_X59Y85         LUT5 (Prop_lut5_I1_O)        0.124    19.412 r  CPU/aluInputA/second/real_prod0__0_i_16/O
                         net (fo=25, routed)          0.753    20.165    CPU/mymultdiv/mult/alu_inA[1]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[0])
                                                      4.036    24.201 r  CPU/mymultdiv/mult/real_prod0__0/PCOUT[0]
                         net (fo=1, routed)           0.002    24.203    CPU/mymultdiv/mult/real_prod0__0_n_153
    DSP48_X1Y37          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg__0/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1494, routed)        1.595    25.017    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X1Y37          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg__0/CLK
                         clock pessimism              0.259    25.276    
                         clock uncertainty           -0.035    25.241    
    DSP48_X1Y37          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    23.841    CPU/mymultdiv/mult/real_prod_reg__0
  -------------------------------------------------------------------
                         required time                         23.841    
                         arrival time                         -24.203    
  -------------------------------------------------------------------
                         slack                                 -0.362    

Slack (VIOLATED) :        -0.362ns  (required time - arrival time)
  Source:                 CPU/dx/insn/loop1[29].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg__0/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        8.970ns  (logic 4.991ns (55.640%)  route 3.979ns (44.360%))
  Logic Levels:           5  (DSP48E1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 25.017 - 20.000 ) 
    Source Clock Delay      (SCD):    5.233ns = ( 15.233 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1494, routed)        1.630    15.233    CPU/dx/insn/loop1[29].my_dff/clk0
    SLICE_X61Y93         FDRE                                         r  CPU/dx/insn/loop1[29].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDRE (Prop_fdre_C_Q)         0.459    15.692 f  CPU/dx/insn/loop1[29].my_dff/q_reg/Q
                         net (fo=73, routed)          0.745    16.437    CPU/dx/insn/loop1[27].my_dff/q_i_9__32_1
    SLICE_X60Y93         LUT4 (Prop_lut4_I2_O)        0.124    16.561 r  CPU/dx/insn/loop1[27].my_dff/real_prod0__0_i_25/O
                         net (fo=3, routed)           0.978    17.539    CPU/dx/insn/loop1[18].my_dff/real_prod_reg__0_2
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124    17.663 f  CPU/dx/insn/loop1[18].my_dff/real_prod0__0_i_18/O
                         net (fo=4, routed)           0.521    18.184    CPU/dx/insn/loop1[18].my_dff/q_reg_46
    SLICE_X61Y89         LUT5 (Prop_lut5_I0_O)        0.124    18.308 r  CPU/dx/insn/loop1[18].my_dff/real_prod0_i_33/O
                         net (fo=46, routed)          0.979    19.288    CPU/aluInputA/second/ctrl_aluA[1]
    SLICE_X59Y85         LUT5 (Prop_lut5_I1_O)        0.124    19.412 r  CPU/aluInputA/second/real_prod0__0_i_16/O
                         net (fo=25, routed)          0.753    20.165    CPU/mymultdiv/mult/alu_inA[1]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[10])
                                                      4.036    24.201 r  CPU/mymultdiv/mult/real_prod0__0/PCOUT[10]
                         net (fo=1, routed)           0.002    24.203    CPU/mymultdiv/mult/real_prod0__0_n_143
    DSP48_X1Y37          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg__0/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1494, routed)        1.595    25.017    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X1Y37          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg__0/CLK
                         clock pessimism              0.259    25.276    
                         clock uncertainty           -0.035    25.241    
    DSP48_X1Y37          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    23.841    CPU/mymultdiv/mult/real_prod_reg__0
  -------------------------------------------------------------------
                         required time                         23.841    
                         arrival time                         -24.203    
  -------------------------------------------------------------------
                         slack                                 -0.362    

Slack (VIOLATED) :        -0.362ns  (required time - arrival time)
  Source:                 CPU/dx/insn/loop1[29].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg__0/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        8.970ns  (logic 4.991ns (55.640%)  route 3.979ns (44.360%))
  Logic Levels:           5  (DSP48E1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 25.017 - 20.000 ) 
    Source Clock Delay      (SCD):    5.233ns = ( 15.233 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1494, routed)        1.630    15.233    CPU/dx/insn/loop1[29].my_dff/clk0
    SLICE_X61Y93         FDRE                                         r  CPU/dx/insn/loop1[29].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDRE (Prop_fdre_C_Q)         0.459    15.692 f  CPU/dx/insn/loop1[29].my_dff/q_reg/Q
                         net (fo=73, routed)          0.745    16.437    CPU/dx/insn/loop1[27].my_dff/q_i_9__32_1
    SLICE_X60Y93         LUT4 (Prop_lut4_I2_O)        0.124    16.561 r  CPU/dx/insn/loop1[27].my_dff/real_prod0__0_i_25/O
                         net (fo=3, routed)           0.978    17.539    CPU/dx/insn/loop1[18].my_dff/real_prod_reg__0_2
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124    17.663 f  CPU/dx/insn/loop1[18].my_dff/real_prod0__0_i_18/O
                         net (fo=4, routed)           0.521    18.184    CPU/dx/insn/loop1[18].my_dff/q_reg_46
    SLICE_X61Y89         LUT5 (Prop_lut5_I0_O)        0.124    18.308 r  CPU/dx/insn/loop1[18].my_dff/real_prod0_i_33/O
                         net (fo=46, routed)          0.979    19.288    CPU/aluInputA/second/ctrl_aluA[1]
    SLICE_X59Y85         LUT5 (Prop_lut5_I1_O)        0.124    19.412 r  CPU/aluInputA/second/real_prod0__0_i_16/O
                         net (fo=25, routed)          0.753    20.165    CPU/mymultdiv/mult/alu_inA[1]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[11])
                                                      4.036    24.201 r  CPU/mymultdiv/mult/real_prod0__0/PCOUT[11]
                         net (fo=1, routed)           0.002    24.203    CPU/mymultdiv/mult/real_prod0__0_n_142
    DSP48_X1Y37          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg__0/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1494, routed)        1.595    25.017    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X1Y37          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg__0/CLK
                         clock pessimism              0.259    25.276    
                         clock uncertainty           -0.035    25.241    
    DSP48_X1Y37          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    23.841    CPU/mymultdiv/mult/real_prod_reg__0
  -------------------------------------------------------------------
                         required time                         23.841    
                         arrival time                         -24.203    
  -------------------------------------------------------------------
                         slack                                 -0.362    

Slack (VIOLATED) :        -0.362ns  (required time - arrival time)
  Source:                 CPU/dx/insn/loop1[29].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg__0/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        8.970ns  (logic 4.991ns (55.640%)  route 3.979ns (44.360%))
  Logic Levels:           5  (DSP48E1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 25.017 - 20.000 ) 
    Source Clock Delay      (SCD):    5.233ns = ( 15.233 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1494, routed)        1.630    15.233    CPU/dx/insn/loop1[29].my_dff/clk0
    SLICE_X61Y93         FDRE                                         r  CPU/dx/insn/loop1[29].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDRE (Prop_fdre_C_Q)         0.459    15.692 f  CPU/dx/insn/loop1[29].my_dff/q_reg/Q
                         net (fo=73, routed)          0.745    16.437    CPU/dx/insn/loop1[27].my_dff/q_i_9__32_1
    SLICE_X60Y93         LUT4 (Prop_lut4_I2_O)        0.124    16.561 r  CPU/dx/insn/loop1[27].my_dff/real_prod0__0_i_25/O
                         net (fo=3, routed)           0.978    17.539    CPU/dx/insn/loop1[18].my_dff/real_prod_reg__0_2
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124    17.663 f  CPU/dx/insn/loop1[18].my_dff/real_prod0__0_i_18/O
                         net (fo=4, routed)           0.521    18.184    CPU/dx/insn/loop1[18].my_dff/q_reg_46
    SLICE_X61Y89         LUT5 (Prop_lut5_I0_O)        0.124    18.308 r  CPU/dx/insn/loop1[18].my_dff/real_prod0_i_33/O
                         net (fo=46, routed)          0.979    19.288    CPU/aluInputA/second/ctrl_aluA[1]
    SLICE_X59Y85         LUT5 (Prop_lut5_I1_O)        0.124    19.412 r  CPU/aluInputA/second/real_prod0__0_i_16/O
                         net (fo=25, routed)          0.753    20.165    CPU/mymultdiv/mult/alu_inA[1]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[12])
                                                      4.036    24.201 r  CPU/mymultdiv/mult/real_prod0__0/PCOUT[12]
                         net (fo=1, routed)           0.002    24.203    CPU/mymultdiv/mult/real_prod0__0_n_141
    DSP48_X1Y37          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg__0/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1494, routed)        1.595    25.017    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X1Y37          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg__0/CLK
                         clock pessimism              0.259    25.276    
                         clock uncertainty           -0.035    25.241    
    DSP48_X1Y37          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    23.841    CPU/mymultdiv/mult/real_prod_reg__0
  -------------------------------------------------------------------
                         required time                         23.841    
                         arrival time                         -24.203    
  -------------------------------------------------------------------
                         slack                                 -0.362    

Slack (VIOLATED) :        -0.362ns  (required time - arrival time)
  Source:                 CPU/dx/insn/loop1[29].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg__0/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        8.970ns  (logic 4.991ns (55.640%)  route 3.979ns (44.360%))
  Logic Levels:           5  (DSP48E1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 25.017 - 20.000 ) 
    Source Clock Delay      (SCD):    5.233ns = ( 15.233 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1494, routed)        1.630    15.233    CPU/dx/insn/loop1[29].my_dff/clk0
    SLICE_X61Y93         FDRE                                         r  CPU/dx/insn/loop1[29].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDRE (Prop_fdre_C_Q)         0.459    15.692 f  CPU/dx/insn/loop1[29].my_dff/q_reg/Q
                         net (fo=73, routed)          0.745    16.437    CPU/dx/insn/loop1[27].my_dff/q_i_9__32_1
    SLICE_X60Y93         LUT4 (Prop_lut4_I2_O)        0.124    16.561 r  CPU/dx/insn/loop1[27].my_dff/real_prod0__0_i_25/O
                         net (fo=3, routed)           0.978    17.539    CPU/dx/insn/loop1[18].my_dff/real_prod_reg__0_2
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124    17.663 f  CPU/dx/insn/loop1[18].my_dff/real_prod0__0_i_18/O
                         net (fo=4, routed)           0.521    18.184    CPU/dx/insn/loop1[18].my_dff/q_reg_46
    SLICE_X61Y89         LUT5 (Prop_lut5_I0_O)        0.124    18.308 r  CPU/dx/insn/loop1[18].my_dff/real_prod0_i_33/O
                         net (fo=46, routed)          0.979    19.288    CPU/aluInputA/second/ctrl_aluA[1]
    SLICE_X59Y85         LUT5 (Prop_lut5_I1_O)        0.124    19.412 r  CPU/aluInputA/second/real_prod0__0_i_16/O
                         net (fo=25, routed)          0.753    20.165    CPU/mymultdiv/mult/alu_inA[1]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[13])
                                                      4.036    24.201 r  CPU/mymultdiv/mult/real_prod0__0/PCOUT[13]
                         net (fo=1, routed)           0.002    24.203    CPU/mymultdiv/mult/real_prod0__0_n_140
    DSP48_X1Y37          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg__0/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1494, routed)        1.595    25.017    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X1Y37          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg__0/CLK
                         clock pessimism              0.259    25.276    
                         clock uncertainty           -0.035    25.241    
    DSP48_X1Y37          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    23.841    CPU/mymultdiv/mult/real_prod_reg__0
  -------------------------------------------------------------------
                         required time                         23.841    
                         arrival time                         -24.203    
  -------------------------------------------------------------------
                         slack                                 -0.362    

Slack (VIOLATED) :        -0.362ns  (required time - arrival time)
  Source:                 CPU/dx/insn/loop1[29].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg__0/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        8.970ns  (logic 4.991ns (55.640%)  route 3.979ns (44.360%))
  Logic Levels:           5  (DSP48E1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 25.017 - 20.000 ) 
    Source Clock Delay      (SCD):    5.233ns = ( 15.233 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1494, routed)        1.630    15.233    CPU/dx/insn/loop1[29].my_dff/clk0
    SLICE_X61Y93         FDRE                                         r  CPU/dx/insn/loop1[29].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDRE (Prop_fdre_C_Q)         0.459    15.692 f  CPU/dx/insn/loop1[29].my_dff/q_reg/Q
                         net (fo=73, routed)          0.745    16.437    CPU/dx/insn/loop1[27].my_dff/q_i_9__32_1
    SLICE_X60Y93         LUT4 (Prop_lut4_I2_O)        0.124    16.561 r  CPU/dx/insn/loop1[27].my_dff/real_prod0__0_i_25/O
                         net (fo=3, routed)           0.978    17.539    CPU/dx/insn/loop1[18].my_dff/real_prod_reg__0_2
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124    17.663 f  CPU/dx/insn/loop1[18].my_dff/real_prod0__0_i_18/O
                         net (fo=4, routed)           0.521    18.184    CPU/dx/insn/loop1[18].my_dff/q_reg_46
    SLICE_X61Y89         LUT5 (Prop_lut5_I0_O)        0.124    18.308 r  CPU/dx/insn/loop1[18].my_dff/real_prod0_i_33/O
                         net (fo=46, routed)          0.979    19.288    CPU/aluInputA/second/ctrl_aluA[1]
    SLICE_X59Y85         LUT5 (Prop_lut5_I1_O)        0.124    19.412 r  CPU/aluInputA/second/real_prod0__0_i_16/O
                         net (fo=25, routed)          0.753    20.165    CPU/mymultdiv/mult/alu_inA[1]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[14])
                                                      4.036    24.201 r  CPU/mymultdiv/mult/real_prod0__0/PCOUT[14]
                         net (fo=1, routed)           0.002    24.203    CPU/mymultdiv/mult/real_prod0__0_n_139
    DSP48_X1Y37          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg__0/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1494, routed)        1.595    25.017    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X1Y37          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg__0/CLK
                         clock pessimism              0.259    25.276    
                         clock uncertainty           -0.035    25.241    
    DSP48_X1Y37          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    23.841    CPU/mymultdiv/mult/real_prod_reg__0
  -------------------------------------------------------------------
                         required time                         23.841    
                         arrival time                         -24.203    
  -------------------------------------------------------------------
                         slack                                 -0.362    

Slack (VIOLATED) :        -0.362ns  (required time - arrival time)
  Source:                 CPU/dx/insn/loop1[29].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg__0/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        8.970ns  (logic 4.991ns (55.640%)  route 3.979ns (44.360%))
  Logic Levels:           5  (DSP48E1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 25.017 - 20.000 ) 
    Source Clock Delay      (SCD):    5.233ns = ( 15.233 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1494, routed)        1.630    15.233    CPU/dx/insn/loop1[29].my_dff/clk0
    SLICE_X61Y93         FDRE                                         r  CPU/dx/insn/loop1[29].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDRE (Prop_fdre_C_Q)         0.459    15.692 f  CPU/dx/insn/loop1[29].my_dff/q_reg/Q
                         net (fo=73, routed)          0.745    16.437    CPU/dx/insn/loop1[27].my_dff/q_i_9__32_1
    SLICE_X60Y93         LUT4 (Prop_lut4_I2_O)        0.124    16.561 r  CPU/dx/insn/loop1[27].my_dff/real_prod0__0_i_25/O
                         net (fo=3, routed)           0.978    17.539    CPU/dx/insn/loop1[18].my_dff/real_prod_reg__0_2
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124    17.663 f  CPU/dx/insn/loop1[18].my_dff/real_prod0__0_i_18/O
                         net (fo=4, routed)           0.521    18.184    CPU/dx/insn/loop1[18].my_dff/q_reg_46
    SLICE_X61Y89         LUT5 (Prop_lut5_I0_O)        0.124    18.308 r  CPU/dx/insn/loop1[18].my_dff/real_prod0_i_33/O
                         net (fo=46, routed)          0.979    19.288    CPU/aluInputA/second/ctrl_aluA[1]
    SLICE_X59Y85         LUT5 (Prop_lut5_I1_O)        0.124    19.412 r  CPU/aluInputA/second/real_prod0__0_i_16/O
                         net (fo=25, routed)          0.753    20.165    CPU/mymultdiv/mult/alu_inA[1]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[15])
                                                      4.036    24.201 r  CPU/mymultdiv/mult/real_prod0__0/PCOUT[15]
                         net (fo=1, routed)           0.002    24.203    CPU/mymultdiv/mult/real_prod0__0_n_138
    DSP48_X1Y37          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg__0/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1494, routed)        1.595    25.017    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X1Y37          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg__0/CLK
                         clock pessimism              0.259    25.276    
                         clock uncertainty           -0.035    25.241    
    DSP48_X1Y37          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    23.841    CPU/mymultdiv/mult/real_prod_reg__0
  -------------------------------------------------------------------
                         required time                         23.841    
                         arrival time                         -24.203    
  -------------------------------------------------------------------
                         slack                                 -0.362    

Slack (VIOLATED) :        -0.362ns  (required time - arrival time)
  Source:                 CPU/dx/insn/loop1[29].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg__0/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        8.970ns  (logic 4.991ns (55.640%)  route 3.979ns (44.360%))
  Logic Levels:           5  (DSP48E1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 25.017 - 20.000 ) 
    Source Clock Delay      (SCD):    5.233ns = ( 15.233 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1494, routed)        1.630    15.233    CPU/dx/insn/loop1[29].my_dff/clk0
    SLICE_X61Y93         FDRE                                         r  CPU/dx/insn/loop1[29].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDRE (Prop_fdre_C_Q)         0.459    15.692 f  CPU/dx/insn/loop1[29].my_dff/q_reg/Q
                         net (fo=73, routed)          0.745    16.437    CPU/dx/insn/loop1[27].my_dff/q_i_9__32_1
    SLICE_X60Y93         LUT4 (Prop_lut4_I2_O)        0.124    16.561 r  CPU/dx/insn/loop1[27].my_dff/real_prod0__0_i_25/O
                         net (fo=3, routed)           0.978    17.539    CPU/dx/insn/loop1[18].my_dff/real_prod_reg__0_2
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124    17.663 f  CPU/dx/insn/loop1[18].my_dff/real_prod0__0_i_18/O
                         net (fo=4, routed)           0.521    18.184    CPU/dx/insn/loop1[18].my_dff/q_reg_46
    SLICE_X61Y89         LUT5 (Prop_lut5_I0_O)        0.124    18.308 r  CPU/dx/insn/loop1[18].my_dff/real_prod0_i_33/O
                         net (fo=46, routed)          0.979    19.288    CPU/aluInputA/second/ctrl_aluA[1]
    SLICE_X59Y85         LUT5 (Prop_lut5_I1_O)        0.124    19.412 r  CPU/aluInputA/second/real_prod0__0_i_16/O
                         net (fo=25, routed)          0.753    20.165    CPU/mymultdiv/mult/alu_inA[1]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[16])
                                                      4.036    24.201 r  CPU/mymultdiv/mult/real_prod0__0/PCOUT[16]
                         net (fo=1, routed)           0.002    24.203    CPU/mymultdiv/mult/real_prod0__0_n_137
    DSP48_X1Y37          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg__0/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1494, routed)        1.595    25.017    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X1Y37          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg__0/CLK
                         clock pessimism              0.259    25.276    
                         clock uncertainty           -0.035    25.241    
    DSP48_X1Y37          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    23.841    CPU/mymultdiv/mult/real_prod_reg__0
  -------------------------------------------------------------------
                         required time                         23.841    
                         arrival time                         -24.203    
  -------------------------------------------------------------------
                         slack                                 -0.362    

Slack (VIOLATED) :        -0.362ns  (required time - arrival time)
  Source:                 CPU/dx/insn/loop1[29].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg__0/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        8.970ns  (logic 4.991ns (55.640%)  route 3.979ns (44.360%))
  Logic Levels:           5  (DSP48E1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 25.017 - 20.000 ) 
    Source Clock Delay      (SCD):    5.233ns = ( 15.233 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1494, routed)        1.630    15.233    CPU/dx/insn/loop1[29].my_dff/clk0
    SLICE_X61Y93         FDRE                                         r  CPU/dx/insn/loop1[29].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDRE (Prop_fdre_C_Q)         0.459    15.692 f  CPU/dx/insn/loop1[29].my_dff/q_reg/Q
                         net (fo=73, routed)          0.745    16.437    CPU/dx/insn/loop1[27].my_dff/q_i_9__32_1
    SLICE_X60Y93         LUT4 (Prop_lut4_I2_O)        0.124    16.561 r  CPU/dx/insn/loop1[27].my_dff/real_prod0__0_i_25/O
                         net (fo=3, routed)           0.978    17.539    CPU/dx/insn/loop1[18].my_dff/real_prod_reg__0_2
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124    17.663 f  CPU/dx/insn/loop1[18].my_dff/real_prod0__0_i_18/O
                         net (fo=4, routed)           0.521    18.184    CPU/dx/insn/loop1[18].my_dff/q_reg_46
    SLICE_X61Y89         LUT5 (Prop_lut5_I0_O)        0.124    18.308 r  CPU/dx/insn/loop1[18].my_dff/real_prod0_i_33/O
                         net (fo=46, routed)          0.979    19.288    CPU/aluInputA/second/ctrl_aluA[1]
    SLICE_X59Y85         LUT5 (Prop_lut5_I1_O)        0.124    19.412 r  CPU/aluInputA/second/real_prod0__0_i_16/O
                         net (fo=25, routed)          0.753    20.165    CPU/mymultdiv/mult/alu_inA[1]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[17])
                                                      4.036    24.201 r  CPU/mymultdiv/mult/real_prod0__0/PCOUT[17]
                         net (fo=1, routed)           0.002    24.203    CPU/mymultdiv/mult/real_prod0__0_n_136
    DSP48_X1Y37          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg__0/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1494, routed)        1.595    25.017    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X1Y37          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg__0/CLK
                         clock pessimism              0.259    25.276    
                         clock uncertainty           -0.035    25.241    
    DSP48_X1Y37          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    23.841    CPU/mymultdiv/mult/real_prod_reg__0
  -------------------------------------------------------------------
                         required time                         23.841    
                         arrival time                         -24.203    
  -------------------------------------------------------------------
                         slack                                 -0.362    

Slack (VIOLATED) :        -0.362ns  (required time - arrival time)
  Source:                 CPU/dx/insn/loop1[29].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg__0/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        8.970ns  (logic 4.991ns (55.640%)  route 3.979ns (44.360%))
  Logic Levels:           5  (DSP48E1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 25.017 - 20.000 ) 
    Source Clock Delay      (SCD):    5.233ns = ( 15.233 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1494, routed)        1.630    15.233    CPU/dx/insn/loop1[29].my_dff/clk0
    SLICE_X61Y93         FDRE                                         r  CPU/dx/insn/loop1[29].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDRE (Prop_fdre_C_Q)         0.459    15.692 f  CPU/dx/insn/loop1[29].my_dff/q_reg/Q
                         net (fo=73, routed)          0.745    16.437    CPU/dx/insn/loop1[27].my_dff/q_i_9__32_1
    SLICE_X60Y93         LUT4 (Prop_lut4_I2_O)        0.124    16.561 r  CPU/dx/insn/loop1[27].my_dff/real_prod0__0_i_25/O
                         net (fo=3, routed)           0.978    17.539    CPU/dx/insn/loop1[18].my_dff/real_prod_reg__0_2
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124    17.663 f  CPU/dx/insn/loop1[18].my_dff/real_prod0__0_i_18/O
                         net (fo=4, routed)           0.521    18.184    CPU/dx/insn/loop1[18].my_dff/q_reg_46
    SLICE_X61Y89         LUT5 (Prop_lut5_I0_O)        0.124    18.308 r  CPU/dx/insn/loop1[18].my_dff/real_prod0_i_33/O
                         net (fo=46, routed)          0.979    19.288    CPU/aluInputA/second/ctrl_aluA[1]
    SLICE_X59Y85         LUT5 (Prop_lut5_I1_O)        0.124    19.412 r  CPU/aluInputA/second/real_prod0__0_i_16/O
                         net (fo=25, routed)          0.753    20.165    CPU/mymultdiv/mult/alu_inA[1]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[18])
                                                      4.036    24.201 r  CPU/mymultdiv/mult/real_prod0__0/PCOUT[18]
                         net (fo=1, routed)           0.002    24.203    CPU/mymultdiv/mult/real_prod0__0_n_135
    DSP48_X1Y37          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg__0/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1494, routed)        1.595    25.017    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X1Y37          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg__0/CLK
                         clock pessimism              0.259    25.276    
                         clock uncertainty           -0.035    25.241    
    DSP48_X1Y37          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    23.841    CPU/mymultdiv/mult/real_prod_reg__0
  -------------------------------------------------------------------
                         required time                         23.841    
                         arrival time                         -24.203    
  -------------------------------------------------------------------
                         slack                                 -0.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 CPU/xm/dataA/loop1[21].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mw/dataA/loop1[21].my_dff/q_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.417ns  (logic 0.146ns (34.998%)  route 0.271ns (65.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns = ( 12.001 - 10.000 ) 
    Source Clock Delay      (SCD):    1.484ns = ( 11.484 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1494, routed)        0.565    11.484    CPU/xm/dataA/loop1[21].my_dff/clk0
    SLICE_X49Y91         FDRE                                         r  CPU/xm/dataA/loop1[21].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDRE (Prop_fdre_C_Q)         0.146    11.630 r  CPU/xm/dataA/loop1[21].my_dff/q_reg/Q
                         net (fo=3, routed)           0.271    11.901    CPU/mw/dataA/loop1[21].my_dff/q_reg_0
    SLICE_X59Y91         FDRE                                         r  CPU/mw/dataA/loop1[21].my_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1494, routed)        0.836    12.001    CPU/mw/dataA/loop1[21].my_dff/clk0
    SLICE_X59Y91         FDRE                                         r  CPU/mw/dataA/loop1[21].my_dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.250    11.750    
    SLICE_X59Y91         FDRE (Hold_fdre_C_D)         0.073    11.823    CPU/mw/dataA/loop1[21].my_dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.823    
                         arrival time                          11.901    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 CPU/xm/dataA/loop1[17].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mw/dataA/loop1[17].my_dff/q_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.408ns  (logic 0.146ns (35.784%)  route 0.262ns (64.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 11.995 - 10.000 ) 
    Source Clock Delay      (SCD):    1.484ns = ( 11.484 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1494, routed)        0.565    11.484    CPU/xm/dataA/loop1[17].my_dff/clk0
    SLICE_X49Y92         FDRE                                         r  CPU/xm/dataA/loop1[17].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.146    11.630 r  CPU/xm/dataA/loop1[17].my_dff/q_reg/Q
                         net (fo=3, routed)           0.262    11.892    CPU/mw/dataA/loop1[17].my_dff/q_reg_0
    SLICE_X54Y87         FDRE                                         r  CPU/mw/dataA/loop1[17].my_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1494, routed)        0.830    11.995    CPU/mw/dataA/loop1[17].my_dff/clk0
    SLICE_X54Y87         FDRE                                         r  CPU/mw/dataA/loop1[17].my_dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.250    11.744    
    SLICE_X54Y87         FDRE (Hold_fdre_C_D)         0.064    11.808    CPU/mw/dataA/loop1[17].my_dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.808    
                         arrival time                          11.892    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 CPU/xm/myPC/loop1[12].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mw/myPC/loop1[12].my_dff/q_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.417ns  (logic 0.146ns (34.983%)  route 0.271ns (65.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns = ( 11.998 - 10.000 ) 
    Source Clock Delay      (SCD):    1.483ns = ( 11.483 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1494, routed)        0.564    11.483    CPU/xm/myPC/loop1[12].my_dff/clk0
    SLICE_X43Y84         FDRE                                         r  CPU/xm/myPC/loop1[12].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.146    11.629 r  CPU/xm/myPC/loop1[12].my_dff/q_reg/Q
                         net (fo=1, routed)           0.271    11.901    CPU/mw/myPC/loop1[12].my_dff/q_reg_1
    SLICE_X56Y88         FDRE                                         r  CPU/mw/myPC/loop1[12].my_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1494, routed)        0.833    11.998    CPU/mw/myPC/loop1[12].my_dff/clk0
    SLICE_X56Y88         FDRE                                         r  CPU/mw/myPC/loop1[12].my_dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.250    11.747    
    SLICE_X56Y88         FDRE (Hold_fdre_C_D)         0.067    11.814    CPU/mw/myPC/loop1[12].my_dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.814    
                         arrival time                          11.901    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 CPU/xm/myPC/loop1[21].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mw/myPC/loop1[21].my_dff/q_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.432ns  (logic 0.146ns (33.805%)  route 0.286ns (66.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns = ( 11.999 - 10.000 ) 
    Source Clock Delay      (SCD):    1.486ns = ( 11.486 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1494, routed)        0.567    11.486    CPU/xm/myPC/loop1[21].my_dff/clk0
    SLICE_X43Y90         FDRE                                         r  CPU/xm/myPC/loop1[21].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.146    11.632 r  CPU/xm/myPC/loop1[21].my_dff/q_reg/Q
                         net (fo=1, routed)           0.286    11.918    CPU/mw/myPC/loop1[21].my_dff/q_reg_1
    SLICE_X56Y90         FDRE                                         r  CPU/mw/myPC/loop1[21].my_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1494, routed)        0.834    11.999    CPU/mw/myPC/loop1[21].my_dff/clk0
    SLICE_X56Y90         FDRE                                         r  CPU/mw/myPC/loop1[21].my_dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.250    11.748    
    SLICE_X56Y90         FDRE (Hold_fdre_C_D)         0.063    11.811    CPU/mw/myPC/loop1[21].my_dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.811    
                         arrival time                          11.918    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 CPU/mymultdiv/div/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/div/done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.642%)  route 0.308ns (62.359%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1494, routed)        0.564     1.483    CPU/mymultdiv/div/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  CPU/mymultdiv/div/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  CPU/mymultdiv/div/count_reg[5]/Q
                         net (fo=4, routed)           0.308     1.932    CPU/mymultdiv/div/count_reg_n_0_[5]
    SLICE_X54Y94         LUT6 (Prop_lut6_I4_O)        0.045     1.977 r  CPU/mymultdiv/div/done_i_1__0/O
                         net (fo=1, routed)           0.000     1.977    CPU/mymultdiv/div/done_i_1__0_n_0
    SLICE_X54Y94         FDRE                                         r  CPU/mymultdiv/div/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1494, routed)        0.834     1.999    CPU/mymultdiv/div/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y94         FDRE                                         r  CPU/mymultdiv/div/done_reg/C
                         clock pessimism             -0.250     1.748    
    SLICE_X54Y94         FDRE (Hold_fdre_C_D)         0.121     1.869    CPU/mymultdiv/div/done_reg
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 CPU/xm/myPC/loop1[19].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mw/myPC/loop1[19].my_dff/q_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.440ns  (logic 0.146ns (33.172%)  route 0.294ns (66.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns = ( 11.998 - 10.000 ) 
    Source Clock Delay      (SCD):    1.486ns = ( 11.486 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1494, routed)        0.567    11.486    CPU/xm/myPC/loop1[19].my_dff/clk0
    SLICE_X43Y92         FDRE                                         r  CPU/xm/myPC/loop1[19].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.146    11.632 r  CPU/xm/myPC/loop1[19].my_dff/q_reg/Q
                         net (fo=1, routed)           0.294    11.926    CPU/mw/myPC/loop1[19].my_dff/q_reg_1
    SLICE_X54Y90         FDRE                                         r  CPU/mw/myPC/loop1[19].my_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1494, routed)        0.833    11.998    CPU/mw/myPC/loop1[19].my_dff/clk0
    SLICE_X54Y90         FDRE                                         r  CPU/mw/myPC/loop1[19].my_dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.250    11.747    
    SLICE_X54Y90         FDRE (Hold_fdre_C_D)         0.056    11.803    CPU/mw/myPC/loop1[19].my_dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.803    
                         arrival time                          11.926    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 CPU/xm/myPC/loop1[16].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mw/myPC/loop1[16].my_dff/q_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.447ns  (logic 0.146ns (32.635%)  route 0.301ns (67.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns = ( 11.998 - 10.000 ) 
    Source Clock Delay      (SCD):    1.486ns = ( 11.486 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1494, routed)        0.567    11.486    CPU/xm/myPC/loop1[16].my_dff/clk0
    SLICE_X39Y91         FDRE                                         r  CPU/xm/myPC/loop1[16].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.146    11.632 r  CPU/xm/myPC/loop1[16].my_dff/q_reg/Q
                         net (fo=1, routed)           0.301    11.934    CPU/mw/myPC/loop1[16].my_dff/q_reg_3
    SLICE_X54Y90         FDRE                                         r  CPU/mw/myPC/loop1[16].my_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1494, routed)        0.833    11.998    CPU/mw/myPC/loop1[16].my_dff/clk0
    SLICE_X54Y90         FDRE                                         r  CPU/mw/myPC/loop1[16].my_dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.250    11.747    
    SLICE_X54Y90         FDRE (Hold_fdre_C_D)         0.063    11.810    CPU/mw/myPC/loop1[16].my_dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.810    
                         arrival time                          11.934    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 CPU/xm/dataA/loop1[16].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mw/dataA/loop1[16].my_dff/q_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.468ns  (logic 0.146ns (31.183%)  route 0.322ns (68.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns = ( 12.001 - 10.000 ) 
    Source Clock Delay      (SCD):    1.484ns = ( 11.484 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1494, routed)        0.565    11.484    CPU/xm/dataA/loop1[16].my_dff/clk0
    SLICE_X49Y92         FDRE                                         r  CPU/xm/dataA/loop1[16].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.146    11.630 r  CPU/xm/dataA/loop1[16].my_dff/q_reg/Q
                         net (fo=3, routed)           0.322    11.953    CPU/mw/dataA/loop1[16].my_dff/q_reg_0
    SLICE_X59Y91         FDRE                                         r  CPU/mw/dataA/loop1[16].my_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1494, routed)        0.836    12.001    CPU/mw/dataA/loop1[16].my_dff/clk0
    SLICE_X59Y91         FDRE                                         r  CPU/mw/dataA/loop1[16].my_dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.250    11.750    
    SLICE_X59Y91         FDRE (Hold_fdre_C_D)         0.077    11.827    CPU/mw/dataA/loop1[16].my_dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.827    
                         arrival time                          11.953    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 CPU/xm/myPC/loop1[11].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mw/myPC/loop1[11].my_dff/q_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.482ns  (logic 0.146ns (30.291%)  route 0.336ns (69.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns = ( 11.998 - 10.000 ) 
    Source Clock Delay      (SCD):    1.484ns = ( 11.484 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1494, routed)        0.565    11.484    CPU/xm/myPC/loop1[11].my_dff/clk0
    SLICE_X43Y87         FDRE                                         r  CPU/xm/myPC/loop1[11].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.146    11.630 r  CPU/xm/myPC/loop1[11].my_dff/q_reg/Q
                         net (fo=1, routed)           0.336    11.966    CPU/mw/myPC/loop1[11].my_dff/q_reg_4
    SLICE_X57Y88         FDRE                                         r  CPU/mw/myPC/loop1[11].my_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1494, routed)        0.833    11.998    CPU/mw/myPC/loop1[11].my_dff/clk0
    SLICE_X57Y88         FDRE                                         r  CPU/mw/myPC/loop1[11].my_dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.250    11.747    
    SLICE_X57Y88         FDRE (Hold_fdre_C_D)         0.077    11.824    CPU/mw/myPC/loop1[11].my_dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.824    
                         arrival time                          11.966    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 CPU/xm/dataA/loop1[28].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mw/dataA/loop1[28].my_dff/q_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.477ns  (logic 0.146ns (30.608%)  route 0.331ns (69.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns = ( 11.998 - 10.000 ) 
    Source Clock Delay      (SCD):    1.485ns = ( 11.485 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1494, routed)        0.566    11.485    CPU/xm/dataA/loop1[28].my_dff/clk0
    SLICE_X49Y96         FDRE                                         r  CPU/xm/dataA/loop1[28].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.146    11.631 r  CPU/xm/dataA/loop1[28].my_dff/q_reg/Q
                         net (fo=4, routed)           0.331    11.962    CPU/mw/dataA/loop1[28].my_dff/q_reg_0
    SLICE_X55Y91         FDRE                                         r  CPU/mw/dataA/loop1[28].my_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1494, routed)        0.833    11.998    CPU/mw/dataA/loop1[28].my_dff/clk0
    SLICE_X55Y91         FDRE                                         r  CPU/mw/dataA/loop1[28].my_dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.250    11.747    
    SLICE_X55Y91         FDRE (Hold_fdre_C_D)         0.073    11.820    CPU/mw/dataA/loop1[28].my_dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.820    
                         arrival time                          11.962    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y13    InstMem/dataOut_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y15    InstMem/dataOut_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y14    InstMem/dataOut_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y32    InstMem/dataOut_reg_3/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X1Y39     CPU/mymultdiv/mult/real_prod_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X1Y37     CPU/mymultdiv/mult/real_prod_reg__0/CLK
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y84     x_pos_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y86     x_pos_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y86     x_pos_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y84     x_pos_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y84     x_pos_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y86     x_pos_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y86     x_pos_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y86     x_pos_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y86     x_pos_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y87     x_pos_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y87     x_pos_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y87     x_pos_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y87     x_pos_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y84     x_pos_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y84     x_pos_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y86     x_pos_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y86     x_pos_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y86     x_pos_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y86     x_pos_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y87     x_pos_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y87     x_pos_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y87     x_pos_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y87     x_pos_reg[13]/C



