// Seed: 1878804045
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input  logic id_0,
    output tri   id_1,
    input  logic id_2,
    input  logic id_3,
    output logic id_4
);
  initial begin
    for (id_4 = id_2; id_3; id_4 = id_3)
    if (id_0) begin
      id_4 = 1;
    end else id_4 = id_0;
    id_4 = #1 id_2;
  end
  wire id_6;
  wire id_7 = 1;
  module_0(
      id_7, id_6, id_7
  );
endmodule
