* ******************************************************************************

* iCEcube Router

* Version:            2015.04.27409

* Build Date:         May 27 2015 16:02:59

* File Generated:     Feb 6 2017 17:39:46

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : u_mesa_pi_spi.rd_rdy_xfer_wide_g
T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_9_glb2local_1
T_24_9_lc_trk_g0_5
T_24_9_wire_logic_cluster/lc_0/in_3

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_16_glb2local_2
T_24_16_lc_trk_g0_6
T_24_16_wire_logic_cluster/lc_3/in_3

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_18_glb2local_2
T_26_18_lc_trk_g0_6
T_26_18_wire_logic_cluster/lc_7/in_3

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_18_glb2local_2
T_26_18_lc_trk_g0_6
T_26_18_wire_logic_cluster/lc_3/in_3

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_10_glb2local_2
T_26_10_lc_trk_g0_6
T_26_10_wire_logic_cluster/lc_2/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_10_glb2local_2
T_26_10_lc_trk_g0_6
T_26_10_wire_logic_cluster/lc_5/in_3

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_16_glb2local_2
T_24_16_lc_trk_g0_6
T_24_16_wire_logic_cluster/lc_6/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_15_glb2local_2
T_23_15_lc_trk_g0_6
T_23_15_wire_logic_cluster/lc_6/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_15_glb2local_2
T_23_15_lc_trk_g0_6
T_23_15_wire_logic_cluster/lc_4/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_15_glb2local_2
T_23_15_lc_trk_g0_6
T_23_15_wire_logic_cluster/lc_2/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_17_glb2local_1
T_26_17_lc_trk_g0_5
T_26_17_wire_logic_cluster/lc_5/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_11_glb2local_1
T_23_11_lc_trk_g0_5
T_23_11_wire_logic_cluster/lc_3/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_16_glb2local_2
T_24_16_lc_trk_g0_6
T_24_16_wire_logic_cluster/lc_7/in_3

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_15_glb2local_2
T_23_15_lc_trk_g0_6
T_23_15_wire_logic_cluster/lc_1/in_3

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_15_glb2local_2
T_23_15_lc_trk_g0_6
T_23_15_wire_logic_cluster/lc_7/in_3

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_12_glb2local_2
T_26_12_lc_trk_g0_6
T_26_12_wire_logic_cluster/lc_1/in_3

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_9_glb2local_1
T_24_9_lc_trk_g0_5
T_24_9_wire_logic_cluster/lc_6/in_3

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_10_glb2local_2
T_26_10_lc_trk_g0_6
T_26_10_wire_logic_cluster/lc_1/in_3

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_16_glb2local_2
T_24_16_lc_trk_g0_6
T_24_16_wire_logic_cluster/lc_2/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_10_glb2local_3
T_22_10_lc_trk_g0_7
T_22_10_wire_logic_cluster/lc_5/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_16_glb2local_2
T_24_16_lc_trk_g0_6
T_24_16_wire_logic_cluster/lc_5/in_3

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_17_glb2local_1
T_26_17_lc_trk_g0_5
T_26_17_wire_logic_cluster/lc_6/in_3

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_10_glb2local_2
T_20_10_lc_trk_g0_6
T_20_10_wire_logic_cluster/lc_7/in_3

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_10_glb2local_3
T_22_10_lc_trk_g0_7
T_22_10_wire_logic_cluster/lc_4/in_3

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_10_glb2local_3
T_22_10_lc_trk_g0_7
T_22_10_wire_logic_cluster/lc_6/in_3

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_18_glb2local_2
T_26_18_lc_trk_g0_6
T_26_18_wire_logic_cluster/lc_6/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_17_glb2local_1
T_26_17_lc_trk_g0_5
T_26_17_wire_logic_cluster/lc_7/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_10_glb2local_3
T_22_10_lc_trk_g0_7
T_22_10_wire_logic_cluster/lc_3/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_9_glb2local_1
T_22_9_lc_trk_g0_5
T_22_9_wire_logic_cluster/lc_3/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_16_glb2local_2
T_24_16_lc_trk_g0_6
T_24_16_wire_logic_cluster/lc_1/in_3

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_15_glb2local_2
T_23_15_lc_trk_g0_6
T_23_15_wire_logic_cluster/lc_3/in_3

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_15_glb2local_2
T_23_15_lc_trk_g0_6
T_23_15_wire_logic_cluster/lc_5/in_3

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_14_glb2local_1
T_24_14_lc_trk_g0_5
T_24_14_wire_logic_cluster/lc_2/in_3

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_11_glb2local_1
T_23_11_lc_trk_g0_5
T_23_11_wire_logic_cluster/lc_4/in_3

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_11_glb2local_1
T_23_11_lc_trk_g0_5
T_23_11_wire_logic_cluster/lc_0/in_3

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_9_glb2local_1
T_22_9_lc_trk_g0_5
T_22_9_wire_logic_cluster/lc_0/in_3

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_18_glb2local_2
T_26_18_lc_trk_g0_6
T_26_18_wire_logic_cluster/lc_4/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_17_glb2local_1
T_26_17_lc_trk_g0_5
T_26_17_wire_logic_cluster/lc_3/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_10_glb2local_3
T_22_10_lc_trk_g0_7
T_22_10_wire_logic_cluster/lc_7/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_11_glb2local_1
T_23_11_lc_trk_g0_5
T_23_11_wire_logic_cluster/lc_7/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_11_glb2local_1
T_23_11_lc_trk_g0_5
T_23_11_wire_logic_cluster/lc_5/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_11_glb2local_1
T_24_11_lc_trk_g0_5
T_24_11_wire_logic_cluster/lc_3/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_9_glb2local_1
T_22_9_lc_trk_g0_5
T_22_9_wire_logic_cluster/lc_7/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_12_glb2local_2
T_26_12_lc_trk_g0_6
T_26_12_wire_logic_cluster/lc_2/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_9_glb2local_1
T_24_9_lc_trk_g0_5
T_24_9_wire_logic_cluster/lc_7/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_9_glb2local_1
T_24_9_lc_trk_g0_5
T_24_9_wire_logic_cluster/lc_3/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_9_glb2local_1
T_24_9_lc_trk_g0_5
T_24_9_wire_logic_cluster/lc_5/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_10_glb2local_2
T_26_10_lc_trk_g0_6
T_26_10_wire_logic_cluster/lc_6/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_10_glb2local_2
T_26_10_lc_trk_g0_6
T_26_10_wire_logic_cluster/lc_4/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_18_glb2local_2
T_26_18_lc_trk_g0_6
T_26_18_wire_logic_cluster/lc_5/in_3

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_11_glb2local_1
T_23_11_lc_trk_g0_5
T_23_11_wire_logic_cluster/lc_6/in_3

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_10_glb2local_3
T_22_10_lc_trk_g0_7
T_22_10_wire_logic_cluster/lc_0/in_3

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_9_glb2local_1
T_22_9_lc_trk_g0_5
T_22_9_wire_logic_cluster/lc_4/in_3

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_11_glb2local_1
T_24_11_lc_trk_g0_5
T_24_11_wire_logic_cluster/lc_6/in_3

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_10_glb2local_2
T_26_10_lc_trk_g0_6
T_26_10_wire_logic_cluster/lc_3/in_3

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_10_glb2local_2
T_26_10_lc_trk_g0_6
T_26_10_wire_logic_cluster/lc_7/in_3

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_11_glb2local_1
T_24_11_lc_trk_g0_5
T_24_11_wire_logic_cluster/lc_5/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_9_glb2local_1
T_22_9_lc_trk_g0_5
T_22_9_wire_logic_cluster/lc_5/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_16_glb2local_2
T_24_16_lc_trk_g0_6
T_24_16_wire_logic_cluster/lc_4/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_17_glb2local_1
T_26_17_lc_trk_g0_5
T_26_17_wire_logic_cluster/lc_0/in_3

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_9_glb2local_1
T_22_9_lc_trk_g0_5
T_22_9_wire_logic_cluster/lc_6/in_3

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_11_glb2local_1
T_24_11_lc_trk_g0_5
T_24_11_wire_logic_cluster/lc_2/in_3

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_9_glb2local_1
T_24_9_lc_trk_g0_5
T_24_9_wire_logic_cluster/lc_4/in_3

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_17_glb2local_1
T_26_17_lc_trk_g0_5
T_26_17_wire_logic_cluster/lc_4/in_3

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_28_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_28_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_28_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_28_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_28_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_28_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_28_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_28_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_28_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_28_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_28_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_28_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_28_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_28_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_28_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_28_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_28_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_11_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_RNO_0Z0Z_19
T_24_9_wire_logic_cluster/lc_0/out
T_25_7_sp4_v_t_44
T_22_11_sp4_h_l_9
T_18_11_sp4_h_l_5
T_14_11_sp4_h_l_8
T_13_11_sp4_v_t_45
T_13_14_lc_trk_g1_5
T_13_14_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.rd_rdy_xfer_wideZ0
T_17_14_wire_logic_cluster/lc_1/out
T_17_14_sp4_h_l_7
T_16_14_sp4_v_t_42
T_16_18_sp4_v_t_47
T_16_22_sp4_v_t_43
T_16_26_sp4_v_t_39
T_16_30_sp4_v_t_40
T_16_33_lc_trk_g1_0
T_16_33_wire_gbuf/in

End 

Net : u_mesa_pi_spi.miso_sr_RNO_0Z0Z_16
T_24_16_wire_logic_cluster/lc_3/out
T_18_16_sp12_h_l_1
T_6_16_sp12_h_l_1
T_5_16_sp12_v_t_22
T_5_18_lc_trk_g3_5
T_5_18_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_RNO_0Z0Z_4
T_26_18_wire_logic_cluster/lc_7/out
T_26_18_sp4_h_l_3
T_25_14_sp4_v_t_45
T_25_10_sp4_v_t_45
T_22_10_sp4_h_l_8
T_24_10_lc_trk_g3_5
T_24_10_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_shift_enZ0
T_23_18_wire_logic_cluster/lc_2/out
T_23_14_sp4_v_t_41
T_23_10_sp4_v_t_42
T_20_10_sp4_h_l_1
T_20_10_lc_trk_g0_4
T_20_10_wire_logic_cluster/lc_5/in_3

T_23_18_wire_logic_cluster/lc_2/out
T_23_14_sp4_v_t_41
T_23_10_sp4_v_t_42
T_24_10_sp4_h_l_7
T_26_10_lc_trk_g3_2
T_26_10_wire_logic_cluster/lc_0/in_3

T_23_18_wire_logic_cluster/lc_2/out
T_24_18_sp4_h_l_4
T_27_14_sp4_v_t_41
T_27_16_lc_trk_g2_4
T_27_16_wire_logic_cluster/lc_7/in_3

End 

Net : u_mesa_pi_spi.id_bit_cnt10
T_20_10_wire_logic_cluster/lc_5/out
T_20_9_sp4_v_t_42
T_17_13_sp4_h_l_0
T_13_13_sp4_h_l_3
T_9_13_sp4_h_l_11
T_5_13_sp4_h_l_7
T_0_13_span4_horz_7
T_0_13_span4_vert_t_13
T_0_17_lc_trk_g0_1
T_0_17_wire_gbuf/in

End 

Net : u_mesa_pi_spi.id_bit_cnt10_g
T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_18_glb2local_1
T_5_18_lc_trk_g0_5
T_5_18_wire_logic_cluster/lc_0/in_3

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_14_glb2local_1
T_13_14_lc_trk_g0_5
T_13_14_wire_logic_cluster/lc_2/in_3

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_19_19_glb2local_1
T_19_19_lc_trk_g0_5
T_19_19_wire_logic_cluster/lc_2/in_3

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_21_18_glb2local_3
T_21_18_lc_trk_g0_7
T_21_18_wire_logic_cluster/lc_2/in_3

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_19_12_glb2local_1
T_19_12_lc_trk_g0_5
T_19_12_wire_logic_cluster/lc_0/in_3

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_7_glb2local_1
T_15_7_lc_trk_g0_5
T_15_7_wire_logic_cluster/lc_0/in_3

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_24_16_glb2local_1
T_24_16_lc_trk_g0_5
T_24_16_wire_logic_cluster/lc_0/in_3

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_26_17_glb2local_3
T_26_17_lc_trk_g0_7
T_26_17_wire_logic_cluster/lc_2/in_3

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_27_17_glb2local_1
T_27_17_lc_trk_g0_5
T_27_17_wire_logic_cluster/lc_0/in_3

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_20_10_glb2local_3
T_20_10_lc_trk_g0_7
T_20_10_wire_logic_cluster/lc_2/in_3

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_27_16_glb2local_3
T_27_16_lc_trk_g0_7
T_27_16_wire_logic_cluster/lc_2/in_3

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_19_8_glb2local_1
T_19_8_lc_trk_g0_5
T_19_8_wire_logic_cluster/lc_2/in_3

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_20_9_glb2local_1
T_20_9_lc_trk_g0_5
T_20_9_wire_logic_cluster/lc_0/in_3

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_26_14_glb2local_3
T_26_14_lc_trk_g0_7
T_26_14_wire_logic_cluster/lc_0/in_3

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_20_8_glb2local_3
T_20_8_lc_trk_g0_7
T_20_8_wire_logic_cluster/lc_0/in_3

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_23_11_glb2local_3
T_23_11_lc_trk_g0_7
T_23_11_wire_logic_cluster/lc_2/in_3

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_24_12_glb2local_3
T_24_12_lc_trk_g0_7
T_24_12_wire_logic_cluster/lc_0/in_3

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_10_glb2local_1
T_22_10_lc_trk_g0_5
T_22_10_wire_logic_cluster/lc_2/in_3

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_26_13_glb2local_3
T_26_13_lc_trk_g0_7
T_26_13_wire_logic_cluster/lc_4/in_3

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_24_11_glb2local_3
T_24_11_lc_trk_g0_7
T_24_11_wire_logic_cluster/lc_0/in_3

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_23_10_glb2local_3
T_23_10_lc_trk_g0_7
T_23_10_wire_logic_cluster/lc_0/in_3

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_9_glb2local_3
T_22_9_lc_trk_g0_7
T_22_9_wire_logic_cluster/lc_2/in_3

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_26_12_glb2local_3
T_26_12_lc_trk_g0_7
T_26_12_wire_logic_cluster/lc_0/in_3

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_27_13_glb2local_0
T_27_13_lc_trk_g0_4
T_27_13_wire_logic_cluster/lc_3/in_3

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_24_10_glb2local_3
T_24_10_lc_trk_g0_7
T_24_10_wire_logic_cluster/lc_0/in_3

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_27_12_glb2local_3
T_27_12_lc_trk_g0_7
T_27_12_wire_logic_cluster/lc_6/in_3

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_13_glb2local_3
T_28_13_lc_trk_g0_7
T_28_13_wire_logic_cluster/lc_0/in_3

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_24_9_glb2local_3
T_24_9_lc_trk_g0_7
T_24_9_wire_logic_cluster/lc_2/in_3

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_26_9_glb2local_1
T_26_9_lc_trk_g0_5
T_26_9_wire_logic_cluster/lc_0/in_3

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_27_9_glb2local_1
T_27_9_lc_trk_g0_5
T_27_9_wire_logic_cluster/lc_0/in_3

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_26_8_glb2local_3
T_26_8_lc_trk_g0_7
T_26_8_wire_logic_cluster/lc_0/in_3

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_26_16_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_26_16_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_26_16_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_26_16_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_26_16_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_26_16_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_26_16_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_26_15_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_26_15_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_26_15_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_26_15_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_26_15_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_26_15_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_26_15_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_26_15_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_16_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_16_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_16_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_16_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_16_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_16_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_16_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_15_wire_logic_cluster/lc_7/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_15_wire_logic_cluster/lc_7/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_15_wire_logic_cluster/lc_7/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_14_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_14_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_14_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_14_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_14_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_14_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_14_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_26_11_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_26_11_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_26_11_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_26_11_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_26_11_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_26_11_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_26_11_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_26_11_wire_logic_cluster/lc_2/cen

End 

Net : u_mesa_pi_spi.miso_sr_RNO_0Z0Z_30
T_26_18_wire_logic_cluster/lc_3/out
T_26_18_sp4_h_l_11
T_25_14_sp4_v_t_41
T_25_10_sp4_v_t_41
T_24_12_lc_trk_g0_4
T_24_12_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_rst_25_RNOZ0
T_26_10_wire_logic_cluster/lc_2/out
T_26_8_sp12_v_t_23
T_15_8_sp12_h_l_0
T_24_8_lc_trk_g0_4
T_24_8_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_RNO_0Z0Z_7
T_26_10_wire_logic_cluster/lc_5/out
T_26_3_sp12_v_t_22
T_26_15_sp12_v_t_22
T_26_17_lc_trk_g3_5
T_26_17_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_rst_8_RNOZ0
T_26_17_wire_logic_cluster/lc_5/out
T_27_16_sp4_v_t_43
T_24_20_sp4_h_l_11
T_27_20_sp4_v_t_41
T_27_22_lc_trk_g2_4
T_27_22_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_rst_29_RNOZ0
T_23_11_wire_logic_cluster/lc_3/out
T_21_11_sp4_h_l_3
T_25_11_sp4_h_l_11
T_28_7_sp4_v_t_40
T_28_9_lc_trk_g3_5
T_28_9_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_rst_2_RNOZ0
T_23_15_wire_logic_cluster/lc_4/out
T_23_11_sp4_v_t_45
T_23_7_sp4_v_t_41
T_24_7_sp4_h_l_4
T_23_7_lc_trk_g0_4
T_23_7_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_rst_3_RNOZ0
T_23_15_wire_logic_cluster/lc_2/out
T_23_14_sp4_v_t_36
T_23_10_sp4_v_t_41
T_20_10_sp4_h_l_4
T_19_10_lc_trk_g0_4
T_19_10_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_rst_13_RNOZ0
T_24_16_wire_logic_cluster/lc_6/out
T_24_14_sp4_v_t_41
T_24_10_sp4_v_t_42
T_21_10_sp4_h_l_1
T_21_10_lc_trk_g0_4
T_21_10_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_rst_1_RNOZ0
T_23_15_wire_logic_cluster/lc_6/out
T_24_12_sp4_v_t_37
T_24_8_sp4_v_t_45
T_21_8_sp4_h_l_8
T_23_8_lc_trk_g3_5
T_23_8_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_RNO_0Z0Z_27
T_23_15_wire_logic_cluster/lc_1/out
T_24_12_sp4_v_t_43
T_21_12_sp4_h_l_0
T_20_8_sp4_v_t_40
T_20_10_lc_trk_g3_5
T_20_10_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_RNO_0Z0Z_9
T_26_12_wire_logic_cluster/lc_1/out
T_26_10_sp4_v_t_47
T_23_10_sp4_h_l_4
T_22_6_sp4_v_t_44
T_22_9_lc_trk_g0_4
T_22_9_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_RNO_0Z0Z_18
T_24_16_wire_logic_cluster/lc_7/out
T_23_16_sp4_h_l_6
T_22_12_sp4_v_t_43
T_19_12_sp4_h_l_0
T_19_12_lc_trk_g1_5
T_19_12_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_RNO_0Z0Z_5
T_26_10_wire_logic_cluster/lc_1/out
T_26_10_sp4_h_l_7
T_22_10_sp4_h_l_7
T_25_6_sp4_v_t_36
T_24_9_lc_trk_g2_4
T_24_9_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_RNO_0Z0Z_20
T_24_9_wire_logic_cluster/lc_6/out
T_24_9_sp4_h_l_1
T_27_9_sp4_v_t_43
T_28_13_sp4_h_l_0
T_28_13_lc_trk_g1_5
T_28_13_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_RNO_0Z0Z_3
T_23_15_wire_logic_cluster/lc_7/out
T_23_14_sp4_v_t_46
T_23_10_sp4_v_t_39
T_20_10_sp4_h_l_8
T_22_10_lc_trk_g3_5
T_22_10_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_rst_15_RNOZ0
T_24_16_wire_logic_cluster/lc_2/out
T_24_12_sp4_v_t_41
T_25_12_sp4_h_l_4
T_29_12_sp4_h_l_4
T_28_12_lc_trk_g0_4
T_28_12_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_rst_17_RNOZ0
T_22_10_wire_logic_cluster/lc_5/out
T_21_10_sp4_h_l_2
T_25_10_sp4_h_l_5
T_29_10_sp4_h_l_5
T_28_10_lc_trk_g1_5
T_28_10_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_RNO_0Z0Z_13
T_22_10_wire_logic_cluster/lc_4/out
T_22_9_sp4_v_t_40
T_23_13_sp4_h_l_5
T_27_13_sp4_h_l_8
T_27_13_lc_trk_g1_5
T_27_13_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_RNO_0Z0Z_23
T_26_17_wire_logic_cluster/lc_6/out
T_26_15_sp4_v_t_41
T_23_19_sp4_h_l_9
T_19_19_sp4_h_l_9
T_19_19_lc_trk_g0_4
T_19_19_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_RNO_0Z0Z_0
T_20_10_wire_logic_cluster/lc_7/out
T_19_10_sp4_h_l_6
T_23_10_sp4_h_l_9
T_27_10_sp4_h_l_5
T_26_10_lc_trk_g1_5
T_26_10_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_RNO_0Z0Z_14
T_22_10_wire_logic_cluster/lc_6/out
T_22_7_sp4_v_t_36
T_19_7_sp4_h_l_1
T_15_7_sp4_h_l_1
T_15_7_lc_trk_g0_4
T_15_7_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_RNO_0Z0Z_17
T_24_16_wire_logic_cluster/lc_5/out
T_24_14_sp4_v_t_39
T_25_18_sp4_h_l_8
T_21_18_sp4_h_l_8
T_21_18_lc_trk_g1_5
T_21_18_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_rst_RNOZ0
T_26_18_wire_logic_cluster/lc_6/out
T_25_18_sp4_h_l_4
T_28_18_sp4_v_t_41
T_28_22_lc_trk_g0_4
T_28_22_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_rst_6_RNOZ0
T_22_9_wire_logic_cluster/lc_3/out
T_22_9_sp4_h_l_11
T_21_5_sp4_v_t_41
T_21_7_lc_trk_g2_4
T_21_7_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_rst_18_RNOZ0
T_22_10_wire_logic_cluster/lc_3/out
T_22_10_sp4_h_l_11
T_21_6_sp4_v_t_41
T_21_8_lc_trk_g2_4
T_21_8_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_rst_7_RNOZ0
T_26_17_wire_logic_cluster/lc_7/out
T_27_16_sp4_v_t_47
T_27_20_sp4_v_t_36
T_26_21_lc_trk_g2_4
T_26_21_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_RNO_0Z0Z_29
T_23_15_wire_logic_cluster/lc_5/out
T_23_13_sp4_v_t_39
T_23_9_sp4_v_t_40
T_23_11_lc_trk_g3_5
T_23_11_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_RNO_0Z0Z_24
T_22_9_wire_logic_cluster/lc_0/out
T_21_9_sp4_h_l_8
T_20_5_sp4_v_t_45
T_20_8_lc_trk_g1_5
T_20_8_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_rst_26_RNOZ0
T_24_14_wire_logic_cluster/lc_2/out
T_24_10_sp4_v_t_41
T_24_6_sp4_v_t_37
T_24_7_lc_trk_g3_5
T_24_7_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_RNO_0Z0Z_28
T_23_15_wire_logic_cluster/lc_3/out
T_23_11_sp4_v_t_43
T_23_7_sp4_v_t_44
T_23_10_lc_trk_g0_4
T_23_10_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_RNO_0Z0Z_10
T_23_11_wire_logic_cluster/lc_4/out
T_24_11_sp4_h_l_8
T_27_11_sp4_v_t_45
T_26_12_lc_trk_g3_5
T_26_12_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_RNO_0Z0Z_15
T_24_16_wire_logic_cluster/lc_1/out
T_23_16_sp4_h_l_10
T_26_12_sp4_v_t_41
T_26_14_lc_trk_g2_4
T_26_14_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_RNO_0Z0Z_1
T_23_11_wire_logic_cluster/lc_0/out
T_24_11_sp4_h_l_0
T_27_11_sp4_v_t_37
T_27_12_lc_trk_g3_5
T_27_12_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_rst_21_RNOZ0
T_26_12_wire_logic_cluster/lc_2/out
T_26_9_sp4_v_t_44
T_23_9_sp4_h_l_9
T_23_9_lc_trk_g0_4
T_23_9_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_rst_22_RNOZ0
T_24_11_wire_logic_cluster/lc_3/out
T_24_8_sp4_v_t_46
T_21_8_sp4_h_l_5
T_22_8_lc_trk_g3_5
T_22_8_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_rst_0_RNOZ0
T_26_18_wire_logic_cluster/lc_4/out
T_26_17_sp4_v_t_40
T_27_21_sp4_h_l_5
T_28_21_lc_trk_g3_5
T_28_21_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_rst_23_RNOZ0
T_26_10_wire_logic_cluster/lc_6/out
T_26_7_sp4_v_t_36
T_27_7_sp4_h_l_1
T_27_7_lc_trk_g0_4
T_27_7_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_rst_11_RNOZ0
T_24_9_wire_logic_cluster/lc_3/out
T_25_9_sp4_h_l_6
T_21_9_sp4_h_l_9
T_21_9_lc_trk_g0_4
T_21_9_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_rst_24_RNOZ0
T_26_10_wire_logic_cluster/lc_4/out
T_26_8_sp4_v_t_37
T_27_8_sp4_h_l_5
T_28_8_lc_trk_g3_5
T_28_8_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_rst_9_RNOZ0
T_26_17_wire_logic_cluster/lc_3/out
T_27_13_sp4_v_t_42
T_28_17_sp4_h_l_1
T_28_17_lc_trk_g0_4
T_28_17_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_rst_4_RNOZ0
T_22_9_wire_logic_cluster/lc_7/out
T_22_7_sp4_v_t_43
T_19_7_sp4_h_l_0
T_19_7_lc_trk_g1_5
T_19_7_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_rst_10_RNOZ0
T_24_9_wire_logic_cluster/lc_7/out
T_25_7_sp4_v_t_42
T_26_7_sp4_h_l_0
T_28_7_lc_trk_g3_5
T_28_7_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_rst_28_RNOZ0
T_24_9_wire_logic_cluster/lc_5/out
T_25_7_sp4_v_t_38
T_22_7_sp4_h_l_9
T_22_7_lc_trk_g0_4
T_22_7_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_rst_19_RNOZ0
T_23_11_wire_logic_cluster/lc_7/out
T_22_11_sp4_h_l_6
T_26_11_sp4_h_l_9
T_28_11_lc_trk_g2_4
T_28_11_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_rst_16_RNOZ0
T_22_10_wire_logic_cluster/lc_7/out
T_23_7_sp4_v_t_39
T_20_7_sp4_h_l_8
T_20_7_lc_trk_g1_5
T_20_7_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_rst_20_RNOZ0
T_23_11_wire_logic_cluster/lc_5/out
T_24_7_sp4_v_t_46
T_25_7_sp4_h_l_4
T_26_7_lc_trk_g2_4
T_26_7_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_RNO_0Z0Z_8
T_26_10_wire_logic_cluster/lc_7/out
T_27_8_sp4_v_t_42
T_24_8_sp4_h_l_1
T_26_8_lc_trk_g2_4
T_26_8_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_rst_30_RNOZ0
T_24_11_wire_logic_cluster/lc_6/out
T_24_8_sp4_v_t_36
T_25_8_sp4_h_l_1
T_27_8_lc_trk_g2_4
T_27_8_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_RNO_0Z0Z_25
T_22_9_wire_logic_cluster/lc_4/out
T_23_8_sp4_v_t_41
T_20_8_sp4_h_l_4
T_19_8_lc_trk_g0_4
T_19_8_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_RNO_0Z0Z_12
T_22_10_wire_logic_cluster/lc_0/out
T_22_7_sp4_v_t_40
T_23_11_sp4_h_l_5
T_24_11_lc_trk_g3_5
T_24_11_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_RNO_0Z0Z_11
T_23_11_wire_logic_cluster/lc_6/out
T_24_9_sp4_v_t_40
T_25_13_sp4_h_l_5
T_26_13_lc_trk_g3_5
T_26_13_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_RNO_0Z0Z_31
T_26_18_wire_logic_cluster/lc_5/out
T_27_16_sp4_v_t_38
T_24_16_sp4_h_l_9
T_24_16_lc_trk_g0_4
T_24_16_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_RNO_0Z0Z_6
T_26_10_wire_logic_cluster/lc_3/out
T_27_9_sp4_v_t_39
T_24_9_sp4_h_l_8
T_26_9_lc_trk_g3_5
T_26_9_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_rst_27_RNOZ0
T_24_11_wire_logic_cluster/lc_5/out
T_16_11_sp12_h_l_1
T_21_11_lc_trk_g1_5
T_21_11_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_rst_5_RNOZ0
T_22_9_wire_logic_cluster/lc_5/out
T_14_9_sp12_h_l_1
T_19_9_lc_trk_g1_5
T_19_9_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_rst_14_RNOZ0
T_24_16_wire_logic_cluster/lc_4/out
T_24_15_sp4_v_t_40
T_24_19_lc_trk_g1_5
T_24_19_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_rst_12_RNOZ0
T_24_11_wire_logic_cluster/lc_2/out
T_22_11_sp4_h_l_1
T_22_11_lc_trk_g0_4
T_22_11_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_RNO_0Z0Z_26
T_22_9_wire_logic_cluster/lc_6/out
T_21_9_sp4_h_l_4
T_20_9_lc_trk_g0_4
T_20_9_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_RNO_0Z0Z_2
T_24_9_wire_logic_cluster/lc_4/out
T_25_9_sp4_h_l_8
T_27_9_lc_trk_g3_5
T_27_9_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_RNO_0Z0Z_21
T_26_17_wire_logic_cluster/lc_0/out
T_27_13_sp4_v_t_36
T_27_16_lc_trk_g0_4
T_27_16_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.miso_sr_RNO_0Z0Z_22
T_26_17_wire_logic_cluster/lc_4/out
T_27_17_lc_trk_g0_4
T_27_17_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_pi_spi.N_7_0
T_27_11_wire_logic_cluster/lc_2/out
T_27_9_sp12_v_t_23
T_27_16_lc_trk_g3_3
T_27_16_wire_logic_cluster/lc_3/in_3

T_27_11_wire_logic_cluster/lc_2/out
T_27_10_lc_trk_g0_2
T_27_10_wire_logic_cluster/lc_7/in_3

T_27_11_wire_logic_cluster/lc_2/out
T_27_9_sp12_v_t_23
T_27_14_lc_trk_g3_7
T_27_14_wire_logic_cluster/lc_6/in_0

T_27_11_wire_logic_cluster/lc_2/out
T_27_9_sp12_v_t_23
T_27_15_lc_trk_g2_4
T_27_15_wire_logic_cluster/lc_4/in_0

T_27_11_wire_logic_cluster/lc_2/out
T_27_9_sp12_v_t_23
T_27_15_lc_trk_g2_4
T_27_15_wire_logic_cluster/lc_7/in_3

T_27_11_wire_logic_cluster/lc_2/out
T_27_9_sp12_v_t_23
T_27_14_lc_trk_g3_7
T_27_14_wire_logic_cluster/lc_4/in_0

T_27_11_wire_logic_cluster/lc_2/out
T_27_9_sp12_v_t_23
T_27_14_lc_trk_g3_7
T_27_14_wire_logic_cluster/lc_5/in_3

T_27_11_wire_logic_cluster/lc_2/out
T_27_9_sp12_v_t_23
T_27_14_lc_trk_g3_7
T_27_14_wire_logic_cluster/lc_3/in_3

T_27_11_wire_logic_cluster/lc_2/out
T_27_9_sp12_v_t_23
T_27_14_lc_trk_g3_7
T_27_14_wire_logic_cluster/lc_7/in_3

T_27_11_wire_logic_cluster/lc_2/out
T_27_9_sp12_v_t_23
T_27_11_sp4_v_t_43
T_26_15_lc_trk_g1_6
T_26_15_wire_logic_cluster/lc_0/in_3

End 

Net : u_mesa_pi_spi.mesa_id_jkZ0
T_17_13_wire_logic_cluster/lc_1/out
T_17_11_sp4_v_t_47
T_18_11_sp4_h_l_3
T_22_11_sp4_h_l_11
T_26_11_sp4_h_l_2
T_27_11_lc_trk_g3_2
T_27_11_wire_logic_cluster/lc_2/in_3

T_17_13_wire_logic_cluster/lc_1/out
T_17_13_sp4_h_l_7
T_21_13_sp4_h_l_10
T_25_13_sp4_h_l_6
T_28_9_sp4_v_t_43
T_27_12_lc_trk_g3_3
T_27_12_wire_logic_cluster/lc_5/in_3

T_17_13_wire_logic_cluster/lc_1/out
T_17_10_sp12_v_t_22
T_18_10_sp12_h_l_1
T_27_10_lc_trk_g0_5
T_27_10_input_2_3
T_27_10_wire_logic_cluster/lc_3/in_2

T_17_13_wire_logic_cluster/lc_1/out
T_17_13_sp4_h_l_7
T_21_13_sp4_h_l_10
T_25_13_sp4_h_l_6
T_28_13_sp4_v_t_43
T_27_15_lc_trk_g1_6
T_27_15_wire_logic_cluster/lc_0/in_3

T_17_13_wire_logic_cluster/lc_1/out
T_17_10_sp12_v_t_22
T_18_10_sp12_h_l_1
T_24_10_sp4_h_l_6
T_27_10_sp4_v_t_46
T_26_14_lc_trk_g2_3
T_26_14_wire_logic_cluster/lc_4/in_3

T_17_13_wire_logic_cluster/lc_1/out
T_17_10_sp12_v_t_22
T_18_10_sp12_h_l_1
T_24_10_sp4_h_l_6
T_27_10_sp4_v_t_46
T_26_14_lc_trk_g2_3
T_26_14_wire_logic_cluster/lc_6/in_3

T_17_13_wire_logic_cluster/lc_1/out
T_17_10_sp12_v_t_22
T_18_10_sp12_h_l_1
T_27_10_lc_trk_g0_5
T_27_10_wire_logic_cluster/lc_2/in_3

T_17_13_wire_logic_cluster/lc_1/out
T_17_13_sp4_h_l_7
T_21_13_sp4_h_l_10
T_25_13_sp4_h_l_6
T_26_13_lc_trk_g3_6
T_26_13_wire_logic_cluster/lc_6/in_3

T_17_13_wire_logic_cluster/lc_1/out
T_17_10_sp12_v_t_22
T_18_10_sp12_h_l_1
T_27_10_lc_trk_g1_5
T_27_10_wire_logic_cluster/lc_7/in_1

T_17_13_wire_logic_cluster/lc_1/out
T_17_13_sp4_h_l_7
T_21_13_sp4_h_l_10
T_25_13_sp4_h_l_6
T_28_13_sp4_v_t_43
T_27_15_lc_trk_g1_6
T_27_15_wire_logic_cluster/lc_3/in_0

T_17_13_wire_logic_cluster/lc_1/out
T_17_13_sp4_h_l_7
T_21_13_sp4_h_l_10
T_25_13_sp4_h_l_6
T_26_13_lc_trk_g3_6
T_26_13_wire_logic_cluster/lc_2/in_3

T_17_13_wire_logic_cluster/lc_1/out
T_17_13_sp4_h_l_7
T_21_13_sp4_h_l_10
T_25_13_sp4_h_l_6
T_28_13_sp4_v_t_43
T_27_15_lc_trk_g1_6
T_27_15_wire_logic_cluster/lc_6/in_3

T_17_13_wire_logic_cluster/lc_1/out
T_17_13_sp4_h_l_7
T_21_13_sp4_h_l_10
T_25_13_sp4_h_l_1
T_27_13_lc_trk_g3_4
T_27_13_wire_logic_cluster/lc_6/in_3

T_17_13_wire_logic_cluster/lc_1/out
T_17_13_lc_trk_g3_1
T_17_13_wire_logic_cluster/lc_1/in_3

End 

Net : u_mesa_pi_spi.N_28_0
T_27_16_wire_logic_cluster/lc_3/out
T_28_13_sp4_v_t_47
T_28_14_lc_trk_g3_7
T_28_14_wire_logic_cluster/lc_1/in_3

T_27_16_wire_logic_cluster/lc_3/out
T_26_16_lc_trk_g3_3
T_26_16_wire_logic_cluster/lc_4/in_0

T_27_16_wire_logic_cluster/lc_3/out
T_28_16_lc_trk_g0_3
T_28_16_wire_logic_cluster/lc_1/in_0

T_27_16_wire_logic_cluster/lc_3/out
T_28_16_lc_trk_g0_3
T_28_16_wire_logic_cluster/lc_7/in_0

T_27_16_wire_logic_cluster/lc_3/out
T_26_15_lc_trk_g2_3
T_26_15_wire_logic_cluster/lc_3/in_0

T_27_16_wire_logic_cluster/lc_3/out
T_26_15_lc_trk_g2_3
T_26_15_wire_logic_cluster/lc_5/in_0

T_27_16_wire_logic_cluster/lc_3/out
T_26_15_lc_trk_g2_3
T_26_15_wire_logic_cluster/lc_7/in_0

T_27_16_wire_logic_cluster/lc_3/out
T_26_16_lc_trk_g3_3
T_26_16_wire_logic_cluster/lc_3/in_3

T_27_16_wire_logic_cluster/lc_3/out
T_26_16_lc_trk_g3_3
T_26_16_wire_logic_cluster/lc_5/in_3

T_27_16_wire_logic_cluster/lc_3/out
T_28_16_lc_trk_g0_3
T_28_16_wire_logic_cluster/lc_0/in_3

T_27_16_wire_logic_cluster/lc_3/out
T_28_16_lc_trk_g0_3
T_28_16_wire_logic_cluster/lc_2/in_3

T_27_16_wire_logic_cluster/lc_3/out
T_26_15_lc_trk_g2_3
T_26_15_wire_logic_cluster/lc_2/in_3

T_27_16_wire_logic_cluster/lc_3/out
T_26_15_lc_trk_g2_3
T_26_15_wire_logic_cluster/lc_4/in_3

T_27_16_wire_logic_cluster/lc_3/out
T_28_15_lc_trk_g2_3
T_28_15_wire_logic_cluster/lc_2/in_3

End 

Net : u_mesa_pi_spi.N_20_0_4
T_27_12_wire_logic_cluster/lc_5/out
T_27_11_sp4_v_t_42
T_27_14_lc_trk_g0_2
T_27_14_wire_logic_cluster/lc_3/in_1

End 

Net : u_mesa_pi_spi.N_22_0_4
T_27_14_wire_logic_cluster/lc_3/out
T_28_15_lc_trk_g3_3
T_28_15_input_2_0
T_28_15_wire_logic_cluster/lc_0/in_2

End 

Net : u_mesa_pi_spi.g2
T_27_10_wire_logic_cluster/lc_7/out
T_27_9_sp4_v_t_46
T_27_13_sp4_v_t_46
T_26_15_lc_trk_g0_0
T_26_15_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_sump2.un1_post_trig_cnt_cry_8
T_5_12_wire_logic_cluster/lc_0/cout
T_5_12_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_sump2.ctrl_13_reg_p1Z0Z_3
T_6_13_wire_logic_cluster/lc_6/out
T_7_10_sp4_v_t_37
T_7_12_lc_trk_g3_0
T_7_12_wire_logic_cluster/lc_5/in_0

T_6_13_wire_logic_cluster/lc_6/out
T_7_13_lc_trk_g1_6
T_7_13_wire_logic_cluster/lc_0/in_3

End 

Net : u_mesa_pi_spi.N_22_0_1
T_27_14_wire_logic_cluster/lc_6/out
T_28_14_lc_trk_g1_6
T_28_14_wire_logic_cluster/lc_2/in_1

End 

Net : u_mesa_pi_spi.id_bit_cnt_RNIBMMK4Z0Z_6
T_27_15_wire_logic_cluster/lc_4/out
T_26_16_lc_trk_g1_4
T_26_16_wire_logic_cluster/lc_0/in_1

T_27_15_wire_logic_cluster/lc_4/out
T_26_16_lc_trk_g1_4
T_26_16_wire_logic_cluster/lc_2/in_1

T_27_15_wire_logic_cluster/lc_4/out
T_26_16_lc_trk_g1_4
T_26_16_wire_logic_cluster/lc_6/in_1

T_27_15_wire_logic_cluster/lc_4/out
T_28_16_lc_trk_g2_4
T_28_16_wire_logic_cluster/lc_5/in_1

T_27_15_wire_logic_cluster/lc_4/out
T_28_16_lc_trk_g2_4
T_28_16_wire_logic_cluster/lc_3/in_1

T_27_15_wire_logic_cluster/lc_4/out
T_26_15_lc_trk_g3_4
T_26_15_wire_logic_cluster/lc_6/in_3

T_27_15_wire_logic_cluster/lc_4/out
T_28_15_lc_trk_g0_4
T_28_15_wire_logic_cluster/lc_3/in_3

T_27_15_wire_logic_cluster/lc_4/out
T_26_16_lc_trk_g0_4
T_26_16_wire_logic_cluster/lc_1/in_3

T_27_15_wire_logic_cluster/lc_4/out
T_28_16_lc_trk_g3_4
T_28_16_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.N_2291_i
T_9_11_wire_logic_cluster/lc_6/out
T_9_11_sp4_h_l_1
T_5_11_sp4_h_l_4
T_5_11_lc_trk_g1_1
T_5_11_input_2_0
T_5_11_wire_logic_cluster/lc_0/in_2

T_9_11_wire_logic_cluster/lc_6/out
T_9_11_sp4_h_l_1
T_5_11_sp4_h_l_1
T_5_11_lc_trk_g1_4
T_5_11_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_sump2.un1_ctrl_13_reg_p1_1_0_and
T_7_12_wire_logic_cluster/lc_5/out
T_8_12_sp4_h_l_10
T_9_12_lc_trk_g2_2
T_9_12_input_2_0
T_9_12_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_sump2.un1_ctrl_13_reg_p1_1_THRU_CO
T_9_13_wire_logic_cluster/lc_0/out
T_9_13_lc_trk_g2_0
T_9_13_wire_logic_cluster/lc_7/in_3

T_9_13_wire_logic_cluster/lc_0/out
T_8_13_sp4_h_l_8
T_7_9_sp4_v_t_45
T_6_12_lc_trk_g3_5
T_6_12_input_2_4
T_6_12_wire_logic_cluster/lc_4/in_2

T_9_13_wire_logic_cluster/lc_0/out
T_10_13_lc_trk_g1_0
T_10_13_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.g0_0_7
T_9_13_wire_logic_cluster/lc_7/out
T_10_12_lc_trk_g2_7
T_10_12_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_sump2.c_we6_i_0
T_10_12_wire_logic_cluster/lc_2/out
T_9_11_lc_trk_g3_2
T_9_11_wire_logic_cluster/lc_6/in_3

End 

Net : bfn_5_7_0_
T_9_13_wire_logic_cluster/carry_in_mux/cout
T_9_13_wire_logic_cluster/lc_0/in_3

End 

Net : u_mesa_pi_spi.id_bit_cnt_RNIBMMK4_0Z0Z_6
T_27_15_wire_logic_cluster/lc_7/out
T_28_14_lc_trk_g2_7
T_28_14_wire_logic_cluster/lc_3/in_0

T_27_15_wire_logic_cluster/lc_7/out
T_28_14_lc_trk_g2_7
T_28_14_wire_logic_cluster/lc_4/in_3

End 

Net : bfn_1_6_0_
T_5_12_wire_logic_cluster/carry_in_mux/cout
T_5_12_wire_logic_cluster/lc_0/in_3

Net : u_core.u_sump2.un1_ctrl_13_reg_p1_1_1_and
T_10_14_wire_logic_cluster/lc_7/out
T_10_11_sp4_v_t_38
T_9_12_lc_trk_g2_6
T_9_12_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_sump2.ctrl_13_reg_p1Z0Z_5
T_10_14_wire_logic_cluster/lc_4/out
T_9_14_sp4_h_l_0
T_10_14_lc_trk_g3_0
T_10_14_input_2_7
T_10_14_wire_logic_cluster/lc_7/in_2

T_10_14_wire_logic_cluster/lc_4/out
T_10_14_lc_trk_g2_4
T_10_14_wire_logic_cluster/lc_2/in_0

End 

Net : u_mesa_pi_spi.N_22_0_3
T_27_14_wire_logic_cluster/lc_4/out
T_28_14_lc_trk_g0_4
T_28_14_wire_logic_cluster/lc_7/in_3

End 

Net : u_mesa_pi_spi.N_22_0_2
T_27_14_wire_logic_cluster/lc_5/out
T_28_14_lc_trk_g0_5
T_28_14_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.u_sump2.ctrl_13_reg_p1Z0Z_0
T_7_12_wire_logic_cluster/lc_1/out
T_7_12_lc_trk_g3_1
T_7_12_wire_logic_cluster/lc_5/in_1

T_7_12_wire_logic_cluster/lc_1/out
T_8_12_sp4_h_l_2
T_10_12_lc_trk_g3_7
T_10_12_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.ctrl_13_reg_p1Z0Z_2
T_6_13_wire_logic_cluster/lc_5/out
T_7_12_lc_trk_g2_5
T_7_12_input_2_5
T_7_12_wire_logic_cluster/lc_5/in_2

T_6_13_wire_logic_cluster/lc_5/out
T_6_13_lc_trk_g1_5
T_6_13_wire_logic_cluster/lc_3/in_3

End 

Net : u_mesa_pi_spi.N_33_0_0
T_27_10_wire_logic_cluster/lc_3/out
T_27_9_sp12_v_t_22
T_27_15_lc_trk_g3_5
T_27_15_wire_logic_cluster/lc_7/in_1

End 

Net : u_core.u_sump2.ctrl_13_reg_p1Z0Z_7
T_10_15_wire_logic_cluster/lc_4/out
T_10_14_lc_trk_g1_4
T_10_14_wire_logic_cluster/lc_7/in_0

T_10_15_wire_logic_cluster/lc_4/out
T_9_14_lc_trk_g2_4
T_9_14_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.un1_post_trig_cnt_cry_6
T_5_11_wire_logic_cluster/lc_6/cout
T_5_11_wire_logic_cluster/lc_7/in_3

Net : u_core.u_sump2.ctrl_13_reg_p1Z0Z_1
T_7_12_wire_logic_cluster/lc_4/out
T_7_12_lc_trk_g0_4
T_7_12_wire_logic_cluster/lc_5/in_3

T_7_12_wire_logic_cluster/lc_4/out
T_8_12_sp4_h_l_8
T_10_12_lc_trk_g3_5
T_10_12_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_sump2.ctrl_13_reg_p1Z0Z_6
T_10_14_wire_logic_cluster/lc_3/out
T_10_14_lc_trk_g1_3
T_10_14_wire_logic_cluster/lc_7/in_1

T_10_14_wire_logic_cluster/lc_3/out
T_9_14_lc_trk_g2_3
T_9_14_wire_logic_cluster/lc_0/in_3

End 

Net : u_mesa_pi_spi.N_22_0_0
T_27_14_wire_logic_cluster/lc_7/out
T_28_14_lc_trk_g1_7
T_28_14_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.un1_post_trig_cnt_cry_5
T_5_11_wire_logic_cluster/lc_5/cout
T_5_11_wire_logic_cluster/lc_6/in_3

Net : u_core.u_sump2.ctrl_13_reg_p1Z0Z_4
T_11_14_wire_logic_cluster/lc_2/out
T_10_14_lc_trk_g2_2
T_10_14_wire_logic_cluster/lc_7/in_3

T_11_14_wire_logic_cluster/lc_2/out
T_10_15_lc_trk_g1_2
T_10_15_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_sump2.ctrl_13_reg_p1Z0Z_11
T_11_11_wire_logic_cluster/lc_0/out
T_11_12_lc_trk_g0_0
T_11_12_wire_logic_cluster/lc_2/in_0

T_11_11_wire_logic_cluster/lc_0/out
T_11_9_sp4_v_t_45
T_11_12_lc_trk_g0_5
T_11_12_wire_logic_cluster/lc_3/in_0

T_11_11_wire_logic_cluster/lc_0/out
T_11_9_sp4_v_t_45
T_11_12_lc_trk_g0_5
T_11_12_wire_logic_cluster/lc_5/in_0

T_11_11_wire_logic_cluster/lc_0/out
T_12_12_lc_trk_g3_0
T_12_12_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_sump2.un1_ctrl_13_reg_p1_1_2_and
T_11_12_wire_logic_cluster/lc_2/out
T_9_12_sp4_h_l_1
T_9_12_lc_trk_g0_4
T_9_12_input_2_2
T_9_12_wire_logic_cluster/lc_2/in_2

End 

Net : u_mesa_pi_spi.N_8_0
T_27_15_wire_logic_cluster/lc_0/out
T_27_16_lc_trk_g0_0
T_27_16_wire_logic_cluster/lc_3/in_1

T_27_15_wire_logic_cluster/lc_0/out
T_28_14_lc_trk_g3_0
T_28_14_wire_logic_cluster/lc_0/in_3

T_27_15_wire_logic_cluster/lc_0/out
T_26_15_lc_trk_g2_0
T_26_15_wire_logic_cluster/lc_6/in_0

T_27_15_wire_logic_cluster/lc_0/out
T_28_15_lc_trk_g0_0
T_28_15_wire_logic_cluster/lc_0/in_0

T_27_15_wire_logic_cluster/lc_0/out
T_26_16_lc_trk_g1_0
T_26_16_wire_logic_cluster/lc_1/in_0

T_27_15_wire_logic_cluster/lc_0/out
T_28_16_lc_trk_g2_0
T_28_16_wire_logic_cluster/lc_4/in_0

T_27_15_wire_logic_cluster/lc_0/out
T_28_14_lc_trk_g3_0
T_28_14_wire_logic_cluster/lc_7/in_0

T_27_15_wire_logic_cluster/lc_0/out
T_28_14_lc_trk_g3_0
T_28_14_wire_logic_cluster/lc_5/in_0

T_27_15_wire_logic_cluster/lc_0/out
T_28_15_lc_trk_g0_0
T_28_15_wire_logic_cluster/lc_3/in_1

T_27_15_wire_logic_cluster/lc_0/out
T_26_15_lc_trk_g2_0
T_26_15_wire_logic_cluster/lc_1/in_3

T_27_15_wire_logic_cluster/lc_0/out
T_26_16_lc_trk_g1_0
T_26_16_wire_logic_cluster/lc_0/in_3

T_27_15_wire_logic_cluster/lc_0/out
T_26_16_lc_trk_g1_0
T_26_16_wire_logic_cluster/lc_2/in_3

T_27_15_wire_logic_cluster/lc_0/out
T_26_16_lc_trk_g1_0
T_26_16_wire_logic_cluster/lc_6/in_3

T_27_15_wire_logic_cluster/lc_0/out
T_28_16_lc_trk_g2_0
T_28_16_wire_logic_cluster/lc_5/in_3

T_27_15_wire_logic_cluster/lc_0/out
T_28_16_lc_trk_g2_0
T_28_16_wire_logic_cluster/lc_3/in_3

T_27_15_wire_logic_cluster/lc_0/out
T_28_14_lc_trk_g3_0
T_28_14_wire_logic_cluster/lc_6/in_3

T_27_15_wire_logic_cluster/lc_0/out
T_28_14_lc_trk_g3_0
T_28_14_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_sump2.ctrl_13_reg_p1Z0Z_9
T_11_12_wire_logic_cluster/lc_0/out
T_11_12_lc_trk_g3_0
T_11_12_wire_logic_cluster/lc_2/in_1

T_11_12_wire_logic_cluster/lc_0/out
T_12_12_lc_trk_g0_0
T_12_12_wire_logic_cluster/lc_3/in_1

T_11_12_wire_logic_cluster/lc_0/out
T_12_12_lc_trk_g0_0
T_12_12_wire_logic_cluster/lc_7/in_1

T_11_12_wire_logic_cluster/lc_0/out
T_12_12_lc_trk_g0_0
T_12_12_wire_logic_cluster/lc_6/in_0

End 

Net : u_core.u_sump2.ctrl_13_reg_p1Z0Z_10
T_10_11_wire_logic_cluster/lc_2/out
T_11_12_lc_trk_g2_2
T_11_12_input_2_2
T_11_12_wire_logic_cluster/lc_2/in_2

T_10_11_wire_logic_cluster/lc_2/out
T_10_11_lc_trk_g3_2
T_10_11_wire_logic_cluster/lc_6/in_3

T_10_11_wire_logic_cluster/lc_2/out
T_11_12_lc_trk_g2_2
T_11_12_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_sump2.un1_ctrl_13_reg_p1_1_5_and
T_10_14_wire_logic_cluster/lc_0/out
T_10_11_sp4_v_t_40
T_9_12_lc_trk_g3_0
T_9_12_input_2_5
T_9_12_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_sump2.ctrl_13_reg_p1Z0Z_23
T_10_13_wire_logic_cluster/lc_2/out
T_10_12_sp4_v_t_36
T_10_14_lc_trk_g3_1
T_10_14_input_2_0
T_10_14_wire_logic_cluster/lc_0/in_2

T_10_13_wire_logic_cluster/lc_2/out
T_9_14_lc_trk_g0_2
T_9_14_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.u_sump2.un1_post_trig_cnt_cry_4
T_5_11_wire_logic_cluster/lc_4/cout
T_5_11_wire_logic_cluster/lc_5/in_3

Net : u_core.u_sump2.un1_c_addr_cry_8
T_6_15_wire_logic_cluster/lc_0/cout
T_6_15_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_sump2.un1_trigger_dly_cnt_0_sqmuxa_0_i
T_6_12_wire_logic_cluster/lc_6/out
T_6_11_sp4_v_t_44
T_6_14_lc_trk_g0_4
T_6_14_input_2_0
T_6_14_wire_logic_cluster/lc_0/in_2

T_6_12_wire_logic_cluster/lc_6/out
T_6_11_sp4_v_t_44
T_6_14_lc_trk_g1_4
T_6_14_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_sump2.g2_5_cascade_
T_6_12_wire_logic_cluster/lc_4/ltout
T_6_12_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_sump2.g2_8_cascade_
T_6_12_wire_logic_cluster/lc_5/ltout
T_6_12_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_sump2.ctrl_13_reg_p1Z0Z_8
T_12_13_wire_logic_cluster/lc_2/out
T_11_12_lc_trk_g3_2
T_11_12_wire_logic_cluster/lc_2/in_3

T_12_13_wire_logic_cluster/lc_2/out
T_12_12_lc_trk_g0_2
T_12_12_wire_logic_cluster/lc_3/in_3

T_12_13_wire_logic_cluster/lc_2/out
T_12_12_lc_trk_g0_2
T_12_12_wire_logic_cluster/lc_7/in_3

T_12_13_wire_logic_cluster/lc_2/out
T_11_12_lc_trk_g3_2
T_11_12_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_sump2.un1_post_trig_cnt_cry_3
T_5_11_wire_logic_cluster/lc_3/cout
T_5_11_wire_logic_cluster/lc_4/in_3

Net : bfn_2_9_0_
T_6_15_wire_logic_cluster/carry_in_mux/cout
T_6_15_wire_logic_cluster/lc_0/in_3

Net : u_core.u_sump2.ctrl_13_reg_p1Z0Z_18
T_7_12_wire_logic_cluster/lc_6/out
T_7_12_lc_trk_g2_6
T_7_12_wire_logic_cluster/lc_2/in_0

T_7_12_wire_logic_cluster/lc_6/out
T_6_13_lc_trk_g0_6
T_6_13_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_sump2.un1_ctrl_13_reg_p1_1_4_and
T_7_12_wire_logic_cluster/lc_2/out
T_7_12_sp4_h_l_9
T_9_12_lc_trk_g2_4
T_9_12_input_2_4
T_9_12_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_sump2.ctrl_13_reg_p1Z0Z_16
T_7_12_wire_logic_cluster/lc_3/out
T_7_12_lc_trk_g0_3
T_7_12_wire_logic_cluster/lc_2/in_1

T_7_12_wire_logic_cluster/lc_3/out
T_8_12_sp4_h_l_6
T_10_12_lc_trk_g3_3
T_10_12_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.u_sump2.ctrl_13_reg_p1Z0Z_17
T_7_12_wire_logic_cluster/lc_0/out
T_7_12_lc_trk_g2_0
T_7_12_input_2_2
T_7_12_wire_logic_cluster/lc_2/in_2

T_7_12_wire_logic_cluster/lc_0/out
T_8_12_sp4_h_l_0
T_10_12_lc_trk_g2_5
T_10_12_wire_logic_cluster/lc_3/in_0

End 

Net : u_core.u_sump2.un1_post_trig_cnt_cry_2
T_5_11_wire_logic_cluster/lc_2/cout
T_5_11_wire_logic_cluster/lc_3/in_3

Net : u_core.u_sump2.ctrl_13_reg_p1Z0Z_22
T_9_13_wire_logic_cluster/lc_3/out
T_10_14_lc_trk_g3_3
T_10_14_wire_logic_cluster/lc_0/in_0

T_9_13_wire_logic_cluster/lc_3/out
T_9_14_lc_trk_g0_3
T_9_14_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_sump2.ctrl_13_reg_p1Z0Z_19
T_7_13_wire_logic_cluster/lc_6/out
T_7_12_lc_trk_g1_6
T_7_12_wire_logic_cluster/lc_2/in_3

T_7_13_wire_logic_cluster/lc_6/out
T_7_13_lc_trk_g3_6
T_7_13_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_sump2.ctrl_13_reg_p1Z0Z_21
T_11_14_wire_logic_cluster/lc_1/out
T_10_14_lc_trk_g2_1
T_10_14_wire_logic_cluster/lc_0/in_1

T_11_14_wire_logic_cluster/lc_1/out
T_10_14_lc_trk_g2_1
T_10_14_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_sump2.ctrl_13_reg_p1Z0Z_12
T_9_10_wire_logic_cluster/lc_3/out
T_9_11_lc_trk_g0_3
T_9_11_wire_logic_cluster/lc_3/in_0

T_9_10_wire_logic_cluster/lc_3/out
T_10_11_lc_trk_g3_3
T_10_11_wire_logic_cluster/lc_7/in_3

T_9_10_wire_logic_cluster/lc_3/out
T_10_10_lc_trk_g1_3
T_10_10_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.un1_ctrl_13_reg_p1_1_3_and
T_9_11_wire_logic_cluster/lc_3/out
T_9_12_lc_trk_g0_3
T_9_12_input_2_3
T_9_12_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_sump2.un1_post_trig_cnt_cry_1
T_5_11_wire_logic_cluster/lc_1/cout
T_5_11_wire_logic_cluster/lc_2/in_3

Net : u_core.u_sump2.ctrl_13_reg_p1Z0Z_20
T_10_15_wire_logic_cluster/lc_5/out
T_10_14_lc_trk_g0_5
T_10_14_wire_logic_cluster/lc_0/in_3

T_10_15_wire_logic_cluster/lc_5/out
T_10_15_lc_trk_g2_5
T_10_15_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_sump2.ctrl_13_reg_p1Z0Z_13
T_9_10_wire_logic_cluster/lc_1/out
T_9_11_lc_trk_g1_1
T_9_11_wire_logic_cluster/lc_3/in_1

T_9_10_wire_logic_cluster/lc_1/out
T_10_11_lc_trk_g3_1
T_10_11_wire_logic_cluster/lc_7/in_1

T_9_10_wire_logic_cluster/lc_1/out
T_10_10_lc_trk_g1_1
T_10_10_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.u_sump2.ctrl_13_reg_p1Z0Z_15
T_9_11_wire_logic_cluster/lc_7/out
T_9_11_lc_trk_g2_7
T_9_11_input_2_3
T_9_11_wire_logic_cluster/lc_3/in_2

T_9_11_wire_logic_cluster/lc_7/out
T_10_11_lc_trk_g1_7
T_10_11_wire_logic_cluster/lc_5/in_1

T_9_11_wire_logic_cluster/lc_7/out
T_10_11_lc_trk_g1_7
T_10_11_wire_logic_cluster/lc_0/in_0

End 

Net : u_mesa_pi_spi.N_20_0_1
T_26_14_wire_logic_cluster/lc_4/out
T_27_14_lc_trk_g1_4
T_27_14_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_sump2.un1_c_addr_cry_6
T_6_14_wire_logic_cluster/lc_6/cout
T_6_14_wire_logic_cluster/lc_7/in_3

Net : u_core.u_sump2.un1_post_trig_cnt_cry_0
T_5_11_wire_logic_cluster/lc_0/cout
T_5_11_wire_logic_cluster/lc_1/in_3

Net : u_core.u_sump2.ctrl_13_reg_p1Z0Z_14
T_9_11_wire_logic_cluster/lc_2/out
T_9_11_lc_trk_g2_2
T_9_11_wire_logic_cluster/lc_3/in_3

T_9_11_wire_logic_cluster/lc_2/out
T_10_11_lc_trk_g0_2
T_10_11_wire_logic_cluster/lc_5/in_3

T_9_11_wire_logic_cluster/lc_2/out
T_9_11_sp4_h_l_9
T_11_11_lc_trk_g2_4
T_11_11_wire_logic_cluster/lc_1/in_3

End 

Net : u_mesa_pi_spi.N_20_0_0
T_26_14_wire_logic_cluster/lc_6/out
T_27_14_lc_trk_g0_6
T_27_14_wire_logic_cluster/lc_7/in_1

End 

Net : u_core.u_sump2.un1_c_addr_cry_5
T_6_14_wire_logic_cluster/lc_5/cout
T_6_14_wire_logic_cluster/lc_6/in_3

Net : u_core.u_sump2.ctrl_13_reg_p1Z0Z_28
T_9_14_wire_logic_cluster/lc_4/out
T_10_10_sp4_v_t_44
T_10_13_lc_trk_g1_4
T_10_13_input_2_5
T_10_13_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_sump2.un1_ctrl_13_reg_p1_1_7_and
T_10_13_wire_logic_cluster/lc_5/out
T_9_12_lc_trk_g2_5
T_9_12_input_2_7
T_9_12_wire_logic_cluster/lc_7/in_2

End 

Net : u_mesa_pi_spi.rd_d_xferZ0Z_19
T_24_17_wire_logic_cluster/lc_3/out
T_24_8_sp12_v_t_22
T_24_9_lc_trk_g3_6
T_24_9_wire_logic_cluster/lc_0/in_1

T_24_17_wire_logic_cluster/lc_3/out
T_24_8_sp12_v_t_22
T_24_9_lc_trk_g3_6
T_24_9_input_2_3
T_24_9_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_sump2.un1_c_addr_cry_4
T_6_14_wire_logic_cluster/lc_4/cout
T_6_14_wire_logic_cluster/lc_5/in_3

Net : u_mesa_pi_spi.N_29_0
T_27_10_wire_logic_cluster/lc_2/out
T_25_10_sp4_h_l_1
T_28_10_sp4_v_t_36
T_28_14_sp4_v_t_41
T_28_15_lc_trk_g2_1
T_28_15_wire_logic_cluster/lc_2/in_1

T_27_10_wire_logic_cluster/lc_2/out
T_25_10_sp4_h_l_1
T_28_10_sp4_v_t_36
T_28_14_sp4_v_t_44
T_28_16_lc_trk_g2_1
T_28_16_wire_logic_cluster/lc_0/in_1

T_27_10_wire_logic_cluster/lc_2/out
T_25_10_sp4_h_l_1
T_28_10_sp4_v_t_36
T_28_14_sp4_v_t_44
T_28_16_lc_trk_g2_1
T_28_16_wire_logic_cluster/lc_2/in_1

T_27_10_wire_logic_cluster/lc_2/out
T_25_10_sp4_h_l_1
T_28_10_sp4_v_t_36
T_28_14_sp4_v_t_44
T_28_16_lc_trk_g3_1
T_28_16_wire_logic_cluster/lc_1/in_3

T_27_10_wire_logic_cluster/lc_2/out
T_25_10_sp4_h_l_1
T_28_10_sp4_v_t_36
T_28_14_sp4_v_t_44
T_28_16_lc_trk_g3_1
T_28_16_wire_logic_cluster/lc_7/in_3

T_27_10_wire_logic_cluster/lc_2/out
T_27_9_sp4_v_t_36
T_27_13_sp4_v_t_44
T_26_16_lc_trk_g3_4
T_26_16_wire_logic_cluster/lc_3/in_0

T_27_10_wire_logic_cluster/lc_2/out
T_27_9_sp4_v_t_36
T_27_13_sp4_v_t_44
T_26_16_lc_trk_g3_4
T_26_16_wire_logic_cluster/lc_5/in_0

T_27_10_wire_logic_cluster/lc_2/out
T_25_10_sp4_h_l_1
T_28_10_sp4_v_t_36
T_28_14_lc_trk_g0_1
T_28_14_wire_logic_cluster/lc_4/in_1

T_27_10_wire_logic_cluster/lc_2/out
T_27_9_sp4_v_t_36
T_27_13_sp4_v_t_44
T_26_15_lc_trk_g2_1
T_26_15_wire_logic_cluster/lc_2/in_1

T_27_10_wire_logic_cluster/lc_2/out
T_27_9_sp4_v_t_36
T_27_13_sp4_v_t_44
T_26_15_lc_trk_g2_1
T_26_15_wire_logic_cluster/lc_4/in_1

T_27_10_wire_logic_cluster/lc_2/out
T_25_10_sp4_h_l_1
T_28_10_sp4_v_t_36
T_28_14_lc_trk_g1_1
T_28_14_wire_logic_cluster/lc_3/in_3

T_27_10_wire_logic_cluster/lc_2/out
T_27_9_sp4_v_t_36
T_27_13_sp4_v_t_44
T_26_15_lc_trk_g0_2
T_26_15_wire_logic_cluster/lc_3/in_3

T_27_10_wire_logic_cluster/lc_2/out
T_27_9_sp4_v_t_36
T_27_13_sp4_v_t_44
T_26_15_lc_trk_g0_2
T_26_15_wire_logic_cluster/lc_5/in_3

T_27_10_wire_logic_cluster/lc_2/out
T_27_9_sp4_v_t_36
T_27_13_sp4_v_t_44
T_26_15_lc_trk_g0_2
T_26_15_wire_logic_cluster/lc_7/in_3

T_27_10_wire_logic_cluster/lc_2/out
T_27_9_sp4_v_t_36
T_27_13_sp4_v_t_44
T_26_16_lc_trk_g3_4
T_26_16_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.ctrl_13_reg_p1Z0Z_27
T_10_13_wire_logic_cluster/lc_6/out
T_9_13_lc_trk_g3_6
T_9_13_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_sump2.un1_ctrl_13_reg_p1_1_6_and
T_9_13_wire_logic_cluster/lc_5/out
T_9_12_lc_trk_g1_5
T_9_12_input_2_6
T_9_12_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_sump2.ctrl_13_reg_p1Z0Z_25
T_9_13_wire_logic_cluster/lc_4/out
T_9_13_lc_trk_g0_4
T_9_13_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.u_sump2.ctrl_13_reg_p1Z0Z_26
T_10_13_wire_logic_cluster/lc_3/out
T_9_13_lc_trk_g2_3
T_9_13_input_2_5
T_9_13_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_sump2.un1_c_addr_cry_3
T_6_14_wire_logic_cluster/lc_3/cout
T_6_14_wire_logic_cluster/lc_4/in_3

Net : u_core.u_sump2.un1_rle_time_cry_30
T_5_16_wire_logic_cluster/lc_6/cout
T_5_16_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_sump2.ctrl_cmd_p1Z0Z_2
T_13_12_wire_logic_cluster/lc_6/out
T_13_11_sp4_v_t_44
T_13_14_lc_trk_g0_4
T_13_14_wire_logic_cluster/lc_7/in_3

T_13_12_wire_logic_cluster/lc_6/out
T_12_12_sp4_h_l_4
T_11_12_lc_trk_g0_4
T_11_12_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_sump2.N_93
T_13_14_wire_logic_cluster/lc_7/out
T_12_13_lc_trk_g2_7
T_12_13_wire_logic_cluster/lc_4/in_3

T_13_14_wire_logic_cluster/lc_7/out
T_13_11_sp4_v_t_38
T_10_11_sp4_h_l_9
T_6_11_sp4_h_l_5
T_6_11_lc_trk_g1_0
T_6_11_wire_logic_cluster/lc_6/in_3

T_13_14_wire_logic_cluster/lc_7/out
T_13_11_sp4_v_t_38
T_10_11_sp4_h_l_9
T_6_11_sp4_h_l_5
T_6_11_lc_trk_g1_0
T_6_11_wire_logic_cluster/lc_1/in_0

T_13_14_wire_logic_cluster/lc_7/out
T_13_15_lc_trk_g0_7
T_13_15_wire_logic_cluster/lc_6/in_3

T_13_14_wire_logic_cluster/lc_7/out
T_13_11_sp4_v_t_38
T_10_11_sp4_h_l_9
T_9_11_lc_trk_g0_1
T_9_11_wire_logic_cluster/lc_6/in_1

T_13_14_wire_logic_cluster/lc_7/out
T_12_13_lc_trk_g2_7
T_12_13_wire_logic_cluster/lc_7/in_0

T_13_14_wire_logic_cluster/lc_7/out
T_13_11_sp4_v_t_38
T_13_12_lc_trk_g2_6
T_13_12_wire_logic_cluster/lc_1/in_3

T_13_14_wire_logic_cluster/lc_7/out
T_12_13_lc_trk_g2_7
T_12_13_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_sump2.N_25_1_i
T_12_13_wire_logic_cluster/lc_4/out
T_5_13_sp12_h_l_0
T_5_13_lc_trk_g1_3
T_5_13_input_2_0
T_5_13_wire_logic_cluster/lc_0/in_2

T_12_13_wire_logic_cluster/lc_4/out
T_5_13_sp12_h_l_0
T_5_13_lc_trk_g0_3
T_5_13_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_sump2.ctrl_13_reg_p1Z0Z_29
T_10_13_wire_logic_cluster/lc_7/out
T_10_13_lc_trk_g0_7
T_10_13_wire_logic_cluster/lc_5/in_0

End 

Net : u_mesa_pi_spi.rd_d_xferZ0Z_5
T_24_15_wire_logic_cluster/lc_3/out
T_25_14_sp4_v_t_39
T_25_10_sp4_v_t_40
T_26_10_sp4_h_l_5
T_26_10_lc_trk_g0_0
T_26_10_input_2_2
T_26_10_wire_logic_cluster/lc_2/in_2

T_24_15_wire_logic_cluster/lc_3/out
T_25_14_sp4_v_t_39
T_25_10_sp4_v_t_40
T_26_10_sp4_h_l_5
T_26_10_lc_trk_g0_0
T_26_10_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_sump2.ctrl_13_reg_p1Z0Z_24
T_9_13_wire_logic_cluster/lc_6/out
T_9_13_lc_trk_g2_6
T_9_13_wire_logic_cluster/lc_5/in_3

End 

Net : u_mesa_pi_spi.rd_d_xferZ0Z_7
T_24_15_wire_logic_cluster/lc_5/out
T_24_14_sp4_v_t_42
T_24_10_sp4_v_t_47
T_25_10_sp4_h_l_10
T_26_10_lc_trk_g2_2
T_26_10_wire_logic_cluster/lc_5/in_1

T_24_15_wire_logic_cluster/lc_5/out
T_24_14_sp4_v_t_42
T_24_10_sp4_v_t_47
T_25_10_sp4_h_l_10
T_26_10_lc_trk_g2_2
T_26_10_input_2_6
T_26_10_wire_logic_cluster/lc_6/in_2

End 

Net : u_mesa_pi_spi.rd_d_xferZ0Z_4
T_23_16_wire_logic_cluster/lc_6/out
T_24_14_sp4_v_t_40
T_25_18_sp4_h_l_11
T_26_18_lc_trk_g3_3
T_26_18_wire_logic_cluster/lc_7/in_1

T_23_16_wire_logic_cluster/lc_6/out
T_24_13_sp4_v_t_37
T_24_14_lc_trk_g2_5
T_24_14_wire_logic_cluster/lc_2/in_1

End 

Net : u_mesa_pi_spi.rd_d_xferZ0Z_20
T_23_16_wire_logic_cluster/lc_7/out
T_13_16_sp12_h_l_1
T_24_4_sp12_v_t_22
T_24_9_lc_trk_g2_6
T_24_9_wire_logic_cluster/lc_6/in_0

T_23_16_wire_logic_cluster/lc_7/out
T_13_16_sp12_h_l_1
T_24_4_sp12_v_t_22
T_24_9_lc_trk_g2_6
T_24_9_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_sump2.ctrl_13_reg_p1Z0Z_30
T_11_14_wire_logic_cluster/lc_0/out
T_10_13_lc_trk_g2_0
T_10_13_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.u_sump2.un1_c_addr_cry_2
T_6_14_wire_logic_cluster/lc_2/cout
T_6_14_wire_logic_cluster/lc_3/in_3

Net : u_core.u_sump2.un1_rle_time_cry_29
T_5_16_wire_logic_cluster/lc_5/cout
T_5_16_wire_logic_cluster/lc_6/in_3

Net : u_core.u_sump2.ctrl_13_reg_p1Z0Z_31
T_10_14_wire_logic_cluster/lc_1/out
T_10_13_lc_trk_g1_1
T_10_13_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.trigger_dly_cnt_RNO_0Z0Z_15
T_6_9_wire_logic_cluster/lc_7/out
T_7_9_lc_trk_g1_7
T_7_9_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_sump2.N_102_cascade_
T_6_11_wire_logic_cluster/lc_6/ltout
T_6_11_wire_logic_cluster/lc_7/in_2

End 

Net : u_core.u_sump2.N_87_i
T_6_11_wire_logic_cluster/lc_7/out
T_6_6_sp12_v_t_22
T_6_8_lc_trk_g3_5
T_6_8_input_2_0
T_6_8_wire_logic_cluster/lc_0/in_2

T_6_11_wire_logic_cluster/lc_7/out
T_6_6_sp12_v_t_22
T_6_8_lc_trk_g2_5
T_6_8_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_sump2.un1_trigger_dly_cnt_cry_14
T_6_9_wire_logic_cluster/lc_6/cout
T_6_9_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_sump2.un1_c_addr_cry_1
T_6_14_wire_logic_cluster/lc_1/cout
T_6_14_wire_logic_cluster/lc_2/in_3

Net : u_core.u_sump2.un1_rle_time_cry_28
T_5_16_wire_logic_cluster/lc_4/cout
T_5_16_wire_logic_cluster/lc_5/in_3

Net : u_mesa_pi_spi.N_20_0_2
T_26_13_wire_logic_cluster/lc_6/out
T_27_14_lc_trk_g2_6
T_27_14_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.u_sump2.ctrl_cmd_p1Z0Z_4
T_14_14_wire_logic_cluster/lc_0/out
T_13_14_lc_trk_g3_0
T_13_14_wire_logic_cluster/lc_7/in_0

T_14_14_wire_logic_cluster/lc_0/out
T_14_12_sp4_v_t_45
T_11_12_sp4_h_l_8
T_11_12_lc_trk_g1_5
T_11_12_wire_logic_cluster/lc_7/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_16_4
T_18_22_wire_logic_cluster/lc_4/out
T_18_22_lc_trk_g1_4
T_18_22_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_sump2.trigger_dly_cnt_RNO_0Z0Z_14
T_6_9_wire_logic_cluster/lc_6/out
T_7_9_lc_trk_g1_6
T_7_9_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_sump2.un1_trigger_dly_cnt_cry_13
T_6_9_wire_logic_cluster/lc_5/cout
T_6_9_wire_logic_cluster/lc_6/in_3

Net : u_core.u_gpio_core.lb_addr_p1_RNIKPUUZ0Z_5
T_12_16_wire_logic_cluster/lc_1/out
T_11_16_sp4_h_l_10
T_14_16_sp4_v_t_47
T_14_19_lc_trk_g1_7
T_14_19_wire_logic_cluster/lc_2/in_0

T_12_16_wire_logic_cluster/lc_1/out
T_12_13_sp12_v_t_22
T_12_21_lc_trk_g3_1
T_12_21_wire_logic_cluster/lc_5/in_1

T_12_16_wire_logic_cluster/lc_1/out
T_12_13_sp12_v_t_22
T_12_18_lc_trk_g3_6
T_12_18_input_2_1
T_12_18_wire_logic_cluster/lc_1/in_2

T_12_16_wire_logic_cluster/lc_1/out
T_12_13_sp12_v_t_22
T_12_21_lc_trk_g3_1
T_12_21_wire_logic_cluster/lc_7/in_1

T_12_16_wire_logic_cluster/lc_1/out
T_12_13_sp12_v_t_22
T_12_21_lc_trk_g2_1
T_12_21_wire_logic_cluster/lc_0/in_3

T_12_16_wire_logic_cluster/lc_1/out
T_12_13_sp12_v_t_22
T_12_21_lc_trk_g2_1
T_12_21_wire_logic_cluster/lc_6/in_3

T_12_16_wire_logic_cluster/lc_1/out
T_12_13_sp12_v_t_22
T_12_18_lc_trk_g3_6
T_12_18_wire_logic_cluster/lc_0/in_1

T_12_16_wire_logic_cluster/lc_1/out
T_12_13_sp12_v_t_22
T_12_21_lc_trk_g3_1
T_12_21_wire_logic_cluster/lc_1/in_1

T_12_16_wire_logic_cluster/lc_1/out
T_11_16_sp4_h_l_10
T_14_16_sp4_v_t_47
T_14_19_lc_trk_g1_7
T_14_19_wire_logic_cluster/lc_5/in_1

T_12_16_wire_logic_cluster/lc_1/out
T_12_13_sp12_v_t_22
T_12_18_lc_trk_g3_6
T_12_18_wire_logic_cluster/lc_2/in_1

T_12_16_wire_logic_cluster/lc_1/out
T_12_13_sp12_v_t_22
T_12_18_sp4_v_t_40
T_13_22_sp4_h_l_5
T_15_22_lc_trk_g3_0
T_15_22_wire_logic_cluster/lc_6/in_1

T_12_16_wire_logic_cluster/lc_1/out
T_12_13_sp12_v_t_22
T_12_18_sp4_v_t_40
T_11_20_lc_trk_g0_5
T_11_20_wire_logic_cluster/lc_2/in_1

T_12_16_wire_logic_cluster/lc_1/out
T_12_13_sp12_v_t_22
T_12_18_lc_trk_g3_6
T_12_18_wire_logic_cluster/lc_4/in_1

T_12_16_wire_logic_cluster/lc_1/out
T_11_16_sp4_h_l_10
T_14_16_sp4_v_t_47
T_13_18_lc_trk_g2_2
T_13_18_wire_logic_cluster/lc_1/in_3

T_12_16_wire_logic_cluster/lc_1/out
T_12_13_sp12_v_t_22
T_12_18_sp4_v_t_40
T_11_20_lc_trk_g0_5
T_11_20_wire_logic_cluster/lc_0/in_1

T_12_16_wire_logic_cluster/lc_1/out
T_11_16_sp4_h_l_10
T_10_16_sp4_v_t_41
T_9_17_lc_trk_g3_1
T_9_17_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_gpio_core.lb_addr_p1Z0Z_5
T_13_18_wire_logic_cluster/lc_5/out
T_13_14_sp4_v_t_47
T_12_16_lc_trk_g2_2
T_12_16_wire_logic_cluster/lc_1/in_3

T_13_18_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_42
T_12_20_lc_trk_g3_2
T_12_20_input_2_1
T_12_20_wire_logic_cluster/lc_1/in_2

T_13_18_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_42
T_12_20_lc_trk_g3_2
T_12_20_wire_logic_cluster/lc_0/in_1

T_13_18_wire_logic_cluster/lc_5/out
T_12_19_lc_trk_g1_5
T_12_19_wire_logic_cluster/lc_3/in_1

T_13_18_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_42
T_12_20_lc_trk_g3_2
T_12_20_wire_logic_cluster/lc_2/in_3

T_13_18_wire_logic_cluster/lc_5/out
T_13_19_lc_trk_g1_5
T_13_19_wire_logic_cluster/lc_3/in_3

T_13_18_wire_logic_cluster/lc_5/out
T_12_19_lc_trk_g0_5
T_12_19_wire_logic_cluster/lc_2/in_3

T_13_18_wire_logic_cluster/lc_5/out
T_12_19_lc_trk_g0_5
T_12_19_wire_logic_cluster/lc_0/in_3

T_13_18_wire_logic_cluster/lc_5/out
T_13_19_lc_trk_g1_5
T_13_19_wire_logic_cluster/lc_4/in_0

T_13_18_wire_logic_cluster/lc_5/out
T_13_14_sp4_v_t_47
T_13_16_lc_trk_g2_2
T_13_16_wire_logic_cluster/lc_7/in_1

T_13_18_wire_logic_cluster/lc_5/out
T_12_19_lc_trk_g1_5
T_12_19_wire_logic_cluster/lc_7/in_3

T_13_18_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_42
T_12_20_lc_trk_g3_2
T_12_20_wire_logic_cluster/lc_4/in_3

T_13_18_wire_logic_cluster/lc_5/out
T_13_16_sp4_v_t_39
T_10_16_sp4_h_l_2
T_9_16_lc_trk_g1_2
T_9_16_wire_logic_cluster/lc_4/in_3

T_13_18_wire_logic_cluster/lc_5/out
T_13_14_sp4_v_t_47
T_12_16_lc_trk_g2_2
T_12_16_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_gpio_core.lb_addr_p1_RNISHQR3_2Z0Z_2
T_14_19_wire_logic_cluster/lc_2/out
T_14_17_sp12_v_t_23
T_14_19_sp4_v_t_43
T_15_19_sp4_h_l_11
T_18_19_sp4_v_t_46
T_18_22_lc_trk_g1_6
T_18_22_wire_logic_cluster/lc_4/in_3

T_14_19_wire_logic_cluster/lc_2/out
T_14_17_sp12_v_t_23
T_14_19_sp4_v_t_43
T_15_19_sp4_h_l_11
T_18_19_sp4_v_t_46
T_17_23_lc_trk_g2_3
T_17_23_wire_logic_cluster/lc_7/in_0

T_14_19_wire_logic_cluster/lc_2/out
T_14_17_sp12_v_t_23
T_14_19_sp4_v_t_43
T_11_23_sp4_h_l_6
T_11_23_lc_trk_g1_3
T_11_23_wire_logic_cluster/lc_3/in_3

T_14_19_wire_logic_cluster/lc_2/out
T_14_17_sp12_v_t_23
T_14_19_sp4_v_t_43
T_15_19_sp4_h_l_11
T_18_19_sp4_v_t_46
T_17_23_lc_trk_g2_3
T_17_23_wire_logic_cluster/lc_4/in_3

T_14_19_wire_logic_cluster/lc_2/out
T_14_17_sp12_v_t_23
T_14_19_sp4_v_t_43
T_11_23_sp4_h_l_11
T_12_23_lc_trk_g2_3
T_12_23_wire_logic_cluster/lc_4/in_3

T_14_19_wire_logic_cluster/lc_2/out
T_14_17_sp12_v_t_23
T_14_19_sp4_v_t_43
T_11_23_sp4_h_l_11
T_12_23_lc_trk_g2_3
T_12_23_wire_logic_cluster/lc_7/in_0

T_14_19_wire_logic_cluster/lc_2/out
T_14_17_sp12_v_t_23
T_14_19_sp4_v_t_43
T_15_19_sp4_h_l_11
T_17_19_lc_trk_g2_6
T_17_19_wire_logic_cluster/lc_5/in_3

T_14_19_wire_logic_cluster/lc_2/out
T_14_17_sp12_v_t_23
T_14_19_sp4_v_t_43
T_15_19_sp4_h_l_11
T_17_19_lc_trk_g2_6
T_17_19_wire_logic_cluster/lc_1/in_3

T_14_19_wire_logic_cluster/lc_2/out
T_14_17_sp12_v_t_23
T_14_19_sp4_v_t_43
T_15_19_sp4_h_l_11
T_18_19_sp4_v_t_46
T_18_22_lc_trk_g1_6
T_18_22_wire_logic_cluster/lc_5/in_0

T_14_19_wire_logic_cluster/lc_2/out
T_14_17_sp12_v_t_23
T_3_17_sp12_h_l_0
T_10_17_lc_trk_g1_0
T_10_17_wire_logic_cluster/lc_4/in_3

T_14_19_wire_logic_cluster/lc_2/out
T_14_17_sp12_v_t_23
T_14_19_sp4_v_t_43
T_15_19_sp4_h_l_11
T_18_19_sp4_v_t_46
T_17_21_lc_trk_g2_3
T_17_21_wire_logic_cluster/lc_1/in_0

T_14_19_wire_logic_cluster/lc_2/out
T_14_17_sp12_v_t_23
T_14_19_sp4_v_t_43
T_11_19_sp4_h_l_0
T_10_19_lc_trk_g0_0
T_10_19_wire_logic_cluster/lc_1/in_1

T_14_19_wire_logic_cluster/lc_2/out
T_14_17_sp12_v_t_23
T_14_19_sp4_v_t_43
T_11_23_sp4_h_l_6
T_11_23_lc_trk_g1_3
T_11_23_wire_logic_cluster/lc_4/in_0

T_14_19_wire_logic_cluster/lc_2/out
T_14_17_sp12_v_t_23
T_14_19_sp4_v_t_43
T_11_19_sp4_h_l_0
T_10_19_lc_trk_g0_0
T_10_19_wire_logic_cluster/lc_5/in_1

T_14_19_wire_logic_cluster/lc_2/out
T_14_18_lc_trk_g0_2
T_14_18_wire_logic_cluster/lc_7/in_3

T_14_19_wire_logic_cluster/lc_2/out
T_14_18_lc_trk_g0_2
T_14_18_wire_logic_cluster/lc_1/in_3

T_14_19_wire_logic_cluster/lc_2/out
T_14_17_sp12_v_t_23
T_14_19_sp4_v_t_43
T_11_19_sp4_h_l_0
T_10_15_sp4_v_t_40
T_10_16_lc_trk_g2_0
T_10_16_wire_logic_cluster/lc_5/in_3

T_14_19_wire_logic_cluster/lc_2/out
T_14_17_sp12_v_t_23
T_14_19_sp4_v_t_43
T_11_19_sp4_h_l_0
T_11_19_lc_trk_g0_5
T_11_19_wire_logic_cluster/lc_4/in_3

T_14_19_wire_logic_cluster/lc_2/out
T_14_18_sp4_v_t_36
T_11_22_sp4_h_l_6
T_12_22_lc_trk_g2_6
T_12_22_wire_logic_cluster/lc_0/in_0

T_14_19_wire_logic_cluster/lc_2/out
T_15_18_lc_trk_g3_2
T_15_18_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_16_i_1
T_18_22_wire_logic_cluster/lc_0/out
T_19_22_sp4_h_l_0
T_18_22_sp4_v_t_43
T_18_25_lc_trk_g1_3
T_18_25_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_sump2.trigger_dly_cntZ0Z_14
T_7_9_wire_logic_cluster/lc_6/out
T_7_6_sp4_v_t_36
T_7_7_lc_trk_g3_4
T_7_7_input_2_3
T_7_7_wire_logic_cluster/lc_3/in_2

T_7_9_wire_logic_cluster/lc_6/out
T_7_8_sp4_v_t_44
T_4_8_sp4_h_l_9
T_5_8_lc_trk_g3_1
T_5_8_wire_logic_cluster/lc_5/in_1

T_7_9_wire_logic_cluster/lc_6/out
T_6_9_lc_trk_g3_6
T_6_9_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.u_sump2.trigger_dly_cnt_1_sqmuxa_1_i_a5_10
T_7_7_wire_logic_cluster/lc_3/out
T_7_8_lc_trk_g0_3
T_7_8_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_sump2.trigger_dly_cnt_RNI2J2A2Z0Z_0
T_7_8_wire_logic_cluster/lc_4/out
T_7_7_sp4_v_t_40
T_6_11_lc_trk_g1_5
T_6_11_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_sump2.un1_c_addr_cry_0
T_6_14_wire_logic_cluster/lc_0/cout
T_6_14_wire_logic_cluster/lc_1/in_3

Net : u_core.u_sump2.un1_rle_time_cry_27
T_5_16_wire_logic_cluster/lc_3/cout
T_5_16_wire_logic_cluster/lc_4/in_3

Net : u_core.u_sump2.trigger_dly_cntZ0Z_11
T_7_9_wire_logic_cluster/lc_3/out
T_7_6_sp4_v_t_46
T_7_8_lc_trk_g2_3
T_7_8_wire_logic_cluster/lc_5/in_0

T_7_9_wire_logic_cluster/lc_3/out
T_7_6_sp4_v_t_46
T_7_8_lc_trk_g2_3
T_7_8_wire_logic_cluster/lc_0/in_3

T_7_9_wire_logic_cluster/lc_3/out
T_6_9_lc_trk_g3_3
T_6_9_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_sump2.trigger_dly_cnt_1_sqmuxa_1_i_a5_9
T_7_8_wire_logic_cluster/lc_5/out
T_7_8_lc_trk_g2_5
T_7_8_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.ctrl_cmd_p1Z0Z_3
T_14_15_wire_logic_cluster/lc_7/out
T_13_14_lc_trk_g3_7
T_13_14_wire_logic_cluster/lc_7/in_1

T_14_15_wire_logic_cluster/lc_7/out
T_14_12_sp4_v_t_38
T_11_12_sp4_h_l_9
T_11_12_lc_trk_g1_4
T_11_12_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_sump2.trigger_dly_cnt_0_sqmuxa_1
T_9_9_wire_logic_cluster/lc_0/out
T_6_9_sp12_h_l_0
T_11_9_sp4_h_l_7
T_10_5_sp4_v_t_42
T_10_8_lc_trk_g0_2
T_10_8_wire_logic_cluster/lc_2/cen

T_9_9_wire_logic_cluster/lc_0/out
T_6_9_sp12_h_l_0
T_11_9_sp4_h_l_7
T_10_5_sp4_v_t_42
T_10_8_lc_trk_g0_2
T_10_8_wire_logic_cluster/lc_2/cen

T_9_9_wire_logic_cluster/lc_0/out
T_9_7_sp4_v_t_45
T_10_7_sp4_h_l_1
T_6_7_sp4_h_l_9
T_6_7_lc_trk_g0_4
T_6_7_wire_logic_cluster/lc_5/s_r

T_9_9_wire_logic_cluster/lc_0/out
T_9_7_sp4_v_t_45
T_10_7_sp4_h_l_1
T_6_7_sp4_h_l_9
T_6_7_lc_trk_g0_4
T_6_7_wire_logic_cluster/lc_5/s_r

T_9_9_wire_logic_cluster/lc_0/out
T_9_7_sp4_v_t_45
T_10_7_sp4_h_l_1
T_6_7_sp4_h_l_9
T_6_7_lc_trk_g0_4
T_6_7_wire_logic_cluster/lc_5/s_r

T_9_9_wire_logic_cluster/lc_0/out
T_9_7_sp4_v_t_45
T_10_7_sp4_h_l_1
T_6_7_sp4_h_l_9
T_6_7_lc_trk_g0_4
T_6_7_wire_logic_cluster/lc_5/s_r

T_9_9_wire_logic_cluster/lc_0/out
T_9_7_sp4_v_t_45
T_10_7_sp4_h_l_1
T_6_7_sp4_h_l_9
T_6_7_lc_trk_g0_4
T_6_7_wire_logic_cluster/lc_5/s_r

T_9_9_wire_logic_cluster/lc_0/out
T_9_7_sp4_v_t_45
T_10_7_sp4_h_l_1
T_6_7_sp4_h_l_9
T_6_7_lc_trk_g0_4
T_6_7_wire_logic_cluster/lc_5/s_r

T_9_9_wire_logic_cluster/lc_0/out
T_9_7_sp4_v_t_45
T_10_7_sp4_h_l_1
T_6_7_sp4_h_l_9
T_6_7_lc_trk_g0_4
T_6_7_wire_logic_cluster/lc_5/s_r

T_9_9_wire_logic_cluster/lc_0/out
T_9_7_sp4_v_t_45
T_10_7_sp4_h_l_1
T_6_7_sp4_h_l_9
T_6_7_lc_trk_g0_4
T_6_7_wire_logic_cluster/lc_5/s_r

T_9_9_wire_logic_cluster/lc_0/out
T_9_9_sp4_h_l_5
T_5_9_sp4_h_l_1
T_7_9_lc_trk_g2_4
T_7_9_wire_logic_cluster/lc_5/s_r

T_9_9_wire_logic_cluster/lc_0/out
T_9_9_sp4_h_l_5
T_5_9_sp4_h_l_1
T_7_9_lc_trk_g2_4
T_7_9_wire_logic_cluster/lc_5/s_r

T_9_9_wire_logic_cluster/lc_0/out
T_9_9_sp4_h_l_5
T_5_9_sp4_h_l_1
T_7_9_lc_trk_g2_4
T_7_9_wire_logic_cluster/lc_5/s_r

T_9_9_wire_logic_cluster/lc_0/out
T_9_9_sp4_h_l_5
T_5_9_sp4_h_l_1
T_7_9_lc_trk_g2_4
T_7_9_wire_logic_cluster/lc_5/s_r

T_9_9_wire_logic_cluster/lc_0/out
T_9_9_sp4_h_l_5
T_5_9_sp4_h_l_1
T_7_9_lc_trk_g2_4
T_7_9_wire_logic_cluster/lc_5/s_r

T_9_9_wire_logic_cluster/lc_0/out
T_9_9_sp4_h_l_5
T_5_9_sp4_h_l_1
T_7_9_lc_trk_g2_4
T_7_9_wire_logic_cluster/lc_5/s_r

T_9_9_wire_logic_cluster/lc_0/out
T_9_9_sp4_h_l_5
T_5_9_sp4_h_l_1
T_7_9_lc_trk_g2_4
T_7_9_wire_logic_cluster/lc_5/s_r

T_9_9_wire_logic_cluster/lc_0/out
T_9_9_sp4_h_l_5
T_5_9_sp4_h_l_1
T_7_9_lc_trk_g2_4
T_7_9_wire_logic_cluster/lc_5/s_r

T_9_9_wire_logic_cluster/lc_0/out
T_9_9_sp4_h_l_5
T_5_9_sp4_h_l_1
T_5_9_lc_trk_g0_4
T_5_9_wire_logic_cluster/lc_5/s_r

T_9_9_wire_logic_cluster/lc_0/out
T_9_9_sp4_h_l_5
T_5_9_sp4_h_l_1
T_5_9_lc_trk_g0_4
T_5_9_wire_logic_cluster/lc_5/s_r

T_9_9_wire_logic_cluster/lc_0/out
T_6_9_sp12_h_l_0
T_10_9_lc_trk_g1_3
T_10_9_wire_logic_cluster/lc_0/cen

T_9_9_wire_logic_cluster/lc_0/out
T_6_9_sp12_h_l_0
T_10_9_lc_trk_g1_3
T_10_9_wire_logic_cluster/lc_0/cen

T_9_9_wire_logic_cluster/lc_0/out
T_6_9_sp12_h_l_0
T_10_9_lc_trk_g1_3
T_10_9_wire_logic_cluster/lc_0/cen

T_9_9_wire_logic_cluster/lc_0/out
T_6_9_sp12_h_l_0
T_10_9_lc_trk_g1_3
T_10_9_wire_logic_cluster/lc_0/cen

T_9_9_wire_logic_cluster/lc_0/out
T_6_9_sp12_h_l_0
T_10_9_lc_trk_g1_3
T_10_9_wire_logic_cluster/lc_0/cen

T_9_9_wire_logic_cluster/lc_0/out
T_6_9_sp12_h_l_0
T_10_9_lc_trk_g1_3
T_10_9_wire_logic_cluster/lc_0/cen

T_9_9_wire_logic_cluster/lc_0/out
T_6_9_sp12_h_l_0
T_10_9_lc_trk_g1_3
T_10_9_wire_logic_cluster/lc_0/cen

T_9_9_wire_logic_cluster/lc_0/out
T_6_9_sp12_h_l_0
T_10_9_lc_trk_g1_3
T_10_9_wire_logic_cluster/lc_0/cen

End 

Net : u_core.u_sump2.N_102
T_6_11_wire_logic_cluster/lc_6/out
T_6_12_lc_trk_g1_6
T_6_12_wire_logic_cluster/lc_2/in_3

T_6_11_wire_logic_cluster/lc_6/out
T_6_11_lc_trk_g3_6
T_6_11_wire_logic_cluster/lc_0/in_3

T_6_11_wire_logic_cluster/lc_6/out
T_6_11_lc_trk_g3_6
T_6_11_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.N_119
T_6_12_wire_logic_cluster/lc_2/out
T_6_9_sp4_v_t_44
T_7_9_sp4_h_l_2
T_9_9_lc_trk_g3_7
T_9_9_input_2_0
T_9_9_wire_logic_cluster/lc_0/in_2

T_6_12_wire_logic_cluster/lc_2/out
T_6_9_sp4_v_t_44
T_7_9_sp4_h_l_2
T_10_9_sp4_v_t_39
T_9_11_lc_trk_g1_2
T_9_11_wire_logic_cluster/lc_0/in_3

T_6_12_wire_logic_cluster/lc_2/out
T_6_9_sp4_v_t_44
T_7_9_sp4_h_l_2
T_7_9_lc_trk_g0_7
T_7_9_wire_logic_cluster/lc_3/in_0

T_6_12_wire_logic_cluster/lc_2/out
T_6_9_sp4_v_t_44
T_7_9_sp4_h_l_2
T_7_9_lc_trk_g0_7
T_7_9_wire_logic_cluster/lc_5/in_0

T_6_12_wire_logic_cluster/lc_2/out
T_6_9_sp4_v_t_44
T_7_9_sp4_h_l_2
T_7_9_lc_trk_g0_7
T_7_9_wire_logic_cluster/lc_7/in_0

T_6_12_wire_logic_cluster/lc_2/out
T_6_9_sp4_v_t_44
T_7_9_sp4_h_l_2
T_7_9_lc_trk_g0_7
T_7_9_wire_logic_cluster/lc_1/in_0

T_6_12_wire_logic_cluster/lc_2/out
T_6_9_sp4_v_t_44
T_7_9_sp4_h_l_2
T_7_9_lc_trk_g0_7
T_7_9_wire_logic_cluster/lc_2/in_1

T_6_12_wire_logic_cluster/lc_2/out
T_6_9_sp4_v_t_44
T_7_9_sp4_h_l_2
T_7_9_lc_trk_g0_7
T_7_9_wire_logic_cluster/lc_4/in_1

T_6_12_wire_logic_cluster/lc_2/out
T_6_9_sp4_v_t_44
T_7_9_sp4_h_l_2
T_7_9_lc_trk_g0_7
T_7_9_wire_logic_cluster/lc_6/in_1

T_6_12_wire_logic_cluster/lc_2/out
T_6_2_sp12_v_t_23
T_6_7_lc_trk_g3_7
T_6_7_wire_logic_cluster/lc_0/in_0

T_6_12_wire_logic_cluster/lc_2/out
T_6_2_sp12_v_t_23
T_6_7_lc_trk_g3_7
T_6_7_wire_logic_cluster/lc_2/in_0

T_6_12_wire_logic_cluster/lc_2/out
T_6_2_sp12_v_t_23
T_6_7_lc_trk_g3_7
T_6_7_wire_logic_cluster/lc_4/in_0

T_6_12_wire_logic_cluster/lc_2/out
T_6_2_sp12_v_t_23
T_6_7_lc_trk_g3_7
T_6_7_wire_logic_cluster/lc_6/in_0

T_6_12_wire_logic_cluster/lc_2/out
T_6_9_sp4_v_t_44
T_7_9_sp4_h_l_2
T_7_9_lc_trk_g0_7
T_7_9_wire_logic_cluster/lc_0/in_3

T_6_12_wire_logic_cluster/lc_2/out
T_6_2_sp12_v_t_23
T_6_7_lc_trk_g3_7
T_6_7_wire_logic_cluster/lc_1/in_1

T_6_12_wire_logic_cluster/lc_2/out
T_6_2_sp12_v_t_23
T_6_7_lc_trk_g3_7
T_6_7_wire_logic_cluster/lc_3/in_1

T_6_12_wire_logic_cluster/lc_2/out
T_6_2_sp12_v_t_23
T_6_7_lc_trk_g3_7
T_6_7_wire_logic_cluster/lc_5/in_1

T_6_12_wire_logic_cluster/lc_2/out
T_6_2_sp12_v_t_23
T_6_7_lc_trk_g3_7
T_6_7_wire_logic_cluster/lc_7/in_1

T_6_12_wire_logic_cluster/lc_2/out
T_6_8_sp4_v_t_41
T_5_9_lc_trk_g3_1
T_5_9_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_sump2.un1_trigger_dly_cnt_0_sqmuxa_0_0
T_6_11_wire_logic_cluster/lc_0/out
T_6_12_lc_trk_g1_0
T_6_12_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.lb_addr_p1Z0Z_7
T_13_18_wire_logic_cluster/lc_7/out
T_13_15_sp4_v_t_38
T_12_16_lc_trk_g2_6
T_12_16_wire_logic_cluster/lc_1/in_1

T_13_18_wire_logic_cluster/lc_7/out
T_13_15_sp4_v_t_38
T_13_19_sp4_v_t_38
T_12_20_lc_trk_g2_6
T_12_20_wire_logic_cluster/lc_1/in_3

T_13_18_wire_logic_cluster/lc_7/out
T_13_15_sp4_v_t_38
T_13_19_sp4_v_t_38
T_12_20_lc_trk_g2_6
T_12_20_input_2_0
T_12_20_wire_logic_cluster/lc_0/in_2

T_13_18_wire_logic_cluster/lc_7/out
T_13_15_sp4_v_t_38
T_13_19_sp4_v_t_38
T_12_20_lc_trk_g2_6
T_12_20_input_2_2
T_12_20_wire_logic_cluster/lc_2/in_2

T_13_18_wire_logic_cluster/lc_7/out
T_12_19_lc_trk_g0_7
T_12_19_wire_logic_cluster/lc_3/in_0

T_13_18_wire_logic_cluster/lc_7/out
T_13_15_sp4_v_t_38
T_13_19_lc_trk_g0_3
T_13_19_wire_logic_cluster/lc_3/in_0

T_13_18_wire_logic_cluster/lc_7/out
T_12_19_lc_trk_g0_7
T_12_19_wire_logic_cluster/lc_2/in_1

T_13_18_wire_logic_cluster/lc_7/out
T_12_19_lc_trk_g0_7
T_12_19_wire_logic_cluster/lc_0/in_1

T_13_18_wire_logic_cluster/lc_7/out
T_13_15_sp4_v_t_38
T_13_19_lc_trk_g0_3
T_13_19_wire_logic_cluster/lc_4/in_1

T_13_18_wire_logic_cluster/lc_7/out
T_13_15_sp4_v_t_38
T_13_16_lc_trk_g3_6
T_13_16_wire_logic_cluster/lc_7/in_0

T_13_18_wire_logic_cluster/lc_7/out
T_12_19_lc_trk_g1_7
T_12_19_wire_logic_cluster/lc_7/in_1

T_13_18_wire_logic_cluster/lc_7/out
T_13_17_sp4_v_t_46
T_12_20_lc_trk_g3_6
T_12_20_wire_logic_cluster/lc_4/in_1

T_13_18_wire_logic_cluster/lc_7/out
T_13_16_sp4_v_t_43
T_10_16_sp4_h_l_6
T_9_16_lc_trk_g1_6
T_9_16_wire_logic_cluster/lc_4/in_1

T_13_18_wire_logic_cluster/lc_7/out
T_13_15_sp4_v_t_38
T_13_16_lc_trk_g3_6
T_13_16_wire_logic_cluster/lc_6/in_1

T_13_18_wire_logic_cluster/lc_7/out
T_13_16_sp4_v_t_43
T_10_16_sp4_h_l_6
T_12_16_lc_trk_g2_3
T_12_16_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_sump2.trigger_dly_cnt_RNO_0Z0Z_13
T_6_9_wire_logic_cluster/lc_5/out
T_7_9_lc_trk_g1_5
T_7_9_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.un1_trigger_dly_cnt_cry_12
T_6_9_wire_logic_cluster/lc_4/cout
T_6_9_wire_logic_cluster/lc_5/in_3

Net : u_core.u_sump2.un1_rle_time_cry_26
T_5_16_wire_logic_cluster/lc_2/cout
T_5_16_wire_logic_cluster/lc_3/in_3

Net : u_mesa_pi_spi.rd_d_xferZ0Z_30
T_24_15_wire_logic_cluster/lc_0/out
T_24_15_sp4_h_l_5
T_27_15_sp4_v_t_47
T_26_18_lc_trk_g3_7
T_26_18_wire_logic_cluster/lc_3/in_1

T_24_15_wire_logic_cluster/lc_0/out
T_24_15_sp4_h_l_5
T_27_15_sp4_v_t_47
T_26_18_lc_trk_g3_7
T_26_18_input_2_4
T_26_18_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_sump2.trigger_dly_cntZ0Z_10
T_7_9_wire_logic_cluster/lc_2/out
T_7_8_lc_trk_g0_2
T_7_8_wire_logic_cluster/lc_6/in_0

T_7_9_wire_logic_cluster/lc_2/out
T_7_8_lc_trk_g0_2
T_7_8_wire_logic_cluster/lc_0/in_0

T_7_9_wire_logic_cluster/lc_2/out
T_6_9_lc_trk_g3_2
T_6_9_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_sump2.trigger_dly_cnt_1_sqmuxa_1_i_a5_11
T_7_8_wire_logic_cluster/lc_6/out
T_7_8_lc_trk_g2_6
T_7_8_wire_logic_cluster/lc_4/in_0

End 

Net : u_mesa_pi_spi.N_9_0_0_cascade_
T_27_15_wire_logic_cluster/lc_3/ltout
T_27_15_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_sump2.trigger_dly_cnt_RNO_0Z0Z_12
T_6_9_wire_logic_cluster/lc_4/out
T_7_9_lc_trk_g1_4
T_7_9_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.un1_trigger_dly_cnt_cry_11
T_6_9_wire_logic_cluster/lc_3/cout
T_6_9_wire_logic_cluster/lc_4/in_3

Net : u_core.u_sump2.un1_rle_time_cry_25
T_5_16_wire_logic_cluster/lc_1/cout
T_5_16_wire_logic_cluster/lc_2/in_3

Net : u_core.u_sump2.un1_trigger_dly_cnt_cry_8
T_6_9_wire_logic_cluster/lc_0/cout
T_6_9_wire_logic_cluster/lc_1/in_3

Net : u_core.u_sump2.trigger_dly_cnt_RNO_0Z0Z_9
T_6_9_wire_logic_cluster/lc_1/out
T_6_6_sp4_v_t_42
T_6_7_lc_trk_g2_2
T_6_7_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_sump2.trigger_dly_cntZ0Z_6
T_6_7_wire_logic_cluster/lc_4/out
T_7_8_lc_trk_g3_4
T_7_8_wire_logic_cluster/lc_6/in_1

T_6_7_wire_logic_cluster/lc_4/out
T_7_7_sp4_h_l_8
T_9_7_lc_trk_g3_5
T_9_7_wire_logic_cluster/lc_3/in_1

T_6_7_wire_logic_cluster/lc_4/out
T_6_8_lc_trk_g1_4
T_6_8_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.u_sump2.trigger_dly_cntZ0Z_8
T_6_7_wire_logic_cluster/lc_6/out
T_7_7_lc_trk_g1_6
T_7_7_wire_logic_cluster/lc_3/in_0

T_6_7_wire_logic_cluster/lc_6/out
T_6_5_sp4_v_t_41
T_7_9_sp4_h_l_4
T_9_9_lc_trk_g3_1
T_9_9_wire_logic_cluster/lc_3/in_1

T_6_7_wire_logic_cluster/lc_6/out
T_6_5_sp4_v_t_41
T_6_9_lc_trk_g1_4
T_6_9_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_20_i_1
T_17_23_wire_logic_cluster/lc_6/out
T_18_21_sp4_v_t_40
T_18_24_lc_trk_g0_0
T_18_24_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_20_4
T_17_23_wire_logic_cluster/lc_7/out
T_17_23_lc_trk_g2_7
T_17_23_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_sump2.trigger_dly_cntZ0Z_12
T_7_9_wire_logic_cluster/lc_4/out
T_7_8_lc_trk_g0_4
T_7_8_input_2_6
T_7_8_wire_logic_cluster/lc_6/in_2

T_7_9_wire_logic_cluster/lc_4/out
T_8_9_sp4_h_l_8
T_9_9_lc_trk_g2_0
T_9_9_wire_logic_cluster/lc_1/in_1

T_7_9_wire_logic_cluster/lc_4/out
T_6_9_lc_trk_g3_4
T_6_9_wire_logic_cluster/lc_4/in_1

End 

Net : u_mesa_pi_spi.rd_d_xferZ0Z_1
T_21_12_wire_logic_cluster/lc_1/out
T_21_12_sp4_h_l_7
T_24_8_sp4_v_t_42
T_23_11_lc_trk_g3_2
T_23_11_input_2_3
T_23_11_wire_logic_cluster/lc_3/in_2

T_21_12_wire_logic_cluster/lc_1/out
T_21_12_sp4_h_l_7
T_24_8_sp4_v_t_42
T_23_11_lc_trk_g3_2
T_23_11_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_sump2.trigger_dly_cntZ0Z_2
T_6_7_wire_logic_cluster/lc_0/out
T_7_7_lc_trk_g0_0
T_7_7_wire_logic_cluster/lc_3/in_1

T_6_7_wire_logic_cluster/lc_0/out
T_7_7_lc_trk_g0_0
T_7_7_wire_logic_cluster/lc_4/in_0

T_6_7_wire_logic_cluster/lc_0/out
T_6_8_lc_trk_g1_0
T_6_8_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_sump2.data_en_loc6_7
T_10_15_wire_logic_cluster/lc_0/out
T_9_14_lc_trk_g2_0
T_9_14_wire_logic_cluster/lc_6/in_0

T_10_15_wire_logic_cluster/lc_0/out
T_9_14_lc_trk_g2_0
T_9_14_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_sump2.data_en_loc6_19
T_9_14_wire_logic_cluster/lc_6/out
T_9_12_sp4_v_t_41
T_10_12_sp4_h_l_4
T_10_12_lc_trk_g1_1
T_10_12_wire_logic_cluster/lc_2/in_0

T_9_14_wire_logic_cluster/lc_6/out
T_9_12_sp4_v_t_41
T_6_12_sp4_h_l_4
T_6_12_lc_trk_g1_1
T_6_12_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.events_dinZ0Z_4
T_10_15_wire_logic_cluster/lc_2/out
T_10_15_lc_trk_g0_2
T_10_15_wire_logic_cluster/lc_0/in_0

T_10_15_wire_logic_cluster/lc_2/out
T_10_15_lc_trk_g0_2
T_10_15_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_17_4
T_11_23_wire_logic_cluster/lc_3/out
T_11_23_lc_trk_g0_3
T_11_23_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_17_i_1
T_11_23_wire_logic_cluster/lc_0/out
T_12_23_sp4_h_l_0
T_15_23_sp4_v_t_40
T_15_26_lc_trk_g0_0
T_15_26_wire_logic_cluster/lc_5/in_1

End 

Net : u_mesa_pi_spi.rd_d_xferZ0Z_6
T_24_15_wire_logic_cluster/lc_4/out
T_23_15_sp4_h_l_0
T_26_11_sp4_v_t_43
T_26_7_sp4_v_t_44
T_26_10_lc_trk_g0_4
T_26_10_input_2_4
T_26_10_wire_logic_cluster/lc_4/in_2

T_24_15_wire_logic_cluster/lc_4/out
T_23_15_sp4_h_l_0
T_26_11_sp4_v_t_43
T_26_7_sp4_v_t_44
T_26_10_lc_trk_g0_4
T_26_10_wire_logic_cluster/lc_3/in_1

End 

Net : u_mesa_pi_spi.N_20_0_3
T_26_13_wire_logic_cluster/lc_2/out
T_27_14_lc_trk_g3_2
T_27_14_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.trigger_dly_cntZ0Z_0
T_7_9_wire_logic_cluster/lc_0/out
T_7_8_lc_trk_g1_0
T_7_8_wire_logic_cluster/lc_6/in_3

T_7_9_wire_logic_cluster/lc_0/out
T_7_7_sp4_v_t_45
T_8_7_sp4_h_l_8
T_9_7_lc_trk_g3_0
T_9_7_wire_logic_cluster/lc_0/in_1

T_7_9_wire_logic_cluster/lc_0/out
T_6_8_lc_trk_g3_0
T_6_8_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_sump2.trigger_dly_cnt_RNO_0Z0Z_11
T_6_9_wire_logic_cluster/lc_3/out
T_7_9_lc_trk_g1_3
T_7_9_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_sump2.un1_trigger_dly_cnt_cry_10
T_6_9_wire_logic_cluster/lc_2/cout
T_6_9_wire_logic_cluster/lc_3/in_3

Net : u_core.u_sump2.data_en_loc6_6
T_10_14_wire_logic_cluster/lc_2/out
T_9_14_lc_trk_g3_2
T_9_14_wire_logic_cluster/lc_6/in_1

T_10_14_wire_logic_cluster/lc_2/out
T_9_14_lc_trk_g3_2
T_9_14_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_sump2.un1_rle_time_cry_24
T_5_16_wire_logic_cluster/lc_0/cout
T_5_16_wire_logic_cluster/lc_1/in_3

Net : u_core.events_dinZ0Z_20
T_10_15_wire_logic_cluster/lc_7/out
T_10_15_lc_trk_g1_7
T_10_15_input_2_0
T_10_15_wire_logic_cluster/lc_0/in_2

End 

Net : bfn_2_3_0_
T_6_9_wire_logic_cluster/carry_in_mux/cout
T_6_9_wire_logic_cluster/lc_0/in_3

Net : u_core.u_sump2.data_en_loc6_4_cascade_
T_9_14_wire_logic_cluster/lc_5/ltout
T_9_14_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.events_dinZ0Z_7
T_13_11_wire_logic_cluster/lc_4/out
T_13_10_sp4_v_t_40
T_10_14_sp4_h_l_10
T_9_14_lc_trk_g1_2
T_9_14_wire_logic_cluster/lc_5/in_0

T_13_11_wire_logic_cluster/lc_4/out
T_13_11_lc_trk_g1_4
T_13_11_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_sump2.trigger_dly_cnt_RNO_0Z0Z_8
T_6_9_wire_logic_cluster/lc_0/out
T_6_6_sp4_v_t_40
T_6_7_lc_trk_g2_0
T_6_7_input_2_6
T_6_7_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_sump2.trigger_dly_cntZ0Z_7
T_6_7_wire_logic_cluster/lc_5/out
T_7_8_lc_trk_g3_5
T_7_8_wire_logic_cluster/lc_5/in_1

T_6_7_wire_logic_cluster/lc_5/out
T_7_7_sp4_h_l_10
T_9_7_lc_trk_g3_7
T_9_7_wire_logic_cluster/lc_3/in_3

T_6_7_wire_logic_cluster/lc_5/out
T_6_8_lc_trk_g1_5
T_6_8_wire_logic_cluster/lc_7/in_1

End 

Net : u_core.u_sump2.trigger_dly_cntZ0Z_4
T_6_7_wire_logic_cluster/lc_2/out
T_7_7_lc_trk_g0_2
T_7_7_wire_logic_cluster/lc_3/in_3

T_6_7_wire_logic_cluster/lc_2/out
T_7_7_lc_trk_g0_2
T_7_7_wire_logic_cluster/lc_0/in_0

T_6_7_wire_logic_cluster/lc_2/out
T_6_8_lc_trk_g1_2
T_6_8_wire_logic_cluster/lc_4/in_1

End 

Net : u_mesa_pi_spi.rd_d_xferZ0Z_9
T_23_16_wire_logic_cluster/lc_5/out
T_23_12_sp4_v_t_47
T_24_12_sp4_h_l_10
T_26_12_lc_trk_g3_7
T_26_12_wire_logic_cluster/lc_1/in_1

T_23_16_wire_logic_cluster/lc_5/out
T_23_12_sp4_v_t_47
T_24_12_sp4_h_l_10
T_26_12_lc_trk_g2_7
T_26_12_wire_logic_cluster/lc_2/in_3

End 

Net : u_mesa_pi_spi.rd_d_xferZ0Z_15
T_21_12_wire_logic_cluster/lc_7/out
T_21_12_sp4_h_l_3
T_24_12_sp4_v_t_38
T_24_16_lc_trk_g0_3
T_24_16_wire_logic_cluster/lc_2/in_3

T_21_12_wire_logic_cluster/lc_7/out
T_21_12_sp4_h_l_3
T_24_12_sp4_v_t_38
T_24_16_lc_trk_g1_3
T_24_16_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.events_dinZ0Z_5
T_11_14_wire_logic_cluster/lc_5/out
T_10_14_lc_trk_g2_5
T_10_14_wire_logic_cluster/lc_2/in_1

T_11_14_wire_logic_cluster/lc_5/out
T_11_14_lc_trk_g2_5
T_11_14_wire_logic_cluster/lc_6/in_3

End 

Net : u_mesa_pi_spi.rd_d_xferZ0Z_8
T_24_15_wire_logic_cluster/lc_6/out
T_15_15_sp12_h_l_0
T_26_3_sp12_v_t_23
T_26_10_lc_trk_g3_3
T_26_10_wire_logic_cluster/lc_7/in_1

T_24_15_wire_logic_cluster/lc_6/out
T_24_9_sp12_v_t_23
T_24_11_lc_trk_g2_4
T_24_11_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_sump2.trigger_dly_cntZ0Z_13
T_7_9_wire_logic_cluster/lc_5/out
T_7_8_lc_trk_g0_5
T_7_8_input_2_5
T_7_8_wire_logic_cluster/lc_5/in_2

T_7_9_wire_logic_cluster/lc_5/out
T_8_9_sp4_h_l_10
T_9_9_lc_trk_g2_2
T_9_9_wire_logic_cluster/lc_1/in_3

T_7_9_wire_logic_cluster/lc_5/out
T_6_9_lc_trk_g3_5
T_6_9_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.events_dinZ0Z_21
T_10_14_wire_logic_cluster/lc_5/out
T_10_14_lc_trk_g1_5
T_10_14_input_2_2
T_10_14_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_sump2.data_en_loc6_5
T_9_14_wire_logic_cluster/lc_0/out
T_9_14_lc_trk_g1_0
T_9_14_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.events_dinZ0Z_6
T_9_14_wire_logic_cluster/lc_2/out
T_9_14_lc_trk_g2_2
T_9_14_wire_logic_cluster/lc_0/in_0

T_9_14_wire_logic_cluster/lc_2/out
T_10_13_sp4_v_t_37
T_10_9_sp4_v_t_45
T_11_9_sp4_h_l_1
T_13_9_lc_trk_g2_4
T_13_9_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_sump2.events_p2Z0Z_0
T_14_7_wire_logic_cluster/lc_3/out
T_14_7_lc_trk_g1_3
T_14_7_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_sump2.N_91
T_15_10_wire_logic_cluster/lc_0/out
T_15_7_sp4_v_t_40
T_12_11_sp4_h_l_10
T_11_11_sp4_v_t_47
T_11_15_lc_trk_g0_2
T_11_15_wire_logic_cluster/lc_7/in_3

T_15_10_wire_logic_cluster/lc_0/out
T_15_8_sp4_v_t_45
T_15_12_sp4_v_t_46
T_12_16_sp4_h_l_4
T_12_16_lc_trk_g1_1
T_12_16_wire_logic_cluster/lc_5/in_3

T_15_10_wire_logic_cluster/lc_0/out
T_14_10_sp4_h_l_8
T_13_10_sp4_v_t_45
T_12_13_lc_trk_g3_5
T_12_13_wire_logic_cluster/lc_7/in_3

T_15_10_wire_logic_cluster/lc_0/out
T_15_8_sp4_v_t_45
T_15_12_sp4_v_t_46
T_12_16_sp4_h_l_4
T_12_16_lc_trk_g1_1
T_12_16_wire_logic_cluster/lc_2/in_0

T_15_10_wire_logic_cluster/lc_0/out
T_15_7_sp4_v_t_40
T_12_11_sp4_h_l_10
T_11_11_lc_trk_g1_2
T_11_11_wire_logic_cluster/lc_4/in_3

T_15_10_wire_logic_cluster/lc_0/out
T_14_10_sp4_h_l_8
T_13_10_sp4_v_t_45
T_12_13_lc_trk_g3_5
T_12_13_wire_logic_cluster/lc_6/in_0

T_15_10_wire_logic_cluster/lc_0/out
T_15_7_sp4_v_t_40
T_12_11_sp4_h_l_10
T_11_11_lc_trk_g1_2
T_11_11_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_sump2.N_21_i
T_11_15_wire_logic_cluster/lc_7/out
T_11_14_sp4_v_t_46
T_11_10_sp4_v_t_42
T_11_6_sp4_v_t_42
T_11_7_lc_trk_g2_2
T_11_7_wire_logic_cluster/lc_3/cen

T_11_15_wire_logic_cluster/lc_7/out
T_11_15_sp4_h_l_3
T_7_15_sp4_h_l_6
T_11_15_sp4_h_l_6
T_11_15_lc_trk_g1_3
T_11_15_wire_logic_cluster/lc_0/cen

T_11_15_wire_logic_cluster/lc_7/out
T_11_15_sp4_h_l_3
T_7_15_sp4_h_l_6
T_11_15_sp4_h_l_6
T_11_15_lc_trk_g1_3
T_11_15_wire_logic_cluster/lc_0/cen

T_11_15_wire_logic_cluster/lc_7/out
T_11_15_sp4_h_l_3
T_7_15_sp4_h_l_6
T_11_15_sp4_h_l_6
T_11_15_lc_trk_g1_3
T_11_15_wire_logic_cluster/lc_0/cen

T_11_15_wire_logic_cluster/lc_7/out
T_11_14_sp4_v_t_46
T_11_16_lc_trk_g3_3
T_11_16_wire_logic_cluster/lc_0/cen

T_11_15_wire_logic_cluster/lc_7/out
T_11_14_sp4_v_t_46
T_11_16_lc_trk_g3_3
T_11_16_wire_logic_cluster/lc_0/cen

T_11_15_wire_logic_cluster/lc_7/out
T_11_14_sp4_v_t_46
T_11_16_lc_trk_g3_3
T_11_16_wire_logic_cluster/lc_0/cen

T_11_15_wire_logic_cluster/lc_7/out
T_11_14_sp4_v_t_46
T_11_16_lc_trk_g3_3
T_11_16_wire_logic_cluster/lc_0/cen

T_11_15_wire_logic_cluster/lc_7/out
T_11_14_sp4_v_t_46
T_11_16_lc_trk_g3_3
T_11_16_wire_logic_cluster/lc_0/cen

T_11_15_wire_logic_cluster/lc_7/out
T_11_14_sp4_v_t_46
T_11_16_lc_trk_g3_3
T_11_16_wire_logic_cluster/lc_0/cen

End 

Net : bfn_11_4_0_
T_15_10_wire_logic_cluster/carry_in_mux/cout
T_15_10_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_sump2.un1_events_p2_0_N_36
T_14_7_wire_logic_cluster/lc_0/out
T_15_5_sp4_v_t_44
T_15_9_lc_trk_g0_1
T_15_9_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_sump2.trigger_dly_cntZ0Z_1
T_7_9_wire_logic_cluster/lc_1/out
T_7_8_lc_trk_g1_1
T_7_8_wire_logic_cluster/lc_5/in_3

T_7_9_wire_logic_cluster/lc_1/out
T_7_7_sp4_v_t_47
T_8_7_sp4_h_l_10
T_9_7_lc_trk_g3_2
T_9_7_wire_logic_cluster/lc_0/in_3

T_7_9_wire_logic_cluster/lc_1/out
T_6_8_lc_trk_g3_1
T_6_8_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_sump2.a_addr_14_0_iv_2_i_0_0_0
T_11_15_wire_logic_cluster/lc_0/out
T_11_16_lc_trk_g0_0
T_11_16_wire_logic_cluster/lc_7/in_1

End 

Net : u_core.u_sump2.rle_pre_jk_RNIV0KUZ0
T_12_16_wire_logic_cluster/lc_5/out
T_11_15_lc_trk_g2_5
T_11_15_wire_logic_cluster/lc_0/in_3

T_12_16_wire_logic_cluster/lc_5/out
T_12_16_lc_trk_g2_5
T_12_16_wire_logic_cluster/lc_7/in_0

T_12_16_wire_logic_cluster/lc_5/out
T_12_16_lc_trk_g2_5
T_12_16_wire_logic_cluster/lc_4/in_3

T_12_16_wire_logic_cluster/lc_5/out
T_11_15_lc_trk_g2_5
T_11_15_wire_logic_cluster/lc_5/in_0

T_12_16_wire_logic_cluster/lc_5/out
T_11_15_lc_trk_g2_5
T_11_15_wire_logic_cluster/lc_1/in_0

T_12_16_wire_logic_cluster/lc_5/out
T_11_15_lc_trk_g2_5
T_11_15_wire_logic_cluster/lc_3/in_0

T_12_16_wire_logic_cluster/lc_5/out
T_11_16_lc_trk_g2_5
T_11_16_wire_logic_cluster/lc_2/in_3

T_12_16_wire_logic_cluster/lc_5/out
T_11_16_lc_trk_g2_5
T_11_16_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.trigger_dly_cnt_RNO_0Z0Z_10
T_6_9_wire_logic_cluster/lc_2/out
T_7_9_lc_trk_g1_2
T_7_9_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_sump2.un1_trigger_dly_cnt_cry_9
T_6_9_wire_logic_cluster/lc_1/cout
T_6_9_wire_logic_cluster/lc_2/in_3

Net : bfn_1_10_0_
T_5_16_wire_logic_cluster/carry_in_mux/cout
T_5_16_wire_logic_cluster/lc_0/in_3

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.un1_pwm_loc8_1_0
T_22_20_wire_logic_cluster/lc_0/out
T_22_21_lc_trk_g1_0
T_22_21_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1Z0Z_2
T_18_21_wire_logic_cluster/lc_1/out
T_18_21_sp4_h_l_7
T_21_17_sp4_v_t_36
T_21_20_lc_trk_g0_4
T_21_20_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc20
T_21_19_wire_logic_cluster/lc_5/cout
T_21_19_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc_1_sqmuxa
T_21_18_wire_logic_cluster/lc_4/out
T_22_17_sp4_v_t_41
T_22_20_lc_trk_g0_1
T_22_20_wire_logic_cluster/lc_0/in_1

T_21_18_wire_logic_cluster/lc_4/out
T_22_19_lc_trk_g3_4
T_22_19_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnte_0_i
T_22_21_wire_logic_cluster/lc_2/out
T_21_21_lc_trk_g2_2
T_21_21_wire_logic_cluster/lc_3/cen

T_22_21_wire_logic_cluster/lc_2/out
T_21_21_lc_trk_g2_2
T_21_21_wire_logic_cluster/lc_3/cen

T_22_21_wire_logic_cluster/lc_2/out
T_21_21_lc_trk_g2_2
T_21_21_wire_logic_cluster/lc_3/cen

T_22_21_wire_logic_cluster/lc_2/out
T_21_21_lc_trk_g2_2
T_21_21_wire_logic_cluster/lc_3/cen

T_22_21_wire_logic_cluster/lc_2/out
T_21_21_lc_trk_g2_2
T_21_21_wire_logic_cluster/lc_3/cen

T_22_21_wire_logic_cluster/lc_2/out
T_21_21_lc_trk_g2_2
T_21_21_wire_logic_cluster/lc_3/cen

T_22_21_wire_logic_cluster/lc_2/out
T_21_21_lc_trk_g2_2
T_21_21_wire_logic_cluster/lc_3/cen

T_22_21_wire_logic_cluster/lc_2/out
T_21_21_lc_trk_g2_2
T_21_21_wire_logic_cluster/lc_3/cen

T_22_21_wire_logic_cluster/lc_2/out
T_21_22_lc_trk_g0_2
T_21_22_wire_logic_cluster/lc_5/cen

T_22_21_wire_logic_cluster/lc_2/out
T_21_22_lc_trk_g0_2
T_21_22_wire_logic_cluster/lc_5/cen

T_22_21_wire_logic_cluster/lc_2/out
T_21_22_lc_trk_g0_2
T_21_22_wire_logic_cluster/lc_5/cen

T_22_21_wire_logic_cluster/lc_2/out
T_21_22_lc_trk_g0_2
T_21_22_wire_logic_cluster/lc_5/cen

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc20_THRU_CO
T_21_19_wire_logic_cluster/lc_6/out
T_21_18_lc_trk_g1_6
T_21_18_wire_logic_cluster/lc_4/in_3

T_21_19_wire_logic_cluster/lc_6/out
T_22_20_lc_trk_g3_6
T_22_20_wire_logic_cluster/lc_6/in_3

T_21_19_wire_logic_cluster/lc_6/out
T_22_20_lc_trk_g3_6
T_22_20_wire_logic_cluster/lc_3/in_0

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc20_0_N_21
T_21_20_wire_logic_cluster/lc_2/out
T_21_19_lc_trk_g0_2
T_21_19_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.events_dinZ0Z_22
T_9_15_wire_logic_cluster/lc_5/out
T_9_14_lc_trk_g1_5
T_9_14_input_2_0
T_9_14_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_sump2.events_p1Z0Z_1
T_13_7_wire_logic_cluster/lc_4/out
T_14_7_lc_trk_g1_4
T_14_7_wire_logic_cluster/lc_0/in_1

T_13_7_wire_logic_cluster/lc_4/out
T_13_6_sp4_v_t_40
T_10_10_sp4_h_l_5
T_9_10_sp4_v_t_46
T_8_12_lc_trk_g2_3
T_8_12_wire_bram/ram/WDATA_1

T_13_7_wire_logic_cluster/lc_4/out
T_14_7_lc_trk_g1_4
T_14_7_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_sump2.events_p2Z0Z_1
T_14_7_wire_logic_cluster/lc_1/out
T_14_7_lc_trk_g3_1
T_14_7_input_2_0
T_14_7_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_sump2.a_addr_14_0_iv_5_i_0_0_0
T_12_16_wire_logic_cluster/lc_7/out
T_11_16_lc_trk_g2_7
T_11_16_wire_logic_cluster/lc_6/in_3

End 

Net : u_mesa_pi_spi.rd_d_xferZ0Z_16
T_24_17_wire_logic_cluster/lc_0/out
T_24_16_lc_trk_g0_0
T_24_16_wire_logic_cluster/lc_3/in_1

T_24_17_wire_logic_cluster/lc_0/out
T_24_16_lc_trk_g0_0
T_24_16_input_2_4
T_24_16_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_sump2.un1_active8_6_i_0
T_6_11_wire_logic_cluster/lc_2/out
T_6_11_sp4_h_l_9
T_9_11_sp4_v_t_44
T_10_15_sp4_h_l_9
T_11_15_lc_trk_g3_1
T_11_15_wire_logic_cluster/lc_7/in_1

End 

Net : u_core.u_sump2.N_21_1_cascade_
T_6_11_wire_logic_cluster/lc_1/ltout
T_6_11_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_sump2.events_p1Z0Z_0
T_13_8_wire_logic_cluster/lc_2/out
T_14_7_lc_trk_g3_2
T_14_7_wire_logic_cluster/lc_0/in_3

T_13_8_wire_logic_cluster/lc_2/out
T_13_8_sp4_h_l_9
T_12_8_sp4_v_t_44
T_9_12_sp4_h_l_2
T_8_12_lc_trk_g0_2
T_8_12_wire_bram/ram/WDATA_0

T_13_8_wire_logic_cluster/lc_2/out
T_14_7_lc_trk_g3_2
T_14_7_wire_logic_cluster/lc_3/in_0

End 

Net : u_core.u_sump2.a_addr_14_0_iv_7_i_0_0_0
T_12_16_wire_logic_cluster/lc_4/out
T_11_16_lc_trk_g2_4
T_11_16_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1Z0Z_3
T_18_21_wire_logic_cluster/lc_2/out
T_18_20_sp4_v_t_36
T_19_20_sp4_h_l_1
T_21_20_lc_trk_g2_4
T_21_20_input_2_2
T_21_20_wire_logic_cluster/lc_2/in_2

End 

Net : u_mesa_pi_spi.miso_sr_RNO_0Z0Z_60_cascade_
T_28_14_wire_logic_cluster/lc_0/ltout
T_28_14_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.events_dinZ0Z_0
T_16_12_wire_logic_cluster/lc_6/out
T_7_12_sp12_h_l_0
T_10_12_lc_trk_g1_0
T_10_12_wire_logic_cluster/lc_5/in_0

T_16_12_wire_logic_cluster/lc_6/out
T_16_11_sp4_v_t_44
T_13_11_sp4_h_l_3
T_13_11_lc_trk_g0_6
T_13_11_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_sump2.data_en_loc6_11
T_10_12_wire_logic_cluster/lc_5/out
T_9_13_lc_trk_g0_5
T_9_13_input_2_7
T_9_13_wire_logic_cluster/lc_7/in_2

T_10_12_wire_logic_cluster/lc_5/out
T_8_12_sp4_h_l_7
T_7_12_sp4_v_t_36
T_7_13_lc_trk_g2_4
T_7_13_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc20_0_N_16
T_21_20_wire_logic_cluster/lc_0/out
T_21_19_lc_trk_g1_0
T_21_19_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_sump2.data_en_loc6_10
T_10_12_wire_logic_cluster/lc_3/out
T_9_13_lc_trk_g1_3
T_9_13_wire_logic_cluster/lc_7/in_1

T_10_12_wire_logic_cluster/lc_3/out
T_10_9_sp4_v_t_46
T_7_13_sp4_h_l_4
T_7_13_lc_trk_g1_1
T_7_13_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.events_dinZ0Z_1
T_16_12_wire_logic_cluster/lc_7/out
T_6_12_sp12_h_l_1
T_10_12_lc_trk_g0_2
T_10_12_wire_logic_cluster/lc_3/in_1

T_16_12_wire_logic_cluster/lc_7/out
T_16_10_sp4_v_t_43
T_13_14_sp4_h_l_6
T_14_14_lc_trk_g2_6
T_14_14_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1Z0Z_5
T_18_21_wire_logic_cluster/lc_0/out
T_18_21_sp4_h_l_5
T_21_17_sp4_v_t_40
T_21_20_lc_trk_g0_0
T_21_20_input_2_0
T_21_20_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_gpio_core.lb_addr_p1_RNISHQR3_3Z0Z_2
T_12_21_wire_logic_cluster/lc_5/out
T_11_21_sp4_h_l_2
T_15_21_sp4_h_l_10
T_18_21_sp4_v_t_38
T_18_22_lc_trk_g3_6
T_18_22_wire_logic_cluster/lc_4/in_1

T_12_21_wire_logic_cluster/lc_5/out
T_11_21_sp4_h_l_2
T_15_21_sp4_h_l_10
T_18_21_sp4_v_t_38
T_17_23_lc_trk_g0_3
T_17_23_input_2_7
T_17_23_wire_logic_cluster/lc_7/in_2

T_12_21_wire_logic_cluster/lc_5/out
T_11_21_sp4_h_l_2
T_14_17_sp4_v_t_45
T_14_18_lc_trk_g3_5
T_14_18_wire_logic_cluster/lc_7/in_1

T_12_21_wire_logic_cluster/lc_5/out
T_12_19_sp4_v_t_39
T_11_23_lc_trk_g1_2
T_11_23_wire_logic_cluster/lc_3/in_0

T_12_21_wire_logic_cluster/lc_5/out
T_11_21_sp4_h_l_2
T_15_21_sp4_h_l_10
T_18_17_sp4_v_t_41
T_17_19_lc_trk_g0_4
T_17_19_wire_logic_cluster/lc_5/in_1

T_12_21_wire_logic_cluster/lc_5/out
T_11_21_sp4_h_l_2
T_15_21_sp4_h_l_10
T_18_17_sp4_v_t_41
T_17_19_lc_trk_g0_4
T_17_19_wire_logic_cluster/lc_1/in_1

T_12_21_wire_logic_cluster/lc_5/out
T_11_21_sp4_h_l_2
T_15_21_sp4_h_l_10
T_18_21_sp4_v_t_38
T_17_23_lc_trk_g0_3
T_17_23_wire_logic_cluster/lc_4/in_1

T_12_21_wire_logic_cluster/lc_5/out
T_11_21_sp4_h_l_2
T_14_17_sp4_v_t_45
T_14_18_lc_trk_g3_5
T_14_18_wire_logic_cluster/lc_1/in_1

T_12_21_wire_logic_cluster/lc_5/out
T_12_20_sp4_v_t_42
T_12_23_lc_trk_g1_2
T_12_23_wire_logic_cluster/lc_4/in_1

T_12_21_wire_logic_cluster/lc_5/out
T_11_21_sp4_h_l_2
T_15_21_sp4_h_l_10
T_18_21_sp4_v_t_38
T_18_22_lc_trk_g3_6
T_18_22_input_2_5
T_18_22_wire_logic_cluster/lc_5/in_2

T_12_21_wire_logic_cluster/lc_5/out
T_12_20_sp4_v_t_42
T_12_23_lc_trk_g1_2
T_12_23_input_2_7
T_12_23_wire_logic_cluster/lc_7/in_2

T_12_21_wire_logic_cluster/lc_5/out
T_12_20_sp4_v_t_42
T_13_20_sp4_h_l_7
T_16_16_sp4_v_t_36
T_15_18_lc_trk_g0_1
T_15_18_wire_logic_cluster/lc_4/in_1

T_12_21_wire_logic_cluster/lc_5/out
T_11_21_sp4_h_l_2
T_10_17_sp4_v_t_42
T_10_19_lc_trk_g3_7
T_10_19_wire_logic_cluster/lc_1/in_3

T_12_21_wire_logic_cluster/lc_5/out
T_12_20_sp4_v_t_42
T_13_20_sp4_h_l_7
T_16_20_sp4_v_t_37
T_16_22_lc_trk_g2_0
T_16_22_wire_logic_cluster/lc_4/in_0

T_12_21_wire_logic_cluster/lc_5/out
T_11_21_sp4_h_l_2
T_10_17_sp4_v_t_42
T_10_19_lc_trk_g3_7
T_10_19_wire_logic_cluster/lc_5/in_3

T_12_21_wire_logic_cluster/lc_5/out
T_11_21_sp4_h_l_2
T_15_21_sp4_h_l_10
T_17_21_lc_trk_g3_7
T_17_21_wire_logic_cluster/lc_1/in_3

T_12_21_wire_logic_cluster/lc_5/out
T_12_19_sp4_v_t_39
T_11_23_lc_trk_g1_2
T_11_23_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.events_dinZ0Z_23
T_9_14_wire_logic_cluster/lc_3/out
T_9_14_sp4_h_l_11
T_9_14_lc_trk_g1_6
T_9_14_input_2_5
T_9_14_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_sump2.data_en_loc6_8
T_7_13_wire_logic_cluster/lc_0/out
T_7_13_sp4_h_l_5
T_9_13_lc_trk_g3_0
T_9_13_wire_logic_cluster/lc_7/in_0

End 

Net : u_core.events_dinZ0Z_3
T_7_13_wire_logic_cluster/lc_2/out
T_7_13_lc_trk_g0_2
T_7_13_wire_logic_cluster/lc_0/in_0

T_7_13_wire_logic_cluster/lc_2/out
T_7_10_sp4_v_t_44
T_8_10_sp4_h_l_2
T_9_10_lc_trk_g2_2
T_9_10_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_19_i_1
T_17_23_wire_logic_cluster/lc_3/out
T_17_24_lc_trk_g1_3
T_17_24_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_19_4
T_17_23_wire_logic_cluster/lc_4/out
T_17_23_lc_trk_g0_4
T_17_23_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_sump2.data_en_loc6_20
T_7_13_wire_logic_cluster/lc_1/out
T_6_12_lc_trk_g3_1
T_6_12_wire_logic_cluster/lc_5/in_1

T_7_13_wire_logic_cluster/lc_1/out
T_8_13_sp4_h_l_2
T_10_13_lc_trk_g2_7
T_10_13_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_gpio_core.lb_addr_p1Z0Z_3
T_12_18_wire_logic_cluster/lc_3/out
T_12_19_lc_trk_g1_3
T_12_19_wire_logic_cluster/lc_6/in_0

T_12_18_wire_logic_cluster/lc_3/out
T_13_19_lc_trk_g3_3
T_13_19_wire_logic_cluster/lc_2/in_0

T_12_18_wire_logic_cluster/lc_3/out
T_13_15_sp4_v_t_47
T_13_16_lc_trk_g2_7
T_13_16_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.events_dinZ0Z_8
T_13_12_wire_logic_cluster/lc_0/out
T_13_12_sp4_h_l_5
T_12_12_lc_trk_g0_5
T_12_12_wire_logic_cluster/lc_3/in_0

T_13_12_wire_logic_cluster/lc_0/out
T_13_12_sp4_h_l_5
T_12_12_lc_trk_g0_5
T_12_12_wire_logic_cluster/lc_7/in_0

T_13_12_wire_logic_cluster/lc_0/out
T_13_12_sp4_h_l_5
T_9_12_sp4_h_l_8
T_11_12_lc_trk_g3_5
T_11_12_wire_logic_cluster/lc_1/in_1

T_13_12_wire_logic_cluster/lc_0/out
T_13_0_span12_vert_23
T_13_7_lc_trk_g3_3
T_13_7_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.g0_0_1
T_12_12_wire_logic_cluster/lc_3/out
T_11_12_lc_trk_g3_3
T_11_12_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_sump2.g0_0_6
T_11_12_wire_logic_cluster/lc_3/out
T_10_12_lc_trk_g2_3
T_10_12_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_gpio_core.lb_addr_p1_RNIQ4TT1Z0Z_0
T_12_19_wire_logic_cluster/lc_6/out
T_12_19_sp4_h_l_1
T_14_19_lc_trk_g3_4
T_14_19_wire_logic_cluster/lc_2/in_3

T_12_19_wire_logic_cluster/lc_6/out
T_12_20_lc_trk_g1_6
T_12_20_wire_logic_cluster/lc_1/in_0

T_12_19_wire_logic_cluster/lc_6/out
T_12_20_lc_trk_g1_6
T_12_20_wire_logic_cluster/lc_0/in_3

T_12_19_wire_logic_cluster/lc_6/out
T_12_18_sp4_v_t_44
T_12_21_lc_trk_g0_4
T_12_21_wire_logic_cluster/lc_7/in_3

T_12_19_wire_logic_cluster/lc_6/out
T_12_18_lc_trk_g1_6
T_12_18_wire_logic_cluster/lc_1/in_0

T_12_19_wire_logic_cluster/lc_6/out
T_13_19_lc_trk_g1_6
T_13_19_wire_logic_cluster/lc_4/in_3

T_12_19_wire_logic_cluster/lc_6/out
T_13_18_sp4_v_t_45
T_14_22_sp4_h_l_2
T_17_22_sp4_v_t_39
T_16_23_lc_trk_g2_7
T_16_23_wire_logic_cluster/lc_0/in_3

T_12_19_wire_logic_cluster/lc_6/out
T_12_18_lc_trk_g1_6
T_12_18_wire_logic_cluster/lc_0/in_3

T_12_19_wire_logic_cluster/lc_6/out
T_13_18_sp4_v_t_45
T_14_18_sp4_h_l_1
T_16_18_lc_trk_g2_4
T_16_18_wire_logic_cluster/lc_2/in_0

T_12_19_wire_logic_cluster/lc_6/out
T_12_18_lc_trk_g1_6
T_12_18_wire_logic_cluster/lc_2/in_3

T_12_19_wire_logic_cluster/lc_6/out
T_13_18_sp4_v_t_45
T_14_22_sp4_h_l_2
T_16_22_lc_trk_g3_7
T_16_22_wire_logic_cluster/lc_1/in_3

T_12_19_wire_logic_cluster/lc_6/out
T_13_18_sp4_v_t_45
T_14_22_sp4_h_l_2
T_15_22_lc_trk_g3_2
T_15_22_wire_logic_cluster/lc_6/in_3

T_12_19_wire_logic_cluster/lc_6/out
T_13_16_sp4_v_t_37
T_13_17_lc_trk_g2_5
T_13_17_wire_logic_cluster/lc_6/in_3

T_12_19_wire_logic_cluster/lc_6/out
T_13_18_sp4_v_t_45
T_14_22_sp4_h_l_2
T_16_22_lc_trk_g3_7
T_16_22_wire_logic_cluster/lc_5/in_3

T_12_19_wire_logic_cluster/lc_6/out
T_13_18_sp4_v_t_45
T_14_18_sp4_h_l_1
T_16_18_lc_trk_g2_4
T_16_18_wire_logic_cluster/lc_3/in_3

T_12_19_wire_logic_cluster/lc_6/out
T_12_18_lc_trk_g1_6
T_12_18_wire_logic_cluster/lc_4/in_3

T_12_19_wire_logic_cluster/lc_6/out
T_12_20_lc_trk_g1_6
T_12_20_wire_logic_cluster/lc_3/in_0

T_12_19_wire_logic_cluster/lc_6/out
T_11_20_lc_trk_g1_6
T_11_20_wire_logic_cluster/lc_2/in_3

T_12_19_wire_logic_cluster/lc_6/out
T_12_20_lc_trk_g1_6
T_12_20_wire_logic_cluster/lc_5/in_0

T_12_19_wire_logic_cluster/lc_6/out
T_13_18_lc_trk_g3_6
T_13_18_wire_logic_cluster/lc_2/in_3

T_12_19_wire_logic_cluster/lc_6/out
T_11_20_lc_trk_g1_6
T_11_20_wire_logic_cluster/lc_0/in_3

T_12_19_wire_logic_cluster/lc_6/out
T_13_18_sp4_v_t_45
T_14_18_sp4_h_l_1
T_16_18_lc_trk_g2_4
T_16_18_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_13_12
T_22_21_wire_logic_cluster/lc_7/out
T_12_21_sp12_h_l_1
T_17_21_lc_trk_g1_5
T_17_21_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.u_gpio_core.lb_addr_p1_RNI47BC3_5Z0Z_5
T_12_20_wire_logic_cluster/lc_1/out
T_11_20_sp4_h_l_10
T_10_20_lc_trk_g1_2
T_10_20_wire_logic_cluster/lc_2/in_3

T_12_20_wire_logic_cluster/lc_1/out
T_13_21_lc_trk_g3_1
T_13_21_wire_logic_cluster/lc_5/in_3

T_12_20_wire_logic_cluster/lc_1/out
T_13_18_sp4_v_t_46
T_13_22_lc_trk_g1_3
T_13_22_wire_logic_cluster/lc_3/in_3

T_12_20_wire_logic_cluster/lc_1/out
T_13_18_sp4_v_t_46
T_14_18_sp4_h_l_4
T_17_18_sp4_v_t_41
T_16_21_lc_trk_g3_1
T_16_21_wire_logic_cluster/lc_7/in_3

T_12_20_wire_logic_cluster/lc_1/out
T_13_18_sp4_v_t_46
T_14_18_sp4_h_l_4
T_15_18_lc_trk_g2_4
T_15_18_wire_logic_cluster/lc_5/in_3

T_12_20_wire_logic_cluster/lc_1/out
T_12_18_sp4_v_t_47
T_11_22_lc_trk_g2_2
T_11_22_wire_logic_cluster/lc_5/in_3

T_12_20_wire_logic_cluster/lc_1/out
T_12_18_sp4_v_t_47
T_13_22_sp4_h_l_10
T_15_22_lc_trk_g2_7
T_15_22_wire_logic_cluster/lc_2/in_3

T_12_20_wire_logic_cluster/lc_1/out
T_12_18_sp4_v_t_47
T_11_22_lc_trk_g2_2
T_11_22_wire_logic_cluster/lc_4/in_0

T_12_20_wire_logic_cluster/lc_1/out
T_11_20_sp4_h_l_10
T_15_20_sp4_h_l_6
T_18_20_sp4_v_t_43
T_18_24_sp4_v_t_43
T_18_25_lc_trk_g2_3
T_18_25_wire_logic_cluster/lc_5/in_0

T_12_20_wire_logic_cluster/lc_1/out
T_11_20_sp4_h_l_10
T_15_20_sp4_h_l_6
T_18_20_sp4_v_t_43
T_18_24_sp4_v_t_43
T_17_25_lc_trk_g3_3
T_17_25_wire_logic_cluster/lc_3/in_1

T_12_20_wire_logic_cluster/lc_1/out
T_11_20_sp4_h_l_10
T_15_20_sp4_h_l_6
T_18_20_sp4_v_t_43
T_18_24_sp4_v_t_43
T_17_26_lc_trk_g0_6
T_17_26_wire_logic_cluster/lc_3/in_1

T_12_20_wire_logic_cluster/lc_1/out
T_11_20_sp4_h_l_10
T_10_20_sp4_v_t_41
T_11_24_sp4_h_l_4
T_15_24_sp4_h_l_7
T_15_24_lc_trk_g0_2
T_15_24_wire_logic_cluster/lc_5/in_1

T_12_20_wire_logic_cluster/lc_1/out
T_12_18_sp4_v_t_47
T_11_22_lc_trk_g2_2
T_11_22_wire_logic_cluster/lc_2/in_0

T_12_20_wire_logic_cluster/lc_1/out
T_11_20_sp4_h_l_10
T_10_20_lc_trk_g1_2
T_10_20_wire_logic_cluster/lc_6/in_1

T_12_20_wire_logic_cluster/lc_1/out
T_11_20_sp4_h_l_10
T_15_20_sp4_h_l_6
T_18_20_sp4_v_t_43
T_18_23_lc_trk_g1_3
T_18_23_wire_logic_cluster/lc_3/in_1

T_12_20_wire_logic_cluster/lc_1/out
T_11_20_sp4_h_l_10
T_10_20_sp4_v_t_41
T_11_24_sp4_h_l_4
T_11_24_lc_trk_g1_1
T_11_24_wire_logic_cluster/lc_5/in_3

T_12_20_wire_logic_cluster/lc_1/out
T_11_20_sp4_h_l_10
T_15_20_sp4_h_l_6
T_18_20_sp4_v_t_43
T_18_24_lc_trk_g0_6
T_18_24_wire_logic_cluster/lc_5/in_3

T_12_20_wire_logic_cluster/lc_1/out
T_13_16_sp4_v_t_38
T_13_17_lc_trk_g3_6
T_13_17_wire_logic_cluster/lc_2/in_3

T_12_20_wire_logic_cluster/lc_1/out
T_11_20_sp4_h_l_10
T_10_20_sp4_v_t_41
T_10_23_lc_trk_g1_1
T_10_23_wire_logic_cluster/lc_3/in_3

T_12_20_wire_logic_cluster/lc_1/out
T_11_20_sp4_h_l_10
T_10_16_sp4_v_t_47
T_10_18_lc_trk_g2_2
T_10_18_wire_logic_cluster/lc_5/in_1

T_12_20_wire_logic_cluster/lc_1/out
T_13_18_sp4_v_t_46
T_14_18_sp4_h_l_4
T_15_18_lc_trk_g2_4
T_15_18_wire_logic_cluster/lc_3/in_3

T_12_20_wire_logic_cluster/lc_1/out
T_11_20_sp4_h_l_10
T_15_20_sp4_h_l_6
T_16_20_lc_trk_g2_6
T_16_20_wire_logic_cluster/lc_1/in_3

T_12_20_wire_logic_cluster/lc_1/out
T_13_21_lc_trk_g3_1
T_13_21_wire_logic_cluster/lc_1/in_3

T_12_20_wire_logic_cluster/lc_1/out
T_11_20_sp4_h_l_10
T_15_20_sp4_h_l_6
T_18_20_sp4_v_t_43
T_17_24_lc_trk_g1_6
T_17_24_wire_logic_cluster/lc_3/in_0

T_12_20_wire_logic_cluster/lc_1/out
T_13_16_sp4_v_t_38
T_13_17_lc_trk_g3_6
T_13_17_wire_logic_cluster/lc_4/in_3

T_12_20_wire_logic_cluster/lc_1/out
T_11_20_sp4_h_l_10
T_10_20_sp4_v_t_41
T_11_24_sp4_h_l_4
T_12_24_lc_trk_g2_4
T_12_24_wire_logic_cluster/lc_3/in_3

T_12_20_wire_logic_cluster/lc_1/out
T_12_18_sp4_v_t_47
T_13_22_sp4_h_l_10
T_16_22_sp4_v_t_38
T_15_26_lc_trk_g1_3
T_15_26_wire_logic_cluster/lc_3/in_3

T_12_20_wire_logic_cluster/lc_1/out
T_13_16_sp4_v_t_38
T_10_16_sp4_h_l_9
T_10_16_lc_trk_g0_4
T_10_16_wire_logic_cluster/lc_3/in_3

T_12_20_wire_logic_cluster/lc_1/out
T_11_19_lc_trk_g2_1
T_11_19_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_gpio_core.lb_addr_p1_RNISHQR3Z0Z_4
T_10_20_wire_logic_cluster/lc_2/out
T_10_19_sp4_v_t_36
T_11_23_sp4_h_l_7
T_15_23_sp4_h_l_7
T_19_23_sp4_h_l_10
T_22_19_sp4_v_t_41
T_22_21_lc_trk_g2_4
T_22_21_wire_logic_cluster/lc_7/in_3

T_10_20_wire_logic_cluster/lc_2/out
T_11_19_sp4_v_t_37
T_12_23_sp4_h_l_6
T_16_23_sp4_h_l_6
T_19_23_sp4_v_t_43
T_18_24_lc_trk_g3_3
T_18_24_wire_logic_cluster/lc_6/in_0

T_10_20_wire_logic_cluster/lc_2/out
T_10_19_sp4_v_t_36
T_11_23_sp4_h_l_7
T_15_23_sp4_h_l_10
T_18_23_sp4_v_t_38
T_17_26_lc_trk_g2_6
T_17_26_wire_logic_cluster/lc_4/in_0

T_10_20_wire_logic_cluster/lc_2/out
T_10_19_sp4_v_t_36
T_11_23_sp4_h_l_7
T_15_23_sp4_h_l_7
T_18_23_sp4_v_t_42
T_17_25_lc_trk_g0_7
T_17_25_wire_logic_cluster/lc_4/in_3

T_10_20_wire_logic_cluster/lc_2/out
T_11_19_sp4_v_t_37
T_11_22_lc_trk_g1_5
T_11_22_wire_logic_cluster/lc_3/in_3

T_10_20_wire_logic_cluster/lc_2/out
T_11_19_sp4_v_t_37
T_12_23_sp4_h_l_6
T_16_23_sp4_h_l_6
T_18_23_lc_trk_g2_3
T_18_23_wire_logic_cluster/lc_4/in_3

T_10_20_wire_logic_cluster/lc_2/out
T_10_19_sp4_v_t_36
T_11_23_sp4_h_l_7
T_15_23_sp4_h_l_7
T_18_23_sp4_v_t_42
T_18_25_lc_trk_g2_7
T_18_25_wire_logic_cluster/lc_0/in_1

T_10_20_wire_logic_cluster/lc_2/out
T_10_20_sp4_h_l_9
T_14_20_sp4_h_l_0
T_15_20_lc_trk_g3_0
T_15_20_wire_logic_cluster/lc_0/in_3

T_10_20_wire_logic_cluster/lc_2/out
T_10_19_sp4_v_t_36
T_11_23_sp4_h_l_7
T_15_23_sp4_h_l_7
T_18_23_sp4_v_t_42
T_17_24_lc_trk_g3_2
T_17_24_wire_logic_cluster/lc_4/in_3

T_10_20_wire_logic_cluster/lc_2/out
T_10_20_sp4_h_l_9
T_13_20_sp4_v_t_44
T_14_24_sp4_h_l_3
T_15_24_lc_trk_g2_3
T_15_24_wire_logic_cluster/lc_0/in_1

T_10_20_wire_logic_cluster/lc_2/out
T_11_19_sp4_v_t_37
T_12_19_sp4_h_l_0
T_15_15_sp4_v_t_37
T_15_18_lc_trk_g0_5
T_15_18_wire_logic_cluster/lc_0/in_1

T_10_20_wire_logic_cluster/lc_2/out
T_11_19_sp4_v_t_37
T_10_23_lc_trk_g1_0
T_10_23_wire_logic_cluster/lc_4/in_3

T_10_20_wire_logic_cluster/lc_2/out
T_11_19_sp4_v_t_37
T_12_23_sp4_h_l_6
T_15_23_sp4_v_t_43
T_15_26_lc_trk_g0_3
T_15_26_wire_logic_cluster/lc_4/in_3

T_10_20_wire_logic_cluster/lc_2/out
T_11_19_sp4_v_t_37
T_11_23_sp4_v_t_38
T_11_24_lc_trk_g3_6
T_11_24_wire_logic_cluster/lc_0/in_1

T_10_20_wire_logic_cluster/lc_2/out
T_11_19_sp4_v_t_37
T_12_19_sp4_h_l_0
T_14_19_lc_trk_g3_5
T_14_19_wire_logic_cluster/lc_0/in_0

T_10_20_wire_logic_cluster/lc_2/out
T_10_20_sp4_h_l_9
T_13_20_sp4_v_t_44
T_12_24_lc_trk_g2_1
T_12_24_wire_logic_cluster/lc_4/in_3

T_10_20_wire_logic_cluster/lc_2/out
T_10_17_sp4_v_t_44
T_10_18_lc_trk_g3_4
T_10_18_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_gpio_core.un1_lb_0020_reg_6_iv_11_0
T_17_20_wire_logic_cluster/lc_6/out
T_8_20_sp12_h_l_0
T_12_20_lc_trk_g1_3
T_12_20_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_gpio_core.un1_lb_0020_reg_6_iv_7_0
T_13_22_wire_logic_cluster/lc_4/out
T_13_20_sp4_v_t_37
T_14_20_sp4_h_l_5
T_18_20_sp4_h_l_8
T_17_20_lc_trk_g1_0
T_17_20_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_10_sqmuxa
T_13_21_wire_logic_cluster/lc_5/out
T_13_22_lc_trk_g1_5
T_13_22_wire_logic_cluster/lc_4/in_0

T_13_21_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_47
T_10_17_sp4_h_l_4
T_12_17_lc_trk_g2_1
T_12_17_wire_logic_cluster/lc_0/in_1

T_13_21_wire_logic_cluster/lc_5/out
T_13_22_lc_trk_g1_5
T_13_22_input_2_2
T_13_22_wire_logic_cluster/lc_2/in_2

T_13_21_wire_logic_cluster/lc_5/out
T_13_22_lc_trk_g1_5
T_13_22_wire_logic_cluster/lc_5/in_1

T_13_21_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_47
T_14_17_sp4_h_l_10
T_14_17_lc_trk_g0_7
T_14_17_wire_logic_cluster/lc_2/in_1

T_13_21_wire_logic_cluster/lc_5/out
T_11_21_sp4_h_l_7
T_10_21_lc_trk_g0_7
T_10_21_wire_logic_cluster/lc_2/in_1

T_13_21_wire_logic_cluster/lc_5/out
T_12_22_lc_trk_g1_5
T_12_22_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.u_sump2.un1_rle_time_cry_22
T_5_15_wire_logic_cluster/lc_6/cout
T_5_15_wire_logic_cluster/lc_7/in_3

Net : u_core.events_dinZ0Z_19
T_6_13_wire_logic_cluster/lc_7/out
T_7_13_lc_trk_g1_7
T_7_13_input_2_0
T_7_13_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_16_0
T_18_22_wire_logic_cluster/lc_2/out
T_18_22_lc_trk_g3_2
T_18_22_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_gpio_core.lb_addr_p1_RNIQ4TT1_0Z0Z_0
T_13_19_wire_logic_cluster/lc_2/out
T_12_19_lc_trk_g2_2
T_12_19_wire_logic_cluster/lc_3/in_3

T_13_19_wire_logic_cluster/lc_2/out
T_13_18_sp4_v_t_36
T_12_21_lc_trk_g2_4
T_12_21_wire_logic_cluster/lc_5/in_3

T_13_19_wire_logic_cluster/lc_2/out
T_12_19_lc_trk_g2_2
T_12_19_wire_logic_cluster/lc_2/in_0

T_13_19_wire_logic_cluster/lc_2/out
T_12_19_lc_trk_g2_2
T_12_19_wire_logic_cluster/lc_0/in_0

T_13_19_wire_logic_cluster/lc_2/out
T_13_18_sp4_v_t_36
T_12_21_lc_trk_g2_4
T_12_21_wire_logic_cluster/lc_0/in_0

T_13_19_wire_logic_cluster/lc_2/out
T_13_18_sp4_v_t_36
T_12_21_lc_trk_g2_4
T_12_21_wire_logic_cluster/lc_6/in_0

T_13_19_wire_logic_cluster/lc_2/out
T_13_18_sp4_v_t_36
T_12_21_lc_trk_g2_4
T_12_21_wire_logic_cluster/lc_1/in_3

T_13_19_wire_logic_cluster/lc_2/out
T_14_18_sp4_v_t_37
T_14_22_lc_trk_g1_0
T_14_22_wire_logic_cluster/lc_0/in_3

T_13_19_wire_logic_cluster/lc_2/out
T_14_19_lc_trk_g1_2
T_14_19_input_2_5
T_14_19_wire_logic_cluster/lc_5/in_2

T_13_19_wire_logic_cluster/lc_2/out
T_14_19_lc_trk_g0_2
T_14_19_wire_logic_cluster/lc_6/in_0

T_13_19_wire_logic_cluster/lc_2/out
T_13_18_sp4_v_t_36
T_14_18_sp4_h_l_6
T_16_18_lc_trk_g2_3
T_16_18_wire_logic_cluster/lc_1/in_0

T_13_19_wire_logic_cluster/lc_2/out
T_13_18_sp4_v_t_36
T_14_22_sp4_h_l_7
T_16_22_lc_trk_g3_2
T_16_22_wire_logic_cluster/lc_2/in_3

T_13_19_wire_logic_cluster/lc_2/out
T_13_18_sp4_v_t_36
T_14_18_sp4_h_l_6
T_16_18_lc_trk_g2_3
T_16_18_wire_logic_cluster/lc_0/in_3

T_13_19_wire_logic_cluster/lc_2/out
T_14_18_sp4_v_t_37
T_14_22_lc_trk_g1_0
T_14_22_wire_logic_cluster/lc_5/in_0

T_13_19_wire_logic_cluster/lc_2/out
T_14_16_sp4_v_t_45
T_14_17_lc_trk_g2_5
T_14_17_wire_logic_cluster/lc_6/in_3

T_13_19_wire_logic_cluster/lc_2/out
T_12_19_lc_trk_g2_2
T_12_19_wire_logic_cluster/lc_1/in_3

T_13_19_wire_logic_cluster/lc_2/out
T_14_18_sp4_v_t_37
T_14_22_lc_trk_g1_0
T_14_22_wire_logic_cluster/lc_2/in_3

T_13_19_wire_logic_cluster/lc_2/out
T_11_19_sp4_h_l_1
T_10_15_sp4_v_t_36
T_9_17_lc_trk_g1_1
T_9_17_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.lb_addr_p1_RNI47BC3_0Z0Z_5
T_12_19_wire_logic_cluster/lc_3/out
T_11_19_lc_trk_g2_3
T_11_19_wire_logic_cluster/lc_6/in_3

T_12_19_wire_logic_cluster/lc_3/out
T_12_19_sp4_h_l_11
T_15_19_sp4_v_t_41
T_12_23_sp4_h_l_9
T_13_23_lc_trk_g3_1
T_13_23_wire_logic_cluster/lc_1/in_3

T_12_19_wire_logic_cluster/lc_3/out
T_11_18_lc_trk_g3_3
T_11_18_wire_logic_cluster/lc_5/in_3

T_12_19_wire_logic_cluster/lc_3/out
T_10_19_sp4_h_l_3
T_9_19_sp4_v_t_44
T_9_21_lc_trk_g2_1
T_9_21_wire_logic_cluster/lc_3/in_0

T_12_19_wire_logic_cluster/lc_3/out
T_12_18_sp4_v_t_38
T_11_21_lc_trk_g2_6
T_11_21_wire_logic_cluster/lc_2/in_0

T_12_19_wire_logic_cluster/lc_3/out
T_10_19_sp4_h_l_3
T_9_19_sp4_v_t_44
T_9_21_lc_trk_g2_1
T_9_21_wire_logic_cluster/lc_0/in_3

T_12_19_wire_logic_cluster/lc_3/out
T_12_18_sp4_v_t_38
T_12_22_lc_trk_g1_3
T_12_22_wire_logic_cluster/lc_3/in_3

T_12_19_wire_logic_cluster/lc_3/out
T_12_19_sp4_h_l_11
T_15_19_sp4_v_t_41
T_12_23_sp4_h_l_9
T_13_23_lc_trk_g3_1
T_13_23_wire_logic_cluster/lc_6/in_0

T_12_19_wire_logic_cluster/lc_3/out
T_12_19_sp4_h_l_11
T_16_19_sp4_h_l_7
T_15_19_lc_trk_g1_7
T_15_19_wire_logic_cluster/lc_6/in_0

T_12_19_wire_logic_cluster/lc_3/out
T_13_20_lc_trk_g2_3
T_13_20_wire_logic_cluster/lc_6/in_3

T_12_19_wire_logic_cluster/lc_3/out
T_10_19_sp4_h_l_3
T_9_19_sp4_v_t_44
T_9_21_lc_trk_g2_1
T_9_21_wire_logic_cluster/lc_6/in_3

T_12_19_wire_logic_cluster/lc_3/out
T_10_19_sp4_h_l_3
T_9_19_sp4_v_t_44
T_9_21_lc_trk_g2_1
T_9_21_wire_logic_cluster/lc_2/in_3

T_12_19_wire_logic_cluster/lc_3/out
T_13_16_sp4_v_t_47
T_13_17_lc_trk_g3_7
T_13_17_wire_logic_cluster/lc_7/in_3

T_12_19_wire_logic_cluster/lc_3/out
T_13_18_sp4_v_t_39
T_14_22_sp4_h_l_8
T_16_22_lc_trk_g2_5
T_16_22_wire_logic_cluster/lc_6/in_3

T_12_19_wire_logic_cluster/lc_3/out
T_12_19_sp4_h_l_11
T_16_19_sp4_h_l_7
T_15_19_lc_trk_g1_7
T_15_19_wire_logic_cluster/lc_5/in_3

T_12_19_wire_logic_cluster/lc_3/out
T_12_18_sp4_v_t_38
T_11_21_lc_trk_g2_6
T_11_21_wire_logic_cluster/lc_4/in_0

T_12_19_wire_logic_cluster/lc_3/out
T_12_18_sp4_v_t_38
T_11_21_lc_trk_g2_6
T_11_21_wire_logic_cluster/lc_5/in_3

T_12_19_wire_logic_cluster/lc_3/out
T_12_19_sp4_h_l_11
T_15_19_sp4_v_t_41
T_16_23_sp4_h_l_4
T_16_23_lc_trk_g1_1
T_16_23_wire_logic_cluster/lc_5/in_3

T_12_19_wire_logic_cluster/lc_3/out
T_12_19_sp4_h_l_11
T_16_19_sp4_h_l_7
T_15_19_lc_trk_g1_7
T_15_19_wire_logic_cluster/lc_1/in_3

T_12_19_wire_logic_cluster/lc_3/out
T_12_19_sp4_h_l_11
T_8_19_sp4_h_l_2
T_7_19_lc_trk_g1_2
T_7_19_wire_logic_cluster/lc_2/in_3

T_12_19_wire_logic_cluster/lc_3/out
T_12_19_sp4_h_l_11
T_15_19_sp4_v_t_41
T_14_22_lc_trk_g3_1
T_14_22_wire_logic_cluster/lc_3/in_3

T_12_19_wire_logic_cluster/lc_3/out
T_12_19_sp4_h_l_11
T_15_19_sp4_v_t_41
T_14_21_lc_trk_g1_4
T_14_21_wire_logic_cluster/lc_2/in_3

T_12_19_wire_logic_cluster/lc_3/out
T_12_19_sp4_h_l_11
T_11_15_sp4_v_t_41
T_10_16_lc_trk_g3_1
T_10_16_wire_logic_cluster/lc_2/in_0

T_12_19_wire_logic_cluster/lc_3/out
T_11_19_lc_trk_g2_3
T_11_19_wire_logic_cluster/lc_0/in_3

T_12_19_wire_logic_cluster/lc_3/out
T_12_18_sp4_v_t_38
T_12_21_lc_trk_g0_6
T_12_21_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_gpio_core.lb_addr_p1_RNISHQR3_1Z0Z_4
T_11_19_wire_logic_cluster/lc_6/out
T_11_18_sp4_v_t_44
T_12_22_sp4_h_l_9
T_16_22_sp4_h_l_5
T_18_22_lc_trk_g3_0
T_18_22_wire_logic_cluster/lc_2/in_3

T_11_19_wire_logic_cluster/lc_6/out
T_10_19_sp12_h_l_0
T_17_19_lc_trk_g0_0
T_17_19_wire_logic_cluster/lc_7/in_1

T_11_19_wire_logic_cluster/lc_6/out
T_11_18_sp4_v_t_44
T_12_18_sp4_h_l_9
T_14_18_lc_trk_g3_4
T_14_18_wire_logic_cluster/lc_4/in_3

T_11_19_wire_logic_cluster/lc_6/out
T_11_13_sp12_v_t_23
T_11_23_lc_trk_g3_4
T_11_23_wire_logic_cluster/lc_2/in_3

T_11_19_wire_logic_cluster/lc_6/out
T_11_18_sp4_v_t_44
T_12_22_sp4_h_l_9
T_16_22_sp4_h_l_5
T_18_22_lc_trk_g3_0
T_18_22_wire_logic_cluster/lc_7/in_0

T_11_19_wire_logic_cluster/lc_6/out
T_10_19_sp12_h_l_0
T_17_19_lc_trk_g1_0
T_17_19_wire_logic_cluster/lc_4/in_3

T_11_19_wire_logic_cluster/lc_6/out
T_10_19_sp4_h_l_4
T_14_19_sp4_h_l_7
T_17_19_sp4_v_t_37
T_17_23_lc_trk_g1_0
T_17_23_wire_logic_cluster/lc_5/in_0

T_11_19_wire_logic_cluster/lc_6/out
T_10_19_sp4_h_l_4
T_13_19_sp4_v_t_44
T_12_23_lc_trk_g2_1
T_12_23_wire_logic_cluster/lc_2/in_3

T_11_19_wire_logic_cluster/lc_6/out
T_10_19_sp4_h_l_4
T_13_19_sp4_v_t_44
T_14_23_sp4_h_l_9
T_14_23_lc_trk_g0_4
T_14_23_wire_logic_cluster/lc_5/in_3

T_11_19_wire_logic_cluster/lc_6/out
T_10_19_sp4_h_l_4
T_14_19_sp4_h_l_7
T_17_19_sp4_v_t_37
T_17_23_lc_trk_g1_0
T_17_23_wire_logic_cluster/lc_2/in_3

T_11_19_wire_logic_cluster/lc_6/out
T_11_13_sp12_v_t_23
T_11_23_lc_trk_g3_4
T_11_23_wire_logic_cluster/lc_6/in_3

T_11_19_wire_logic_cluster/lc_6/out
T_10_19_sp4_h_l_4
T_13_19_sp4_v_t_44
T_12_23_lc_trk_g2_1
T_12_23_wire_logic_cluster/lc_5/in_0

T_11_19_wire_logic_cluster/lc_6/out
T_10_19_lc_trk_g3_6
T_10_19_wire_logic_cluster/lc_4/in_3

T_11_19_wire_logic_cluster/lc_6/out
T_10_19_lc_trk_g3_6
T_10_19_wire_logic_cluster/lc_7/in_0

T_11_19_wire_logic_cluster/lc_6/out
T_11_18_sp4_v_t_44
T_12_18_sp4_h_l_9
T_15_18_sp4_v_t_39
T_15_20_lc_trk_g3_2
T_15_20_wire_logic_cluster/lc_2/in_3

T_11_19_wire_logic_cluster/lc_6/out
T_10_19_sp4_h_l_4
T_14_19_sp4_h_l_7
T_17_19_sp4_v_t_37
T_17_21_lc_trk_g2_0
T_17_21_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_gpio_core.lb_addr_p1Z0Z_1
T_13_19_wire_logic_cluster/lc_0/out
T_12_19_lc_trk_g3_0
T_12_19_wire_logic_cluster/lc_6/in_1

T_13_19_wire_logic_cluster/lc_0/out
T_13_19_lc_trk_g1_0
T_13_19_wire_logic_cluster/lc_2/in_1

T_13_19_wire_logic_cluster/lc_0/out
T_14_19_lc_trk_g1_0
T_14_19_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_gpio_core.lb_addr_p1Z0Z_6
T_13_18_wire_logic_cluster/lc_6/out
T_12_19_lc_trk_g0_6
T_12_19_input_2_6
T_12_19_wire_logic_cluster/lc_6/in_2

T_13_18_wire_logic_cluster/lc_6/out
T_13_19_lc_trk_g0_6
T_13_19_input_2_2
T_13_19_wire_logic_cluster/lc_2/in_2

T_13_18_wire_logic_cluster/lc_6/out
T_13_15_sp4_v_t_36
T_13_18_lc_trk_g1_4
T_13_18_input_2_1
T_13_18_wire_logic_cluster/lc_1/in_2

T_13_18_wire_logic_cluster/lc_6/out
T_13_15_sp4_v_t_36
T_12_16_lc_trk_g2_4
T_12_16_input_2_0
T_12_16_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_12_22
T_16_20_wire_logic_cluster/lc_2/out
T_16_20_lc_trk_g0_2
T_16_20_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_12_1_0_22
T_11_21_wire_logic_cluster/lc_3/out
T_11_20_sp12_v_t_22
T_12_20_sp12_h_l_1
T_16_20_lc_trk_g1_2
T_16_20_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_6_sqmuxa
T_12_21_wire_logic_cluster/lc_7/out
T_12_21_sp4_h_l_3
T_11_21_lc_trk_g1_3
T_11_21_wire_logic_cluster/lc_3/in_3

T_12_21_wire_logic_cluster/lc_7/out
T_12_21_sp4_h_l_3
T_11_17_sp4_v_t_38
T_12_17_sp4_h_l_3
T_14_17_lc_trk_g3_6
T_14_17_wire_logic_cluster/lc_0/in_3

T_12_21_wire_logic_cluster/lc_7/out
T_12_21_sp4_h_l_3
T_11_21_lc_trk_g1_3
T_11_21_wire_logic_cluster/lc_7/in_3

T_12_21_wire_logic_cluster/lc_7/out
T_13_21_lc_trk_g0_7
T_13_21_wire_logic_cluster/lc_0/in_3

T_12_21_wire_logic_cluster/lc_7/out
T_12_21_sp4_h_l_3
T_15_21_sp4_v_t_45
T_15_22_lc_trk_g2_5
T_15_22_wire_logic_cluster/lc_4/in_3

T_12_21_wire_logic_cluster/lc_7/out
T_13_20_lc_trk_g2_7
T_13_20_wire_logic_cluster/lc_2/in_3

T_12_21_wire_logic_cluster/lc_7/out
T_12_21_sp4_h_l_3
T_11_17_sp4_v_t_38
T_12_17_sp4_h_l_3
T_11_17_lc_trk_g1_3
T_11_17_wire_logic_cluster/lc_5/in_3

T_12_21_wire_logic_cluster/lc_7/out
T_12_21_sp4_h_l_3
T_14_21_lc_trk_g3_6
T_14_21_wire_logic_cluster/lc_6/in_3

T_12_21_wire_logic_cluster/lc_7/out
T_13_21_lc_trk_g0_7
T_13_21_wire_logic_cluster/lc_4/in_3

T_12_21_wire_logic_cluster/lc_7/out
T_13_20_lc_trk_g2_7
T_13_20_wire_logic_cluster/lc_5/in_0

T_12_21_wire_logic_cluster/lc_7/out
T_12_21_lc_trk_g2_7
T_12_21_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_gpio_core.lb_m1_0_a2_0
T_15_21_wire_logic_cluster/lc_7/out
T_15_21_sp4_h_l_3
T_11_21_sp4_h_l_11
T_12_21_lc_trk_g2_3
T_12_21_input_2_7
T_12_21_wire_logic_cluster/lc_7/in_2

T_15_21_wire_logic_cluster/lc_7/out
T_15_21_sp4_h_l_3
T_14_21_sp4_v_t_38
T_13_22_lc_trk_g2_6
T_13_22_wire_logic_cluster/lc_3/in_1

T_15_21_wire_logic_cluster/lc_7/out
T_15_21_sp4_h_l_3
T_11_21_sp4_h_l_11
T_11_21_lc_trk_g1_6
T_11_21_wire_logic_cluster/lc_6/in_1

T_15_21_wire_logic_cluster/lc_7/out
T_15_21_sp4_h_l_3
T_11_21_sp4_h_l_11
T_12_21_lc_trk_g2_3
T_12_21_input_2_1
T_12_21_wire_logic_cluster/lc_1/in_2

T_15_21_wire_logic_cluster/lc_7/out
T_15_18_sp4_v_t_38
T_12_22_sp4_h_l_3
T_12_22_lc_trk_g0_6
T_12_22_wire_logic_cluster/lc_3/in_1

T_15_21_wire_logic_cluster/lc_7/out
T_15_21_sp4_h_l_3
T_14_21_sp4_v_t_38
T_13_23_lc_trk_g1_3
T_13_23_wire_logic_cluster/lc_7/in_1

T_15_21_wire_logic_cluster/lc_7/out
T_15_21_sp4_h_l_3
T_11_21_sp4_h_l_11
T_11_21_lc_trk_g1_6
T_11_21_wire_logic_cluster/lc_3/in_0

T_15_21_wire_logic_cluster/lc_7/out
T_15_21_sp4_h_l_3
T_11_21_sp4_h_l_11
T_11_21_lc_trk_g1_6
T_11_21_wire_logic_cluster/lc_0/in_1

T_15_21_wire_logic_cluster/lc_7/out
T_16_20_sp4_v_t_47
T_16_23_lc_trk_g0_7
T_16_23_wire_logic_cluster/lc_0/in_1

T_15_21_wire_logic_cluster/lc_7/out
T_16_21_lc_trk_g0_7
T_16_21_wire_logic_cluster/lc_0/in_1

T_15_21_wire_logic_cluster/lc_7/out
T_15_21_sp4_h_l_3
T_14_21_sp4_v_t_38
T_13_23_lc_trk_g1_3
T_13_23_input_2_4
T_13_23_wire_logic_cluster/lc_4/in_2

T_15_21_wire_logic_cluster/lc_7/out
T_16_22_lc_trk_g2_7
T_16_22_wire_logic_cluster/lc_1/in_0

T_15_21_wire_logic_cluster/lc_7/out
T_15_21_sp4_h_l_3
T_11_21_sp4_h_l_11
T_11_21_lc_trk_g1_6
T_11_21_wire_logic_cluster/lc_4/in_3

T_15_21_wire_logic_cluster/lc_7/out
T_15_21_sp4_h_l_3
T_11_21_sp4_h_l_11
T_11_21_lc_trk_g1_6
T_11_21_wire_logic_cluster/lc_5/in_0

T_15_21_wire_logic_cluster/lc_7/out
T_16_22_lc_trk_g2_7
T_16_22_wire_logic_cluster/lc_5/in_0

T_15_21_wire_logic_cluster/lc_7/out
T_16_21_lc_trk_g0_7
T_16_21_wire_logic_cluster/lc_4/in_1

T_15_21_wire_logic_cluster/lc_7/out
T_16_22_lc_trk_g2_7
T_16_22_wire_logic_cluster/lc_2/in_1

T_15_21_wire_logic_cluster/lc_7/out
T_14_22_lc_trk_g0_7
T_14_22_wire_logic_cluster/lc_1/in_0

T_15_21_wire_logic_cluster/lc_7/out
T_14_22_lc_trk_g1_7
T_14_22_wire_logic_cluster/lc_5/in_3

T_15_21_wire_logic_cluster/lc_7/out
T_15_18_sp4_v_t_38
T_12_22_sp4_h_l_3
T_13_22_lc_trk_g2_3
T_13_22_wire_logic_cluster/lc_6/in_3

T_15_21_wire_logic_cluster/lc_7/out
T_16_21_lc_trk_g0_7
T_16_21_wire_logic_cluster/lc_2/in_3

T_15_21_wire_logic_cluster/lc_7/out
T_14_22_lc_trk_g0_7
T_14_22_wire_logic_cluster/lc_2/in_1

T_15_21_wire_logic_cluster/lc_7/out
T_14_22_lc_trk_g0_7
T_14_22_wire_logic_cluster/lc_3/in_0

T_15_21_wire_logic_cluster/lc_7/out
T_15_21_sp4_h_l_3
T_19_21_sp4_h_l_6
T_18_21_lc_trk_g0_6
T_18_21_input_2_6
T_18_21_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_gpio_core.lb_addr_p1Z0Z_4
T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_14_21_sp4_h_l_11
T_15_21_lc_trk_g3_3
T_15_21_wire_logic_cluster/lc_7/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_14_21_sp4_h_l_11
T_14_21_lc_trk_g0_6
T_14_21_wire_logic_cluster/lc_1/in_3

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_14_21_sp4_h_l_11
T_10_21_sp4_h_l_7
T_12_21_lc_trk_g3_2
T_12_21_input_2_5
T_12_21_wire_logic_cluster/lc_5/in_2

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_16_18_sp4_h_l_3
T_19_18_sp4_v_t_38
T_19_19_lc_trk_g3_6
T_19_19_wire_logic_cluster/lc_4/in_3

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_11_18_sp4_v_t_37
T_11_19_lc_trk_g2_5
T_11_19_wire_logic_cluster/lc_6/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_14_19_lc_trk_g2_4
T_14_19_input_2_2
T_14_19_wire_logic_cluster/lc_2/in_2

T_13_18_wire_logic_cluster/lc_4/out
T_13_10_sp12_v_t_23
T_13_14_lc_trk_g2_0
T_13_14_wire_logic_cluster/lc_5/in_3

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_16_18_sp4_h_l_3
T_19_18_sp4_v_t_38
T_19_19_lc_trk_g3_6
T_19_19_wire_logic_cluster/lc_0/in_3

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_16_18_sp4_h_l_3
T_19_18_sp4_v_t_38
T_19_19_lc_trk_g3_6
T_19_19_wire_logic_cluster/lc_5/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_11_18_sp4_v_t_37
T_10_20_lc_trk_g1_0
T_10_20_wire_logic_cluster/lc_2/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_16_18_sp4_h_l_3
T_19_18_sp4_v_t_38
T_19_19_lc_trk_g3_6
T_19_19_wire_logic_cluster/lc_7/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_15_18_sp4_v_t_37
T_14_20_lc_trk_g0_0
T_14_20_wire_logic_cluster/lc_4/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_15_18_sp4_v_t_37
T_14_20_lc_trk_g0_0
T_14_20_wire_logic_cluster/lc_6/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_16_18_sp4_h_l_3
T_19_18_sp4_v_t_38
T_19_19_lc_trk_g3_6
T_19_19_wire_logic_cluster/lc_3/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_11_18_lc_trk_g0_0
T_11_18_wire_logic_cluster/lc_5/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_12_21_lc_trk_g1_5
T_12_21_input_2_0
T_12_21_wire_logic_cluster/lc_0/in_2

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_16_18_sp4_h_l_3
T_19_18_sp4_v_t_38
T_19_19_lc_trk_g3_6
T_19_19_wire_logic_cluster/lc_6/in_3

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_13_21_sp4_v_t_36
T_13_23_lc_trk_g2_1
T_13_23_wire_logic_cluster/lc_0/in_3

T_13_18_wire_logic_cluster/lc_4/out
T_13_14_sp4_v_t_45
T_13_16_lc_trk_g3_0
T_13_16_input_2_7
T_13_16_wire_logic_cluster/lc_7/in_2

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_lc_trk_g2_4
T_12_18_wire_logic_cluster/lc_1/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_13_10_sp12_v_t_23
T_13_14_lc_trk_g2_0
T_13_14_wire_logic_cluster/lc_0/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_10_21_sp4_h_l_10
T_9_17_sp4_v_t_47
T_9_20_lc_trk_g0_7
T_9_20_wire_logic_cluster/lc_6/in_3

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_15_18_sp4_v_t_40
T_15_22_lc_trk_g1_5
T_15_22_wire_logic_cluster/lc_0/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_14_21_sp4_h_l_11
T_16_21_lc_trk_g3_6
T_16_21_wire_logic_cluster/lc_6/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_15_18_sp4_v_t_37
T_16_22_sp4_h_l_6
T_18_22_lc_trk_g2_3
T_18_22_wire_logic_cluster/lc_1/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_16_18_sp4_h_l_3
T_19_18_sp4_v_t_38
T_19_21_lc_trk_g0_6
T_19_21_wire_logic_cluster/lc_3/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_10_21_sp4_h_l_10
T_9_17_sp4_v_t_47
T_9_13_sp4_v_t_47
T_6_13_sp4_h_l_4
T_7_13_lc_trk_g3_4
T_7_13_wire_logic_cluster/lc_4/in_3

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_10_21_sp4_h_l_10
T_9_21_sp4_v_t_41
T_9_23_lc_trk_g3_4
T_9_23_wire_logic_cluster/lc_1/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_10_21_sp4_h_l_10
T_9_21_sp4_v_t_41
T_9_23_lc_trk_g3_4
T_9_23_wire_logic_cluster/lc_0/in_3

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_11_18_sp4_v_t_37
T_11_22_sp4_v_t_45
T_10_24_lc_trk_g0_3
T_10_24_wire_logic_cluster/lc_6/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_10_21_sp4_h_l_10
T_9_21_sp4_v_t_41
T_9_23_lc_trk_g3_4
T_9_23_wire_logic_cluster/lc_7/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_14_21_sp4_h_l_11
T_17_17_sp4_v_t_46
T_17_19_lc_trk_g3_3
T_17_19_wire_logic_cluster/lc_3/in_3

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_lc_trk_g2_4
T_12_18_input_2_0
T_12_18_wire_logic_cluster/lc_0/in_2

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_13_21_sp4_v_t_36
T_13_25_sp4_v_t_44
T_13_26_lc_trk_g3_4
T_13_26_wire_logic_cluster/lc_4/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_13_21_sp4_v_t_36
T_13_25_sp4_v_t_44
T_13_26_lc_trk_g3_4
T_13_26_wire_logic_cluster/lc_6/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_14_21_sp4_h_l_11
T_18_21_sp4_h_l_2
T_21_21_sp4_v_t_39
T_21_23_lc_trk_g3_2
T_21_23_input_2_7
T_21_23_wire_logic_cluster/lc_7/in_2

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_14_21_sp4_h_l_11
T_16_21_lc_trk_g3_6
T_16_21_wire_logic_cluster/lc_7/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_15_18_sp4_v_t_40
T_16_22_sp4_h_l_11
T_19_22_sp4_v_t_41
T_19_24_lc_trk_g3_4
T_19_24_wire_logic_cluster/lc_0/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_15_18_sp4_v_t_40
T_15_21_lc_trk_g1_0
T_15_21_wire_logic_cluster/lc_6/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_15_18_sp4_v_t_40
T_16_22_sp4_h_l_11
T_19_22_sp4_v_t_41
T_19_24_lc_trk_g3_4
T_19_24_wire_logic_cluster/lc_6/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_11_18_sp4_v_t_37
T_10_20_lc_trk_g1_0
T_10_20_wire_logic_cluster/lc_1/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_14_21_sp4_h_l_11
T_18_21_sp4_h_l_2
T_20_21_lc_trk_g2_7
T_20_21_wire_logic_cluster/lc_7/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_13_21_sp4_v_t_36
T_14_25_sp4_h_l_7
T_16_25_lc_trk_g3_2
T_16_25_wire_logic_cluster/lc_6/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_15_18_sp4_v_t_40
T_16_22_sp4_h_l_11
T_19_22_sp4_v_t_41
T_19_26_lc_trk_g1_4
T_19_26_wire_logic_cluster/lc_0/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_13_14_sp4_v_t_45
T_13_16_lc_trk_g3_0
T_13_16_wire_logic_cluster/lc_1/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_15_18_sp4_v_t_40
T_16_22_sp4_h_l_11
T_19_22_sp4_v_t_41
T_19_24_lc_trk_g3_4
T_19_24_wire_logic_cluster/lc_2/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_16_18_sp4_h_l_3
T_16_18_lc_trk_g1_6
T_16_18_wire_logic_cluster/lc_2/in_3

T_13_18_wire_logic_cluster/lc_4/out
T_13_10_sp12_v_t_23
T_13_14_lc_trk_g2_0
T_13_14_wire_logic_cluster/lc_6/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_15_18_sp4_v_t_40
T_15_21_lc_trk_g1_0
T_15_21_wire_logic_cluster/lc_3/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_lc_trk_g2_4
T_12_18_input_2_2
T_12_18_wire_logic_cluster/lc_2/in_2

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_11_18_sp4_v_t_37
T_11_22_sp4_v_t_45
T_10_24_lc_trk_g0_3
T_10_24_wire_logic_cluster/lc_4/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_15_18_sp4_v_t_40
T_15_22_lc_trk_g1_5
T_15_22_wire_logic_cluster/lc_6/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_10_21_sp4_h_l_10
T_9_21_sp4_v_t_41
T_9_23_lc_trk_g3_4
T_9_23_wire_logic_cluster/lc_5/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_15_18_sp4_v_t_40
T_15_21_lc_trk_g1_0
T_15_21_wire_logic_cluster/lc_0/in_3

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_15_18_sp4_v_t_40
T_16_22_sp4_h_l_11
T_19_22_sp4_v_t_41
T_19_24_lc_trk_g3_4
T_19_24_wire_logic_cluster/lc_4/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_15_18_sp4_v_t_40
T_16_22_sp4_h_l_11
T_19_22_sp4_v_t_41
T_19_26_lc_trk_g1_4
T_19_26_wire_logic_cluster/lc_4/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_15_18_sp4_v_t_40
T_16_22_sp4_h_l_11
T_19_22_sp4_v_t_41
T_19_26_lc_trk_g1_4
T_19_26_wire_logic_cluster/lc_6/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_11_18_sp4_v_t_37
T_11_22_lc_trk_g0_0
T_11_22_wire_logic_cluster/lc_5/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_10_21_sp4_h_l_10
T_9_17_sp4_v_t_47
T_9_21_lc_trk_g1_2
T_9_21_wire_logic_cluster/lc_7/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_10_21_sp4_h_l_10
T_9_17_sp4_v_t_47
T_9_21_lc_trk_g1_2
T_9_21_wire_logic_cluster/lc_5/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_11_18_sp4_v_t_37
T_11_22_sp4_v_t_45
T_10_24_lc_trk_g0_3
T_10_24_wire_logic_cluster/lc_0/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_15_18_sp4_v_t_40
T_15_22_lc_trk_g1_5
T_15_22_wire_logic_cluster/lc_1/in_3

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_14_21_sp4_h_l_11
T_17_17_sp4_v_t_46
T_17_20_lc_trk_g0_6
T_17_20_wire_logic_cluster/lc_2/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_10_21_sp4_h_l_10
T_9_17_sp4_v_t_47
T_9_13_sp4_v_t_47
T_9_17_lc_trk_g1_2
T_9_17_wire_logic_cluster/lc_2/in_3

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_10_21_sp4_h_l_10
T_9_21_sp4_v_t_41
T_9_23_lc_trk_g3_4
T_9_23_wire_logic_cluster/lc_3/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_14_21_sp4_h_l_11
T_18_21_sp4_h_l_2
T_21_21_sp4_v_t_39
T_21_23_lc_trk_g3_2
T_21_23_wire_logic_cluster/lc_6/in_3

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_10_21_sp4_h_l_10
T_9_17_sp4_v_t_47
T_9_21_lc_trk_g1_2
T_9_21_wire_logic_cluster/lc_6/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_lc_trk_g2_4
T_12_18_wire_logic_cluster/lc_7/in_3

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_11_18_sp4_v_t_37
T_11_22_lc_trk_g1_0
T_11_22_wire_logic_cluster/lc_6/in_3

T_13_18_wire_logic_cluster/lc_4/out
T_14_19_lc_trk_g2_4
T_14_19_wire_logic_cluster/lc_5/in_3

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_15_18_sp4_v_t_40
T_15_19_lc_trk_g3_0
T_15_19_wire_logic_cluster/lc_6/in_3

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_14_21_sp4_h_l_11
T_17_17_sp4_v_t_46
T_17_20_lc_trk_g0_6
T_17_20_wire_logic_cluster/lc_3/in_3

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_13_21_sp4_v_t_36
T_14_25_sp4_h_l_7
T_16_25_lc_trk_g3_2
T_16_25_wire_logic_cluster/lc_0/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_13_21_sp4_v_t_36
T_14_25_sp4_h_l_7
T_16_25_lc_trk_g3_2
T_16_25_wire_logic_cluster/lc_4/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_13_21_sp4_v_t_36
T_14_25_sp4_h_l_7
T_16_25_lc_trk_g3_2
T_16_25_wire_logic_cluster/lc_2/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_15_18_sp4_v_t_40
T_15_19_lc_trk_g3_0
T_15_19_wire_logic_cluster/lc_0/in_3

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_11_18_sp4_v_t_37
T_11_22_sp4_v_t_45
T_10_24_lc_trk_g0_3
T_10_24_wire_logic_cluster/lc_2/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_11_18_sp4_v_t_37
T_10_19_lc_trk_g2_5
T_10_19_wire_logic_cluster/lc_3/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_13_21_sp4_v_t_36
T_13_25_sp4_v_t_44
T_13_26_lc_trk_g3_4
T_13_26_wire_logic_cluster/lc_0/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_16_18_sp4_h_l_3
T_15_18_lc_trk_g1_3
T_15_18_wire_logic_cluster/lc_5/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_13_14_sp4_v_t_45
T_13_16_lc_trk_g3_0
T_13_16_wire_logic_cluster/lc_2/in_3

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_13_21_sp4_v_t_36
T_12_23_lc_trk_g1_1
T_12_23_wire_logic_cluster/lc_1/in_3

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_15_18_sp4_v_t_40
T_15_19_lc_trk_g3_0
T_15_19_wire_logic_cluster/lc_7/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_14_21_sp4_h_l_11
T_14_21_lc_trk_g0_6
T_14_21_wire_logic_cluster/lc_7/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_15_18_sp4_v_t_40
T_16_22_sp4_h_l_11
T_19_18_sp4_v_t_46
T_19_22_sp4_v_t_42
T_18_23_lc_trk_g3_2
T_18_23_wire_logic_cluster/lc_3/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_14_21_sp4_h_l_11
T_18_21_sp4_h_l_2
T_20_21_lc_trk_g2_7
T_20_21_wire_logic_cluster/lc_6/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_15_18_sp4_v_t_40
T_16_22_sp4_h_l_11
T_19_18_sp4_v_t_46
T_19_22_sp4_v_t_42
T_18_24_lc_trk_g1_7
T_18_24_wire_logic_cluster/lc_5/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_11_18_sp4_v_t_37
T_11_22_lc_trk_g0_0
T_11_22_wire_logic_cluster/lc_1/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_15_18_sp4_v_t_40
T_14_20_lc_trk_g1_5
T_14_20_wire_logic_cluster/lc_7/in_3

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_11_18_sp4_v_t_37
T_11_22_lc_trk_g0_0
T_11_22_wire_logic_cluster/lc_7/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_10_21_sp4_h_l_10
T_9_17_sp4_v_t_47
T_9_21_lc_trk_g1_2
T_9_21_wire_logic_cluster/lc_4/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_11_18_sp4_v_t_37
T_11_22_lc_trk_g1_0
T_11_22_wire_logic_cluster/lc_4/in_3

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_14_21_sp4_h_l_11
T_17_17_sp4_v_t_46
T_17_20_lc_trk_g0_6
T_17_20_wire_logic_cluster/lc_7/in_3

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_10_21_sp4_h_l_10
T_9_17_sp4_v_t_47
T_9_20_lc_trk_g0_7
T_9_20_wire_logic_cluster/lc_0/in_3

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_10_21_sp4_h_l_10
T_9_17_sp4_v_t_47
T_9_20_lc_trk_g0_7
T_9_20_wire_logic_cluster/lc_4/in_3

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_16_18_sp4_h_l_3
T_16_18_lc_trk_g1_6
T_16_18_input_2_3
T_16_18_wire_logic_cluster/lc_3/in_2

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_10_21_sp4_h_l_10
T_9_17_sp4_v_t_47
T_9_20_lc_trk_g0_7
T_9_20_wire_logic_cluster/lc_2/in_3

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_15_18_sp4_v_t_40
T_16_22_sp4_h_l_11
T_19_18_sp4_v_t_46
T_19_22_sp4_v_t_42
T_18_24_lc_trk_g1_7
T_18_24_wire_logic_cluster/lc_4/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_14_18_lc_trk_g0_4
T_14_18_wire_logic_cluster/lc_3/in_3

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_16_18_sp4_h_l_3
T_16_18_lc_trk_g0_6
T_16_18_wire_logic_cluster/lc_1/in_3

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_15_18_sp4_v_t_40
T_15_19_lc_trk_g3_0
T_15_19_wire_logic_cluster/lc_5/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_15_18_sp4_v_t_40
T_15_19_lc_trk_g3_0
T_15_19_wire_logic_cluster/lc_3/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_15_18_sp4_v_t_40
T_16_22_sp4_h_l_11
T_19_18_sp4_v_t_46
T_19_22_sp4_v_t_42
T_18_23_lc_trk_g3_2
T_18_23_wire_logic_cluster/lc_2/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_13_14_sp4_v_t_45
T_13_10_sp4_v_t_41
T_10_10_sp4_h_l_10
T_10_10_lc_trk_g0_7
T_10_10_wire_logic_cluster/lc_0/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_10_21_sp4_h_l_10
T_9_17_sp4_v_t_47
T_9_13_sp4_v_t_47
T_9_17_lc_trk_g0_2
T_9_17_wire_logic_cluster/lc_3/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_13_14_sp4_v_t_45
T_13_16_lc_trk_g3_0
T_13_16_wire_logic_cluster/lc_3/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_14_21_sp4_h_l_11
T_17_21_sp4_v_t_41
T_17_23_lc_trk_g2_4
T_17_23_wire_logic_cluster/lc_1/in_3

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_13_21_sp4_v_t_36
T_13_25_sp4_v_t_44
T_13_26_lc_trk_g3_4
T_13_26_wire_logic_cluster/lc_2/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_15_18_sp4_v_t_40
T_16_22_sp4_h_l_11
T_19_22_sp4_v_t_41
T_19_26_lc_trk_g1_4
T_19_26_wire_logic_cluster/lc_2/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_10_21_sp4_h_l_10
T_9_17_sp4_v_t_47
T_9_13_sp4_v_t_47
T_9_15_lc_trk_g3_2
T_9_15_wire_logic_cluster/lc_4/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_15_18_sp4_v_t_40
T_15_21_lc_trk_g1_0
T_15_21_wire_logic_cluster/lc_4/in_3

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_lc_trk_g1_4
T_13_17_wire_logic_cluster/lc_0/in_3

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_11_18_sp4_v_t_43
T_10_20_lc_trk_g0_6
T_10_20_wire_logic_cluster/lc_6/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_16_18_sp4_h_l_3
T_16_18_lc_trk_g0_6
T_16_18_wire_logic_cluster/lc_0/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_14_21_sp4_h_l_11
T_17_17_sp4_v_t_46
T_17_20_lc_trk_g0_6
T_17_20_wire_logic_cluster/lc_5/in_3

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_14_21_sp4_h_l_11
T_17_21_sp4_v_t_41
T_17_25_sp4_v_t_42
T_17_26_lc_trk_g3_2
T_17_26_wire_logic_cluster/lc_3/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_15_18_sp4_v_t_40
T_16_22_sp4_h_l_11
T_19_22_sp4_v_t_41
T_18_25_lc_trk_g3_1
T_18_25_wire_logic_cluster/lc_5/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_lc_trk_g1_4
T_13_17_wire_logic_cluster/lc_5/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_11_18_sp4_v_t_37
T_11_22_lc_trk_g1_0
T_11_22_wire_logic_cluster/lc_2/in_3

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_14_21_sp4_h_l_11
T_16_21_lc_trk_g3_6
T_16_21_input_2_5
T_16_21_wire_logic_cluster/lc_5/in_2

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_15_18_sp4_v_t_40
T_16_22_sp4_h_l_11
T_19_22_sp4_v_t_41
T_18_25_lc_trk_g3_1
T_18_25_wire_logic_cluster/lc_2/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_8_18_sp4_h_l_0
T_7_18_sp4_v_t_37
T_7_19_lc_trk_g2_5
T_7_19_wire_logic_cluster/lc_0/in_3

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_15_18_sp4_v_t_40
T_15_22_sp4_v_t_45
T_15_26_lc_trk_g1_0
T_15_26_wire_logic_cluster/lc_0/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_15_18_sp4_v_t_40
T_15_22_lc_trk_g1_5
T_15_22_wire_logic_cluster/lc_5/in_3

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_14_21_sp4_h_l_11
T_17_21_sp4_v_t_41
T_17_25_sp4_v_t_42
T_17_26_lc_trk_g3_2
T_17_26_wire_logic_cluster/lc_2/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_16_18_sp4_h_l_3
T_16_18_lc_trk_g0_6
T_16_18_wire_logic_cluster/lc_7/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_11_18_sp4_v_t_37
T_11_19_lc_trk_g2_5
T_11_19_wire_logic_cluster/lc_5/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_11_14_sp4_v_t_40
T_10_16_lc_trk_g0_5
T_10_16_wire_logic_cluster/lc_1/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_11_18_sp4_v_t_37
T_11_22_sp4_v_t_38
T_10_23_lc_trk_g2_6
T_10_23_wire_logic_cluster/lc_3/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_13_18_lc_trk_g3_4
T_13_18_wire_logic_cluster/lc_1/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_14_21_sp4_h_l_11
T_17_17_sp4_v_t_46
T_17_20_lc_trk_g0_6
T_17_20_wire_logic_cluster/lc_0/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_8_18_sp4_h_l_0
T_7_18_sp4_v_t_37
T_7_19_lc_trk_g3_5
T_7_19_wire_logic_cluster/lc_2/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_15_18_sp4_v_t_40
T_14_20_lc_trk_g1_5
T_14_20_wire_logic_cluster/lc_2/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_11_14_sp4_v_t_40
T_10_16_lc_trk_g0_5
T_10_16_wire_logic_cluster/lc_0/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_11_18_sp4_v_t_37
T_11_19_lc_trk_g2_5
T_11_19_wire_logic_cluster/lc_0/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_15_18_sp4_v_t_40
T_15_22_sp4_v_t_45
T_15_24_lc_trk_g3_0
T_15_24_wire_logic_cluster/lc_5/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_11_18_sp4_v_t_37
T_11_22_sp4_v_t_38
T_11_24_lc_trk_g2_3
T_11_24_wire_logic_cluster/lc_5/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_13_14_sp4_v_t_45
T_13_16_lc_trk_g3_0
T_13_16_wire_logic_cluster/lc_4/in_3

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_14_21_sp4_h_l_11
T_17_21_sp4_v_t_41
T_17_25_lc_trk_g1_4
T_17_25_wire_logic_cluster/lc_3/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_11_18_sp4_v_t_37
T_11_22_sp4_v_t_38
T_10_23_lc_trk_g2_6
T_10_23_wire_logic_cluster/lc_2/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_15_18_sp4_v_t_40
T_15_22_sp4_v_t_45
T_15_24_lc_trk_g3_0
T_15_24_wire_logic_cluster/lc_2/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_14_21_sp4_h_l_11
T_17_21_sp4_v_t_41
T_17_24_lc_trk_g1_1
T_17_24_wire_logic_cluster/lc_0/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_lc_trk_g1_4
T_13_17_wire_logic_cluster/lc_1/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_14_21_sp4_h_l_11
T_17_17_sp4_v_t_46
T_17_21_lc_trk_g0_3
T_17_21_wire_logic_cluster/lc_0/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_15_18_sp4_v_t_40
T_15_19_lc_trk_g3_0
T_15_19_wire_logic_cluster/lc_1/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_11_18_sp4_v_t_37
T_11_22_sp4_v_t_38
T_11_24_lc_trk_g2_3
T_11_24_wire_logic_cluster/lc_2/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_11_18_lc_trk_g0_0
T_11_18_wire_logic_cluster/lc_0/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_14_21_sp4_h_l_11
T_17_17_sp4_v_t_46
T_17_21_lc_trk_g0_3
T_17_21_wire_logic_cluster/lc_2/in_3

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_14_21_sp4_h_l_11
T_14_21_lc_trk_g0_6
T_14_21_wire_logic_cluster/lc_0/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_14_21_sp4_h_l_11
T_17_21_sp4_v_t_41
T_17_25_lc_trk_g1_4
T_17_25_wire_logic_cluster/lc_2/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_14_18_sp4_h_l_8
T_15_18_lc_trk_g3_0
T_15_18_wire_logic_cluster/lc_2/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_13_18_lc_trk_g3_4
T_13_18_wire_logic_cluster/lc_0/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_16_18_sp4_h_l_3
T_16_18_lc_trk_g0_6
T_16_18_wire_logic_cluster/lc_5/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_8_18_sp4_h_l_0
T_7_18_sp4_v_t_37
T_7_19_lc_trk_g3_5
T_7_19_wire_logic_cluster/lc_1/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_14_18_lc_trk_g0_4
T_14_18_wire_logic_cluster/lc_5/in_3

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_13_21_sp4_v_t_45
T_12_24_lc_trk_g3_5
T_12_24_wire_logic_cluster/lc_0/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_15_18_sp4_v_t_40
T_15_22_sp4_v_t_45
T_15_26_lc_trk_g1_0
T_15_26_wire_logic_cluster/lc_3/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_11_18_sp4_v_t_37
T_11_19_lc_trk_g2_5
T_11_19_wire_logic_cluster/lc_1/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_8_18_sp4_h_l_0
T_7_18_sp4_v_t_37
T_7_19_lc_trk_g3_5
T_7_19_wire_logic_cluster/lc_3/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_11_18_sp4_h_l_5
T_10_18_lc_trk_g0_5
T_10_18_wire_logic_cluster/lc_5/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_14_18_sp4_h_l_8
T_15_18_lc_trk_g3_0
T_15_18_wire_logic_cluster/lc_3/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_11_14_sp4_v_t_40
T_10_16_lc_trk_g0_5
T_10_16_wire_logic_cluster/lc_2/in_3

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_14_21_sp4_h_l_11
T_17_21_sp4_v_t_41
T_17_24_lc_trk_g1_1
T_17_24_wire_logic_cluster/lc_3/in_3

T_13_18_wire_logic_cluster/lc_4/out
T_13_14_sp4_v_t_45
T_13_16_lc_trk_g2_0
T_13_16_wire_logic_cluster/lc_6/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_13_21_sp4_v_t_45
T_12_24_lc_trk_g3_5
T_12_24_wire_logic_cluster/lc_3/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_0
T_11_18_lc_trk_g0_0
T_11_18_wire_logic_cluster/lc_1/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_11_18_sp4_h_l_5
T_10_18_lc_trk_g0_5
T_10_18_wire_logic_cluster/lc_2/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_14_21_sp4_h_l_11
T_14_21_lc_trk_g0_6
T_14_21_wire_logic_cluster/lc_3/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_lc_trk_g1_4
T_13_17_wire_logic_cluster/lc_4/in_1

End 

Net : u_mesa_pi_spi.rd_d_xferZ0Z_24
T_23_16_wire_logic_cluster/lc_1/out
T_23_12_sp4_v_t_39
T_23_8_sp4_v_t_40
T_22_9_lc_trk_g3_0
T_22_9_input_2_3
T_22_9_wire_logic_cluster/lc_3/in_2

T_23_16_wire_logic_cluster/lc_1/out
T_23_12_sp4_v_t_39
T_23_8_sp4_v_t_40
T_22_9_lc_trk_g3_0
T_22_9_wire_logic_cluster/lc_0/in_1

End 

Net : u_mesa_pi_spi.rd_d_xferZ0Z_31
T_24_15_wire_logic_cluster/lc_1/out
T_23_15_sp4_h_l_10
T_26_15_sp4_v_t_47
T_26_18_lc_trk_g0_7
T_26_18_wire_logic_cluster/lc_6/in_3

T_24_15_wire_logic_cluster/lc_1/out
T_23_15_sp4_h_l_10
T_26_15_sp4_v_t_47
T_26_18_lc_trk_g1_7
T_26_18_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.u_gpio_core.lb_addr_p1Z0Z_0
T_13_19_wire_logic_cluster/lc_1/out
T_12_19_lc_trk_g2_1
T_12_19_wire_logic_cluster/lc_6/in_3

T_13_19_wire_logic_cluster/lc_1/out
T_13_19_lc_trk_g2_1
T_13_19_wire_logic_cluster/lc_2/in_3

T_13_19_wire_logic_cluster/lc_1/out
T_14_19_lc_trk_g0_1
T_14_19_wire_logic_cluster/lc_4/in_1

End 

Net : u_mesa_pi_spi.rd_d_xferZ0Z_10
T_24_17_wire_logic_cluster/lc_4/out
T_24_13_sp4_v_t_45
T_24_9_sp4_v_t_46
T_23_11_lc_trk_g2_3
T_23_11_wire_logic_cluster/lc_4/in_1

T_24_17_wire_logic_cluster/lc_4/out
T_24_13_sp4_v_t_45
T_24_9_sp4_v_t_46
T_23_11_lc_trk_g2_3
T_23_11_input_2_5
T_23_11_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_sump2.trigger_dly_cnt_1_sqmuxa_1_i_a5_8_cascade_
T_7_8_wire_logic_cluster/lc_3/ltout
T_7_8_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_sump2.trigger_dly_cntZ0Z_9
T_6_7_wire_logic_cluster/lc_7/out
T_7_8_lc_trk_g2_7
T_7_8_wire_logic_cluster/lc_3/in_0

T_6_7_wire_logic_cluster/lc_7/out
T_6_5_sp4_v_t_43
T_7_9_sp4_h_l_6
T_9_9_lc_trk_g3_3
T_9_9_wire_logic_cluster/lc_3/in_3

T_6_7_wire_logic_cluster/lc_7/out
T_6_5_sp4_v_t_43
T_6_9_lc_trk_g0_6
T_6_9_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1Z0Z_8
T_21_23_wire_logic_cluster/lc_1/out
T_21_23_lc_trk_g3_1
T_21_23_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc20_0_N_11
T_21_23_wire_logic_cluster/lc_0/out
T_21_19_sp4_v_t_37
T_22_19_sp4_h_l_5
T_21_19_lc_trk_g0_5
T_21_19_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_sump2.un1_rle_time_cry_21
T_5_15_wire_logic_cluster/lc_5/cout
T_5_15_wire_logic_cluster/lc_6/in_3

Net : u_core.u_sump2.trigger_dly_cntZ0Z_5
T_6_7_wire_logic_cluster/lc_3/out
T_7_8_lc_trk_g3_3
T_7_8_wire_logic_cluster/lc_3/in_1

T_6_7_wire_logic_cluster/lc_3/out
T_7_7_lc_trk_g0_3
T_7_7_wire_logic_cluster/lc_0/in_3

T_6_7_wire_logic_cluster/lc_3/out
T_6_8_lc_trk_g1_3
T_6_8_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.u_sump2.events_p2Z0Z_2
T_14_10_wire_logic_cluster/lc_1/out
T_14_10_lc_trk_g3_1
T_14_10_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_sump2.un1_events_p2_0_N_6
T_14_10_wire_logic_cluster/lc_0/out
T_15_9_lc_trk_g2_0
T_15_9_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_4_7
T_12_23_wire_logic_cluster/lc_4/out
T_12_23_lc_trk_g1_4
T_12_23_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_i_1
T_12_23_wire_logic_cluster/lc_0/out
T_11_24_lc_trk_g1_0
T_11_24_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_sump2.trigger_dly_cntZ0Z_15
T_7_9_wire_logic_cluster/lc_7/out
T_7_8_lc_trk_g0_7
T_7_8_input_2_3
T_7_8_wire_logic_cluster/lc_3/in_2

T_7_9_wire_logic_cluster/lc_7/out
T_7_8_sp4_v_t_46
T_4_8_sp4_h_l_11
T_5_8_lc_trk_g3_3
T_5_8_wire_logic_cluster/lc_5/in_3

T_7_9_wire_logic_cluster/lc_7/out
T_6_9_lc_trk_g3_7
T_6_9_wire_logic_cluster/lc_7/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_0_i_1
T_12_23_wire_logic_cluster/lc_6/out
T_12_24_lc_trk_g0_6
T_12_24_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_15_i_1
T_17_19_wire_logic_cluster/lc_6/out
T_17_18_sp4_v_t_44
T_17_22_sp4_v_t_40
T_17_26_lc_trk_g1_5
T_17_26_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_15_4_cascade_
T_17_19_wire_logic_cluster/lc_5/ltout
T_17_19_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_0_4
T_12_23_wire_logic_cluster/lc_7/out
T_12_23_lc_trk_g2_7
T_12_23_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.events_dinZ0Z_2
T_6_13_wire_logic_cluster/lc_2/out
T_6_13_lc_trk_g3_2
T_6_13_wire_logic_cluster/lc_3/in_0

T_6_13_wire_logic_cluster/lc_2/out
T_7_10_sp4_v_t_45
T_8_10_sp4_h_l_1
T_10_10_lc_trk_g3_4
T_10_10_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cntZ0Z_9
T_21_22_wire_logic_cluster/lc_1/out
T_21_23_lc_trk_g0_1
T_21_23_wire_logic_cluster/lc_0/in_1

T_21_22_wire_logic_cluster/lc_1/out
T_21_23_lc_trk_g0_1
T_21_23_input_2_3
T_21_23_wire_logic_cluster/lc_3/in_2

T_21_22_wire_logic_cluster/lc_1/out
T_21_22_lc_trk_g3_1
T_21_22_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_sump2.g0_0_8_cascade_
T_10_12_wire_logic_cluster/lc_1/ltout
T_10_12_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_sump2.data_en_loc6_9
T_6_13_wire_logic_cluster/lc_3/out
T_7_13_sp4_h_l_6
T_10_9_sp4_v_t_43
T_10_12_lc_trk_g0_3
T_10_12_wire_logic_cluster/lc_1/in_0

T_6_13_wire_logic_cluster/lc_3/out
T_7_13_lc_trk_g0_3
T_7_13_wire_logic_cluster/lc_1/in_0

End 

Net : u_mesa_pi_spi.rd_d_xferZ0Z_22
T_24_17_wire_logic_cluster/lc_1/out
T_24_17_sp4_h_l_7
T_26_17_lc_trk_g2_2
T_26_17_wire_logic_cluster/lc_5/in_3

T_24_17_wire_logic_cluster/lc_1/out
T_24_17_sp4_h_l_7
T_26_17_lc_trk_g3_2
T_26_17_wire_logic_cluster/lc_4/in_1

End 

Net : u_mesa_pi_spi.rd_d_xferZ0Z_3
T_24_17_wire_logic_cluster/lc_5/out
T_24_13_sp4_v_t_47
T_23_15_lc_trk_g0_1
T_23_15_wire_logic_cluster/lc_7/in_0

T_24_17_wire_logic_cluster/lc_5/out
T_24_10_sp12_v_t_22
T_24_11_lc_trk_g2_6
T_24_11_wire_logic_cluster/lc_5/in_3

End 

Net : u_mesa_pi_spi.rd_d_xferZ0Z_27
T_24_17_wire_logic_cluster/lc_7/out
T_24_14_sp4_v_t_38
T_23_15_lc_trk_g2_6
T_23_15_input_2_2
T_23_15_wire_logic_cluster/lc_2/in_2

T_24_17_wire_logic_cluster/lc_7/out
T_24_14_sp4_v_t_38
T_23_15_lc_trk_g2_6
T_23_15_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_sump2.ctrl_cmd_p1Z0Z_1
T_12_12_wire_logic_cluster/lc_0/out
T_12_13_lc_trk_g0_0
T_12_13_wire_logic_cluster/lc_4/in_0

T_12_12_wire_logic_cluster/lc_0/out
T_12_12_sp4_h_l_5
T_8_12_sp4_h_l_1
T_7_8_sp4_v_t_43
T_6_11_lc_trk_g3_3
T_6_11_wire_logic_cluster/lc_7/in_1

T_12_12_wire_logic_cluster/lc_0/out
T_12_12_sp4_h_l_5
T_8_12_sp4_h_l_1
T_7_8_sp4_v_t_43
T_6_11_lc_trk_g3_3
T_6_11_wire_logic_cluster/lc_1/in_1

T_12_12_wire_logic_cluster/lc_0/out
T_13_10_sp4_v_t_44
T_13_14_sp4_v_t_44
T_13_15_lc_trk_g3_4
T_13_15_wire_logic_cluster/lc_6/in_1

T_12_12_wire_logic_cluster/lc_0/out
T_12_12_sp4_h_l_5
T_11_8_sp4_v_t_47
T_10_11_lc_trk_g3_7
T_10_11_wire_logic_cluster/lc_3/in_1

T_12_12_wire_logic_cluster/lc_0/out
T_12_12_sp4_h_l_5
T_8_12_sp4_h_l_1
T_7_8_sp4_v_t_43
T_6_11_lc_trk_g3_3
T_6_11_wire_logic_cluster/lc_0/in_0

T_12_12_wire_logic_cluster/lc_0/out
T_12_12_sp4_h_l_5
T_8_12_sp4_h_l_1
T_4_12_sp4_h_l_9
T_6_12_lc_trk_g3_4
T_6_12_wire_logic_cluster/lc_2/in_1

T_12_12_wire_logic_cluster/lc_0/out
T_13_10_sp4_v_t_44
T_13_14_sp4_v_t_44
T_12_17_lc_trk_g3_4
T_12_17_wire_logic_cluster/lc_7/in_0

T_12_12_wire_logic_cluster/lc_0/out
T_12_12_sp4_h_l_5
T_8_12_sp4_h_l_1
T_4_12_sp4_h_l_9
T_6_12_lc_trk_g3_4
T_6_12_wire_logic_cluster/lc_0/in_3

T_12_12_wire_logic_cluster/lc_0/out
T_12_12_sp4_h_l_5
T_11_12_sp4_v_t_40
T_11_15_lc_trk_g1_0
T_11_15_wire_logic_cluster/lc_7/in_0

T_12_12_wire_logic_cluster/lc_0/out
T_13_10_sp4_v_t_44
T_13_14_sp4_v_t_44
T_12_16_lc_trk_g0_2
T_12_16_wire_logic_cluster/lc_5/in_1

T_12_12_wire_logic_cluster/lc_0/out
T_13_10_sp4_v_t_44
T_13_14_sp4_v_t_44
T_12_17_lc_trk_g3_4
T_12_17_wire_logic_cluster/lc_2/in_1

T_12_12_wire_logic_cluster/lc_0/out
T_13_10_sp4_v_t_44
T_13_14_sp4_v_t_44
T_12_16_lc_trk_g0_2
T_12_16_wire_logic_cluster/lc_3/in_3

T_12_12_wire_logic_cluster/lc_0/out
T_12_12_sp4_h_l_5
T_11_12_sp4_v_t_40
T_11_16_lc_trk_g0_5
T_11_16_wire_logic_cluster/lc_3/in_0

T_12_12_wire_logic_cluster/lc_0/out
T_12_12_sp4_h_l_5
T_11_12_sp4_v_t_40
T_11_16_lc_trk_g0_5
T_11_16_wire_logic_cluster/lc_7/in_0

T_12_12_wire_logic_cluster/lc_0/out
T_12_12_sp4_h_l_5
T_11_12_sp4_v_t_40
T_11_16_lc_trk_g1_5
T_11_16_wire_logic_cluster/lc_5/in_1

T_12_12_wire_logic_cluster/lc_0/out
T_12_12_sp4_h_l_5
T_11_12_sp4_v_t_40
T_11_15_lc_trk_g1_0
T_11_15_wire_logic_cluster/lc_6/in_1

T_12_12_wire_logic_cluster/lc_0/out
T_12_12_sp4_h_l_5
T_11_12_sp4_v_t_40
T_11_15_lc_trk_g1_0
T_11_15_wire_logic_cluster/lc_2/in_1

T_12_12_wire_logic_cluster/lc_0/out
T_12_12_sp4_h_l_5
T_11_12_sp4_v_t_40
T_11_15_lc_trk_g1_0
T_11_15_wire_logic_cluster/lc_4/in_1

T_12_12_wire_logic_cluster/lc_0/out
T_12_12_sp4_h_l_5
T_11_12_sp4_v_t_40
T_11_16_lc_trk_g0_5
T_11_16_wire_logic_cluster/lc_0/in_1

T_12_12_wire_logic_cluster/lc_0/out
T_12_12_sp4_h_l_5
T_11_12_sp4_v_t_40
T_11_16_lc_trk_g0_5
T_11_16_wire_logic_cluster/lc_6/in_1

T_12_12_wire_logic_cluster/lc_0/out
T_12_12_sp4_h_l_5
T_13_12_lc_trk_g2_5
T_13_12_wire_logic_cluster/lc_1/in_0

T_12_12_wire_logic_cluster/lc_0/out
T_12_12_sp4_h_l_5
T_11_12_sp4_v_t_40
T_11_16_lc_trk_g0_5
T_11_16_input_2_1
T_11_16_wire_logic_cluster/lc_1/in_2

T_12_12_wire_logic_cluster/lc_0/out
T_11_11_lc_trk_g2_0
T_11_11_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.events_p1Z0Z_3
T_14_10_wire_logic_cluster/lc_3/out
T_14_10_lc_trk_g0_3
T_14_10_wire_logic_cluster/lc_0/in_1

T_14_10_wire_logic_cluster/lc_3/out
T_14_10_sp4_h_l_11
T_10_10_sp4_h_l_11
T_9_10_sp4_v_t_40
T_8_12_lc_trk_g0_5
T_8_12_wire_bram/ram/WDATA_3

T_14_10_wire_logic_cluster/lc_3/out
T_14_10_lc_trk_g0_3
T_14_10_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1Z0Z_9
T_21_23_wire_logic_cluster/lc_2/out
T_21_23_lc_trk_g0_2
T_21_23_input_2_0
T_21_23_wire_logic_cluster/lc_0/in_2

End 

Net : lb_rd_pZ0Z1
T_19_21_wire_logic_cluster/lc_1/out
T_15_21_sp12_h_l_1
T_15_21_lc_trk_g0_2
T_15_21_wire_logic_cluster/lc_7/in_3

T_19_21_wire_logic_cluster/lc_1/out
T_15_21_sp12_h_l_1
T_14_21_lc_trk_g0_1
T_14_21_wire_logic_cluster/lc_1/in_0

T_19_21_wire_logic_cluster/lc_1/out
T_15_21_sp12_h_l_1
T_15_21_sp4_h_l_0
T_14_17_sp4_v_t_40
T_11_17_sp4_h_l_11
T_10_17_lc_trk_g1_3
T_10_17_wire_logic_cluster/lc_7/in_3

T_19_21_wire_logic_cluster/lc_1/out
T_15_21_sp12_h_l_1
T_15_21_sp4_h_l_0
T_14_17_sp4_v_t_40
T_14_20_lc_trk_g1_0
T_14_20_wire_logic_cluster/lc_4/in_3

T_19_21_wire_logic_cluster/lc_1/out
T_15_21_sp12_h_l_1
T_15_21_sp4_h_l_0
T_14_17_sp4_v_t_40
T_14_20_lc_trk_g1_0
T_14_20_wire_logic_cluster/lc_6/in_3

T_19_21_wire_logic_cluster/lc_1/out
T_15_21_sp12_h_l_1
T_15_21_sp4_h_l_0
T_14_17_sp4_v_t_40
T_11_17_sp4_h_l_11
T_10_17_lc_trk_g1_3
T_10_17_wire_logic_cluster/lc_6/in_0

T_19_21_wire_logic_cluster/lc_1/out
T_15_21_sp12_h_l_1
T_15_21_sp4_h_l_0
T_14_21_sp4_v_t_37
T_13_23_lc_trk_g0_0
T_13_23_wire_logic_cluster/lc_1/in_1

T_19_21_wire_logic_cluster/lc_1/out
T_15_21_sp12_h_l_1
T_15_21_sp4_h_l_0
T_14_17_sp4_v_t_40
T_11_17_sp4_h_l_11
T_13_17_lc_trk_g2_6
T_13_17_wire_logic_cluster/lc_6/in_0

T_19_21_wire_logic_cluster/lc_1/out
T_15_21_sp12_h_l_1
T_15_21_sp4_h_l_0
T_14_17_sp4_v_t_40
T_11_17_sp4_h_l_11
T_13_17_lc_trk_g2_6
T_13_17_wire_logic_cluster/lc_0/in_0

T_19_21_wire_logic_cluster/lc_1/out
T_20_19_sp4_v_t_46
T_20_15_sp4_v_t_42
T_20_16_lc_trk_g2_2
T_20_16_wire_logic_cluster/lc_3/in_3

T_19_21_wire_logic_cluster/lc_1/out
T_15_21_sp12_h_l_1
T_15_21_sp4_h_l_0
T_14_17_sp4_v_t_40
T_14_19_lc_trk_g2_5
T_14_19_wire_logic_cluster/lc_6/in_3

T_19_21_wire_logic_cluster/lc_1/out
T_15_21_sp12_h_l_1
T_15_21_sp4_h_l_0
T_14_17_sp4_v_t_40
T_11_17_sp4_h_l_11
T_13_17_lc_trk_g2_6
T_13_17_wire_logic_cluster/lc_5/in_3

T_19_21_wire_logic_cluster/lc_1/out
T_15_21_sp12_h_l_1
T_15_21_sp4_h_l_0
T_14_17_sp4_v_t_40
T_11_17_sp4_h_l_11
T_10_17_lc_trk_g1_3
T_10_17_wire_logic_cluster/lc_3/in_3

T_19_21_wire_logic_cluster/lc_1/out
T_15_21_sp12_h_l_1
T_15_21_sp4_h_l_0
T_14_17_sp4_v_t_40
T_11_17_sp4_h_l_11
T_7_17_sp4_h_l_11
T_9_17_lc_trk_g2_6
T_9_17_wire_logic_cluster/lc_2/in_0

T_19_21_wire_logic_cluster/lc_1/out
T_15_21_sp12_h_l_1
T_15_21_sp4_h_l_0
T_18_17_sp4_v_t_37
T_18_13_sp4_v_t_45
T_17_15_lc_trk_g2_0
T_17_15_wire_logic_cluster/lc_1/in_3

T_19_21_wire_logic_cluster/lc_1/out
T_20_19_sp4_v_t_46
T_21_19_sp4_h_l_11
T_17_19_sp4_h_l_2
T_13_19_sp4_h_l_2
T_12_15_sp4_v_t_39
T_12_18_lc_trk_g0_7
T_12_18_wire_logic_cluster/lc_6/in_1

T_19_21_wire_logic_cluster/lc_1/out
T_15_21_sp12_h_l_1
T_15_21_sp4_h_l_0
T_14_17_sp4_v_t_40
T_14_20_lc_trk_g1_0
T_14_20_wire_logic_cluster/lc_7/in_0

T_19_21_wire_logic_cluster/lc_1/out
T_15_21_sp12_h_l_1
T_15_21_sp4_h_l_0
T_14_17_sp4_v_t_40
T_11_17_sp4_h_l_11
T_13_17_lc_trk_g2_6
T_13_17_wire_logic_cluster/lc_1/in_3

T_19_21_wire_logic_cluster/lc_1/out
T_15_21_sp12_h_l_1
T_15_21_lc_trk_g0_2
T_15_21_wire_logic_cluster/lc_6/in_0

T_19_21_wire_logic_cluster/lc_1/out
T_15_21_sp12_h_l_1
T_15_21_sp4_h_l_0
T_18_17_sp4_v_t_37
T_17_20_lc_trk_g2_5
T_17_20_wire_logic_cluster/lc_2/in_3

T_19_21_wire_logic_cluster/lc_1/out
T_20_19_sp4_v_t_46
T_21_19_sp4_h_l_11
T_17_19_sp4_h_l_2
T_13_19_sp4_h_l_2
T_15_19_lc_trk_g3_7
T_15_19_wire_logic_cluster/lc_5/in_1

T_19_21_wire_logic_cluster/lc_1/out
T_15_21_sp12_h_l_1
T_15_21_lc_trk_g0_2
T_15_21_input_2_0
T_15_21_wire_logic_cluster/lc_0/in_2

T_19_21_wire_logic_cluster/lc_1/out
T_15_21_sp12_h_l_1
T_15_21_lc_trk_g0_2
T_15_21_wire_logic_cluster/lc_3/in_1

T_19_21_wire_logic_cluster/lc_1/out
T_15_21_sp12_h_l_1
T_15_21_sp4_h_l_0
T_14_17_sp4_v_t_40
T_11_17_sp4_h_l_11
T_7_17_sp4_h_l_11
T_9_17_lc_trk_g2_6
T_9_17_wire_logic_cluster/lc_3/in_3

T_19_21_wire_logic_cluster/lc_1/out
T_15_21_sp12_h_l_1
T_15_21_sp4_h_l_0
T_18_17_sp4_v_t_37
T_17_20_lc_trk_g2_5
T_17_20_wire_logic_cluster/lc_5/in_0

T_19_21_wire_logic_cluster/lc_1/out
T_15_21_sp12_h_l_1
T_15_21_sp4_h_l_0
T_14_17_sp4_v_t_40
T_11_17_sp4_h_l_11
T_13_17_lc_trk_g2_6
T_13_17_wire_logic_cluster/lc_4/in_0

T_19_21_wire_logic_cluster/lc_1/out
T_15_21_sp12_h_l_1
T_15_21_sp4_h_l_0
T_14_17_sp4_v_t_40
T_14_20_lc_trk_g1_0
T_14_20_wire_logic_cluster/lc_2/in_1

T_19_21_wire_logic_cluster/lc_1/out
T_20_19_sp4_v_t_46
T_21_19_sp4_h_l_11
T_17_19_sp4_h_l_2
T_16_19_sp4_v_t_45
T_16_22_lc_trk_g0_5
T_16_22_wire_logic_cluster/lc_0/in_3

T_19_21_wire_logic_cluster/lc_1/out
T_15_21_sp12_h_l_1
T_14_21_lc_trk_g0_1
T_14_21_wire_logic_cluster/lc_7/in_0

T_19_21_wire_logic_cluster/lc_1/out
T_20_19_sp4_v_t_46
T_17_19_sp4_h_l_5
T_13_19_sp4_h_l_1
T_12_19_lc_trk_g1_1
T_12_19_wire_logic_cluster/lc_1/in_1

T_19_21_wire_logic_cluster/lc_1/out
T_15_21_sp12_h_l_1
T_15_21_sp4_h_l_0
T_18_17_sp4_v_t_37
T_17_20_lc_trk_g2_5
T_17_20_wire_logic_cluster/lc_0/in_3

T_19_21_wire_logic_cluster/lc_1/out
T_15_21_sp12_h_l_1
T_15_21_lc_trk_g0_2
T_15_21_input_2_4
T_15_21_wire_logic_cluster/lc_4/in_2

T_19_21_wire_logic_cluster/lc_1/out
T_15_21_sp12_h_l_1
T_15_21_sp4_h_l_0
T_14_17_sp4_v_t_40
T_14_19_lc_trk_g2_5
T_14_19_wire_logic_cluster/lc_3/in_0

T_19_21_wire_logic_cluster/lc_1/out
T_20_19_sp4_v_t_46
T_21_19_sp4_h_l_11
T_17_19_sp4_h_l_2
T_13_19_sp4_h_l_2
T_12_15_sp4_v_t_39
T_12_19_sp4_v_t_40
T_12_22_lc_trk_g1_0
T_12_22_wire_logic_cluster/lc_0/in_1

T_19_21_wire_logic_cluster/lc_1/out
T_15_21_sp12_h_l_1
T_15_21_sp4_h_l_0
T_14_17_sp4_v_t_40
T_11_17_sp4_h_l_11
T_7_17_sp4_h_l_11
T_9_17_lc_trk_g2_6
T_9_17_input_2_0
T_9_17_wire_logic_cluster/lc_0/in_2

T_19_21_wire_logic_cluster/lc_1/out
T_20_19_sp4_v_t_46
T_17_19_sp4_h_l_5
T_13_19_sp4_h_l_1
T_13_19_lc_trk_g0_4
T_13_19_wire_logic_cluster/lc_5/in_1

T_19_21_wire_logic_cluster/lc_1/out
T_20_19_sp4_v_t_46
T_21_19_sp4_h_l_11
T_17_19_sp4_h_l_2
T_16_19_sp4_v_t_45
T_16_22_lc_trk_g0_5
T_16_22_wire_logic_cluster/lc_4/in_1

T_19_21_wire_logic_cluster/lc_1/out
T_20_21_lc_trk_g1_1
T_20_21_input_2_6
T_20_21_wire_logic_cluster/lc_6/in_2

T_19_21_wire_logic_cluster/lc_1/out
T_15_21_sp12_h_l_1
T_14_21_lc_trk_g0_1
T_14_21_wire_logic_cluster/lc_0/in_1

T_19_21_wire_logic_cluster/lc_1/out
T_15_21_sp12_h_l_1
T_15_21_sp4_h_l_0
T_14_17_sp4_v_t_40
T_14_19_lc_trk_g2_5
T_14_19_wire_logic_cluster/lc_0/in_3

T_19_21_wire_logic_cluster/lc_1/out
T_15_21_sp12_h_l_1
T_14_21_lc_trk_g0_1
T_14_21_wire_logic_cluster/lc_3/in_0

T_19_21_wire_logic_cluster/lc_1/out
T_20_19_sp4_v_t_46
T_20_23_sp4_v_t_39
T_20_25_lc_trk_g3_2
T_20_25_wire_logic_cluster/lc_4/in_1

T_19_21_wire_logic_cluster/lc_1/out
T_19_21_lc_trk_g2_1
T_19_21_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.events_p2Z0Z_3
T_14_10_wire_logic_cluster/lc_2/out
T_14_10_lc_trk_g0_2
T_14_10_input_2_0
T_14_10_wire_logic_cluster/lc_0/in_2

End 

Net : u_mesa_pi_spi.rd_d_xferZ0Z_26
T_23_16_wire_logic_cluster/lc_3/out
T_23_12_sp4_v_t_43
T_23_8_sp4_v_t_44
T_22_9_lc_trk_g3_4
T_22_9_input_2_7
T_22_9_wire_logic_cluster/lc_7/in_2

T_23_16_wire_logic_cluster/lc_3/out
T_23_12_sp4_v_t_43
T_23_8_sp4_v_t_44
T_22_9_lc_trk_g3_4
T_22_9_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.u_sump2.m7_0_1_cascade_
T_11_9_wire_logic_cluster/lc_2/ltout
T_11_9_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_sump2.trigger_andZ0
T_18_9_wire_logic_cluster/lc_0/out
T_15_9_sp12_h_l_0
T_3_9_sp12_h_l_0
T_11_9_lc_trk_g1_3
T_11_9_wire_logic_cluster/lc_2/in_0

T_18_9_wire_logic_cluster/lc_0/out
T_15_9_sp12_h_l_0
T_3_9_sp12_h_l_0
T_11_9_lc_trk_g1_3
T_11_9_wire_logic_cluster/lc_6/in_0

End 

Net : u_core.u_sump2.g2_0
T_11_9_wire_logic_cluster/lc_3/out
T_11_8_sp4_v_t_38
T_8_12_sp4_h_l_3
T_4_12_sp4_h_l_6
T_6_12_lc_trk_g2_3
T_6_12_wire_logic_cluster/lc_6/in_1

End 

Net : u_mesa_pi_spi.rd_d_xferZ0Z_0
T_21_12_wire_logic_cluster/lc_0/out
T_21_12_sp4_h_l_5
T_24_8_sp4_v_t_40
T_24_11_lc_trk_g1_0
T_24_11_wire_logic_cluster/lc_6/in_1

T_21_12_wire_logic_cluster/lc_0/out
T_21_8_sp4_v_t_37
T_20_10_lc_trk_g0_0
T_20_10_wire_logic_cluster/lc_7/in_1

End 

Net : u_mesa_pi_spi.rd_d_xferZ0Z_25
T_23_16_wire_logic_cluster/lc_2/out
T_23_12_sp4_v_t_41
T_23_8_sp4_v_t_42
T_22_9_lc_trk_g3_2
T_22_9_wire_logic_cluster/lc_4/in_1

T_23_16_wire_logic_cluster/lc_2/out
T_23_12_sp4_v_t_41
T_23_8_sp4_v_t_42
T_22_9_lc_trk_g3_2
T_22_9_input_2_5
T_22_9_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_sump2.ctrl_cmd_p1Z0Z_0
T_12_13_wire_logic_cluster/lc_3/out
T_12_13_lc_trk_g0_3
T_12_13_wire_logic_cluster/lc_4/in_1

T_12_13_wire_logic_cluster/lc_3/out
T_12_13_sp4_h_l_11
T_8_13_sp4_h_l_11
T_7_9_sp4_v_t_41
T_6_11_lc_trk_g0_4
T_6_11_wire_logic_cluster/lc_6/in_0

T_12_13_wire_logic_cluster/lc_3/out
T_12_13_sp4_h_l_11
T_8_13_sp4_h_l_11
T_7_9_sp4_v_t_41
T_6_11_lc_trk_g0_4
T_6_11_wire_logic_cluster/lc_1/in_3

T_12_13_wire_logic_cluster/lc_3/out
T_12_13_sp4_h_l_11
T_8_13_sp4_h_l_11
T_7_9_sp4_v_t_41
T_6_11_lc_trk_g0_4
T_6_11_wire_logic_cluster/lc_2/in_0

T_12_13_wire_logic_cluster/lc_3/out
T_12_13_sp4_h_l_11
T_11_9_sp4_v_t_41
T_10_11_lc_trk_g0_4
T_10_11_wire_logic_cluster/lc_3/in_3

T_12_13_wire_logic_cluster/lc_3/out
T_13_12_sp4_v_t_39
T_13_15_lc_trk_g1_7
T_13_15_wire_logic_cluster/lc_6/in_0

T_12_13_wire_logic_cluster/lc_3/out
T_11_12_lc_trk_g2_3
T_11_12_wire_logic_cluster/lc_6/in_1

T_12_13_wire_logic_cluster/lc_3/out
T_12_13_lc_trk_g0_3
T_12_13_input_2_7
T_12_13_wire_logic_cluster/lc_7/in_2

T_12_13_wire_logic_cluster/lc_3/out
T_12_13_sp4_h_l_11
T_11_9_sp4_v_t_41
T_11_5_sp4_v_t_37
T_11_7_lc_trk_g3_0
T_11_7_wire_logic_cluster/lc_0/in_3

T_12_13_wire_logic_cluster/lc_3/out
T_13_12_lc_trk_g3_3
T_13_12_wire_logic_cluster/lc_1/in_1

T_12_13_wire_logic_cluster/lc_3/out
T_12_13_lc_trk_g0_3
T_12_13_input_2_5
T_12_13_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_sump2.trigger_dly_cntZ0Z_3
T_6_7_wire_logic_cluster/lc_1/out
T_7_8_lc_trk_g3_1
T_7_8_wire_logic_cluster/lc_3/in_3

T_6_7_wire_logic_cluster/lc_1/out
T_7_7_lc_trk_g0_1
T_7_7_wire_logic_cluster/lc_4/in_1

T_6_7_wire_logic_cluster/lc_1/out
T_6_8_lc_trk_g1_1
T_6_8_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_sump2.trigger_dly_cnt_RNO_0Z0Z_7
T_6_8_wire_logic_cluster/lc_7/out
T_6_7_lc_trk_g1_7
T_6_7_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.events_dinZ0Z_18
T_6_13_wire_logic_cluster/lc_0/out
T_6_13_lc_trk_g1_0
T_6_13_input_2_3
T_6_13_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_sump2.un1_trigger_dly_cnt_cry_6
T_6_8_wire_logic_cluster/lc_6/cout
T_6_8_wire_logic_cluster/lc_7/in_3

Net : u_core.u_sump2.un1_rle_time_cry_20
T_5_15_wire_logic_cluster/lc_4/cout
T_5_15_wire_logic_cluster/lc_5/in_3

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cntZ0Z_8
T_21_22_wire_logic_cluster/lc_0/out
T_21_23_lc_trk_g1_0
T_21_23_wire_logic_cluster/lc_0/in_3

T_21_22_wire_logic_cluster/lc_0/out
T_21_23_lc_trk_g1_0
T_21_23_wire_logic_cluster/lc_3/in_0

T_21_22_wire_logic_cluster/lc_0/out
T_21_22_lc_trk_g3_0
T_21_22_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_sump2.un1_events_p2_0_N_11
T_15_10_wire_logic_cluster/lc_7/out
T_15_9_lc_trk_g0_7
T_15_9_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_sump2.events_p2Z0Z_4
T_15_10_wire_logic_cluster/lc_2/out
T_15_10_lc_trk_g3_2
T_15_10_wire_logic_cluster/lc_7/in_0

End 

Net : u_core.u_sump2.events_p1Z0Z_2
T_13_11_wire_logic_cluster/lc_0/out
T_14_10_lc_trk_g3_0
T_14_10_wire_logic_cluster/lc_0/in_3

T_13_11_wire_logic_cluster/lc_0/out
T_13_8_sp4_v_t_40
T_10_12_sp4_h_l_10
T_6_12_sp4_h_l_1
T_8_12_lc_trk_g2_4
T_8_12_wire_bram/ram/WDATA_2

T_13_11_wire_logic_cluster/lc_0/out
T_14_10_lc_trk_g3_0
T_14_10_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc20_0_N_26
T_20_20_wire_logic_cluster/lc_0/out
T_21_19_lc_trk_g3_0
T_21_19_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1Z0Z_0
T_20_20_wire_logic_cluster/lc_1/out
T_20_20_lc_trk_g3_1
T_20_20_wire_logic_cluster/lc_0/in_0

End 

Net : u_mesa_pi_spi.rd_d_xferZ0Z_13
T_21_12_wire_logic_cluster/lc_5/out
T_22_8_sp4_v_t_46
T_22_10_lc_trk_g2_3
T_22_10_input_2_5
T_22_10_wire_logic_cluster/lc_5/in_2

T_21_12_wire_logic_cluster/lc_5/out
T_22_8_sp4_v_t_46
T_22_10_lc_trk_g2_3
T_22_10_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_0_29
T_13_23_wire_logic_cluster/lc_2/out
T_13_23_lc_trk_g2_2
T_13_23_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_4_29
T_13_23_wire_logic_cluster/lc_5/out
T_13_21_sp4_v_t_39
T_13_17_sp4_v_t_39
T_14_17_sp4_h_l_7
T_14_17_lc_trk_g1_2
T_14_17_wire_logic_cluster/lc_4/in_3

End 

Net : u_mesa_pi_spi.g0_i_m2_i_0
T_27_15_wire_logic_cluster/lc_6/out
T_26_15_lc_trk_g3_6
T_26_15_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_1_29_cascade_
T_13_23_wire_logic_cluster/lc_1/ltout
T_13_23_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_gpio_core.lb_addr_p1_RNI47BC3Z0Z_5
T_12_20_wire_logic_cluster/lc_0/out
T_12_17_sp4_v_t_40
T_13_21_sp4_h_l_11
T_17_21_sp4_h_l_2
T_16_21_lc_trk_g1_2
T_16_21_wire_logic_cluster/lc_6/in_3

T_12_20_wire_logic_cluster/lc_0/out
T_11_21_lc_trk_g1_0
T_11_21_wire_logic_cluster/lc_6/in_3

T_12_20_wire_logic_cluster/lc_0/out
T_12_17_sp4_v_t_40
T_13_21_sp4_h_l_11
T_17_21_sp4_h_l_2
T_20_21_sp4_v_t_42
T_19_24_lc_trk_g3_2
T_19_24_wire_logic_cluster/lc_0/in_3

T_12_20_wire_logic_cluster/lc_0/out
T_11_20_sp4_h_l_8
T_10_20_sp4_v_t_45
T_10_24_lc_trk_g1_0
T_10_24_wire_logic_cluster/lc_6/in_3

T_12_20_wire_logic_cluster/lc_0/out
T_12_17_sp4_v_t_40
T_13_21_sp4_h_l_11
T_17_21_sp4_h_l_2
T_20_21_sp4_v_t_42
T_19_24_lc_trk_g3_2
T_19_24_wire_logic_cluster/lc_6/in_3

T_12_20_wire_logic_cluster/lc_0/out
T_12_17_sp4_v_t_40
T_13_21_sp4_h_l_11
T_16_21_sp4_v_t_46
T_16_25_lc_trk_g0_3
T_16_25_wire_logic_cluster/lc_6/in_3

T_12_20_wire_logic_cluster/lc_0/out
T_12_17_sp4_v_t_40
T_13_21_sp4_h_l_11
T_17_21_sp4_h_l_2
T_20_21_sp4_v_t_42
T_19_24_lc_trk_g3_2
T_19_24_wire_logic_cluster/lc_2/in_3

T_12_20_wire_logic_cluster/lc_0/out
T_12_17_sp4_v_t_40
T_13_21_sp4_h_l_11
T_17_21_sp4_h_l_2
T_20_21_sp4_v_t_42
T_19_24_lc_trk_g3_2
T_19_24_wire_logic_cluster/lc_4/in_3

T_12_20_wire_logic_cluster/lc_0/out
T_11_20_sp4_h_l_8
T_10_20_lc_trk_g0_0
T_10_20_wire_logic_cluster/lc_1/in_1

T_12_20_wire_logic_cluster/lc_0/out
T_11_20_lc_trk_g3_0
T_11_20_wire_logic_cluster/lc_6/in_3

T_12_20_wire_logic_cluster/lc_0/out
T_11_21_lc_trk_g1_0
T_11_21_wire_logic_cluster/lc_2/in_3

T_12_20_wire_logic_cluster/lc_0/out
T_12_17_sp4_v_t_40
T_13_21_sp4_h_l_11
T_16_21_sp4_v_t_46
T_16_25_lc_trk_g0_3
T_16_25_wire_logic_cluster/lc_0/in_3

T_12_20_wire_logic_cluster/lc_0/out
T_12_17_sp4_v_t_40
T_13_21_sp4_h_l_11
T_16_21_sp4_v_t_46
T_16_25_lc_trk_g0_3
T_16_25_wire_logic_cluster/lc_4/in_3

T_12_20_wire_logic_cluster/lc_0/out
T_12_17_sp4_v_t_40
T_13_21_sp4_h_l_11
T_16_21_sp4_v_t_46
T_16_25_lc_trk_g0_3
T_16_25_wire_logic_cluster/lc_2/in_3

T_12_20_wire_logic_cluster/lc_0/out
T_11_20_sp4_h_l_8
T_10_20_sp4_v_t_45
T_10_24_lc_trk_g1_0
T_10_24_wire_logic_cluster/lc_4/in_3

T_12_20_wire_logic_cluster/lc_0/out
T_12_18_sp4_v_t_45
T_11_22_lc_trk_g2_0
T_11_22_wire_logic_cluster/lc_6/in_0

T_12_20_wire_logic_cluster/lc_0/out
T_12_17_sp4_v_t_40
T_13_21_sp4_h_l_11
T_17_21_sp4_h_l_2
T_16_21_lc_trk_g1_2
T_16_21_wire_logic_cluster/lc_5/in_0

T_12_20_wire_logic_cluster/lc_0/out
T_11_20_sp4_h_l_8
T_10_20_sp4_v_t_45
T_10_24_lc_trk_g1_0
T_10_24_wire_logic_cluster/lc_0/in_3

T_12_20_wire_logic_cluster/lc_0/out
T_11_21_lc_trk_g1_0
T_11_21_wire_logic_cluster/lc_0/in_3

T_12_20_wire_logic_cluster/lc_0/out
T_12_17_sp4_v_t_40
T_12_18_lc_trk_g2_0
T_12_18_wire_logic_cluster/lc_5/in_3

T_12_20_wire_logic_cluster/lc_0/out
T_11_20_sp4_h_l_8
T_10_20_sp4_v_t_45
T_10_24_lc_trk_g1_0
T_10_24_wire_logic_cluster/lc_2/in_3

T_12_20_wire_logic_cluster/lc_0/out
T_12_17_sp4_v_t_40
T_13_21_sp4_h_l_11
T_16_21_sp4_v_t_46
T_16_23_lc_trk_g2_3
T_16_23_wire_logic_cluster/lc_4/in_3

T_12_20_wire_logic_cluster/lc_0/out
T_12_18_sp4_v_t_45
T_11_22_lc_trk_g2_0
T_11_22_wire_logic_cluster/lc_7/in_3

T_12_20_wire_logic_cluster/lc_0/out
T_11_20_lc_trk_g3_0
T_11_20_wire_logic_cluster/lc_5/in_0

T_12_20_wire_logic_cluster/lc_0/out
T_12_18_sp4_v_t_45
T_11_22_lc_trk_g2_0
T_11_22_wire_logic_cluster/lc_1/in_3

T_12_20_wire_logic_cluster/lc_0/out
T_12_17_sp4_v_t_40
T_13_21_sp4_h_l_11
T_17_21_sp4_h_l_2
T_16_21_lc_trk_g1_2
T_16_21_wire_logic_cluster/lc_3/in_0

T_12_20_wire_logic_cluster/lc_0/out
T_12_16_sp4_v_t_37
T_9_16_sp4_h_l_6
T_10_16_lc_trk_g3_6
T_10_16_wire_logic_cluster/lc_0/in_3

T_12_20_wire_logic_cluster/lc_0/out
T_11_20_lc_trk_g3_0
T_11_20_wire_logic_cluster/lc_3/in_0

T_12_20_wire_logic_cluster/lc_0/out
T_12_18_sp4_v_t_45
T_13_18_sp4_h_l_8
T_15_18_lc_trk_g2_5
T_15_18_wire_logic_cluster/lc_2/in_3

T_12_20_wire_logic_cluster/lc_0/out
T_12_17_sp4_v_t_40
T_13_21_sp4_h_l_11
T_15_21_lc_trk_g2_6
T_15_21_wire_logic_cluster/lc_1/in_3

T_12_20_wire_logic_cluster/lc_0/out
T_11_20_sp4_h_l_8
T_14_16_sp4_v_t_39
T_14_17_lc_trk_g3_7
T_14_17_wire_logic_cluster/lc_5/in_3

T_12_20_wire_logic_cluster/lc_0/out
T_11_20_sp4_h_l_8
T_14_16_sp4_v_t_39
T_14_20_lc_trk_g0_2
T_14_20_wire_logic_cluster/lc_3/in_3

T_12_20_wire_logic_cluster/lc_0/out
T_11_20_sp4_h_l_8
T_10_16_sp4_v_t_45
T_9_17_lc_trk_g3_5
T_9_17_wire_logic_cluster/lc_4/in_0

T_12_20_wire_logic_cluster/lc_0/out
T_12_16_sp4_v_t_37
T_9_16_sp4_h_l_6
T_8_16_sp4_v_t_43
T_7_19_lc_trk_g3_3
T_7_19_wire_logic_cluster/lc_3/in_3

T_12_20_wire_logic_cluster/lc_0/out
T_11_20_sp4_h_l_8
T_14_20_sp4_v_t_36
T_14_22_lc_trk_g2_1
T_14_22_wire_logic_cluster/lc_4/in_3

T_12_20_wire_logic_cluster/lc_0/out
T_11_19_lc_trk_g2_0
T_11_19_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_13_8
T_16_21_wire_logic_cluster/lc_7/out
T_14_21_sp12_h_l_1
T_22_21_lc_trk_g1_2
T_22_21_wire_logic_cluster/lc_7/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_13_2_cascade_
T_16_21_wire_logic_cluster/lc_6/ltout
T_16_21_wire_logic_cluster/lc_7/in_2

End 

Net : u_mesa_pi_spi.rd_d_xferZ0Z_23
T_24_17_wire_logic_cluster/lc_6/out
T_24_17_sp4_h_l_1
T_26_17_lc_trk_g3_4
T_26_17_wire_logic_cluster/lc_6/in_1

T_24_17_wire_logic_cluster/lc_6/out
T_24_17_sp4_h_l_1
T_26_17_lc_trk_g2_4
T_26_17_wire_logic_cluster/lc_7/in_3

End 

Net : u_mesa_pi_spi.rd_d_xferZ0Z_14
T_21_12_wire_logic_cluster/lc_6/out
T_22_9_sp4_v_t_37
T_22_10_lc_trk_g2_5
T_22_10_wire_logic_cluster/lc_6/in_1

T_21_12_wire_logic_cluster/lc_6/out
T_22_9_sp4_v_t_37
T_22_10_lc_trk_g2_5
T_22_10_input_2_7
T_22_10_wire_logic_cluster/lc_7/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_8_i_1
T_17_19_wire_logic_cluster/lc_2/out
T_17_17_sp12_v_t_23
T_17_25_lc_trk_g3_0
T_17_25_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_8_4_cascade_
T_17_19_wire_logic_cluster/lc_1/ltout
T_17_19_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_sump2.events_p1Z0Z_5
T_15_11_wire_logic_cluster/lc_4/out
T_15_10_lc_trk_g0_4
T_15_10_wire_logic_cluster/lc_7/in_1

T_15_11_wire_logic_cluster/lc_4/out
T_14_11_sp4_h_l_0
T_10_11_sp4_h_l_8
T_9_11_sp4_v_t_39
T_8_12_lc_trk_g2_7
T_8_12_wire_bram/ram/WDATA_5

T_15_11_wire_logic_cluster/lc_4/out
T_15_10_lc_trk_g0_4
T_15_10_wire_logic_cluster/lc_5/in_3

End 

Net : u_mesa_pi_spi.rd_d_xferZ0Z_21
T_23_16_wire_logic_cluster/lc_0/out
T_23_13_sp4_v_t_40
T_24_17_sp4_h_l_11
T_26_17_lc_trk_g2_6
T_26_17_wire_logic_cluster/lc_3/in_3

T_23_16_wire_logic_cluster/lc_0/out
T_23_13_sp4_v_t_40
T_24_17_sp4_h_l_11
T_26_17_lc_trk_g3_6
T_26_17_wire_logic_cluster/lc_0/in_1

End 

Net : u_mesa_pi_spi.rd_d_xferZ0Z_2
T_21_12_wire_logic_cluster/lc_2/out
T_21_9_sp4_v_t_44
T_22_9_sp4_h_l_9
T_24_9_lc_trk_g3_4
T_24_9_input_2_5
T_24_9_wire_logic_cluster/lc_5/in_2

T_21_12_wire_logic_cluster/lc_2/out
T_21_9_sp4_v_t_44
T_22_9_sp4_h_l_9
T_24_9_lc_trk_g3_4
T_24_9_wire_logic_cluster/lc_4/in_1

End 

Net : u_mesa_pi_spi.rd_d_xferZ0Z_11
T_21_12_wire_logic_cluster/lc_3/out
T_21_11_sp4_v_t_38
T_22_11_sp4_h_l_8
T_23_11_lc_trk_g3_0
T_23_11_input_2_7
T_23_11_wire_logic_cluster/lc_7/in_2

T_21_12_wire_logic_cluster/lc_3/out
T_21_11_sp4_v_t_38
T_22_11_sp4_h_l_8
T_23_11_lc_trk_g3_0
T_23_11_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.u_sump2.a_addr_14_0_iv_248_i_0_0_0_cascade_
T_11_15_wire_logic_cluster/lc_3/ltout
T_11_15_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_sump2.a_addr_14_0_iv_0_i_0_0_0_cascade_
T_11_15_wire_logic_cluster/lc_1/ltout
T_11_15_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_sump2.a_addr_14_0_iv_1_i_0_0_0_cascade_
T_11_15_wire_logic_cluster/lc_5/ltout
T_11_15_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cntZ0Z_1
T_21_21_wire_logic_cluster/lc_1/out
T_20_20_lc_trk_g2_1
T_20_20_wire_logic_cluster/lc_0/in_1

T_21_21_wire_logic_cluster/lc_1/out
T_20_21_lc_trk_g2_1
T_20_21_wire_logic_cluster/lc_2/in_1

T_21_21_wire_logic_cluster/lc_1/out
T_21_21_lc_trk_g3_1
T_21_21_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_sump2.events_p2Z0Z_5
T_15_10_wire_logic_cluster/lc_5/out
T_15_10_lc_trk_g0_5
T_15_10_input_2_7
T_15_10_wire_logic_cluster/lc_7/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_18_4_cascade_
T_18_22_wire_logic_cluster/lc_5/ltout
T_18_22_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_18_i_1
T_18_22_wire_logic_cluster/lc_6/out
T_18_23_lc_trk_g1_6
T_18_23_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1Z0Z_1
T_20_20_wire_logic_cluster/lc_2/out
T_20_20_lc_trk_g0_2
T_20_20_input_2_0
T_20_20_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_sump2.a_addr_14_0_iv_3_i_0_0_cascade_
T_11_16_wire_logic_cluster/lc_4/ltout
T_11_16_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_sump2.a_addr_14_0_iv_4_i_0_0_0_cascade_
T_11_16_wire_logic_cluster/lc_2/ltout
T_11_16_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_sump2.un1_trigger_dly_cnt_cry_5
T_6_8_wire_logic_cluster/lc_5/cout
T_6_8_wire_logic_cluster/lc_6/in_3

Net : u_core.u_sump2.trigger_dly_cnt_RNO_0Z0Z_6
T_6_8_wire_logic_cluster/lc_6/out
T_6_7_lc_trk_g0_6
T_6_7_input_2_4
T_6_7_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_14_sqmuxa_cascade_
T_13_22_wire_logic_cluster/lc_3/ltout
T_13_22_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_sump2.un1_rle_time_cry_19
T_5_15_wire_logic_cluster/lc_3/cout
T_5_15_wire_logic_cluster/lc_4/in_3

Net : u_core.u_sump2.events_p2Z0Z_6
T_13_9_wire_logic_cluster/lc_6/out
T_14_9_lc_trk_g1_6
T_14_9_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_15_0
T_17_19_wire_logic_cluster/lc_7/out
T_17_19_lc_trk_g2_7
T_17_19_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_sump2.un1_events_p2_0_N_21
T_14_9_wire_logic_cluster/lc_5/out
T_15_9_lc_trk_g1_5
T_15_9_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_sump2.g2_1_0
T_12_12_wire_logic_cluster/lc_7/out
T_11_12_lc_trk_g3_7
T_11_12_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.g2_4
T_11_12_wire_logic_cluster/lc_5/out
T_3_12_sp12_h_l_1
T_6_12_lc_trk_g0_1
T_6_12_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_sump2.events_p1Z0Z_4
T_15_11_wire_logic_cluster/lc_3/out
T_15_10_lc_trk_g1_3
T_15_10_wire_logic_cluster/lc_7/in_3

T_15_11_wire_logic_cluster/lc_3/out
T_9_11_sp12_h_l_1
T_8_11_sp12_v_t_22
T_8_12_lc_trk_g2_6
T_8_12_wire_bram/ram/WDATA_4

T_15_11_wire_logic_cluster/lc_3/out
T_15_10_lc_trk_g1_3
T_15_10_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_3_6
T_10_17_wire_logic_cluster/lc_4/out
T_11_17_sp4_h_l_8
T_10_17_sp4_v_t_45
T_10_21_lc_trk_g0_0
T_10_21_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.events_dinZ0Z_9
T_12_12_wire_logic_cluster/lc_5/out
T_12_12_lc_trk_g2_5
T_12_12_input_2_3
T_12_12_wire_logic_cluster/lc_3/in_2

T_12_12_wire_logic_cluster/lc_5/out
T_12_12_lc_trk_g2_5
T_12_12_input_2_7
T_12_12_wire_logic_cluster/lc_7/in_2

T_12_12_wire_logic_cluster/lc_5/out
T_12_12_lc_trk_g2_5
T_12_12_wire_logic_cluster/lc_6/in_1

T_12_12_wire_logic_cluster/lc_5/out
T_12_10_sp4_v_t_39
T_13_10_sp4_h_l_2
T_15_10_lc_trk_g3_7
T_15_10_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_3_9_cascade_
T_10_21_wire_logic_cluster/lc_0/ltout
T_10_21_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cntZ0Z_0
T_21_21_wire_logic_cluster/lc_0/out
T_20_20_lc_trk_g3_0
T_20_20_wire_logic_cluster/lc_0/in_3

T_21_21_wire_logic_cluster/lc_0/out
T_20_21_lc_trk_g3_0
T_20_21_wire_logic_cluster/lc_2/in_3

T_21_21_wire_logic_cluster/lc_0/out
T_21_21_lc_trk_g3_0
T_21_21_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.events_dinZ0Z_17
T_10_12_wire_logic_cluster/lc_4/out
T_10_12_lc_trk_g3_4
T_10_12_input_2_3
T_10_12_wire_logic_cluster/lc_3/in_2

End 

Net : lb_wr_pZ0Z1
T_20_19_wire_logic_cluster/lc_1/out
T_16_19_sp12_h_l_1
T_15_7_sp12_v_t_22
T_15_10_sp4_v_t_42
T_14_11_lc_trk_g3_2
T_14_11_wire_logic_cluster/lc_5/in_0

T_20_19_wire_logic_cluster/lc_1/out
T_16_19_sp12_h_l_1
T_15_7_sp12_v_t_22
T_15_10_sp4_v_t_42
T_12_10_sp4_h_l_1
T_13_10_lc_trk_g2_1
T_13_10_wire_logic_cluster/lc_6/in_1

T_20_19_wire_logic_cluster/lc_1/out
T_20_16_sp4_v_t_42
T_17_20_sp4_h_l_0
T_13_20_sp4_h_l_3
T_12_20_sp4_v_t_38
T_11_22_lc_trk_g0_3
T_11_22_wire_logic_cluster/lc_5/in_0

T_20_19_wire_logic_cluster/lc_1/out
T_21_16_sp4_v_t_43
T_18_20_sp4_h_l_6
T_14_20_sp4_h_l_2
T_10_20_sp4_h_l_5
T_9_20_sp4_v_t_46
T_9_21_lc_trk_g2_6
T_9_21_wire_logic_cluster/lc_6/in_0

T_20_19_wire_logic_cluster/lc_1/out
T_21_16_sp4_v_t_43
T_18_20_sp4_h_l_6
T_17_16_sp4_v_t_46
T_16_18_lc_trk_g0_0
T_16_18_input_2_2
T_16_18_wire_logic_cluster/lc_2/in_2

T_20_19_wire_logic_cluster/lc_1/out
T_21_16_sp4_v_t_43
T_18_20_sp4_h_l_6
T_14_20_sp4_h_l_2
T_10_20_sp4_h_l_5
T_9_20_sp4_v_t_46
T_9_21_lc_trk_g2_6
T_9_21_wire_logic_cluster/lc_7/in_1

T_20_19_wire_logic_cluster/lc_1/out
T_21_16_sp4_v_t_43
T_18_20_sp4_h_l_6
T_14_20_sp4_h_l_2
T_10_20_sp4_h_l_5
T_9_20_sp4_v_t_46
T_9_21_lc_trk_g2_6
T_9_21_wire_logic_cluster/lc_5/in_1

T_20_19_wire_logic_cluster/lc_1/out
T_20_16_sp4_v_t_42
T_17_20_sp4_h_l_0
T_13_20_sp4_h_l_3
T_12_20_sp4_v_t_38
T_11_22_lc_trk_g0_3
T_11_22_wire_logic_cluster/lc_6/in_1

T_20_19_wire_logic_cluster/lc_1/out
T_21_16_sp4_v_t_43
T_18_20_sp4_h_l_6
T_14_20_sp4_h_l_2
T_10_20_sp4_h_l_5
T_9_20_sp4_v_t_46
T_9_21_lc_trk_g2_6
T_9_21_wire_logic_cluster/lc_4/in_0

T_20_19_wire_logic_cluster/lc_1/out
T_20_16_sp4_v_t_42
T_17_20_sp4_h_l_0
T_13_20_sp4_h_l_3
T_12_20_sp4_v_t_38
T_11_22_lc_trk_g0_3
T_11_22_wire_logic_cluster/lc_7/in_0

T_20_19_wire_logic_cluster/lc_1/out
T_20_16_sp4_v_t_42
T_17_20_sp4_h_l_0
T_13_20_sp4_h_l_3
T_12_20_sp4_v_t_38
T_11_22_lc_trk_g0_3
T_11_22_wire_logic_cluster/lc_4/in_1

T_20_19_wire_logic_cluster/lc_1/out
T_21_16_sp4_v_t_43
T_18_20_sp4_h_l_6
T_17_16_sp4_v_t_46
T_16_18_lc_trk_g0_0
T_16_18_wire_logic_cluster/lc_3/in_1

T_20_19_wire_logic_cluster/lc_1/out
T_21_16_sp4_v_t_43
T_18_20_sp4_h_l_6
T_17_16_sp4_v_t_46
T_16_18_lc_trk_g0_0
T_16_18_wire_logic_cluster/lc_1/in_1

T_20_19_wire_logic_cluster/lc_1/out
T_16_19_sp12_h_l_1
T_15_19_lc_trk_g0_1
T_15_19_wire_logic_cluster/lc_6/in_1

T_20_19_wire_logic_cluster/lc_1/out
T_21_16_sp4_v_t_43
T_18_20_sp4_h_l_6
T_17_16_sp4_v_t_46
T_16_18_lc_trk_g0_0
T_16_18_input_2_0
T_16_18_wire_logic_cluster/lc_0/in_2

T_20_19_wire_logic_cluster/lc_1/out
T_20_16_sp4_v_t_42
T_17_20_sp4_h_l_0
T_17_20_lc_trk_g1_5
T_17_20_wire_logic_cluster/lc_3/in_1

T_20_19_wire_logic_cluster/lc_1/out
T_16_19_sp12_h_l_1
T_15_19_lc_trk_g1_1
T_15_19_wire_logic_cluster/lc_7/in_1

T_20_19_wire_logic_cluster/lc_1/out
T_21_16_sp4_v_t_43
T_18_20_sp4_h_l_6
T_17_16_sp4_v_t_46
T_17_12_sp4_v_t_46
T_16_14_lc_trk_g0_0
T_16_14_wire_logic_cluster/lc_5/in_1

T_20_19_wire_logic_cluster/lc_1/out
T_20_16_sp4_v_t_42
T_17_20_sp4_h_l_0
T_17_20_lc_trk_g1_5
T_17_20_wire_logic_cluster/lc_7/in_1

T_20_19_wire_logic_cluster/lc_1/out
T_21_16_sp4_v_t_43
T_18_20_sp4_h_l_6
T_17_16_sp4_v_t_46
T_17_12_sp4_v_t_46
T_16_14_lc_trk_g0_0
T_16_14_wire_logic_cluster/lc_7/in_1

T_20_19_wire_logic_cluster/lc_1/out
T_21_16_sp4_v_t_43
T_18_20_sp4_h_l_6
T_17_16_sp4_v_t_46
T_17_12_sp4_v_t_46
T_17_13_lc_trk_g3_6
T_17_13_wire_logic_cluster/lc_0/in_1

T_20_19_wire_logic_cluster/lc_1/out
T_21_16_sp4_v_t_43
T_18_20_sp4_h_l_6
T_17_16_sp4_v_t_46
T_17_12_sp4_v_t_46
T_17_13_lc_trk_g3_6
T_17_13_input_2_7
T_17_13_wire_logic_cluster/lc_7/in_2

T_20_19_wire_logic_cluster/lc_1/out
T_21_16_sp4_v_t_43
T_18_20_sp4_h_l_6
T_17_16_sp4_v_t_46
T_17_12_sp4_v_t_46
T_17_13_lc_trk_g3_6
T_17_13_input_2_5
T_17_13_wire_logic_cluster/lc_5/in_2

T_20_19_wire_logic_cluster/lc_1/out
T_21_16_sp4_v_t_43
T_18_20_sp4_h_l_6
T_17_16_sp4_v_t_46
T_17_12_sp4_v_t_46
T_17_13_lc_trk_g3_6
T_17_13_wire_logic_cluster/lc_6/in_3

T_20_19_wire_logic_cluster/lc_1/out
T_20_16_sp4_v_t_42
T_17_16_sp4_h_l_1
T_16_12_sp4_v_t_36
T_16_13_lc_trk_g2_4
T_16_13_wire_logic_cluster/lc_5/in_1

T_20_19_wire_logic_cluster/lc_1/out
T_20_17_sp4_v_t_47
T_19_21_lc_trk_g2_2
T_19_21_wire_logic_cluster/lc_7/in_1

T_20_19_wire_logic_cluster/lc_1/out
T_20_19_lc_trk_g2_1
T_20_19_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_sump2.ctrl_07_reg_1_sqmuxa_2
T_13_11_wire_logic_cluster/lc_1/out
T_13_10_lc_trk_g1_1
T_13_10_wire_logic_cluster/lc_5/in_3

T_13_11_wire_logic_cluster/lc_1/out
T_14_9_sp4_v_t_46
T_15_9_sp4_h_l_4
T_17_9_lc_trk_g3_1
T_17_9_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_sump2.ctrl_07_reg_1_sqmuxa
T_13_10_wire_logic_cluster/lc_5/out
T_14_9_sp4_v_t_43
T_11_13_sp4_h_l_6
T_7_13_sp4_h_l_2
T_6_9_sp4_v_t_42
T_6_5_sp4_v_t_47
T_5_7_lc_trk_g2_2
T_5_7_wire_logic_cluster/lc_0/cen

T_13_10_wire_logic_cluster/lc_5/out
T_14_9_sp4_v_t_43
T_11_13_sp4_h_l_6
T_7_13_sp4_h_l_2
T_6_9_sp4_v_t_42
T_6_12_lc_trk_g0_2
T_6_12_wire_logic_cluster/lc_1/cen

T_13_10_wire_logic_cluster/lc_5/out
T_14_9_sp4_v_t_43
T_11_13_sp4_h_l_6
T_13_13_lc_trk_g3_3
T_13_13_wire_logic_cluster/lc_0/cen

T_13_10_wire_logic_cluster/lc_5/out
T_14_9_sp4_v_t_43
T_11_13_sp4_h_l_6
T_13_13_lc_trk_g3_3
T_13_13_wire_logic_cluster/lc_0/cen

T_13_10_wire_logic_cluster/lc_5/out
T_14_9_sp4_v_t_43
T_11_13_sp4_h_l_6
T_13_13_lc_trk_g3_3
T_13_13_wire_logic_cluster/lc_0/cen

T_13_10_wire_logic_cluster/lc_5/out
T_14_9_sp4_v_t_43
T_11_13_sp4_h_l_6
T_13_13_lc_trk_g3_3
T_13_13_wire_logic_cluster/lc_0/cen

T_13_10_wire_logic_cluster/lc_5/out
T_5_10_sp12_h_l_1
T_5_10_lc_trk_g0_2
T_5_10_wire_logic_cluster/lc_0/cen

T_13_10_wire_logic_cluster/lc_5/out
T_5_10_sp12_h_l_1
T_5_10_lc_trk_g0_2
T_5_10_wire_logic_cluster/lc_0/cen

T_13_10_wire_logic_cluster/lc_5/out
T_5_10_sp12_h_l_1
T_5_10_lc_trk_g0_2
T_5_10_wire_logic_cluster/lc_0/cen

T_13_10_wire_logic_cluster/lc_5/out
T_5_10_sp12_h_l_1
T_5_10_lc_trk_g0_2
T_5_10_wire_logic_cluster/lc_0/cen

End 

Net : u_core.u_sump2.N_252
T_14_11_wire_logic_cluster/lc_5/out
T_13_11_lc_trk_g3_5
T_13_11_wire_logic_cluster/lc_1/in_3

T_14_11_wire_logic_cluster/lc_5/out
T_13_10_lc_trk_g3_5
T_13_10_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.events_dinZ0Z_16
T_10_12_wire_logic_cluster/lc_6/out
T_10_12_lc_trk_g1_6
T_10_12_input_2_5
T_10_12_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_sump2.rle_done_jk_RNOZ0Z_0
T_12_13_wire_logic_cluster/lc_7/out
T_12_12_sp4_v_t_46
T_13_16_sp4_h_l_11
T_15_16_lc_trk_g3_6
T_15_16_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_17_1_cascade_
T_15_26_wire_logic_cluster/lc_1/ltout
T_15_26_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_17_7
T_15_26_wire_logic_cluster/lc_2/out
T_15_26_lc_trk_g0_2
T_15_26_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_2_sqmuxa_0_a2_0_a2_0_a2_0
T_14_21_wire_logic_cluster/lc_1/out
T_13_21_lc_trk_g2_1
T_13_21_wire_logic_cluster/lc_5/in_0

T_14_21_wire_logic_cluster/lc_1/out
T_13_21_sp4_h_l_10
T_12_21_lc_trk_g0_2
T_12_21_input_2_6
T_12_21_wire_logic_cluster/lc_6/in_2

T_14_21_wire_logic_cluster/lc_1/out
T_13_21_sp4_h_l_10
T_12_17_sp4_v_t_47
T_11_20_lc_trk_g3_7
T_11_20_wire_logic_cluster/lc_6/in_0

T_14_21_wire_logic_cluster/lc_1/out
T_13_21_sp4_h_l_10
T_12_17_sp4_v_t_47
T_13_17_sp4_h_l_3
T_13_17_lc_trk_g0_6
T_13_17_wire_logic_cluster/lc_7/in_1

T_14_21_wire_logic_cluster/lc_1/out
T_14_19_sp4_v_t_47
T_11_23_sp4_h_l_10
T_13_23_lc_trk_g2_7
T_13_23_wire_logic_cluster/lc_2/in_1

T_14_21_wire_logic_cluster/lc_1/out
T_13_21_sp4_h_l_10
T_12_17_sp4_v_t_38
T_12_18_lc_trk_g2_6
T_12_18_wire_logic_cluster/lc_5/in_1

T_14_21_wire_logic_cluster/lc_1/out
T_13_21_sp4_h_l_10
T_12_17_sp4_v_t_47
T_11_20_lc_trk_g3_7
T_11_20_wire_logic_cluster/lc_5/in_3

T_14_21_wire_logic_cluster/lc_1/out
T_13_21_sp4_h_l_10
T_12_17_sp4_v_t_38
T_12_20_lc_trk_g0_6
T_12_20_wire_logic_cluster/lc_3/in_3

T_14_21_wire_logic_cluster/lc_1/out
T_14_22_lc_trk_g0_1
T_14_22_wire_logic_cluster/lc_0/in_1

T_14_21_wire_logic_cluster/lc_1/out
T_13_20_lc_trk_g2_1
T_13_20_wire_logic_cluster/lc_6/in_1

T_14_21_wire_logic_cluster/lc_1/out
T_14_19_sp4_v_t_47
T_11_23_sp4_h_l_10
T_13_23_lc_trk_g2_7
T_13_23_wire_logic_cluster/lc_6/in_3

T_14_21_wire_logic_cluster/lc_1/out
T_13_21_sp4_h_l_10
T_12_17_sp4_v_t_47
T_11_20_lc_trk_g3_7
T_11_20_wire_logic_cluster/lc_3/in_3

T_14_21_wire_logic_cluster/lc_1/out
T_13_21_sp4_h_l_10
T_16_21_sp4_v_t_38
T_16_22_lc_trk_g3_6
T_16_22_wire_logic_cluster/lc_6/in_1

T_14_21_wire_logic_cluster/lc_1/out
T_13_21_sp4_h_l_10
T_12_17_sp4_v_t_47
T_13_17_sp4_h_l_3
T_9_17_sp4_h_l_6
T_11_17_lc_trk_g3_3
T_11_17_wire_logic_cluster/lc_2/in_0

T_14_21_wire_logic_cluster/lc_1/out
T_13_21_sp4_h_l_10
T_16_17_sp4_v_t_41
T_16_20_lc_trk_g1_1
T_16_20_wire_logic_cluster/lc_3/in_1

T_14_21_wire_logic_cluster/lc_1/out
T_13_21_sp4_h_l_10
T_16_17_sp4_v_t_41
T_16_20_lc_trk_g0_1
T_16_20_wire_logic_cluster/lc_7/in_0

T_14_21_wire_logic_cluster/lc_1/out
T_13_21_sp4_h_l_10
T_16_17_sp4_v_t_41
T_16_21_lc_trk_g1_4
T_16_21_wire_logic_cluster/lc_2/in_1

T_14_21_wire_logic_cluster/lc_1/out
T_13_21_sp4_h_l_10
T_12_17_sp4_v_t_47
T_13_17_sp4_h_l_3
T_9_17_sp4_h_l_6
T_11_17_lc_trk_g3_3
T_11_17_wire_logic_cluster/lc_3/in_1

T_14_21_wire_logic_cluster/lc_1/out
T_13_21_sp4_h_l_10
T_16_21_sp4_v_t_47
T_16_23_lc_trk_g3_2
T_16_23_wire_logic_cluster/lc_4/in_1

T_14_21_wire_logic_cluster/lc_1/out
T_13_21_sp4_h_l_10
T_12_17_sp4_v_t_47
T_12_19_lc_trk_g3_2
T_12_19_wire_logic_cluster/lc_4/in_1

T_14_21_wire_logic_cluster/lc_1/out
T_13_20_lc_trk_g2_1
T_13_20_wire_logic_cluster/lc_1/in_0

T_14_21_wire_logic_cluster/lc_1/out
T_14_10_sp12_v_t_22
T_14_17_lc_trk_g2_2
T_14_17_wire_logic_cluster/lc_6/in_0

T_14_21_wire_logic_cluster/lc_1/out
T_13_21_sp4_h_l_10
T_12_17_sp4_v_t_47
T_13_17_sp4_h_l_3
T_9_17_sp4_h_l_6
T_11_17_lc_trk_g3_3
T_11_17_wire_logic_cluster/lc_5/in_1

T_14_21_wire_logic_cluster/lc_1/out
T_13_21_sp4_h_l_10
T_12_17_sp4_v_t_47
T_12_19_lc_trk_g3_2
T_12_19_wire_logic_cluster/lc_5/in_0

T_14_21_wire_logic_cluster/lc_1/out
T_13_21_sp4_h_l_10
T_16_21_sp4_v_t_47
T_16_23_lc_trk_g3_2
T_16_23_wire_logic_cluster/lc_5/in_0

T_14_21_wire_logic_cluster/lc_1/out
T_13_21_sp4_h_l_10
T_16_17_sp4_v_t_41
T_16_20_lc_trk_g0_1
T_16_20_wire_logic_cluster/lc_1/in_0

T_14_21_wire_logic_cluster/lc_1/out
T_14_22_lc_trk_g0_1
T_14_22_input_2_1
T_14_22_wire_logic_cluster/lc_1/in_2

T_14_21_wire_logic_cluster/lc_1/out
T_13_21_lc_trk_g2_1
T_13_21_wire_logic_cluster/lc_1/in_0

T_14_21_wire_logic_cluster/lc_1/out
T_14_10_sp12_v_t_22
T_14_17_lc_trk_g2_2
T_14_17_wire_logic_cluster/lc_5/in_1

T_14_21_wire_logic_cluster/lc_1/out
T_13_21_sp4_h_l_10
T_12_21_lc_trk_g0_2
T_12_21_wire_logic_cluster/lc_3/in_1

T_14_21_wire_logic_cluster/lc_1/out
T_14_10_sp12_v_t_22
T_14_17_lc_trk_g2_2
T_14_17_wire_logic_cluster/lc_1/in_1

T_14_21_wire_logic_cluster/lc_1/out
T_15_21_lc_trk_g1_1
T_15_21_wire_logic_cluster/lc_1/in_1

T_14_21_wire_logic_cluster/lc_1/out
T_13_21_sp4_h_l_10
T_16_21_sp4_v_t_47
T_16_23_lc_trk_g3_2
T_16_23_wire_logic_cluster/lc_1/in_0

T_14_21_wire_logic_cluster/lc_1/out
T_13_20_lc_trk_g2_1
T_13_20_wire_logic_cluster/lc_4/in_3

T_14_21_wire_logic_cluster/lc_1/out
T_13_21_sp4_h_l_10
T_16_17_sp4_v_t_41
T_16_20_lc_trk_g0_1
T_16_20_wire_logic_cluster/lc_4/in_1

T_14_21_wire_logic_cluster/lc_1/out
T_14_20_lc_trk_g1_1
T_14_20_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_gpio_core.lb_addr_p1_RNISHQR3Z0Z_2
T_12_18_wire_logic_cluster/lc_1/out
T_8_18_sp12_h_l_1
T_18_18_sp4_h_l_10
T_17_18_sp4_v_t_47
T_17_22_sp4_v_t_43
T_14_26_sp4_h_l_6
T_15_26_lc_trk_g2_6
T_15_26_wire_logic_cluster/lc_1/in_1

T_12_18_wire_logic_cluster/lc_1/out
T_8_18_sp12_h_l_1
T_18_18_sp4_h_l_10
T_17_18_sp4_v_t_47
T_17_22_sp4_v_t_43
T_17_25_lc_trk_g1_3
T_17_25_wire_logic_cluster/lc_5/in_1

T_12_18_wire_logic_cluster/lc_1/out
T_8_18_sp12_h_l_1
T_18_18_sp4_h_l_10
T_17_18_sp4_v_t_47
T_17_22_sp4_v_t_36
T_17_26_lc_trk_g1_1
T_17_26_wire_logic_cluster/lc_5/in_1

T_12_18_wire_logic_cluster/lc_1/out
T_8_18_sp12_h_l_1
T_18_18_sp4_h_l_10
T_17_18_sp4_v_t_47
T_17_22_sp4_v_t_43
T_17_24_lc_trk_g2_6
T_17_24_wire_logic_cluster/lc_1/in_1

T_12_18_wire_logic_cluster/lc_1/out
T_8_18_sp12_h_l_1
T_19_18_sp12_v_t_22
T_19_21_sp4_v_t_42
T_18_24_lc_trk_g3_2
T_18_24_wire_logic_cluster/lc_3/in_0

T_12_18_wire_logic_cluster/lc_1/out
T_8_18_sp12_h_l_1
T_19_18_sp12_v_t_22
T_19_21_sp4_v_t_42
T_18_23_lc_trk_g1_7
T_18_23_wire_logic_cluster/lc_5/in_1

T_12_18_wire_logic_cluster/lc_1/out
T_8_18_sp12_h_l_1
T_19_18_sp12_v_t_22
T_19_21_sp4_v_t_42
T_18_25_lc_trk_g1_7
T_18_25_wire_logic_cluster/lc_3/in_1

T_12_18_wire_logic_cluster/lc_1/out
T_12_16_sp4_v_t_47
T_12_20_sp4_v_t_47
T_13_24_sp4_h_l_4
T_15_24_lc_trk_g3_1
T_15_24_wire_logic_cluster/lc_3/in_1

T_12_18_wire_logic_cluster/lc_1/out
T_12_16_sp4_v_t_47
T_12_20_sp4_v_t_47
T_9_24_sp4_h_l_10
T_11_24_lc_trk_g3_7
T_11_24_wire_logic_cluster/lc_3/in_1

T_12_18_wire_logic_cluster/lc_1/out
T_12_16_sp4_v_t_47
T_12_20_sp4_v_t_47
T_9_20_sp4_h_l_4
T_10_20_lc_trk_g3_4
T_10_20_wire_logic_cluster/lc_4/in_1

T_12_18_wire_logic_cluster/lc_1/out
T_12_15_sp4_v_t_42
T_12_19_sp4_v_t_42
T_9_23_sp4_h_l_7
T_10_23_lc_trk_g3_7
T_10_23_wire_logic_cluster/lc_5/in_3

T_12_18_wire_logic_cluster/lc_1/out
T_11_18_lc_trk_g2_1
T_11_18_wire_logic_cluster/lc_6/in_3

T_12_18_wire_logic_cluster/lc_1/out
T_8_18_sp12_h_l_1
T_10_18_lc_trk_g0_6
T_10_18_wire_logic_cluster/lc_3/in_1

T_12_18_wire_logic_cluster/lc_1/out
T_12_15_sp12_v_t_22
T_12_24_lc_trk_g2_6
T_12_24_wire_logic_cluster/lc_1/in_1

T_12_18_wire_logic_cluster/lc_1/out
T_11_18_lc_trk_g2_1
T_11_18_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_sump2.events_p1Z0Z_7
T_13_10_wire_logic_cluster/lc_4/out
T_14_9_lc_trk_g2_4
T_14_9_wire_logic_cluster/lc_5/in_1

T_13_10_wire_logic_cluster/lc_4/out
T_13_8_sp4_v_t_37
T_10_12_sp4_h_l_0
T_6_12_sp4_h_l_8
T_8_12_lc_trk_g2_5
T_8_12_wire_bram/ram/WDATA_7

T_13_10_wire_logic_cluster/lc_4/out
T_13_9_lc_trk_g1_4
T_13_9_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_sump2.a_addr_14_0_iv_6_i_0_0_0
T_12_16_wire_logic_cluster/lc_6/out
T_11_16_lc_trk_g3_6
T_11_16_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_sump2.rle_pre_jk_RNIV0KUZ0_cascade_
T_12_16_wire_logic_cluster/lc_5/ltout
T_12_16_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cntZ0Z_3
T_21_21_wire_logic_cluster/lc_3/out
T_21_20_lc_trk_g0_3
T_21_20_wire_logic_cluster/lc_2/in_1

T_21_21_wire_logic_cluster/lc_3/out
T_19_21_sp4_h_l_3
T_18_21_lc_trk_g1_3
T_18_21_wire_logic_cluster/lc_3/in_1

T_21_21_wire_logic_cluster/lc_3/out
T_21_21_lc_trk_g1_3
T_21_21_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_sump2.N_94
T_12_16_wire_logic_cluster/lc_2/out
T_11_16_lc_trk_g2_2
T_11_16_wire_logic_cluster/lc_0/in_0

T_12_16_wire_logic_cluster/lc_2/out
T_11_16_lc_trk_g2_2
T_11_16_wire_logic_cluster/lc_6/in_0

T_12_16_wire_logic_cluster/lc_2/out
T_11_16_lc_trk_g2_2
T_11_16_wire_logic_cluster/lc_1/in_1

T_12_16_wire_logic_cluster/lc_2/out
T_11_16_lc_trk_g2_2
T_11_16_wire_logic_cluster/lc_3/in_3

T_12_16_wire_logic_cluster/lc_2/out
T_11_16_lc_trk_g2_2
T_11_16_wire_logic_cluster/lc_5/in_3

T_12_16_wire_logic_cluster/lc_2/out
T_11_16_lc_trk_g2_2
T_11_16_wire_logic_cluster/lc_7/in_3

T_12_16_wire_logic_cluster/lc_2/out
T_11_15_lc_trk_g3_2
T_11_15_wire_logic_cluster/lc_6/in_3

T_12_16_wire_logic_cluster/lc_2/out
T_11_15_lc_trk_g3_2
T_11_15_wire_logic_cluster/lc_2/in_3

T_12_16_wire_logic_cluster/lc_2/out
T_11_15_lc_trk_g3_2
T_11_15_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_12_0
T_14_18_wire_logic_cluster/lc_4/out
T_14_18_lc_trk_g1_4
T_14_18_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_12_i_1
T_14_18_wire_logic_cluster/lc_2/out
T_9_18_sp12_h_l_0
T_10_18_lc_trk_g1_4
T_10_18_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_sump2.events_p2Z0Z_7
T_13_9_wire_logic_cluster/lc_2/out
T_14_9_lc_trk_g1_2
T_14_9_input_2_5
T_14_9_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_17_0
T_11_23_wire_logic_cluster/lc_2/out
T_11_23_lc_trk_g3_2
T_11_23_wire_logic_cluster/lc_0/in_3

End 

Net : u_mesa_pi_spi.N_20_0_5
T_27_13_wire_logic_cluster/lc_6/out
T_28_14_lc_trk_g3_6
T_28_14_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc8_THRU_CO
T_23_21_wire_logic_cluster/lc_6/out
T_22_20_lc_trk_g2_6
T_22_20_wire_logic_cluster/lc_0/in_0

T_23_21_wire_logic_cluster/lc_6/out
T_22_20_lc_trk_g2_6
T_22_20_wire_logic_cluster/lc_7/in_3

T_23_21_wire_logic_cluster/lc_6/out
T_23_18_sp4_v_t_36
T_22_19_lc_trk_g2_4
T_22_19_wire_logic_cluster/lc_4/in_0

T_23_21_wire_logic_cluster/lc_6/out
T_22_20_lc_trk_g2_6
T_22_20_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc8_0_N_21
T_18_21_wire_logic_cluster/lc_3/out
T_16_21_sp4_h_l_3
T_20_21_sp4_h_l_11
T_24_21_sp4_h_l_11
T_23_21_lc_trk_g1_3
T_23_21_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_13_4
T_17_21_wire_logic_cluster/lc_1/out
T_17_21_lc_trk_g2_1
T_17_21_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc8
T_23_21_wire_logic_cluster/lc_5/cout
T_23_21_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_13_i_1_cascade_
T_17_21_wire_logic_cluster/lc_4/ltout
T_17_21_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_sump2.trigger_dly_cnt_RNO_0Z0Z_5
T_6_8_wire_logic_cluster/lc_5/out
T_6_7_lc_trk_g1_5
T_6_7_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_sump2.un1_trigger_dly_cnt_cry_4
T_6_8_wire_logic_cluster/lc_4/cout
T_6_8_wire_logic_cluster/lc_5/in_3

Net : u_core.u_gpio_core.lb_rd_d_1c_14_i_1
T_14_23_wire_logic_cluster/lc_6/out
T_15_24_lc_trk_g2_6
T_15_24_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_14_4
T_14_18_wire_logic_cluster/lc_7/out
T_14_13_sp12_v_t_22
T_14_23_lc_trk_g2_5
T_14_23_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_sump2.un1_rle_time_cry_18
T_5_15_wire_logic_cluster/lc_2/cout
T_5_15_wire_logic_cluster/lc_3/in_3

Net : u_core.u_gpio_core.lb_rd_d_15_sqmuxa
T_11_21_wire_logic_cluster/lc_6/out
T_11_20_lc_trk_g0_6
T_11_20_wire_logic_cluster/lc_7/in_3

T_11_21_wire_logic_cluster/lc_6/out
T_11_19_sp4_v_t_41
T_12_23_sp4_h_l_4
T_13_23_lc_trk_g2_4
T_13_23_wire_logic_cluster/lc_5/in_3

T_11_21_wire_logic_cluster/lc_6/out
T_12_22_lc_trk_g3_6
T_12_22_wire_logic_cluster/lc_4/in_3

T_11_21_wire_logic_cluster/lc_6/out
T_11_15_sp12_v_t_23
T_11_17_lc_trk_g3_4
T_11_17_wire_logic_cluster/lc_4/in_3

T_11_21_wire_logic_cluster/lc_6/out
T_12_22_lc_trk_g3_6
T_12_22_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_18_0
T_18_22_wire_logic_cluster/lc_7/out
T_18_22_lc_trk_g2_7
T_18_22_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.un1_lb_0020_reg_6_iv_3_1_0
T_11_20_wire_logic_cluster/lc_7/out
T_9_20_sp12_h_l_1
T_17_20_lc_trk_g1_2
T_17_20_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_4_sqmuxa
T_12_21_wire_logic_cluster/lc_1/out
T_12_17_sp4_v_t_39
T_9_17_sp4_h_l_2
T_10_17_lc_trk_g3_2
T_10_17_wire_logic_cluster/lc_4/in_1

T_12_21_wire_logic_cluster/lc_1/out
T_12_17_sp4_v_t_39
T_9_17_sp4_h_l_2
T_10_17_lc_trk_g3_2
T_10_17_wire_logic_cluster/lc_2/in_1

T_12_21_wire_logic_cluster/lc_1/out
T_12_17_sp4_v_t_39
T_9_17_sp4_h_l_2
T_10_17_lc_trk_g3_2
T_10_17_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_15_1
T_17_26_wire_logic_cluster/lc_5/out
T_17_26_lc_trk_g2_5
T_17_26_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_gpio_core.lb_addr_p1_RNISHQR3_0Z0Z_4
T_11_18_wire_logic_cluster/lc_5/out
T_11_11_sp12_v_t_22
T_12_23_sp12_h_l_1
T_14_23_sp4_h_l_2
T_17_23_sp4_v_t_42
T_17_26_lc_trk_g0_2
T_17_26_wire_logic_cluster/lc_5/in_3

T_11_18_wire_logic_cluster/lc_5/out
T_11_16_sp4_v_t_39
T_11_20_sp4_v_t_39
T_12_24_sp4_h_l_2
T_16_24_sp4_h_l_5
T_18_24_lc_trk_g2_0
T_18_24_wire_logic_cluster/lc_3/in_3

T_11_18_wire_logic_cluster/lc_5/out
T_11_17_sp4_v_t_42
T_12_21_sp4_h_l_7
T_15_21_sp4_v_t_37
T_16_25_sp4_h_l_0
T_17_25_lc_trk_g2_0
T_17_25_wire_logic_cluster/lc_5/in_3

T_11_18_wire_logic_cluster/lc_5/out
T_11_17_sp4_v_t_42
T_12_21_sp4_h_l_7
T_15_21_sp4_v_t_37
T_15_25_sp4_v_t_45
T_15_26_lc_trk_g3_5
T_15_26_wire_logic_cluster/lc_1/in_3

T_11_18_wire_logic_cluster/lc_5/out
T_11_16_sp4_v_t_39
T_11_20_sp4_v_t_39
T_12_24_sp4_h_l_2
T_16_24_sp4_h_l_5
T_17_24_lc_trk_g3_5
T_17_24_wire_logic_cluster/lc_1/in_3

T_11_18_wire_logic_cluster/lc_5/out
T_11_17_sp4_v_t_42
T_12_21_sp4_h_l_7
T_15_21_sp4_v_t_37
T_16_25_sp4_h_l_6
T_18_25_lc_trk_g3_3
T_18_25_wire_logic_cluster/lc_3/in_3

T_11_18_wire_logic_cluster/lc_5/out
T_11_11_sp12_v_t_22
T_12_23_sp12_h_l_1
T_18_23_lc_trk_g0_6
T_18_23_wire_logic_cluster/lc_5/in_3

T_11_18_wire_logic_cluster/lc_5/out
T_11_17_sp4_v_t_42
T_12_21_sp4_h_l_7
T_15_21_sp4_v_t_37
T_15_24_lc_trk_g1_5
T_15_24_wire_logic_cluster/lc_3/in_3

T_11_18_wire_logic_cluster/lc_5/out
T_11_16_sp4_v_t_39
T_11_20_sp4_v_t_39
T_10_23_lc_trk_g2_7
T_10_23_wire_logic_cluster/lc_5/in_0

T_11_18_wire_logic_cluster/lc_5/out
T_11_17_sp4_v_t_42
T_11_21_sp4_v_t_38
T_11_24_lc_trk_g0_6
T_11_24_wire_logic_cluster/lc_3/in_3

T_11_18_wire_logic_cluster/lc_5/out
T_12_17_sp4_v_t_43
T_12_21_sp4_v_t_43
T_12_24_lc_trk_g1_3
T_12_24_wire_logic_cluster/lc_1/in_3

T_11_18_wire_logic_cluster/lc_5/out
T_11_17_sp4_v_t_42
T_10_20_lc_trk_g3_2
T_10_20_wire_logic_cluster/lc_4/in_3

T_11_18_wire_logic_cluster/lc_5/out
T_11_17_sp4_v_t_42
T_12_21_sp4_h_l_7
T_15_17_sp4_v_t_36
T_15_20_lc_trk_g0_4
T_15_20_wire_logic_cluster/lc_3/in_3

T_11_18_wire_logic_cluster/lc_5/out
T_10_18_lc_trk_g3_5
T_10_18_wire_logic_cluster/lc_3/in_3

T_11_18_wire_logic_cluster/lc_5/out
T_11_18_lc_trk_g2_5
T_11_18_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_sump2.events_p2Z0Z_8
T_15_8_wire_logic_cluster/lc_1/out
T_15_8_lc_trk_g3_1
T_15_8_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_sump2.un1_events_p2_0_N_16
T_15_8_wire_logic_cluster/lc_0/out
T_15_9_lc_trk_g1_0
T_15_9_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_15_7_cascade_
T_17_26_wire_logic_cluster/lc_0/ltout
T_17_26_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_sump2.events_p1Z0Z_6
T_13_9_wire_logic_cluster/lc_3/out
T_14_9_lc_trk_g1_3
T_14_9_wire_logic_cluster/lc_5/in_3

T_13_9_wire_logic_cluster/lc_3/out
T_13_0_span12_vert_22
T_2_12_sp12_h_l_1
T_8_12_lc_trk_g0_6
T_8_12_wire_bram/ram/WDATA_6

T_13_9_wire_logic_cluster/lc_3/out
T_13_9_lc_trk_g0_3
T_13_9_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1Z0Z_4
T_21_20_wire_logic_cluster/lc_1/out
T_21_20_lc_trk_g3_1
T_21_20_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cntZ0Z_2
T_21_21_wire_logic_cluster/lc_2/out
T_21_20_lc_trk_g1_2
T_21_20_wire_logic_cluster/lc_2/in_3

T_21_21_wire_logic_cluster/lc_2/out
T_19_21_sp4_h_l_1
T_18_21_lc_trk_g1_1
T_18_21_wire_logic_cluster/lc_3/in_3

T_21_21_wire_logic_cluster/lc_2/out
T_21_21_lc_trk_g1_2
T_21_21_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_9_20_cascade_
T_14_19_wire_logic_cluster/lc_0/ltout
T_14_19_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_6_20
T_10_17_wire_logic_cluster/lc_2/out
T_11_17_sp4_h_l_4
T_14_17_sp4_v_t_44
T_14_19_lc_trk_g2_1
T_14_19_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1Z0Z_10
T_22_21_wire_logic_cluster/lc_1/out
T_22_21_lc_trk_g3_1
T_22_21_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc20_0_N_1
T_22_21_wire_logic_cluster/lc_0/out
T_22_17_sp4_v_t_37
T_21_19_lc_trk_g0_0
T_21_19_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.u_sump2.un1_d_addr_cry_7
T_15_14_wire_logic_cluster/lc_0/cout
T_15_14_wire_logic_cluster/lc_1/in_3

Net : u_core.u_sump2.c_addr_p1_RNIJQ3T2Z0Z_8
T_16_13_wire_logic_cluster/lc_0/out
T_13_13_sp12_h_l_0
T_14_13_sp4_h_l_3
T_10_13_sp4_h_l_6
T_9_13_sp4_v_t_43
T_9_17_sp4_v_t_43
T_9_21_sp4_v_t_44
T_8_23_lc_trk_g2_1
T_8_23_input2_7
T_8_23_wire_bram/ram/RADDR_8

T_16_13_wire_logic_cluster/lc_0/out
T_13_13_sp12_h_l_0
T_14_13_sp4_h_l_3
T_10_13_sp4_h_l_6
T_9_13_sp4_v_t_43
T_9_17_sp4_v_t_43
T_9_21_sp4_v_t_44
T_8_25_lc_trk_g2_1
T_8_25_input2_7
T_8_25_wire_bram/ram/RADDR_8

T_16_13_wire_logic_cluster/lc_0/out
T_13_13_sp12_h_l_0
T_14_13_sp4_h_l_3
T_10_13_sp4_h_l_6
T_9_13_sp4_v_t_43
T_9_17_sp4_v_t_43
T_8_19_lc_trk_g1_6
T_8_19_input2_7
T_8_19_wire_bram/ram/RADDR_8

T_16_13_wire_logic_cluster/lc_0/out
T_13_13_sp12_h_l_0
T_14_13_sp4_h_l_3
T_10_13_sp4_h_l_6
T_9_9_sp4_v_t_46
T_9_5_sp4_v_t_42
T_8_7_lc_trk_g0_7
T_8_7_input2_7
T_8_7_wire_bram/ram/RADDR_8

T_16_13_wire_logic_cluster/lc_0/out
T_13_13_sp12_h_l_0
T_14_13_sp4_h_l_3
T_10_13_sp4_h_l_6
T_9_13_sp4_v_t_43
T_9_17_sp4_v_t_43
T_8_21_lc_trk_g1_6
T_8_21_input2_7
T_8_21_wire_bram/ram/RADDR_8

T_16_13_wire_logic_cluster/lc_0/out
T_16_9_sp12_v_t_23
T_17_9_sp12_h_l_0
T_22_9_sp4_h_l_7
T_25_5_sp4_v_t_36
T_25_7_lc_trk_g2_1
T_25_7_input2_7
T_25_7_wire_bram/ram/RADDR_8

T_16_13_wire_logic_cluster/lc_0/out
T_13_13_sp12_h_l_0
T_14_13_sp4_h_l_3
T_10_13_sp4_h_l_6
T_9_13_sp4_v_t_43
T_8_17_lc_trk_g1_6
T_8_17_input2_7
T_8_17_wire_bram/ram/RADDR_8

T_16_13_wire_logic_cluster/lc_0/out
T_13_13_sp12_h_l_0
T_22_13_sp4_h_l_11
T_25_9_sp4_v_t_40
T_25_11_lc_trk_g2_5
T_25_11_input2_7
T_25_11_wire_bram/ram/RADDR_8

T_16_13_wire_logic_cluster/lc_0/out
T_13_13_sp12_h_l_0
T_22_13_sp4_h_l_11
T_25_13_sp4_v_t_41
T_25_15_lc_trk_g3_4
T_25_15_input2_7
T_25_15_wire_bram/ram/RADDR_8

T_16_13_wire_logic_cluster/lc_0/out
T_16_9_sp12_v_t_23
T_5_9_sp12_h_l_0
T_8_9_lc_trk_g1_0
T_8_9_input2_7
T_8_9_wire_bram/ram/RADDR_8

T_16_13_wire_logic_cluster/lc_0/out
T_16_9_sp12_v_t_23
T_17_9_sp12_h_l_0
T_25_9_lc_trk_g0_3
T_25_9_input2_7
T_25_9_wire_bram/ram/RADDR_8

T_16_13_wire_logic_cluster/lc_0/out
T_13_13_sp12_h_l_0
T_25_13_sp12_h_l_0
T_25_13_lc_trk_g0_3
T_25_13_input2_7
T_25_13_wire_bram/ram/RADDR_8

End 

Net : u_core.u_sump2.user_addr_RNILEU21Z0Z_8
T_15_14_wire_logic_cluster/lc_1/out
T_16_13_lc_trk_g2_1
T_16_13_wire_logic_cluster/lc_0/in_3

T_15_14_wire_logic_cluster/lc_1/out
T_16_13_lc_trk_g2_1
T_16_13_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_sump2.g1_0
T_11_9_wire_logic_cluster/lc_4/out
T_11_9_lc_trk_g0_4
T_11_9_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_sump2.ctrl_04_regZ0Z_0
T_11_8_wire_logic_cluster/lc_0/out
T_11_9_lc_trk_g1_0
T_11_9_wire_logic_cluster/lc_4/in_3

T_11_8_wire_logic_cluster/lc_0/out
T_11_9_lc_trk_g1_0
T_11_9_wire_logic_cluster/lc_2/in_3

T_11_8_wire_logic_cluster/lc_0/out
T_11_9_lc_trk_g1_0
T_11_9_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_sump2.trigger_or_pZ0Z1
T_11_9_wire_logic_cluster/lc_5/out
T_11_9_lc_trk_g1_5
T_11_9_wire_logic_cluster/lc_4/in_0

T_11_9_wire_logic_cluster/lc_5/out
T_11_9_lc_trk_g1_5
T_11_9_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_sump2.d_addrZ0Z_0
T_17_13_wire_logic_cluster/lc_3/out
T_15_13_sp4_h_l_3
T_15_13_lc_trk_g0_6
T_15_13_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_sump2.events_p1Z0Z_9
T_15_8_wire_logic_cluster/lc_4/out
T_15_8_lc_trk_g1_4
T_15_8_wire_logic_cluster/lc_0/in_1

T_15_8_wire_logic_cluster/lc_4/out
T_16_7_sp4_v_t_41
T_13_11_sp4_h_l_9
T_9_11_sp4_h_l_5
T_8_11_lc_trk_g0_5
T_8_11_wire_bram/ram/WDATA_9

T_15_8_wire_logic_cluster/lc_4/out
T_15_8_lc_trk_g1_4
T_15_8_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cntZ0Z_5
T_21_21_wire_logic_cluster/lc_5/out
T_21_20_lc_trk_g0_5
T_21_20_wire_logic_cluster/lc_0/in_1

T_21_21_wire_logic_cluster/lc_5/out
T_21_20_lc_trk_g0_5
T_21_20_input_2_3
T_21_20_wire_logic_cluster/lc_3/in_2

T_21_21_wire_logic_cluster/lc_5/out
T_21_21_lc_trk_g1_5
T_21_21_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.u_sump2.events_p2Z0Z_9
T_15_8_wire_logic_cluster/lc_2/out
T_15_8_lc_trk_g0_2
T_15_8_input_2_0
T_15_8_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_gpio_core.lb_addr_p1_RNI47BC3_3Z0Z_5
T_12_19_wire_logic_cluster/lc_2/out
T_13_19_sp4_h_l_4
T_16_19_sp4_v_t_41
T_16_21_lc_trk_g3_4
T_16_21_wire_logic_cluster/lc_0/in_3

T_12_19_wire_logic_cluster/lc_2/out
T_10_19_sp4_h_l_1
T_13_19_sp4_v_t_36
T_13_23_lc_trk_g1_1
T_13_23_wire_logic_cluster/lc_7/in_3

T_12_19_wire_logic_cluster/lc_2/out
T_10_19_sp4_h_l_1
T_9_19_sp4_v_t_42
T_9_21_lc_trk_g2_7
T_9_21_wire_logic_cluster/lc_0/in_1

T_12_19_wire_logic_cluster/lc_2/out
T_10_19_sp4_h_l_1
T_9_19_sp4_v_t_42
T_9_21_lc_trk_g3_7
T_9_21_wire_logic_cluster/lc_3/in_3

T_12_19_wire_logic_cluster/lc_2/out
T_12_15_sp4_v_t_41
T_9_15_sp4_h_l_10
T_8_11_sp4_v_t_47
T_7_13_lc_trk_g0_1
T_7_13_wire_logic_cluster/lc_4/in_1

T_12_19_wire_logic_cluster/lc_2/out
T_13_19_sp4_h_l_4
T_16_19_sp4_v_t_41
T_16_21_lc_trk_g3_4
T_16_21_wire_logic_cluster/lc_4/in_3

T_12_19_wire_logic_cluster/lc_2/out
T_10_19_sp4_h_l_1
T_9_19_sp4_v_t_42
T_9_21_lc_trk_g2_7
T_9_21_wire_logic_cluster/lc_2/in_1

T_12_19_wire_logic_cluster/lc_2/out
T_10_19_sp4_h_l_1
T_9_19_sp4_v_t_42
T_9_21_lc_trk_g3_7
T_9_21_wire_logic_cluster/lc_5/in_3

T_12_19_wire_logic_cluster/lc_2/out
T_10_19_sp4_h_l_1
T_13_19_sp4_v_t_36
T_13_23_lc_trk_g1_1
T_13_23_wire_logic_cluster/lc_4/in_0

T_12_19_wire_logic_cluster/lc_2/out
T_10_19_sp4_h_l_1
T_13_19_sp4_v_t_36
T_14_19_sp4_h_l_1
T_17_19_sp4_v_t_43
T_17_23_sp4_v_t_44
T_17_24_lc_trk_g3_4
T_17_24_wire_logic_cluster/lc_0/in_3

T_12_19_wire_logic_cluster/lc_2/out
T_10_19_sp4_h_l_1
T_13_19_sp4_v_t_36
T_14_19_sp4_h_l_1
T_17_19_sp4_v_t_43
T_17_23_sp4_v_t_44
T_17_26_lc_trk_g1_4
T_17_26_wire_logic_cluster/lc_2/in_3

T_12_19_wire_logic_cluster/lc_2/out
T_10_19_sp4_h_l_1
T_9_19_sp4_v_t_42
T_9_21_lc_trk_g2_7
T_9_21_wire_logic_cluster/lc_4/in_3

T_12_19_wire_logic_cluster/lc_2/out
T_10_19_sp4_h_l_1
T_13_19_sp4_v_t_36
T_14_19_sp4_h_l_1
T_17_19_sp4_v_t_43
T_17_23_sp4_v_t_44
T_17_25_lc_trk_g2_1
T_17_25_wire_logic_cluster/lc_2/in_3

T_12_19_wire_logic_cluster/lc_2/out
T_13_19_sp4_h_l_4
T_16_15_sp4_v_t_41
T_16_18_lc_trk_g1_1
T_16_18_wire_logic_cluster/lc_7/in_3

T_12_19_wire_logic_cluster/lc_2/out
T_13_19_sp4_h_l_4
T_16_19_sp4_v_t_41
T_16_20_lc_trk_g3_1
T_16_20_wire_logic_cluster/lc_3/in_3

T_12_19_wire_logic_cluster/lc_2/out
T_10_19_sp4_h_l_1
T_9_19_sp4_v_t_42
T_9_23_lc_trk_g0_7
T_9_23_wire_logic_cluster/lc_4/in_3

T_12_19_wire_logic_cluster/lc_2/out
T_13_19_sp4_h_l_4
T_16_19_sp4_v_t_41
T_16_23_sp4_v_t_42
T_15_26_lc_trk_g3_2
T_15_26_wire_logic_cluster/lc_0/in_3

T_12_19_wire_logic_cluster/lc_2/out
T_10_19_sp4_h_l_1
T_13_19_sp4_v_t_36
T_14_19_sp4_h_l_1
T_17_19_sp4_v_t_43
T_17_21_lc_trk_g3_6
T_17_21_wire_logic_cluster/lc_0/in_3

T_12_19_wire_logic_cluster/lc_2/out
T_13_19_sp4_h_l_4
T_16_19_sp4_v_t_41
T_16_23_sp4_v_t_42
T_15_24_lc_trk_g3_2
T_15_24_wire_logic_cluster/lc_2/in_3

T_12_19_wire_logic_cluster/lc_2/out
T_10_19_sp4_h_l_1
T_13_19_sp4_v_t_36
T_10_23_sp4_h_l_6
T_10_23_lc_trk_g0_3
T_10_23_wire_logic_cluster/lc_2/in_3

T_12_19_wire_logic_cluster/lc_2/out
T_7_19_sp12_h_l_0
T_18_19_sp12_v_t_23
T_18_24_lc_trk_g2_7
T_18_24_wire_logic_cluster/lc_4/in_3

T_12_19_wire_logic_cluster/lc_2/out
T_7_19_sp12_h_l_0
T_18_19_sp12_v_t_23
T_18_25_lc_trk_g3_4
T_18_25_wire_logic_cluster/lc_2/in_3

T_12_19_wire_logic_cluster/lc_2/out
T_13_19_sp4_h_l_4
T_16_19_sp4_v_t_41
T_15_20_lc_trk_g3_1
T_15_20_wire_logic_cluster/lc_1/in_1

T_12_19_wire_logic_cluster/lc_2/out
T_13_19_sp4_h_l_4
T_16_19_sp4_v_t_41
T_17_23_sp4_h_l_4
T_18_23_lc_trk_g3_4
T_18_23_wire_logic_cluster/lc_2/in_3

T_12_19_wire_logic_cluster/lc_2/out
T_12_15_sp4_v_t_41
T_9_15_sp4_h_l_10
T_9_15_lc_trk_g0_7
T_9_15_wire_logic_cluster/lc_4/in_3

T_12_19_wire_logic_cluster/lc_2/out
T_12_18_sp4_v_t_36
T_12_22_sp4_v_t_44
T_11_24_lc_trk_g2_1
T_11_24_wire_logic_cluster/lc_2/in_3

T_12_19_wire_logic_cluster/lc_2/out
T_12_18_sp4_v_t_36
T_9_18_sp4_h_l_1
T_10_18_lc_trk_g2_1
T_10_18_wire_logic_cluster/lc_2/in_3

T_12_19_wire_logic_cluster/lc_2/out
T_11_18_lc_trk_g3_2
T_11_18_wire_logic_cluster/lc_0/in_3

T_12_19_wire_logic_cluster/lc_2/out
T_12_17_sp12_v_t_23
T_12_24_lc_trk_g2_3
T_12_24_wire_logic_cluster/lc_0/in_3

T_12_19_wire_logic_cluster/lc_2/out
T_12_19_lc_trk_g0_2
T_12_19_wire_logic_cluster/lc_5/in_3

T_12_19_wire_logic_cluster/lc_2/out
T_11_18_lc_trk_g3_2
T_11_18_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_gpio_core.un1_lb_0020_reg_7_iv_5_0
T_11_17_wire_logic_cluster/lc_3/out
T_11_17_lc_trk_g0_3
T_11_17_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_gpio_core.lb_0030_reg_m_9
T_16_21_wire_logic_cluster/lc_0/out
T_16_17_sp12_v_t_23
T_5_17_sp12_h_l_0
T_11_17_lc_trk_g0_7
T_11_17_wire_logic_cluster/lc_3/in_0

End 

Net : u_core.u_gpio_core.un1_lb_0020_reg_4_iv_0_0_0
T_13_17_wire_logic_cluster/lc_7/out
T_14_18_lc_trk_g2_7
T_14_18_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.un1_lb_0020_reg_4_iv_1_0_0
T_14_18_wire_logic_cluster/lc_6/out
T_15_17_sp4_v_t_45
T_16_21_sp4_h_l_2
T_18_21_lc_trk_g3_7
T_18_21_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_0_sqmuxa
T_12_21_wire_logic_cluster/lc_6/out
T_11_21_sp12_h_l_0
T_10_9_sp12_v_t_23
T_10_17_lc_trk_g3_0
T_10_17_wire_logic_cluster/lc_2/in_3

T_12_21_wire_logic_cluster/lc_6/out
T_11_21_sp12_h_l_0
T_10_9_sp12_v_t_23
T_10_17_lc_trk_g3_0
T_10_17_wire_logic_cluster/lc_0/in_3

T_12_21_wire_logic_cluster/lc_6/out
T_13_18_sp4_v_t_37
T_14_22_sp4_h_l_6
T_16_22_lc_trk_g3_3
T_16_22_wire_logic_cluster/lc_3/in_3

T_12_21_wire_logic_cluster/lc_6/out
T_13_21_lc_trk_g1_6
T_13_21_wire_logic_cluster/lc_0/in_1

T_12_21_wire_logic_cluster/lc_6/out
T_13_21_lc_trk_g1_6
T_13_21_wire_logic_cluster/lc_4/in_1

T_12_21_wire_logic_cluster/lc_6/out
T_12_21_lc_trk_g3_6
T_12_21_wire_logic_cluster/lc_2/in_3

T_12_21_wire_logic_cluster/lc_6/out
T_11_21_sp12_h_l_0
T_10_21_lc_trk_g1_0
T_10_21_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1_RNO_12Z0Z_10
T_13_14_wire_logic_cluster/lc_4/out
T_14_13_sp4_v_t_41
T_13_16_lc_trk_g3_1
T_13_16_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_gpio_core.un1_lb_0020_reg_4_iv_1_0_cascade_
T_13_17_wire_logic_cluster/lc_6/ltout
T_13_17_wire_logic_cluster/lc_7/in_2

End 

Net : u_core.u_gpio_core.lb_addr_p1Z0Z_2
T_13_19_wire_logic_cluster/lc_7/out
T_13_17_sp4_v_t_43
T_13_13_sp4_v_t_44
T_13_14_lc_trk_g2_4
T_13_14_wire_logic_cluster/lc_4/in_0

T_13_19_wire_logic_cluster/lc_7/out
T_12_19_lc_trk_g2_7
T_12_19_input_2_3
T_12_19_wire_logic_cluster/lc_3/in_2

T_13_19_wire_logic_cluster/lc_7/out
T_12_20_lc_trk_g1_7
T_12_20_wire_logic_cluster/lc_1/in_1

T_13_19_wire_logic_cluster/lc_7/out
T_13_17_sp4_v_t_43
T_13_13_sp4_v_t_44
T_13_14_lc_trk_g2_4
T_13_14_wire_logic_cluster/lc_3/in_3

T_13_19_wire_logic_cluster/lc_7/out
T_12_20_lc_trk_g1_7
T_12_20_wire_logic_cluster/lc_0/in_0

T_13_19_wire_logic_cluster/lc_7/out
T_14_19_lc_trk_g0_7
T_14_19_wire_logic_cluster/lc_2/in_1

T_13_19_wire_logic_cluster/lc_7/out
T_13_17_sp4_v_t_43
T_12_21_lc_trk_g1_6
T_12_21_wire_logic_cluster/lc_5/in_0

T_13_19_wire_logic_cluster/lc_7/out
T_12_20_lc_trk_g1_7
T_12_20_wire_logic_cluster/lc_2/in_0

T_13_19_wire_logic_cluster/lc_7/out
T_13_19_lc_trk_g1_7
T_13_19_wire_logic_cluster/lc_3/in_1

T_13_19_wire_logic_cluster/lc_7/out
T_12_19_lc_trk_g3_7
T_12_19_input_2_2
T_12_19_wire_logic_cluster/lc_2/in_2

T_13_19_wire_logic_cluster/lc_7/out
T_12_19_lc_trk_g3_7
T_12_19_input_2_0
T_12_19_wire_logic_cluster/lc_0/in_2

T_13_19_wire_logic_cluster/lc_7/out
T_13_17_sp4_v_t_43
T_12_21_lc_trk_g1_6
T_12_21_wire_logic_cluster/lc_7/in_0

T_13_19_wire_logic_cluster/lc_7/out
T_13_17_sp4_v_t_43
T_12_21_lc_trk_g1_6
T_12_21_wire_logic_cluster/lc_0/in_1

T_13_19_wire_logic_cluster/lc_7/out
T_13_17_sp4_v_t_43
T_12_21_lc_trk_g1_6
T_12_21_wire_logic_cluster/lc_6/in_1

T_13_19_wire_logic_cluster/lc_7/out
T_13_19_lc_trk_g1_7
T_13_19_input_2_4
T_13_19_wire_logic_cluster/lc_4/in_2

T_13_19_wire_logic_cluster/lc_7/out
T_12_19_lc_trk_g2_7
T_12_19_wire_logic_cluster/lc_7/in_0

T_13_19_wire_logic_cluster/lc_7/out
T_12_18_lc_trk_g3_7
T_12_18_wire_logic_cluster/lc_1/in_3

T_13_19_wire_logic_cluster/lc_7/out
T_13_17_sp4_v_t_43
T_12_21_lc_trk_g1_6
T_12_21_wire_logic_cluster/lc_1/in_0

T_13_19_wire_logic_cluster/lc_7/out
T_12_18_lc_trk_g3_7
T_12_18_wire_logic_cluster/lc_0/in_0

T_13_19_wire_logic_cluster/lc_7/out
T_13_17_sp4_v_t_43
T_13_13_sp4_v_t_44
T_13_16_lc_trk_g0_4
T_13_16_wire_logic_cluster/lc_1/in_3

T_13_19_wire_logic_cluster/lc_7/out
T_12_18_lc_trk_g3_7
T_12_18_wire_logic_cluster/lc_2/in_0

T_13_19_wire_logic_cluster/lc_7/out
T_14_19_lc_trk_g0_7
T_14_19_wire_logic_cluster/lc_5/in_0

T_13_19_wire_logic_cluster/lc_7/out
T_13_19_sp4_h_l_3
T_12_19_sp4_v_t_38
T_11_20_lc_trk_g2_6
T_11_20_wire_logic_cluster/lc_2/in_0

T_13_19_wire_logic_cluster/lc_7/out
T_13_17_sp4_v_t_43
T_13_13_sp4_v_t_44
T_13_16_lc_trk_g0_4
T_13_16_wire_logic_cluster/lc_3/in_3

T_13_19_wire_logic_cluster/lc_7/out
T_12_18_lc_trk_g3_7
T_12_18_wire_logic_cluster/lc_4/in_0

T_13_19_wire_logic_cluster/lc_7/out
T_13_19_sp4_h_l_3
T_12_19_sp4_v_t_38
T_11_20_lc_trk_g2_6
T_11_20_wire_logic_cluster/lc_0/in_0

T_13_19_wire_logic_cluster/lc_7/out
T_12_20_lc_trk_g1_7
T_12_20_wire_logic_cluster/lc_4/in_0

T_13_19_wire_logic_cluster/lc_7/out
T_13_17_sp4_v_t_43
T_13_13_sp4_v_t_44
T_13_16_lc_trk_g0_4
T_13_16_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.r_N_6_mux
T_13_16_wire_logic_cluster/lc_7/out
T_13_17_lc_trk_g0_7
T_13_17_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cntZ0Z_11
T_21_22_wire_logic_cluster/lc_3/out
T_22_21_lc_trk_g2_3
T_22_21_wire_logic_cluster/lc_0/in_1

T_21_22_wire_logic_cluster/lc_3/out
T_22_21_lc_trk_g3_3
T_22_21_wire_logic_cluster/lc_3/in_3

T_21_22_wire_logic_cluster/lc_3/out
T_21_22_lc_trk_g1_3
T_21_22_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.N_79_0_i
T_22_20_wire_logic_cluster/lc_7/out
T_22_18_sp4_v_t_43
T_19_22_sp4_h_l_11
T_21_22_lc_trk_g2_6
T_21_22_wire_logic_cluster/lc_2/in_0

T_22_20_wire_logic_cluster/lc_7/out
T_22_18_sp4_v_t_43
T_19_22_sp4_h_l_11
T_21_22_lc_trk_g2_6
T_21_22_wire_logic_cluster/lc_0/in_0

T_22_20_wire_logic_cluster/lc_7/out
T_22_19_sp4_v_t_46
T_21_22_lc_trk_g3_6
T_21_22_wire_logic_cluster/lc_1/in_0

T_22_20_wire_logic_cluster/lc_7/out
T_22_19_sp4_v_t_46
T_21_22_lc_trk_g3_6
T_21_22_wire_logic_cluster/lc_3/in_0

T_22_20_wire_logic_cluster/lc_7/out
T_21_21_lc_trk_g0_7
T_21_21_wire_logic_cluster/lc_1/in_0

T_22_20_wire_logic_cluster/lc_7/out
T_21_21_lc_trk_g0_7
T_21_21_wire_logic_cluster/lc_3/in_0

T_22_20_wire_logic_cluster/lc_7/out
T_21_21_lc_trk_g0_7
T_21_21_wire_logic_cluster/lc_5/in_0

T_22_20_wire_logic_cluster/lc_7/out
T_21_21_lc_trk_g0_7
T_21_21_wire_logic_cluster/lc_7/in_0

T_22_20_wire_logic_cluster/lc_7/out
T_21_21_lc_trk_g1_7
T_21_21_wire_logic_cluster/lc_0/in_0

T_22_20_wire_logic_cluster/lc_7/out
T_21_21_lc_trk_g1_7
T_21_21_wire_logic_cluster/lc_2/in_0

T_22_20_wire_logic_cluster/lc_7/out
T_21_21_lc_trk_g1_7
T_21_21_wire_logic_cluster/lc_4/in_0

T_22_20_wire_logic_cluster/lc_7/out
T_21_21_lc_trk_g1_7
T_21_21_wire_logic_cluster/lc_6/in_0

End 

Net : u_core.u_sump2.trigger_orZ0
T_11_9_wire_logic_cluster/lc_7/out
T_11_9_lc_trk_g2_7
T_11_9_wire_logic_cluster/lc_4/in_1

T_11_9_wire_logic_cluster/lc_7/out
T_11_9_lc_trk_g2_7
T_11_9_input_2_1
T_11_9_wire_logic_cluster/lc_1/in_2

T_11_9_wire_logic_cluster/lc_7/out
T_11_9_lc_trk_g2_7
T_11_9_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_sump2.un1_events_din_10
T_10_11_wire_logic_cluster/lc_6/out
T_10_8_sp4_v_t_36
T_10_12_lc_trk_g0_1
T_10_12_input_2_1
T_10_12_wire_logic_cluster/lc_1/in_2

T_10_11_wire_logic_cluster/lc_6/out
T_10_8_sp4_v_t_36
T_7_12_sp4_h_l_6
T_6_12_lc_trk_g0_6
T_6_12_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_8_0
T_17_19_wire_logic_cluster/lc_4/out
T_17_19_lc_trk_g1_4
T_17_19_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.events_dinZ0Z_10
T_11_10_wire_logic_cluster/lc_4/out
T_10_11_lc_trk_g1_4
T_10_11_wire_logic_cluster/lc_6/in_1

T_11_10_wire_logic_cluster/lc_4/out
T_11_2_sp12_v_t_23
T_11_12_lc_trk_g3_4
T_11_12_input_2_1
T_11_12_wire_logic_cluster/lc_1/in_2

T_11_10_wire_logic_cluster/lc_4/out
T_12_6_sp4_v_t_44
T_12_7_lc_trk_g2_4
T_12_7_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_sump2.trigger_dly_cnt_RNO_0Z0Z_4
T_6_8_wire_logic_cluster/lc_4/out
T_6_6_sp4_v_t_37
T_6_7_lc_trk_g3_5
T_6_7_input_2_2
T_6_7_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_sump2.un1_trigger_dly_cnt_cry_3
T_6_8_wire_logic_cluster/lc_3/cout
T_6_8_wire_logic_cluster/lc_4/in_3

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1Z0Z_11
T_22_20_wire_logic_cluster/lc_2/out
T_22_21_lc_trk_g0_2
T_22_21_input_2_0
T_22_21_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_sump2.un1_rle_time_cry_17
T_5_15_wire_logic_cluster/lc_1/cout
T_5_15_wire_logic_cluster/lc_2/in_3

Net : u_mesa_core.u_mesa2ctrl.subslot_ctrl_0_sqmuxa
T_24_24_wire_logic_cluster/lc_4/out
T_24_23_sp4_v_t_40
T_25_23_sp4_h_l_5
T_24_23_sp4_v_t_46
T_24_25_lc_trk_g3_3
T_24_25_wire_logic_cluster/lc_0/cen

T_24_24_wire_logic_cluster/lc_4/out
T_24_23_sp4_v_t_40
T_25_23_sp4_h_l_5
T_24_23_sp4_v_t_46
T_24_25_lc_trk_g3_3
T_24_25_wire_logic_cluster/lc_0/cen

T_24_24_wire_logic_cluster/lc_4/out
T_24_23_sp4_v_t_40
T_25_23_sp4_h_l_5
T_24_23_sp4_v_t_46
T_24_25_lc_trk_g3_3
T_24_25_wire_logic_cluster/lc_0/cen

T_24_24_wire_logic_cluster/lc_4/out
T_24_23_sp4_v_t_40
T_25_23_sp4_h_l_5
T_24_23_sp4_v_t_46
T_24_25_lc_trk_g3_3
T_24_25_wire_logic_cluster/lc_0/cen

T_24_24_wire_logic_cluster/lc_4/out
T_24_23_sp4_v_t_40
T_25_23_sp4_h_l_5
T_24_23_sp4_v_t_46
T_24_25_lc_trk_g3_3
T_24_25_wire_logic_cluster/lc_0/cen

T_24_24_wire_logic_cluster/lc_4/out
T_24_23_sp4_v_t_40
T_25_23_sp4_h_l_5
T_24_23_sp4_v_t_46
T_24_25_lc_trk_g3_3
T_24_25_wire_logic_cluster/lc_0/cen

T_24_24_wire_logic_cluster/lc_4/out
T_24_23_sp4_v_t_40
T_25_23_sp4_h_l_5
T_24_23_sp4_v_t_46
T_24_25_lc_trk_g3_3
T_24_25_wire_logic_cluster/lc_0/cen

T_24_24_wire_logic_cluster/lc_4/out
T_24_23_sp4_v_t_40
T_25_23_sp4_h_l_5
T_24_23_sp4_v_t_46
T_24_25_lc_trk_g3_3
T_24_25_wire_logic_cluster/lc_0/cen

End 

Net : u_mesa_core.dword_sr_19
T_27_25_wire_logic_cluster/lc_1/out
T_23_25_sp12_h_l_1
T_23_25_lc_trk_g0_2
T_23_25_wire_logic_cluster/lc_1/in_1

T_27_25_wire_logic_cluster/lc_1/out
T_23_25_sp12_h_l_1
T_23_25_lc_trk_g0_2
T_23_25_input_2_0
T_23_25_wire_logic_cluster/lc_0/in_2

T_27_25_wire_logic_cluster/lc_1/out
T_27_22_sp4_v_t_42
T_24_22_sp4_h_l_7
T_23_22_lc_trk_g1_7
T_23_22_wire_logic_cluster/lc_3/in_3

T_27_25_wire_logic_cluster/lc_1/out
T_23_25_sp12_h_l_1
T_23_25_lc_trk_g0_2
T_23_25_wire_logic_cluster/lc_7/in_3

End 

Net : u_mesa_core.u_mesa2ctrl.un1_dword_sr_2_6
T_24_22_wire_logic_cluster/lc_2/out
T_24_21_sp4_v_t_36
T_24_24_lc_trk_g1_4
T_24_24_wire_logic_cluster/lc_3/in_0

End 

Net : u_mesa_core.u_mesa2ctrl.subslot_ctrl12_0_cascade_
T_24_24_wire_logic_cluster/lc_3/ltout
T_24_24_wire_logic_cluster/lc_4/in_2

End 

Net : u_mesa_core.u_mesa2ctrl.un1_dword_sr_2_5
T_23_25_wire_logic_cluster/lc_1/out
T_23_22_sp4_v_t_42
T_24_22_sp4_h_l_0
T_24_22_lc_trk_g1_5
T_24_22_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_sump2.un1_events_p2_0_N_26
T_14_9_wire_logic_cluster/lc_2/out
T_15_9_lc_trk_g0_2
T_15_9_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.u_sump2.events_p2Z0Z_10
T_14_9_wire_logic_cluster/lc_1/out
T_14_9_lc_trk_g3_1
T_14_9_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_sump2.events_p1Z0Z_8
T_14_7_wire_logic_cluster/lc_5/out
T_15_8_lc_trk_g2_5
T_15_8_wire_logic_cluster/lc_0/in_3

T_14_7_wire_logic_cluster/lc_5/out
T_13_7_sp4_h_l_2
T_12_7_sp4_v_t_45
T_9_11_sp4_h_l_8
T_8_11_lc_trk_g0_0
T_8_11_wire_bram/ram/WDATA_8

T_14_7_wire_logic_cluster/lc_5/out
T_15_8_lc_trk_g2_5
T_15_8_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_8_29_cascade_
T_14_17_wire_logic_cluster/lc_2/ltout
T_14_17_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_gpio_core.lb_0038_reg_m_29
T_14_17_wire_logic_cluster/lc_0/out
T_14_17_lc_trk_g1_0
T_14_17_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1Z0Z_6
T_20_21_wire_logic_cluster/lc_1/out
T_20_20_lc_trk_g0_1
T_20_20_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc20_0_N_6
T_20_20_wire_logic_cluster/lc_5/out
T_21_19_lc_trk_g3_5
T_21_19_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_19_0_i_1_29_cascade_
T_14_17_wire_logic_cluster/lc_3/ltout
T_14_17_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cntZ0Z_4
T_21_21_wire_logic_cluster/lc_4/out
T_21_20_lc_trk_g1_4
T_21_20_wire_logic_cluster/lc_0/in_3

T_21_21_wire_logic_cluster/lc_4/out
T_21_20_lc_trk_g1_4
T_21_20_wire_logic_cluster/lc_3/in_0

T_21_21_wire_logic_cluster/lc_4/out
T_21_21_lc_trk_g3_4
T_21_21_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt10
T_24_14_wire_logic_cluster/lc_0/cout
T_24_14_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1Z0Z_4
T_20_15_wire_logic_cluster/lc_2/out
T_20_15_sp4_h_l_9
T_22_15_lc_trk_g2_4
T_22_15_wire_logic_cluster/lc_2/in_0

T_20_15_wire_logic_cluster/lc_2/out
T_21_14_lc_trk_g3_2
T_21_14_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt10_0_N_6
T_22_15_wire_logic_cluster/lc_2/out
T_22_15_sp4_h_l_9
T_25_11_sp4_v_t_44
T_24_13_lc_trk_g2_1
T_24_13_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt10_THRU_CO
T_24_14_wire_logic_cluster/lc_1/out
T_23_13_lc_trk_g3_1
T_23_13_wire_logic_cluster/lc_1/in_3

T_24_14_wire_logic_cluster/lc_1/out
T_23_13_lc_trk_g3_1
T_23_13_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.N_1141_0
T_23_13_wire_logic_cluster/lc_1/out
T_23_13_sp4_h_l_7
T_22_13_lc_trk_g1_7
T_22_13_wire_logic_cluster/lc_2/in_0

T_23_13_wire_logic_cluster/lc_1/out
T_23_13_sp4_h_l_7
T_22_13_lc_trk_g1_7
T_22_13_wire_logic_cluster/lc_4/in_0

T_23_13_wire_logic_cluster/lc_1/out
T_23_13_sp4_h_l_7
T_22_13_lc_trk_g1_7
T_22_13_wire_logic_cluster/lc_6/in_0

T_23_13_wire_logic_cluster/lc_1/out
T_23_13_sp4_h_l_7
T_22_13_lc_trk_g1_7
T_22_13_wire_logic_cluster/lc_0/in_0

T_23_13_wire_logic_cluster/lc_1/out
T_22_13_lc_trk_g2_1
T_22_13_wire_logic_cluster/lc_3/in_0

T_23_13_wire_logic_cluster/lc_1/out
T_22_13_lc_trk_g2_1
T_22_13_wire_logic_cluster/lc_5/in_0

T_23_13_wire_logic_cluster/lc_1/out
T_22_13_lc_trk_g2_1
T_22_13_wire_logic_cluster/lc_7/in_0

T_23_13_wire_logic_cluster/lc_1/out
T_22_13_lc_trk_g2_1
T_22_13_wire_logic_cluster/lc_1/in_0

T_23_13_wire_logic_cluster/lc_1/out
T_22_12_lc_trk_g3_1
T_22_12_wire_logic_cluster/lc_2/in_0

T_23_13_wire_logic_cluster/lc_1/out
T_22_12_lc_trk_g3_1
T_22_12_wire_logic_cluster/lc_4/in_0

T_23_13_wire_logic_cluster/lc_1/out
T_22_12_lc_trk_g3_1
T_22_12_wire_logic_cluster/lc_6/in_0

T_23_13_wire_logic_cluster/lc_1/out
T_22_12_lc_trk_g2_1
T_22_12_wire_logic_cluster/lc_1/in_0

T_23_13_wire_logic_cluster/lc_1/out
T_22_12_lc_trk_g2_1
T_22_12_wire_logic_cluster/lc_3/in_0

T_23_13_wire_logic_cluster/lc_1/out
T_22_12_lc_trk_g2_1
T_22_12_wire_logic_cluster/lc_5/in_0

T_23_13_wire_logic_cluster/lc_1/out
T_22_12_lc_trk_g2_1
T_22_12_wire_logic_cluster/lc_7/in_0

T_23_13_wire_logic_cluster/lc_1/out
T_22_14_lc_trk_g0_1
T_22_14_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_gpio_core.lb_addr_p1_RNISHQR3_0Z0Z_2
T_12_21_wire_logic_cluster/lc_0/out
T_12_19_sp4_v_t_45
T_11_23_lc_trk_g2_0
T_11_23_wire_logic_cluster/lc_2/in_0

T_12_21_wire_logic_cluster/lc_0/out
T_12_19_sp4_v_t_45
T_11_23_lc_trk_g2_0
T_11_23_wire_logic_cluster/lc_6/in_0

T_12_21_wire_logic_cluster/lc_0/out
T_13_18_sp4_v_t_41
T_14_18_sp4_h_l_9
T_16_18_lc_trk_g3_4
T_16_18_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cntZ0Z_10
T_21_22_wire_logic_cluster/lc_2/out
T_22_21_lc_trk_g3_2
T_22_21_wire_logic_cluster/lc_0/in_3

T_21_22_wire_logic_cluster/lc_2/out
T_22_21_lc_trk_g3_2
T_22_21_wire_logic_cluster/lc_3/in_0

T_21_22_wire_logic_cluster/lc_2/out
T_21_22_lc_trk_g1_2
T_21_22_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_sump2.c_addr_p1_RNIFL2T2Z0Z_7
T_16_14_wire_logic_cluster/lc_0/out
T_13_14_sp12_h_l_0
T_14_14_sp4_h_l_3
T_10_14_sp4_h_l_3
T_9_14_sp4_v_t_38
T_9_18_sp4_v_t_43
T_9_22_sp4_v_t_43
T_8_23_lc_trk_g3_3
T_8_23_input0_0
T_8_23_wire_bram/ram/RADDR_7

T_16_14_wire_logic_cluster/lc_0/out
T_13_14_sp12_h_l_0
T_14_14_sp4_h_l_3
T_10_14_sp4_h_l_3
T_9_14_sp4_v_t_38
T_9_18_sp4_v_t_43
T_9_22_sp4_v_t_43
T_8_25_lc_trk_g3_3
T_8_25_input0_0
T_8_25_wire_bram/ram/RADDR_7

T_16_14_wire_logic_cluster/lc_0/out
T_13_14_sp12_h_l_0
T_14_14_sp4_h_l_3
T_10_14_sp4_h_l_3
T_9_14_sp4_v_t_38
T_9_18_sp4_v_t_43
T_8_19_lc_trk_g3_3
T_8_19_input0_0
T_8_19_wire_bram/ram/RADDR_7

T_16_14_wire_logic_cluster/lc_0/out
T_13_14_sp12_h_l_0
T_14_14_sp4_h_l_3
T_10_14_sp4_h_l_3
T_9_10_sp4_v_t_38
T_9_6_sp4_v_t_38
T_8_9_lc_trk_g2_6
T_8_9_input0_0
T_8_9_wire_bram/ram/RADDR_7

T_16_14_wire_logic_cluster/lc_0/out
T_13_14_sp12_h_l_0
T_14_14_sp4_h_l_3
T_10_14_sp4_h_l_3
T_9_14_sp4_v_t_38
T_9_18_sp4_v_t_43
T_8_21_lc_trk_g3_3
T_8_21_input0_0
T_8_21_wire_bram/ram/RADDR_7

T_16_14_wire_logic_cluster/lc_0/out
T_13_14_sp12_h_l_0
T_14_14_sp4_h_l_3
T_10_14_sp4_h_l_3
T_9_10_sp4_v_t_38
T_9_6_sp4_v_t_38
T_8_7_lc_trk_g2_6
T_8_7_input0_0
T_8_7_wire_bram/ram/RADDR_7

T_16_14_wire_logic_cluster/lc_0/out
T_13_14_sp12_h_l_0
T_22_14_sp4_h_l_11
T_25_10_sp4_v_t_46
T_25_6_sp4_v_t_42
T_25_9_lc_trk_g0_2
T_25_9_input0_0
T_25_9_wire_bram/ram/RADDR_7

T_16_14_wire_logic_cluster/lc_0/out
T_13_14_sp12_h_l_0
T_22_14_sp4_h_l_11
T_25_10_sp4_v_t_46
T_25_6_sp4_v_t_42
T_25_7_lc_trk_g2_2
T_25_7_input0_0
T_25_7_wire_bram/ram/RADDR_7

T_16_14_wire_logic_cluster/lc_0/out
T_13_14_sp12_h_l_0
T_14_14_sp4_h_l_3
T_10_14_sp4_h_l_3
T_9_14_sp4_v_t_38
T_8_17_lc_trk_g2_6
T_8_17_input0_0
T_8_17_wire_bram/ram/RADDR_7

T_16_14_wire_logic_cluster/lc_0/out
T_13_14_sp12_h_l_0
T_22_14_sp4_h_l_11
T_25_10_sp4_v_t_46
T_25_13_lc_trk_g0_6
T_25_13_input0_0
T_25_13_wire_bram/ram/RADDR_7

T_16_14_wire_logic_cluster/lc_0/out
T_13_14_sp12_h_l_0
T_22_14_sp4_h_l_11
T_25_14_sp4_v_t_46
T_25_15_lc_trk_g2_6
T_25_15_input0_0
T_25_15_wire_bram/ram/RADDR_7

T_16_14_wire_logic_cluster/lc_0/out
T_13_14_sp12_h_l_0
T_22_14_sp4_h_l_11
T_25_10_sp4_v_t_46
T_25_11_lc_trk_g2_6
T_25_11_input0_0
T_25_11_wire_bram/ram/RADDR_7

End 

Net : bfn_11_8_0_
T_15_14_wire_logic_cluster/carry_in_mux/cout
T_15_14_wire_logic_cluster/lc_0/in_3

Net : u_core.u_sump2.user_addr_RNIIAT21Z0Z_7
T_15_14_wire_logic_cluster/lc_0/out
T_16_14_lc_trk_g1_0
T_16_14_wire_logic_cluster/lc_0/in_3

T_15_14_wire_logic_cluster/lc_0/out
T_16_15_lc_trk_g3_0
T_16_15_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_6_i_1
T_10_19_wire_logic_cluster/lc_2/out
T_10_20_lc_trk_g0_2
T_10_20_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_sump2.events_p1Z0Z_11
T_14_8_wire_logic_cluster/lc_0/out
T_14_9_lc_trk_g1_0
T_14_9_wire_logic_cluster/lc_2/in_1

T_14_8_wire_logic_cluster/lc_0/out
T_14_8_sp4_h_l_5
T_10_8_sp4_h_l_5
T_9_8_sp4_v_t_40
T_8_11_lc_trk_g3_0
T_8_11_wire_bram/ram/WDATA_11

T_14_8_wire_logic_cluster/lc_0/out
T_14_8_lc_trk_g1_0
T_14_8_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_6_4_cascade_
T_10_19_wire_logic_cluster/lc_1/ltout
T_10_19_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_8_1
T_17_25_wire_logic_cluster/lc_5/out
T_17_25_lc_trk_g2_5
T_17_25_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_10_24_cascade_
T_16_23_wire_logic_cluster/lc_2/ltout
T_16_23_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_10_1_24
T_15_22_wire_logic_cluster/lc_4/out
T_16_23_lc_trk_g3_4
T_16_23_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cntZ0Z_7
T_21_21_wire_logic_cluster/lc_7/out
T_20_20_lc_trk_g3_7
T_20_20_wire_logic_cluster/lc_5/in_1

T_21_21_wire_logic_cluster/lc_7/out
T_20_21_lc_trk_g3_7
T_20_21_wire_logic_cluster/lc_3/in_1

T_21_21_wire_logic_cluster/lc_7/out
T_21_21_lc_trk_g3_7
T_21_21_wire_logic_cluster/lc_7/in_1

End 

Net : u_core.u_gpio_core.lb_0028_regZ0Z_10
T_7_14_wire_logic_cluster/lc_2/out
T_7_14_sp4_h_l_9
T_11_14_sp4_h_l_0
T_13_14_lc_trk_g2_5
T_13_14_wire_logic_cluster/lc_4/in_1

T_7_14_wire_logic_cluster/lc_2/out
T_7_14_sp4_h_l_9
T_11_14_sp4_h_l_0
T_14_14_sp4_v_t_37
T_13_15_lc_trk_g2_5
T_13_15_wire_logic_cluster/lc_7/in_0

End 

Net : u_core.u_gpio_core.lb_0030_reg_m_24
T_13_23_wire_logic_cluster/lc_7/out
T_13_22_sp4_v_t_46
T_14_22_sp4_h_l_4
T_15_22_lc_trk_g3_4
T_15_22_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_8_7_cascade_
T_17_25_wire_logic_cluster/lc_0/ltout
T_17_25_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_sump2.events_p2Z0Z_11
T_14_8_wire_logic_cluster/lc_2/out
T_14_9_lc_trk_g0_2
T_14_9_input_2_2
T_14_9_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1Z0Z_7
T_20_20_wire_logic_cluster/lc_3/out
T_20_20_lc_trk_g0_3
T_20_20_input_2_5
T_20_20_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_gpio_core.lb_addr_p1_RNI47BC3_1Z0Z_5
T_12_19_wire_logic_cluster/lc_0/out
T_12_19_sp4_h_l_5
T_16_19_sp4_h_l_1
T_19_19_sp4_v_t_36
T_18_22_lc_trk_g2_4
T_18_22_wire_logic_cluster/lc_2/in_0

T_12_19_wire_logic_cluster/lc_0/out
T_12_17_sp4_v_t_45
T_13_21_sp4_h_l_2
T_15_21_lc_trk_g3_7
T_15_21_wire_logic_cluster/lc_0/in_0

T_12_19_wire_logic_cluster/lc_0/out
T_12_17_sp4_v_t_45
T_13_21_sp4_h_l_2
T_15_21_lc_trk_g3_7
T_15_21_wire_logic_cluster/lc_3/in_3

T_12_19_wire_logic_cluster/lc_0/out
T_12_19_sp4_h_l_5
T_16_19_sp4_h_l_1
T_17_19_lc_trk_g3_1
T_17_19_wire_logic_cluster/lc_7/in_3

T_12_19_wire_logic_cluster/lc_0/out
T_12_19_sp4_h_l_5
T_15_15_sp4_v_t_40
T_14_18_lc_trk_g3_0
T_14_18_wire_logic_cluster/lc_4/in_1

T_12_19_wire_logic_cluster/lc_0/out
T_12_19_sp4_h_l_5
T_16_19_sp4_h_l_1
T_17_19_lc_trk_g3_1
T_17_19_wire_logic_cluster/lc_4/in_0

T_12_19_wire_logic_cluster/lc_0/out
T_12_19_sp4_h_l_5
T_11_15_sp4_v_t_40
T_11_11_sp4_v_t_45
T_11_7_sp4_v_t_46
T_10_10_lc_trk_g3_6
T_10_10_wire_logic_cluster/lc_0/in_3

T_12_19_wire_logic_cluster/lc_0/out
T_12_19_sp4_h_l_5
T_15_19_sp4_v_t_47
T_15_22_lc_trk_g0_7
T_15_22_wire_logic_cluster/lc_2/in_1

T_12_19_wire_logic_cluster/lc_0/out
T_12_19_sp4_h_l_5
T_16_19_sp4_h_l_1
T_19_19_sp4_v_t_36
T_18_22_lc_trk_g2_4
T_18_22_wire_logic_cluster/lc_7/in_3

T_12_19_wire_logic_cluster/lc_0/out
T_12_17_sp4_v_t_45
T_13_21_sp4_h_l_2
T_15_21_lc_trk_g3_7
T_15_21_wire_logic_cluster/lc_4/in_0

T_12_19_wire_logic_cluster/lc_0/out
T_12_19_sp4_h_l_5
T_11_15_sp4_v_t_40
T_10_19_lc_trk_g1_5
T_10_19_wire_logic_cluster/lc_4/in_0

T_12_19_wire_logic_cluster/lc_0/out
T_12_19_sp4_h_l_5
T_15_19_sp4_v_t_47
T_16_23_sp4_h_l_10
T_17_23_lc_trk_g3_2
T_17_23_input_2_5
T_17_23_wire_logic_cluster/lc_5/in_2

T_12_19_wire_logic_cluster/lc_0/out
T_12_15_sp12_v_t_23
T_12_23_lc_trk_g3_0
T_12_23_wire_logic_cluster/lc_2/in_1

T_12_19_wire_logic_cluster/lc_0/out
T_12_19_sp4_h_l_5
T_11_15_sp4_v_t_40
T_10_19_lc_trk_g1_5
T_10_19_wire_logic_cluster/lc_7/in_3

T_12_19_wire_logic_cluster/lc_0/out
T_12_19_sp4_h_l_5
T_15_19_sp4_v_t_47
T_16_23_sp4_h_l_10
T_17_23_lc_trk_g3_2
T_17_23_wire_logic_cluster/lc_2/in_1

T_12_19_wire_logic_cluster/lc_0/out
T_12_20_lc_trk_g0_0
T_12_20_wire_logic_cluster/lc_5/in_1

T_12_19_wire_logic_cluster/lc_0/out
T_12_19_sp4_h_l_5
T_15_15_sp4_v_t_40
T_14_18_lc_trk_g3_0
T_14_18_wire_logic_cluster/lc_6/in_1

T_12_19_wire_logic_cluster/lc_0/out
T_12_16_sp4_v_t_40
T_13_20_sp4_h_l_5
T_14_20_lc_trk_g2_5
T_14_20_wire_logic_cluster/lc_2/in_3

T_12_19_wire_logic_cluster/lc_0/out
T_12_18_lc_trk_g1_0
T_12_18_wire_logic_cluster/lc_6/in_3

T_12_19_wire_logic_cluster/lc_0/out
T_12_19_sp4_h_l_5
T_15_19_sp4_v_t_47
T_14_23_lc_trk_g2_2
T_14_23_wire_logic_cluster/lc_5/in_1

T_12_19_wire_logic_cluster/lc_0/out
T_12_15_sp12_v_t_23
T_12_23_lc_trk_g3_0
T_12_23_input_2_5
T_12_23_wire_logic_cluster/lc_5/in_2

T_12_19_wire_logic_cluster/lc_0/out
T_13_18_lc_trk_g3_0
T_13_18_wire_logic_cluster/lc_0/in_3

T_12_19_wire_logic_cluster/lc_0/out
T_12_16_sp4_v_t_40
T_13_20_sp4_h_l_5
T_15_20_lc_trk_g2_0
T_15_20_wire_logic_cluster/lc_1/in_3

T_12_19_wire_logic_cluster/lc_0/out
T_12_17_sp4_v_t_45
T_13_21_sp4_h_l_2
T_17_21_sp4_h_l_5
T_17_21_lc_trk_g0_0
T_17_21_wire_logic_cluster/lc_3/in_1

T_12_19_wire_logic_cluster/lc_0/out
T_12_16_sp4_v_t_40
T_13_20_sp4_h_l_5
T_14_20_lc_trk_g2_5
T_14_20_wire_logic_cluster/lc_0/in_3

T_12_19_wire_logic_cluster/lc_0/out
T_12_20_lc_trk_g0_0
T_12_20_wire_logic_cluster/lc_6/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_19_7
T_17_24_wire_logic_cluster/lc_2/out
T_17_24_lc_trk_g0_2
T_17_24_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_19_1_cascade_
T_17_24_wire_logic_cluster/lc_1/ltout
T_17_24_wire_logic_cluster/lc_2/in_2

End 

Net : pi_spi_miso_c
T_28_14_wire_logic_cluster/lc_5/out
T_20_14_sp12_h_l_1
T_8_14_sp12_h_l_1
T_7_14_sp12_v_t_22
T_7_23_sp4_v_t_36
T_6_26_lc_trk_g2_4
T_6_26_wire_logic_cluster/lc_3/in_3

T_28_14_wire_logic_cluster/lc_5/out
T_28_14_sp12_h_l_1
T_33_14_lc_trk_g1_2
T_33_14_wire_io_cluster/io_1/D_OUT_0

End 

Net : u_core.u_sump2.trigger_dly_cnt_RNO_0Z0Z_3
T_6_8_wire_logic_cluster/lc_3/out
T_6_7_lc_trk_g1_3
T_6_7_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_out_RNO_0_14_cascade_
T_6_26_wire_logic_cluster/lc_3/ltout
T_6_26_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_sump2.un1_trigger_dly_cnt_cry_2
T_6_8_wire_logic_cluster/lc_2/cout
T_6_8_wire_logic_cluster/lc_3/in_3

Net : u_core.u_sump2.N_2250_1
T_16_15_wire_logic_cluster/lc_3/out
T_17_14_lc_trk_g2_3
T_17_14_wire_logic_cluster/lc_0/in_3

T_16_15_wire_logic_cluster/lc_3/out
T_17_14_lc_trk_g2_3
T_17_14_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_sump2.lb_rd_d_26_1_0_4
T_17_14_wire_logic_cluster/lc_0/out
T_17_14_sp4_h_l_5
T_19_14_lc_trk_g3_0
T_19_14_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_sump2.N_2149_i
T_10_17_wire_logic_cluster/lc_7/out
T_10_15_sp4_v_t_43
T_11_15_sp4_h_l_11
T_15_15_sp4_h_l_11
T_16_15_lc_trk_g2_3
T_16_15_input_2_3
T_16_15_wire_logic_cluster/lc_3/in_2

T_10_17_wire_logic_cluster/lc_7/out
T_10_14_sp4_v_t_38
T_11_14_sp4_h_l_3
T_15_14_sp4_h_l_11
T_16_14_lc_trk_g3_3
T_16_14_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_sump2.un1_rle_time_cry_16
T_5_15_wire_logic_cluster/lc_0/cout
T_5_15_wire_logic_cluster/lc_1/in_3

Net : u_core.u_sump2.N_96
T_13_15_wire_logic_cluster/lc_6/out
T_11_15_sp4_h_l_9
T_10_15_sp4_v_t_44
T_9_16_lc_trk_g3_4
T_9_16_wire_logic_cluster/lc_6/in_3

T_13_15_wire_logic_cluster/lc_6/out
T_11_15_sp4_h_l_9
T_10_11_sp4_v_t_44
T_10_7_sp4_v_t_40
T_7_7_sp4_h_l_11
T_6_7_lc_trk_g0_3
T_6_7_wire_logic_cluster/lc_1/in_0

T_13_15_wire_logic_cluster/lc_6/out
T_11_15_sp4_h_l_9
T_10_11_sp4_v_t_44
T_10_7_sp4_v_t_40
T_7_7_sp4_h_l_11
T_6_7_lc_trk_g0_3
T_6_7_wire_logic_cluster/lc_3/in_0

T_13_15_wire_logic_cluster/lc_6/out
T_11_15_sp4_h_l_9
T_10_11_sp4_v_t_44
T_10_7_sp4_v_t_40
T_7_7_sp4_h_l_11
T_6_7_lc_trk_g0_3
T_6_7_wire_logic_cluster/lc_5/in_0

T_13_15_wire_logic_cluster/lc_6/out
T_11_15_sp4_h_l_9
T_10_11_sp4_v_t_44
T_10_7_sp4_v_t_40
T_7_7_sp4_h_l_11
T_6_7_lc_trk_g0_3
T_6_7_wire_logic_cluster/lc_7/in_0

T_13_15_wire_logic_cluster/lc_6/out
T_13_13_sp4_v_t_41
T_10_13_sp4_h_l_4
T_9_9_sp4_v_t_44
T_6_9_sp4_h_l_3
T_7_9_lc_trk_g3_3
T_7_9_wire_logic_cluster/lc_0/in_0

T_13_15_wire_logic_cluster/lc_6/out
T_13_13_sp4_v_t_41
T_10_13_sp4_h_l_4
T_9_9_sp4_v_t_44
T_6_9_sp4_h_l_3
T_7_9_lc_trk_g3_3
T_7_9_wire_logic_cluster/lc_2/in_0

T_13_15_wire_logic_cluster/lc_6/out
T_13_13_sp4_v_t_41
T_10_13_sp4_h_l_4
T_9_9_sp4_v_t_44
T_6_9_sp4_h_l_3
T_7_9_lc_trk_g3_3
T_7_9_wire_logic_cluster/lc_4/in_0

T_13_15_wire_logic_cluster/lc_6/out
T_13_13_sp4_v_t_41
T_10_13_sp4_h_l_4
T_9_9_sp4_v_t_44
T_6_9_sp4_h_l_3
T_7_9_lc_trk_g3_3
T_7_9_wire_logic_cluster/lc_6/in_0

T_13_15_wire_logic_cluster/lc_6/out
T_13_13_sp4_v_t_41
T_10_13_sp4_h_l_4
T_9_9_sp4_v_t_44
T_6_9_sp4_h_l_3
T_5_9_lc_trk_g1_3
T_5_9_wire_logic_cluster/lc_1/in_1

T_13_15_wire_logic_cluster/lc_6/out
T_13_13_sp4_v_t_41
T_10_13_sp4_h_l_4
T_9_9_sp4_v_t_44
T_6_9_sp4_h_l_3
T_7_9_lc_trk_g3_3
T_7_9_wire_logic_cluster/lc_3/in_1

T_13_15_wire_logic_cluster/lc_6/out
T_13_13_sp4_v_t_41
T_10_13_sp4_h_l_4
T_9_9_sp4_v_t_44
T_6_9_sp4_h_l_3
T_7_9_lc_trk_g3_3
T_7_9_wire_logic_cluster/lc_5/in_1

T_13_15_wire_logic_cluster/lc_6/out
T_13_13_sp4_v_t_41
T_10_13_sp4_h_l_4
T_9_9_sp4_v_t_44
T_6_9_sp4_h_l_3
T_7_9_lc_trk_g3_3
T_7_9_wire_logic_cluster/lc_7/in_1

T_13_15_wire_logic_cluster/lc_6/out
T_13_13_sp4_v_t_41
T_10_13_sp4_h_l_4
T_9_9_sp4_v_t_44
T_6_9_sp4_h_l_3
T_7_9_lc_trk_g3_3
T_7_9_wire_logic_cluster/lc_1/in_1

T_13_15_wire_logic_cluster/lc_6/out
T_11_15_sp4_h_l_9
T_10_11_sp4_v_t_44
T_10_7_sp4_v_t_40
T_7_7_sp4_h_l_11
T_6_7_lc_trk_g0_3
T_6_7_wire_logic_cluster/lc_0/in_3

T_13_15_wire_logic_cluster/lc_6/out
T_11_15_sp4_h_l_9
T_10_11_sp4_v_t_44
T_10_7_sp4_v_t_40
T_7_7_sp4_h_l_11
T_6_7_lc_trk_g0_3
T_6_7_wire_logic_cluster/lc_2/in_3

T_13_15_wire_logic_cluster/lc_6/out
T_11_15_sp4_h_l_9
T_10_11_sp4_v_t_44
T_10_7_sp4_v_t_40
T_7_7_sp4_h_l_11
T_6_7_lc_trk_g0_3
T_6_7_wire_logic_cluster/lc_4/in_3

T_13_15_wire_logic_cluster/lc_6/out
T_11_15_sp4_h_l_9
T_10_11_sp4_v_t_44
T_10_7_sp4_v_t_40
T_7_7_sp4_h_l_11
T_6_7_lc_trk_g0_3
T_6_7_wire_logic_cluster/lc_6/in_3

T_13_15_wire_logic_cluster/lc_6/out
T_13_13_sp4_v_t_41
T_10_13_sp4_h_l_4
T_9_9_sp4_v_t_44
T_6_9_sp4_h_l_3
T_5_9_lc_trk_g0_3
T_5_9_wire_logic_cluster/lc_0/in_3

T_13_15_wire_logic_cluster/lc_6/out
T_11_15_sp4_h_l_9
T_10_11_sp4_v_t_44
T_7_11_sp4_h_l_3
T_6_11_lc_trk_g1_3
T_6_11_wire_logic_cluster/lc_5/in_3

T_13_15_wire_logic_cluster/lc_6/out
T_13_13_sp4_v_t_41
T_13_9_sp4_v_t_42
T_13_12_lc_trk_g0_2
T_13_12_wire_logic_cluster/lc_2/in_0

T_13_15_wire_logic_cluster/lc_6/out
T_13_13_sp4_v_t_41
T_13_9_sp4_v_t_41
T_12_13_lc_trk_g1_4
T_12_13_wire_logic_cluster/lc_6/in_1

T_13_15_wire_logic_cluster/lc_6/out
T_13_12_sp4_v_t_36
T_14_16_sp4_h_l_1
T_15_16_lc_trk_g2_1
T_15_16_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_sump2.N_96_i_g
T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_12_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_12_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_11_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_11_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_11_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_11_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_11_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_11_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_11_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_11_wire_logic_cluster/lc_5/s_r

End 

Net : u_core.u_sump2.N_96_i
T_9_16_wire_logic_cluster/lc_6/out
T_0_16_span12_horz_3
T_0_16_lc_trk_g0_3
T_0_16_wire_gbuf/in

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_20_0_cascade_
T_17_23_wire_logic_cluster/lc_5/ltout
T_17_23_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_20_12
T_18_24_wire_logic_cluster/lc_6/out
T_18_24_lc_trk_g2_6
T_18_24_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_15_12
T_17_26_wire_logic_cluster/lc_4/out
T_17_26_lc_trk_g0_4
T_17_26_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_sump2.un1_trigger_dly_cnt_cry_1
T_6_8_wire_logic_cluster/lc_1/cout
T_6_8_wire_logic_cluster/lc_2/in_3

Net : u_core.u_sump2.events_p1Z0Z_10
T_13_9_wire_logic_cluster/lc_7/out
T_14_9_lc_trk_g0_7
T_14_9_wire_logic_cluster/lc_2/in_3

T_13_9_wire_logic_cluster/lc_7/out
T_13_7_sp4_v_t_43
T_10_11_sp4_h_l_11
T_6_11_sp4_h_l_2
T_8_11_lc_trk_g3_7
T_8_11_wire_bram/ram/WDATA_10

T_13_9_wire_logic_cluster/lc_7/out
T_14_9_lc_trk_g0_7
T_14_9_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_sump2.trigger_dly_cnt_RNO_0Z0Z_2
T_6_8_wire_logic_cluster/lc_2/out
T_6_7_lc_trk_g0_2
T_6_7_input_2_0
T_6_7_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1Z0Z_2
T_18_21_wire_logic_cluster/lc_4/out
T_18_21_lc_trk_g3_4
T_18_21_wire_logic_cluster/lc_3/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_6_17
T_10_17_wire_logic_cluster/lc_0/out
T_11_17_sp4_h_l_0
T_14_17_sp4_v_t_37
T_14_21_lc_trk_g1_0
T_14_21_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cntZ0Z_6
T_21_21_wire_logic_cluster/lc_6/out
T_20_20_lc_trk_g2_6
T_20_20_wire_logic_cluster/lc_5/in_3

T_21_21_wire_logic_cluster/lc_6/out
T_20_21_lc_trk_g2_6
T_20_21_wire_logic_cluster/lc_3/in_3

T_21_21_wire_logic_cluster/lc_6/out
T_21_21_lc_trk_g1_6
T_21_21_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.u_sump2.rd_incZ0
T_16_14_wire_logic_cluster/lc_1/out
T_15_13_lc_trk_g2_1
T_15_13_wire_logic_cluster/lc_0/in_1

T_16_14_wire_logic_cluster/lc_1/out
T_15_13_lc_trk_g3_1
T_15_13_input_2_0
T_15_13_wire_logic_cluster/lc_0/in_2

T_16_14_wire_logic_cluster/lc_1/out
T_17_13_lc_trk_g2_1
T_17_13_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_sump2.un1_events_p2_0_N_31
T_14_9_wire_logic_cluster/lc_0/out
T_15_9_lc_trk_g0_0
T_15_9_input_2_6
T_15_9_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_gpio_core.lb_addr_p1_RNISHQR3_1Z0Z_2
T_12_18_wire_logic_cluster/lc_0/out
T_12_18_sp4_h_l_5
T_11_18_sp4_v_t_40
T_11_22_sp4_v_t_36
T_11_23_lc_trk_g2_4
T_11_23_wire_logic_cluster/lc_0/in_0

T_12_18_wire_logic_cluster/lc_0/out
T_12_18_sp4_h_l_5
T_15_18_sp4_v_t_47
T_16_22_sp4_h_l_4
T_18_22_lc_trk_g3_1
T_18_22_wire_logic_cluster/lc_0/in_0

T_12_18_wire_logic_cluster/lc_0/out
T_12_15_sp4_v_t_40
T_13_19_sp4_h_l_5
T_16_19_sp4_v_t_40
T_17_23_sp4_h_l_5
T_17_23_lc_trk_g0_0
T_17_23_wire_logic_cluster/lc_6/in_0

T_12_18_wire_logic_cluster/lc_0/out
T_12_15_sp4_v_t_40
T_13_19_sp4_h_l_5
T_17_19_sp4_h_l_8
T_17_19_lc_trk_g0_5
T_17_19_wire_logic_cluster/lc_6/in_1

T_12_18_wire_logic_cluster/lc_0/out
T_12_15_sp4_v_t_40
T_13_19_sp4_h_l_5
T_17_19_sp4_h_l_8
T_17_19_lc_trk_g0_5
T_17_19_wire_logic_cluster/lc_2/in_1

T_12_18_wire_logic_cluster/lc_0/out
T_12_15_sp4_v_t_40
T_13_19_sp4_h_l_5
T_16_19_sp4_v_t_40
T_17_23_sp4_h_l_5
T_17_23_lc_trk_g0_0
T_17_23_wire_logic_cluster/lc_3/in_1

T_12_18_wire_logic_cluster/lc_0/out
T_12_18_sp4_h_l_5
T_15_18_sp4_v_t_47
T_16_22_sp4_h_l_4
T_18_22_lc_trk_g3_1
T_18_22_wire_logic_cluster/lc_6/in_0

T_12_18_wire_logic_cluster/lc_0/out
T_12_18_sp4_h_l_5
T_15_18_sp4_v_t_47
T_15_22_sp4_v_t_47
T_14_23_lc_trk_g3_7
T_14_23_wire_logic_cluster/lc_6/in_0

T_12_18_wire_logic_cluster/lc_0/out
T_12_18_sp4_h_l_5
T_14_18_lc_trk_g2_0
T_14_18_wire_logic_cluster/lc_2/in_0

T_12_18_wire_logic_cluster/lc_0/out
T_12_18_sp4_h_l_5
T_11_18_sp4_v_t_40
T_11_22_sp4_v_t_36
T_11_23_lc_trk_g2_4
T_11_23_wire_logic_cluster/lc_5/in_1

T_12_18_wire_logic_cluster/lc_0/out
T_12_18_sp4_h_l_5
T_11_18_sp4_v_t_40
T_10_19_lc_trk_g3_0
T_10_19_wire_logic_cluster/lc_2/in_1

T_12_18_wire_logic_cluster/lc_0/out
T_12_14_sp12_v_t_23
T_12_23_lc_trk_g3_7
T_12_23_wire_logic_cluster/lc_0/in_0

T_12_18_wire_logic_cluster/lc_0/out
T_12_18_sp4_h_l_5
T_11_18_sp4_v_t_40
T_10_19_lc_trk_g3_0
T_10_19_wire_logic_cluster/lc_6/in_1

T_12_18_wire_logic_cluster/lc_0/out
T_12_14_sp12_v_t_23
T_12_23_lc_trk_g3_7
T_12_23_wire_logic_cluster/lc_6/in_0

T_12_18_wire_logic_cluster/lc_0/out
T_11_18_sp4_h_l_8
T_15_18_sp4_h_l_4
T_18_18_sp4_v_t_44
T_17_21_lc_trk_g3_4
T_17_21_wire_logic_cluster/lc_4/in_1

T_12_18_wire_logic_cluster/lc_0/out
T_12_18_sp4_h_l_5
T_8_18_sp4_h_l_1
T_7_18_sp4_v_t_42
T_7_19_lc_trk_g2_2
T_7_19_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.u_sump2.events_p1Z0Z_13
T_14_10_wire_logic_cluster/lc_7/out
T_14_9_lc_trk_g1_7
T_14_9_wire_logic_cluster/lc_0/in_0

T_14_10_wire_logic_cluster/lc_7/out
T_14_7_sp4_v_t_38
T_11_11_sp4_h_l_8
T_7_11_sp4_h_l_11
T_8_11_lc_trk_g2_3
T_8_11_wire_bram/ram/WDATA_13

T_14_10_wire_logic_cluster/lc_7/out
T_14_9_lc_trk_g1_7
T_14_9_wire_logic_cluster/lc_4/in_0

End 

Net : u_mesa_pi_spi.rd_d_xferZ0Z_12
T_21_12_wire_logic_cluster/lc_4/out
T_22_8_sp4_v_t_44
T_22_10_lc_trk_g2_1
T_22_10_input_2_3
T_22_10_wire_logic_cluster/lc_3/in_2

T_21_12_wire_logic_cluster/lc_4/out
T_22_8_sp4_v_t_44
T_22_10_lc_trk_g2_1
T_22_10_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.N_88_cascade_
T_22_20_wire_logic_cluster/lc_6/ltout
T_22_20_wire_logic_cluster/lc_7/in_2

End 

Net : u_core.u_gpio_core.un1_lb_0020_reg_7_iv_0_0
T_11_17_wire_logic_cluster/lc_2/out
T_11_17_lc_trk_g0_2
T_11_17_input_2_0
T_11_17_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_gpio_core.lb_addr_p1_RNIA2EE1Z0Z_5
T_12_20_wire_logic_cluster/lc_2/out
T_12_20_sp4_h_l_9
T_15_20_sp4_v_t_44
T_15_16_sp4_v_t_40
T_14_19_lc_trk_g3_0
T_14_19_wire_logic_cluster/lc_6/in_1

T_12_20_wire_logic_cluster/lc_2/out
T_12_20_sp4_h_l_9
T_15_20_sp4_v_t_44
T_14_22_lc_trk_g0_2
T_14_22_wire_logic_cluster/lc_0/in_0

T_12_20_wire_logic_cluster/lc_2/out
T_13_19_sp4_v_t_37
T_14_23_sp4_h_l_0
T_16_23_lc_trk_g3_5
T_16_23_wire_logic_cluster/lc_0/in_0

T_12_20_wire_logic_cluster/lc_2/out
T_13_20_sp4_h_l_4
T_16_16_sp4_v_t_47
T_16_18_lc_trk_g3_2
T_16_18_wire_logic_cluster/lc_2/in_1

T_12_20_wire_logic_cluster/lc_2/out
T_13_20_sp4_h_l_4
T_16_20_sp4_v_t_41
T_16_22_lc_trk_g2_4
T_16_22_wire_logic_cluster/lc_1/in_1

T_12_20_wire_logic_cluster/lc_2/out
T_13_20_sp4_h_l_4
T_16_20_sp4_v_t_41
T_16_22_lc_trk_g2_4
T_16_22_wire_logic_cluster/lc_5/in_1

T_12_20_wire_logic_cluster/lc_2/out
T_13_20_sp4_h_l_4
T_16_20_sp4_v_t_41
T_16_22_lc_trk_g2_4
T_16_22_wire_logic_cluster/lc_2/in_0

T_12_20_wire_logic_cluster/lc_2/out
T_13_20_sp4_h_l_4
T_16_16_sp4_v_t_47
T_16_18_lc_trk_g3_2
T_16_18_wire_logic_cluster/lc_3/in_0

T_12_20_wire_logic_cluster/lc_2/out
T_13_20_sp4_h_l_4
T_16_16_sp4_v_t_47
T_16_18_lc_trk_g3_2
T_16_18_input_2_1
T_16_18_wire_logic_cluster/lc_1/in_2

T_12_20_wire_logic_cluster/lc_2/out
T_12_20_sp4_h_l_9
T_15_20_sp4_v_t_44
T_14_22_lc_trk_g0_2
T_14_22_wire_logic_cluster/lc_5/in_1

T_12_20_wire_logic_cluster/lc_2/out
T_13_20_sp4_h_l_4
T_16_16_sp4_v_t_47
T_16_18_lc_trk_g3_2
T_16_18_wire_logic_cluster/lc_0/in_1

T_12_20_wire_logic_cluster/lc_2/out
T_12_20_sp4_h_l_9
T_15_16_sp4_v_t_44
T_14_17_lc_trk_g3_4
T_14_17_wire_logic_cluster/lc_6/in_1

T_12_20_wire_logic_cluster/lc_2/out
T_13_17_sp4_v_t_45
T_13_18_lc_trk_g2_5
T_13_18_wire_logic_cluster/lc_2/in_1

T_12_20_wire_logic_cluster/lc_2/out
T_12_20_sp4_h_l_9
T_15_20_sp4_v_t_44
T_14_22_lc_trk_g0_2
T_14_22_wire_logic_cluster/lc_2/in_0

T_12_20_wire_logic_cluster/lc_2/out
T_12_19_lc_trk_g1_2
T_12_19_wire_logic_cluster/lc_1/in_0

T_12_20_wire_logic_cluster/lc_2/out
T_13_20_sp4_h_l_4
T_16_16_sp4_v_t_47
T_16_18_lc_trk_g3_2
T_16_18_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_gpio_core.un1_lb_0020_reg_7_iv_3_0
T_14_19_wire_logic_cluster/lc_6/out
T_15_17_sp4_v_t_40
T_12_17_sp4_h_l_5
T_11_17_lc_trk_g0_5
T_11_17_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_gpio_core.un1_lb_0020_reg_7_iv_4_0
T_11_17_wire_logic_cluster/lc_5/out
T_11_17_lc_trk_g1_5
T_11_17_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.un1_lb_0020_reg_7_iv_4_1_0
T_9_21_wire_logic_cluster/lc_0/out
T_9_17_sp4_v_t_37
T_6_17_sp4_h_l_6
T_10_17_sp4_h_l_2
T_11_17_lc_trk_g3_2
T_11_17_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_gpio_core.un1_lb_0020_reg_7_iv_9_0_cascade_
T_11_17_wire_logic_cluster/lc_0/ltout
T_11_17_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_sump2.d_addrZ0Z_2
T_14_15_wire_logic_cluster/lc_2/out
T_15_12_sp4_v_t_45
T_15_13_lc_trk_g2_5
T_15_13_input_2_3
T_15_13_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_sump2.events_p2Z0Z_13
T_14_9_wire_logic_cluster/lc_4/out
T_14_9_lc_trk_g1_4
T_14_9_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_20_1
T_18_24_wire_logic_cluster/lc_3/out
T_18_24_lc_trk_g0_3
T_18_24_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1Z0Z_3
T_18_21_wire_logic_cluster/lc_5/out
T_18_21_lc_trk_g0_5
T_18_21_input_2_3
T_18_21_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_20_7_cascade_
T_18_24_wire_logic_cluster/lc_0/ltout
T_18_24_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_5_8
T_13_22_wire_logic_cluster/lc_6/out
T_14_19_sp4_v_t_37
T_14_20_lc_trk_g3_5
T_14_20_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_5_8_1
T_9_21_wire_logic_cluster/lc_3/out
T_10_18_sp4_v_t_47
T_11_22_sp4_h_l_10
T_13_22_lc_trk_g3_7
T_13_22_wire_logic_cluster/lc_6/in_0

End 

Net : u_core.u_sump2.events_p2Z0Z_12
T_14_8_wire_logic_cluster/lc_6/out
T_14_9_lc_trk_g0_6
T_14_9_input_2_0
T_14_9_wire_logic_cluster/lc_0/in_2

End 

Net : u_mesa_pi_spi.rd_d_xferZ0Z_29
T_24_15_wire_logic_cluster/lc_2/out
T_23_15_lc_trk_g2_2
T_23_15_input_2_6
T_23_15_wire_logic_cluster/lc_6/in_2

T_24_15_wire_logic_cluster/lc_2/out
T_23_15_lc_trk_g2_2
T_23_15_wire_logic_cluster/lc_5/in_1

End 

Net : u_mesa_pi_spi.rd_d_xferZ0Z_28
T_24_15_wire_logic_cluster/lc_7/out
T_23_15_lc_trk_g3_7
T_23_15_input_2_4
T_23_15_wire_logic_cluster/lc_4/in_2

T_24_15_wire_logic_cluster/lc_7/out
T_23_15_lc_trk_g3_7
T_23_15_wire_logic_cluster/lc_3/in_1

End 

Net : u_mesa_pi_spi.rd_d_xferZ0Z_17
T_23_16_wire_logic_cluster/lc_4/out
T_24_16_lc_trk_g1_4
T_24_16_wire_logic_cluster/lc_6/in_3

T_23_16_wire_logic_cluster/lc_4/out
T_24_16_lc_trk_g1_4
T_24_16_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_10_4_cascade_
T_11_23_wire_logic_cluster/lc_4/ltout
T_11_23_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_10_i_1
T_11_23_wire_logic_cluster/lc_5/out
T_10_23_lc_trk_g3_5
T_10_23_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.events_dinZ0Z_12
T_10_10_wire_logic_cluster/lc_6/out
T_10_11_lc_trk_g1_6
T_10_11_wire_logic_cluster/lc_7/in_0

T_10_10_wire_logic_cluster/lc_6/out
T_10_10_lc_trk_g1_6
T_10_10_wire_logic_cluster/lc_5/in_0

T_10_10_wire_logic_cluster/lc_6/out
T_10_8_sp4_v_t_41
T_11_8_sp4_h_l_9
T_12_8_lc_trk_g2_1
T_12_8_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_sump2.data_en_loc6_1
T_10_11_wire_logic_cluster/lc_7/out
T_10_12_lc_trk_g1_7
T_10_12_wire_logic_cluster/lc_1/in_1

T_10_11_wire_logic_cluster/lc_7/out
T_10_8_sp4_v_t_38
T_7_12_sp4_h_l_3
T_6_12_lc_trk_g0_3
T_6_12_wire_logic_cluster/lc_4/in_1

End 

Net : bfn_1_9_0_
T_5_15_wire_logic_cluster/carry_in_mux/cout
T_5_15_wire_logic_cluster/lc_0/in_3

Net : u_core.u_gpio_core.lb_rd_d_1c_7_i_1
T_10_19_wire_logic_cluster/lc_6/out
T_11_18_lc_trk_g3_6
T_11_18_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_7_4_cascade_
T_10_19_wire_logic_cluster/lc_5/ltout
T_10_19_wire_logic_cluster/lc_6/in_2

End 

Net : u_mesa_pi_spi.rd_d_xferZ0Z_18
T_24_17_wire_logic_cluster/lc_2/out
T_24_16_lc_trk_g0_2
T_24_16_wire_logic_cluster/lc_7/in_1

T_24_17_wire_logic_cluster/lc_2/out
T_24_7_sp12_v_t_23
T_24_11_lc_trk_g3_0
T_24_11_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_0_0
T_12_23_wire_logic_cluster/lc_2/out
T_12_23_lc_trk_g3_2
T_12_23_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_sump2.un1_events_p2_0_N_1
T_14_8_wire_logic_cluster/lc_1/out
T_15_9_lc_trk_g3_1
T_15_9_wire_logic_cluster/lc_7/in_1

End 

Net : u_core.u_sump2.events_p2Z0Z_14
T_14_8_wire_logic_cluster/lc_7/out
T_14_8_lc_trk_g2_7
T_14_8_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_18_1
T_18_23_wire_logic_cluster/lc_5/out
T_18_23_lc_trk_g2_5
T_18_23_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_18_7_cascade_
T_18_23_wire_logic_cluster/lc_0/ltout
T_18_23_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_8_12
T_17_25_wire_logic_cluster/lc_4/out
T_17_25_lc_trk_g0_4
T_17_25_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.lb_0024_reg_m_22
T_15_21_wire_logic_cluster/lc_0/out
T_16_20_lc_trk_g2_0
T_16_20_wire_logic_cluster/lc_7/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_2_22
T_16_20_wire_logic_cluster/lc_7/out
T_16_20_lc_trk_g2_7
T_16_20_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_sump2.events_p1Z0Z_12
T_14_8_wire_logic_cluster/lc_5/out
T_14_9_lc_trk_g0_5
T_14_9_wire_logic_cluster/lc_0/in_3

T_14_8_wire_logic_cluster/lc_5/out
T_14_7_sp4_v_t_42
T_11_11_sp4_h_l_7
T_7_11_sp4_h_l_10
T_8_11_lc_trk_g2_2
T_8_11_wire_bram/ram/WDATA_12

T_14_8_wire_logic_cluster/lc_5/out
T_14_8_lc_trk_g2_5
T_14_8_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_6_29
T_16_22_wire_logic_cluster/lc_3/out
T_17_21_sp4_v_t_39
T_17_17_sp4_v_t_40
T_14_17_sp4_h_l_11
T_14_17_lc_trk_g1_6
T_14_17_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_sump2.load_user_addrZ0
T_16_14_wire_logic_cluster/lc_7/out
T_15_13_lc_trk_g2_7
T_15_13_input_2_1
T_15_13_wire_logic_cluster/lc_1/in_2

T_16_14_wire_logic_cluster/lc_7/out
T_15_13_lc_trk_g2_7
T_15_13_wire_logic_cluster/lc_2/in_1

T_16_14_wire_logic_cluster/lc_7/out
T_15_13_lc_trk_g3_7
T_15_13_wire_logic_cluster/lc_3/in_1

T_16_14_wire_logic_cluster/lc_7/out
T_15_13_lc_trk_g2_7
T_15_13_wire_logic_cluster/lc_4/in_1

T_16_14_wire_logic_cluster/lc_7/out
T_15_13_lc_trk_g3_7
T_15_13_wire_logic_cluster/lc_5/in_1

T_16_14_wire_logic_cluster/lc_7/out
T_15_13_lc_trk_g2_7
T_15_13_wire_logic_cluster/lc_6/in_1

T_16_14_wire_logic_cluster/lc_7/out
T_15_13_lc_trk_g3_7
T_15_13_wire_logic_cluster/lc_7/in_1

T_16_14_wire_logic_cluster/lc_7/out
T_15_14_lc_trk_g2_7
T_15_14_wire_logic_cluster/lc_0/in_1

T_16_14_wire_logic_cluster/lc_7/out
T_17_13_lc_trk_g2_7
T_17_13_wire_logic_cluster/lc_2/in_1

T_16_14_wire_logic_cluster/lc_7/out
T_15_14_lc_trk_g2_7
T_15_14_input_2_1
T_15_14_wire_logic_cluster/lc_1/in_2

T_16_14_wire_logic_cluster/lc_7/out
T_15_14_lc_trk_g2_7
T_15_14_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_sump2.events_p1Z0Z_15
T_13_8_wire_logic_cluster/lc_4/out
T_14_8_lc_trk_g0_4
T_14_8_wire_logic_cluster/lc_1/in_1

T_13_8_wire_logic_cluster/lc_4/out
T_13_7_sp4_v_t_40
T_10_11_sp4_h_l_10
T_6_11_sp4_h_l_10
T_8_11_lc_trk_g2_7
T_8_11_wire_bram/ram/WDATA_15

T_13_8_wire_logic_cluster/lc_4/out
T_14_8_lc_trk_g0_4
T_14_8_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_16_7
T_18_25_wire_logic_cluster/lc_4/out
T_18_25_lc_trk_g0_4
T_18_25_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_16_1_cascade_
T_18_25_wire_logic_cluster/lc_3/ltout
T_18_25_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.events_dinZ0Z_13
T_10_10_wire_logic_cluster/lc_3/out
T_10_11_lc_trk_g0_3
T_10_11_input_2_7
T_10_11_wire_logic_cluster/lc_7/in_2

T_10_10_wire_logic_cluster/lc_3/out
T_10_10_lc_trk_g0_3
T_10_10_input_2_5
T_10_10_wire_logic_cluster/lc_5/in_2

T_10_10_wire_logic_cluster/lc_3/out
T_11_10_lc_trk_g0_3
T_11_10_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_gpio_core.lb_002c_regZ0Z_10
T_14_16_wire_logic_cluster/lc_2/out
T_14_13_sp4_v_t_44
T_13_14_lc_trk_g3_4
T_13_14_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.N_88
T_22_20_wire_logic_cluster/lc_6/out
T_22_21_lc_trk_g1_6
T_22_21_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_4_1_22_cascade_
T_11_21_wire_logic_cluster/lc_2/ltout
T_11_21_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.events_dinZ0Z_11
T_12_12_wire_logic_cluster/lc_2/out
T_12_12_sp4_h_l_9
T_11_12_lc_trk_g0_1
T_11_12_input_2_3
T_11_12_wire_logic_cluster/lc_3/in_2

T_12_12_wire_logic_cluster/lc_2/out
T_12_12_sp4_h_l_9
T_11_12_lc_trk_g0_1
T_11_12_input_2_5
T_11_12_wire_logic_cluster/lc_5/in_2

T_12_12_wire_logic_cluster/lc_2/out
T_12_12_lc_trk_g2_2
T_12_12_input_2_6
T_12_12_wire_logic_cluster/lc_6/in_2

T_12_12_wire_logic_cluster/lc_2/out
T_12_12_lc_trk_g2_2
T_12_12_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_sump2.events_p2Z0Z_15
T_14_8_wire_logic_cluster/lc_3/out
T_14_8_lc_trk_g0_3
T_14_8_input_2_1
T_14_8_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_sump2.trigger_and6_0_N_11
T_15_11_wire_logic_cluster/lc_7/out
T_15_11_sp4_h_l_3
T_18_7_sp4_v_t_44
T_19_7_sp4_h_l_9
T_18_7_lc_trk_g0_1
T_18_7_wire_logic_cluster/lc_2/in_1

End 

Net : bfn_14_3_0_
T_18_9_wire_logic_cluster/carry_in_mux/cout
T_18_9_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_sump2.events_locZ0Z_4
T_10_15_wire_logic_cluster/lc_3/out
T_4_15_sp12_h_l_1
T_15_3_sp12_v_t_22
T_15_11_lc_trk_g2_1
T_15_11_wire_logic_cluster/lc_7/in_0

T_10_15_wire_logic_cluster/lc_3/out
T_10_11_sp4_v_t_43
T_11_11_sp4_h_l_11
T_13_11_lc_trk_g2_6
T_13_11_wire_logic_cluster/lc_5/in_1

T_10_15_wire_logic_cluster/lc_3/out
T_4_15_sp12_h_l_1
T_15_3_sp12_v_t_22
T_15_11_lc_trk_g2_1
T_15_11_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc_1_sqmuxa_1
T_22_19_wire_logic_cluster/lc_4/out
T_22_20_lc_trk_g1_4
T_22_20_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.d_addrZ0Z_3
T_14_15_wire_logic_cluster/lc_5/out
T_15_11_sp4_v_t_46
T_15_13_lc_trk_g3_3
T_15_13_input_2_4
T_15_13_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_12_4_cascade_
T_14_18_wire_logic_cluster/lc_1/ltout
T_14_18_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.events_dinZ0Z_14
T_11_11_wire_logic_cluster/lc_3/out
T_10_11_lc_trk_g2_3
T_10_11_wire_logic_cluster/lc_5/in_0

T_11_11_wire_logic_cluster/lc_3/out
T_11_11_lc_trk_g3_3
T_11_11_wire_logic_cluster/lc_1/in_1

T_11_11_wire_logic_cluster/lc_3/out
T_11_10_lc_trk_g1_3
T_11_10_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_sump2.data_en_loc6_0_0
T_10_11_wire_logic_cluster/lc_5/out
T_10_12_lc_trk_g1_5
T_10_12_wire_logic_cluster/lc_1/in_3

T_10_11_wire_logic_cluster/lc_5/out
T_8_11_sp4_h_l_7
T_7_11_sp4_v_t_42
T_6_12_lc_trk_g3_2
T_6_12_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_17_8_cascade_
T_15_26_wire_logic_cluster/lc_3/ltout
T_15_26_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc8_0_N_16
T_21_20_wire_logic_cluster/lc_3/out
T_21_17_sp4_v_t_46
T_22_21_sp4_h_l_11
T_23_21_lc_trk_g2_3
T_23_21_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1Z0Z_4
T_21_20_wire_logic_cluster/lc_4/out
T_21_19_sp4_v_t_40
T_21_20_lc_trk_g2_0
T_21_20_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_17_12_cascade_
T_15_26_wire_logic_cluster/lc_4/ltout
T_15_26_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_17_2
T_19_24_wire_logic_cluster/lc_0/out
T_19_22_sp4_v_t_45
T_16_26_sp4_h_l_1
T_15_26_lc_trk_g1_1
T_15_26_wire_logic_cluster/lc_3/in_1

End 

Net : u_mesa_core.u_mesa2lb.addr_cnt_RNO_0Z0Z_7
T_22_23_wire_logic_cluster/lc_5/out
T_22_24_lc_trk_g1_5
T_22_24_wire_logic_cluster/lc_7/in_3

End 

Net : u_mesa_core.u_mesa2lb.addr_cnt_RNO_0Z0Z_6
T_22_23_wire_logic_cluster/lc_4/out
T_22_24_lc_trk_g1_4
T_22_24_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_5_24
T_12_22_wire_logic_cluster/lc_4/out
T_13_22_sp12_h_l_0
T_16_22_lc_trk_g1_0
T_16_22_wire_logic_cluster/lc_4/in_3

End 

Net : u_mesa_core.u_mesa2lb.addr_lenZ0Z_3
T_26_24_wire_logic_cluster/lc_7/out
T_27_23_lc_trk_g2_7
T_27_23_wire_logic_cluster/lc_1/in_0

T_26_24_wire_logic_cluster/lc_7/out
T_27_24_lc_trk_g1_7
T_27_24_wire_logic_cluster/lc_3/in_1

T_26_24_wire_logic_cluster/lc_7/out
T_27_23_lc_trk_g3_7
T_27_23_wire_logic_cluster/lc_5/in_3

End 

Net : u_mesa_core.u_mesa2lb.un1_addr_len_3_cascade_
T_27_23_wire_logic_cluster/lc_1/ltout
T_27_23_wire_logic_cluster/lc_2/in_2

End 

Net : u_mesa_core.u_mesa2lb.addr_cnt_0_sqmuxa_4
T_23_23_wire_logic_cluster/lc_6/out
T_23_24_lc_trk_g1_6
T_23_24_wire_logic_cluster/lc_6/in_3

T_23_23_wire_logic_cluster/lc_6/out
T_23_24_lc_trk_g1_6
T_23_24_wire_logic_cluster/lc_7/in_0

T_23_23_wire_logic_cluster/lc_6/out
T_22_24_lc_trk_g1_6
T_22_24_wire_logic_cluster/lc_3/in_0

T_23_23_wire_logic_cluster/lc_6/out
T_22_24_lc_trk_g1_6
T_22_24_wire_logic_cluster/lc_5/in_0

T_23_23_wire_logic_cluster/lc_6/out
T_22_24_lc_trk_g1_6
T_22_24_wire_logic_cluster/lc_7/in_0

T_23_23_wire_logic_cluster/lc_6/out
T_22_24_lc_trk_g1_6
T_22_24_wire_logic_cluster/lc_1/in_0

T_23_23_wire_logic_cluster/lc_6/out
T_22_24_lc_trk_g1_6
T_22_24_wire_logic_cluster/lc_0/in_3

T_23_23_wire_logic_cluster/lc_6/out
T_22_24_lc_trk_g1_6
T_22_24_wire_logic_cluster/lc_4/in_3

T_23_23_wire_logic_cluster/lc_6/out
T_22_24_lc_trk_g1_6
T_22_24_wire_logic_cluster/lc_6/in_3

T_23_23_wire_logic_cluster/lc_6/out
T_22_24_lc_trk_g1_6
T_22_24_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_sump2.un1_trigger_dly_cnt_cry_0
T_6_8_wire_logic_cluster/lc_0/cout
T_6_8_wire_logic_cluster/lc_1/in_3

Net : u_core.u_gpio_core.lb_rd_d_19_iv_8_24
T_16_22_wire_logic_cluster/lc_4/out
T_16_23_lc_trk_g0_4
T_16_23_wire_logic_cluster/lc_3/in_3

End 

Net : u_mesa_core.u_mesa2lb.un1_addr_cnt_cry_2_c_RNOZ0
T_23_24_wire_logic_cluster/lc_6/out
T_22_23_lc_trk_g3_6
T_22_23_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_11_sqmuxa_cascade_
T_11_20_wire_logic_cluster/lc_6/ltout
T_11_20_wire_logic_cluster/lc_7/in_2

End 

Net : u_mesa_core.u_mesa2lb.un1_addr_cnt_cry_6
T_22_23_wire_logic_cluster/lc_4/cout
T_22_23_wire_logic_cluster/lc_5/in_3

End 

Net : u_mesa_core.u_mesa2lb.un1_addr_len
T_27_23_wire_logic_cluster/lc_2/out
T_22_23_sp12_h_l_0
T_23_23_lc_trk_g1_4
T_23_23_wire_logic_cluster/lc_6/in_3

T_27_23_wire_logic_cluster/lc_2/out
T_26_24_lc_trk_g1_2
T_26_24_wire_logic_cluster/lc_0/in_3

T_27_23_wire_logic_cluster/lc_2/out
T_27_23_lc_trk_g3_2
T_27_23_wire_logic_cluster/lc_0/in_3

T_27_23_wire_logic_cluster/lc_2/out
T_27_23_lc_trk_g3_2
T_27_23_wire_logic_cluster/lc_4/in_3

T_27_23_wire_logic_cluster/lc_2/out
T_27_23_lc_trk_g3_2
T_27_23_wire_logic_cluster/lc_5/in_0

T_27_23_wire_logic_cluster/lc_2/out
T_27_23_lc_trk_g3_2
T_27_23_wire_logic_cluster/lc_6/in_3

T_27_23_wire_logic_cluster/lc_2/out
T_27_23_lc_trk_g3_2
T_27_23_wire_logic_cluster/lc_7/in_0

T_27_23_wire_logic_cluster/lc_2/out
T_27_21_sp12_v_t_23
T_16_21_sp12_h_l_0
T_19_21_lc_trk_g1_0
T_19_21_wire_logic_cluster/lc_2/in_3

T_27_23_wire_logic_cluster/lc_2/out
T_27_24_lc_trk_g1_2
T_27_24_input_2_5
T_27_24_wire_logic_cluster/lc_5/in_2

T_27_23_wire_logic_cluster/lc_2/out
T_26_24_lc_trk_g1_2
T_26_24_wire_logic_cluster/lc_2/in_3

End 

Net : u_mesa_core.u_mesa2lb.un1_addr_cnt_cry_5
T_22_23_wire_logic_cluster/lc_3/cout
T_22_23_wire_logic_cluster/lc_4/in_3

Net : u_core.u_sump2.trigger_dly_cnt_RNO_0Z0Z_1
T_6_8_wire_logic_cluster/lc_1/out
T_7_9_lc_trk_g3_1
T_7_9_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1Z0Z_3
T_22_16_wire_logic_cluster/lc_4/out
T_22_14_sp4_v_t_37
T_23_14_sp4_h_l_5
T_23_14_lc_trk_g1_0
T_23_14_input_2_5
T_23_14_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt10_0_N_1
T_23_14_wire_logic_cluster/lc_5/out
T_24_13_lc_trk_g3_5
T_24_13_wire_logic_cluster/lc_1/in_1

End 

Net : u_mesa_core.u_mesa2lb.addr_lenZ0Z_2
T_26_24_wire_logic_cluster/lc_6/out
T_27_23_lc_trk_g2_6
T_27_23_wire_logic_cluster/lc_1/in_1

T_26_24_wire_logic_cluster/lc_6/out
T_26_24_sp4_h_l_1
T_27_24_lc_trk_g3_1
T_27_24_input_2_2
T_27_24_wire_logic_cluster/lc_2/in_2

T_26_24_wire_logic_cluster/lc_6/out
T_27_23_lc_trk_g2_6
T_27_23_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_sump2.c_addr_p1_RNINV4T2Z0Z_9
T_14_15_wire_logic_cluster/lc_0/out
T_11_15_sp12_h_l_0
T_10_15_sp12_v_t_23
T_10_21_sp4_v_t_39
T_7_25_sp4_h_l_2
T_8_25_lc_trk_g2_2
T_8_25_input2_6
T_8_25_wire_bram/ram/RADDR_9

T_14_15_wire_logic_cluster/lc_0/out
T_11_15_sp12_h_l_0
T_10_15_sp12_v_t_23
T_10_21_sp4_v_t_39
T_7_21_sp4_h_l_2
T_8_21_lc_trk_g2_2
T_8_21_input2_6
T_8_21_wire_bram/ram/RADDR_9

T_14_15_wire_logic_cluster/lc_0/out
T_11_15_sp12_h_l_0
T_10_15_sp4_h_l_1
T_9_11_sp4_v_t_43
T_9_7_sp4_v_t_44
T_8_9_lc_trk_g0_2
T_8_9_input2_6
T_8_9_wire_bram/ram/RADDR_9

T_14_15_wire_logic_cluster/lc_0/out
T_11_15_sp12_h_l_0
T_10_15_sp4_h_l_1
T_9_15_sp4_v_t_42
T_9_19_sp4_v_t_47
T_8_23_lc_trk_g2_2
T_8_23_input2_6
T_8_23_wire_bram/ram/RADDR_9

T_14_15_wire_logic_cluster/lc_0/out
T_14_11_sp4_v_t_37
T_15_11_sp4_h_l_0
T_19_11_sp4_h_l_3
T_22_7_sp4_v_t_38
T_23_7_sp4_h_l_3
T_25_7_lc_trk_g2_6
T_25_7_input2_6
T_25_7_wire_bram/ram/RADDR_9

T_14_15_wire_logic_cluster/lc_0/out
T_14_11_sp4_v_t_37
T_15_11_sp4_h_l_0
T_19_11_sp4_h_l_3
T_23_11_sp4_h_l_3
T_26_7_sp4_v_t_38
T_25_9_lc_trk_g1_3
T_25_9_input2_6
T_25_9_wire_bram/ram/RADDR_9

T_14_15_wire_logic_cluster/lc_0/out
T_14_11_sp4_v_t_37
T_15_11_sp4_h_l_0
T_19_11_sp4_h_l_3
T_23_11_sp4_h_l_11
T_26_11_sp4_v_t_41
T_25_13_lc_trk_g0_4
T_25_13_input2_6
T_25_13_wire_bram/ram/RADDR_9

T_14_15_wire_logic_cluster/lc_0/out
T_14_11_sp4_v_t_37
T_11_11_sp4_h_l_6
T_10_7_sp4_v_t_43
T_7_7_sp4_h_l_0
T_8_7_lc_trk_g2_0
T_8_7_input2_6
T_8_7_wire_bram/ram/RADDR_9

T_14_15_wire_logic_cluster/lc_0/out
T_11_15_sp12_h_l_0
T_10_15_sp4_h_l_1
T_9_15_sp4_v_t_42
T_8_19_lc_trk_g1_7
T_8_19_input2_6
T_8_19_wire_bram/ram/RADDR_9

T_14_15_wire_logic_cluster/lc_0/out
T_11_15_sp12_h_l_0
T_10_15_sp4_h_l_1
T_9_15_sp4_v_t_42
T_8_17_lc_trk_g1_7
T_8_17_input2_6
T_8_17_wire_bram/ram/RADDR_9

T_14_15_wire_logic_cluster/lc_0/out
T_14_11_sp12_v_t_23
T_15_11_sp12_h_l_0
T_25_11_lc_trk_g1_7
T_25_11_input2_6
T_25_11_wire_bram/ram/RADDR_9

T_14_15_wire_logic_cluster/lc_0/out
T_11_15_sp12_h_l_0
T_23_15_sp12_h_l_0
T_25_15_lc_trk_g1_7
T_25_15_input2_6
T_25_15_wire_bram/ram/RADDR_9

End 

Net : u_core.u_sump2.d_addr_RNIOIV21Z0Z_9
T_15_14_wire_logic_cluster/lc_2/out
T_14_15_lc_trk_g1_2
T_14_15_wire_logic_cluster/lc_0/in_3

T_15_14_wire_logic_cluster/lc_2/out
T_15_15_lc_trk_g1_2
T_15_15_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.un1_d_addr_cry_8
T_15_14_wire_logic_cluster/lc_1/cout
T_15_14_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_gpio_core.un1_lb_0020_reg_4_iv_6_0
T_16_21_wire_logic_cluster/lc_3/out
T_17_21_sp4_h_l_6
T_18_21_lc_trk_g3_6
T_18_21_wire_logic_cluster/lc_7/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_14_sqmuxa
T_13_22_wire_logic_cluster/lc_3/out
T_13_21_sp4_v_t_38
T_14_21_sp4_h_l_3
T_16_21_lc_trk_g2_6
T_16_21_wire_logic_cluster/lc_3/in_3

T_13_22_wire_logic_cluster/lc_3/out
T_13_19_sp4_v_t_46
T_13_15_sp4_v_t_39
T_12_17_lc_trk_g1_2
T_12_17_wire_logic_cluster/lc_0/in_3

T_13_22_wire_logic_cluster/lc_3/out
T_13_21_lc_trk_g0_3
T_13_21_wire_logic_cluster/lc_6/in_3

T_13_22_wire_logic_cluster/lc_3/out
T_13_22_lc_trk_g3_3
T_13_22_wire_logic_cluster/lc_2/in_0

T_13_22_wire_logic_cluster/lc_3/out
T_13_21_sp4_v_t_38
T_14_21_sp4_h_l_3
T_15_21_lc_trk_g2_3
T_15_21_wire_logic_cluster/lc_2/in_3

T_13_22_wire_logic_cluster/lc_3/out
T_13_21_sp4_v_t_38
T_10_21_sp4_h_l_3
T_10_21_lc_trk_g0_6
T_10_21_wire_logic_cluster/lc_3/in_3

T_13_22_wire_logic_cluster/lc_3/out
T_13_22_lc_trk_g3_3
T_13_22_wire_logic_cluster/lc_5/in_3

T_13_22_wire_logic_cluster/lc_3/out
T_12_22_lc_trk_g3_3
T_12_22_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_3_7
T_10_21_wire_logic_cluster/lc_3/out
T_10_21_lc_trk_g3_3
T_10_21_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_sump2.events_p1Z0Z_14
T_13_8_wire_logic_cluster/lc_1/out
T_14_8_lc_trk_g1_1
T_14_8_wire_logic_cluster/lc_1/in_3

T_13_8_wire_logic_cluster/lc_1/out
T_13_8_sp4_h_l_7
T_9_8_sp4_h_l_10
T_8_8_sp4_v_t_41
T_8_11_lc_trk_g1_1
T_8_11_wire_bram/ram/WDATA_14

T_13_8_wire_logic_cluster/lc_1/out
T_14_8_lc_trk_g1_1
T_14_8_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_gpio_core.lb_0024_reg_i_m_12
T_14_22_wire_logic_cluster/lc_0/out
T_11_22_sp12_h_l_0
T_10_10_sp12_v_t_23
T_10_21_lc_trk_g2_3
T_10_21_wire_logic_cluster/lc_3/in_0

End 

Net : u_mesa_core.u_mesa2lb.addr_lenZ0Z_4
T_26_23_wire_logic_cluster/lc_0/out
T_27_23_lc_trk_g1_0
T_27_23_input_2_1
T_27_23_wire_logic_cluster/lc_1/in_2

T_26_23_wire_logic_cluster/lc_0/out
T_27_24_lc_trk_g3_0
T_27_24_wire_logic_cluster/lc_4/in_1

T_26_23_wire_logic_cluster/lc_0/out
T_27_23_lc_trk_g1_0
T_27_23_wire_logic_cluster/lc_6/in_1

End 

Net : u_mesa_core_u_mesa2lb_lb_rd_loc
T_19_21_wire_logic_cluster/lc_2/out
T_20_21_sp4_h_l_4
T_23_21_sp4_v_t_44
T_23_23_lc_trk_g3_1
T_23_23_wire_logic_cluster/lc_5/in_3

T_19_21_wire_logic_cluster/lc_2/out
T_20_21_sp4_h_l_4
T_23_17_sp4_v_t_41
T_23_19_lc_trk_g2_4
T_23_19_wire_logic_cluster/lc_5/in_3

T_19_21_wire_logic_cluster/lc_2/out
T_20_21_sp4_h_l_4
T_23_21_sp4_v_t_44
T_20_25_sp4_h_l_2
T_20_25_lc_trk_g0_7
T_20_25_wire_logic_cluster/lc_4/in_3

T_19_21_wire_logic_cluster/lc_2/out
T_20_21_sp4_h_l_4
T_22_21_lc_trk_g2_1
T_22_21_wire_logic_cluster/lc_6/in_3

T_19_21_wire_logic_cluster/lc_2/out
T_19_21_lc_trk_g0_2
T_19_21_wire_logic_cluster/lc_1/in_3

End 

Net : u_mesa_core.u_mesa2lb.reading_0_sqmuxa_1
T_26_24_wire_logic_cluster/lc_0/out
T_26_23_lc_trk_g1_0
T_26_23_wire_logic_cluster/lc_4/in_1

T_26_24_wire_logic_cluster/lc_0/out
T_26_24_lc_trk_g2_0
T_26_24_wire_logic_cluster/lc_6/in_0

T_26_24_wire_logic_cluster/lc_0/out
T_26_24_lc_trk_g2_0
T_26_24_wire_logic_cluster/lc_4/in_0

T_26_24_wire_logic_cluster/lc_0/out
T_26_24_lc_trk_g2_0
T_26_24_wire_logic_cluster/lc_5/in_1

T_26_24_wire_logic_cluster/lc_0/out
T_26_24_lc_trk_g2_0
T_26_24_wire_logic_cluster/lc_7/in_1

T_26_24_wire_logic_cluster/lc_0/out
T_26_23_lc_trk_g1_0
T_26_23_wire_logic_cluster/lc_0/in_1

T_26_24_wire_logic_cluster/lc_0/out
T_26_24_lc_trk_g2_0
T_26_24_wire_logic_cluster/lc_3/in_3

End 

Net : u_mesa_core.u_mesa2lb.prom_addr_1_sqmuxa_i
T_26_23_wire_logic_cluster/lc_4/out
T_25_23_sp4_h_l_0
T_21_23_sp4_h_l_0
T_24_19_sp4_v_t_43
T_23_20_lc_trk_g3_3
T_23_20_wire_logic_cluster/lc_1/cen

T_26_23_wire_logic_cluster/lc_4/out
T_25_23_sp4_h_l_0
T_21_23_sp4_h_l_0
T_24_19_sp4_v_t_43
T_23_20_lc_trk_g3_3
T_23_20_wire_logic_cluster/lc_1/cen

T_26_23_wire_logic_cluster/lc_4/out
T_25_23_sp4_h_l_0
T_21_23_sp4_h_l_0
T_24_19_sp4_v_t_43
T_23_20_lc_trk_g3_3
T_23_20_wire_logic_cluster/lc_1/cen

T_26_23_wire_logic_cluster/lc_4/out
T_25_23_sp4_h_l_0
T_21_23_sp4_h_l_0
T_24_19_sp4_v_t_43
T_23_20_lc_trk_g3_3
T_23_20_wire_logic_cluster/lc_1/cen

T_26_23_wire_logic_cluster/lc_4/out
T_25_23_sp4_h_l_0
T_21_23_sp4_h_l_0
T_24_19_sp4_v_t_43
T_23_20_lc_trk_g3_3
T_23_20_wire_logic_cluster/lc_1/cen

T_26_23_wire_logic_cluster/lc_4/out
T_27_23_sp4_h_l_8
T_23_23_sp4_h_l_11
T_22_23_lc_trk_g1_3
T_22_23_wire_logic_cluster/lc_3/cen

T_26_23_wire_logic_cluster/lc_4/out
T_27_23_sp4_h_l_8
T_23_23_sp4_h_l_11
T_22_23_lc_trk_g1_3
T_22_23_wire_logic_cluster/lc_3/cen

T_26_23_wire_logic_cluster/lc_4/out
T_27_23_sp4_h_l_8
T_23_23_sp4_h_l_11
T_22_23_lc_trk_g1_3
T_22_23_wire_logic_cluster/lc_3/cen

End 

Net : u_mesa_core.u_mesa2lb.ro_header_rdyZ0
T_26_22_wire_logic_cluster/lc_4/out
T_25_22_sp4_h_l_0
T_24_22_sp4_v_t_37
T_23_23_lc_trk_g2_5
T_23_23_wire_logic_cluster/lc_5/in_0

T_26_22_wire_logic_cluster/lc_4/out
T_25_22_sp4_h_l_0
T_24_22_sp4_v_t_37
T_23_23_lc_trk_g2_5
T_23_23_wire_logic_cluster/lc_4/in_3

End 

Net : u_mesa_core.u_mesa2lb.reading_0_sqmuxa_0_a2_1
T_23_23_wire_logic_cluster/lc_5/out
T_24_23_sp4_h_l_10
T_27_23_sp4_v_t_47
T_26_24_lc_trk_g3_7
T_26_24_wire_logic_cluster/lc_0/in_0

T_23_23_wire_logic_cluster/lc_5/out
T_23_23_sp12_h_l_1
T_27_23_lc_trk_g1_2
T_27_23_wire_logic_cluster/lc_0/in_1

T_23_23_wire_logic_cluster/lc_5/out
T_23_23_sp12_h_l_1
T_27_23_lc_trk_g1_2
T_27_23_wire_logic_cluster/lc_3/in_0

T_23_23_wire_logic_cluster/lc_5/out
T_23_23_sp12_h_l_1
T_27_23_lc_trk_g1_2
T_27_23_wire_logic_cluster/lc_4/in_1

T_23_23_wire_logic_cluster/lc_5/out
T_23_23_sp12_h_l_1
T_27_23_lc_trk_g0_2
T_27_23_wire_logic_cluster/lc_5/in_1

T_23_23_wire_logic_cluster/lc_5/out
T_23_23_sp12_h_l_1
T_27_23_lc_trk_g0_2
T_27_23_wire_logic_cluster/lc_6/in_0

T_23_23_wire_logic_cluster/lc_5/out
T_24_23_sp4_h_l_10
T_27_23_sp4_v_t_47
T_27_24_lc_trk_g2_7
T_27_24_wire_logic_cluster/lc_5/in_0

T_23_23_wire_logic_cluster/lc_5/out
T_23_23_sp12_h_l_1
T_27_23_lc_trk_g0_2
T_27_23_wire_logic_cluster/lc_7/in_1

T_23_23_wire_logic_cluster/lc_5/out
T_23_21_sp4_v_t_39
T_20_21_sp4_h_l_8
T_19_21_lc_trk_g0_0
T_19_21_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_1_RNO_3Z0Z_11
T_7_13_wire_logic_cluster/lc_4/out
T_7_12_sp4_v_t_40
T_8_16_sp4_h_l_11
T_11_16_sp4_v_t_41
T_11_19_lc_trk_g0_1
T_11_19_wire_logic_cluster/lc_3/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_2_4_cascade_
T_11_19_wire_logic_cluster/lc_3/ltout
T_11_19_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.events_dinZ0Z_15
T_11_11_wire_logic_cluster/lc_7/out
T_10_11_lc_trk_g2_7
T_10_11_input_2_5
T_10_11_wire_logic_cluster/lc_5/in_2

T_11_11_wire_logic_cluster/lc_7/out
T_10_11_lc_trk_g2_7
T_10_11_wire_logic_cluster/lc_0/in_3

T_11_11_wire_logic_cluster/lc_7/out
T_11_10_lc_trk_g1_7
T_11_10_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1Z0Z_5
T_22_14_wire_logic_cluster/lc_4/out
T_22_15_lc_trk_g1_4
T_22_15_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_12_8
T_10_18_wire_logic_cluster/lc_5/out
T_10_18_lc_trk_g2_5
T_10_18_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_12_2
T_10_24_wire_logic_cluster/lc_6/out
T_10_21_sp4_v_t_36
T_10_17_sp4_v_t_36
T_10_18_lc_trk_g2_4
T_10_18_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_12_12_cascade_
T_10_18_wire_logic_cluster/lc_0/ltout
T_10_18_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_sump2.d_addrZ0Z_1
T_16_13_wire_logic_cluster/lc_6/out
T_15_13_lc_trk_g2_6
T_15_13_input_2_2
T_15_13_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_3_8
T_10_21_wire_logic_cluster/lc_2/out
T_10_21_lc_trk_g2_2
T_10_21_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_20_8_cascade_
T_18_24_wire_logic_cluster/lc_5/ltout
T_18_24_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_20_2
T_19_24_wire_logic_cluster/lc_6/out
T_18_24_lc_trk_g3_6
T_18_24_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_7_24_cascade_
T_16_23_wire_logic_cluster/lc_1/ltout
T_16_23_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_3_4
T_11_21_wire_logic_cluster/lc_7/out
T_10_21_lc_trk_g2_7
T_10_21_wire_logic_cluster/lc_2/in_3

End 

Net : u_mesa_core.dword_sr_16
T_23_25_wire_logic_cluster/lc_2/out
T_23_25_lc_trk_g3_2
T_23_25_wire_logic_cluster/lc_1/in_0

T_23_25_wire_logic_cluster/lc_2/out
T_23_25_lc_trk_g3_2
T_23_25_wire_logic_cluster/lc_0/in_3

T_23_25_wire_logic_cluster/lc_2/out
T_24_22_sp4_v_t_45
T_24_18_sp4_v_t_45
T_24_20_lc_trk_g3_0
T_24_20_wire_logic_cluster/lc_4/in_3

T_23_25_wire_logic_cluster/lc_2/out
T_23_25_lc_trk_g3_2
T_23_25_wire_logic_cluster/lc_3/in_0

End 

Net : u_core.u_gpio_core.lb_addr_p1_RNISHQR3_5Z0Z_2
T_14_19_wire_logic_cluster/lc_5/out
T_14_18_sp4_v_t_42
T_15_22_sp4_h_l_1
T_16_22_lc_trk_g2_1
T_16_22_wire_logic_cluster/lc_0/in_1

T_14_19_wire_logic_cluster/lc_5/out
T_15_19_lc_trk_g0_5
T_15_19_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_4_24
T_16_22_wire_logic_cluster/lc_0/out
T_16_23_lc_trk_g0_0
T_16_23_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1Z0Z_5
T_21_15_wire_logic_cluster/lc_0/out
T_22_15_lc_trk_g0_0
T_22_15_input_2_2
T_22_15_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_sump2.lb_rd_d_26_1_0_0_0
T_16_14_wire_logic_cluster/lc_4/out
T_16_13_sp4_v_t_40
T_15_16_lc_trk_g3_0
T_15_16_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_sump2.N_299_cascade_
T_16_14_wire_logic_cluster/lc_3/ltout
T_16_14_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_gpio_core.un1_lb_0020_reg_7_iv_7_0
T_12_17_wire_logic_cluster/lc_0/out
T_11_17_lc_trk_g3_0
T_11_17_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_7_20
T_13_19_wire_logic_cluster/lc_6/out
T_14_19_lc_trk_g0_6
T_14_19_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_3_20
T_13_20_wire_logic_cluster/lc_7/out
T_13_19_lc_trk_g0_7
T_13_19_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_13_sqmuxa
T_12_22_wire_logic_cluster/lc_3/out
T_13_19_sp4_v_t_47
T_13_20_lc_trk_g3_7
T_13_20_wire_logic_cluster/lc_7/in_3

T_12_22_wire_logic_cluster/lc_3/out
T_12_22_lc_trk_g0_3
T_12_22_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_sump2.N_85_i
T_9_7_wire_logic_cluster/lc_0/out
T_9_8_lc_trk_g1_0
T_9_8_wire_logic_cluster/lc_0/in_1

End 

Net : u_mesa_core.u_mesa2lb.dword_stage_0_sqmuxa
T_26_25_wire_logic_cluster/lc_4/out
T_27_26_lc_trk_g2_4
T_27_26_wire_logic_cluster/lc_5/s_r

T_26_25_wire_logic_cluster/lc_4/out
T_26_25_lc_trk_g1_4
T_26_25_wire_logic_cluster/lc_6/in_3

End 

Net : u_mesa_core.u_mesa2lb.lb_user_jk15
T_26_22_wire_logic_cluster/lc_0/out
T_26_19_sp4_v_t_40
T_23_23_sp4_h_l_10
T_24_23_lc_trk_g3_2
T_24_23_wire_logic_cluster/lc_7/in_0

T_26_22_wire_logic_cluster/lc_0/out
T_26_19_sp4_v_t_40
T_23_23_sp4_h_l_10
T_24_23_lc_trk_g3_2
T_24_23_wire_logic_cluster/lc_4/in_1

End 

Net : u_mesa_core.u_mesa2lb.un1_dword_rdy7_0
T_24_23_wire_logic_cluster/lc_7/out
T_24_21_sp4_v_t_43
T_25_25_sp4_h_l_6
T_26_25_lc_trk_g3_6
T_26_25_wire_logic_cluster/lc_4/in_3

T_24_23_wire_logic_cluster/lc_7/out
T_24_21_sp4_v_t_43
T_24_17_sp4_v_t_43
T_24_13_sp4_v_t_39
T_23_15_lc_trk_g0_2
T_23_15_wire_logic_cluster/lc_2/cen

T_24_23_wire_logic_cluster/lc_7/out
T_24_21_sp4_v_t_43
T_25_25_sp4_h_l_6
T_26_25_lc_trk_g3_6
T_26_25_wire_logic_cluster/lc_0/in_3

End 

Net : u_mesa_core.u_mesa2lb.header_jkZ0
T_21_15_wire_logic_cluster/lc_6/out
T_22_14_sp4_v_t_45
T_23_18_sp4_h_l_2
T_26_18_sp4_v_t_39
T_26_22_lc_trk_g0_2
T_26_22_wire_logic_cluster/lc_0/in_0

T_21_15_wire_logic_cluster/lc_6/out
T_21_15_lc_trk_g3_6
T_21_15_wire_logic_cluster/lc_6/in_3

End 

Net : bfn_5_3_0_
T_9_9_wire_logic_cluster/carry_in_mux/cout
T_9_9_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_gpio_core.lb_0034_reg_i_m_13
T_15_21_wire_logic_cluster/lc_3/out
T_9_21_sp12_h_l_1
T_10_21_lc_trk_g0_5
T_10_21_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_3_2
T_10_21_wire_logic_cluster/lc_4/out
T_10_21_lc_trk_g1_4
T_10_21_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_sump2.lb_rd_d_26_1_0_0_3
T_17_14_wire_logic_cluster/lc_2/out
T_18_14_lc_trk_g0_2
T_18_14_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.lb_003c_reg_m_29
T_16_23_wire_logic_cluster/lc_0/out
T_16_22_lc_trk_g0_0
T_16_22_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_16_8
T_18_25_wire_logic_cluster/lc_5/out
T_18_25_lc_trk_g2_5
T_18_25_wire_logic_cluster/lc_0/in_3

End 

Net : u_mesa_core.u_mesa2lb.addr_lenZ0Z_1
T_26_24_wire_logic_cluster/lc_5/out
T_27_23_lc_trk_g3_5
T_27_23_wire_logic_cluster/lc_1/in_3

T_26_24_wire_logic_cluster/lc_5/out
T_27_24_sp4_h_l_10
T_27_24_lc_trk_g0_7
T_27_24_input_2_1
T_27_24_wire_logic_cluster/lc_1/in_2

T_26_24_wire_logic_cluster/lc_5/out
T_27_23_lc_trk_g3_5
T_27_23_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_16_2
T_16_25_wire_logic_cluster/lc_6/out
T_16_25_sp4_h_l_1
T_18_25_lc_trk_g2_4
T_18_25_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_16_12_cascade_
T_18_25_wire_logic_cluster/lc_0/ltout
T_18_25_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_gpio_core.un1_lb_0020_reg_4_iv_9_0
T_13_21_wire_logic_cluster/lc_2/out
T_8_21_sp12_h_l_0
T_18_21_lc_trk_g1_7
T_18_21_wire_logic_cluster/lc_7/in_1

End 

Net : u_core.u_gpio_core.un1_lb_0020_reg_4_iv_7_0_cascade_
T_13_21_wire_logic_cluster/lc_1/ltout
T_13_21_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_gpio_core.un1_lb_0020_reg_4_iv_4_1_0_cascade_
T_13_21_wire_logic_cluster/lc_0/ltout
T_13_21_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_5_3_cascade_
T_14_20_wire_logic_cluster/lc_0/ltout
T_14_20_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_sump2.N_2293_i
T_7_7_wire_logic_cluster/lc_4/out
T_6_7_sp4_h_l_0
T_9_7_sp4_v_t_40
T_9_8_lc_trk_g2_0
T_9_8_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_7_3
T_9_20_wire_logic_cluster/lc_6/out
T_9_18_sp4_v_t_41
T_10_22_sp4_h_l_4
T_11_22_lc_trk_g2_4
T_11_22_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1_RNO_11Z0Z_15
T_13_14_wire_logic_cluster/lc_3/out
T_13_14_sp4_h_l_11
T_16_14_sp4_v_t_41
T_16_18_sp4_v_t_42
T_15_22_lc_trk_g1_7
T_15_22_input_2_6
T_15_22_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_7_12
T_11_22_wire_logic_cluster/lc_3/out
T_11_13_sp12_v_t_22
T_11_18_lc_trk_g2_6
T_11_18_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_gpio_core.lb_addr_p1_RNI47BC3_6Z0Z_5
T_13_19_wire_logic_cluster/lc_3/out
T_11_19_sp4_h_l_3
T_10_19_sp4_v_t_38
T_9_20_lc_trk_g2_6
T_9_20_wire_logic_cluster/lc_6/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_14_20_lc_trk_g2_3
T_14_20_wire_logic_cluster/lc_4/in_1

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_sp4_h_l_11
T_17_19_sp4_h_l_11
T_20_19_sp4_v_t_41
T_19_21_lc_trk_g0_4
T_19_21_wire_logic_cluster/lc_3/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_14_20_lc_trk_g2_3
T_14_20_wire_logic_cluster/lc_6/in_1

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_sp4_h_l_11
T_17_19_sp4_h_l_11
T_20_19_sp4_v_t_41
T_21_23_sp4_h_l_10
T_21_23_lc_trk_g1_7
T_21_23_wire_logic_cluster/lc_7/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_11_19_sp4_h_l_3
T_10_19_sp4_v_t_38
T_9_23_lc_trk_g1_3
T_9_23_wire_logic_cluster/lc_1/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_11_19_sp4_h_l_3
T_10_19_sp4_v_t_38
T_9_23_lc_trk_g1_3
T_9_23_wire_logic_cluster/lc_7/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_sp4_h_l_11
T_17_19_sp4_h_l_11
T_20_19_sp4_v_t_41
T_20_21_lc_trk_g2_4
T_20_21_wire_logic_cluster/lc_7/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_sp4_h_l_11
T_17_19_sp4_h_l_11
T_20_19_sp4_v_t_41
T_20_23_sp4_v_t_42
T_19_26_lc_trk_g3_2
T_19_26_wire_logic_cluster/lc_0/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_sp4_h_l_11
T_17_19_sp4_h_l_11
T_20_19_sp4_v_t_41
T_21_23_sp4_h_l_10
T_21_23_lc_trk_g1_7
T_21_23_wire_logic_cluster/lc_6/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_sp4_h_l_11
T_17_19_sp4_h_l_11
T_20_19_sp4_v_t_41
T_20_23_sp4_v_t_42
T_19_26_lc_trk_g3_2
T_19_26_wire_logic_cluster/lc_4/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_sp4_h_l_11
T_17_19_sp4_h_l_11
T_20_19_sp4_v_t_41
T_20_23_sp4_v_t_42
T_19_26_lc_trk_g3_2
T_19_26_wire_logic_cluster/lc_6/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_13_18_sp12_v_t_22
T_13_26_lc_trk_g2_1
T_13_26_wire_logic_cluster/lc_4/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_13_18_sp12_v_t_22
T_13_26_lc_trk_g2_1
T_13_26_wire_logic_cluster/lc_6/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_sp4_h_l_11
T_17_19_sp4_h_l_11
T_20_19_sp4_v_t_41
T_20_21_lc_trk_g2_4
T_20_21_wire_logic_cluster/lc_6/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_14_19_sp4_h_l_6
T_17_19_sp4_v_t_46
T_17_20_lc_trk_g3_6
T_17_20_wire_logic_cluster/lc_3/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_11_19_sp4_h_l_3
T_10_19_sp4_v_t_38
T_9_23_lc_trk_g1_3
T_9_23_wire_logic_cluster/lc_5/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_14_19_sp4_h_l_6
T_17_19_sp4_v_t_46
T_17_20_lc_trk_g3_6
T_17_20_wire_logic_cluster/lc_2/in_1

T_13_19_wire_logic_cluster/lc_3/out
T_11_19_sp4_h_l_3
T_10_19_sp4_v_t_38
T_9_20_lc_trk_g2_6
T_9_20_wire_logic_cluster/lc_0/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_11_19_sp4_h_l_3
T_10_19_sp4_v_t_38
T_9_20_lc_trk_g2_6
T_9_20_wire_logic_cluster/lc_4/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_11_19_sp4_h_l_3
T_10_19_sp4_v_t_38
T_9_20_lc_trk_g2_6
T_9_20_wire_logic_cluster/lc_2/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_14_19_sp4_h_l_6
T_17_19_sp4_v_t_46
T_17_20_lc_trk_g3_6
T_17_20_wire_logic_cluster/lc_7/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_sp4_h_l_11
T_17_19_sp4_h_l_11
T_20_19_sp4_v_t_41
T_20_23_sp4_v_t_42
T_19_26_lc_trk_g3_2
T_19_26_wire_logic_cluster/lc_2/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_sp4_h_l_11
T_16_19_sp4_v_t_46
T_15_22_lc_trk_g3_6
T_15_22_wire_logic_cluster/lc_5/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_13_18_sp12_v_t_22
T_13_26_lc_trk_g2_1
T_13_26_wire_logic_cluster/lc_0/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_14_19_sp4_h_l_6
T_17_19_sp4_v_t_46
T_17_20_lc_trk_g3_6
T_17_20_input_2_5
T_17_20_wire_logic_cluster/lc_5/in_2

T_13_19_wire_logic_cluster/lc_3/out
T_13_18_sp12_v_t_22
T_13_26_lc_trk_g2_1
T_13_26_wire_logic_cluster/lc_2/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_14_19_sp4_h_l_6
T_17_19_sp4_v_t_46
T_17_20_lc_trk_g3_6
T_17_20_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1_RNO_9Z0Z_15
T_15_22_wire_logic_cluster/lc_6/out
T_15_19_sp4_v_t_36
T_14_20_lc_trk_g2_4
T_14_20_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_5_1
T_14_20_wire_logic_cluster/lc_3/out
T_14_20_lc_trk_g0_3
T_14_20_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_gpio_core.lb_addr_p1_RNISHQR3_4Z0Z_2
T_12_18_wire_logic_cluster/lc_2/out
T_12_16_sp12_v_t_23
T_12_20_sp4_v_t_41
T_13_24_sp4_h_l_10
T_16_24_sp4_v_t_47
T_15_26_lc_trk_g0_1
T_15_26_wire_logic_cluster/lc_2/in_1

T_12_18_wire_logic_cluster/lc_2/out
T_12_16_sp12_v_t_23
T_12_20_sp4_v_t_41
T_13_24_sp4_h_l_10
T_17_24_sp4_h_l_10
T_17_24_lc_trk_g0_7
T_17_24_wire_logic_cluster/lc_2/in_3

T_12_18_wire_logic_cluster/lc_2/out
T_7_18_sp12_h_l_0
T_18_18_sp12_v_t_23
T_18_22_sp4_v_t_41
T_18_25_lc_trk_g0_1
T_18_25_wire_logic_cluster/lc_4/in_1

T_12_18_wire_logic_cluster/lc_2/out
T_12_16_sp12_v_t_23
T_12_20_sp4_v_t_41
T_13_24_sp4_h_l_10
T_15_24_lc_trk_g2_7
T_15_24_wire_logic_cluster/lc_4/in_3

T_12_18_wire_logic_cluster/lc_2/out
T_7_18_sp12_h_l_0
T_18_18_sp12_v_t_23
T_18_22_sp4_v_t_41
T_15_26_sp4_h_l_9
T_17_26_lc_trk_g3_4
T_17_26_wire_logic_cluster/lc_0/in_1

T_12_18_wire_logic_cluster/lc_2/out
T_12_8_sp12_v_t_23
T_0_20_span12_horz_0
T_10_20_lc_trk_g1_4
T_10_20_wire_logic_cluster/lc_5/in_0

T_12_18_wire_logic_cluster/lc_2/out
T_11_18_lc_trk_g2_2
T_11_18_wire_logic_cluster/lc_7/in_3

T_12_18_wire_logic_cluster/lc_2/out
T_12_16_sp12_v_t_23
T_12_20_sp4_v_t_41
T_11_24_lc_trk_g1_4
T_11_24_wire_logic_cluster/lc_4/in_3

T_12_18_wire_logic_cluster/lc_2/out
T_7_18_sp12_h_l_0
T_18_18_sp12_v_t_23
T_18_22_sp4_v_t_41
T_17_25_lc_trk_g3_1
T_17_25_wire_logic_cluster/lc_0/in_0

T_12_18_wire_logic_cluster/lc_2/out
T_7_18_sp12_h_l_0
T_10_18_lc_trk_g1_0
T_10_18_wire_logic_cluster/lc_4/in_3

T_12_18_wire_logic_cluster/lc_2/out
T_12_16_sp12_v_t_23
T_12_24_lc_trk_g3_0
T_12_24_wire_logic_cluster/lc_2/in_3

T_12_18_wire_logic_cluster/lc_2/out
T_7_18_sp12_h_l_0
T_18_18_sp12_v_t_23
T_18_24_lc_trk_g2_4
T_18_24_wire_logic_cluster/lc_0/in_0

T_12_18_wire_logic_cluster/lc_2/out
T_12_15_sp4_v_t_44
T_12_19_sp4_v_t_44
T_9_23_sp4_h_l_9
T_10_23_lc_trk_g2_1
T_10_23_wire_logic_cluster/lc_0/in_1

T_12_18_wire_logic_cluster/lc_2/out
T_7_18_sp12_h_l_0
T_18_18_sp12_v_t_23
T_18_23_lc_trk_g2_7
T_18_23_wire_logic_cluster/lc_0/in_1

T_12_18_wire_logic_cluster/lc_2/out
T_11_18_lc_trk_g2_2
T_11_18_wire_logic_cluster/lc_3/in_3

End 

Net : u_mesa_core.lb_user_jk11
T_24_24_wire_logic_cluster/lc_2/out
T_24_23_lc_trk_g1_2
T_24_23_wire_logic_cluster/lc_6/in_3

T_24_24_wire_logic_cluster/lc_2/out
T_24_23_lc_trk_g1_2
T_24_23_wire_logic_cluster/lc_4/in_3

End 

Net : u_mesa_core.u_mesa2lb.N_19_cascade_
T_24_23_wire_logic_cluster/lc_6/ltout
T_24_23_wire_logic_cluster/lc_7/in_2

End 

Net : u_mesa_core.u_mesa2ctrl.un1_dword_sr_1_5
T_23_25_wire_logic_cluster/lc_0/out
T_24_24_lc_trk_g3_0
T_24_24_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1Z0Z_4
T_22_14_wire_logic_cluster/lc_3/out
T_22_15_lc_trk_g0_3
T_22_15_wire_logic_cluster/lc_2/in_3

End 

Net : u_mesa_core.dword_sr_17
T_23_26_wire_logic_cluster/lc_4/out
T_23_25_lc_trk_g1_4
T_23_25_input_2_1
T_23_25_wire_logic_cluster/lc_1/in_2

T_23_26_wire_logic_cluster/lc_4/out
T_23_25_lc_trk_g1_4
T_23_25_wire_logic_cluster/lc_0/in_1

T_23_26_wire_logic_cluster/lc_4/out
T_23_18_sp12_v_t_23
T_23_22_lc_trk_g2_0
T_23_22_wire_logic_cluster/lc_1/in_3

T_23_26_wire_logic_cluster/lc_4/out
T_23_25_lc_trk_g1_4
T_23_25_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_gpio_core.lb_addr_p1_RNIQ4TT1_0Z0Z_0_cascade_
T_13_19_wire_logic_cluster/lc_2/ltout
T_13_19_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_i_a2_8_0_21
T_19_19_wire_logic_cluster/lc_4/out
T_20_19_sp4_h_l_8
T_16_19_sp4_h_l_4
T_17_19_lc_trk_g3_4
T_17_19_wire_logic_cluster/lc_7/in_0

End 

Net : u_core.u_sump2.rle_done_jkZ0
T_15_16_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_44
T_12_13_sp4_h_l_9
T_8_13_sp4_h_l_0
T_7_9_sp4_v_t_40
T_6_11_lc_trk_g0_5
T_6_11_wire_logic_cluster/lc_2/in_1

T_15_16_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_44
T_12_17_sp4_h_l_9
T_12_17_lc_trk_g0_4
T_12_17_wire_logic_cluster/lc_7/in_1

T_15_16_wire_logic_cluster/lc_2/out
T_15_12_sp4_v_t_41
T_12_12_sp4_h_l_10
T_11_12_lc_trk_g0_2
T_11_12_input_2_6
T_11_12_wire_logic_cluster/lc_6/in_2

T_15_16_wire_logic_cluster/lc_2/out
T_15_15_sp4_v_t_36
T_16_15_sp4_h_l_6
T_17_15_lc_trk_g3_6
T_17_15_wire_logic_cluster/lc_0/in_3

T_15_16_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g2_2
T_15_16_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_gpio_core.lb_0024_regZ0Z_8
T_15_17_wire_logic_cluster/lc_7/out
T_15_14_sp4_v_t_38
T_12_14_sp4_h_l_9
T_13_14_lc_trk_g2_1
T_13_14_wire_logic_cluster/lc_5/in_0

T_15_17_wire_logic_cluster/lc_7/out
T_15_14_sp4_v_t_38
T_16_14_sp4_h_l_3
T_17_14_lc_trk_g3_3
T_17_14_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_gpio_core.un1_lb_0020_reg_7_iv_3_tz_tz_0
T_13_14_wire_logic_cluster/lc_5/out
T_14_13_sp4_v_t_43
T_14_17_sp4_v_t_43
T_14_19_lc_trk_g2_6
T_14_19_input_2_6
T_14_19_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.gpio_pin_q_8
T_14_11_wire_logic_cluster/lc_1/out
T_14_11_sp4_h_l_7
T_13_11_sp4_v_t_42
T_13_14_lc_trk_g0_2
T_13_14_wire_logic_cluster/lc_5/in_1

T_14_11_wire_logic_cluster/lc_1/out
T_13_12_lc_trk_g0_1
T_13_12_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_gpio_core.un1_lb_0020_reg_7_iv_10_0
T_20_20_wire_logic_cluster/lc_6/out
T_20_17_sp4_v_t_36
T_17_17_sp4_h_l_1
T_13_17_sp4_h_l_9
T_9_17_sp4_h_l_5
T_11_17_lc_trk_g2_0
T_11_17_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_gpio_core.lb_003c_reg_1_sqmuxa
T_16_18_wire_logic_cluster/lc_2/out
T_16_17_sp4_v_t_36
T_16_21_sp4_v_t_41
T_16_25_sp4_v_t_42
T_17_25_sp4_h_l_0
T_13_25_sp4_h_l_3
T_9_25_sp4_h_l_6
T_9_25_lc_trk_g1_3
T_9_25_wire_logic_cluster/lc_1/cen

T_16_18_wire_logic_cluster/lc_2/out
T_16_17_sp4_v_t_36
T_16_21_sp4_v_t_41
T_16_25_sp4_v_t_42
T_17_25_sp4_h_l_0
T_13_25_sp4_h_l_3
T_9_25_sp4_h_l_6
T_9_25_lc_trk_g1_3
T_9_25_wire_logic_cluster/lc_1/cen

T_16_18_wire_logic_cluster/lc_2/out
T_16_17_sp4_v_t_36
T_16_21_sp4_v_t_41
T_16_25_sp4_v_t_42
T_17_25_sp4_h_l_0
T_13_25_sp4_h_l_3
T_9_25_sp4_h_l_6
T_9_25_lc_trk_g1_3
T_9_25_wire_logic_cluster/lc_1/cen

T_16_18_wire_logic_cluster/lc_2/out
T_16_17_sp4_v_t_36
T_16_21_sp4_v_t_41
T_16_25_sp4_v_t_42
T_17_25_sp4_h_l_0
T_13_25_sp4_h_l_3
T_9_25_sp4_h_l_6
T_9_25_lc_trk_g1_3
T_9_25_wire_logic_cluster/lc_1/cen

T_16_18_wire_logic_cluster/lc_2/out
T_16_17_sp4_v_t_36
T_16_21_sp4_v_t_41
T_16_25_sp4_v_t_42
T_17_25_sp4_h_l_0
T_13_25_sp4_h_l_3
T_9_25_sp4_h_l_6
T_9_25_lc_trk_g1_3
T_9_25_wire_logic_cluster/lc_1/cen

T_16_18_wire_logic_cluster/lc_2/out
T_16_17_sp4_v_t_36
T_16_21_sp4_v_t_41
T_16_25_sp4_v_t_42
T_17_25_sp4_h_l_0
T_13_25_sp4_h_l_3
T_9_25_sp4_h_l_6
T_9_25_lc_trk_g1_3
T_9_25_wire_logic_cluster/lc_1/cen

T_16_18_wire_logic_cluster/lc_2/out
T_16_17_sp4_v_t_36
T_16_21_sp4_v_t_41
T_16_25_sp4_v_t_42
T_17_25_sp4_h_l_0
T_13_25_sp4_h_l_3
T_14_25_lc_trk_g3_3
T_14_25_wire_logic_cluster/lc_3/cen

T_16_18_wire_logic_cluster/lc_2/out
T_16_17_sp4_v_t_36
T_16_21_sp4_v_t_41
T_16_25_sp4_v_t_42
T_17_25_sp4_h_l_0
T_13_25_sp4_h_l_3
T_14_25_lc_trk_g3_3
T_14_25_wire_logic_cluster/lc_3/cen

T_16_18_wire_logic_cluster/lc_2/out
T_16_17_sp4_v_t_36
T_16_21_sp4_v_t_41
T_16_25_sp4_v_t_42
T_17_25_sp4_h_l_0
T_13_25_sp4_h_l_3
T_14_25_lc_trk_g3_3
T_14_25_wire_logic_cluster/lc_3/cen

T_16_18_wire_logic_cluster/lc_2/out
T_16_17_sp4_v_t_36
T_16_21_sp4_v_t_41
T_16_25_sp4_v_t_42
T_17_25_sp4_h_l_0
T_13_25_sp4_h_l_3
T_14_25_lc_trk_g3_3
T_14_25_wire_logic_cluster/lc_3/cen

T_16_18_wire_logic_cluster/lc_2/out
T_16_17_sp4_v_t_36
T_16_21_sp4_v_t_41
T_16_25_sp4_v_t_42
T_17_25_sp4_h_l_0
T_13_25_sp4_h_l_3
T_14_25_lc_trk_g3_3
T_14_25_wire_logic_cluster/lc_3/cen

T_16_18_wire_logic_cluster/lc_2/out
T_16_17_sp4_v_t_36
T_16_21_sp4_v_t_41
T_16_25_sp4_v_t_42
T_17_25_sp4_h_l_0
T_13_25_sp4_h_l_3
T_14_25_lc_trk_g3_3
T_14_25_wire_logic_cluster/lc_3/cen

T_16_18_wire_logic_cluster/lc_2/out
T_16_17_sp4_v_t_36
T_16_21_sp4_v_t_41
T_16_25_sp4_v_t_42
T_17_25_sp4_h_l_0
T_13_25_sp4_h_l_3
T_14_25_lc_trk_g3_3
T_14_25_wire_logic_cluster/lc_3/cen

T_16_18_wire_logic_cluster/lc_2/out
T_16_17_sp4_v_t_36
T_16_21_sp4_v_t_41
T_16_25_sp4_v_t_42
T_17_25_sp4_h_l_0
T_13_25_sp4_h_l_3
T_14_25_lc_trk_g3_3
T_14_25_wire_logic_cluster/lc_3/cen

T_16_18_wire_logic_cluster/lc_2/out
T_16_17_sp4_v_t_36
T_16_21_sp4_v_t_41
T_16_25_sp4_v_t_42
T_16_26_lc_trk_g2_2
T_16_26_wire_logic_cluster/lc_1/cen

T_16_18_wire_logic_cluster/lc_2/out
T_16_17_sp4_v_t_36
T_16_21_sp4_v_t_41
T_16_25_sp4_v_t_42
T_16_26_lc_trk_g2_2
T_16_26_wire_logic_cluster/lc_1/cen

T_16_18_wire_logic_cluster/lc_2/out
T_16_17_sp4_v_t_36
T_16_21_sp4_v_t_41
T_16_25_sp4_v_t_42
T_16_26_lc_trk_g2_2
T_16_26_wire_logic_cluster/lc_1/cen

T_16_18_wire_logic_cluster/lc_2/out
T_16_17_sp4_v_t_36
T_16_21_sp4_v_t_41
T_16_25_sp4_v_t_42
T_16_26_lc_trk_g2_2
T_16_26_wire_logic_cluster/lc_1/cen

T_16_18_wire_logic_cluster/lc_2/out
T_16_17_sp4_v_t_36
T_16_21_sp4_v_t_41
T_16_25_sp4_v_t_42
T_16_26_lc_trk_g2_2
T_16_26_wire_logic_cluster/lc_1/cen

T_16_18_wire_logic_cluster/lc_2/out
T_16_17_sp4_v_t_36
T_16_21_sp4_v_t_41
T_16_25_sp4_v_t_42
T_16_26_lc_trk_g2_2
T_16_26_wire_logic_cluster/lc_1/cen

T_16_18_wire_logic_cluster/lc_2/out
T_16_17_sp4_v_t_36
T_16_21_sp4_v_t_41
T_16_25_sp4_v_t_42
T_16_26_lc_trk_g2_2
T_16_26_wire_logic_cluster/lc_1/cen

T_16_18_wire_logic_cluster/lc_2/out
T_16_17_sp4_v_t_36
T_16_21_sp4_v_t_41
T_16_25_sp4_v_t_42
T_16_26_lc_trk_g2_2
T_16_26_wire_logic_cluster/lc_1/cen

T_16_18_wire_logic_cluster/lc_2/out
T_16_18_lc_trk_g2_2
T_16_18_wire_logic_cluster/lc_0/cen

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_3_11
T_21_20_wire_logic_cluster/lc_6/out
T_12_20_sp12_h_l_0
T_11_20_sp4_h_l_1
T_10_20_sp4_v_t_42
T_10_21_lc_trk_g3_2
T_10_21_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_8_sqmuxa
T_14_20_wire_logic_cluster/lc_4/out
T_15_20_sp4_h_l_8
T_19_20_sp4_h_l_11
T_20_20_lc_trk_g2_3
T_20_20_wire_logic_cluster/lc_6/in_1

T_14_20_wire_logic_cluster/lc_4/out
T_15_20_sp4_h_l_8
T_19_20_sp4_h_l_11
T_21_20_lc_trk_g3_6
T_21_20_wire_logic_cluster/lc_6/in_3

T_14_20_wire_logic_cluster/lc_4/out
T_15_20_sp4_h_l_8
T_19_20_sp4_h_l_11
T_21_20_lc_trk_g3_6
T_21_20_wire_logic_cluster/lc_7/in_0

T_14_20_wire_logic_cluster/lc_4/out
T_15_20_sp4_h_l_8
T_19_20_sp4_h_l_11
T_20_20_lc_trk_g2_3
T_20_20_input_2_7
T_20_20_wire_logic_cluster/lc_7/in_2

T_14_20_wire_logic_cluster/lc_4/out
T_14_19_sp4_v_t_40
T_14_23_lc_trk_g0_5
T_14_23_wire_logic_cluster/lc_2/in_3

T_14_20_wire_logic_cluster/lc_4/out
T_14_19_sp4_v_t_40
T_14_23_lc_trk_g0_5
T_14_23_wire_logic_cluster/lc_4/in_3

T_14_20_wire_logic_cluster/lc_4/out
T_14_19_sp4_v_t_40
T_14_23_lc_trk_g0_5
T_14_23_wire_logic_cluster/lc_0/in_3

T_14_20_wire_logic_cluster/lc_4/out
T_15_20_sp4_h_l_8
T_18_20_sp4_v_t_45
T_18_21_lc_trk_g2_5
T_18_21_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_18_12
T_18_23_wire_logic_cluster/lc_4/out
T_18_23_lc_trk_g0_4
T_18_23_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_18_8_cascade_
T_18_23_wire_logic_cluster/lc_3/ltout
T_18_23_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_18_2
T_19_24_wire_logic_cluster/lc_2/out
T_18_23_lc_trk_g2_2
T_18_23_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_13_3
T_19_21_wire_logic_cluster/lc_3/out
T_13_21_sp12_h_l_1
T_22_21_lc_trk_g1_5
T_22_21_wire_logic_cluster/lc_7/in_1

End 

Net : u_core.u_sump2.trigger_delay_p1Z0Z_3
T_7_7_wire_logic_cluster/lc_6/out
T_7_7_lc_trk_g2_6
T_7_7_input_2_4
T_7_7_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_sump2.un1_rle_time_cry_14
T_5_14_wire_logic_cluster/lc_6/cout
T_5_14_wire_logic_cluster/lc_7/in_3

Net : u_core.u_gpio_core.lb_rd_d_12_sqmuxa
T_14_20_wire_logic_cluster/lc_6/out
T_13_20_sp12_h_l_0
T_21_20_lc_trk_g1_3
T_21_20_wire_logic_cluster/lc_6/in_0

T_14_20_wire_logic_cluster/lc_6/out
T_13_20_sp12_h_l_0
T_20_20_lc_trk_g1_0
T_20_20_wire_logic_cluster/lc_6/in_3

T_14_20_wire_logic_cluster/lc_6/out
T_13_20_sp12_h_l_0
T_20_20_lc_trk_g1_0
T_20_20_wire_logic_cluster/lc_7/in_0

T_14_20_wire_logic_cluster/lc_6/out
T_13_20_sp12_h_l_0
T_21_20_lc_trk_g1_3
T_21_20_wire_logic_cluster/lc_7/in_3

T_14_20_wire_logic_cluster/lc_6/out
T_14_19_sp4_v_t_44
T_14_23_lc_trk_g0_1
T_14_23_wire_logic_cluster/lc_2/in_1

T_14_20_wire_logic_cluster/lc_6/out
T_14_19_sp4_v_t_44
T_14_23_lc_trk_g0_1
T_14_23_wire_logic_cluster/lc_4/in_1

T_14_20_wire_logic_cluster/lc_6/out
T_14_19_sp4_v_t_44
T_14_23_lc_trk_g0_1
T_14_23_wire_logic_cluster/lc_0/in_1

T_14_20_wire_logic_cluster/lc_6/out
T_13_21_lc_trk_g0_6
T_13_21_wire_logic_cluster/lc_2/in_0

T_14_20_wire_logic_cluster/lc_6/out
T_14_20_lc_trk_g2_6
T_14_20_wire_logic_cluster/lc_5/in_3

End 

Net : u_mesa_core.dword_sr_18
T_23_26_wire_logic_cluster/lc_6/out
T_23_25_lc_trk_g0_6
T_23_25_wire_logic_cluster/lc_1/in_3

T_23_26_wire_logic_cluster/lc_6/out
T_23_25_lc_trk_g0_6
T_23_25_wire_logic_cluster/lc_0/in_0

T_23_26_wire_logic_cluster/lc_6/out
T_23_20_sp12_v_t_23
T_23_22_lc_trk_g3_4
T_23_22_wire_logic_cluster/lc_2/in_3

T_23_26_wire_logic_cluster/lc_6/out
T_23_25_lc_trk_g0_6
T_23_25_wire_logic_cluster/lc_6/in_0

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt10_0_N_26
T_22_15_wire_logic_cluster/lc_1/out
T_22_13_sp4_v_t_47
T_23_13_sp4_h_l_3
T_24_13_lc_trk_g2_3
T_24_13_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1Z0Z_13
T_21_17_wire_logic_cluster/lc_1/out
T_22_14_sp4_v_t_43
T_22_15_lc_trk_g2_3
T_22_15_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_10_17
T_14_22_wire_logic_cluster/lc_4/out
T_14_21_lc_trk_g0_4
T_14_21_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_8_17
T_13_21_wire_logic_cluster/lc_6/out
T_14_22_lc_trk_g3_6
T_14_22_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.un1_pwm_loc8_1_0_cascade_
T_22_20_wire_logic_cluster/lc_0/ltout
T_22_20_wire_logic_cluster/lc_1/in_2

End 

Net : u_mesa_core.u_mesa2ctrl.un1_dword_sr_1_7_5
T_24_22_wire_logic_cluster/lc_7/out
T_24_21_sp4_v_t_46
T_24_24_lc_trk_g0_6
T_24_24_input_2_2
T_24_24_wire_logic_cluster/lc_2/in_2

T_24_22_wire_logic_cluster/lc_7/out
T_24_21_sp4_v_t_46
T_24_24_lc_trk_g0_6
T_24_24_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_14_0_cascade_
T_14_23_wire_logic_cluster/lc_5/ltout
T_14_23_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_19_0_cascade_
T_17_23_wire_logic_cluster/lc_2/ltout
T_17_23_wire_logic_cluster/lc_3/in_2

End 

Net : u_mesa_core.dword_sr_30
T_24_21_wire_logic_cluster/lc_5/out
T_24_22_lc_trk_g0_5
T_24_22_wire_logic_cluster/lc_7/in_0

T_24_21_wire_logic_cluster/lc_5/out
T_23_21_sp4_h_l_2
T_22_21_sp4_v_t_45
T_21_25_lc_trk_g2_0
T_21_25_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1Z0Z_2
T_22_16_wire_logic_cluster/lc_0/out
T_23_13_sp4_v_t_41
T_23_14_lc_trk_g2_1
T_23_14_wire_logic_cluster/lc_5/in_0

T_22_16_wire_logic_cluster/lc_0/out
T_23_13_sp4_v_t_41
T_23_14_lc_trk_g2_1
T_23_14_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_sump2.ctrl_04_regZ0Z_1
T_11_8_wire_logic_cluster/lc_1/out
T_11_9_lc_trk_g0_1
T_11_9_wire_logic_cluster/lc_2/in_1

T_11_8_wire_logic_cluster/lc_1/out
T_11_9_lc_trk_g0_1
T_11_9_wire_logic_cluster/lc_3/in_0

T_11_8_wire_logic_cluster/lc_1/out
T_11_9_lc_trk_g1_1
T_11_9_wire_logic_cluster/lc_1/in_1

End 

Net : u_mesa_core.u_mesa2lb.un1_addr_cnt_cry_4
T_22_23_wire_logic_cluster/lc_2/cout
T_22_23_wire_logic_cluster/lc_3/in_3

Net : u_mesa_core.u_mesa2lb.addr_cnt_RNO_0Z0Z_4
T_22_23_wire_logic_cluster/lc_2/out
T_22_24_lc_trk_g1_2
T_22_24_wire_logic_cluster/lc_4/in_1

End 

Net : u_mesa_core.u_mesa2lb.addr_cnt_RNO_0Z0Z_5
T_22_23_wire_logic_cluster/lc_3/out
T_22_24_lc_trk_g1_3
T_22_24_wire_logic_cluster/lc_5/in_3

End 

Net : u_mesa_core.u_mesa2lb.un1_addr_cnt_cry_3
T_22_23_wire_logic_cluster/lc_1/cout
T_22_23_wire_logic_cluster/lc_2/in_3

Net : u_core.u_gpio_core.lb_addr_p1_RNI47BC3_2Z0Z_5
T_13_19_wire_logic_cluster/lc_4/out
T_13_11_sp12_v_t_23
T_13_23_lc_trk_g3_0
T_13_23_wire_logic_cluster/lc_2/in_3

T_13_19_wire_logic_cluster/lc_4/out
T_11_19_sp4_h_l_5
T_10_19_sp4_v_t_40
T_9_23_lc_trk_g1_5
T_9_23_wire_logic_cluster/lc_3/in_3

T_13_19_wire_logic_cluster/lc_4/out
T_14_18_sp4_v_t_41
T_14_21_lc_trk_g1_1
T_14_21_wire_logic_cluster/lc_7/in_3

T_13_19_wire_logic_cluster/lc_4/out
T_14_19_sp4_h_l_8
T_17_19_sp4_v_t_36
T_16_20_lc_trk_g2_4
T_16_20_wire_logic_cluster/lc_7/in_3

T_13_19_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_37
T_10_17_sp4_h_l_6
T_11_17_lc_trk_g3_6
T_11_17_wire_logic_cluster/lc_2/in_3

T_13_19_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_37
T_10_17_sp4_h_l_6
T_9_17_lc_trk_g1_6
T_9_17_wire_logic_cluster/lc_4/in_3

T_13_19_wire_logic_cluster/lc_4/out
T_14_18_sp4_v_t_41
T_14_21_lc_trk_g1_1
T_14_21_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc8_0_N_26
T_20_21_wire_logic_cluster/lc_2/out
T_21_21_sp4_h_l_4
T_23_21_lc_trk_g2_1
T_23_21_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_sump2.trigger_delay_p1Z0Z_2
T_7_7_wire_logic_cluster/lc_5/out
T_7_7_lc_trk_g2_5
T_7_7_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1Z0Z_0
T_20_20_wire_logic_cluster/lc_4/out
T_20_21_lc_trk_g0_4
T_20_21_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1Z0Z_5
T_21_20_wire_logic_cluster/lc_5/out
T_21_20_lc_trk_g1_5
T_21_20_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_gpio_core.lb_0084_reg_i_m_15
T_13_23_wire_logic_cluster/lc_6/out
T_13_22_lc_trk_g1_6
T_13_22_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1Z0Z_13
T_21_17_wire_logic_cluster/lc_0/out
T_22_14_sp4_v_t_41
T_22_15_lc_trk_g3_1
T_22_15_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_gpio_core.lb_0028_regZ0Z_15
T_7_14_wire_logic_cluster/lc_7/out
T_5_14_sp12_h_l_1
T_13_14_lc_trk_g1_2
T_13_14_wire_logic_cluster/lc_3/in_0

T_7_14_wire_logic_cluster/lc_7/out
T_7_12_sp4_v_t_43
T_7_16_sp4_v_t_39
T_4_20_sp4_h_l_7
T_5_20_lc_trk_g3_7
T_5_20_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_sump2.triggered_jkZ0
T_5_9_wire_logic_cluster/lc_1/out
T_6_7_sp4_v_t_46
T_7_11_sp4_h_l_5
T_11_11_sp4_h_l_1
T_10_11_lc_trk_g0_1
T_10_11_input_2_3
T_10_11_wire_logic_cluster/lc_3/in_2

T_5_9_wire_logic_cluster/lc_1/out
T_6_7_sp4_v_t_46
T_6_11_lc_trk_g0_3
T_6_11_wire_logic_cluster/lc_7/in_0

T_5_9_wire_logic_cluster/lc_1/out
T_6_7_sp4_v_t_46
T_6_11_sp4_v_t_42
T_6_12_lc_trk_g2_2
T_6_12_wire_logic_cluster/lc_3/in_3

T_5_9_wire_logic_cluster/lc_1/out
T_6_7_sp4_v_t_46
T_6_11_sp4_v_t_42
T_6_12_lc_trk_g2_2
T_6_12_wire_logic_cluster/lc_2/in_0

T_5_9_wire_logic_cluster/lc_1/out
T_5_9_sp4_h_l_7
T_9_9_sp4_h_l_10
T_12_9_sp4_v_t_38
T_12_13_sp4_v_t_38
T_12_17_lc_trk_g1_3
T_12_17_wire_logic_cluster/lc_7/in_3

T_5_9_wire_logic_cluster/lc_1/out
T_6_7_sp4_v_t_46
T_6_11_lc_trk_g0_3
T_6_11_wire_logic_cluster/lc_2/in_3

T_5_9_wire_logic_cluster/lc_1/out
T_5_9_sp4_h_l_7
T_9_9_sp4_h_l_10
T_12_9_sp4_v_t_38
T_12_13_sp4_v_t_43
T_12_16_lc_trk_g1_3
T_12_16_wire_logic_cluster/lc_3/in_1

T_5_9_wire_logic_cluster/lc_1/out
T_5_9_sp4_h_l_7
T_9_9_sp4_h_l_10
T_12_9_sp4_v_t_38
T_12_13_sp4_v_t_38
T_12_17_lc_trk_g1_3
T_12_17_wire_logic_cluster/lc_2/in_0

T_5_9_wire_logic_cluster/lc_1/out
T_6_7_sp4_v_t_46
T_6_11_sp4_v_t_42
T_6_12_lc_trk_g2_2
T_6_12_wire_logic_cluster/lc_0/in_0

T_5_9_wire_logic_cluster/lc_1/out
T_5_9_sp4_h_l_7
T_9_9_sp4_h_l_10
T_12_9_sp4_v_t_38
T_12_13_sp4_v_t_43
T_11_15_lc_trk_g1_6
T_11_15_input_2_7
T_11_15_wire_logic_cluster/lc_7/in_2

T_5_9_wire_logic_cluster/lc_1/out
T_0_9_span12_horz_1
T_12_9_sp12_v_t_22
T_12_16_lc_trk_g3_2
T_12_16_wire_logic_cluster/lc_5/in_0

T_5_9_wire_logic_cluster/lc_1/out
T_5_9_sp4_h_l_7
T_9_9_sp4_h_l_10
T_12_9_sp4_v_t_38
T_11_12_lc_trk_g2_6
T_11_12_wire_logic_cluster/lc_6/in_0

T_5_9_wire_logic_cluster/lc_1/out
T_5_9_sp4_h_l_7
T_9_9_sp4_h_l_10
T_12_9_sp4_v_t_38
T_12_13_sp4_v_t_43
T_12_16_lc_trk_g1_3
T_12_16_input_2_2
T_12_16_wire_logic_cluster/lc_2/in_2

T_5_9_wire_logic_cluster/lc_1/out
T_6_7_sp4_v_t_46
T_7_11_sp4_h_l_5
T_11_11_sp4_h_l_1
T_14_11_sp4_v_t_36
T_15_15_sp4_h_l_7
T_19_15_sp4_h_l_7
T_19_15_lc_trk_g1_2
T_19_15_wire_logic_cluster/lc_0/in_3

T_5_9_wire_logic_cluster/lc_1/out
T_5_9_sp4_h_l_7
T_9_9_sp4_h_l_10
T_12_9_sp4_v_t_38
T_11_11_lc_trk_g1_3
T_11_11_wire_logic_cluster/lc_4/in_0

T_5_9_wire_logic_cluster/lc_1/out
T_5_9_sp4_h_l_7
T_9_9_sp4_h_l_10
T_12_5_sp4_v_t_41
T_11_7_lc_trk_g1_4
T_11_7_wire_logic_cluster/lc_0/in_1

T_5_9_wire_logic_cluster/lc_1/out
T_5_9_sp4_h_l_7
T_5_9_lc_trk_g0_2
T_5_9_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.lb_cs_sump2_data_pZ0Z1
T_18_14_wire_logic_cluster/lc_3/out
T_18_11_sp4_v_t_46
T_15_11_sp4_h_l_11
T_14_11_lc_trk_g1_3
T_14_11_wire_logic_cluster/lc_5/in_3

T_18_14_wire_logic_cluster/lc_3/out
T_12_14_sp12_h_l_1
T_18_14_sp4_h_l_6
T_21_14_sp4_v_t_43
T_20_16_lc_trk_g0_6
T_20_16_wire_logic_cluster/lc_3/in_1

T_18_14_wire_logic_cluster/lc_3/out
T_18_11_sp4_v_t_46
T_15_11_sp4_h_l_11
T_14_7_sp4_v_t_46
T_13_10_lc_trk_g3_6
T_13_10_wire_logic_cluster/lc_6/in_3

T_18_14_wire_logic_cluster/lc_3/out
T_12_14_sp12_h_l_1
T_18_14_sp4_h_l_6
T_14_14_sp4_h_l_2
T_16_14_lc_trk_g2_7
T_16_14_wire_logic_cluster/lc_2/in_1

T_18_14_wire_logic_cluster/lc_3/out
T_12_14_sp12_h_l_1
T_18_14_sp4_h_l_6
T_14_14_sp4_h_l_2
T_16_14_lc_trk_g2_7
T_16_14_wire_logic_cluster/lc_6/in_1

T_18_14_wire_logic_cluster/lc_3/out
T_17_15_lc_trk_g1_3
T_17_15_wire_logic_cluster/lc_1/in_1

T_18_14_wire_logic_cluster/lc_3/out
T_19_13_sp4_v_t_39
T_19_17_sp4_v_t_47
T_19_21_lc_trk_g1_2
T_19_21_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_sump2.N_299
T_16_14_wire_logic_cluster/lc_3/out
T_17_14_sp4_h_l_6
T_19_14_lc_trk_g2_3
T_19_14_wire_logic_cluster/lc_0/in_3

T_16_14_wire_logic_cluster/lc_3/out
T_17_10_sp4_v_t_42
T_17_12_lc_trk_g2_7
T_17_12_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_sump2.g0_1
T_10_11_wire_logic_cluster/lc_3/out
T_9_11_lc_trk_g3_3
T_9_11_wire_logic_cluster/lc_6/in_0

End 

Net : u_core.u_sump2.lb_rd_d_26_1_0_0_2_cascade_
T_19_14_wire_logic_cluster/lc_0/ltout
T_19_14_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_sump2.lb_rd_d_26_1_0_0_1_cascade_
T_17_12_wire_logic_cluster/lc_0/ltout
T_17_12_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_sump2.trigger_and_pZ0Z1
T_11_9_wire_logic_cluster/lc_6/out
T_11_9_lc_trk_g2_6
T_11_9_input_2_2
T_11_9_wire_logic_cluster/lc_2/in_2

End 

Net : u_mesa_core.dword_sr_29
T_24_22_wire_logic_cluster/lc_6/out
T_24_22_lc_trk_g2_6
T_24_22_wire_logic_cluster/lc_7/in_1

T_24_22_wire_logic_cluster/lc_6/out
T_24_22_sp4_h_l_1
T_23_22_sp4_v_t_36
T_22_26_lc_trk_g1_1
T_22_26_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.c_addr_p1_RNI36VS2Z0Z_4
T_13_13_wire_logic_cluster/lc_6/out
T_12_13_sp12_h_l_0
T_19_13_sp4_h_l_9
T_22_9_sp4_v_t_38
T_23_9_sp4_h_l_8
T_26_5_sp4_v_t_39
T_25_7_lc_trk_g1_2
T_25_7_input0_3
T_25_7_wire_bram/ram/RADDR_4

T_13_13_wire_logic_cluster/lc_6/out
T_13_13_sp4_h_l_1
T_12_13_sp4_v_t_42
T_9_17_sp4_h_l_7
T_8_17_sp4_v_t_36
T_8_21_sp4_v_t_41
T_8_23_lc_trk_g3_4
T_8_23_input0_3
T_8_23_wire_bram/ram/RADDR_4

T_13_13_wire_logic_cluster/lc_6/out
T_13_13_sp4_h_l_1
T_12_13_sp4_v_t_42
T_9_17_sp4_h_l_7
T_8_17_sp4_v_t_36
T_8_21_sp4_v_t_41
T_8_25_lc_trk_g1_4
T_8_25_input0_3
T_8_25_wire_bram/ram/RADDR_4

T_13_13_wire_logic_cluster/lc_6/out
T_12_13_sp12_h_l_0
T_19_13_sp4_h_l_9
T_23_13_sp4_h_l_0
T_26_9_sp4_v_t_43
T_25_11_lc_trk_g1_6
T_25_11_input0_3
T_25_11_wire_bram/ram/RADDR_4

T_13_13_wire_logic_cluster/lc_6/out
T_12_13_sp12_h_l_0
T_19_13_sp4_h_l_9
T_23_13_sp4_h_l_0
T_26_13_sp4_v_t_40
T_25_15_lc_trk_g0_5
T_25_15_input0_3
T_25_15_wire_bram/ram/RADDR_4

T_13_13_wire_logic_cluster/lc_6/out
T_12_13_sp12_h_l_0
T_19_13_sp4_h_l_9
T_22_9_sp4_v_t_38
T_23_9_sp4_h_l_8
T_25_9_lc_trk_g2_5
T_25_9_input0_3
T_25_9_wire_bram/ram/RADDR_4

T_13_13_wire_logic_cluster/lc_6/out
T_13_13_sp4_h_l_1
T_12_13_sp4_v_t_42
T_9_17_sp4_h_l_7
T_8_17_sp4_v_t_36
T_8_19_lc_trk_g2_1
T_8_19_input0_3
T_8_19_wire_bram/ram/RADDR_4

T_13_13_wire_logic_cluster/lc_6/out
T_13_13_sp4_h_l_1
T_12_9_sp4_v_t_36
T_9_9_sp4_h_l_7
T_8_5_sp4_v_t_37
T_8_7_lc_trk_g3_0
T_8_7_input0_3
T_8_7_wire_bram/ram/RADDR_4

T_13_13_wire_logic_cluster/lc_6/out
T_13_13_sp4_h_l_1
T_12_13_sp4_v_t_42
T_9_17_sp4_h_l_7
T_8_17_sp4_v_t_36
T_8_21_lc_trk_g0_1
T_8_21_input0_3
T_8_21_wire_bram/ram/RADDR_4

T_13_13_wire_logic_cluster/lc_6/out
T_13_13_sp4_h_l_1
T_12_13_sp4_v_t_42
T_9_17_sp4_h_l_7
T_8_17_lc_trk_g0_7
T_8_17_input0_3
T_8_17_wire_bram/ram/RADDR_4

T_13_13_wire_logic_cluster/lc_6/out
T_13_13_sp4_h_l_1
T_12_9_sp4_v_t_36
T_9_9_sp4_h_l_7
T_8_9_lc_trk_g0_7
T_8_9_input0_3
T_8_9_wire_bram/ram/RADDR_4

T_13_13_wire_logic_cluster/lc_6/out
T_12_13_sp12_h_l_0
T_24_13_sp12_h_l_0
T_25_13_lc_trk_g1_4
T_25_13_input0_3
T_25_13_wire_bram/ram/RADDR_4

End 

Net : u_core.u_sump2.user_addr_RNI9UP21Z0Z_4
T_15_13_wire_logic_cluster/lc_5/out
T_14_13_sp4_h_l_2
T_13_13_lc_trk_g1_2
T_13_13_wire_logic_cluster/lc_6/in_3

T_15_13_wire_logic_cluster/lc_5/out
T_14_13_lc_trk_g2_5
T_14_13_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_sump2.un1_d_addr_cry_3
T_15_13_wire_logic_cluster/lc_4/cout
T_15_13_wire_logic_cluster/lc_5/in_3

Net : u_core.u_gpio_core.lb_0030_reg_m_15
T_16_21_wire_logic_cluster/lc_4/out
T_17_20_lc_trk_g2_4
T_17_20_wire_logic_cluster/lc_6/in_0

End 

Net : u_core.u_sump2.data_en_loc_pZ0Z1
T_10_13_wire_logic_cluster/lc_4/out
T_11_12_lc_trk_g2_4
T_11_12_wire_logic_cluster/lc_3/in_1

T_10_13_wire_logic_cluster/lc_4/out
T_11_12_lc_trk_g2_4
T_11_12_wire_logic_cluster/lc_5/in_1

End 

Net : u_mesa_core.u_mesa2ctrl.un1_dword_sr_1_4
T_24_22_wire_logic_cluster/lc_0/out
T_24_20_sp4_v_t_45
T_24_24_lc_trk_g1_0
T_24_24_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_19_8_cascade_
T_17_24_wire_logic_cluster/lc_3/ltout
T_17_24_wire_logic_cluster/lc_4/in_2

End 

Net : u_mesa_core.dword_sr_22
T_24_21_wire_logic_cluster/lc_4/out
T_24_22_lc_trk_g0_4
T_24_22_wire_logic_cluster/lc_0/in_0

T_24_21_wire_logic_cluster/lc_4/out
T_24_22_lc_trk_g0_4
T_24_22_wire_logic_cluster/lc_1/in_3

T_24_21_wire_logic_cluster/lc_4/out
T_23_21_sp4_h_l_0
T_22_21_sp4_v_t_37
T_22_25_sp4_v_t_37
T_22_26_lc_trk_g2_5
T_22_26_wire_logic_cluster/lc_0/in_3

T_24_21_wire_logic_cluster/lc_4/out
T_24_21_lc_trk_g0_4
T_24_21_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_19_12_cascade_
T_17_24_wire_logic_cluster/lc_4/ltout
T_17_24_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_19_2
T_19_24_wire_logic_cluster/lc_4/out
T_18_24_sp4_h_l_0
T_17_24_lc_trk_g0_0
T_17_24_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_sump2.N_2294_i
T_7_7_wire_logic_cluster/lc_0/out
T_7_4_sp4_v_t_40
T_8_8_sp4_h_l_11
T_9_8_lc_trk_g2_3
T_9_8_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_9_24
T_13_22_wire_logic_cluster/lc_2/out
T_14_19_sp4_v_t_45
T_15_23_sp4_h_l_2
T_16_23_lc_trk_g2_2
T_16_23_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1_RNO_3Z0Z_16
T_15_20_wire_logic_cluster/lc_0/out
T_15_20_lc_trk_g1_0
T_15_20_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_10_0
T_11_23_wire_logic_cluster/lc_6/out
T_11_23_lc_trk_g2_6
T_11_23_wire_logic_cluster/lc_5/in_3

End 

Net : u_mesa_core.dword_sr_31
T_24_21_wire_logic_cluster/lc_2/out
T_24_22_lc_trk_g1_2
T_24_22_input_2_7
T_24_22_wire_logic_cluster/lc_7/in_2

T_24_21_wire_logic_cluster/lc_2/out
T_24_18_sp4_v_t_44
T_24_22_sp4_v_t_40
T_21_26_sp4_h_l_10
T_22_26_lc_trk_g2_2
T_22_26_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_gpio_core.lb_addr_p1_RNISHQR3_2Z0Z_4
T_15_18_wire_logic_cluster/lc_5/out
T_15_17_sp4_v_t_42
T_15_20_lc_trk_g0_2
T_15_20_wire_logic_cluster/lc_0/in_0

T_15_18_wire_logic_cluster/lc_5/out
T_14_19_lc_trk_g1_5
T_14_19_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_sump2.c_addr_p1_RNI7B0T2Z0Z_5
T_13_13_wire_logic_cluster/lc_7/out
T_13_8_sp12_v_t_22
T_14_8_sp12_h_l_1
T_22_8_sp4_h_l_8
T_25_4_sp4_v_t_45
T_25_7_lc_trk_g1_5
T_25_7_input0_2
T_25_7_wire_bram/ram/RADDR_5

T_13_13_wire_logic_cluster/lc_7/out
T_13_11_sp4_v_t_43
T_13_15_sp4_v_t_43
T_10_19_sp4_h_l_11
T_9_19_sp4_v_t_40
T_9_23_sp4_v_t_36
T_8_25_lc_trk_g1_1
T_8_25_input0_2
T_8_25_wire_bram/ram/RADDR_5

T_13_13_wire_logic_cluster/lc_7/out
T_13_8_sp12_v_t_22
T_14_8_sp12_h_l_1
T_25_8_sp12_v_t_22
T_25_11_lc_trk_g2_2
T_25_11_input0_2
T_25_11_wire_bram/ram/RADDR_5

T_13_13_wire_logic_cluster/lc_7/out
T_13_8_sp12_v_t_22
T_14_8_sp12_h_l_1
T_25_8_sp12_v_t_22
T_25_15_lc_trk_g2_2
T_25_15_input0_2
T_25_15_wire_bram/ram/RADDR_5

T_13_13_wire_logic_cluster/lc_7/out
T_13_8_sp12_v_t_22
T_14_8_sp12_h_l_1
T_25_8_sp12_v_t_22
T_25_9_lc_trk_g2_6
T_25_9_input0_2
T_25_9_wire_bram/ram/RADDR_5

T_13_13_wire_logic_cluster/lc_7/out
T_13_11_sp4_v_t_43
T_13_15_sp4_v_t_43
T_10_19_sp4_h_l_11
T_9_19_sp4_v_t_40
T_8_21_lc_trk_g1_5
T_8_21_input0_2
T_8_21_wire_bram/ram/RADDR_5

T_13_13_wire_logic_cluster/lc_7/out
T_13_11_sp4_v_t_43
T_13_15_sp4_v_t_43
T_10_19_sp4_h_l_11
T_9_19_sp4_v_t_40
T_8_23_lc_trk_g1_5
T_8_23_input0_2
T_8_23_wire_bram/ram/RADDR_5

T_13_13_wire_logic_cluster/lc_7/out
T_13_8_sp12_v_t_22
T_14_8_sp12_h_l_1
T_25_8_sp12_v_t_22
T_25_13_lc_trk_g2_6
T_25_13_input0_2
T_25_13_wire_bram/ram/RADDR_5

T_13_13_wire_logic_cluster/lc_7/out
T_13_11_sp4_v_t_43
T_13_15_sp4_v_t_43
T_10_19_sp4_h_l_11
T_9_15_sp4_v_t_46
T_8_17_lc_trk_g0_0
T_8_17_input0_2
T_8_17_wire_bram/ram/RADDR_5

T_13_13_wire_logic_cluster/lc_7/out
T_12_13_sp4_h_l_6
T_11_9_sp4_v_t_43
T_8_9_sp4_h_l_0
T_8_9_lc_trk_g1_5
T_8_9_input0_2
T_8_9_wire_bram/ram/RADDR_5

T_13_13_wire_logic_cluster/lc_7/out
T_13_11_sp4_v_t_43
T_13_15_sp4_v_t_43
T_10_19_sp4_h_l_11
T_9_15_sp4_v_t_46
T_6_19_sp4_h_l_4
T_8_19_lc_trk_g3_1
T_8_19_input0_2
T_8_19_wire_bram/ram/RADDR_5

T_13_13_wire_logic_cluster/lc_7/out
T_13_10_sp4_v_t_38
T_10_10_sp4_h_l_3
T_9_6_sp4_v_t_45
T_8_7_lc_trk_g3_5
T_8_7_input0_2
T_8_7_wire_bram/ram/RADDR_5

End 

Net : u_core.u_sump2.user_addr_RNIC2R21Z0Z_5
T_15_13_wire_logic_cluster/lc_6/out
T_14_13_sp4_h_l_4
T_13_13_lc_trk_g0_4
T_13_13_wire_logic_cluster/lc_7/in_3

T_15_13_wire_logic_cluster/lc_6/out
T_14_13_lc_trk_g3_6
T_14_13_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.un1_d_addr_cry_4
T_15_13_wire_logic_cluster/lc_5/cout
T_15_13_wire_logic_cluster/lc_6/in_3

Net : u_core.u_gpio_core.lb_0084_reg_1_sqmuxa
T_15_19_wire_logic_cluster/lc_6/out
T_6_19_sp12_h_l_0
T_11_19_sp4_h_l_7
T_7_19_sp4_h_l_10
T_10_19_sp4_v_t_47
T_9_21_lc_trk_g2_2
T_9_21_wire_logic_cluster/lc_3/cen

T_15_19_wire_logic_cluster/lc_6/out
T_6_19_sp12_h_l_0
T_11_19_sp4_h_l_7
T_7_19_sp4_h_l_10
T_3_19_sp4_h_l_6
T_5_19_lc_trk_g3_3
T_5_19_wire_logic_cluster/lc_7/cen

T_15_19_wire_logic_cluster/lc_6/out
T_6_19_sp12_h_l_0
T_11_19_sp4_h_l_7
T_7_19_sp4_h_l_10
T_3_19_sp4_h_l_6
T_5_19_lc_trk_g3_3
T_5_19_wire_logic_cluster/lc_7/cen

T_15_19_wire_logic_cluster/lc_6/out
T_6_19_sp12_h_l_0
T_11_19_sp4_h_l_7
T_7_19_sp4_h_l_7
T_9_19_lc_trk_g2_2
T_9_19_wire_logic_cluster/lc_0/cen

T_15_19_wire_logic_cluster/lc_6/out
T_6_19_sp12_h_l_0
T_11_19_sp4_h_l_7
T_7_19_sp4_h_l_7
T_9_19_lc_trk_g2_2
T_9_19_wire_logic_cluster/lc_0/cen

T_15_19_wire_logic_cluster/lc_6/out
T_6_19_sp12_h_l_0
T_11_19_sp4_h_l_7
T_7_19_sp4_h_l_7
T_9_19_lc_trk_g2_2
T_9_19_wire_logic_cluster/lc_0/cen

T_15_19_wire_logic_cluster/lc_6/out
T_6_19_sp12_h_l_0
T_11_19_sp4_h_l_7
T_7_19_sp4_h_l_7
T_9_19_lc_trk_g2_2
T_9_19_wire_logic_cluster/lc_0/cen

T_15_19_wire_logic_cluster/lc_6/out
T_6_19_sp12_h_l_0
T_11_19_sp4_h_l_7
T_7_19_sp4_h_l_7
T_9_19_lc_trk_g2_2
T_9_19_wire_logic_cluster/lc_0/cen

T_15_19_wire_logic_cluster/lc_6/out
T_6_19_sp12_h_l_0
T_11_19_sp4_h_l_7
T_7_19_sp4_h_l_7
T_9_19_lc_trk_g2_2
T_9_19_wire_logic_cluster/lc_0/cen

T_15_19_wire_logic_cluster/lc_6/out
T_6_19_sp12_h_l_0
T_11_19_sp4_h_l_7
T_7_19_sp4_h_l_7
T_9_19_lc_trk_g2_2
T_9_19_wire_logic_cluster/lc_0/cen

T_15_19_wire_logic_cluster/lc_6/out
T_6_19_sp12_h_l_0
T_11_19_sp4_h_l_7
T_7_19_sp4_h_l_7
T_9_19_lc_trk_g2_2
T_9_19_wire_logic_cluster/lc_0/cen

T_15_19_wire_logic_cluster/lc_6/out
T_6_19_sp12_h_l_0
T_11_19_sp4_h_l_7
T_15_19_sp4_h_l_7
T_15_19_lc_trk_g0_2
T_15_19_wire_logic_cluster/lc_7/cen

T_15_19_wire_logic_cluster/lc_6/out
T_15_19_sp4_h_l_1
T_18_19_sp4_v_t_43
T_15_23_sp4_h_l_6
T_15_23_lc_trk_g1_3
T_15_23_wire_logic_cluster/lc_0/cen

T_15_19_wire_logic_cluster/lc_6/out
T_15_19_sp4_h_l_1
T_18_19_sp4_v_t_43
T_15_23_sp4_h_l_6
T_15_23_lc_trk_g1_3
T_15_23_wire_logic_cluster/lc_0/cen

T_15_19_wire_logic_cluster/lc_6/out
T_15_19_sp4_h_l_1
T_18_19_sp4_v_t_43
T_15_23_sp4_h_l_6
T_15_23_lc_trk_g1_3
T_15_23_wire_logic_cluster/lc_0/cen

T_15_19_wire_logic_cluster/lc_6/out
T_15_19_sp4_h_l_1
T_18_19_sp4_v_t_43
T_15_23_sp4_h_l_6
T_15_23_lc_trk_g1_3
T_15_23_wire_logic_cluster/lc_0/cen

T_15_19_wire_logic_cluster/lc_6/out
T_15_19_sp4_h_l_1
T_18_19_sp4_v_t_43
T_15_23_sp4_h_l_6
T_15_23_lc_trk_g1_3
T_15_23_wire_logic_cluster/lc_0/cen

T_15_19_wire_logic_cluster/lc_6/out
T_15_19_sp4_h_l_1
T_18_19_sp4_v_t_43
T_15_23_sp4_h_l_6
T_15_23_lc_trk_g1_3
T_15_23_wire_logic_cluster/lc_0/cen

T_15_19_wire_logic_cluster/lc_6/out
T_15_19_sp4_h_l_1
T_18_19_sp4_v_t_43
T_15_23_sp4_h_l_6
T_15_23_lc_trk_g1_3
T_15_23_wire_logic_cluster/lc_0/cen

T_15_19_wire_logic_cluster/lc_6/out
T_15_19_sp4_h_l_1
T_18_19_sp4_v_t_43
T_15_23_sp4_h_l_6
T_15_23_lc_trk_g1_3
T_15_23_wire_logic_cluster/lc_0/cen

T_15_19_wire_logic_cluster/lc_6/out
T_14_19_sp4_h_l_4
T_17_15_sp4_v_t_47
T_17_19_lc_trk_g0_2
T_17_19_wire_logic_cluster/lc_2/cen

T_15_19_wire_logic_cluster/lc_6/out
T_15_19_sp4_h_l_1
T_18_19_sp4_v_t_43
T_17_22_lc_trk_g3_3
T_17_22_wire_logic_cluster/lc_0/cen

T_15_19_wire_logic_cluster/lc_6/out
T_15_19_sp4_h_l_1
T_18_19_sp4_v_t_43
T_17_22_lc_trk_g3_3
T_17_22_wire_logic_cluster/lc_0/cen

T_15_19_wire_logic_cluster/lc_6/out
T_15_19_sp4_h_l_1
T_18_19_sp4_v_t_43
T_17_22_lc_trk_g3_3
T_17_22_wire_logic_cluster/lc_0/cen

T_15_19_wire_logic_cluster/lc_6/out
T_15_19_sp4_h_l_1
T_18_19_sp4_v_t_43
T_17_22_lc_trk_g3_3
T_17_22_wire_logic_cluster/lc_0/cen

T_15_19_wire_logic_cluster/lc_6/out
T_15_19_sp4_h_l_1
T_18_19_sp4_v_t_43
T_17_22_lc_trk_g3_3
T_17_22_wire_logic_cluster/lc_0/cen

T_15_19_wire_logic_cluster/lc_6/out
T_15_19_sp4_h_l_1
T_18_19_sp4_v_t_43
T_17_22_lc_trk_g3_3
T_17_22_wire_logic_cluster/lc_0/cen

T_15_19_wire_logic_cluster/lc_6/out
T_15_19_sp4_h_l_1
T_18_19_sp4_v_t_43
T_17_22_lc_trk_g3_3
T_17_22_wire_logic_cluster/lc_0/cen

T_15_19_wire_logic_cluster/lc_6/out
T_15_19_sp4_h_l_1
T_18_19_sp4_v_t_43
T_17_22_lc_trk_g3_3
T_17_22_wire_logic_cluster/lc_0/cen

T_15_19_wire_logic_cluster/lc_6/out
T_16_18_sp4_v_t_45
T_13_18_sp4_h_l_2
T_14_18_lc_trk_g2_2
T_14_18_wire_logic_cluster/lc_0/cen

T_15_19_wire_logic_cluster/lc_6/out
T_16_16_sp4_v_t_37
T_13_16_sp4_h_l_6
T_13_16_lc_trk_g1_3
T_13_16_wire_logic_cluster/lc_5/cen

T_15_19_wire_logic_cluster/lc_6/out
T_6_19_sp12_h_l_0
T_10_19_lc_trk_g1_3
T_10_19_wire_logic_cluster/lc_1/cen

End 

Net : u_mesa_core.u_mesa2lb.addr_lenZ0Z_0
T_26_24_wire_logic_cluster/lc_3/out
T_27_23_lc_trk_g2_3
T_27_23_wire_logic_cluster/lc_2/in_3

T_26_24_wire_logic_cluster/lc_3/out
T_27_24_lc_trk_g0_3
T_27_24_wire_logic_cluster/lc_0/in_1

T_26_24_wire_logic_cluster/lc_3/out
T_27_23_lc_trk_g3_3
T_27_23_wire_logic_cluster/lc_7/in_3

T_26_24_wire_logic_cluster/lc_3/out
T_27_23_lc_trk_g3_3
T_27_23_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_5_20
T_13_20_wire_logic_cluster/lc_2/out
T_14_19_lc_trk_g2_2
T_14_19_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_8_20
T_14_19_wire_logic_cluster/lc_3/out
T_14_19_lc_trk_g1_3
T_14_19_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1Z0Z_1
T_20_21_wire_logic_cluster/lc_0/out
T_20_21_lc_trk_g0_0
T_20_21_input_2_2
T_20_21_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_sump2.un1_rle_time_cry_13
T_5_14_wire_logic_cluster/lc_5/cout
T_5_14_wire_logic_cluster/lc_6/in_3

Net : u_core.u_sump2.user_addr_RNI3MN21Z0Z_2
T_15_13_wire_logic_cluster/lc_3/out
T_15_13_sp4_h_l_11
T_14_13_sp4_v_t_40
T_14_15_lc_trk_g3_5
T_14_15_wire_logic_cluster/lc_3/in_1

T_15_13_wire_logic_cluster/lc_3/out
T_15_13_sp4_h_l_11
T_14_13_sp4_v_t_40
T_14_15_lc_trk_g3_5
T_14_15_input_2_2
T_14_15_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_sump2.un1_d_addr_cry_1
T_15_13_wire_logic_cluster/lc_2/cout
T_15_13_wire_logic_cluster/lc_3/in_3

Net : u_core.u_gpio_core.lb_rd_d_1_RNO_2Z0Z_13
T_10_10_wire_logic_cluster/lc_0/out
T_10_6_sp12_v_t_23
T_10_16_lc_trk_g3_4
T_10_16_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.c_addr_p1_RNIRRSS2Z0Z_2
T_14_15_wire_logic_cluster/lc_3/out
T_14_15_sp4_h_l_11
T_10_15_sp4_h_l_7
T_9_15_sp4_v_t_36
T_9_19_sp4_v_t_41
T_9_23_sp4_v_t_42
T_8_25_lc_trk_g0_7
T_8_25_input0_5
T_8_25_wire_bram/ram/RADDR_2

T_14_15_wire_logic_cluster/lc_3/out
T_14_15_sp4_h_l_11
T_10_15_sp4_h_l_7
T_9_15_sp4_v_t_36
T_9_19_sp4_v_t_41
T_9_15_sp4_v_t_41
T_8_19_lc_trk_g1_4
T_8_19_input0_5
T_8_19_wire_bram/ram/RADDR_2

T_14_15_wire_logic_cluster/lc_3/out
T_14_15_sp4_h_l_11
T_10_15_sp4_h_l_7
T_9_15_sp4_v_t_36
T_9_19_sp4_v_t_41
T_9_15_sp4_v_t_41
T_8_17_lc_trk_g1_4
T_8_17_input0_5
T_8_17_wire_bram/ram/RADDR_2

T_14_15_wire_logic_cluster/lc_3/out
T_14_15_sp4_h_l_11
T_18_15_sp4_h_l_2
T_22_15_sp4_h_l_5
T_25_11_sp4_v_t_46
T_25_7_sp4_v_t_46
T_25_9_lc_trk_g2_3
T_25_9_input0_5
T_25_9_wire_bram/ram/RADDR_2

T_14_15_wire_logic_cluster/lc_3/out
T_14_15_sp4_h_l_11
T_18_15_sp4_h_l_2
T_22_15_sp4_h_l_5
T_25_11_sp4_v_t_46
T_25_7_sp4_v_t_46
T_25_11_lc_trk_g0_3
T_25_11_input0_5
T_25_11_wire_bram/ram/RADDR_2

T_14_15_wire_logic_cluster/lc_3/out
T_14_11_sp4_v_t_43
T_14_7_sp4_v_t_44
T_15_7_sp4_h_l_9
T_19_7_sp4_h_l_5
T_23_7_sp4_h_l_1
T_25_7_lc_trk_g3_4
T_25_7_input0_5
T_25_7_wire_bram/ram/RADDR_2

T_14_15_wire_logic_cluster/lc_3/out
T_14_15_sp4_h_l_11
T_10_15_sp4_h_l_7
T_9_15_sp4_v_t_36
T_9_19_sp4_v_t_41
T_8_21_lc_trk_g1_4
T_8_21_input0_5
T_8_21_wire_bram/ram/RADDR_2

T_14_15_wire_logic_cluster/lc_3/out
T_14_15_sp4_h_l_11
T_10_15_sp4_h_l_7
T_9_11_sp4_v_t_42
T_9_7_sp4_v_t_38
T_8_9_lc_trk_g0_3
T_8_9_input0_5
T_8_9_wire_bram/ram/RADDR_2

T_14_15_wire_logic_cluster/lc_3/out
T_14_15_sp4_h_l_11
T_10_15_sp4_h_l_7
T_9_15_sp4_v_t_36
T_9_19_sp4_v_t_41
T_8_23_lc_trk_g1_4
T_8_23_input0_5
T_8_23_wire_bram/ram/RADDR_2

T_14_15_wire_logic_cluster/lc_3/out
T_14_11_sp4_v_t_43
T_14_7_sp4_v_t_44
T_11_7_sp4_h_l_9
T_7_7_sp4_h_l_9
T_8_7_lc_trk_g2_1
T_8_7_input0_5
T_8_7_wire_bram/ram/RADDR_2

T_14_15_wire_logic_cluster/lc_3/out
T_14_15_sp4_h_l_11
T_18_15_sp4_h_l_2
T_22_15_sp4_h_l_5
T_25_11_sp4_v_t_46
T_25_13_lc_trk_g2_3
T_25_13_input0_5
T_25_13_wire_bram/ram/RADDR_2

T_14_15_wire_logic_cluster/lc_3/out
T_14_15_sp4_h_l_11
T_18_15_sp4_h_l_2
T_22_15_sp4_h_l_5
T_25_11_sp4_v_t_46
T_25_15_lc_trk_g0_3
T_25_15_input0_5
T_25_15_wire_bram/ram/RADDR_2

End 

Net : u_mesa_core.dword_sr_21
T_24_22_wire_logic_cluster/lc_5/out
T_24_22_lc_trk_g2_5
T_24_22_wire_logic_cluster/lc_0/in_1

T_24_22_wire_logic_cluster/lc_5/out
T_24_22_lc_trk_g2_5
T_24_22_wire_logic_cluster/lc_2/in_1

T_24_22_wire_logic_cluster/lc_5/out
T_24_22_lc_trk_g2_5
T_24_22_wire_logic_cluster/lc_6/in_3

T_24_22_wire_logic_cluster/lc_5/out
T_23_22_lc_trk_g3_5
T_23_22_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_4_4_cascade_
T_10_16_wire_logic_cluster/lc_4/ltout
T_10_16_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_sump2.trigger_delay_p1Z0Z_4
T_7_7_wire_logic_cluster/lc_1/out
T_7_7_lc_trk_g2_1
T_7_7_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_11_sqmuxa
T_11_20_wire_logic_cluster/lc_6/out
T_11_14_sp12_v_t_23
T_11_17_lc_trk_g2_3
T_11_17_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_gpio_core.un1_lb_0020_reg_7_iv_3_1_0
T_11_17_wire_logic_cluster/lc_4/out
T_11_17_lc_trk_g1_4
T_11_17_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_14_7
T_15_24_wire_logic_cluster/lc_4/out
T_15_24_lc_trk_g0_4
T_15_24_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_14_1_cascade_
T_15_24_wire_logic_cluster/lc_3/ltout
T_15_24_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_6_8
T_10_20_wire_logic_cluster/lc_6/out
T_10_20_lc_trk_g2_6
T_10_20_wire_logic_cluster/lc_3/in_3

End 

Net : u_mesa_core.dword_sr_23
T_24_21_wire_logic_cluster/lc_1/out
T_24_22_lc_trk_g1_1
T_24_22_input_2_0
T_24_22_wire_logic_cluster/lc_0/in_2

T_24_21_wire_logic_cluster/lc_1/out
T_24_22_lc_trk_g1_1
T_24_22_wire_logic_cluster/lc_1/in_1

T_24_21_wire_logic_cluster/lc_1/out
T_24_21_lc_trk_g2_1
T_24_21_wire_logic_cluster/lc_2/in_3

T_24_21_wire_logic_cluster/lc_1/out
T_23_22_lc_trk_g1_1
T_23_22_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_6_12
T_10_20_wire_logic_cluster/lc_3/out
T_10_20_lc_trk_g0_3
T_10_20_wire_logic_cluster/lc_0/in_1

End 

Net : u_mesa_core.u_mesa2lb.addr_lenZ0Z_5
T_26_24_wire_logic_cluster/lc_4/out
T_27_23_lc_trk_g3_4
T_27_23_wire_logic_cluster/lc_2/in_1

T_26_24_wire_logic_cluster/lc_4/out
T_27_24_lc_trk_g0_4
T_27_24_wire_logic_cluster/lc_5/in_1

End 

Net : u_mesa_core.dword_sr_28
T_24_22_wire_logic_cluster/lc_4/out
T_24_22_lc_trk_g2_4
T_24_22_wire_logic_cluster/lc_7/in_3

T_24_22_wire_logic_cluster/lc_4/out
T_23_22_sp4_h_l_0
T_22_22_sp4_v_t_37
T_22_26_lc_trk_g1_0
T_22_26_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_9_22
T_15_21_wire_logic_cluster/lc_2/out
T_16_20_lc_trk_g3_2
T_16_20_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_6_2
T_10_20_wire_logic_cluster/lc_1/out
T_10_20_lc_trk_g2_1
T_10_20_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_12_24
T_21_20_wire_logic_cluster/lc_7/out
T_21_19_sp4_v_t_46
T_18_23_sp4_h_l_11
T_14_23_sp4_h_l_11
T_16_23_lc_trk_g3_6
T_16_23_wire_logic_cluster/lc_3/in_0

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1Z0Z_2
T_23_12_wire_logic_cluster/lc_7/out
T_23_11_sp4_v_t_46
T_23_14_lc_trk_g0_6
T_23_14_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.trigger_delay_p1Z0Z_5
T_7_7_wire_logic_cluster/lc_2/out
T_7_7_lc_trk_g2_2
T_7_7_input_2_0
T_7_7_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_sump2.acquired_jkZ0
T_6_11_wire_logic_cluster/lc_5/out
T_6_11_lc_trk_g2_5
T_6_11_wire_logic_cluster/lc_6/in_1

T_6_11_wire_logic_cluster/lc_5/out
T_6_11_sp12_h_l_1
T_10_11_lc_trk_g1_2
T_10_11_wire_logic_cluster/lc_3/in_0

T_6_11_wire_logic_cluster/lc_5/out
T_6_11_sp12_h_l_1
T_16_11_sp4_h_l_10
T_15_11_sp4_v_t_47
T_14_14_lc_trk_g3_7
T_14_14_wire_logic_cluster/lc_4/in_0

T_6_11_wire_logic_cluster/lc_5/out
T_6_11_lc_trk_g2_5
T_6_11_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_1_0_cascade_
T_11_24_wire_logic_cluster/lc_3/ltout
T_11_24_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_7_0
T_11_24_wire_logic_cluster/lc_4/out
T_11_24_lc_trk_g0_4
T_11_24_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_6_7
T_10_20_wire_logic_cluster/lc_5/out
T_10_20_lc_trk_g2_5
T_10_20_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_6_1_cascade_
T_10_20_wire_logic_cluster/lc_4/ltout
T_10_20_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_sump2.trigger_dly_cnt_RNO_0Z0Z_0
T_6_8_wire_logic_cluster/lc_0/out
T_7_9_lc_trk_g2_0
T_7_9_input_2_0
T_7_9_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_gpio_core.un1_lb_0020_reg_4_iv_8_1_0
T_9_21_wire_logic_cluster/lc_2/out
T_9_21_sp4_h_l_9
T_13_21_sp4_h_l_0
T_17_21_sp4_h_l_8
T_18_21_lc_trk_g2_0
T_18_21_wire_logic_cluster/lc_6/in_0

End 

Net : u_core.u_gpio_core.lb_003c_reg_m_24
T_16_22_wire_logic_cluster/lc_1/out
T_16_22_lc_trk_g3_1
T_16_22_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_gpio_core.un1_lb_0020_reg_4_iv_1_1_0_cascade_
T_18_21_wire_logic_cluster/lc_6/ltout
T_18_21_wire_logic_cluster/lc_7/in_2

End 

Net : u_core.u_sump2.events_locZ0Z_5
T_11_14_wire_logic_cluster/lc_6/out
T_12_11_sp4_v_t_37
T_13_11_sp4_h_l_5
T_15_11_lc_trk_g3_0
T_15_11_input_2_7
T_15_11_wire_logic_cluster/lc_7/in_2

T_11_14_wire_logic_cluster/lc_6/out
T_12_11_sp4_v_t_37
T_13_11_sp4_h_l_5
T_13_11_lc_trk_g1_0
T_13_11_input_2_5
T_13_11_wire_logic_cluster/lc_5/in_2

T_11_14_wire_logic_cluster/lc_6/out
T_12_11_sp4_v_t_37
T_13_11_sp4_h_l_5
T_14_11_lc_trk_g3_5
T_14_11_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_1_20_cascade_
T_13_19_wire_logic_cluster/lc_5/ltout
T_13_19_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_gpio_core.lb_009c_reg_m_20
T_11_21_wire_logic_cluster/lc_0/out
T_11_19_sp4_v_t_45
T_12_19_sp4_h_l_8
T_13_19_lc_trk_g2_0
T_13_19_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.ctrl_05_reg_1_sqmuxa
T_17_9_wire_logic_cluster/lc_3/out
T_16_9_lc_trk_g3_3
T_16_9_wire_logic_cluster/lc_1/cen

T_17_9_wire_logic_cluster/lc_3/out
T_16_9_lc_trk_g3_3
T_16_9_wire_logic_cluster/lc_1/cen

T_17_9_wire_logic_cluster/lc_3/out
T_16_9_lc_trk_g3_3
T_16_9_wire_logic_cluster/lc_1/cen

T_17_9_wire_logic_cluster/lc_3/out
T_16_9_lc_trk_g3_3
T_16_9_wire_logic_cluster/lc_1/cen

T_17_9_wire_logic_cluster/lc_3/out
T_16_9_lc_trk_g3_3
T_16_9_wire_logic_cluster/lc_1/cen

T_17_9_wire_logic_cluster/lc_3/out
T_16_9_lc_trk_g3_3
T_16_9_wire_logic_cluster/lc_1/cen

T_17_9_wire_logic_cluster/lc_3/out
T_16_9_lc_trk_g3_3
T_16_9_wire_logic_cluster/lc_1/cen

T_17_9_wire_logic_cluster/lc_3/out
T_16_9_lc_trk_g3_3
T_16_9_wire_logic_cluster/lc_1/cen

T_17_9_wire_logic_cluster/lc_3/out
T_17_8_lc_trk_g1_3
T_17_8_wire_logic_cluster/lc_1/cen

T_17_9_wire_logic_cluster/lc_3/out
T_17_8_lc_trk_g1_3
T_17_8_wire_logic_cluster/lc_1/cen

T_17_9_wire_logic_cluster/lc_3/out
T_17_8_lc_trk_g1_3
T_17_8_wire_logic_cluster/lc_1/cen

T_17_9_wire_logic_cluster/lc_3/out
T_17_8_lc_trk_g1_3
T_17_8_wire_logic_cluster/lc_1/cen

T_17_9_wire_logic_cluster/lc_3/out
T_17_8_lc_trk_g1_3
T_17_8_wire_logic_cluster/lc_1/cen

T_17_9_wire_logic_cluster/lc_3/out
T_17_8_lc_trk_g1_3
T_17_8_wire_logic_cluster/lc_1/cen

T_17_9_wire_logic_cluster/lc_3/out
T_17_8_lc_trk_g1_3
T_17_8_wire_logic_cluster/lc_1/cen

T_17_9_wire_logic_cluster/lc_3/out
T_17_8_lc_trk_g1_3
T_17_8_wire_logic_cluster/lc_1/cen

T_17_9_wire_logic_cluster/lc_3/out
T_16_8_lc_trk_g3_3
T_16_8_wire_logic_cluster/lc_7/cen

T_17_9_wire_logic_cluster/lc_3/out
T_16_8_lc_trk_g3_3
T_16_8_wire_logic_cluster/lc_7/cen

T_17_9_wire_logic_cluster/lc_3/out
T_16_8_lc_trk_g3_3
T_16_8_wire_logic_cluster/lc_7/cen

T_17_9_wire_logic_cluster/lc_3/out
T_16_8_lc_trk_g3_3
T_16_8_wire_logic_cluster/lc_7/cen

T_17_9_wire_logic_cluster/lc_3/out
T_16_8_lc_trk_g3_3
T_16_8_wire_logic_cluster/lc_7/cen

T_17_9_wire_logic_cluster/lc_3/out
T_16_8_lc_trk_g3_3
T_16_8_wire_logic_cluster/lc_7/cen

T_17_9_wire_logic_cluster/lc_3/out
T_16_8_lc_trk_g3_3
T_16_8_wire_logic_cluster/lc_7/cen

T_17_9_wire_logic_cluster/lc_3/out
T_16_8_lc_trk_g3_3
T_16_8_wire_logic_cluster/lc_7/cen

T_17_9_wire_logic_cluster/lc_3/out
T_18_10_lc_trk_g3_3
T_18_10_wire_logic_cluster/lc_3/cen

T_17_9_wire_logic_cluster/lc_3/out
T_18_10_lc_trk_g3_3
T_18_10_wire_logic_cluster/lc_3/cen

T_17_9_wire_logic_cluster/lc_3/out
T_18_10_lc_trk_g3_3
T_18_10_wire_logic_cluster/lc_3/cen

T_17_9_wire_logic_cluster/lc_3/out
T_18_10_lc_trk_g3_3
T_18_10_wire_logic_cluster/lc_3/cen

T_17_9_wire_logic_cluster/lc_3/out
T_18_10_lc_trk_g3_3
T_18_10_wire_logic_cluster/lc_3/cen

T_17_9_wire_logic_cluster/lc_3/out
T_18_10_lc_trk_g3_3
T_18_10_wire_logic_cluster/lc_3/cen

T_17_9_wire_logic_cluster/lc_3/out
T_18_10_lc_trk_g3_3
T_18_10_wire_logic_cluster/lc_3/cen

T_17_9_wire_logic_cluster/lc_3/out
T_18_10_lc_trk_g3_3
T_18_10_wire_logic_cluster/lc_3/cen

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc8_0_N_11
T_21_23_wire_logic_cluster/lc_3/out
T_21_23_sp4_h_l_11
T_24_19_sp4_v_t_40
T_23_21_lc_trk_g0_5
T_23_21_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_10_1
T_10_23_wire_logic_cluster/lc_5/out
T_10_23_lc_trk_g2_5
T_10_23_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_10_7_cascade_
T_10_23_wire_logic_cluster/lc_0/ltout
T_10_23_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_0_0_0_cascade_
T_12_23_wire_logic_cluster/lc_5/ltout
T_12_23_wire_logic_cluster/lc_6/in_2

End 

Net : u_mesa_core.dword_sr_20
T_24_22_wire_logic_cluster/lc_3/out
T_24_22_lc_trk_g0_3
T_24_22_wire_logic_cluster/lc_0/in_3

T_24_22_wire_logic_cluster/lc_3/out
T_24_22_lc_trk_g0_3
T_24_22_wire_logic_cluster/lc_2/in_3

T_24_22_wire_logic_cluster/lc_3/out
T_24_22_lc_trk_g0_3
T_24_22_wire_logic_cluster/lc_4/in_3

T_24_22_wire_logic_cluster/lc_3/out
T_23_22_lc_trk_g2_3
T_23_22_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_20_3
T_21_23_wire_logic_cluster/lc_7/out
T_21_20_sp4_v_t_38
T_18_24_sp4_h_l_8
T_18_24_lc_trk_g0_5
T_18_24_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_1_10
T_20_20_wire_logic_cluster/lc_7/out
T_20_18_sp4_v_t_43
T_17_22_sp4_h_l_6
T_13_22_sp4_h_l_9
T_12_22_lc_trk_g0_1
T_12_22_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_11_5_cascade_
T_7_19_wire_logic_cluster/lc_4/ltout
T_7_19_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_11_3
T_15_22_wire_logic_cluster/lc_2/out
T_15_19_sp4_v_t_44
T_12_19_sp4_h_l_9
T_8_19_sp4_h_l_9
T_7_19_lc_trk_g0_1
T_7_19_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_gpio_core.lb_0088_reg_1_sqmuxa
T_11_22_wire_logic_cluster/lc_5/out
T_12_22_sp4_h_l_10
T_8_22_sp4_h_l_1
T_11_22_sp4_v_t_43
T_11_18_sp4_v_t_39
T_8_18_sp4_h_l_2
T_9_18_lc_trk_g2_2
T_9_18_wire_logic_cluster/lc_4/cen

T_11_22_wire_logic_cluster/lc_5/out
T_12_22_sp4_h_l_10
T_8_22_sp4_h_l_1
T_11_22_sp4_v_t_43
T_11_18_sp4_v_t_39
T_8_18_sp4_h_l_2
T_9_18_lc_trk_g2_2
T_9_18_wire_logic_cluster/lc_4/cen

T_11_22_wire_logic_cluster/lc_5/out
T_12_22_sp4_h_l_10
T_8_22_sp4_h_l_1
T_11_22_sp4_v_t_43
T_11_18_sp4_v_t_39
T_8_18_sp4_h_l_2
T_9_18_lc_trk_g2_2
T_9_18_wire_logic_cluster/lc_4/cen

T_11_22_wire_logic_cluster/lc_5/out
T_12_22_sp4_h_l_10
T_8_22_sp4_h_l_1
T_11_22_sp4_v_t_43
T_11_18_sp4_v_t_39
T_8_18_sp4_h_l_2
T_9_18_lc_trk_g2_2
T_9_18_wire_logic_cluster/lc_4/cen

T_11_22_wire_logic_cluster/lc_5/out
T_12_22_sp4_h_l_10
T_8_22_sp4_h_l_1
T_11_22_sp4_v_t_43
T_11_18_sp4_v_t_39
T_8_18_sp4_h_l_2
T_9_18_lc_trk_g2_2
T_9_18_wire_logic_cluster/lc_4/cen

T_11_22_wire_logic_cluster/lc_5/out
T_12_22_sp4_h_l_10
T_8_22_sp4_h_l_1
T_11_22_sp4_v_t_43
T_11_18_sp4_v_t_39
T_8_18_sp4_h_l_2
T_9_18_lc_trk_g2_2
T_9_18_wire_logic_cluster/lc_4/cen

T_11_22_wire_logic_cluster/lc_5/out
T_12_22_sp4_h_l_10
T_8_22_sp4_h_l_1
T_11_22_sp4_v_t_43
T_11_18_sp4_v_t_39
T_8_18_sp4_h_l_2
T_9_18_lc_trk_g2_2
T_9_18_wire_logic_cluster/lc_4/cen

T_11_22_wire_logic_cluster/lc_5/out
T_12_22_sp4_h_l_10
T_8_22_sp4_h_l_1
T_11_22_sp4_v_t_43
T_11_18_sp4_v_t_39
T_8_18_sp4_h_l_2
T_9_18_lc_trk_g2_2
T_9_18_wire_logic_cluster/lc_4/cen

T_11_22_wire_logic_cluster/lc_5/out
T_10_22_sp4_h_l_2
T_13_22_sp4_v_t_42
T_13_18_sp4_v_t_42
T_13_14_sp4_v_t_42
T_13_17_lc_trk_g0_2
T_13_17_wire_logic_cluster/lc_2/cen

T_11_22_wire_logic_cluster/lc_5/out
T_10_22_sp4_h_l_2
T_13_22_sp4_v_t_42
T_13_18_sp4_v_t_42
T_13_21_lc_trk_g0_2
T_13_21_wire_logic_cluster/lc_3/cen

T_11_22_wire_logic_cluster/lc_5/out
T_10_22_sp4_h_l_2
T_13_22_sp4_v_t_42
T_13_18_sp4_v_t_42
T_13_21_lc_trk_g0_2
T_13_21_wire_logic_cluster/lc_3/cen

T_11_22_wire_logic_cluster/lc_5/out
T_12_22_sp4_h_l_10
T_8_22_sp4_h_l_1
T_11_22_sp4_v_t_43
T_11_25_lc_trk_g1_3
T_11_25_wire_logic_cluster/lc_0/cen

T_11_22_wire_logic_cluster/lc_5/out
T_12_22_sp4_h_l_10
T_8_22_sp4_h_l_1
T_11_22_sp4_v_t_43
T_11_25_lc_trk_g1_3
T_11_25_wire_logic_cluster/lc_0/cen

T_11_22_wire_logic_cluster/lc_5/out
T_12_22_sp4_h_l_10
T_8_22_sp4_h_l_1
T_11_22_sp4_v_t_43
T_11_25_lc_trk_g1_3
T_11_25_wire_logic_cluster/lc_0/cen

T_11_22_wire_logic_cluster/lc_5/out
T_12_22_sp4_h_l_10
T_8_22_sp4_h_l_1
T_11_22_sp4_v_t_43
T_11_25_lc_trk_g1_3
T_11_25_wire_logic_cluster/lc_0/cen

T_11_22_wire_logic_cluster/lc_5/out
T_12_22_sp4_h_l_10
T_8_22_sp4_h_l_1
T_11_22_sp4_v_t_43
T_11_25_lc_trk_g1_3
T_11_25_wire_logic_cluster/lc_0/cen

T_11_22_wire_logic_cluster/lc_5/out
T_12_22_sp4_h_l_10
T_8_22_sp4_h_l_1
T_11_22_sp4_v_t_43
T_11_25_lc_trk_g1_3
T_11_25_wire_logic_cluster/lc_0/cen

T_11_22_wire_logic_cluster/lc_5/out
T_12_22_sp4_h_l_10
T_8_22_sp4_h_l_1
T_11_22_sp4_v_t_43
T_11_25_lc_trk_g1_3
T_11_25_wire_logic_cluster/lc_0/cen

T_11_22_wire_logic_cluster/lc_5/out
T_12_22_sp4_h_l_10
T_8_22_sp4_h_l_1
T_11_22_sp4_v_t_43
T_11_25_lc_trk_g1_3
T_11_25_wire_logic_cluster/lc_0/cen

T_11_22_wire_logic_cluster/lc_5/out
T_12_22_sp4_h_l_10
T_16_22_sp4_h_l_10
T_19_22_sp4_v_t_47
T_18_26_lc_trk_g2_2
T_18_26_wire_logic_cluster/lc_2/cen

T_11_22_wire_logic_cluster/lc_5/out
T_12_22_sp4_h_l_10
T_16_22_sp4_h_l_10
T_19_22_sp4_v_t_47
T_18_26_lc_trk_g2_2
T_18_26_wire_logic_cluster/lc_2/cen

T_11_22_wire_logic_cluster/lc_5/out
T_12_22_sp4_h_l_10
T_16_22_sp4_h_l_10
T_19_22_sp4_v_t_47
T_18_26_lc_trk_g2_2
T_18_26_wire_logic_cluster/lc_2/cen

T_11_22_wire_logic_cluster/lc_5/out
T_12_22_sp4_h_l_10
T_16_22_sp4_h_l_10
T_19_22_sp4_v_t_47
T_18_26_lc_trk_g2_2
T_18_26_wire_logic_cluster/lc_2/cen

T_11_22_wire_logic_cluster/lc_5/out
T_12_22_sp4_h_l_10
T_16_22_sp4_h_l_10
T_19_22_sp4_v_t_47
T_18_26_lc_trk_g2_2
T_18_26_wire_logic_cluster/lc_2/cen

T_11_22_wire_logic_cluster/lc_5/out
T_12_22_sp4_h_l_10
T_16_22_sp4_h_l_10
T_19_22_sp4_v_t_47
T_18_26_lc_trk_g2_2
T_18_26_wire_logic_cluster/lc_2/cen

T_11_22_wire_logic_cluster/lc_5/out
T_12_22_sp4_h_l_10
T_16_22_sp4_h_l_10
T_19_22_sp4_v_t_47
T_18_26_lc_trk_g2_2
T_18_26_wire_logic_cluster/lc_2/cen

T_11_22_wire_logic_cluster/lc_5/out
T_12_22_sp4_h_l_10
T_16_22_sp4_h_l_10
T_19_22_sp4_v_t_47
T_18_26_lc_trk_g2_2
T_18_26_wire_logic_cluster/lc_2/cen

T_11_22_wire_logic_cluster/lc_5/out
T_12_18_sp4_v_t_46
T_12_14_sp4_v_t_42
T_12_17_lc_trk_g0_2
T_12_17_wire_logic_cluster/lc_1/cen

T_11_22_wire_logic_cluster/lc_5/out
T_12_22_sp4_h_l_10
T_16_22_sp4_h_l_10
T_15_22_lc_trk_g0_2
T_15_22_wire_logic_cluster/lc_1/cen

T_11_22_wire_logic_cluster/lc_5/out
T_12_22_sp4_h_l_10
T_13_22_lc_trk_g2_2
T_13_22_wire_logic_cluster/lc_4/cen

T_11_22_wire_logic_cluster/lc_5/out
T_12_22_sp4_h_l_10
T_13_22_lc_trk_g2_2
T_13_22_wire_logic_cluster/lc_4/cen

T_11_22_wire_logic_cluster/lc_5/out
T_12_22_sp4_h_l_10
T_13_22_lc_trk_g2_2
T_13_22_wire_logic_cluster/lc_4/cen

End 

Net : lb_rd_p1_i
T_10_17_wire_logic_cluster/lc_6/out
T_9_17_sp4_h_l_4
T_8_17_sp4_v_t_41
T_8_21_sp4_v_t_42
T_9_25_sp4_h_l_1
T_12_21_sp4_v_t_36
T_13_21_sp4_h_l_1
T_16_21_sp4_v_t_36
T_15_24_lc_trk_g2_4
T_15_24_wire_logic_cluster/lc_5/s_r

T_10_17_wire_logic_cluster/lc_6/out
T_9_17_sp4_h_l_4
T_8_17_sp4_v_t_41
T_8_21_sp4_v_t_42
T_9_25_sp4_h_l_1
T_12_21_sp4_v_t_36
T_13_25_sp4_h_l_7
T_12_21_sp4_v_t_37
T_12_24_lc_trk_g1_5
T_12_24_wire_logic_cluster/lc_5/s_r

T_10_17_wire_logic_cluster/lc_6/out
T_10_14_sp4_v_t_36
T_11_18_sp4_h_l_1
T_14_18_sp4_v_t_43
T_14_22_sp4_v_t_39
T_15_26_sp4_h_l_8
T_19_26_sp4_h_l_8
T_18_22_sp4_v_t_36
T_17_25_lc_trk_g2_4
T_17_25_wire_logic_cluster/lc_5/s_r

T_10_17_wire_logic_cluster/lc_6/out
T_9_17_sp4_h_l_4
T_8_17_sp4_v_t_41
T_8_21_sp4_v_t_42
T_9_25_sp4_h_l_1
T_12_21_sp4_v_t_36
T_13_21_sp4_h_l_1
T_17_21_sp4_h_l_1
T_17_21_lc_trk_g0_4
T_17_21_wire_logic_cluster/lc_5/s_r

T_10_17_wire_logic_cluster/lc_6/out
T_10_14_sp4_v_t_36
T_11_18_sp4_h_l_1
T_14_18_sp4_v_t_43
T_14_22_sp4_v_t_39
T_15_26_sp4_h_l_8
T_19_26_sp4_h_l_8
T_18_22_sp4_v_t_36
T_18_23_lc_trk_g2_4
T_18_23_wire_logic_cluster/lc_5/s_r

T_10_17_wire_logic_cluster/lc_6/out
T_9_17_sp12_h_l_0
T_10_17_sp4_h_l_3
T_14_17_sp4_h_l_3
T_17_17_sp4_v_t_45
T_17_21_sp4_v_t_45
T_18_25_sp4_h_l_8
T_18_25_lc_trk_g1_5
T_18_25_wire_logic_cluster/lc_5/s_r

T_10_17_wire_logic_cluster/lc_6/out
T_9_17_sp12_h_l_0
T_8_17_sp12_v_t_23
T_8_23_sp4_v_t_39
T_5_23_sp4_h_l_8
T_9_23_sp4_h_l_4
T_10_23_lc_trk_g2_4
T_10_23_wire_logic_cluster/lc_5/s_r

T_10_17_wire_logic_cluster/lc_6/out
T_11_14_sp4_v_t_37
T_8_18_sp4_h_l_5
T_12_18_sp4_h_l_8
T_16_18_sp4_h_l_4
T_19_18_sp4_v_t_44
T_19_22_sp4_v_t_40
T_18_24_lc_trk_g1_5
T_18_24_wire_logic_cluster/lc_5/s_r

T_10_17_wire_logic_cluster/lc_6/out
T_9_17_sp12_h_l_0
T_10_17_sp4_h_l_3
T_14_17_sp4_h_l_3
T_17_17_sp4_v_t_45
T_17_21_sp4_v_t_45
T_17_24_lc_trk_g1_5
T_17_24_wire_logic_cluster/lc_5/s_r

T_10_17_wire_logic_cluster/lc_6/out
T_9_17_sp4_h_l_4
T_8_17_sp4_v_t_41
T_8_21_sp4_v_t_42
T_9_25_sp4_h_l_1
T_12_21_sp4_v_t_36
T_11_24_lc_trk_g2_4
T_11_24_wire_logic_cluster/lc_5/s_r

T_10_17_wire_logic_cluster/lc_6/out
T_9_17_sp4_h_l_4
T_8_17_sp4_v_t_41
T_8_21_sp4_v_t_42
T_9_25_sp4_h_l_1
T_12_21_sp4_v_t_36
T_12_22_lc_trk_g2_4
T_12_22_wire_logic_cluster/lc_5/s_r

T_10_17_wire_logic_cluster/lc_6/out
T_10_14_sp4_v_t_36
T_11_18_sp4_h_l_1
T_14_18_sp4_v_t_43
T_14_22_sp4_v_t_39
T_15_26_sp4_h_l_8
T_17_26_lc_trk_g3_5
T_17_26_wire_logic_cluster/lc_5/s_r

T_10_17_wire_logic_cluster/lc_6/out
T_10_14_sp4_v_t_36
T_11_18_sp4_h_l_1
T_14_18_sp4_v_t_43
T_14_22_sp4_v_t_39
T_15_26_sp4_h_l_8
T_15_26_lc_trk_g1_5
T_15_26_wire_logic_cluster/lc_5/s_r

T_10_17_wire_logic_cluster/lc_6/out
T_11_14_sp4_v_t_37
T_8_18_sp4_h_l_5
T_12_18_sp4_h_l_8
T_16_18_sp4_h_l_4
T_15_18_sp4_v_t_41
T_14_20_lc_trk_g0_4
T_14_20_wire_logic_cluster/lc_5/s_r

T_10_17_wire_logic_cluster/lc_6/out
T_9_17_sp12_h_l_0
T_10_17_sp4_h_l_3
T_14_17_sp4_h_l_3
T_13_13_sp4_v_t_45
T_12_16_lc_trk_g3_5
T_12_16_wire_logic_cluster/lc_5/s_r

T_10_17_wire_logic_cluster/lc_6/out
T_11_14_sp4_v_t_37
T_8_18_sp4_h_l_5
T_4_18_sp4_h_l_1
T_7_18_sp4_v_t_36
T_7_19_lc_trk_g2_4
T_7_19_wire_logic_cluster/lc_5/s_r

T_10_17_wire_logic_cluster/lc_6/out
T_9_17_sp4_h_l_4
T_8_17_sp4_v_t_41
T_5_21_sp4_h_l_9
T_9_21_sp4_h_l_5
T_10_21_lc_trk_g3_5
T_10_21_wire_logic_cluster/lc_5/s_r

T_10_17_wire_logic_cluster/lc_6/out
T_10_15_sp4_v_t_41
T_10_19_sp4_v_t_37
T_10_15_sp4_v_t_37
T_10_16_lc_trk_g3_5
T_10_16_wire_logic_cluster/lc_5/s_r

T_10_17_wire_logic_cluster/lc_6/out
T_10_15_sp4_v_t_41
T_10_19_sp4_v_t_37
T_10_15_sp4_v_t_37
T_10_18_lc_trk_g1_5
T_10_18_wire_logic_cluster/lc_5/s_r

T_10_17_wire_logic_cluster/lc_6/out
T_8_17_sp4_h_l_9
T_12_17_sp4_h_l_0
T_15_17_sp4_v_t_37
T_15_20_lc_trk_g1_5
T_15_20_wire_logic_cluster/lc_5/s_r

T_10_17_wire_logic_cluster/lc_6/out
T_8_17_sp4_h_l_9
T_12_17_sp4_h_l_0
T_15_17_sp4_v_t_37
T_15_18_lc_trk_g3_5
T_15_18_wire_logic_cluster/lc_5/s_r

T_10_17_wire_logic_cluster/lc_6/out
T_10_15_sp4_v_t_41
T_10_19_sp4_v_t_37
T_10_20_lc_trk_g3_5
T_10_20_wire_logic_cluster/lc_5/s_r

T_10_17_wire_logic_cluster/lc_6/out
T_9_17_sp4_h_l_4
T_12_17_sp4_v_t_41
T_11_19_lc_trk_g0_4
T_11_19_wire_logic_cluster/lc_5/s_r

T_10_17_wire_logic_cluster/lc_6/out
T_10_14_sp4_v_t_36
T_11_18_sp4_h_l_1
T_11_18_lc_trk_g0_4
T_11_18_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_core.u_mesa2lb.rd_busyZ0
T_22_21_wire_logic_cluster/lc_6/out
T_23_20_sp4_v_t_45
T_23_23_lc_trk_g1_5
T_23_23_wire_logic_cluster/lc_5/in_1

T_22_21_wire_logic_cluster/lc_6/out
T_22_21_lc_trk_g3_6
T_22_21_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.u_gpio_core.lb_0020_reg_0_sqmuxa
T_9_21_wire_logic_cluster/lc_5/out
T_10_17_sp4_v_t_46
T_7_21_sp4_h_l_11
T_10_21_sp4_v_t_46
T_7_25_sp4_h_l_11
T_6_25_lc_trk_g1_3
T_6_25_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_5/out
T_10_17_sp4_v_t_46
T_7_21_sp4_h_l_11
T_10_21_sp4_v_t_46
T_7_25_sp4_h_l_11
T_6_25_lc_trk_g1_3
T_6_25_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_5/out
T_10_17_sp4_v_t_46
T_7_21_sp4_h_l_11
T_10_21_sp4_v_t_46
T_7_25_sp4_h_l_11
T_6_25_lc_trk_g1_3
T_6_25_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_5/out
T_10_17_sp4_v_t_46
T_7_21_sp4_h_l_11
T_10_21_sp4_v_t_46
T_7_25_sp4_h_l_11
T_6_25_lc_trk_g1_3
T_6_25_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_5/out
T_10_17_sp4_v_t_46
T_7_21_sp4_h_l_11
T_10_21_sp4_v_t_46
T_7_25_sp4_h_l_11
T_6_25_lc_trk_g1_3
T_6_25_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_5/out
T_10_17_sp4_v_t_46
T_7_21_sp4_h_l_11
T_10_21_sp4_v_t_46
T_7_25_sp4_h_l_11
T_6_25_lc_trk_g1_3
T_6_25_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_5/out
T_10_17_sp4_v_t_46
T_7_21_sp4_h_l_11
T_10_21_sp4_v_t_46
T_7_25_sp4_h_l_11
T_6_25_lc_trk_g1_3
T_6_25_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_5/out
T_10_17_sp4_v_t_46
T_7_21_sp4_h_l_11
T_10_21_sp4_v_t_46
T_7_25_sp4_h_l_11
T_6_25_lc_trk_g1_3
T_6_25_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_5/out
T_10_17_sp4_v_t_46
T_7_21_sp4_h_l_11
T_10_21_sp4_v_t_46
T_10_25_lc_trk_g1_3
T_10_25_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_5/out
T_10_17_sp4_v_t_46
T_7_21_sp4_h_l_11
T_10_21_sp4_v_t_46
T_10_25_lc_trk_g1_3
T_10_25_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_5/out
T_10_17_sp4_v_t_46
T_7_21_sp4_h_l_11
T_10_21_sp4_v_t_46
T_10_25_lc_trk_g1_3
T_10_25_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_5/out
T_10_17_sp4_v_t_46
T_7_21_sp4_h_l_11
T_10_21_sp4_v_t_46
T_10_25_lc_trk_g1_3
T_10_25_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_5/out
T_10_17_sp4_v_t_46
T_7_21_sp4_h_l_11
T_10_21_sp4_v_t_46
T_10_25_lc_trk_g1_3
T_10_25_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_5/out
T_10_17_sp4_v_t_46
T_7_21_sp4_h_l_11
T_10_21_sp4_v_t_46
T_10_25_lc_trk_g1_3
T_10_25_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_5/out
T_10_17_sp4_v_t_46
T_7_21_sp4_h_l_11
T_10_21_sp4_v_t_46
T_10_25_lc_trk_g1_3
T_10_25_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_5/out
T_10_17_sp4_v_t_46
T_7_21_sp4_h_l_11
T_10_21_sp4_v_t_46
T_10_25_lc_trk_g1_3
T_10_25_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_5/out
T_7_21_sp4_h_l_7
T_6_21_sp4_v_t_42
T_6_22_lc_trk_g2_2
T_6_22_wire_logic_cluster/lc_2/cen

T_9_21_wire_logic_cluster/lc_5/out
T_7_21_sp4_h_l_7
T_6_21_sp4_v_t_42
T_6_22_lc_trk_g2_2
T_6_22_wire_logic_cluster/lc_2/cen

T_9_21_wire_logic_cluster/lc_5/out
T_7_21_sp4_h_l_7
T_6_21_sp4_v_t_42
T_6_22_lc_trk_g2_2
T_6_22_wire_logic_cluster/lc_2/cen

T_9_21_wire_logic_cluster/lc_5/out
T_7_21_sp4_h_l_7
T_6_21_sp4_v_t_42
T_6_22_lc_trk_g2_2
T_6_22_wire_logic_cluster/lc_2/cen

T_9_21_wire_logic_cluster/lc_5/out
T_7_21_sp4_h_l_7
T_6_21_sp4_v_t_42
T_6_22_lc_trk_g2_2
T_6_22_wire_logic_cluster/lc_2/cen

T_9_21_wire_logic_cluster/lc_5/out
T_7_21_sp4_h_l_7
T_6_21_sp4_v_t_42
T_6_22_lc_trk_g2_2
T_6_22_wire_logic_cluster/lc_2/cen

T_9_21_wire_logic_cluster/lc_5/out
T_7_21_sp4_h_l_7
T_6_21_sp4_v_t_42
T_6_22_lc_trk_g2_2
T_6_22_wire_logic_cluster/lc_2/cen

T_9_21_wire_logic_cluster/lc_5/out
T_7_21_sp4_h_l_7
T_6_21_sp4_v_t_42
T_6_22_lc_trk_g2_2
T_6_22_wire_logic_cluster/lc_2/cen

T_9_21_wire_logic_cluster/lc_5/out
T_10_17_sp4_v_t_46
T_7_21_sp4_h_l_11
T_6_21_lc_trk_g1_3
T_6_21_wire_logic_cluster/lc_2/cen

T_9_21_wire_logic_cluster/lc_5/out
T_10_17_sp4_v_t_46
T_7_21_sp4_h_l_11
T_6_21_lc_trk_g1_3
T_6_21_wire_logic_cluster/lc_2/cen

T_9_21_wire_logic_cluster/lc_5/out
T_10_17_sp4_v_t_46
T_7_21_sp4_h_l_11
T_6_21_lc_trk_g1_3
T_6_21_wire_logic_cluster/lc_2/cen

T_9_21_wire_logic_cluster/lc_5/out
T_10_17_sp4_v_t_46
T_7_21_sp4_h_l_11
T_6_21_lc_trk_g1_3
T_6_21_wire_logic_cluster/lc_2/cen

T_9_21_wire_logic_cluster/lc_5/out
T_10_17_sp4_v_t_46
T_7_21_sp4_h_l_11
T_6_21_lc_trk_g1_3
T_6_21_wire_logic_cluster/lc_2/cen

T_9_21_wire_logic_cluster/lc_5/out
T_10_17_sp4_v_t_46
T_7_21_sp4_h_l_11
T_6_21_lc_trk_g1_3
T_6_21_wire_logic_cluster/lc_2/cen

T_9_21_wire_logic_cluster/lc_5/out
T_10_17_sp4_v_t_46
T_7_21_sp4_h_l_11
T_6_21_lc_trk_g1_3
T_6_21_wire_logic_cluster/lc_2/cen

T_9_21_wire_logic_cluster/lc_5/out
T_10_17_sp4_v_t_46
T_7_21_sp4_h_l_11
T_6_21_lc_trk_g1_3
T_6_21_wire_logic_cluster/lc_2/cen

End 

Net : u_core.u_sump2.trigger_and6_0_N_76
T_14_7_wire_logic_cluster/lc_7/out
T_12_7_sp12_h_l_1
T_18_7_lc_trk_g1_6
T_18_7_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_sump2.events_locZ0Z_1
T_14_14_wire_logic_cluster/lc_7/out
T_14_9_sp12_v_t_22
T_14_0_span12_vert_17
T_14_7_lc_trk_g2_5
T_14_7_input_2_7
T_14_7_wire_logic_cluster/lc_7/in_2

T_14_14_wire_logic_cluster/lc_7/out
T_14_11_sp4_v_t_38
T_11_11_sp4_h_l_9
T_13_11_lc_trk_g2_4
T_13_11_input_2_6
T_13_11_wire_logic_cluster/lc_6/in_2

T_14_14_wire_logic_cluster/lc_7/out
T_14_11_sp4_v_t_38
T_14_7_sp4_v_t_43
T_13_8_lc_trk_g3_3
T_13_8_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_sump2.d_addrZ0Z_4
T_14_13_wire_logic_cluster/lc_2/out
T_15_13_lc_trk_g1_2
T_15_13_input_2_5
T_15_13_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_gpio_core.lb_0030_reg_m_29_cascade_
T_13_23_wire_logic_cluster/lc_4/ltout
T_13_23_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_sump2.ctrl_04_regZ0Z_3
T_11_8_wire_logic_cluster/lc_3/out
T_11_8_sp4_h_l_11
T_10_8_sp4_v_t_46
T_7_12_sp4_h_l_4
T_6_12_lc_trk_g1_4
T_6_12_wire_logic_cluster/lc_3/in_0

T_11_8_wire_logic_cluster/lc_3/out
T_11_9_lc_trk_g0_3
T_11_9_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_sump2.g4_1
T_6_12_wire_logic_cluster/lc_3/out
T_6_12_lc_trk_g1_3
T_6_12_wire_logic_cluster/lc_6/in_0

End 

Net : u_core.u_gpio_core.lb_002c_regZ0Z_15
T_14_16_wire_logic_cluster/lc_7/out
T_14_13_sp4_v_t_38
T_13_14_lc_trk_g2_6
T_13_14_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_sump2.un1_rle_time_cry_12
T_5_14_wire_logic_cluster/lc_4/cout
T_5_14_wire_logic_cluster/lc_5/in_3

Net : u_mesa_core.u_mesa2lb.addr_len_RNO_0Z0Z_5
T_27_24_wire_logic_cluster/lc_5/out
T_26_24_lc_trk_g2_5
T_26_24_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt10_0_N_41
T_23_13_wire_logic_cluster/lc_4/out
T_24_13_lc_trk_g1_4
T_24_13_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1Z0Z_0
T_23_14_wire_logic_cluster/lc_6/out
T_23_13_lc_trk_g0_6
T_23_13_wire_logic_cluster/lc_4/in_0

T_23_14_wire_logic_cluster/lc_6/out
T_23_13_lc_trk_g0_6
T_23_13_wire_logic_cluster/lc_1/in_1

T_23_14_wire_logic_cluster/lc_6/out
T_23_13_lc_trk_g1_6
T_23_13_wire_logic_cluster/lc_0/in_3

T_23_14_wire_logic_cluster/lc_6/out
T_23_13_lc_trk_g1_6
T_23_13_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1Z0Z_9
T_21_23_wire_logic_cluster/lc_5/out
T_21_23_lc_trk_g1_5
T_21_23_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_14_8
T_15_24_wire_logic_cluster/lc_5/out
T_15_24_lc_trk_g2_5
T_15_24_wire_logic_cluster/lc_0/in_3

End 

Net : u_mesa_core.u_mesa2lb.un1_addr_len_1_cry_0_c_RNOZ0
T_27_23_wire_logic_cluster/lc_0/out
T_27_24_lc_trk_g0_0
T_27_24_input_2_0
T_27_24_wire_logic_cluster/lc_0/in_2

End 

Net : u_mesa_core.u_mesa2lb.un1_addr_len_1_cry_4
T_27_24_wire_logic_cluster/lc_4/cout
T_27_24_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_14_12_cascade_
T_15_24_wire_logic_cluster/lc_0/ltout
T_15_24_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_14_2
T_16_25_wire_logic_cluster/lc_0/out
T_15_24_lc_trk_g2_0
T_15_24_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.N_2292_i
T_5_8_wire_logic_cluster/lc_5/out
T_5_8_sp12_h_l_1
T_9_8_lc_trk_g0_2
T_9_8_wire_logic_cluster/lc_7/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_8_8_cascade_
T_17_25_wire_logic_cluster/lc_3/ltout
T_17_25_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_15_8_cascade_
T_17_26_wire_logic_cluster/lc_3/ltout
T_17_26_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_15_2
T_16_25_wire_logic_cluster/lc_4/out
T_17_26_lc_trk_g2_4
T_17_26_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_8_2
T_16_25_wire_logic_cluster/lc_2/out
T_17_25_lc_trk_g0_2
T_17_25_wire_logic_cluster/lc_3/in_3

End 

Net : u_mesa_core.u_mesa2lb.addr_cnt_RNO_0Z0Z_3
T_22_23_wire_logic_cluster/lc_1/out
T_22_24_lc_trk_g1_1
T_22_24_wire_logic_cluster/lc_3/in_3

End 

Net : u_mesa_core.u_mesa2lb.un1_addr_cnt_cry_2
T_22_23_wire_logic_cluster/lc_0/cout
T_22_23_wire_logic_cluster/lc_1/in_3

Net : u_core.u_sump2.ctrl_04_regZ0Z_2
T_11_8_wire_logic_cluster/lc_2/out
T_12_8_sp4_h_l_4
T_8_8_sp4_h_l_7
T_7_8_sp4_v_t_42
T_6_12_lc_trk_g1_7
T_6_12_wire_logic_cluster/lc_3/in_1

T_11_8_wire_logic_cluster/lc_2/out
T_11_9_lc_trk_g1_2
T_11_9_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1Z0Z_1
T_23_13_wire_logic_cluster/lc_5/out
T_23_13_lc_trk_g2_5
T_23_13_wire_logic_cluster/lc_4/in_1

End 

Net : u_mesa_core.u_mesa2ctrl.un1_dword_sr_1_7_4
T_23_25_wire_logic_cluster/lc_4/out
T_24_24_lc_trk_g2_4
T_24_24_wire_logic_cluster/lc_2/in_0

T_23_25_wire_logic_cluster/lc_4/out
T_24_24_lc_trk_g2_4
T_24_24_wire_logic_cluster/lc_3/in_3

End 

Net : u_mesa_core.dword_sr_26
T_23_25_wire_logic_cluster/lc_6/out
T_23_25_lc_trk_g2_6
T_23_25_wire_logic_cluster/lc_4/in_0

T_23_25_wire_logic_cluster/lc_6/out
T_22_25_sp4_h_l_4
T_21_25_lc_trk_g1_4
T_21_25_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_9_4
T_15_18_wire_logic_cluster/lc_4/out
T_15_18_lc_trk_g3_4
T_15_18_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_5_6_cascade_
T_13_22_wire_logic_cluster/lc_5/ltout
T_13_22_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1Z0Z_1
T_23_13_wire_logic_cluster/lc_7/out
T_23_13_lc_trk_g1_7
T_23_13_input_2_4
T_23_13_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_13_1_cascade_
T_11_18_wire_logic_cluster/lc_6/ltout
T_11_18_wire_logic_cluster/lc_7/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_13_7
T_11_18_wire_logic_cluster/lc_7/out
T_11_17_sp4_v_t_46
T_12_21_sp4_h_l_11
T_16_21_sp4_h_l_11
T_17_21_lc_trk_g3_3
T_17_21_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_13_sqmuxa_cascade_
T_12_22_wire_logic_cluster/lc_3/ltout
T_12_22_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_sump2.events_locZ0Z_0
T_13_11_wire_logic_cluster/lc_7/out
T_14_10_sp4_v_t_47
T_14_6_sp4_v_t_36
T_14_7_lc_trk_g3_4
T_14_7_wire_logic_cluster/lc_7/in_0

T_13_11_wire_logic_cluster/lc_7/out
T_13_11_lc_trk_g0_7
T_13_11_wire_logic_cluster/lc_6/in_1

T_13_11_wire_logic_cluster/lc_7/out
T_14_10_sp4_v_t_47
T_14_6_sp4_v_t_36
T_13_8_lc_trk_g1_1
T_13_8_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1Z0Z_8
T_21_23_wire_logic_cluster/lc_4/out
T_21_23_lc_trk_g0_4
T_21_23_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_9_sqmuxa
T_13_20_wire_logic_cluster/lc_6/out
T_13_17_sp4_v_t_36
T_10_21_sp4_h_l_1
T_10_21_lc_trk_g0_4
T_10_21_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_1_8
T_12_21_wire_logic_cluster/lc_4/out
T_12_22_lc_trk_g0_4
T_12_22_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_10_12
T_10_23_wire_logic_cluster/lc_4/out
T_10_23_lc_trk_g0_4
T_10_23_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_1_1
T_12_18_wire_logic_cluster/lc_6/out
T_12_17_sp4_v_t_44
T_12_21_lc_trk_g0_1
T_12_21_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_1_0_0_cascade_
T_12_18_wire_logic_cluster/lc_5/ltout
T_12_18_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_10_2
T_10_24_wire_logic_cluster/lc_4/out
T_10_23_lc_trk_g1_4
T_10_23_wire_logic_cluster/lc_3/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_10_8_cascade_
T_10_23_wire_logic_cluster/lc_3/ltout
T_10_23_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_sump2.trigger_delay_p1Z0Z_11
T_5_8_wire_logic_cluster/lc_0/out
T_5_8_sp4_h_l_5
T_7_8_lc_trk_g2_0
T_7_8_input_2_0
T_7_8_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_sump2.N_81_i
T_7_8_wire_logic_cluster/lc_0/out
T_4_8_sp12_h_l_0
T_9_8_lc_trk_g0_4
T_9_8_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.u_sump2.rle_wd_sampleZ0
T_17_15_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_36
T_17_10_sp4_v_t_36
T_14_10_sp4_h_l_1
T_15_10_lc_trk_g2_1
T_15_10_wire_logic_cluster/lc_0/in_1

End 

Net : u_mesa_core.dword_sr_25
T_23_25_wire_logic_cluster/lc_5/out
T_23_25_lc_trk_g2_5
T_23_25_wire_logic_cluster/lc_4/in_1

T_23_25_wire_logic_cluster/lc_5/out
T_22_26_lc_trk_g1_5
T_22_26_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1Z0Z_12
T_22_14_wire_logic_cluster/lc_6/out
T_22_15_lc_trk_g0_6
T_22_15_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.lb_008c_reg_1_sqmuxa
T_11_22_wire_logic_cluster/lc_6/out
T_11_20_sp4_v_t_41
T_8_20_sp4_h_l_10
T_12_20_sp4_h_l_10
T_16_20_sp4_h_l_1
T_15_20_sp4_v_t_42
T_15_21_lc_trk_g2_2
T_15_21_wire_logic_cluster/lc_1/cen

T_11_22_wire_logic_cluster/lc_6/out
T_11_20_sp4_v_t_41
T_8_20_sp4_h_l_10
T_12_20_sp4_h_l_10
T_11_20_sp4_v_t_47
T_10_24_lc_trk_g2_2
T_10_24_wire_logic_cluster/lc_0/cen

T_11_22_wire_logic_cluster/lc_6/out
T_11_20_sp4_v_t_41
T_8_20_sp4_h_l_10
T_12_20_sp4_h_l_10
T_11_20_sp4_v_t_47
T_10_24_lc_trk_g2_2
T_10_24_wire_logic_cluster/lc_0/cen

T_11_22_wire_logic_cluster/lc_6/out
T_11_20_sp4_v_t_41
T_8_20_sp4_h_l_10
T_12_20_sp4_h_l_10
T_11_20_sp4_v_t_47
T_10_24_lc_trk_g2_2
T_10_24_wire_logic_cluster/lc_0/cen

T_11_22_wire_logic_cluster/lc_6/out
T_11_20_sp4_v_t_41
T_8_20_sp4_h_l_10
T_12_20_sp4_h_l_10
T_11_20_sp4_v_t_47
T_10_24_lc_trk_g2_2
T_10_24_wire_logic_cluster/lc_0/cen

T_11_22_wire_logic_cluster/lc_6/out
T_12_20_sp4_v_t_40
T_13_24_sp4_h_l_11
T_17_24_sp4_h_l_11
T_20_24_sp4_v_t_46
T_20_26_lc_trk_g3_3
T_20_26_wire_logic_cluster/lc_2/cen

T_11_22_wire_logic_cluster/lc_6/out
T_11_20_sp4_v_t_41
T_8_20_sp4_h_l_10
T_7_16_sp4_v_t_47
T_7_18_lc_trk_g2_2
T_7_18_wire_logic_cluster/lc_0/cen

T_11_22_wire_logic_cluster/lc_6/out
T_11_20_sp4_v_t_41
T_8_20_sp4_h_l_10
T_7_16_sp4_v_t_47
T_7_18_lc_trk_g2_2
T_7_18_wire_logic_cluster/lc_0/cen

T_11_22_wire_logic_cluster/lc_6/out
T_11_20_sp4_v_t_41
T_8_20_sp4_h_l_10
T_7_16_sp4_v_t_47
T_7_18_lc_trk_g2_2
T_7_18_wire_logic_cluster/lc_0/cen

T_11_22_wire_logic_cluster/lc_6/out
T_11_20_sp4_v_t_41
T_8_20_sp4_h_l_10
T_7_16_sp4_v_t_47
T_7_18_lc_trk_g2_2
T_7_18_wire_logic_cluster/lc_0/cen

T_11_22_wire_logic_cluster/lc_6/out
T_11_20_sp4_v_t_41
T_8_20_sp4_h_l_10
T_7_16_sp4_v_t_47
T_7_18_lc_trk_g2_2
T_7_18_wire_logic_cluster/lc_0/cen

T_11_22_wire_logic_cluster/lc_6/out
T_11_20_sp4_v_t_41
T_8_20_sp4_h_l_10
T_7_16_sp4_v_t_47
T_7_18_lc_trk_g2_2
T_7_18_wire_logic_cluster/lc_0/cen

T_11_22_wire_logic_cluster/lc_6/out
T_11_20_sp4_v_t_41
T_8_20_sp4_h_l_10
T_7_16_sp4_v_t_47
T_7_18_lc_trk_g2_2
T_7_18_wire_logic_cluster/lc_0/cen

T_11_22_wire_logic_cluster/lc_6/out
T_11_20_sp4_v_t_41
T_8_20_sp4_h_l_10
T_7_16_sp4_v_t_47
T_7_18_lc_trk_g2_2
T_7_18_wire_logic_cluster/lc_0/cen

T_11_22_wire_logic_cluster/lc_6/out
T_11_20_sp4_v_t_41
T_8_20_sp4_h_l_10
T_12_20_sp4_h_l_10
T_11_20_lc_trk_g0_2
T_11_20_wire_logic_cluster/lc_4/cen

T_11_22_wire_logic_cluster/lc_6/out
T_11_20_sp4_v_t_41
T_8_20_sp4_h_l_10
T_12_20_sp4_h_l_10
T_11_20_lc_trk_g0_2
T_11_20_wire_logic_cluster/lc_4/cen

T_11_22_wire_logic_cluster/lc_6/out
T_12_21_sp4_v_t_45
T_13_25_sp4_h_l_2
T_17_25_sp4_h_l_10
T_16_25_lc_trk_g0_2
T_16_25_wire_logic_cluster/lc_0/cen

T_11_22_wire_logic_cluster/lc_6/out
T_12_21_sp4_v_t_45
T_13_25_sp4_h_l_2
T_17_25_sp4_h_l_10
T_16_25_lc_trk_g0_2
T_16_25_wire_logic_cluster/lc_0/cen

T_11_22_wire_logic_cluster/lc_6/out
T_12_21_sp4_v_t_45
T_13_25_sp4_h_l_2
T_17_25_sp4_h_l_10
T_16_25_lc_trk_g0_2
T_16_25_wire_logic_cluster/lc_0/cen

T_11_22_wire_logic_cluster/lc_6/out
T_12_21_sp4_v_t_45
T_13_25_sp4_h_l_2
T_17_25_sp4_h_l_10
T_16_25_lc_trk_g0_2
T_16_25_wire_logic_cluster/lc_0/cen

T_11_22_wire_logic_cluster/lc_6/out
T_12_20_sp4_v_t_40
T_13_24_sp4_h_l_11
T_17_24_sp4_h_l_7
T_19_24_lc_trk_g2_2
T_19_24_wire_logic_cluster/lc_6/cen

T_11_22_wire_logic_cluster/lc_6/out
T_12_20_sp4_v_t_40
T_13_24_sp4_h_l_11
T_17_24_sp4_h_l_7
T_19_24_lc_trk_g2_2
T_19_24_wire_logic_cluster/lc_6/cen

T_11_22_wire_logic_cluster/lc_6/out
T_12_20_sp4_v_t_40
T_13_24_sp4_h_l_11
T_17_24_sp4_h_l_7
T_19_24_lc_trk_g2_2
T_19_24_wire_logic_cluster/lc_6/cen

T_11_22_wire_logic_cluster/lc_6/out
T_12_20_sp4_v_t_40
T_13_24_sp4_h_l_11
T_17_24_sp4_h_l_7
T_19_24_lc_trk_g2_2
T_19_24_wire_logic_cluster/lc_6/cen

T_11_22_wire_logic_cluster/lc_6/out
T_11_20_sp4_v_t_41
T_8_20_sp4_h_l_10
T_7_20_lc_trk_g0_2
T_7_20_wire_logic_cluster/lc_2/cen

T_11_22_wire_logic_cluster/lc_6/out
T_11_20_sp4_v_t_41
T_8_20_sp4_h_l_10
T_7_20_lc_trk_g0_2
T_7_20_wire_logic_cluster/lc_2/cen

T_11_22_wire_logic_cluster/lc_6/out
T_11_20_sp4_v_t_41
T_8_20_sp4_h_l_10
T_7_20_lc_trk_g0_2
T_7_20_wire_logic_cluster/lc_2/cen

T_11_22_wire_logic_cluster/lc_6/out
T_11_20_sp4_v_t_41
T_8_20_sp4_h_l_10
T_7_20_lc_trk_g0_2
T_7_20_wire_logic_cluster/lc_2/cen

T_11_22_wire_logic_cluster/lc_6/out
T_11_20_sp4_v_t_41
T_8_20_sp4_h_l_10
T_7_20_lc_trk_g0_2
T_7_20_wire_logic_cluster/lc_2/cen

T_11_22_wire_logic_cluster/lc_6/out
T_11_20_sp4_v_t_41
T_8_20_sp4_h_l_10
T_7_20_lc_trk_g0_2
T_7_20_wire_logic_cluster/lc_2/cen

T_11_22_wire_logic_cluster/lc_6/out
T_11_20_sp4_v_t_41
T_8_20_sp4_h_l_10
T_7_20_lc_trk_g0_2
T_7_20_wire_logic_cluster/lc_2/cen

T_11_22_wire_logic_cluster/lc_6/out
T_11_20_sp4_v_t_41
T_8_20_sp4_h_l_10
T_7_20_lc_trk_g0_2
T_7_20_wire_logic_cluster/lc_2/cen

End 

Net : u_core.u_sump2.d_addrZ0Z_5
T_14_13_wire_logic_cluster/lc_4/out
T_15_13_lc_trk_g0_4
T_15_13_input_2_6
T_15_13_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_gpio_core.lb_0094_reg_1_sqmuxa
T_9_21_wire_logic_cluster/lc_6/out
T_9_18_sp4_v_t_36
T_10_22_sp4_h_l_1
T_14_22_sp4_h_l_9
T_17_22_sp4_v_t_44
T_16_24_lc_trk_g0_2
T_16_24_wire_logic_cluster/lc_3/cen

T_9_21_wire_logic_cluster/lc_6/out
T_9_18_sp4_v_t_36
T_10_22_sp4_h_l_1
T_14_22_sp4_h_l_9
T_17_22_sp4_v_t_44
T_16_24_lc_trk_g0_2
T_16_24_wire_logic_cluster/lc_3/cen

T_9_21_wire_logic_cluster/lc_6/out
T_9_18_sp4_v_t_36
T_10_22_sp4_h_l_1
T_14_22_sp4_h_l_9
T_17_22_sp4_v_t_44
T_16_24_lc_trk_g0_2
T_16_24_wire_logic_cluster/lc_3/cen

T_9_21_wire_logic_cluster/lc_6/out
T_9_18_sp4_v_t_36
T_10_22_sp4_h_l_1
T_14_22_sp4_h_l_9
T_17_22_sp4_v_t_44
T_16_24_lc_trk_g0_2
T_16_24_wire_logic_cluster/lc_3/cen

T_9_21_wire_logic_cluster/lc_6/out
T_9_18_sp4_v_t_36
T_10_22_sp4_h_l_1
T_14_22_sp4_h_l_9
T_17_22_sp4_v_t_44
T_16_24_lc_trk_g0_2
T_16_24_wire_logic_cluster/lc_3/cen

T_9_21_wire_logic_cluster/lc_6/out
T_9_18_sp4_v_t_36
T_10_22_sp4_h_l_1
T_14_22_sp4_h_l_9
T_17_22_sp4_v_t_44
T_16_24_lc_trk_g0_2
T_16_24_wire_logic_cluster/lc_3/cen

T_9_21_wire_logic_cluster/lc_6/out
T_9_18_sp4_v_t_36
T_10_22_sp4_h_l_1
T_14_22_sp4_h_l_9
T_17_22_sp4_v_t_44
T_16_24_lc_trk_g0_2
T_16_24_wire_logic_cluster/lc_3/cen

T_9_21_wire_logic_cluster/lc_6/out
T_9_18_sp4_v_t_36
T_10_22_sp4_h_l_1
T_14_22_sp4_h_l_9
T_17_22_sp4_v_t_44
T_16_24_lc_trk_g0_2
T_16_24_wire_logic_cluster/lc_3/cen

T_9_21_wire_logic_cluster/lc_6/out
T_9_18_sp4_v_t_36
T_10_22_sp4_h_l_1
T_13_22_sp4_v_t_43
T_13_25_lc_trk_g1_3
T_13_25_wire_logic_cluster/lc_1/cen

T_9_21_wire_logic_cluster/lc_6/out
T_9_18_sp4_v_t_36
T_10_22_sp4_h_l_1
T_13_22_sp4_v_t_43
T_13_25_lc_trk_g1_3
T_13_25_wire_logic_cluster/lc_1/cen

T_9_21_wire_logic_cluster/lc_6/out
T_9_18_sp4_v_t_36
T_10_22_sp4_h_l_1
T_13_22_sp4_v_t_43
T_13_25_lc_trk_g1_3
T_13_25_wire_logic_cluster/lc_1/cen

T_9_21_wire_logic_cluster/lc_6/out
T_9_18_sp4_v_t_36
T_10_22_sp4_h_l_1
T_13_22_sp4_v_t_43
T_13_25_lc_trk_g1_3
T_13_25_wire_logic_cluster/lc_1/cen

T_9_21_wire_logic_cluster/lc_6/out
T_9_18_sp4_v_t_36
T_10_22_sp4_h_l_1
T_13_22_sp4_v_t_43
T_13_25_lc_trk_g1_3
T_13_25_wire_logic_cluster/lc_1/cen

T_9_21_wire_logic_cluster/lc_6/out
T_9_18_sp4_v_t_36
T_10_22_sp4_h_l_1
T_13_22_sp4_v_t_43
T_13_25_lc_trk_g1_3
T_13_25_wire_logic_cluster/lc_1/cen

T_9_21_wire_logic_cluster/lc_6/out
T_9_18_sp4_v_t_36
T_10_22_sp4_h_l_1
T_13_22_sp4_v_t_43
T_13_25_lc_trk_g1_3
T_13_25_wire_logic_cluster/lc_1/cen

T_9_21_wire_logic_cluster/lc_6/out
T_9_18_sp4_v_t_36
T_10_22_sp4_h_l_1
T_13_22_sp4_v_t_43
T_13_25_lc_trk_g1_3
T_13_25_wire_logic_cluster/lc_1/cen

T_9_21_wire_logic_cluster/lc_6/out
T_0_21_span12_horz_3
T_5_21_sp4_h_l_7
T_7_21_lc_trk_g2_2
T_7_21_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_6/out
T_0_21_span12_horz_3
T_5_21_sp4_h_l_7
T_7_21_lc_trk_g2_2
T_7_21_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_6/out
T_0_21_span12_horz_3
T_5_21_sp4_h_l_7
T_7_21_lc_trk_g2_2
T_7_21_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_6/out
T_0_21_span12_horz_3
T_5_21_sp4_h_l_7
T_7_21_lc_trk_g2_2
T_7_21_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_6/out
T_0_21_span12_horz_3
T_5_21_sp4_h_l_7
T_7_21_lc_trk_g2_2
T_7_21_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_6/out
T_0_21_span12_horz_3
T_5_21_sp4_h_l_7
T_7_21_lc_trk_g2_2
T_7_21_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_6/out
T_0_21_span12_horz_3
T_5_21_sp4_h_l_7
T_7_21_lc_trk_g2_2
T_7_21_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_6/out
T_0_21_span12_horz_3
T_5_21_sp4_h_l_7
T_7_21_lc_trk_g2_2
T_7_21_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_6/out
T_9_18_sp4_v_t_36
T_6_18_sp4_h_l_7
T_6_18_lc_trk_g0_2
T_6_18_wire_logic_cluster/lc_5/cen

T_9_21_wire_logic_cluster/lc_6/out
T_9_18_sp4_v_t_36
T_6_18_sp4_h_l_7
T_6_18_lc_trk_g0_2
T_6_18_wire_logic_cluster/lc_5/cen

T_9_21_wire_logic_cluster/lc_6/out
T_9_18_sp4_v_t_36
T_6_18_sp4_h_l_7
T_6_18_lc_trk_g0_2
T_6_18_wire_logic_cluster/lc_5/cen

T_9_21_wire_logic_cluster/lc_6/out
T_9_18_sp4_v_t_36
T_6_18_sp4_h_l_7
T_6_18_lc_trk_g0_2
T_6_18_wire_logic_cluster/lc_5/cen

T_9_21_wire_logic_cluster/lc_6/out
T_9_18_sp4_v_t_36
T_6_18_sp4_h_l_7
T_6_18_lc_trk_g0_2
T_6_18_wire_logic_cluster/lc_5/cen

T_9_21_wire_logic_cluster/lc_6/out
T_9_18_sp4_v_t_36
T_6_18_sp4_h_l_7
T_6_18_lc_trk_g0_2
T_6_18_wire_logic_cluster/lc_5/cen

T_9_21_wire_logic_cluster/lc_6/out
T_9_18_sp4_v_t_36
T_6_18_sp4_h_l_7
T_6_18_lc_trk_g0_2
T_6_18_wire_logic_cluster/lc_5/cen

T_9_21_wire_logic_cluster/lc_6/out
T_9_18_sp4_v_t_36
T_6_18_sp4_h_l_7
T_6_18_lc_trk_g0_2
T_6_18_wire_logic_cluster/lc_5/cen

End 

Net : u_mesa_core.dword_sr_27
T_23_25_wire_logic_cluster/lc_7/out
T_23_25_lc_trk_g1_7
T_23_25_input_2_4
T_23_25_wire_logic_cluster/lc_4/in_2

T_23_25_wire_logic_cluster/lc_7/out
T_22_26_lc_trk_g0_7
T_22_26_wire_logic_cluster/lc_2/in_3

End 

Net : u_mesa_core.u_mesa2lb.addr_len_RNIM7PO3Z0Z_1
T_27_23_wire_logic_cluster/lc_3/out
T_27_24_lc_trk_g1_3
T_27_24_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_11_2
T_9_23_wire_logic_cluster/lc_4/out
T_9_19_sp4_v_t_45
T_6_19_sp4_h_l_2
T_7_19_lc_trk_g3_2
T_7_19_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1_RNO_8Z0Z_6
T_9_23_wire_logic_cluster/lc_1/out
T_9_23_lc_trk_g2_1
T_9_23_wire_logic_cluster/lc_4/in_1

End 

Net : u_mesa_core.u_mesa2lb.un1_addr_len_1_cry_3
T_27_24_wire_logic_cluster/lc_3/cout
T_27_24_wire_logic_cluster/lc_4/in_3

Net : u_core.u_sump2.un1_rle_time_cry_11
T_5_14_wire_logic_cluster/lc_3/cout
T_5_14_wire_logic_cluster/lc_4/in_3

Net : u_mesa_core.u_mesa2lb.addr_len_RNO_0Z0Z_4
T_27_24_wire_logic_cluster/lc_4/out
T_26_23_lc_trk_g3_4
T_26_23_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_sump2.ctrl_05_regZ0Z_1
T_16_8_wire_logic_cluster/lc_1/out
T_15_8_sp4_h_l_10
T_14_4_sp4_v_t_47
T_14_7_lc_trk_g1_7
T_14_7_wire_logic_cluster/lc_7/in_1

T_16_8_wire_logic_cluster/lc_1/out
T_15_8_sp4_h_l_10
T_14_8_sp4_v_t_47
T_13_11_lc_trk_g3_7
T_13_11_wire_logic_cluster/lc_6/in_0

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1Z0Z_0
T_23_13_wire_logic_cluster/lc_3/out
T_23_13_lc_trk_g0_3
T_23_13_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_6_0
T_10_19_wire_logic_cluster/lc_4/out
T_10_19_lc_trk_g1_4
T_10_19_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_sump2.N_2295_i
T_9_9_wire_logic_cluster/lc_3/out
T_9_8_lc_trk_g0_3
T_9_8_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_gpio_core.lb_0038_reg_m_17
T_14_21_wire_logic_cluster/lc_6/out
T_14_21_lc_trk_g1_6
T_14_21_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_5_17_cascade_
T_14_21_wire_logic_cluster/lc_4/ltout
T_14_21_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_sump2.user_addr_RNIF6S21Z0Z_6
T_15_13_wire_logic_cluster/lc_7/out
T_14_13_lc_trk_g2_7
T_14_13_wire_logic_cluster/lc_0/in_3

T_15_13_wire_logic_cluster/lc_7/out
T_14_13_lc_trk_g2_7
T_14_13_wire_logic_cluster/lc_3/in_0

End 

Net : u_core.u_sump2.un1_d_addr_cry_5
T_15_13_wire_logic_cluster/lc_6/cout
T_15_13_wire_logic_cluster/lc_7/in_3

Net : u_core.u_sump2.c_addr_p1_RNIBG1T2Z0Z_6
T_14_13_wire_logic_cluster/lc_0/out
T_14_13_sp4_h_l_5
T_10_13_sp4_h_l_5
T_9_13_sp4_v_t_46
T_9_17_sp4_v_t_46
T_9_21_sp4_v_t_42
T_8_23_lc_trk_g0_7
T_8_23_input0_1
T_8_23_wire_bram/ram/RADDR_6

T_14_13_wire_logic_cluster/lc_0/out
T_14_13_sp4_h_l_5
T_10_13_sp4_h_l_5
T_9_13_sp4_v_t_46
T_9_17_sp4_v_t_46
T_9_21_sp4_v_t_39
T_8_25_lc_trk_g1_2
T_8_25_input0_1
T_8_25_wire_bram/ram/RADDR_6

T_14_13_wire_logic_cluster/lc_0/out
T_14_13_sp4_h_l_5
T_18_13_sp4_h_l_1
T_22_13_sp4_h_l_9
T_25_9_sp4_v_t_44
T_25_5_sp4_v_t_40
T_25_7_lc_trk_g2_5
T_25_7_input0_1
T_25_7_wire_bram/ram/RADDR_6

T_14_13_wire_logic_cluster/lc_0/out
T_14_13_sp4_h_l_5
T_18_13_sp4_h_l_1
T_22_13_sp4_h_l_9
T_25_9_sp4_v_t_44
T_26_9_sp4_h_l_9
T_25_9_lc_trk_g0_1
T_25_9_input0_1
T_25_9_wire_bram/ram/RADDR_6

T_14_13_wire_logic_cluster/lc_0/out
T_14_13_sp4_h_l_5
T_10_13_sp4_h_l_5
T_9_13_sp4_v_t_46
T_9_17_sp4_v_t_46
T_8_19_lc_trk_g2_3
T_8_19_input0_1
T_8_19_wire_bram/ram/RADDR_6

T_14_13_wire_logic_cluster/lc_0/out
T_14_13_sp4_h_l_5
T_10_13_sp4_h_l_5
T_9_9_sp4_v_t_47
T_9_5_sp4_v_t_43
T_8_7_lc_trk_g1_6
T_8_7_input0_1
T_8_7_wire_bram/ram/RADDR_6

T_14_13_wire_logic_cluster/lc_0/out
T_14_13_sp4_h_l_5
T_10_13_sp4_h_l_5
T_9_13_sp4_v_t_46
T_9_17_sp4_v_t_46
T_8_21_lc_trk_g2_3
T_8_21_input0_1
T_8_21_wire_bram/ram/RADDR_6

T_14_13_wire_logic_cluster/lc_0/out
T_14_13_sp4_h_l_5
T_10_13_sp4_h_l_5
T_9_9_sp4_v_t_47
T_6_9_sp4_h_l_4
T_8_9_lc_trk_g2_1
T_8_9_input0_1
T_8_9_wire_bram/ram/RADDR_6

T_14_13_wire_logic_cluster/lc_0/out
T_14_13_sp4_h_l_5
T_18_13_sp4_h_l_1
T_22_13_sp4_h_l_9
T_25_9_sp4_v_t_44
T_25_11_lc_trk_g2_1
T_25_11_input0_1
T_25_11_wire_bram/ram/RADDR_6

T_14_13_wire_logic_cluster/lc_0/out
T_14_13_sp4_h_l_5
T_18_13_sp4_h_l_1
T_22_13_sp4_h_l_9
T_25_13_sp4_v_t_44
T_25_15_lc_trk_g2_1
T_25_15_input0_1
T_25_15_wire_bram/ram/RADDR_6

T_14_13_wire_logic_cluster/lc_0/out
T_14_13_sp4_h_l_5
T_10_13_sp4_h_l_5
T_9_13_sp4_v_t_46
T_8_17_lc_trk_g2_3
T_8_17_input0_1
T_8_17_wire_bram/ram/RADDR_6

T_14_13_wire_logic_cluster/lc_0/out
T_11_13_sp12_h_l_0
T_23_13_sp12_h_l_0
T_25_13_lc_trk_g0_7
T_25_13_input0_1
T_25_13_wire_bram/ram/RADDR_6

End 

Net : u_core.u_gpio_core.lb_0034_reg_m_22
T_15_21_wire_logic_cluster/lc_4/out
T_15_21_lc_trk_g1_4
T_15_21_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_gpio_core.lb_008c_reg_m_20
T_11_20_wire_logic_cluster/lc_5/out
T_11_19_sp4_v_t_42
T_12_19_sp4_h_l_7
T_13_19_lc_trk_g2_7
T_13_19_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc8_0_N_6
T_20_21_wire_logic_cluster/lc_3/out
T_21_21_sp4_h_l_6
T_23_21_lc_trk_g3_3
T_23_21_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_5_4
T_13_21_wire_logic_cluster/lc_4/out
T_13_20_sp4_v_t_40
T_14_20_sp4_h_l_10
T_14_20_lc_trk_g1_7
T_14_20_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1Z0Z_3
T_23_14_wire_logic_cluster/lc_4/out
T_23_14_lc_trk_g0_4
T_23_14_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1Z0Z_6
T_20_21_wire_logic_cluster/lc_4/out
T_20_21_lc_trk_g3_4
T_20_21_wire_logic_cluster/lc_3/in_0

End 

Net : u_core.u_sump2.N_123
T_14_13_wire_logic_cluster/lc_1/out
T_15_10_sp4_v_t_43
T_16_14_sp4_h_l_0
T_16_14_lc_trk_g0_5
T_16_14_wire_logic_cluster/lc_0/in_1

T_14_13_wire_logic_cluster/lc_1/out
T_14_13_sp4_h_l_7
T_16_13_lc_trk_g3_2
T_16_13_wire_logic_cluster/lc_0/in_1

T_14_13_wire_logic_cluster/lc_1/out
T_14_11_sp4_v_t_47
T_15_15_sp4_h_l_10
T_15_15_lc_trk_g0_7
T_15_15_wire_logic_cluster/lc_6/in_1

T_14_13_wire_logic_cluster/lc_1/out
T_14_11_sp4_v_t_47
T_15_15_sp4_h_l_10
T_17_15_lc_trk_g2_7
T_17_15_input_2_1
T_17_15_wire_logic_cluster/lc_1/in_2

T_14_13_wire_logic_cluster/lc_1/out
T_14_11_sp4_v_t_47
T_14_15_lc_trk_g0_2
T_14_15_wire_logic_cluster/lc_0/in_0

T_14_13_wire_logic_cluster/lc_1/out
T_14_13_sp4_h_l_7
T_16_13_lc_trk_g3_2
T_16_13_wire_logic_cluster/lc_7/in_0

T_14_13_wire_logic_cluster/lc_1/out
T_14_11_sp4_v_t_47
T_14_15_lc_trk_g0_2
T_14_15_wire_logic_cluster/lc_3/in_3

T_14_13_wire_logic_cluster/lc_1/out
T_13_13_lc_trk_g2_1
T_13_13_wire_logic_cluster/lc_6/in_1

T_14_13_wire_logic_cluster/lc_1/out
T_14_13_sp4_h_l_7
T_16_13_lc_trk_g3_2
T_16_13_wire_logic_cluster/lc_4/in_3

T_14_13_wire_logic_cluster/lc_1/out
T_13_13_lc_trk_g2_1
T_13_13_wire_logic_cluster/lc_7/in_0

T_14_13_wire_logic_cluster/lc_1/out
T_14_13_lc_trk_g0_1
T_14_13_wire_logic_cluster/lc_0/in_1

T_14_13_wire_logic_cluster/lc_1/out
T_14_13_sp4_h_l_7
T_17_13_sp4_v_t_37
T_16_15_lc_trk_g1_0
T_16_15_wire_logic_cluster/lc_2/in_1

T_14_13_wire_logic_cluster/lc_1/out
T_14_11_sp4_v_t_47
T_15_15_sp4_h_l_10
T_15_15_lc_trk_g0_7
T_15_15_wire_logic_cluster/lc_4/in_1

T_14_13_wire_logic_cluster/lc_1/out
T_14_13_sp4_h_l_7
T_18_13_sp4_h_l_3
T_17_13_lc_trk_g1_3
T_17_13_wire_logic_cluster/lc_3/in_3

T_14_13_wire_logic_cluster/lc_1/out
T_14_11_sp4_v_t_47
T_14_15_lc_trk_g0_2
T_14_15_wire_logic_cluster/lc_2/in_0

T_14_13_wire_logic_cluster/lc_1/out
T_14_11_sp4_v_t_47
T_14_15_lc_trk_g0_2
T_14_15_wire_logic_cluster/lc_5/in_1

T_14_13_wire_logic_cluster/lc_1/out
T_14_13_sp4_h_l_7
T_16_13_lc_trk_g3_2
T_16_13_input_2_1
T_16_13_wire_logic_cluster/lc_1/in_2

T_14_13_wire_logic_cluster/lc_1/out
T_14_13_sp4_h_l_7
T_16_13_lc_trk_g3_2
T_16_13_wire_logic_cluster/lc_6/in_3

T_14_13_wire_logic_cluster/lc_1/out
T_14_13_lc_trk_g0_1
T_14_13_wire_logic_cluster/lc_4/in_1

T_14_13_wire_logic_cluster/lc_1/out
T_14_13_lc_trk_g0_1
T_14_13_input_2_3
T_14_13_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_sump2.ctrl_cmd_qZ0Z_3
T_14_14_wire_logic_cluster/lc_3/out
T_14_13_lc_trk_g0_3
T_14_13_wire_logic_cluster/lc_1/in_0

T_14_14_wire_logic_cluster/lc_3/out
T_14_14_sp4_h_l_11
T_18_14_sp4_h_l_2
T_21_14_sp4_v_t_39
T_20_16_lc_trk_g1_2
T_20_16_wire_logic_cluster/lc_3/in_0

T_14_14_wire_logic_cluster/lc_3/out
T_14_14_sp4_h_l_11
T_17_10_sp4_v_t_46
T_16_12_lc_trk_g0_0
T_16_12_wire_logic_cluster/lc_5/in_1

T_14_14_wire_logic_cluster/lc_3/out
T_14_14_sp4_h_l_11
T_16_14_lc_trk_g2_6
T_16_14_wire_logic_cluster/lc_2/in_0

T_14_14_wire_logic_cluster/lc_3/out
T_14_14_sp4_h_l_11
T_17_14_sp4_v_t_46
T_16_15_lc_trk_g3_6
T_16_15_wire_logic_cluster/lc_3/in_0

T_14_14_wire_logic_cluster/lc_3/out
T_14_14_sp4_h_l_11
T_16_14_lc_trk_g2_6
T_16_14_wire_logic_cluster/lc_5/in_3

T_14_14_wire_logic_cluster/lc_3/out
T_14_14_sp4_h_l_11
T_16_14_lc_trk_g2_6
T_16_14_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_sump2.ctrl_05_regZ0Z_2
T_17_8_wire_logic_cluster/lc_4/out
T_17_6_sp4_v_t_37
T_14_10_sp4_h_l_0
T_14_10_lc_trk_g1_5
T_14_10_wire_logic_cluster/lc_5/in_3

T_17_8_wire_logic_cluster/lc_4/out
T_17_6_sp4_v_t_37
T_14_10_sp4_h_l_0
T_14_10_lc_trk_g1_5
T_14_10_wire_logic_cluster/lc_6/in_0

End 

Net : u_core.u_sump2.trigger_and6_0_N_6
T_14_10_wire_logic_cluster/lc_5/out
T_15_10_sp4_h_l_10
T_18_6_sp4_v_t_47
T_18_7_lc_trk_g3_7
T_18_7_wire_logic_cluster/lc_1/in_1

End 

Net : u_mesa_core.dword_sr_24
T_23_25_wire_logic_cluster/lc_3/out
T_23_25_lc_trk_g0_3
T_23_25_wire_logic_cluster/lc_4/in_3

T_23_25_wire_logic_cluster/lc_3/out
T_24_21_sp4_v_t_42
T_23_22_lc_trk_g3_2
T_23_22_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_18_3
T_20_21_wire_logic_cluster/lc_7/out
T_20_19_sp4_v_t_43
T_17_23_sp4_h_l_6
T_18_23_lc_trk_g3_6
T_18_23_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_8_3
T_9_23_wire_logic_cluster/lc_7/out
T_10_21_sp4_v_t_42
T_11_25_sp4_h_l_1
T_15_25_sp4_h_l_9
T_17_25_lc_trk_g3_4
T_17_25_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_sump2.c_addr_p1_RNIV0US2Z0Z_3
T_15_15_wire_logic_cluster/lc_6/out
T_14_15_sp4_h_l_4
T_10_15_sp4_h_l_4
T_9_15_sp4_v_t_47
T_9_19_sp4_v_t_36
T_9_23_sp4_v_t_41
T_8_25_lc_trk_g0_4
T_8_25_input0_4
T_8_25_wire_bram/ram/RADDR_3

T_15_15_wire_logic_cluster/lc_6/out
T_14_15_sp4_h_l_4
T_10_15_sp4_h_l_4
T_9_11_sp4_v_t_41
T_9_7_sp4_v_t_41
T_6_7_sp4_h_l_4
T_8_7_lc_trk_g3_1
T_8_7_input0_4
T_8_7_wire_bram/ram/RADDR_3

T_15_15_wire_logic_cluster/lc_6/out
T_14_15_sp12_h_l_0
T_23_15_sp4_h_l_11
T_22_11_sp4_v_t_46
T_23_11_sp4_h_l_4
T_25_11_lc_trk_g3_1
T_25_11_input0_4
T_25_11_wire_bram/ram/RADDR_3

T_15_15_wire_logic_cluster/lc_6/out
T_14_15_sp4_h_l_4
T_10_15_sp4_h_l_4
T_9_15_sp4_v_t_47
T_9_19_sp4_v_t_36
T_8_21_lc_trk_g1_1
T_8_21_input0_4
T_8_21_wire_bram/ram/RADDR_3

T_15_15_wire_logic_cluster/lc_6/out
T_14_15_sp4_h_l_4
T_10_15_sp4_h_l_4
T_9_15_sp4_v_t_47
T_9_19_sp4_v_t_36
T_8_23_lc_trk_g1_1
T_8_23_input0_4
T_8_23_wire_bram/ram/RADDR_3

T_15_15_wire_logic_cluster/lc_6/out
T_14_15_sp12_h_l_0
T_23_15_sp4_h_l_11
T_26_11_sp4_v_t_40
T_25_13_lc_trk_g1_5
T_25_13_input0_4
T_25_13_wire_bram/ram/RADDR_3

T_15_15_wire_logic_cluster/lc_6/out
T_14_15_sp4_h_l_4
T_10_15_sp4_h_l_4
T_9_15_sp4_v_t_47
T_8_19_lc_trk_g2_2
T_8_19_input0_4
T_8_19_wire_bram/ram/RADDR_3

T_15_15_wire_logic_cluster/lc_6/out
T_15_9_sp12_v_t_23
T_4_9_sp12_h_l_0
T_8_9_lc_trk_g1_3
T_8_9_input0_4
T_8_9_wire_bram/ram/RADDR_3

T_15_15_wire_logic_cluster/lc_6/out
T_15_9_sp12_v_t_23
T_16_9_sp12_h_l_0
T_25_9_lc_trk_g0_4
T_25_9_input0_4
T_25_9_wire_bram/ram/RADDR_3

T_15_15_wire_logic_cluster/lc_6/out
T_14_15_sp12_h_l_0
T_25_3_sp12_v_t_23
T_25_7_lc_trk_g2_0
T_25_7_input0_4
T_25_7_wire_bram/ram/RADDR_3

T_15_15_wire_logic_cluster/lc_6/out
T_15_13_sp4_v_t_41
T_12_17_sp4_h_l_4
T_8_17_sp4_h_l_4
T_8_17_lc_trk_g1_1
T_8_17_input0_4
T_8_17_wire_bram/ram/RADDR_3

T_15_15_wire_logic_cluster/lc_6/out
T_14_15_sp12_h_l_0
T_26_15_sp12_h_l_0
T_25_15_lc_trk_g0_0
T_25_15_input0_4
T_25_15_wire_bram/ram/RADDR_3

End 

Net : u_core.u_sump2.user_addr_RNI6QO21Z0Z_3
T_15_13_wire_logic_cluster/lc_4/out
T_15_12_sp4_v_t_40
T_15_15_lc_trk_g1_0
T_15_15_wire_logic_cluster/lc_6/in_3

T_15_13_wire_logic_cluster/lc_4/out
T_15_12_sp4_v_t_40
T_14_15_lc_trk_g3_0
T_14_15_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_gpio_core.lb_m3_e_0_2_cascade_
T_11_20_wire_logic_cluster/lc_2/ltout
T_11_20_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_3_0_0
T_11_20_wire_logic_cluster/lc_3/out
T_10_21_lc_trk_g0_3
T_10_21_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_0_1_cascade_
T_12_24_wire_logic_cluster/lc_1/ltout
T_12_24_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_0_7
T_12_24_wire_logic_cluster/lc_2/out
T_12_24_lc_trk_g0_2
T_12_24_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.un1_d_addr_cry_2
T_15_13_wire_logic_cluster/lc_3/cout
T_15_13_wire_logic_cluster/lc_4/in_3

Net : u_core.u_gpio_core.lb_rd_d_1_RNO_2Z0Z_16
T_15_20_wire_logic_cluster/lc_2/out
T_15_20_lc_trk_g1_2
T_15_20_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_7_0_0
T_10_19_wire_logic_cluster/lc_7/out
T_10_19_lc_trk_g2_7
T_10_19_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_21_5
T_16_21_wire_logic_cluster/lc_5/out
T_15_20_lc_trk_g2_5
T_15_20_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_sump2.events_locZ0Z_2
T_10_10_wire_logic_cluster/lc_2/out
T_5_10_sp12_h_l_0
T_14_10_lc_trk_g1_4
T_14_10_wire_logic_cluster/lc_5/in_0

T_10_10_wire_logic_cluster/lc_2/out
T_5_10_sp12_h_l_0
T_14_10_lc_trk_g1_4
T_14_10_wire_logic_cluster/lc_6/in_3

T_10_10_wire_logic_cluster/lc_2/out
T_10_9_sp4_v_t_36
T_7_13_sp4_h_l_1
T_7_13_lc_trk_g0_4
T_7_13_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_gpio_core.lb_m3_e_2_cascade_
T_12_18_wire_logic_cluster/lc_4/ltout
T_12_18_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_sump2.a_wec_5_cascade_
T_11_11_wire_logic_cluster/lc_4/ltout
T_11_11_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_sump2.ctrl_05_regZ0Z_0
T_16_8_wire_logic_cluster/lc_0/out
T_16_8_sp4_h_l_5
T_15_4_sp4_v_t_47
T_14_7_lc_trk_g3_7
T_14_7_wire_logic_cluster/lc_7/in_3

T_16_8_wire_logic_cluster/lc_0/out
T_15_8_sp4_h_l_8
T_14_8_sp4_v_t_39
T_13_11_lc_trk_g2_7
T_13_11_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_8_14
T_11_24_wire_logic_cluster/lc_5/out
T_11_24_lc_trk_g2_5
T_11_24_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_15_3
T_19_26_wire_logic_cluster/lc_0/out
T_18_26_sp4_h_l_8
T_17_26_lc_trk_g1_0
T_17_26_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_2_7
T_10_24_wire_logic_cluster/lc_0/out
T_11_24_lc_trk_g0_0
T_11_24_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_12_14_cascade_
T_11_24_wire_logic_cluster/lc_0/ltout
T_11_24_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1_RNO_7Z0Z_6_cascade_
T_9_23_wire_logic_cluster/lc_3/ltout
T_9_23_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_sump2.rle_timeZ0Z_0
T_5_13_wire_logic_cluster/lc_0/out
T_5_13_lc_trk_g1_0
T_5_13_wire_logic_cluster/lc_0/in_1

T_5_13_wire_logic_cluster/lc_0/out
T_5_10_sp4_v_t_40
T_6_14_sp4_h_l_5
T_8_14_lc_trk_g2_0
T_8_14_wire_bram/ram/WDATA_0

End 

Net : u_core.u_sump2.ctrl_05_regZ0Z_5
T_16_9_wire_logic_cluster/lc_3/out
T_16_8_sp4_v_t_38
T_15_11_lc_trk_g2_6
T_15_11_wire_logic_cluster/lc_7/in_1

T_16_9_wire_logic_cluster/lc_3/out
T_14_9_sp4_h_l_3
T_13_9_sp4_v_t_44
T_13_11_lc_trk_g2_1
T_13_11_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_9_12_cascade_
T_15_18_wire_logic_cluster/lc_0/ltout
T_15_18_wire_logic_cluster/lc_1/in_2

End 

Net : u_mesa_core.u_mesa2lb.addr_len_RNIN8PO3Z0Z_2
T_27_23_wire_logic_cluster/lc_4/out
T_27_24_lc_trk_g1_4
T_27_24_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_sump2.ctrl_cmd_qZ0Z_2
T_14_14_wire_logic_cluster/lc_2/out
T_14_13_lc_trk_g0_2
T_14_13_wire_logic_cluster/lc_1/in_1

T_14_14_wire_logic_cluster/lc_2/out
T_14_14_lc_trk_g2_2
T_14_14_wire_logic_cluster/lc_5/in_1

T_14_14_wire_logic_cluster/lc_2/out
T_14_4_sp12_v_t_23
T_15_16_sp12_h_l_0
T_19_16_lc_trk_g1_3
T_19_16_wire_logic_cluster/lc_5/in_1

T_14_14_wire_logic_cluster/lc_2/out
T_14_4_sp12_v_t_23
T_15_16_sp12_h_l_0
T_16_16_sp4_h_l_3
T_19_16_sp4_v_t_45
T_19_18_lc_trk_g3_0
T_19_18_wire_logic_cluster/lc_0/in_1

T_14_14_wire_logic_cluster/lc_2/out
T_14_4_sp12_v_t_23
T_15_16_sp12_h_l_0
T_16_16_lc_trk_g0_4
T_16_16_wire_logic_cluster/lc_1/in_1

T_14_14_wire_logic_cluster/lc_2/out
T_14_11_sp4_v_t_44
T_15_15_sp4_h_l_9
T_16_15_lc_trk_g3_1
T_16_15_wire_logic_cluster/lc_3/in_1

T_14_14_wire_logic_cluster/lc_2/out
T_14_11_sp4_v_t_44
T_15_15_sp4_h_l_9
T_18_11_sp4_v_t_38
T_19_11_sp4_h_l_8
T_19_11_lc_trk_g0_5
T_19_11_wire_logic_cluster/lc_4/in_3

T_14_14_wire_logic_cluster/lc_2/out
T_14_14_sp4_h_l_9
T_16_14_lc_trk_g2_4
T_16_14_wire_logic_cluster/lc_3/in_3

T_14_14_wire_logic_cluster/lc_2/out
T_14_4_sp12_v_t_23
T_15_16_sp12_h_l_0
T_20_16_lc_trk_g0_4
T_20_16_input_2_2
T_20_16_wire_logic_cluster/lc_2/in_2

T_14_14_wire_logic_cluster/lc_2/out
T_14_11_sp4_v_t_44
T_15_15_sp4_h_l_9
T_19_15_sp4_h_l_0
T_20_15_lc_trk_g2_0
T_20_15_wire_logic_cluster/lc_3/in_3

T_14_14_wire_logic_cluster/lc_2/out
T_14_4_sp12_v_t_23
T_15_16_sp12_h_l_0
T_16_16_sp4_h_l_3
T_19_16_sp4_v_t_45
T_19_18_lc_trk_g3_0
T_19_18_wire_logic_cluster/lc_5/in_0

T_14_14_wire_logic_cluster/lc_2/out
T_14_4_sp12_v_t_23
T_15_16_sp12_h_l_0
T_20_16_sp4_h_l_7
T_23_16_sp4_v_t_42
T_23_17_lc_trk_g2_2
T_23_17_wire_logic_cluster/lc_1/in_3

T_14_14_wire_logic_cluster/lc_2/out
T_14_4_sp12_v_t_23
T_15_16_sp12_h_l_0
T_22_16_sp4_h_l_9
T_25_16_sp4_v_t_44
T_24_18_lc_trk_g0_2
T_24_18_wire_logic_cluster/lc_1/in_3

T_14_14_wire_logic_cluster/lc_2/out
T_14_4_sp12_v_t_23
T_15_16_sp12_h_l_0
T_22_16_sp4_h_l_9
T_25_16_sp4_v_t_44
T_24_18_lc_trk_g0_2
T_24_18_wire_logic_cluster/lc_5/in_3

T_14_14_wire_logic_cluster/lc_2/out
T_14_4_sp12_v_t_23
T_15_16_sp12_h_l_0
T_16_16_sp4_h_l_3
T_19_16_sp4_v_t_45
T_19_18_lc_trk_g3_0
T_19_18_wire_logic_cluster/lc_4/in_3

T_14_14_wire_logic_cluster/lc_2/out
T_14_4_sp12_v_t_23
T_15_16_sp12_h_l_0
T_16_16_sp4_h_l_3
T_19_16_sp4_v_t_45
T_18_17_lc_trk_g3_5
T_18_17_wire_logic_cluster/lc_7/in_3

T_14_14_wire_logic_cluster/lc_2/out
T_14_11_sp4_v_t_44
T_15_15_sp4_h_l_9
T_18_11_sp4_v_t_38
T_18_14_lc_trk_g1_6
T_18_14_wire_logic_cluster/lc_4/in_3

T_14_14_wire_logic_cluster/lc_2/out
T_14_11_sp4_v_t_44
T_15_15_sp4_h_l_9
T_19_15_sp4_h_l_0
T_22_15_sp4_v_t_40
T_22_17_lc_trk_g2_5
T_22_17_wire_logic_cluster/lc_4/in_3

T_14_14_wire_logic_cluster/lc_2/out
T_14_14_sp4_h_l_9
T_17_14_sp4_v_t_39
T_18_18_sp4_h_l_2
T_20_18_lc_trk_g3_7
T_20_18_wire_logic_cluster/lc_6/in_0

T_14_14_wire_logic_cluster/lc_2/out
T_14_14_sp4_h_l_9
T_18_14_sp4_h_l_0
T_21_14_sp4_v_t_37
T_20_17_lc_trk_g2_5
T_20_17_wire_logic_cluster/lc_5/in_0

T_14_14_wire_logic_cluster/lc_2/out
T_14_4_sp12_v_t_23
T_15_16_sp12_h_l_0
T_20_16_lc_trk_g1_4
T_20_16_wire_logic_cluster/lc_5/in_0

T_14_14_wire_logic_cluster/lc_2/out
T_14_4_sp12_v_t_23
T_15_16_sp12_h_l_0
T_20_16_lc_trk_g1_4
T_20_16_wire_logic_cluster/lc_1/in_0

T_14_14_wire_logic_cluster/lc_2/out
T_14_4_sp12_v_t_23
T_15_16_sp12_h_l_0
T_20_16_lc_trk_g1_4
T_20_16_wire_logic_cluster/lc_7/in_0

T_14_14_wire_logic_cluster/lc_2/out
T_14_11_sp4_v_t_44
T_15_15_sp4_h_l_9
T_19_15_sp4_h_l_0
T_20_15_lc_trk_g2_0
T_20_15_wire_logic_cluster/lc_4/in_0

T_14_14_wire_logic_cluster/lc_2/out
T_14_14_sp4_h_l_9
T_18_14_sp4_h_l_0
T_21_14_sp4_v_t_37
T_21_17_lc_trk_g1_5
T_21_17_wire_logic_cluster/lc_7/in_1

T_14_14_wire_logic_cluster/lc_2/out
T_14_14_sp4_h_l_9
T_18_14_sp4_h_l_0
T_21_10_sp4_v_t_43
T_20_12_lc_trk_g0_6
T_20_12_wire_logic_cluster/lc_7/in_3

T_14_14_wire_logic_cluster/lc_2/out
T_14_14_sp4_h_l_9
T_18_14_sp4_h_l_0
T_21_10_sp4_v_t_43
T_21_13_lc_trk_g1_3
T_21_13_wire_logic_cluster/lc_1/in_3

T_14_14_wire_logic_cluster/lc_2/out
T_14_14_sp4_h_l_9
T_18_14_sp4_h_l_0
T_21_14_sp4_v_t_37
T_20_17_lc_trk_g2_5
T_20_17_wire_logic_cluster/lc_0/in_3

T_14_14_wire_logic_cluster/lc_2/out
T_14_4_sp12_v_t_23
T_15_16_sp12_h_l_0
T_21_16_lc_trk_g1_7
T_21_16_wire_logic_cluster/lc_1/in_3

T_14_14_wire_logic_cluster/lc_2/out
T_14_4_sp12_v_t_23
T_15_16_sp12_h_l_0
T_22_16_lc_trk_g1_0
T_22_16_wire_logic_cluster/lc_6/in_3

T_14_14_wire_logic_cluster/lc_2/out
T_14_11_sp4_v_t_44
T_15_15_sp4_h_l_9
T_19_15_sp4_h_l_0
T_19_15_lc_trk_g0_5
T_19_15_wire_logic_cluster/lc_2/in_3

T_14_14_wire_logic_cluster/lc_2/out
T_14_11_sp4_v_t_44
T_15_15_sp4_h_l_9
T_19_15_sp4_h_l_0
T_20_15_lc_trk_g2_0
T_20_15_wire_logic_cluster/lc_7/in_3

T_14_14_wire_logic_cluster/lc_2/out
T_14_14_sp4_h_l_9
T_17_14_sp4_v_t_39
T_17_17_lc_trk_g1_7
T_17_17_wire_logic_cluster/lc_1/in_1

T_14_14_wire_logic_cluster/lc_2/out
T_14_14_sp4_h_l_9
T_16_14_lc_trk_g2_4
T_16_14_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1Z0Z_11
T_22_25_wire_logic_cluster/lc_5/out
T_22_21_sp4_v_t_47
T_23_21_sp4_h_l_3
T_22_21_lc_trk_g0_3
T_22_21_input_2_3
T_22_21_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc8_0_N_1
T_22_21_wire_logic_cluster/lc_3/out
T_23_21_lc_trk_g0_3
T_23_21_input_2_5
T_23_21_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt10_0_N_31
T_21_14_wire_logic_cluster/lc_3/out
T_21_13_sp4_v_t_38
T_22_13_sp4_h_l_3
T_24_13_lc_trk_g2_6
T_24_13_wire_logic_cluster/lc_7/in_1

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1Z0Z_14
T_21_14_wire_logic_cluster/lc_4/out
T_21_14_lc_trk_g3_4
T_21_14_wire_logic_cluster/lc_3/in_0

T_21_14_wire_logic_cluster/lc_4/out
T_21_14_lc_trk_g3_4
T_21_14_wire_logic_cluster/lc_6/in_1

End 

Net : u_mesa_core.u_mesa2lb.reading_0_sqmuxa_0_a2_1_cascade_
T_23_23_wire_logic_cluster/lc_5/ltout
T_23_23_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_sump2.trigger_delay_p1Z0Z_0
T_9_7_wire_logic_cluster/lc_1/out
T_9_7_lc_trk_g3_1
T_9_7_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_i_a2_8_0_1
T_19_19_wire_logic_cluster/lc_0/out
T_19_7_sp12_v_t_23
T_8_19_sp12_h_l_0
T_10_19_lc_trk_g1_7
T_10_19_wire_logic_cluster/lc_7/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_15_5
T_17_26_wire_logic_cluster/lc_2/out
T_17_26_lc_trk_g1_2
T_17_26_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_8_22_cascade_
T_16_20_wire_logic_cluster/lc_4/ltout
T_16_20_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_19_5
T_17_24_wire_logic_cluster/lc_0/out
T_17_24_lc_trk_g3_0
T_17_24_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_5_22
T_16_22_wire_logic_cluster/lc_6/out
T_16_21_sp4_v_t_44
T_16_17_sp4_v_t_44
T_16_20_lc_trk_g0_4
T_16_20_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_gpio_core.lb_003c_reg_m_22_cascade_
T_16_22_wire_logic_cluster/lc_5/ltout
T_16_22_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_sump2.d_addrZ0Z_6
T_14_13_wire_logic_cluster/lc_3/out
T_15_13_lc_trk_g0_3
T_15_13_input_2_7
T_15_13_wire_logic_cluster/lc_7/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_21_6
T_21_23_wire_logic_cluster/lc_6/out
T_21_20_sp4_v_t_36
T_18_20_sp4_h_l_1
T_14_20_sp4_h_l_4
T_15_20_lc_trk_g2_4
T_15_20_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1Z0Z_7
T_20_21_wire_logic_cluster/lc_5/out
T_20_21_lc_trk_g0_5
T_20_21_input_2_3
T_20_21_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_sump2.ctrl_cmd_qZ0Z_1
T_14_14_wire_logic_cluster/lc_1/out
T_14_13_lc_trk_g1_1
T_14_13_wire_logic_cluster/lc_1/in_3

T_14_14_wire_logic_cluster/lc_1/out
T_14_14_lc_trk_g3_1
T_14_14_wire_logic_cluster/lc_5/in_3

T_14_14_wire_logic_cluster/lc_1/out
T_14_12_sp4_v_t_47
T_15_12_sp4_h_l_3
T_16_12_lc_trk_g3_3
T_16_12_wire_logic_cluster/lc_5/in_3

T_14_14_wire_logic_cluster/lc_1/out
T_14_12_sp4_v_t_47
T_15_16_sp4_h_l_4
T_19_16_sp4_h_l_4
T_19_16_lc_trk_g1_1
T_19_16_wire_logic_cluster/lc_5/in_3

T_14_14_wire_logic_cluster/lc_1/out
T_14_12_sp4_v_t_47
T_15_16_sp4_h_l_4
T_19_16_sp4_h_l_0
T_20_16_lc_trk_g3_0
T_20_16_wire_logic_cluster/lc_4/in_3

T_14_14_wire_logic_cluster/lc_1/out
T_14_12_sp4_v_t_47
T_15_16_sp4_h_l_4
T_16_16_lc_trk_g2_4
T_16_16_wire_logic_cluster/lc_1/in_3

T_14_14_wire_logic_cluster/lc_1/out
T_14_14_sp4_h_l_7
T_17_14_sp4_v_t_42
T_18_18_sp4_h_l_1
T_19_18_lc_trk_g2_1
T_19_18_wire_logic_cluster/lc_0/in_3

T_14_14_wire_logic_cluster/lc_1/out
T_14_12_sp4_v_t_47
T_15_16_sp4_h_l_4
T_19_16_sp4_h_l_0
T_20_16_lc_trk_g3_0
T_20_16_wire_logic_cluster/lc_2/in_1

T_14_14_wire_logic_cluster/lc_1/out
T_14_14_sp4_h_l_7
T_17_14_sp4_v_t_42
T_18_18_sp4_h_l_1
T_21_14_sp4_v_t_36
T_20_17_lc_trk_g2_4
T_20_17_wire_logic_cluster/lc_5/in_3

T_14_14_wire_logic_cluster/lc_1/out
T_14_14_sp4_h_l_7
T_17_14_sp4_v_t_42
T_17_17_lc_trk_g0_2
T_17_17_wire_logic_cluster/lc_1/in_3

T_14_14_wire_logic_cluster/lc_1/out
T_14_14_sp4_h_l_7
T_16_14_lc_trk_g2_2
T_16_14_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_sump2.un1_rle_time_cry_10
T_5_14_wire_logic_cluster/lc_2/cout
T_5_14_wire_logic_cluster/lc_3/in_3

Net : u_mesa_core.u_mesa2lb.addr_len_RNO_0Z0Z_3
T_27_24_wire_logic_cluster/lc_3/out
T_26_24_lc_trk_g3_3
T_26_24_wire_logic_cluster/lc_7/in_3

End 

Net : u_mesa_core.u_mesa2lb.un1_addr_len_1_cry_2
T_27_24_wire_logic_cluster/lc_2/cout
T_27_24_wire_logic_cluster/lc_3/in_3

Net : u_core.u_sump2.ctrl_05_regZ0Z_3
T_18_10_wire_logic_cluster/lc_7/out
T_8_10_sp12_h_l_1
T_14_10_lc_trk_g0_6
T_14_10_wire_logic_cluster/lc_5/in_1

T_18_10_wire_logic_cluster/lc_7/out
T_8_10_sp12_h_l_1
T_14_10_lc_trk_g0_6
T_14_10_input_2_6
T_14_10_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_gpio_core.un1_lb_0020_reg_6_iv_1_0
T_12_19_wire_logic_cluster/lc_5/out
T_12_20_lc_trk_g0_5
T_12_20_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.un1_lb_0020_reg_6_iv_0_0_cascade_
T_12_19_wire_logic_cluster/lc_4/ltout
T_12_19_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_gpio_core.lb_002c_reg_m_14
T_12_20_wire_logic_cluster/lc_3/out
T_12_19_lc_trk_g0_3
T_12_19_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_gpio_core.lb_0034_reg_m_29_cascade_
T_16_22_wire_logic_cluster/lc_2/ltout
T_16_22_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_gpio_core.un1_lb_0020_reg_6_iv_4_0_cascade_
T_12_20_wire_logic_cluster/lc_6/ltout
T_12_20_wire_logic_cluster/lc_7/in_2

End 

Net : u_core.u_sump2.events_locZ0Z_3
T_9_10_wire_logic_cluster/lc_5/out
T_9_10_sp12_h_l_1
T_14_10_lc_trk_g0_5
T_14_10_input_2_5
T_14_10_wire_logic_cluster/lc_5/in_2

T_9_10_wire_logic_cluster/lc_5/out
T_9_10_sp12_h_l_1
T_14_10_lc_trk_g0_5
T_14_10_wire_logic_cluster/lc_6/in_1

T_9_10_wire_logic_cluster/lc_5/out
T_9_10_sp12_h_l_1
T_14_10_lc_trk_g0_5
T_14_10_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.trigger_delay_p1Z0Z_14
T_7_8_wire_logic_cluster/lc_2/out
T_5_8_sp4_h_l_1
T_5_8_lc_trk_g1_4
T_5_8_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1Z0Z_15
T_22_14_wire_logic_cluster/lc_5/out
T_21_14_lc_trk_g3_5
T_21_14_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_gpio_core.lb_0098_reg_1_sqmuxa
T_11_22_wire_logic_cluster/lc_4/out
T_11_18_sp4_v_t_45
T_12_22_sp4_h_l_2
T_8_22_sp4_h_l_10
T_11_18_sp4_v_t_47
T_10_22_lc_trk_g2_2
T_10_22_wire_logic_cluster/lc_6/cen

T_11_22_wire_logic_cluster/lc_4/out
T_11_18_sp4_v_t_45
T_12_22_sp4_h_l_2
T_8_22_sp4_h_l_10
T_11_18_sp4_v_t_47
T_10_22_lc_trk_g2_2
T_10_22_wire_logic_cluster/lc_6/cen

T_11_22_wire_logic_cluster/lc_4/out
T_11_18_sp4_v_t_45
T_12_22_sp4_h_l_2
T_8_22_sp4_h_l_10
T_11_18_sp4_v_t_47
T_10_22_lc_trk_g2_2
T_10_22_wire_logic_cluster/lc_6/cen

T_11_22_wire_logic_cluster/lc_4/out
T_11_18_sp4_v_t_45
T_12_22_sp4_h_l_2
T_8_22_sp4_h_l_10
T_11_18_sp4_v_t_47
T_10_22_lc_trk_g2_2
T_10_22_wire_logic_cluster/lc_6/cen

T_11_22_wire_logic_cluster/lc_4/out
T_11_18_sp4_v_t_45
T_12_22_sp4_h_l_2
T_8_22_sp4_h_l_10
T_11_18_sp4_v_t_47
T_10_22_lc_trk_g2_2
T_10_22_wire_logic_cluster/lc_6/cen

T_11_22_wire_logic_cluster/lc_4/out
T_11_18_sp4_v_t_45
T_12_22_sp4_h_l_2
T_8_22_sp4_h_l_10
T_11_18_sp4_v_t_47
T_10_22_lc_trk_g2_2
T_10_22_wire_logic_cluster/lc_6/cen

T_11_22_wire_logic_cluster/lc_4/out
T_11_18_sp4_v_t_45
T_12_22_sp4_h_l_2
T_8_22_sp4_h_l_10
T_11_18_sp4_v_t_47
T_10_22_lc_trk_g2_2
T_10_22_wire_logic_cluster/lc_6/cen

T_11_22_wire_logic_cluster/lc_4/out
T_11_18_sp4_v_t_45
T_12_22_sp4_h_l_2
T_8_22_sp4_h_l_10
T_11_18_sp4_v_t_47
T_10_22_lc_trk_g2_2
T_10_22_wire_logic_cluster/lc_6/cen

T_11_22_wire_logic_cluster/lc_4/out
T_11_18_sp4_v_t_45
T_12_22_sp4_h_l_2
T_15_22_sp4_v_t_42
T_12_26_sp4_h_l_7
T_14_26_lc_trk_g2_2
T_14_26_wire_logic_cluster/lc_0/cen

T_11_22_wire_logic_cluster/lc_4/out
T_11_18_sp4_v_t_45
T_12_22_sp4_h_l_2
T_15_22_sp4_v_t_42
T_12_26_sp4_h_l_7
T_14_26_lc_trk_g2_2
T_14_26_wire_logic_cluster/lc_0/cen

T_11_22_wire_logic_cluster/lc_4/out
T_11_18_sp4_v_t_45
T_12_22_sp4_h_l_2
T_15_22_sp4_v_t_42
T_12_26_sp4_h_l_7
T_14_26_lc_trk_g2_2
T_14_26_wire_logic_cluster/lc_0/cen

T_11_22_wire_logic_cluster/lc_4/out
T_11_18_sp4_v_t_45
T_12_22_sp4_h_l_2
T_15_22_sp4_v_t_42
T_12_26_sp4_h_l_7
T_14_26_lc_trk_g2_2
T_14_26_wire_logic_cluster/lc_0/cen

T_11_22_wire_logic_cluster/lc_4/out
T_11_18_sp4_v_t_45
T_12_22_sp4_h_l_2
T_15_22_sp4_v_t_42
T_12_26_sp4_h_l_7
T_14_26_lc_trk_g2_2
T_14_26_wire_logic_cluster/lc_0/cen

T_11_22_wire_logic_cluster/lc_4/out
T_11_18_sp4_v_t_45
T_12_22_sp4_h_l_2
T_15_22_sp4_v_t_42
T_12_26_sp4_h_l_7
T_14_26_lc_trk_g2_2
T_14_26_wire_logic_cluster/lc_0/cen

T_11_22_wire_logic_cluster/lc_4/out
T_11_18_sp4_v_t_45
T_12_22_sp4_h_l_2
T_15_22_sp4_v_t_42
T_12_26_sp4_h_l_7
T_14_26_lc_trk_g2_2
T_14_26_wire_logic_cluster/lc_0/cen

T_11_22_wire_logic_cluster/lc_4/out
T_11_18_sp4_v_t_45
T_12_22_sp4_h_l_2
T_15_22_sp4_v_t_42
T_12_26_sp4_h_l_7
T_14_26_lc_trk_g2_2
T_14_26_wire_logic_cluster/lc_0/cen

T_11_22_wire_logic_cluster/lc_4/out
T_11_21_sp4_v_t_40
T_12_21_sp4_h_l_10
T_16_21_sp4_h_l_6
T_19_21_sp4_v_t_46
T_19_23_lc_trk_g3_3
T_19_23_wire_logic_cluster/lc_0/cen

T_11_22_wire_logic_cluster/lc_4/out
T_11_21_sp4_v_t_40
T_12_21_sp4_h_l_10
T_16_21_sp4_h_l_6
T_19_21_sp4_v_t_46
T_19_23_lc_trk_g3_3
T_19_23_wire_logic_cluster/lc_0/cen

T_11_22_wire_logic_cluster/lc_4/out
T_11_21_sp4_v_t_40
T_12_21_sp4_h_l_10
T_16_21_sp4_h_l_6
T_19_21_sp4_v_t_46
T_19_23_lc_trk_g3_3
T_19_23_wire_logic_cluster/lc_0/cen

T_11_22_wire_logic_cluster/lc_4/out
T_11_21_sp4_v_t_40
T_12_21_sp4_h_l_10
T_16_21_sp4_h_l_6
T_19_21_sp4_v_t_46
T_19_23_lc_trk_g3_3
T_19_23_wire_logic_cluster/lc_0/cen

T_11_22_wire_logic_cluster/lc_4/out
T_11_21_sp4_v_t_40
T_12_21_sp4_h_l_10
T_16_21_sp4_h_l_6
T_19_21_sp4_v_t_46
T_19_23_lc_trk_g3_3
T_19_23_wire_logic_cluster/lc_0/cen

T_11_22_wire_logic_cluster/lc_4/out
T_11_21_sp4_v_t_40
T_12_21_sp4_h_l_10
T_16_21_sp4_h_l_6
T_19_21_sp4_v_t_46
T_19_23_lc_trk_g3_3
T_19_23_wire_logic_cluster/lc_0/cen

T_11_22_wire_logic_cluster/lc_4/out
T_11_21_sp4_v_t_40
T_12_21_sp4_h_l_10
T_16_21_sp4_h_l_6
T_19_21_sp4_v_t_46
T_19_23_lc_trk_g3_3
T_19_23_wire_logic_cluster/lc_0/cen

T_11_22_wire_logic_cluster/lc_4/out
T_11_21_sp4_v_t_40
T_12_21_sp4_h_l_10
T_16_21_sp4_h_l_6
T_19_21_sp4_v_t_46
T_19_23_lc_trk_g3_3
T_19_23_wire_logic_cluster/lc_0/cen

T_11_22_wire_logic_cluster/lc_4/out
T_11_18_sp4_v_t_45
T_12_22_sp4_h_l_2
T_8_22_sp4_h_l_10
T_7_22_lc_trk_g0_2
T_7_22_wire_logic_cluster/lc_4/cen

T_11_22_wire_logic_cluster/lc_4/out
T_11_18_sp4_v_t_45
T_12_22_sp4_h_l_2
T_8_22_sp4_h_l_10
T_7_22_lc_trk_g0_2
T_7_22_wire_logic_cluster/lc_4/cen

T_11_22_wire_logic_cluster/lc_4/out
T_11_18_sp4_v_t_45
T_12_22_sp4_h_l_2
T_8_22_sp4_h_l_10
T_7_22_lc_trk_g0_2
T_7_22_wire_logic_cluster/lc_4/cen

T_11_22_wire_logic_cluster/lc_4/out
T_11_18_sp4_v_t_45
T_12_22_sp4_h_l_2
T_8_22_sp4_h_l_10
T_7_22_lc_trk_g0_2
T_7_22_wire_logic_cluster/lc_4/cen

T_11_22_wire_logic_cluster/lc_4/out
T_11_18_sp4_v_t_45
T_12_22_sp4_h_l_2
T_8_22_sp4_h_l_10
T_7_22_lc_trk_g0_2
T_7_22_wire_logic_cluster/lc_4/cen

T_11_22_wire_logic_cluster/lc_4/out
T_11_18_sp4_v_t_45
T_12_22_sp4_h_l_2
T_8_22_sp4_h_l_10
T_7_22_lc_trk_g0_2
T_7_22_wire_logic_cluster/lc_4/cen

T_11_22_wire_logic_cluster/lc_4/out
T_11_21_sp4_v_t_40
T_12_21_sp4_h_l_10
T_16_21_sp4_h_l_6
T_16_21_lc_trk_g1_3
T_16_21_wire_logic_cluster/lc_3/cen

T_11_22_wire_logic_cluster/lc_4/out
T_11_18_sp4_v_t_45
T_12_22_sp4_h_l_2
T_11_22_lc_trk_g0_2
T_11_22_wire_logic_cluster/lc_0/cen

End 

Net : u_core.u_gpio_core.lb_0030_reg_1_sqmuxa
T_9_21_wire_logic_cluster/lc_4/out
T_7_21_sp4_h_l_5
T_10_17_sp4_v_t_40
T_11_17_sp4_h_l_10
T_10_17_lc_trk_g0_2
T_10_17_wire_logic_cluster/lc_5/cen

T_9_21_wire_logic_cluster/lc_4/out
T_7_21_sp4_h_l_5
T_10_17_sp4_v_t_40
T_11_17_sp4_h_l_10
T_10_17_lc_trk_g0_2
T_10_17_wire_logic_cluster/lc_5/cen

T_9_21_wire_logic_cluster/lc_4/out
T_7_21_sp4_h_l_5
T_10_21_sp4_v_t_40
T_11_25_sp4_h_l_11
T_12_25_lc_trk_g3_3
T_12_25_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_4/out
T_7_21_sp4_h_l_5
T_10_21_sp4_v_t_40
T_11_25_sp4_h_l_11
T_12_25_lc_trk_g3_3
T_12_25_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_4/out
T_7_21_sp4_h_l_5
T_10_21_sp4_v_t_40
T_11_25_sp4_h_l_11
T_12_25_lc_trk_g3_3
T_12_25_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_4/out
T_7_21_sp4_h_l_5
T_10_21_sp4_v_t_40
T_11_25_sp4_h_l_11
T_12_25_lc_trk_g3_3
T_12_25_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_4/out
T_7_21_sp4_h_l_5
T_10_21_sp4_v_t_40
T_11_25_sp4_h_l_11
T_12_25_lc_trk_g3_3
T_12_25_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_4/out
T_7_21_sp4_h_l_5
T_10_21_sp4_v_t_40
T_11_25_sp4_h_l_11
T_12_25_lc_trk_g3_3
T_12_25_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_4/out
T_7_21_sp4_h_l_5
T_10_21_sp4_v_t_40
T_11_25_sp4_h_l_11
T_12_25_lc_trk_g3_3
T_12_25_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_4/out
T_7_21_sp4_h_l_5
T_10_21_sp4_v_t_40
T_11_25_sp4_h_l_11
T_12_25_lc_trk_g3_3
T_12_25_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_4/out
T_7_21_sp4_h_l_5
T_11_21_sp4_h_l_1
T_14_21_sp4_v_t_43
T_13_24_lc_trk_g3_3
T_13_24_wire_logic_cluster/lc_1/cen

T_9_21_wire_logic_cluster/lc_4/out
T_7_21_sp4_h_l_5
T_11_21_sp4_h_l_1
T_14_21_sp4_v_t_43
T_13_24_lc_trk_g3_3
T_13_24_wire_logic_cluster/lc_1/cen

T_9_21_wire_logic_cluster/lc_4/out
T_7_21_sp4_h_l_5
T_11_21_sp4_h_l_1
T_14_21_sp4_v_t_43
T_13_24_lc_trk_g3_3
T_13_24_wire_logic_cluster/lc_1/cen

T_9_21_wire_logic_cluster/lc_4/out
T_7_21_sp4_h_l_5
T_11_21_sp4_h_l_1
T_14_21_sp4_v_t_43
T_13_24_lc_trk_g3_3
T_13_24_wire_logic_cluster/lc_1/cen

T_9_21_wire_logic_cluster/lc_4/out
T_7_21_sp4_h_l_5
T_11_21_sp4_h_l_1
T_14_21_sp4_v_t_43
T_13_24_lc_trk_g3_3
T_13_24_wire_logic_cluster/lc_1/cen

T_9_21_wire_logic_cluster/lc_4/out
T_7_21_sp4_h_l_5
T_11_21_sp4_h_l_1
T_14_21_sp4_v_t_43
T_13_24_lc_trk_g3_3
T_13_24_wire_logic_cluster/lc_1/cen

T_9_21_wire_logic_cluster/lc_4/out
T_7_21_sp4_h_l_5
T_11_21_sp4_h_l_1
T_14_21_sp4_v_t_43
T_13_24_lc_trk_g3_3
T_13_24_wire_logic_cluster/lc_1/cen

T_9_21_wire_logic_cluster/lc_4/out
T_7_21_sp4_h_l_5
T_11_21_sp4_h_l_1
T_14_21_sp4_v_t_43
T_13_24_lc_trk_g3_3
T_13_24_wire_logic_cluster/lc_1/cen

T_9_21_wire_logic_cluster/lc_4/out
T_9_19_sp4_v_t_37
T_10_23_sp4_h_l_0
T_6_23_sp4_h_l_3
T_7_23_lc_trk_g3_3
T_7_23_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_4/out
T_9_19_sp4_v_t_37
T_10_23_sp4_h_l_0
T_6_23_sp4_h_l_3
T_7_23_lc_trk_g3_3
T_7_23_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_4/out
T_9_19_sp4_v_t_37
T_10_23_sp4_h_l_0
T_6_23_sp4_h_l_3
T_7_23_lc_trk_g3_3
T_7_23_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_4/out
T_9_19_sp4_v_t_37
T_10_23_sp4_h_l_0
T_6_23_sp4_h_l_3
T_7_23_lc_trk_g3_3
T_7_23_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_4/out
T_9_19_sp4_v_t_37
T_10_23_sp4_h_l_0
T_6_23_sp4_h_l_3
T_7_23_lc_trk_g3_3
T_7_23_wire_logic_cluster/lc_0/cen

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt10_0_N_16
T_23_14_wire_logic_cluster/lc_0/out
T_24_13_lc_trk_g3_0
T_24_13_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_i_a2_8_0_26
T_19_19_wire_logic_cluster/lc_5/out
T_20_19_sp4_h_l_10
T_19_19_sp4_v_t_47
T_18_22_lc_trk_g3_7
T_18_22_wire_logic_cluster/lc_7/in_1

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.N_1141_0_cascade_
T_23_13_wire_logic_cluster/lc_1/ltout
T_23_13_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.lb_wr_d_p1Z0Z_17
T_22_19_wire_logic_cluster/lc_5/out
T_14_19_sp12_h_l_1
T_2_19_sp12_h_l_1
T_4_19_sp4_h_l_2
T_7_15_sp4_v_t_45
T_7_19_sp4_v_t_45
T_8_19_sp4_h_l_8
T_11_19_sp4_v_t_36
T_12_23_sp4_h_l_7
T_15_23_sp4_v_t_37
T_15_19_sp4_v_t_37
T_15_15_sp4_v_t_38
T_15_19_sp4_v_t_43
T_14_23_lc_trk_g1_6
T_14_23_wire_logic_cluster/lc_1/in_0

T_22_19_wire_logic_cluster/lc_5/out
T_14_19_sp12_h_l_1
T_2_19_sp12_h_l_1
T_4_19_sp4_h_l_2
T_7_15_sp4_v_t_45
T_7_19_sp4_v_t_45
T_8_19_sp4_h_l_8
T_11_19_sp4_v_t_36
T_12_23_sp4_h_l_7
T_15_23_sp4_v_t_37
T_15_19_sp4_v_t_37
T_15_15_sp4_v_t_38
T_15_17_lc_trk_g3_3
T_15_17_wire_logic_cluster/lc_1/in_3

T_22_19_wire_logic_cluster/lc_5/out
T_14_19_sp12_h_l_1
T_2_19_sp12_h_l_1
T_4_19_sp4_h_l_2
T_7_15_sp4_v_t_45
T_7_19_sp4_v_t_45
T_8_19_sp4_h_l_8
T_11_19_sp4_v_t_36
T_12_23_sp4_h_l_7
T_15_23_sp4_v_t_37
T_15_19_sp4_v_t_37
T_14_22_lc_trk_g2_5
T_14_22_wire_logic_cluster/lc_6/in_3

T_22_19_wire_logic_cluster/lc_5/out
T_14_19_sp12_h_l_1
T_2_19_sp12_h_l_1
T_4_19_sp4_h_l_2
T_7_15_sp4_v_t_45
T_7_19_sp4_v_t_45
T_8_19_sp4_h_l_8
T_11_19_sp4_v_t_36
T_12_23_sp4_h_l_7
T_15_23_sp4_v_t_37
T_15_25_lc_trk_g2_0
T_15_25_wire_logic_cluster/lc_1/in_3

T_22_19_wire_logic_cluster/lc_5/out
T_14_19_sp12_h_l_1
T_2_19_sp12_h_l_1
T_4_19_sp4_h_l_2
T_7_15_sp4_v_t_45
T_7_19_sp4_v_t_45
T_8_19_sp4_h_l_8
T_11_19_sp4_v_t_36
T_12_23_sp4_h_l_7
T_15_23_sp4_v_t_37
T_14_25_lc_trk_g1_0
T_14_25_wire_logic_cluster/lc_2/in_3

T_22_19_wire_logic_cluster/lc_5/out
T_14_19_sp12_h_l_1
T_2_19_sp12_h_l_1
T_4_19_sp4_h_l_2
T_7_15_sp4_v_t_45
T_7_19_sp4_v_t_45
T_8_19_sp4_h_l_8
T_11_19_sp4_v_t_36
T_11_15_sp4_v_t_36
T_10_17_lc_trk_g0_1
T_10_17_wire_logic_cluster/lc_1/in_0

T_22_19_wire_logic_cluster/lc_5/out
T_14_19_sp12_h_l_1
T_2_19_sp12_h_l_1
T_4_19_sp4_h_l_2
T_7_15_sp4_v_t_45
T_7_19_sp4_v_t_45
T_8_19_sp4_h_l_8
T_11_19_sp4_v_t_36
T_10_22_lc_trk_g2_4
T_10_22_wire_logic_cluster/lc_7/in_3

T_22_19_wire_logic_cluster/lc_5/out
T_14_19_sp12_h_l_1
T_2_19_sp12_h_l_1
T_4_19_sp4_h_l_2
T_7_15_sp4_v_t_45
T_7_19_sp4_v_t_45
T_7_23_sp4_v_t_41
T_6_25_lc_trk_g0_4
T_6_25_wire_logic_cluster/lc_1/in_3

T_22_19_wire_logic_cluster/lc_5/out
T_14_19_sp12_h_l_1
T_2_19_sp12_h_l_1
T_4_19_sp4_h_l_2
T_7_15_sp4_v_t_45
T_7_11_sp4_v_t_41
T_7_7_sp4_v_t_41
T_7_10_lc_trk_g1_1
T_7_10_wire_logic_cluster/lc_3/in_3

T_22_19_wire_logic_cluster/lc_5/out
T_14_19_sp12_h_l_1
T_2_19_sp12_h_l_1
T_4_19_sp4_h_l_2
T_7_15_sp4_v_t_45
T_7_19_sp4_v_t_45
T_6_20_lc_trk_g3_5
T_6_20_wire_logic_cluster/lc_1/in_3

T_22_19_wire_logic_cluster/lc_5/out
T_14_19_sp12_h_l_1
T_2_19_sp12_h_l_1
T_4_19_sp4_h_l_2
T_7_15_sp4_v_t_45
T_7_18_lc_trk_g0_5
T_7_18_wire_logic_cluster/lc_0/in_3

T_22_19_wire_logic_cluster/lc_5/out
T_14_19_sp12_h_l_1
T_14_19_sp4_h_l_0
T_17_15_sp4_v_t_37
T_17_19_sp4_v_t_45
T_17_22_lc_trk_g0_5
T_17_22_wire_logic_cluster/lc_0/in_3

T_22_19_wire_logic_cluster/lc_5/out
T_14_19_sp12_h_l_1
T_13_7_sp12_v_t_22
T_2_7_sp12_h_l_1
T_10_7_lc_trk_g0_2
T_10_7_wire_logic_cluster/lc_1/in_3

T_22_19_wire_logic_cluster/lc_5/out
T_14_19_sp12_h_l_1
T_2_19_sp12_h_l_1
T_4_19_sp4_h_l_2
T_6_19_lc_trk_g2_7
T_6_19_wire_logic_cluster/lc_0/in_3

T_22_19_wire_logic_cluster/lc_5/out
T_22_15_sp4_v_t_47
T_22_11_sp4_v_t_47
T_19_11_sp4_h_l_10
T_18_7_sp4_v_t_38
T_17_8_lc_trk_g2_6
T_17_8_wire_logic_cluster/lc_7/in_3

T_22_19_wire_logic_cluster/lc_5/out
T_14_19_sp12_h_l_1
T_14_19_sp4_h_l_0
T_17_15_sp4_v_t_37
T_17_18_lc_trk_g1_5
T_17_18_wire_logic_cluster/lc_1/in_3

T_22_19_wire_logic_cluster/lc_5/out
T_14_19_sp12_h_l_1
T_13_19_sp12_v_t_22
T_13_21_lc_trk_g3_5
T_13_21_wire_logic_cluster/lc_7/in_3

T_22_19_wire_logic_cluster/lc_5/out
T_14_19_sp12_h_l_1
T_13_19_sp12_v_t_22
T_13_25_lc_trk_g3_5
T_13_25_wire_logic_cluster/lc_1/in_3

T_22_19_wire_logic_cluster/lc_5/out
T_22_12_sp12_v_t_22
T_22_22_lc_trk_g3_5
T_22_22_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1Z0Z_15
T_21_14_wire_logic_cluster/lc_5/out
T_21_14_lc_trk_g0_5
T_21_14_input_2_3
T_21_14_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.lb_cs_sump2_ctrl_pZ0Z1
T_17_17_wire_logic_cluster/lc_2/out
T_15_17_sp4_h_l_1
T_11_17_sp4_h_l_9
T_10_17_lc_trk_g1_1
T_10_17_wire_logic_cluster/lc_7/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_15_17_sp4_h_l_1
T_18_17_sp4_v_t_43
T_19_21_sp4_h_l_0
T_19_21_lc_trk_g1_5
T_19_21_wire_logic_cluster/lc_4/in_0

T_17_17_wire_logic_cluster/lc_2/out
T_15_17_sp4_h_l_1
T_18_17_sp4_v_t_43
T_19_21_sp4_h_l_0
T_19_21_lc_trk_g1_5
T_19_21_wire_logic_cluster/lc_7/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_17_7_sp12_v_t_23
T_17_13_lc_trk_g3_4
T_17_13_wire_logic_cluster/lc_7/in_0

T_17_17_wire_logic_cluster/lc_2/out
T_17_7_sp12_v_t_23
T_17_13_lc_trk_g3_4
T_17_13_wire_logic_cluster/lc_5/in_0

T_17_17_wire_logic_cluster/lc_2/out
T_17_13_sp4_v_t_41
T_14_13_sp4_h_l_10
T_16_13_lc_trk_g3_7
T_16_13_wire_logic_cluster/lc_5/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_17_7_sp12_v_t_23
T_17_13_lc_trk_g2_4
T_17_13_input_2_6
T_17_13_wire_logic_cluster/lc_6/in_2

T_17_17_wire_logic_cluster/lc_2/out
T_17_7_sp12_v_t_23
T_17_13_lc_trk_g3_4
T_17_13_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_sump2.trigger_delay_p1Z0Z_1
T_9_7_wire_logic_cluster/lc_2/out
T_9_7_lc_trk_g0_2
T_9_7_input_2_0
T_9_7_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_sump2.ctrl_05_regZ0Z_4
T_16_9_wire_logic_cluster/lc_2/out
T_16_8_sp4_v_t_36
T_15_11_lc_trk_g2_4
T_15_11_wire_logic_cluster/lc_7/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_14_9_sp4_h_l_1
T_13_9_sp4_v_t_36
T_13_11_lc_trk_g3_1
T_13_11_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_8_5
T_17_25_wire_logic_cluster/lc_2/out
T_17_25_lc_trk_g2_2
T_17_25_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_gpio_core.lb_008c_regZ0Z_18
T_7_18_wire_logic_cluster/lc_1/out
T_8_16_sp4_v_t_46
T_9_20_sp4_h_l_5
T_13_20_sp4_h_l_8
T_16_20_sp4_v_t_45
T_16_21_lc_trk_g3_5
T_16_21_wire_logic_cluster/lc_6/in_0

End 

Net : u_core.u_sump2.N_2296_i
T_9_7_wire_logic_cluster/lc_3/out
T_9_8_lc_trk_g1_3
T_9_8_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_sump2.a_addrZ0Z_7
T_11_15_wire_logic_cluster/lc_2/out
T_12_14_sp4_v_t_37
T_12_17_lc_trk_g0_5
T_12_17_input_2_1
T_12_17_wire_logic_cluster/lc_1/in_2

T_11_15_wire_logic_cluster/lc_2/out
T_12_15_lc_trk_g1_2
T_12_15_wire_logic_cluster/lc_6/in_1

T_11_15_wire_logic_cluster/lc_2/out
T_12_11_sp4_v_t_40
T_12_7_sp4_v_t_40
T_12_8_lc_trk_g3_0
T_12_8_wire_logic_cluster/lc_4/in_3

T_11_15_wire_logic_cluster/lc_2/out
T_11_15_lc_trk_g2_2
T_11_15_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_sump2.a_addr_RNI3LRH2Z0Z_4_cascade_
T_12_17_wire_logic_cluster/lc_6/ltout
T_12_17_wire_logic_cluster/lc_7/in_2

End 

Net : u_core.u_sump2.un1_active8_8_0_a5_1
T_12_17_wire_logic_cluster/lc_7/out
T_12_12_sp12_v_t_22
T_12_13_lc_trk_g2_6
T_12_13_wire_logic_cluster/lc_7/in_1

End 

Net : u_core.u_sump2.a_addr_14_0_iv_0_i_0_0_a2_2_5
T_12_17_wire_logic_cluster/lc_1/out
T_12_17_lc_trk_g0_1
T_12_17_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.u_sump2.ctrl_08_reg_1_sqmuxa
T_12_10_wire_logic_cluster/lc_0/out
T_13_10_sp4_h_l_0
T_12_10_sp4_v_t_43
T_12_6_sp4_v_t_43
T_12_9_lc_trk_g1_3
T_12_9_wire_logic_cluster/lc_7/cen

T_12_10_wire_logic_cluster/lc_0/out
T_13_10_sp4_h_l_0
T_12_10_sp4_v_t_43
T_12_6_sp4_v_t_43
T_12_9_lc_trk_g1_3
T_12_9_wire_logic_cluster/lc_7/cen

T_12_10_wire_logic_cluster/lc_0/out
T_13_10_sp4_h_l_0
T_12_10_sp4_v_t_43
T_12_6_sp4_v_t_43
T_12_9_lc_trk_g1_3
T_12_9_wire_logic_cluster/lc_7/cen

T_12_10_wire_logic_cluster/lc_0/out
T_13_10_sp4_h_l_0
T_12_10_sp4_v_t_43
T_12_6_sp4_v_t_43
T_12_9_lc_trk_g1_3
T_12_9_wire_logic_cluster/lc_7/cen

T_12_10_wire_logic_cluster/lc_0/out
T_13_10_sp4_h_l_0
T_12_10_sp4_v_t_43
T_12_6_sp4_v_t_43
T_12_9_lc_trk_g1_3
T_12_9_wire_logic_cluster/lc_7/cen

T_12_10_wire_logic_cluster/lc_0/out
T_13_10_sp4_h_l_0
T_12_10_sp4_v_t_43
T_12_6_sp4_v_t_43
T_12_9_lc_trk_g1_3
T_12_9_wire_logic_cluster/lc_7/cen

T_12_10_wire_logic_cluster/lc_0/out
T_13_10_sp4_h_l_0
T_12_10_sp4_v_t_43
T_12_6_sp4_v_t_43
T_12_9_lc_trk_g1_3
T_12_9_wire_logic_cluster/lc_7/cen

T_12_10_wire_logic_cluster/lc_0/out
T_13_10_sp4_h_l_0
T_12_10_sp4_v_t_43
T_12_6_sp4_v_t_43
T_12_9_lc_trk_g1_3
T_12_9_wire_logic_cluster/lc_7/cen

T_12_10_wire_logic_cluster/lc_0/out
T_13_10_sp4_h_l_0
T_12_10_sp4_v_t_43
T_12_11_lc_trk_g3_3
T_12_11_wire_logic_cluster/lc_1/cen

T_12_10_wire_logic_cluster/lc_0/out
T_13_10_sp4_h_l_0
T_12_10_sp4_v_t_43
T_12_11_lc_trk_g3_3
T_12_11_wire_logic_cluster/lc_1/cen

T_12_10_wire_logic_cluster/lc_0/out
T_13_10_sp4_h_l_0
T_12_10_sp4_v_t_43
T_12_11_lc_trk_g3_3
T_12_11_wire_logic_cluster/lc_1/cen

T_12_10_wire_logic_cluster/lc_0/out
T_13_10_sp4_h_l_0
T_12_10_sp4_v_t_43
T_12_11_lc_trk_g3_3
T_12_11_wire_logic_cluster/lc_1/cen

T_12_10_wire_logic_cluster/lc_0/out
T_13_10_sp4_h_l_0
T_12_10_sp4_v_t_43
T_12_11_lc_trk_g3_3
T_12_11_wire_logic_cluster/lc_1/cen

T_12_10_wire_logic_cluster/lc_0/out
T_13_10_sp4_h_l_0
T_12_10_sp4_v_t_43
T_12_11_lc_trk_g3_3
T_12_11_wire_logic_cluster/lc_1/cen

T_12_10_wire_logic_cluster/lc_0/out
T_13_10_sp4_h_l_0
T_12_10_sp4_v_t_43
T_12_11_lc_trk_g3_3
T_12_11_wire_logic_cluster/lc_1/cen

T_12_10_wire_logic_cluster/lc_0/out
T_13_10_sp4_h_l_0
T_12_10_sp4_v_t_43
T_12_11_lc_trk_g3_3
T_12_11_wire_logic_cluster/lc_1/cen

End 

Net : u_core.u_sump2.N_278
T_13_10_wire_logic_cluster/lc_6/out
T_12_10_lc_trk_g3_6
T_12_10_wire_logic_cluster/lc_0/in_3

T_13_10_wire_logic_cluster/lc_6/out
T_12_10_lc_trk_g3_6
T_12_10_wire_logic_cluster/lc_2/in_3

T_13_10_wire_logic_cluster/lc_6/out
T_12_10_lc_trk_g3_6
T_12_10_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt10_0_N_21
T_23_14_wire_logic_cluster/lc_1/out
T_24_13_lc_trk_g3_1
T_24_13_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1Z0Z_10
T_23_12_wire_logic_cluster/lc_5/out
T_24_11_sp4_v_t_43
T_23_14_lc_trk_g3_3
T_23_14_wire_logic_cluster/lc_1/in_1

End 

Net : u_mesa_core.u_mesa2lb.dword_stage_0_sqmuxa_cascade_
T_26_25_wire_logic_cluster/lc_4/ltout
T_26_25_wire_logic_cluster/lc_5/in_2

End 

Net : u_mesa_core.u_mesa2lb.rd_jkZ0
T_26_25_wire_logic_cluster/lc_1/out
T_26_21_sp4_v_t_39
T_26_22_lc_trk_g2_7
T_26_22_wire_logic_cluster/lc_0/in_3

T_26_25_wire_logic_cluster/lc_1/out
T_26_23_sp4_v_t_47
T_23_23_sp4_h_l_4
T_23_23_lc_trk_g0_1
T_23_23_wire_logic_cluster/lc_6/in_1

T_26_25_wire_logic_cluster/lc_1/out
T_26_24_lc_trk_g0_1
T_26_24_wire_logic_cluster/lc_0/in_1

T_26_25_wire_logic_cluster/lc_1/out
T_26_21_sp4_v_t_39
T_26_23_lc_trk_g2_2
T_26_23_wire_logic_cluster/lc_5/in_3

T_26_25_wire_logic_cluster/lc_1/out
T_26_23_sp4_v_t_47
T_23_23_sp4_h_l_4
T_23_23_lc_trk_g0_1
T_23_23_wire_logic_cluster/lc_7/in_0

T_26_25_wire_logic_cluster/lc_1/out
T_26_21_sp4_v_t_39
T_26_23_lc_trk_g2_2
T_26_23_wire_logic_cluster/lc_7/in_3

T_26_25_wire_logic_cluster/lc_1/out
T_26_21_sp4_v_t_39
T_23_21_sp4_h_l_8
T_19_21_sp4_h_l_4
T_19_21_lc_trk_g0_1
T_19_21_wire_logic_cluster/lc_2/in_1

T_26_25_wire_logic_cluster/lc_1/out
T_26_25_lc_trk_g3_1
T_26_25_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_i_a2_8_0_31
T_19_19_wire_logic_cluster/lc_7/out
T_9_19_sp12_h_l_1
T_9_19_sp4_h_l_0
T_12_19_sp4_v_t_37
T_12_23_lc_trk_g0_0
T_12_23_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.u_gpio_core.lb_002c_reg_1_sqmuxa
T_16_18_wire_logic_cluster/lc_3/out
T_16_18_sp4_h_l_11
T_15_18_sp4_v_t_46
T_12_22_sp4_h_l_11
T_8_22_sp4_h_l_11
T_9_22_lc_trk_g3_3
T_9_22_wire_logic_cluster/lc_3/cen

T_16_18_wire_logic_cluster/lc_3/out
T_16_18_sp4_h_l_11
T_15_18_sp4_v_t_46
T_12_22_sp4_h_l_11
T_8_22_sp4_h_l_11
T_9_22_lc_trk_g3_3
T_9_22_wire_logic_cluster/lc_3/cen

T_16_18_wire_logic_cluster/lc_3/out
T_16_18_sp4_h_l_11
T_15_18_sp4_v_t_46
T_12_22_sp4_h_l_11
T_8_22_sp4_h_l_11
T_9_22_lc_trk_g3_3
T_9_22_wire_logic_cluster/lc_3/cen

T_16_18_wire_logic_cluster/lc_3/out
T_16_18_sp4_h_l_11
T_15_18_sp4_v_t_46
T_12_22_sp4_h_l_11
T_8_22_sp4_h_l_11
T_9_22_lc_trk_g3_3
T_9_22_wire_logic_cluster/lc_3/cen

T_16_18_wire_logic_cluster/lc_3/out
T_16_18_sp4_h_l_11
T_15_18_sp4_v_t_46
T_12_22_sp4_h_l_11
T_8_22_sp4_h_l_11
T_9_22_lc_trk_g3_3
T_9_22_wire_logic_cluster/lc_3/cen

T_16_18_wire_logic_cluster/lc_3/out
T_16_18_sp4_h_l_11
T_15_18_sp4_v_t_46
T_12_22_sp4_h_l_11
T_8_22_sp4_h_l_11
T_9_22_lc_trk_g3_3
T_9_22_wire_logic_cluster/lc_3/cen

T_16_18_wire_logic_cluster/lc_3/out
T_16_18_sp4_h_l_11
T_15_18_sp4_v_t_46
T_12_22_sp4_h_l_11
T_8_22_sp4_h_l_11
T_9_22_lc_trk_g3_3
T_9_22_wire_logic_cluster/lc_3/cen

T_16_18_wire_logic_cluster/lc_3/out
T_16_18_sp4_h_l_11
T_15_18_sp4_v_t_46
T_12_22_sp4_h_l_11
T_8_22_sp4_h_l_11
T_9_22_lc_trk_g3_3
T_9_22_wire_logic_cluster/lc_3/cen

T_16_18_wire_logic_cluster/lc_3/out
T_16_18_sp4_h_l_11
T_12_18_sp4_h_l_2
T_15_14_sp4_v_t_39
T_14_16_lc_trk_g0_2
T_14_16_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_3/out
T_16_18_sp4_h_l_11
T_12_18_sp4_h_l_2
T_15_14_sp4_v_t_39
T_14_16_lc_trk_g0_2
T_14_16_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_3/out
T_16_18_sp4_h_l_11
T_12_18_sp4_h_l_2
T_15_14_sp4_v_t_39
T_14_16_lc_trk_g0_2
T_14_16_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_3/out
T_16_18_sp4_h_l_11
T_12_18_sp4_h_l_2
T_15_14_sp4_v_t_39
T_14_16_lc_trk_g0_2
T_14_16_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_3/out
T_16_18_sp4_h_l_11
T_12_18_sp4_h_l_2
T_15_14_sp4_v_t_39
T_14_16_lc_trk_g0_2
T_14_16_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_3/out
T_16_18_sp4_h_l_11
T_12_18_sp4_h_l_2
T_15_14_sp4_v_t_39
T_14_16_lc_trk_g0_2
T_14_16_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_3/out
T_16_18_sp4_h_l_11
T_12_18_sp4_h_l_2
T_15_14_sp4_v_t_39
T_14_16_lc_trk_g0_2
T_14_16_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_3/out
T_16_18_sp4_h_l_11
T_12_18_sp4_h_l_2
T_15_14_sp4_v_t_39
T_14_16_lc_trk_g0_2
T_14_16_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_3/out
T_16_18_sp4_h_l_11
T_19_18_sp4_v_t_41
T_20_22_sp4_h_l_10
T_19_22_lc_trk_g0_2
T_19_22_wire_logic_cluster/lc_2/cen

T_16_18_wire_logic_cluster/lc_3/out
T_16_18_sp4_h_l_11
T_19_18_sp4_v_t_41
T_20_22_sp4_h_l_10
T_19_22_lc_trk_g0_2
T_19_22_wire_logic_cluster/lc_2/cen

T_16_18_wire_logic_cluster/lc_3/out
T_16_18_sp4_h_l_11
T_19_18_sp4_v_t_41
T_20_22_sp4_h_l_10
T_19_22_lc_trk_g0_2
T_19_22_wire_logic_cluster/lc_2/cen

T_16_18_wire_logic_cluster/lc_3/out
T_16_18_sp4_h_l_11
T_19_18_sp4_v_t_41
T_20_22_sp4_h_l_10
T_19_22_lc_trk_g0_2
T_19_22_wire_logic_cluster/lc_2/cen

T_16_18_wire_logic_cluster/lc_3/out
T_16_18_sp4_h_l_11
T_19_18_sp4_v_t_41
T_20_22_sp4_h_l_10
T_19_22_lc_trk_g0_2
T_19_22_wire_logic_cluster/lc_2/cen

T_16_18_wire_logic_cluster/lc_3/out
T_16_18_sp4_h_l_11
T_19_18_sp4_v_t_41
T_20_22_sp4_h_l_10
T_19_22_lc_trk_g0_2
T_19_22_wire_logic_cluster/lc_2/cen

T_16_18_wire_logic_cluster/lc_3/out
T_16_18_sp4_h_l_11
T_19_18_sp4_v_t_41
T_20_22_sp4_h_l_10
T_19_22_lc_trk_g0_2
T_19_22_wire_logic_cluster/lc_2/cen

T_16_18_wire_logic_cluster/lc_3/out
T_16_18_sp4_h_l_11
T_19_18_sp4_v_t_41
T_20_22_sp4_h_l_10
T_19_22_lc_trk_g0_2
T_19_22_wire_logic_cluster/lc_2/cen

T_16_18_wire_logic_cluster/lc_3/out
T_17_18_lc_trk_g1_3
T_17_18_wire_logic_cluster/lc_6/cen

T_16_18_wire_logic_cluster/lc_3/out
T_17_18_lc_trk_g1_3
T_17_18_wire_logic_cluster/lc_6/cen

T_16_18_wire_logic_cluster/lc_3/out
T_17_18_lc_trk_g1_3
T_17_18_wire_logic_cluster/lc_6/cen

T_16_18_wire_logic_cluster/lc_3/out
T_17_18_lc_trk_g1_3
T_17_18_wire_logic_cluster/lc_6/cen

T_16_18_wire_logic_cluster/lc_3/out
T_17_18_lc_trk_g1_3
T_17_18_wire_logic_cluster/lc_6/cen

T_16_18_wire_logic_cluster/lc_3/out
T_17_18_lc_trk_g1_3
T_17_18_wire_logic_cluster/lc_6/cen

T_16_18_wire_logic_cluster/lc_3/out
T_17_18_lc_trk_g1_3
T_17_18_wire_logic_cluster/lc_6/cen

T_16_18_wire_logic_cluster/lc_3/out
T_17_18_lc_trk_g1_3
T_17_18_wire_logic_cluster/lc_6/cen

End 

Net : u_core.u_sump2.rle_timeZ0Z_1
T_5_13_wire_logic_cluster/lc_1/out
T_5_13_lc_trk_g3_1
T_5_13_wire_logic_cluster/lc_1/in_1

T_5_13_wire_logic_cluster/lc_1/out
T_5_10_sp4_v_t_42
T_6_14_sp4_h_l_7
T_8_14_lc_trk_g3_2
T_8_14_wire_bram/ram/WDATA_1

End 

Net : u_core.u_sump2.N_249
T_19_16_wire_logic_cluster/lc_5/out
T_19_12_sp4_v_t_47
T_16_12_sp4_h_l_4
T_17_12_lc_trk_g3_4
T_17_12_wire_logic_cluster/lc_6/in_3

T_19_16_wire_logic_cluster/lc_5/out
T_19_12_sp4_v_t_47
T_19_14_lc_trk_g2_2
T_19_14_wire_logic_cluster/lc_7/in_3

T_19_16_wire_logic_cluster/lc_5/out
T_17_16_sp4_h_l_7
T_16_16_lc_trk_g0_7
T_16_16_wire_logic_cluster/lc_4/in_3

T_19_16_wire_logic_cluster/lc_5/out
T_11_16_sp12_h_l_1
T_15_16_lc_trk_g1_2
T_15_16_wire_logic_cluster/lc_0/in_3

T_19_16_wire_logic_cluster/lc_5/out
T_19_12_sp4_v_t_47
T_19_14_lc_trk_g2_2
T_19_14_wire_logic_cluster/lc_2/in_0

T_19_16_wire_logic_cluster/lc_5/out
T_19_12_sp4_v_t_47
T_18_14_lc_trk_g2_2
T_18_14_wire_logic_cluster/lc_2/in_0

T_19_16_wire_logic_cluster/lc_5/out
T_19_12_sp4_v_t_47
T_18_14_lc_trk_g2_2
T_18_14_wire_logic_cluster/lc_5/in_1

T_19_16_wire_logic_cluster/lc_5/out
T_19_15_lc_trk_g1_5
T_19_15_wire_logic_cluster/lc_1/in_3

T_19_16_wire_logic_cluster/lc_5/out
T_20_12_sp4_v_t_46
T_20_14_lc_trk_g2_3
T_20_14_wire_logic_cluster/lc_6/in_3

T_19_16_wire_logic_cluster/lc_5/out
T_20_15_lc_trk_g3_5
T_20_15_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.N_240
T_20_16_wire_logic_cluster/lc_3/out
T_19_16_lc_trk_g2_3
T_19_16_wire_logic_cluster/lc_5/in_0

T_20_16_wire_logic_cluster/lc_3/out
T_14_16_sp12_h_l_1
T_16_16_lc_trk_g1_6
T_16_16_wire_logic_cluster/lc_1/in_0

T_20_16_wire_logic_cluster/lc_3/out
T_18_16_sp4_h_l_3
T_17_12_sp4_v_t_45
T_17_14_lc_trk_g2_0
T_17_14_wire_logic_cluster/lc_5/in_3

T_20_16_wire_logic_cluster/lc_3/out
T_20_16_lc_trk_g1_3
T_20_16_wire_logic_cluster/lc_2/in_0

T_20_16_wire_logic_cluster/lc_3/out
T_18_16_sp4_h_l_3
T_17_12_sp4_v_t_45
T_16_14_lc_trk_g0_3
T_16_14_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_sump2.lb_rd_d_RNO_0Z0Z_1
T_17_12_wire_logic_cluster/lc_6/out
T_17_12_lc_trk_g2_6
T_17_12_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.lb_0080_regZ0Z_2
T_22_22_wire_logic_cluster/lc_4/out
T_15_22_sp12_h_l_0
T_3_22_sp12_h_l_0
T_6_22_sp4_h_l_5
T_9_22_sp4_v_t_40
T_9_23_lc_trk_g2_0
T_9_23_wire_logic_cluster/lc_7/in_1

End 

Net : u_core.u_sump2.ctrl_regZ0Z_4
T_17_13_wire_logic_cluster/lc_5/out
T_18_13_sp4_h_l_10
T_14_13_sp4_h_l_6
T_13_9_sp4_v_t_46
T_13_11_lc_trk_g3_3
T_13_11_wire_logic_cluster/lc_1/in_1

T_17_13_wire_logic_cluster/lc_5/out
T_18_13_sp4_h_l_10
T_14_13_sp4_h_l_6
T_13_9_sp4_v_t_46
T_13_10_lc_trk_g2_6
T_13_10_wire_logic_cluster/lc_6/in_0

T_17_13_wire_logic_cluster/lc_5/out
T_18_13_sp4_h_l_10
T_14_13_sp4_h_l_6
T_13_9_sp4_v_t_46
T_13_10_lc_trk_g2_6
T_13_10_wire_logic_cluster/lc_2/in_0

T_17_13_wire_logic_cluster/lc_5/out
T_17_14_lc_trk_g1_5
T_17_14_wire_logic_cluster/lc_0/in_0

T_17_13_wire_logic_cluster/lc_5/out
T_17_9_sp4_v_t_47
T_16_11_lc_trk_g0_1
T_16_11_wire_logic_cluster/lc_4/in_1

T_17_13_wire_logic_cluster/lc_5/out
T_17_13_lc_trk_g1_5
T_17_13_wire_logic_cluster/lc_5/in_3

T_17_13_wire_logic_cluster/lc_5/out
T_18_14_lc_trk_g3_5
T_18_14_wire_logic_cluster/lc_7/in_3

End 

Net : u_mesa_pi_spi.miso_shift_en_0
T_27_16_wire_logic_cluster/lc_7/out
T_27_14_sp4_v_t_43
T_24_18_sp4_h_l_6
T_23_18_lc_trk_g1_6
T_23_18_wire_logic_cluster/lc_2/in_3

End 

Net : lb_rd_rdy_g
T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_27_16_glb2local_2
T_27_16_lc_trk_g0_6
T_27_16_wire_logic_cluster/lc_7/in_1

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_13_glb2local_0
T_17_13_lc_trk_g0_4
T_17_13_wire_logic_cluster/lc_1/in_1

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_15_glb2local_2
T_17_15_lc_trk_g0_6
T_17_15_wire_logic_cluster/lc_5/in_3

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_23_18_glb2local_3
T_23_18_lc_trk_g0_7
T_23_18_wire_logic_cluster/lc_6/in_3

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_12_wire_logic_cluster/lc_3/cen

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_12_wire_logic_cluster/lc_3/cen

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_12_wire_logic_cluster/lc_3/cen

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_12_wire_logic_cluster/lc_3/cen

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_12_wire_logic_cluster/lc_3/cen

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_12_wire_logic_cluster/lc_3/cen

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_12_wire_logic_cluster/lc_3/cen

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_12_wire_logic_cluster/lc_3/cen

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_23_16_wire_logic_cluster/lc_7/cen

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_23_16_wire_logic_cluster/lc_7/cen

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_23_16_wire_logic_cluster/lc_7/cen

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_23_16_wire_logic_cluster/lc_7/cen

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_23_16_wire_logic_cluster/lc_7/cen

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_23_16_wire_logic_cluster/lc_7/cen

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_23_16_wire_logic_cluster/lc_7/cen

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_23_16_wire_logic_cluster/lc_7/cen

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_24_15_wire_logic_cluster/lc_7/cen

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_24_15_wire_logic_cluster/lc_7/cen

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_24_15_wire_logic_cluster/lc_7/cen

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_24_15_wire_logic_cluster/lc_7/cen

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_24_15_wire_logic_cluster/lc_7/cen

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_24_15_wire_logic_cluster/lc_7/cen

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_24_15_wire_logic_cluster/lc_7/cen

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_24_15_wire_logic_cluster/lc_7/cen

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_24_17_wire_logic_cluster/lc_6/cen

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_24_17_wire_logic_cluster/lc_6/cen

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_24_17_wire_logic_cluster/lc_6/cen

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_24_17_wire_logic_cluster/lc_6/cen

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_24_17_wire_logic_cluster/lc_6/cen

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_24_17_wire_logic_cluster/lc_6/cen

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_24_17_wire_logic_cluster/lc_6/cen

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_24_17_wire_logic_cluster/lc_6/cen

End 

Net : lb_rd_rdy
T_20_12_wire_logic_cluster/lc_3/out
T_20_8_sp4_v_t_43
T_20_4_sp4_v_t_43
T_20_0_span4_vert_43
T_16_0_span4_horz_r_3
T_16_0_lc_trk_g0_3
T_16_0_wire_gbuf/in

T_20_12_wire_logic_cluster/lc_3/out
T_20_12_sp4_h_l_11
T_23_12_sp4_v_t_46
T_22_16_lc_trk_g2_3
T_22_16_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1Z0Z_14
T_22_14_wire_logic_cluster/lc_1/out
T_21_14_lc_trk_g3_1
T_21_14_wire_logic_cluster/lc_3/in_3

End 

Net : u_mesa_core.u_mesa2lb.rd_jk_0_sqmuxa_cascade_
T_26_25_wire_logic_cluster/lc_0/ltout
T_26_25_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_sump2.data_en_loc6_8_cascade_
T_7_13_wire_logic_cluster/lc_0/ltout
T_7_13_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_sump2.un1_rle_time_cry_9
T_5_14_wire_logic_cluster/lc_1/cout
T_5_14_wire_logic_cluster/lc_2/in_3

Net : u_mesa_core.u_mesa2lb.addr_len_RNO_0Z0Z_2
T_27_24_wire_logic_cluster/lc_2/out
T_26_24_lc_trk_g3_2
T_26_24_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1Z0Z_6
T_23_12_wire_logic_cluster/lc_4/out
T_23_12_lc_trk_g0_4
T_23_12_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt10_0_N_11
T_23_12_wire_logic_cluster/lc_0/out
T_24_13_lc_trk_g2_0
T_24_13_wire_logic_cluster/lc_3/in_1

End 

Net : u_mesa_core.u_mesa2lb.un1_addr_len_1_cry_1
T_27_24_wire_logic_cluster/lc_1/cout
T_27_24_wire_logic_cluster/lc_2/in_3

Net : u_mesa_core.u_mesa2lb.addr_len_RNIO9PO3Z0Z_3
T_27_23_wire_logic_cluster/lc_5/out
T_27_24_lc_trk_g0_5
T_27_24_input_2_3
T_27_24_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_17_3
T_19_26_wire_logic_cluster/lc_4/out
T_18_26_sp4_h_l_0
T_14_26_sp4_h_l_0
T_15_26_lc_trk_g3_0
T_15_26_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_19_3
T_19_26_wire_logic_cluster/lc_6/out
T_20_24_sp4_v_t_40
T_17_24_sp4_h_l_5
T_17_24_lc_trk_g1_0
T_17_24_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_sump2.user_addrZ0Z_2
T_15_12_wire_logic_cluster/lc_2/out
T_16_11_sp4_v_t_37
T_15_13_lc_trk_g1_0
T_15_13_wire_logic_cluster/lc_3/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_9_5
T_16_18_wire_logic_cluster/lc_6/out
T_15_18_lc_trk_g2_6
T_15_18_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1_RNO_5Z0Z_3
T_16_18_wire_logic_cluster/lc_7/out
T_16_18_lc_trk_g2_7
T_16_18_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_1_22
T_16_20_wire_logic_cluster/lc_3/out
T_16_20_lc_trk_g1_3
T_16_20_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_gpio_core.lb_0034_reg_1_sqmuxa
T_16_18_wire_logic_cluster/lc_1/out
T_17_18_sp4_h_l_2
T_20_18_sp4_v_t_39
T_17_22_sp4_h_l_7
T_13_22_sp4_h_l_3
T_14_22_lc_trk_g3_3
T_14_22_wire_logic_cluster/lc_2/cen

T_16_18_wire_logic_cluster/lc_1/out
T_17_18_sp4_h_l_2
T_20_18_sp4_v_t_39
T_17_22_sp4_h_l_7
T_13_22_sp4_h_l_3
T_14_22_lc_trk_g3_3
T_14_22_wire_logic_cluster/lc_2/cen

T_16_18_wire_logic_cluster/lc_1/out
T_16_18_sp4_h_l_7
T_15_14_sp4_v_t_37
T_15_10_sp4_v_t_38
T_14_12_lc_trk_g1_3
T_14_12_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_1/out
T_16_18_sp4_h_l_7
T_15_14_sp4_v_t_37
T_15_10_sp4_v_t_38
T_14_12_lc_trk_g1_3
T_14_12_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_1/out
T_16_18_sp4_h_l_7
T_15_14_sp4_v_t_37
T_15_10_sp4_v_t_38
T_14_12_lc_trk_g1_3
T_14_12_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_1/out
T_16_18_sp4_h_l_7
T_15_14_sp4_v_t_37
T_15_10_sp4_v_t_38
T_14_12_lc_trk_g1_3
T_14_12_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_1/out
T_16_18_sp4_h_l_7
T_15_14_sp4_v_t_37
T_15_10_sp4_v_t_38
T_14_12_lc_trk_g1_3
T_14_12_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_1/out
T_17_18_sp4_h_l_2
T_20_18_sp4_v_t_39
T_19_20_lc_trk_g0_2
T_19_20_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_1/out
T_17_18_sp4_h_l_2
T_20_18_sp4_v_t_39
T_19_20_lc_trk_g0_2
T_19_20_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_1/out
T_17_18_sp4_h_l_2
T_20_18_sp4_v_t_39
T_19_20_lc_trk_g0_2
T_19_20_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_1/out
T_17_18_sp4_h_l_2
T_20_18_sp4_v_t_39
T_19_20_lc_trk_g0_2
T_19_20_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_1/out
T_17_18_sp4_h_l_2
T_20_18_sp4_v_t_39
T_19_20_lc_trk_g0_2
T_19_20_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_1/out
T_17_18_sp4_h_l_2
T_20_18_sp4_v_t_39
T_19_20_lc_trk_g0_2
T_19_20_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_1/out
T_17_18_sp4_h_l_2
T_20_18_sp4_v_t_39
T_19_20_lc_trk_g0_2
T_19_20_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_1/out
T_17_18_sp4_h_l_2
T_20_18_sp4_v_t_39
T_19_20_lc_trk_g0_2
T_19_20_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_1/out
T_17_15_sp4_v_t_43
T_18_19_sp4_h_l_6
T_18_19_lc_trk_g1_3
T_18_19_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_1/out
T_17_15_sp4_v_t_43
T_18_19_sp4_h_l_6
T_18_19_lc_trk_g1_3
T_18_19_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_1/out
T_17_15_sp4_v_t_43
T_18_19_sp4_h_l_6
T_18_19_lc_trk_g1_3
T_18_19_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_1/out
T_17_15_sp4_v_t_43
T_18_19_sp4_h_l_6
T_18_19_lc_trk_g1_3
T_18_19_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_1/out
T_17_15_sp4_v_t_43
T_18_19_sp4_h_l_6
T_18_19_lc_trk_g1_3
T_18_19_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_1/out
T_17_15_sp4_v_t_43
T_18_19_sp4_h_l_6
T_18_19_lc_trk_g1_3
T_18_19_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_1/out
T_17_15_sp4_v_t_43
T_18_19_sp4_h_l_6
T_18_19_lc_trk_g1_3
T_18_19_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_1/out
T_17_15_sp4_v_t_43
T_18_19_sp4_h_l_6
T_18_19_lc_trk_g1_3
T_18_19_wire_logic_cluster/lc_0/cen

End 

Net : u_core.u_sump2.post_trig_cntZ0Z_1
T_5_11_wire_logic_cluster/lc_1/out
T_6_9_sp4_v_t_46
T_7_13_sp4_h_l_11
T_11_13_sp4_h_l_2
T_13_13_lc_trk_g3_7
T_13_13_wire_logic_cluster/lc_0/in_0

T_5_11_wire_logic_cluster/lc_1/out
T_5_11_lc_trk_g3_1
T_5_11_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_sump2.lb_rd_d_0_sqmuxa
T_16_16_wire_logic_cluster/lc_1/out
T_16_14_sp4_v_t_47
T_17_14_sp4_h_l_3
T_20_14_sp4_v_t_38
T_20_15_lc_trk_g2_6
T_20_15_wire_logic_cluster/lc_5/in_1

T_16_16_wire_logic_cluster/lc_1/out
T_16_14_sp4_v_t_47
T_17_14_sp4_h_l_3
T_21_14_sp4_h_l_3
T_20_14_lc_trk_g0_3
T_20_14_wire_logic_cluster/lc_6/in_1

T_16_16_wire_logic_cluster/lc_1/out
T_17_12_sp4_v_t_38
T_18_12_sp4_h_l_8
T_17_12_lc_trk_g0_0
T_17_12_wire_logic_cluster/lc_1/in_1

T_16_16_wire_logic_cluster/lc_1/out
T_16_14_sp4_v_t_47
T_17_14_sp4_h_l_3
T_19_14_lc_trk_g2_6
T_19_14_wire_logic_cluster/lc_1/in_1

T_16_16_wire_logic_cluster/lc_1/out
T_16_15_lc_trk_g1_1
T_16_15_wire_logic_cluster/lc_0/in_0

T_16_16_wire_logic_cluster/lc_1/out
T_15_16_lc_trk_g3_1
T_15_16_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_0_tz_tz_20
T_13_14_wire_logic_cluster/lc_0/out
T_13_12_sp4_v_t_45
T_13_16_sp4_v_t_46
T_12_19_lc_trk_g3_6
T_12_19_input_2_1
T_12_19_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_0_20
T_12_19_wire_logic_cluster/lc_1/out
T_13_19_lc_trk_g1_1
T_13_19_wire_logic_cluster/lc_6/in_0

End 

Net : u_core.u_sump2.un1_active8_3_0_a5_8
T_5_10_wire_logic_cluster/lc_6/out
T_6_11_lc_trk_g2_6
T_6_11_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_sump2.ctrl_06_reg_1_sqmuxa
T_12_10_wire_logic_cluster/lc_2/out
T_13_10_sp4_h_l_4
T_9_10_sp4_h_l_0
T_5_10_sp4_h_l_3
T_6_10_lc_trk_g3_3
T_6_10_wire_logic_cluster/lc_4/cen

T_12_10_wire_logic_cluster/lc_2/out
T_13_10_sp4_h_l_4
T_9_10_sp4_h_l_0
T_5_10_sp4_h_l_3
T_6_10_lc_trk_g3_3
T_6_10_wire_logic_cluster/lc_4/cen

T_12_10_wire_logic_cluster/lc_2/out
T_13_10_sp4_h_l_4
T_9_10_sp4_h_l_0
T_5_10_sp4_h_l_3
T_6_10_lc_trk_g3_3
T_6_10_wire_logic_cluster/lc_4/cen

T_12_10_wire_logic_cluster/lc_2/out
T_13_10_sp4_h_l_4
T_9_10_sp4_h_l_0
T_5_10_sp4_h_l_3
T_6_10_lc_trk_g3_3
T_6_10_wire_logic_cluster/lc_4/cen

T_12_10_wire_logic_cluster/lc_2/out
T_13_10_sp4_h_l_4
T_9_10_sp4_h_l_0
T_5_10_sp4_h_l_3
T_6_10_lc_trk_g3_3
T_6_10_wire_logic_cluster/lc_4/cen

T_12_10_wire_logic_cluster/lc_2/out
T_13_10_sp4_h_l_4
T_9_10_sp4_h_l_0
T_5_10_sp4_h_l_3
T_6_10_lc_trk_g3_3
T_6_10_wire_logic_cluster/lc_4/cen

T_12_10_wire_logic_cluster/lc_2/out
T_13_10_sp4_h_l_4
T_9_10_sp4_h_l_0
T_5_10_sp4_h_l_3
T_6_10_lc_trk_g3_3
T_6_10_wire_logic_cluster/lc_4/cen

T_12_10_wire_logic_cluster/lc_2/out
T_13_10_sp4_h_l_4
T_9_10_sp4_h_l_0
T_5_10_sp4_h_l_3
T_6_10_lc_trk_g3_3
T_6_10_wire_logic_cluster/lc_4/cen

T_12_10_wire_logic_cluster/lc_2/out
T_12_7_sp4_v_t_44
T_9_7_sp4_h_l_3
T_10_7_lc_trk_g3_3
T_10_7_wire_logic_cluster/lc_0/cen

T_12_10_wire_logic_cluster/lc_2/out
T_12_7_sp4_v_t_44
T_9_7_sp4_h_l_3
T_10_7_lc_trk_g3_3
T_10_7_wire_logic_cluster/lc_0/cen

T_12_10_wire_logic_cluster/lc_2/out
T_12_7_sp4_v_t_44
T_9_7_sp4_h_l_3
T_10_7_lc_trk_g3_3
T_10_7_wire_logic_cluster/lc_0/cen

T_12_10_wire_logic_cluster/lc_2/out
T_12_7_sp4_v_t_44
T_9_7_sp4_h_l_3
T_10_7_lc_trk_g3_3
T_10_7_wire_logic_cluster/lc_0/cen

T_12_10_wire_logic_cluster/lc_2/out
T_12_7_sp4_v_t_44
T_9_7_sp4_h_l_3
T_10_7_lc_trk_g3_3
T_10_7_wire_logic_cluster/lc_0/cen

T_12_10_wire_logic_cluster/lc_2/out
T_12_7_sp4_v_t_44
T_9_7_sp4_h_l_3
T_10_7_lc_trk_g3_3
T_10_7_wire_logic_cluster/lc_0/cen

T_12_10_wire_logic_cluster/lc_2/out
T_12_7_sp4_v_t_44
T_9_7_sp4_h_l_3
T_10_7_lc_trk_g3_3
T_10_7_wire_logic_cluster/lc_0/cen

T_12_10_wire_logic_cluster/lc_2/out
T_12_7_sp4_v_t_44
T_9_7_sp4_h_l_3
T_10_7_lc_trk_g3_3
T_10_7_wire_logic_cluster/lc_0/cen

End 

Net : u_core.u_gpio_core.lb_0034_regZ0Z_20
T_18_19_wire_logic_cluster/lc_4/out
T_18_15_sp4_v_t_45
T_15_15_sp4_h_l_2
T_14_11_sp4_v_t_39
T_13_14_lc_trk_g2_7
T_13_14_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_sump2.un1_active8_3_0_a5_1
T_13_13_wire_logic_cluster/lc_0/out
T_14_10_sp4_v_t_41
T_11_10_sp4_h_l_10
T_7_10_sp4_h_l_6
T_3_10_sp4_h_l_9
T_5_10_lc_trk_g3_4
T_5_10_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.u_sump2.acquired_jk_RNOZ0Z_0_cascade_
T_6_11_wire_logic_cluster/lc_4/ltout
T_6_11_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_0_2
T_10_24_wire_logic_cluster/lc_2/out
T_10_24_sp4_h_l_9
T_12_24_lc_trk_g3_4
T_12_24_wire_logic_cluster/lc_3/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_0_8_cascade_
T_12_24_wire_logic_cluster/lc_3/ltout
T_12_24_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_sump2.trigger_delay_p1Z0Z_10
T_7_8_wire_logic_cluster/lc_1/out
T_7_8_lc_trk_g2_1
T_7_8_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1Z0Z_7
T_23_12_wire_logic_cluster/lc_2/out
T_23_12_lc_trk_g3_2
T_23_12_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_sump2.trigger_and6_0_N_36
T_15_8_wire_logic_cluster/lc_7/out
T_15_7_sp4_v_t_46
T_16_7_sp4_h_l_4
T_18_7_lc_trk_g2_1
T_18_7_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_sump2.events_locZ0Z_8
T_13_7_wire_logic_cluster/lc_5/out
T_12_7_sp4_h_l_2
T_15_7_sp4_v_t_39
T_15_8_lc_trk_g2_7
T_15_8_wire_logic_cluster/lc_7/in_0

T_13_7_wire_logic_cluster/lc_5/out
T_14_6_sp4_v_t_43
T_14_9_lc_trk_g0_3
T_14_9_wire_logic_cluster/lc_6/in_1

T_13_7_wire_logic_cluster/lc_5/out
T_14_7_lc_trk_g0_5
T_14_7_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_0_12_cascade_
T_12_24_wire_logic_cluster/lc_4/ltout
T_12_24_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_12_7
T_10_18_wire_logic_cluster/lc_4/out
T_10_18_lc_trk_g0_4
T_10_18_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_12_1_cascade_
T_10_18_wire_logic_cluster/lc_3/ltout
T_10_18_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_sump2.trigger_and6_0_N_56
T_14_9_wire_logic_cluster/lc_3/out
T_15_9_sp4_h_l_6
T_18_5_sp4_v_t_43
T_18_7_lc_trk_g2_6
T_18_7_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_sump2.ctrl_05_regZ0Z_7
T_16_9_wire_logic_cluster/lc_5/out
T_17_9_sp4_h_l_10
T_13_9_sp4_h_l_10
T_14_9_lc_trk_g2_2
T_14_9_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_17_9_sp4_h_l_10
T_13_9_sp4_h_l_10
T_12_9_sp4_v_t_41
T_11_10_lc_trk_g3_1
T_11_10_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_sump2.post_trig_cntZ0Z_2
T_5_11_wire_logic_cluster/lc_2/out
T_6_11_sp4_h_l_4
T_10_11_sp4_h_l_4
T_13_11_sp4_v_t_41
T_13_13_lc_trk_g2_4
T_13_13_input_2_0
T_13_13_wire_logic_cluster/lc_0/in_2

T_5_11_wire_logic_cluster/lc_2/out
T_5_11_lc_trk_g1_2
T_5_11_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1Z0Z_7
T_23_12_wire_logic_cluster/lc_3/out
T_23_12_lc_trk_g1_3
T_23_12_input_2_0
T_23_12_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_13_0_0_cascade_
T_17_21_wire_logic_cluster/lc_3/ltout
T_17_21_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_gpio_core.lb_008c_reg_m_24_cascade_
T_16_23_wire_logic_cluster/lc_4/ltout
T_16_23_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_gpio_core.lb_002c_reg_m_24
T_14_21_wire_logic_cluster/lc_7/out
T_15_22_lc_trk_g3_7
T_15_22_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_0_24
T_16_23_wire_logic_cluster/lc_5/out
T_16_23_lc_trk_g2_5
T_16_23_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_gpio_core.lb_009c_reg_1_sqmuxa
T_11_22_wire_logic_cluster/lc_7/out
T_11_19_sp4_v_t_38
T_12_23_sp4_h_l_3
T_16_23_sp4_h_l_3
T_19_23_sp4_v_t_38
T_19_25_lc_trk_g3_3
T_19_25_wire_logic_cluster/lc_3/cen

T_11_22_wire_logic_cluster/lc_7/out
T_11_19_sp4_v_t_38
T_12_23_sp4_h_l_3
T_16_23_sp4_h_l_3
T_19_23_sp4_v_t_38
T_19_25_lc_trk_g3_3
T_19_25_wire_logic_cluster/lc_3/cen

T_11_22_wire_logic_cluster/lc_7/out
T_11_19_sp4_v_t_38
T_12_23_sp4_h_l_3
T_16_23_sp4_h_l_3
T_19_23_sp4_v_t_38
T_19_25_lc_trk_g3_3
T_19_25_wire_logic_cluster/lc_3/cen

T_11_22_wire_logic_cluster/lc_7/out
T_11_19_sp4_v_t_38
T_12_23_sp4_h_l_3
T_16_23_sp4_h_l_3
T_19_23_sp4_v_t_38
T_19_25_lc_trk_g3_3
T_19_25_wire_logic_cluster/lc_3/cen

T_11_22_wire_logic_cluster/lc_7/out
T_11_19_sp4_v_t_38
T_12_23_sp4_h_l_3
T_16_23_sp4_h_l_3
T_19_23_sp4_v_t_38
T_19_25_lc_trk_g3_3
T_19_25_wire_logic_cluster/lc_3/cen

T_11_22_wire_logic_cluster/lc_7/out
T_11_19_sp4_v_t_38
T_12_23_sp4_h_l_3
T_16_23_sp4_h_l_3
T_19_23_sp4_v_t_38
T_19_25_lc_trk_g3_3
T_19_25_wire_logic_cluster/lc_3/cen

T_11_22_wire_logic_cluster/lc_7/out
T_11_19_sp4_v_t_38
T_12_23_sp4_h_l_3
T_16_23_sp4_h_l_3
T_19_23_sp4_v_t_38
T_19_25_lc_trk_g3_3
T_19_25_wire_logic_cluster/lc_3/cen

T_11_22_wire_logic_cluster/lc_7/out
T_11_19_sp4_v_t_38
T_12_23_sp4_h_l_3
T_16_23_sp4_h_l_3
T_19_23_sp4_v_t_38
T_19_25_lc_trk_g3_3
T_19_25_wire_logic_cluster/lc_3/cen

T_11_22_wire_logic_cluster/lc_7/out
T_11_19_sp4_v_t_38
T_12_23_sp4_h_l_3
T_15_23_sp4_v_t_38
T_15_25_lc_trk_g3_3
T_15_25_wire_logic_cluster/lc_0/cen

T_11_22_wire_logic_cluster/lc_7/out
T_11_19_sp4_v_t_38
T_12_23_sp4_h_l_3
T_15_23_sp4_v_t_38
T_15_25_lc_trk_g3_3
T_15_25_wire_logic_cluster/lc_0/cen

T_11_22_wire_logic_cluster/lc_7/out
T_11_19_sp4_v_t_38
T_12_23_sp4_h_l_3
T_15_23_sp4_v_t_38
T_15_25_lc_trk_g3_3
T_15_25_wire_logic_cluster/lc_0/cen

T_11_22_wire_logic_cluster/lc_7/out
T_11_19_sp4_v_t_38
T_12_23_sp4_h_l_3
T_15_23_sp4_v_t_38
T_15_25_lc_trk_g3_3
T_15_25_wire_logic_cluster/lc_0/cen

T_11_22_wire_logic_cluster/lc_7/out
T_11_19_sp4_v_t_38
T_12_23_sp4_h_l_3
T_15_23_sp4_v_t_38
T_15_25_lc_trk_g3_3
T_15_25_wire_logic_cluster/lc_0/cen

T_11_22_wire_logic_cluster/lc_7/out
T_11_19_sp4_v_t_38
T_12_23_sp4_h_l_3
T_15_23_sp4_v_t_38
T_15_25_lc_trk_g3_3
T_15_25_wire_logic_cluster/lc_0/cen

T_11_22_wire_logic_cluster/lc_7/out
T_11_19_sp4_v_t_38
T_12_23_sp4_h_l_3
T_15_23_sp4_v_t_38
T_15_25_lc_trk_g3_3
T_15_25_wire_logic_cluster/lc_0/cen

T_11_22_wire_logic_cluster/lc_7/out
T_11_19_sp4_v_t_38
T_12_23_sp4_h_l_3
T_15_23_sp4_v_t_38
T_15_25_lc_trk_g3_3
T_15_25_wire_logic_cluster/lc_0/cen

T_11_22_wire_logic_cluster/lc_7/out
T_11_19_sp4_v_t_38
T_12_23_sp4_h_l_3
T_13_23_lc_trk_g3_3
T_13_23_wire_logic_cluster/lc_6/cen

T_11_22_wire_logic_cluster/lc_7/out
T_11_20_sp4_v_t_43
T_8_24_sp4_h_l_11
T_9_24_lc_trk_g3_3
T_9_24_wire_logic_cluster/lc_4/cen

T_11_22_wire_logic_cluster/lc_7/out
T_11_20_sp4_v_t_43
T_8_24_sp4_h_l_11
T_9_24_lc_trk_g3_3
T_9_24_wire_logic_cluster/lc_4/cen

T_11_22_wire_logic_cluster/lc_7/out
T_11_20_sp4_v_t_43
T_8_24_sp4_h_l_11
T_9_24_lc_trk_g3_3
T_9_24_wire_logic_cluster/lc_4/cen

T_11_22_wire_logic_cluster/lc_7/out
T_11_20_sp4_v_t_43
T_8_24_sp4_h_l_11
T_9_24_lc_trk_g3_3
T_9_24_wire_logic_cluster/lc_4/cen

T_11_22_wire_logic_cluster/lc_7/out
T_11_20_sp4_v_t_43
T_8_24_sp4_h_l_11
T_9_24_lc_trk_g3_3
T_9_24_wire_logic_cluster/lc_4/cen

T_11_22_wire_logic_cluster/lc_7/out
T_11_20_sp4_v_t_43
T_8_24_sp4_h_l_11
T_9_24_lc_trk_g3_3
T_9_24_wire_logic_cluster/lc_4/cen

T_11_22_wire_logic_cluster/lc_7/out
T_11_20_sp4_v_t_43
T_8_24_sp4_h_l_11
T_9_24_lc_trk_g3_3
T_9_24_wire_logic_cluster/lc_4/cen

T_11_22_wire_logic_cluster/lc_7/out
T_11_20_sp4_v_t_43
T_12_24_sp4_h_l_6
T_14_24_lc_trk_g3_3
T_14_24_wire_logic_cluster/lc_1/cen

T_11_22_wire_logic_cluster/lc_7/out
T_11_20_sp4_v_t_43
T_12_24_sp4_h_l_6
T_14_24_lc_trk_g3_3
T_14_24_wire_logic_cluster/lc_1/cen

T_11_22_wire_logic_cluster/lc_7/out
T_11_20_sp4_v_t_43
T_12_24_sp4_h_l_6
T_14_24_lc_trk_g3_3
T_14_24_wire_logic_cluster/lc_1/cen

T_11_22_wire_logic_cluster/lc_7/out
T_11_20_sp4_v_t_43
T_12_24_sp4_h_l_6
T_14_24_lc_trk_g3_3
T_14_24_wire_logic_cluster/lc_1/cen

T_11_22_wire_logic_cluster/lc_7/out
T_11_20_sp4_v_t_43
T_12_24_sp4_h_l_6
T_14_24_lc_trk_g3_3
T_14_24_wire_logic_cluster/lc_1/cen

T_11_22_wire_logic_cluster/lc_7/out
T_11_20_sp4_v_t_43
T_12_24_sp4_h_l_6
T_14_24_lc_trk_g3_3
T_14_24_wire_logic_cluster/lc_1/cen

T_11_22_wire_logic_cluster/lc_7/out
T_11_20_sp4_v_t_43
T_12_24_sp4_h_l_6
T_14_24_lc_trk_g3_3
T_14_24_wire_logic_cluster/lc_1/cen

T_11_22_wire_logic_cluster/lc_7/out
T_11_20_sp4_v_t_43
T_12_24_sp4_h_l_6
T_14_24_lc_trk_g3_3
T_14_24_wire_logic_cluster/lc_1/cen

End 

Net : u_core.u_gpio_core.lb_addr_p1_RNIQ4TT1Z0Z_0_cascade_
T_12_19_wire_logic_cluster/lc_6/ltout
T_12_19_wire_logic_cluster/lc_7/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_4_6
T_15_19_wire_logic_cluster/lc_0/out
T_12_19_sp12_h_l_0
T_11_7_sp12_v_t_23
T_11_13_sp4_v_t_39
T_10_16_lc_trk_g2_7
T_10_16_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_gpio_core.lb_addr_p1_RNI47BC3_4Z0Z_5
T_12_19_wire_logic_cluster/lc_7/out
T_11_19_sp4_h_l_6
T_15_19_sp4_h_l_6
T_15_19_lc_trk_g1_3
T_15_19_wire_logic_cluster/lc_0/in_0

T_12_19_wire_logic_cluster/lc_7/out
T_11_19_sp4_h_l_6
T_10_19_sp4_v_t_43
T_9_21_lc_trk_g0_6
T_9_21_wire_logic_cluster/lc_7/in_3

T_12_19_wire_logic_cluster/lc_7/out
T_11_19_sp4_h_l_6
T_15_19_sp4_h_l_6
T_15_19_lc_trk_g1_3
T_15_19_wire_logic_cluster/lc_7/in_3

T_12_19_wire_logic_cluster/lc_7/out
T_13_18_sp4_v_t_47
T_13_20_lc_trk_g2_2
T_13_20_wire_logic_cluster/lc_1/in_3

T_12_19_wire_logic_cluster/lc_7/out
T_11_19_sp4_h_l_6
T_15_19_sp4_h_l_6
T_15_19_lc_trk_g1_3
T_15_19_wire_logic_cluster/lc_3/in_3

T_12_19_wire_logic_cluster/lc_7/out
T_11_19_sp4_h_l_6
T_14_15_sp4_v_t_43
T_13_17_lc_trk_g1_6
T_13_17_wire_logic_cluster/lc_2/in_1

T_12_19_wire_logic_cluster/lc_7/out
T_11_19_sp4_h_l_6
T_7_19_sp4_h_l_9
T_7_19_lc_trk_g0_4
T_7_19_wire_logic_cluster/lc_0/in_0

T_12_19_wire_logic_cluster/lc_7/out
T_11_19_sp4_h_l_6
T_14_15_sp4_v_t_43
T_14_17_lc_trk_g2_6
T_14_17_wire_logic_cluster/lc_1/in_3

T_12_19_wire_logic_cluster/lc_7/out
T_13_18_sp4_v_t_47
T_13_20_lc_trk_g2_2
T_13_20_wire_logic_cluster/lc_4/in_0

T_12_19_wire_logic_cluster/lc_7/out
T_11_19_sp4_h_l_6
T_7_19_sp4_h_l_9
T_7_19_lc_trk_g0_4
T_7_19_wire_logic_cluster/lc_1/in_3

T_12_19_wire_logic_cluster/lc_7/out
T_11_19_sp4_h_l_6
T_14_19_sp4_v_t_46
T_15_23_sp4_h_l_11
T_16_23_lc_trk_g3_3
T_16_23_wire_logic_cluster/lc_1/in_3

T_12_19_wire_logic_cluster/lc_7/out
T_12_16_sp4_v_t_38
T_11_17_lc_trk_g2_6
T_11_17_wire_logic_cluster/lc_3/in_3

T_12_19_wire_logic_cluster/lc_7/out
T_13_18_sp4_v_t_47
T_14_18_sp4_h_l_3
T_17_18_sp4_v_t_38
T_16_20_lc_trk_g0_3
T_16_20_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.rle_timeZ0Z_2
T_5_13_wire_logic_cluster/lc_2/out
T_5_13_lc_trk_g1_2
T_5_13_wire_logic_cluster/lc_2/in_1

T_5_13_wire_logic_cluster/lc_2/out
T_5_10_sp4_v_t_44
T_6_14_sp4_h_l_9
T_8_14_lc_trk_g2_4
T_8_14_wire_bram/ram/WDATA_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_1_3
T_12_22_wire_logic_cluster/lc_2/out
T_12_22_lc_trk_g3_2
T_12_22_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_1_6_cascade_
T_12_22_wire_logic_cluster/lc_0/ltout
T_12_22_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_15_sqmuxa_cascade_
T_11_21_wire_logic_cluster/lc_6/ltout
T_11_21_wire_logic_cluster/lc_7/in_2

End 

Net : u_core.u_sump2.d_addr_7_i_m2_i_o2_2_0
T_17_13_wire_logic_cluster/lc_2/out
T_15_13_sp4_h_l_1
T_14_9_sp4_v_t_36
T_13_13_lc_trk_g1_1
T_13_13_wire_logic_cluster/lc_6/in_0

T_17_13_wire_logic_cluster/lc_2/out
T_15_13_sp4_h_l_1
T_14_9_sp4_v_t_36
T_13_13_lc_trk_g1_1
T_13_13_wire_logic_cluster/lc_7/in_1

T_17_13_wire_logic_cluster/lc_2/out
T_15_13_sp4_h_l_1
T_14_13_sp4_v_t_42
T_14_15_lc_trk_g2_7
T_14_15_wire_logic_cluster/lc_3/in_0

T_17_13_wire_logic_cluster/lc_2/out
T_17_13_sp4_h_l_9
T_16_13_sp4_v_t_38
T_15_15_lc_trk_g1_3
T_15_15_wire_logic_cluster/lc_6/in_0

T_17_13_wire_logic_cluster/lc_2/out
T_15_13_sp4_h_l_1
T_14_13_sp4_v_t_42
T_14_15_lc_trk_g3_7
T_14_15_input_2_0
T_14_15_wire_logic_cluster/lc_0/in_2

T_17_13_wire_logic_cluster/lc_2/out
T_17_13_sp4_h_l_9
T_13_13_sp4_h_l_0
T_14_13_lc_trk_g2_0
T_14_13_wire_logic_cluster/lc_0/in_0

T_17_13_wire_logic_cluster/lc_2/out
T_16_13_lc_trk_g2_2
T_16_13_wire_logic_cluster/lc_0/in_0

T_17_13_wire_logic_cluster/lc_2/out
T_16_14_lc_trk_g0_2
T_16_14_wire_logic_cluster/lc_0/in_0

T_17_13_wire_logic_cluster/lc_2/out
T_16_13_lc_trk_g2_2
T_16_13_wire_logic_cluster/lc_7/in_1

T_17_13_wire_logic_cluster/lc_2/out
T_16_13_lc_trk_g2_2
T_16_13_wire_logic_cluster/lc_4/in_0

T_17_13_wire_logic_cluster/lc_2/out
T_17_13_sp4_h_l_9
T_16_13_sp4_v_t_38
T_16_15_lc_trk_g3_3
T_16_15_wire_logic_cluster/lc_2/in_0

T_17_13_wire_logic_cluster/lc_2/out
T_17_13_sp4_h_l_9
T_13_13_sp4_h_l_0
T_14_13_lc_trk_g2_0
T_14_13_wire_logic_cluster/lc_2/in_0

T_17_13_wire_logic_cluster/lc_2/out
T_17_13_sp4_h_l_9
T_13_13_sp4_h_l_0
T_14_13_lc_trk_g2_0
T_14_13_wire_logic_cluster/lc_4/in_0

T_17_13_wire_logic_cluster/lc_2/out
T_15_13_sp4_h_l_1
T_14_13_sp4_v_t_42
T_14_15_lc_trk_g2_7
T_14_15_input_2_5
T_14_15_wire_logic_cluster/lc_5/in_2

T_17_13_wire_logic_cluster/lc_2/out
T_17_13_sp4_h_l_9
T_16_13_sp4_v_t_38
T_15_15_lc_trk_g1_3
T_15_15_input_2_4
T_15_15_wire_logic_cluster/lc_4/in_2

T_17_13_wire_logic_cluster/lc_2/out
T_15_13_sp4_h_l_1
T_14_13_sp4_v_t_42
T_14_15_lc_trk_g2_7
T_14_15_wire_logic_cluster/lc_2/in_3

T_17_13_wire_logic_cluster/lc_2/out
T_17_13_sp4_h_l_9
T_13_13_sp4_h_l_0
T_14_13_lc_trk_g2_0
T_14_13_wire_logic_cluster/lc_3/in_3

T_17_13_wire_logic_cluster/lc_2/out
T_16_13_lc_trk_g2_2
T_16_13_wire_logic_cluster/lc_1/in_1

T_17_13_wire_logic_cluster/lc_2/out
T_16_13_lc_trk_g2_2
T_16_13_input_2_6
T_16_13_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_sump2.ctrl_cmd_qZ0Z_4
T_18_14_wire_logic_cluster/lc_7/out
T_17_13_lc_trk_g3_7
T_17_13_wire_logic_cluster/lc_2/in_0

T_18_14_wire_logic_cluster/lc_7/out
T_18_12_sp4_v_t_43
T_19_16_sp4_h_l_6
T_20_16_lc_trk_g3_6
T_20_16_input_2_3
T_20_16_wire_logic_cluster/lc_3/in_2

T_18_14_wire_logic_cluster/lc_7/out
T_16_14_sp4_h_l_11
T_16_14_lc_trk_g0_6
T_16_14_input_2_2
T_16_14_wire_logic_cluster/lc_2/in_2

T_18_14_wire_logic_cluster/lc_7/out
T_16_14_sp4_h_l_11
T_16_14_lc_trk_g0_6
T_16_14_wire_logic_cluster/lc_6/in_0

T_18_14_wire_logic_cluster/lc_7/out
T_17_15_lc_trk_g0_7
T_17_15_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_gpio_core.lb_0094_reg_m_14
T_15_19_wire_logic_cluster/lc_5/out
T_14_19_sp4_h_l_2
T_13_19_sp4_v_t_39
T_12_20_lc_trk_g2_7
T_12_20_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1Z0Z_9
T_22_14_wire_logic_cluster/lc_2/out
T_23_14_lc_trk_g0_2
T_23_14_wire_logic_cluster/lc_0/in_0

End 

Net : u_mesa_core.u_mesa2lb.addr_len_RNO_0Z0Z_1
T_27_24_wire_logic_cluster/lc_1/out
T_26_24_lc_trk_g3_1
T_26_24_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.un1_rle_time_cry_8
T_5_14_wire_logic_cluster/lc_0/cout
T_5_14_wire_logic_cluster/lc_1/in_3

Net : u_mesa_core.u_mesa2lb.un1_addr_len_1_cry_0
T_27_24_wire_logic_cluster/lc_0/cout
T_27_24_wire_logic_cluster/lc_1/in_3

Net : u_core.u_gpio_core.lb_rd_d_19_iv_11_20
T_14_23_wire_logic_cluster/lc_2/out
T_14_20_sp4_v_t_44
T_14_16_sp4_v_t_37
T_14_19_lc_trk_g0_5
T_14_19_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1Z0Z_6
T_23_12_wire_logic_cluster/lc_1/out
T_23_12_lc_trk_g2_1
T_23_12_wire_logic_cluster/lc_0/in_3

End 

Net : u_mesa_core.u_mesa2lb.addr_cnt16
T_26_23_wire_logic_cluster/lc_2/out
T_26_20_sp4_v_t_44
T_23_24_sp4_h_l_2
T_23_24_lc_trk_g0_7
T_23_24_wire_logic_cluster/lc_6/in_1

T_26_23_wire_logic_cluster/lc_2/out
T_26_23_lc_trk_g3_2
T_26_23_wire_logic_cluster/lc_4/in_3

T_26_23_wire_logic_cluster/lc_2/out
T_26_23_lc_trk_g3_2
T_26_23_wire_logic_cluster/lc_6/in_3

T_26_23_wire_logic_cluster/lc_2/out
T_26_20_sp4_v_t_44
T_23_24_sp4_h_l_2
T_23_24_lc_trk_g0_7
T_23_24_input_2_7
T_23_24_wire_logic_cluster/lc_7/in_2

End 

Net : u_mesa_core.u_mesa2lb.dword_rdyZ0
T_26_22_wire_logic_cluster/lc_7/out
T_26_23_lc_trk_g0_7
T_26_23_wire_logic_cluster/lc_2/in_3

T_26_22_wire_logic_cluster/lc_7/out
T_26_23_lc_trk_g0_7
T_26_23_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_12_3
T_13_26_wire_logic_cluster/lc_6/out
T_13_26_sp4_h_l_1
T_12_22_sp4_v_t_43
T_12_18_sp4_v_t_39
T_9_18_sp4_h_l_8
T_10_18_lc_trk_g2_0
T_10_18_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_10_3
T_13_26_wire_logic_cluster/lc_4/out
T_12_26_sp4_h_l_0
T_11_22_sp4_v_t_40
T_10_23_lc_trk_g3_0
T_10_23_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_gpio_core.lb_addr_p1_RNISHQR3_0Z0Z_4_cascade_
T_11_18_wire_logic_cluster/lc_5/ltout
T_11_18_wire_logic_cluster/lc_6/in_2

End 

Net : u_mesa_core.u_mesa2lb.addr_len_RNIPAPO3Z0Z_4
T_27_23_wire_logic_cluster/lc_6/out
T_27_24_lc_trk_g0_6
T_27_24_input_2_4
T_27_24_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc_0_sqmuxa_1_cascade_
T_22_20_wire_logic_cluster/lc_3/ltout
T_22_20_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_17_5
T_15_26_wire_logic_cluster/lc_0/out
T_16_24_sp4_v_t_44
T_15_26_lc_trk_g2_1
T_15_26_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_gpio_core.lb_0080_reg_m_14
T_20_21_wire_logic_cluster/lc_6/out
T_20_20_sp4_v_t_44
T_17_20_sp4_h_l_9
T_13_20_sp4_h_l_9
T_12_20_lc_trk_g0_1
T_12_20_wire_logic_cluster/lc_7/in_0

End 

Net : u_core.u_gpio_core.lb_0080_regZ0Z_1
T_18_20_wire_logic_cluster/lc_1/out
T_19_16_sp4_v_t_38
T_16_20_sp4_h_l_3
T_12_20_sp4_h_l_11
T_8_20_sp4_h_l_2
T_9_20_lc_trk_g3_2
T_9_20_wire_logic_cluster/lc_6/in_1

T_18_20_wire_logic_cluster/lc_1/out
T_18_20_sp4_h_l_7
T_21_16_sp4_v_t_42
T_20_18_lc_trk_g0_7
T_20_18_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1Z0Z_8
T_22_14_wire_logic_cluster/lc_7/out
T_23_14_lc_trk_g0_7
T_23_14_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_7_2_cascade_
T_11_22_wire_logic_cluster/lc_1/ltout
T_11_22_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_7_8_cascade_
T_11_22_wire_logic_cluster/lc_2/ltout
T_11_22_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_sump2.N_300
T_17_14_wire_logic_cluster/lc_5/out
T_17_13_sp4_v_t_42
T_18_17_sp4_h_l_7
T_20_17_lc_trk_g2_2
T_20_17_wire_logic_cluster/lc_5/in_1

T_17_14_wire_logic_cluster/lc_5/out
T_18_14_sp4_h_l_10
T_21_14_sp4_v_t_38
T_20_18_lc_trk_g1_3
T_20_18_wire_logic_cluster/lc_5/in_3

T_17_14_wire_logic_cluster/lc_5/out
T_17_13_sp4_v_t_42
T_17_17_lc_trk_g0_7
T_17_17_wire_logic_cluster/lc_1/in_0

End 

Net : u_mesa_core.u_mesa2ctrl.subslot_ctrl12_0
T_24_24_wire_logic_cluster/lc_3/out
T_24_24_lc_trk_g1_3
T_24_24_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.ctrl_cmd_qZ0Z_0
T_17_12_wire_logic_cluster/lc_7/out
T_17_13_lc_trk_g1_7
T_17_13_input_2_2
T_17_13_wire_logic_cluster/lc_2/in_2

T_17_12_wire_logic_cluster/lc_7/out
T_16_12_sp4_h_l_6
T_19_12_sp4_v_t_46
T_20_16_sp4_h_l_11
T_20_16_lc_trk_g1_6
T_20_16_wire_logic_cluster/lc_4/in_1

T_17_12_wire_logic_cluster/lc_7/out
T_16_12_sp4_h_l_6
T_19_12_sp4_v_t_46
T_19_16_lc_trk_g0_3
T_19_16_input_2_5
T_19_16_wire_logic_cluster/lc_5/in_2

T_17_12_wire_logic_cluster/lc_7/out
T_16_12_lc_trk_g2_7
T_16_12_wire_logic_cluster/lc_5/in_0

T_17_12_wire_logic_cluster/lc_7/out
T_17_11_sp4_v_t_46
T_17_15_sp4_v_t_42
T_16_16_lc_trk_g3_2
T_16_16_input_2_1
T_16_16_wire_logic_cluster/lc_1/in_2

T_17_12_wire_logic_cluster/lc_7/out
T_17_11_sp4_v_t_46
T_17_14_lc_trk_g0_6
T_17_14_wire_logic_cluster/lc_5/in_1

T_17_12_wire_logic_cluster/lc_7/out
T_16_12_sp4_h_l_6
T_19_12_sp4_v_t_46
T_20_16_sp4_h_l_11
T_20_16_lc_trk_g1_6
T_20_16_wire_logic_cluster/lc_2/in_3

T_17_12_wire_logic_cluster/lc_7/out
T_17_11_sp4_v_t_46
T_16_14_lc_trk_g3_6
T_16_14_wire_logic_cluster/lc_5/in_0

T_17_12_wire_logic_cluster/lc_7/out
T_17_11_sp4_v_t_46
T_16_14_lc_trk_g3_6
T_16_14_wire_logic_cluster/lc_7/in_0

T_17_12_wire_logic_cluster/lc_7/out
T_17_11_sp4_v_t_46
T_16_14_lc_trk_g3_6
T_16_14_input_2_1
T_16_14_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_sump2.d_addrZ0Z_7
T_16_15_wire_logic_cluster/lc_2/out
T_15_14_lc_trk_g2_2
T_15_14_input_2_0
T_15_14_wire_logic_cluster/lc_0/in_2

End 

Net : u_mesa_core.u_mesa2lb.wr_jkZ0
T_26_22_wire_logic_cluster/lc_2/out
T_26_23_lc_trk_g1_2
T_26_23_wire_logic_cluster/lc_2/in_1

T_26_22_wire_logic_cluster/lc_2/out
T_26_22_lc_trk_g3_2
T_26_22_wire_logic_cluster/lc_0/in_1

T_26_22_wire_logic_cluster/lc_2/out
T_26_19_sp4_v_t_44
T_23_23_sp4_h_l_9
T_23_23_lc_trk_g0_4
T_23_23_wire_logic_cluster/lc_7/in_3

T_26_22_wire_logic_cluster/lc_2/out
T_26_22_lc_trk_g3_2
T_26_22_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_i_0_0_tz_1_4
T_9_16_wire_logic_cluster/lc_4/out
T_9_17_lc_trk_g1_4
T_9_17_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_i_0_m2_0_ns_1_4_cascade_
T_13_16_wire_logic_cluster/lc_1/ltout
T_13_16_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_gpio_core.lb_0080_regZ0Z_4
T_20_24_wire_logic_cluster/lc_2/out
T_20_20_sp4_v_t_41
T_17_20_sp4_h_l_4
T_16_16_sp4_v_t_41
T_13_16_sp4_h_l_10
T_13_16_lc_trk_g1_7
T_13_16_wire_logic_cluster/lc_1/in_1

T_20_24_wire_logic_cluster/lc_2/out
T_21_20_sp4_v_t_40
T_21_16_sp4_v_t_40
T_21_17_lc_trk_g3_0
T_21_17_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_i_0_0_tz_4_cascade_
T_9_17_wire_logic_cluster/lc_0/ltout
T_9_17_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1_RNO_10Z0Z_4
T_13_16_wire_logic_cluster/lc_2/out
T_8_16_sp12_h_l_0
T_9_16_lc_trk_g0_4
T_9_16_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_sump2.ctrl_regZ0Z_1
T_19_21_wire_logic_cluster/lc_7/out
T_17_21_sp12_h_l_1
T_16_9_sp12_v_t_22
T_16_10_sp4_v_t_44
T_13_10_sp4_h_l_9
T_13_10_lc_trk_g1_4
T_13_10_wire_logic_cluster/lc_5/in_0

T_19_21_wire_logic_cluster/lc_7/out
T_17_21_sp12_h_l_1
T_16_9_sp12_v_t_22
T_16_10_sp4_v_t_44
T_13_10_sp4_h_l_9
T_13_10_lc_trk_g1_4
T_13_10_wire_logic_cluster/lc_2/in_1

T_19_21_wire_logic_cluster/lc_7/out
T_17_21_sp12_h_l_1
T_16_9_sp12_v_t_22
T_16_10_sp4_v_t_44
T_13_10_sp4_h_l_9
T_12_10_lc_trk_g1_1
T_12_10_input_2_0
T_12_10_wire_logic_cluster/lc_0/in_2

T_19_21_wire_logic_cluster/lc_7/out
T_17_21_sp12_h_l_1
T_16_9_sp12_v_t_22
T_16_10_sp4_v_t_44
T_13_10_sp4_h_l_9
T_12_10_lc_trk_g1_1
T_12_10_input_2_2
T_12_10_wire_logic_cluster/lc_2/in_2

T_19_21_wire_logic_cluster/lc_7/out
T_17_21_sp12_h_l_1
T_16_9_sp12_v_t_22
T_16_10_sp4_v_t_44
T_13_10_sp4_h_l_9
T_13_10_lc_trk_g0_4
T_13_10_wire_logic_cluster/lc_7/in_1

T_19_21_wire_logic_cluster/lc_7/out
T_17_21_sp12_h_l_1
T_16_9_sp12_v_t_22
T_16_10_sp4_v_t_44
T_13_10_sp4_h_l_9
T_12_10_lc_trk_g1_1
T_12_10_wire_logic_cluster/lc_1/in_1

T_19_21_wire_logic_cluster/lc_7/out
T_17_21_sp12_h_l_1
T_16_9_sp12_v_t_22
T_17_9_sp12_h_l_1
T_17_9_lc_trk_g1_2
T_17_9_wire_logic_cluster/lc_3/in_0

T_19_21_wire_logic_cluster/lc_7/out
T_17_21_sp12_h_l_1
T_16_9_sp12_v_t_22
T_16_12_sp4_v_t_42
T_17_12_sp4_h_l_7
T_17_12_lc_trk_g1_2
T_17_12_wire_logic_cluster/lc_0/in_1

T_19_21_wire_logic_cluster/lc_7/out
T_17_21_sp12_h_l_1
T_16_9_sp12_v_t_22
T_16_10_sp4_v_t_44
T_13_14_sp4_h_l_9
T_14_14_lc_trk_g2_1
T_14_14_wire_logic_cluster/lc_1/in_0

T_19_21_wire_logic_cluster/lc_7/out
T_17_21_sp12_h_l_1
T_16_9_sp12_v_t_22
T_16_10_sp4_v_t_44
T_16_11_lc_trk_g2_4
T_16_11_wire_logic_cluster/lc_1/in_3

T_19_21_wire_logic_cluster/lc_7/out
T_19_21_lc_trk_g2_7
T_19_21_wire_logic_cluster/lc_7/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_1_8_1_cascade_
T_12_21_wire_logic_cluster/lc_3/ltout
T_12_21_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1Z0Z_8
T_23_14_wire_logic_cluster/lc_3/out
T_23_14_lc_trk_g1_3
T_23_14_input_2_0
T_23_14_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_1_5_cascade_
T_12_21_wire_logic_cluster/lc_2/ltout
T_12_21_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_i_0_a2_2_0_4
T_13_17_wire_logic_cluster/lc_0/out
T_13_17_lc_trk_g0_0
T_13_17_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_i_0_2_4
T_13_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_4
T_10_17_sp4_h_l_7
T_9_17_lc_trk_g0_7
T_9_17_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_13_5
T_17_21_wire_logic_cluster/lc_0/out
T_17_21_lc_trk_g1_0
T_17_21_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_i_a2_8_0_19
T_19_19_wire_logic_cluster/lc_3/out
T_19_19_sp4_h_l_11
T_15_19_sp4_h_l_2
T_14_19_sp4_v_t_39
T_14_23_lc_trk_g1_2
T_14_23_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_gpio_core.lb_0034_reg_m_24
T_14_22_wire_logic_cluster/lc_5/out
T_13_22_sp4_h_l_2
T_16_22_sp4_v_t_39
T_16_23_lc_trk_g3_7
T_16_23_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_sump2.rle_timeZ0Z_3
T_5_13_wire_logic_cluster/lc_3/out
T_5_13_lc_trk_g3_3
T_5_13_wire_logic_cluster/lc_3/in_1

T_5_13_wire_logic_cluster/lc_3/out
T_6_10_sp4_v_t_47
T_7_14_sp4_h_l_4
T_8_14_lc_trk_g3_4
T_8_14_wire_bram/ram/WDATA_3

End 

Net : u_core.u_sump2.a_addrZ0Z_3
T_11_16_wire_logic_cluster/lc_3/out
T_12_17_lc_trk_g2_3
T_12_17_wire_logic_cluster/lc_1/in_0

T_11_16_wire_logic_cluster/lc_3/out
T_12_15_lc_trk_g2_3
T_12_15_wire_logic_cluster/lc_2/in_1

T_11_16_wire_logic_cluster/lc_3/out
T_11_15_sp4_v_t_38
T_12_15_sp4_h_l_3
T_14_15_lc_trk_g2_6
T_14_15_wire_logic_cluster/lc_1/in_3

T_11_16_wire_logic_cluster/lc_3/out
T_11_16_lc_trk_g1_3
T_11_16_wire_logic_cluster/lc_2/in_0

End 

Net : u_mesa_core.u_mesa2ctrl.un1_byte_cnt_2_c2
T_24_26_wire_logic_cluster/lc_6/out
T_24_26_lc_trk_g2_6
T_24_26_wire_logic_cluster/lc_5/in_3

End 

Net : u_mesa_core.rx_loc_rdy
T_23_21_wire_logic_cluster/lc_7/out
T_21_21_sp4_h_l_11
T_20_21_sp4_v_t_46
T_20_25_sp4_v_t_42
T_20_29_sp4_v_t_42
T_16_33_span4_horz_r_1
T_17_33_lc_trk_g0_5
T_17_33_wire_gbuf/in

T_23_21_wire_logic_cluster/lc_7/out
T_24_20_sp4_v_t_47
T_24_23_lc_trk_g1_7
T_24_23_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_sump2.trigger_delay_p1Z0Z_6
T_9_7_wire_logic_cluster/lc_4/out
T_9_7_lc_trk_g3_4
T_9_7_wire_logic_cluster/lc_3/in_0

End 

Net : u_mesa_core.rx_loc_rdy_g
T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_24_26_glb2local_3
T_24_26_lc_trk_g0_7
T_24_26_wire_logic_cluster/lc_6/in_3

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_24_26_glb2local_3
T_24_26_lc_trk_g0_7
T_24_26_wire_logic_cluster/lc_3/in_0

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_24_23_glb2local_3
T_24_23_lc_trk_g0_7
T_24_23_wire_logic_cluster/lc_5/in_0

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_26_25_glb2local_0
T_26_25_lc_trk_g0_4
T_26_25_wire_logic_cluster/lc_7/in_1

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_24_26_glb2local_3
T_24_26_lc_trk_g0_7
T_24_26_wire_logic_cluster/lc_4/in_3

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_23_26_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_23_26_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_23_26_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_23_26_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_23_26_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_23_26_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_23_26_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_23_25_wire_logic_cluster/lc_5/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_23_25_wire_logic_cluster/lc_5/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_23_25_wire_logic_cluster/lc_5/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_23_25_wire_logic_cluster/lc_5/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_23_25_wire_logic_cluster/lc_5/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_24_22_wire_logic_cluster/lc_5/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_24_22_wire_logic_cluster/lc_5/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_24_22_wire_logic_cluster/lc_5/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_24_22_wire_logic_cluster/lc_5/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_27_25_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_27_25_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_27_25_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_27_25_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_27_25_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_27_25_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_27_25_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_27_25_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_24_21_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_24_21_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_24_21_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_24_21_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_24_21_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_24_21_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_24_21_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_24_21_wire_logic_cluster/lc_1/cen

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_21_0
T_13_18_wire_logic_cluster/lc_2/out
T_13_18_sp4_h_l_9
T_16_18_sp4_v_t_44
T_15_20_lc_trk_g2_1
T_15_20_wire_logic_cluster/lc_3/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_21_4_cascade_
T_15_20_wire_logic_cluster/lc_3/ltout
T_15_20_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_1_7
T_12_22_wire_logic_cluster/lc_5/out
T_12_22_lc_trk_g3_5
T_12_22_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1_RNO_8Z0Z_16_cascade_
T_13_18_wire_logic_cluster/lc_1/ltout
T_13_18_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1Z0Z_10
T_23_13_wire_logic_cluster/lc_6/out
T_23_14_lc_trk_g1_6
T_23_14_wire_logic_cluster/lc_1/in_0

End 

Net : bfn_1_8_0_
T_5_14_wire_logic_cluster/carry_in_mux/cout
T_5_14_wire_logic_cluster/lc_0/in_3

Net : u_core.u_sump2.a_addr_14_0_iv_0_i_0_0_a2_2_4_cascade_
T_12_17_wire_logic_cluster/lc_5/ltout
T_12_17_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_sump2.a_addrZ0Z_8
T_11_15_wire_logic_cluster/lc_4/out
T_11_13_sp4_v_t_37
T_12_17_sp4_h_l_6
T_12_17_lc_trk_g0_3
T_12_17_wire_logic_cluster/lc_5/in_0

T_11_15_wire_logic_cluster/lc_4/out
T_12_15_lc_trk_g0_4
T_12_15_wire_logic_cluster/lc_7/in_1

T_11_15_wire_logic_cluster/lc_4/out
T_11_13_sp4_v_t_37
T_8_13_sp4_h_l_6
T_10_13_lc_trk_g3_3
T_10_13_wire_logic_cluster/lc_1/in_3

T_11_15_wire_logic_cluster/lc_4/out
T_11_15_lc_trk_g0_4
T_11_15_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_sump2.ctrl_05_regZ0Z_6
T_16_9_wire_logic_cluster/lc_4/out
T_15_9_sp4_h_l_0
T_14_9_lc_trk_g0_0
T_14_9_wire_logic_cluster/lc_3/in_1

T_16_9_wire_logic_cluster/lc_4/out
T_17_9_sp4_h_l_8
T_13_9_sp4_h_l_11
T_12_9_sp4_v_t_40
T_11_10_lc_trk_g3_0
T_11_10_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_gpio_core.lb_0090_reg_1_sqmuxa
T_17_20_wire_logic_cluster/lc_3/out
T_11_20_sp12_h_l_1
T_11_20_sp4_h_l_0
T_10_20_sp4_v_t_43
T_9_23_lc_trk_g3_3
T_9_23_wire_logic_cluster/lc_0/cen

T_17_20_wire_logic_cluster/lc_3/out
T_11_20_sp12_h_l_1
T_11_20_sp4_h_l_0
T_10_20_sp4_v_t_43
T_9_23_lc_trk_g3_3
T_9_23_wire_logic_cluster/lc_0/cen

T_17_20_wire_logic_cluster/lc_3/out
T_17_20_sp4_h_l_11
T_20_20_sp4_v_t_46
T_20_24_sp4_v_t_39
T_19_26_lc_trk_g0_2
T_19_26_wire_logic_cluster/lc_1/cen

T_17_20_wire_logic_cluster/lc_3/out
T_17_20_sp4_h_l_11
T_20_20_sp4_v_t_46
T_20_24_sp4_v_t_39
T_19_26_lc_trk_g0_2
T_19_26_wire_logic_cluster/lc_1/cen

T_17_20_wire_logic_cluster/lc_3/out
T_17_20_sp4_h_l_11
T_20_20_sp4_v_t_46
T_20_24_sp4_v_t_39
T_19_26_lc_trk_g0_2
T_19_26_wire_logic_cluster/lc_1/cen

T_17_20_wire_logic_cluster/lc_3/out
T_17_20_sp4_h_l_11
T_20_20_sp4_v_t_46
T_20_24_sp4_v_t_39
T_19_26_lc_trk_g0_2
T_19_26_wire_logic_cluster/lc_1/cen

T_17_20_wire_logic_cluster/lc_3/out
T_15_20_sp4_h_l_3
T_14_20_sp4_v_t_38
T_14_24_sp4_v_t_38
T_13_26_lc_trk_g1_3
T_13_26_wire_logic_cluster/lc_2/cen

T_17_20_wire_logic_cluster/lc_3/out
T_15_20_sp4_h_l_3
T_14_20_sp4_v_t_38
T_14_24_sp4_v_t_38
T_13_26_lc_trk_g1_3
T_13_26_wire_logic_cluster/lc_2/cen

T_17_20_wire_logic_cluster/lc_3/out
T_15_20_sp4_h_l_3
T_14_20_sp4_v_t_38
T_14_24_sp4_v_t_38
T_13_26_lc_trk_g1_3
T_13_26_wire_logic_cluster/lc_2/cen

T_17_20_wire_logic_cluster/lc_3/out
T_15_20_sp4_h_l_3
T_14_20_sp4_v_t_38
T_14_24_sp4_v_t_38
T_13_26_lc_trk_g1_3
T_13_26_wire_logic_cluster/lc_2/cen

T_17_20_wire_logic_cluster/lc_3/out
T_17_20_sp4_h_l_11
T_21_20_sp4_h_l_7
T_20_20_sp4_v_t_42
T_20_23_lc_trk_g0_2
T_20_23_wire_logic_cluster/lc_1/cen

T_17_20_wire_logic_cluster/lc_3/out
T_17_20_sp4_h_l_11
T_21_20_sp4_h_l_7
T_20_20_sp4_v_t_42
T_20_23_lc_trk_g0_2
T_20_23_wire_logic_cluster/lc_1/cen

T_17_20_wire_logic_cluster/lc_3/out
T_17_20_sp4_h_l_11
T_21_20_sp4_h_l_7
T_20_20_sp4_v_t_42
T_20_23_lc_trk_g0_2
T_20_23_wire_logic_cluster/lc_1/cen

T_17_20_wire_logic_cluster/lc_3/out
T_17_20_sp4_h_l_11
T_21_20_sp4_h_l_7
T_20_20_sp4_v_t_42
T_20_23_lc_trk_g0_2
T_20_23_wire_logic_cluster/lc_1/cen

T_17_20_wire_logic_cluster/lc_3/out
T_17_20_sp4_h_l_11
T_21_20_sp4_h_l_7
T_20_20_sp4_v_t_42
T_20_23_lc_trk_g0_2
T_20_23_wire_logic_cluster/lc_1/cen

T_17_20_wire_logic_cluster/lc_3/out
T_17_11_sp12_v_t_22
T_6_23_sp12_h_l_1
T_14_23_lc_trk_g0_2
T_14_23_wire_logic_cluster/lc_0/cen

T_17_20_wire_logic_cluster/lc_3/out
T_17_11_sp12_v_t_22
T_6_23_sp12_h_l_1
T_14_23_lc_trk_g0_2
T_14_23_wire_logic_cluster/lc_0/cen

T_17_20_wire_logic_cluster/lc_3/out
T_17_11_sp12_v_t_22
T_6_23_sp12_h_l_1
T_14_23_lc_trk_g0_2
T_14_23_wire_logic_cluster/lc_0/cen

T_17_20_wire_logic_cluster/lc_3/out
T_17_20_sp4_h_l_11
T_13_20_sp4_h_l_11
T_9_20_sp4_h_l_7
T_9_20_lc_trk_g0_2
T_9_20_wire_logic_cluster/lc_0/cen

T_17_20_wire_logic_cluster/lc_3/out
T_17_20_sp4_h_l_11
T_13_20_sp4_h_l_11
T_9_20_sp4_h_l_7
T_9_20_lc_trk_g0_2
T_9_20_wire_logic_cluster/lc_0/cen

T_17_20_wire_logic_cluster/lc_3/out
T_17_20_sp4_h_l_11
T_13_20_sp4_h_l_11
T_9_20_sp4_h_l_7
T_9_20_lc_trk_g0_2
T_9_20_wire_logic_cluster/lc_0/cen

T_17_20_wire_logic_cluster/lc_3/out
T_17_20_sp4_h_l_11
T_13_20_sp4_h_l_11
T_9_20_sp4_h_l_7
T_9_20_lc_trk_g0_2
T_9_20_wire_logic_cluster/lc_0/cen

T_17_20_wire_logic_cluster/lc_3/out
T_17_20_sp4_h_l_11
T_20_20_sp4_v_t_46
T_20_22_lc_trk_g3_3
T_20_22_wire_logic_cluster/lc_3/cen

T_17_20_wire_logic_cluster/lc_3/out
T_17_20_sp4_h_l_11
T_20_20_sp4_v_t_46
T_20_22_lc_trk_g3_3
T_20_22_wire_logic_cluster/lc_3/cen

T_17_20_wire_logic_cluster/lc_3/out
T_17_20_sp4_h_l_11
T_20_20_sp4_v_t_46
T_20_22_lc_trk_g3_3
T_20_22_wire_logic_cluster/lc_3/cen

T_17_20_wire_logic_cluster/lc_3/out
T_17_20_sp4_h_l_11
T_20_20_sp4_v_t_46
T_20_22_lc_trk_g3_3
T_20_22_wire_logic_cluster/lc_3/cen

T_17_20_wire_logic_cluster/lc_3/out
T_17_20_sp4_h_l_11
T_20_20_sp4_v_t_46
T_20_22_lc_trk_g3_3
T_20_22_wire_logic_cluster/lc_3/cen

T_17_20_wire_logic_cluster/lc_3/out
T_17_20_sp4_h_l_11
T_20_20_sp4_v_t_46
T_20_22_lc_trk_g3_3
T_20_22_wire_logic_cluster/lc_3/cen

T_17_20_wire_logic_cluster/lc_3/out
T_17_20_sp4_h_l_11
T_20_20_sp4_v_t_46
T_20_22_lc_trk_g3_3
T_20_22_wire_logic_cluster/lc_3/cen

T_17_20_wire_logic_cluster/lc_3/out
T_17_20_sp4_h_l_11
T_20_20_sp4_v_t_46
T_20_22_lc_trk_g3_3
T_20_22_wire_logic_cluster/lc_3/cen

T_17_20_wire_logic_cluster/lc_3/out
T_17_20_lc_trk_g1_3
T_17_20_wire_logic_cluster/lc_1/cen

T_17_20_wire_logic_cluster/lc_3/out
T_17_20_lc_trk_g1_3
T_17_20_wire_logic_cluster/lc_1/cen

End 

Net : u_core.u_sump2.lb_rd_d_RNO_0Z0Z_2
T_19_14_wire_logic_cluster/lc_7/out
T_19_14_lc_trk_g1_7
T_19_14_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_sump2.N_2259
T_16_16_wire_logic_cluster/lc_4/out
T_16_15_lc_trk_g1_4
T_16_15_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_sump2.a_addrZ0Z_1
T_11_16_wire_logic_cluster/lc_0/out
T_12_17_lc_trk_g2_0
T_12_17_wire_logic_cluster/lc_1/in_1

T_11_16_wire_logic_cluster/lc_0/out
T_12_15_lc_trk_g3_0
T_12_15_wire_logic_cluster/lc_0/in_1

T_11_16_wire_logic_cluster/lc_0/out
T_12_17_lc_trk_g2_0
T_12_17_wire_logic_cluster/lc_3/in_1

T_11_16_wire_logic_cluster/lc_0/out
T_12_16_lc_trk_g1_0
T_12_16_wire_logic_cluster/lc_6/in_1

T_11_16_wire_logic_cluster/lc_0/out
T_12_16_sp4_h_l_0
T_15_12_sp4_v_t_43
T_15_15_lc_trk_g0_3
T_15_15_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_14_3
T_9_23_wire_logic_cluster/lc_5/out
T_8_23_sp4_h_l_2
T_12_23_sp4_h_l_10
T_15_23_sp4_v_t_47
T_15_24_lc_trk_g3_7
T_15_24_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_sump2.a_addr_RNI3LRH2Z0Z_4
T_12_17_wire_logic_cluster/lc_6/out
T_12_16_lc_trk_g1_6
T_12_16_wire_logic_cluster/lc_3/in_0

T_12_17_wire_logic_cluster/lc_6/out
T_12_17_lc_trk_g3_6
T_12_17_wire_logic_cluster/lc_2/in_3

T_12_17_wire_logic_cluster/lc_6/out
T_12_14_sp4_v_t_36
T_12_10_sp4_v_t_44
T_11_11_lc_trk_g3_4
T_11_11_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_sump2.a_addr_RNITT0T2Z0Z_9
T_12_16_wire_logic_cluster/lc_3/out
T_11_15_lc_trk_g2_3
T_11_15_wire_logic_cluster/lc_0/in_1

T_12_16_wire_logic_cluster/lc_3/out
T_12_16_lc_trk_g0_3
T_12_16_wire_logic_cluster/lc_6/in_3

T_12_16_wire_logic_cluster/lc_3/out
T_12_16_lc_trk_g0_3
T_12_16_input_2_7
T_12_16_wire_logic_cluster/lc_7/in_2

T_12_16_wire_logic_cluster/lc_3/out
T_11_15_lc_trk_g3_3
T_11_15_wire_logic_cluster/lc_5/in_3

T_12_16_wire_logic_cluster/lc_3/out
T_11_15_lc_trk_g3_3
T_11_15_wire_logic_cluster/lc_1/in_3

T_12_16_wire_logic_cluster/lc_3/out
T_11_15_lc_trk_g3_3
T_11_15_wire_logic_cluster/lc_3/in_3

T_12_16_wire_logic_cluster/lc_3/out
T_11_16_lc_trk_g2_3
T_11_16_wire_logic_cluster/lc_2/in_1

T_12_16_wire_logic_cluster/lc_3/out
T_11_16_lc_trk_g2_3
T_11_16_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_gpio_core.lb_0034_regZ0Z_21
T_18_19_wire_logic_cluster/lc_5/out
T_19_19_lc_trk_g1_5
T_19_19_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_gpio_core.lb_0080_regZ0Z_19
T_22_22_wire_logic_cluster/lc_3/out
T_22_13_sp12_v_t_22
T_11_25_sp12_h_l_1
T_10_13_sp12_v_t_22
T_10_20_sp4_v_t_38
T_9_23_lc_trk_g2_6
T_9_23_wire_logic_cluster/lc_5/in_1

T_22_22_wire_logic_cluster/lc_3/out
T_22_13_sp12_v_t_22
T_22_20_lc_trk_g3_2
T_22_20_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_sump2.N_121
T_14_14_wire_logic_cluster/lc_5/out
T_15_14_sp4_h_l_10
T_16_14_lc_trk_g3_2
T_16_14_wire_logic_cluster/lc_2/in_3

T_14_14_wire_logic_cluster/lc_5/out
T_15_14_sp4_h_l_10
T_16_14_lc_trk_g3_2
T_16_14_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_sump2.ctrl_regZ0Z_2
T_17_13_wire_logic_cluster/lc_6/out
T_17_11_sp4_v_t_41
T_14_11_sp4_h_l_10
T_13_11_lc_trk_g1_2
T_13_11_wire_logic_cluster/lc_1/in_0

T_17_13_wire_logic_cluster/lc_6/out
T_17_11_sp4_v_t_41
T_14_11_sp4_h_l_10
T_13_7_sp4_v_t_47
T_13_10_lc_trk_g0_7
T_13_10_wire_logic_cluster/lc_2/in_3

T_17_13_wire_logic_cluster/lc_6/out
T_17_11_sp4_v_t_41
T_14_11_sp4_h_l_10
T_13_7_sp4_v_t_47
T_12_10_lc_trk_g3_7
T_12_10_wire_logic_cluster/lc_0/in_0

T_17_13_wire_logic_cluster/lc_6/out
T_17_11_sp4_v_t_41
T_14_11_sp4_h_l_10
T_13_7_sp4_v_t_47
T_12_10_lc_trk_g3_7
T_12_10_wire_logic_cluster/lc_2/in_0

T_17_13_wire_logic_cluster/lc_6/out
T_17_11_sp4_v_t_41
T_14_11_sp4_h_l_10
T_13_7_sp4_v_t_47
T_13_10_lc_trk_g0_7
T_13_10_wire_logic_cluster/lc_7/in_0

T_17_13_wire_logic_cluster/lc_6/out
T_17_11_sp4_v_t_41
T_14_11_sp4_h_l_10
T_13_7_sp4_v_t_47
T_12_10_lc_trk_g3_7
T_12_10_wire_logic_cluster/lc_1/in_3

T_17_13_wire_logic_cluster/lc_6/out
T_18_10_sp4_v_t_37
T_19_14_sp4_h_l_0
T_19_14_lc_trk_g1_5
T_19_14_wire_logic_cluster/lc_0/in_0

T_17_13_wire_logic_cluster/lc_6/out
T_18_10_sp4_v_t_37
T_19_14_sp4_h_l_0
T_15_14_sp4_h_l_8
T_14_14_lc_trk_g1_0
T_14_14_wire_logic_cluster/lc_2/in_3

T_17_13_wire_logic_cluster/lc_6/out
T_17_11_sp4_v_t_41
T_14_11_sp4_h_l_10
T_16_11_lc_trk_g2_7
T_16_11_wire_logic_cluster/lc_2/in_3

T_17_13_wire_logic_cluster/lc_6/out
T_17_13_lc_trk_g2_6
T_17_13_wire_logic_cluster/lc_6/in_0

End 

Net : u_core.u_sump2.N_131
T_16_14_wire_logic_cluster/lc_2/out
T_16_15_lc_trk_g0_2
T_16_15_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_sump2.events_locZ0Z_7
T_13_11_wire_logic_cluster/lc_2/out
T_14_8_sp4_v_t_45
T_14_9_lc_trk_g2_5
T_14_9_input_2_3
T_14_9_wire_logic_cluster/lc_3/in_2

T_13_11_wire_logic_cluster/lc_2/out
T_14_10_sp4_v_t_37
T_11_10_sp4_h_l_0
T_11_10_lc_trk_g1_5
T_11_10_input_2_2
T_11_10_wire_logic_cluster/lc_2/in_2

T_13_11_wire_logic_cluster/lc_2/out
T_13_10_lc_trk_g1_2
T_13_10_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_1_17_cascade_
T_14_21_wire_logic_cluster/lc_3/ltout
T_14_21_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_1_1_17
T_12_20_wire_logic_cluster/lc_5/out
T_11_20_sp4_h_l_2
T_14_20_sp4_v_t_42
T_14_21_lc_trk_g2_2
T_14_21_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_gpio_core.lb_0094_reg_i_m_12
T_11_21_wire_logic_cluster/lc_4/out
T_10_21_lc_trk_g2_4
T_10_21_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_gpio_core.lb_0024_regZ0Z_20
T_15_17_wire_logic_cluster/lc_5/out
T_14_17_sp4_h_l_2
T_13_13_sp4_v_t_42
T_13_14_lc_trk_g3_2
T_13_14_wire_logic_cluster/lc_0/in_3

T_15_17_wire_logic_cluster/lc_5/out
T_14_17_sp4_h_l_2
T_13_13_sp4_v_t_42
T_13_9_sp4_v_t_47
T_13_5_sp4_v_t_43
T_12_7_lc_trk_g0_6
T_12_7_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1Z0Z_11
T_23_14_wire_logic_cluster/lc_2/out
T_23_14_lc_trk_g2_2
T_23_14_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_sump2.trigger_delay_p1Z0Z_7
T_9_7_wire_logic_cluster/lc_5/out
T_9_7_lc_trk_g0_5
T_9_7_input_2_3
T_9_7_wire_logic_cluster/lc_3/in_2

End 

Net : u_mesa_core.dword_sr_14
T_27_25_wire_logic_cluster/lc_7/out
T_27_23_sp4_v_t_43
T_24_23_sp4_h_l_6
T_23_23_lc_trk_g0_6
T_23_23_wire_logic_cluster/lc_0/in_0

T_27_25_wire_logic_cluster/lc_7/out
T_27_23_sp4_v_t_43
T_24_23_sp4_h_l_6
T_23_23_lc_trk_g0_6
T_23_23_wire_logic_cluster/lc_1/in_3

T_27_25_wire_logic_cluster/lc_7/out
T_25_25_sp12_h_l_1
T_24_13_sp12_v_t_22
T_24_21_lc_trk_g3_1
T_24_21_wire_logic_cluster/lc_4/in_0

T_27_25_wire_logic_cluster/lc_7/out
T_25_25_sp12_h_l_1
T_24_13_sp12_v_t_22
T_24_20_lc_trk_g3_2
T_24_20_wire_logic_cluster/lc_6/in_3

T_27_25_wire_logic_cluster/lc_7/out
T_27_23_sp4_v_t_43
T_24_23_sp4_h_l_6
T_23_23_lc_trk_g0_6
T_23_23_wire_logic_cluster/lc_2/in_0

T_27_25_wire_logic_cluster/lc_7/out
T_27_23_sp4_v_t_43
T_24_23_sp4_h_l_6
T_23_23_lc_trk_g0_6
T_23_23_wire_logic_cluster/lc_3/in_1

T_27_25_wire_logic_cluster/lc_7/out
T_25_25_sp12_h_l_1
T_24_25_lc_trk_g0_1
T_24_25_wire_logic_cluster/lc_6/in_1

End 

Net : u_mesa_core.u_mesa2lb.lb_user_jk6
T_23_23_wire_logic_cluster/lc_0/out
T_24_23_lc_trk_g0_0
T_24_23_wire_logic_cluster/lc_7/in_1

T_23_23_wire_logic_cluster/lc_0/out
T_23_23_sp4_h_l_5
T_26_19_sp4_v_t_46
T_26_22_lc_trk_g0_6
T_26_22_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.lb_0024_reg_1_sqmuxa
T_16_18_wire_logic_cluster/lc_0/out
T_16_18_sp4_h_l_5
T_12_18_sp4_h_l_1
T_15_14_sp4_v_t_42
T_15_17_lc_trk_g0_2
T_15_17_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_0/out
T_16_18_sp4_h_l_5
T_12_18_sp4_h_l_1
T_15_14_sp4_v_t_42
T_15_17_lc_trk_g0_2
T_15_17_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_0/out
T_16_18_sp4_h_l_5
T_12_18_sp4_h_l_1
T_15_14_sp4_v_t_42
T_15_17_lc_trk_g0_2
T_15_17_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_0/out
T_16_18_sp4_h_l_5
T_12_18_sp4_h_l_1
T_15_14_sp4_v_t_42
T_15_17_lc_trk_g0_2
T_15_17_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_0/out
T_16_18_sp4_h_l_5
T_12_18_sp4_h_l_1
T_15_14_sp4_v_t_42
T_15_17_lc_trk_g0_2
T_15_17_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_0/out
T_16_18_sp4_h_l_5
T_12_18_sp4_h_l_1
T_15_14_sp4_v_t_42
T_15_17_lc_trk_g0_2
T_15_17_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_0/out
T_16_18_sp4_h_l_5
T_12_18_sp4_h_l_1
T_15_14_sp4_v_t_42
T_15_17_lc_trk_g0_2
T_15_17_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_0/out
T_16_18_sp4_h_l_5
T_12_18_sp4_h_l_1
T_15_14_sp4_v_t_42
T_15_17_lc_trk_g0_2
T_15_17_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_0/out
T_16_18_sp4_h_l_5
T_20_18_sp4_h_l_5
T_19_14_sp4_v_t_47
T_18_16_lc_trk_g2_2
T_18_16_wire_logic_cluster/lc_5/cen

T_16_18_wire_logic_cluster/lc_0/out
T_16_18_sp4_h_l_5
T_20_18_sp4_h_l_5
T_19_14_sp4_v_t_47
T_18_16_lc_trk_g2_2
T_18_16_wire_logic_cluster/lc_5/cen

T_16_18_wire_logic_cluster/lc_0/out
T_16_18_sp4_h_l_5
T_20_18_sp4_h_l_5
T_19_14_sp4_v_t_47
T_18_16_lc_trk_g2_2
T_18_16_wire_logic_cluster/lc_5/cen

T_16_18_wire_logic_cluster/lc_0/out
T_16_18_sp4_h_l_5
T_20_18_sp4_h_l_5
T_19_14_sp4_v_t_47
T_18_16_lc_trk_g2_2
T_18_16_wire_logic_cluster/lc_5/cen

T_16_18_wire_logic_cluster/lc_0/out
T_16_18_sp4_h_l_5
T_20_18_sp4_h_l_5
T_19_14_sp4_v_t_47
T_18_16_lc_trk_g2_2
T_18_16_wire_logic_cluster/lc_5/cen

T_16_18_wire_logic_cluster/lc_0/out
T_16_18_sp4_h_l_5
T_20_18_sp4_h_l_5
T_19_14_sp4_v_t_47
T_18_16_lc_trk_g2_2
T_18_16_wire_logic_cluster/lc_5/cen

T_16_18_wire_logic_cluster/lc_0/out
T_16_18_sp4_h_l_5
T_20_18_sp4_h_l_5
T_19_14_sp4_v_t_47
T_18_16_lc_trk_g2_2
T_18_16_wire_logic_cluster/lc_5/cen

T_16_18_wire_logic_cluster/lc_0/out
T_16_18_sp4_h_l_5
T_20_18_sp4_h_l_5
T_19_14_sp4_v_t_47
T_18_16_lc_trk_g2_2
T_18_16_wire_logic_cluster/lc_5/cen

T_16_18_wire_logic_cluster/lc_0/out
T_17_16_sp4_v_t_44
T_18_16_sp4_h_l_2
T_17_16_lc_trk_g0_2
T_17_16_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_0/out
T_17_16_sp4_v_t_44
T_18_16_sp4_h_l_2
T_17_16_lc_trk_g0_2
T_17_16_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_0/out
T_17_16_sp4_v_t_44
T_18_16_sp4_h_l_2
T_17_16_lc_trk_g0_2
T_17_16_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_0/out
T_17_16_sp4_v_t_44
T_18_16_sp4_h_l_2
T_17_16_lc_trk_g0_2
T_17_16_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_0/out
T_17_16_sp4_v_t_44
T_18_16_sp4_h_l_2
T_17_16_lc_trk_g0_2
T_17_16_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_0/out
T_17_16_sp4_v_t_44
T_18_16_sp4_h_l_2
T_17_16_lc_trk_g0_2
T_17_16_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_0/out
T_17_16_sp4_v_t_44
T_18_16_sp4_h_l_2
T_17_16_lc_trk_g0_2
T_17_16_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_0/out
T_17_16_sp4_v_t_44
T_18_16_sp4_h_l_2
T_17_16_lc_trk_g0_2
T_17_16_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_0/out
T_16_6_sp12_v_t_23
T_16_17_lc_trk_g3_3
T_16_17_wire_logic_cluster/lc_1/cen

T_16_18_wire_logic_cluster/lc_0/out
T_16_6_sp12_v_t_23
T_16_17_lc_trk_g3_3
T_16_17_wire_logic_cluster/lc_1/cen

T_16_18_wire_logic_cluster/lc_0/out
T_16_6_sp12_v_t_23
T_16_17_lc_trk_g3_3
T_16_17_wire_logic_cluster/lc_1/cen

T_16_18_wire_logic_cluster/lc_0/out
T_16_6_sp12_v_t_23
T_16_17_lc_trk_g3_3
T_16_17_wire_logic_cluster/lc_1/cen

T_16_18_wire_logic_cluster/lc_0/out
T_16_6_sp12_v_t_23
T_16_17_lc_trk_g3_3
T_16_17_wire_logic_cluster/lc_1/cen

T_16_18_wire_logic_cluster/lc_0/out
T_16_6_sp12_v_t_23
T_16_17_lc_trk_g3_3
T_16_17_wire_logic_cluster/lc_1/cen

T_16_18_wire_logic_cluster/lc_0/out
T_16_6_sp12_v_t_23
T_16_17_lc_trk_g3_3
T_16_17_wire_logic_cluster/lc_1/cen

T_16_18_wire_logic_cluster/lc_0/out
T_16_6_sp12_v_t_23
T_16_17_lc_trk_g3_3
T_16_17_wire_logic_cluster/lc_1/cen

End 

Net : u_core.u_sump2.ctrl_13_reg_1_sqmuxa
T_13_10_wire_logic_cluster/lc_3/out
T_14_7_sp4_v_t_47
T_11_11_sp4_h_l_10
T_7_11_sp4_h_l_6
T_7_11_lc_trk_g1_3
T_7_11_wire_logic_cluster/lc_2/cen

T_13_10_wire_logic_cluster/lc_3/out
T_14_7_sp4_v_t_47
T_11_11_sp4_h_l_10
T_7_11_sp4_h_l_6
T_7_11_lc_trk_g1_3
T_7_11_wire_logic_cluster/lc_2/cen

T_13_10_wire_logic_cluster/lc_3/out
T_14_7_sp4_v_t_47
T_11_11_sp4_h_l_10
T_7_11_sp4_h_l_6
T_7_11_lc_trk_g1_3
T_7_11_wire_logic_cluster/lc_2/cen

T_13_10_wire_logic_cluster/lc_3/out
T_14_7_sp4_v_t_47
T_11_11_sp4_h_l_10
T_7_11_sp4_h_l_6
T_7_11_lc_trk_g1_3
T_7_11_wire_logic_cluster/lc_2/cen

T_13_10_wire_logic_cluster/lc_3/out
T_14_7_sp4_v_t_47
T_11_11_sp4_h_l_10
T_7_11_sp4_h_l_6
T_7_11_lc_trk_g1_3
T_7_11_wire_logic_cluster/lc_2/cen

T_13_10_wire_logic_cluster/lc_3/out
T_14_7_sp4_v_t_47
T_11_11_sp4_h_l_10
T_7_11_sp4_h_l_6
T_7_11_lc_trk_g1_3
T_7_11_wire_logic_cluster/lc_2/cen

T_13_10_wire_logic_cluster/lc_3/out
T_14_7_sp4_v_t_47
T_11_11_sp4_h_l_10
T_7_11_sp4_h_l_6
T_7_11_lc_trk_g1_3
T_7_11_wire_logic_cluster/lc_2/cen

T_13_10_wire_logic_cluster/lc_3/out
T_14_7_sp4_v_t_47
T_11_11_sp4_h_l_10
T_7_11_sp4_h_l_6
T_7_11_lc_trk_g1_3
T_7_11_wire_logic_cluster/lc_2/cen

T_13_10_wire_logic_cluster/lc_3/out
T_13_10_sp4_h_l_11
T_12_10_sp4_v_t_46
T_12_14_lc_trk_g1_3
T_12_14_wire_logic_cluster/lc_4/cen

T_13_10_wire_logic_cluster/lc_3/out
T_13_10_sp4_h_l_11
T_12_10_sp4_v_t_46
T_12_14_lc_trk_g1_3
T_12_14_wire_logic_cluster/lc_4/cen

T_13_10_wire_logic_cluster/lc_3/out
T_13_10_sp4_h_l_11
T_12_10_sp4_v_t_46
T_12_14_lc_trk_g1_3
T_12_14_wire_logic_cluster/lc_4/cen

T_13_10_wire_logic_cluster/lc_3/out
T_13_10_sp4_h_l_11
T_12_10_sp4_v_t_46
T_12_14_lc_trk_g1_3
T_12_14_wire_logic_cluster/lc_4/cen

T_13_10_wire_logic_cluster/lc_3/out
T_13_10_sp4_h_l_11
T_12_10_sp4_v_t_46
T_12_14_lc_trk_g1_3
T_12_14_wire_logic_cluster/lc_4/cen

T_13_10_wire_logic_cluster/lc_3/out
T_13_10_sp4_h_l_11
T_12_10_sp4_v_t_46
T_12_14_lc_trk_g1_3
T_12_14_wire_logic_cluster/lc_4/cen

T_13_10_wire_logic_cluster/lc_3/out
T_13_10_sp4_h_l_11
T_12_10_sp4_v_t_46
T_12_14_lc_trk_g1_3
T_12_14_wire_logic_cluster/lc_4/cen

T_13_10_wire_logic_cluster/lc_3/out
T_13_10_sp4_h_l_11
T_12_10_sp4_v_t_46
T_12_14_lc_trk_g1_3
T_12_14_wire_logic_cluster/lc_4/cen

T_13_10_wire_logic_cluster/lc_3/out
T_14_9_sp4_v_t_39
T_11_13_sp4_h_l_7
T_11_13_lc_trk_g0_2
T_11_13_wire_logic_cluster/lc_3/cen

T_13_10_wire_logic_cluster/lc_3/out
T_14_9_sp4_v_t_39
T_11_13_sp4_h_l_7
T_11_13_lc_trk_g0_2
T_11_13_wire_logic_cluster/lc_3/cen

T_13_10_wire_logic_cluster/lc_3/out
T_14_9_sp4_v_t_39
T_11_13_sp4_h_l_7
T_11_13_lc_trk_g0_2
T_11_13_wire_logic_cluster/lc_3/cen

T_13_10_wire_logic_cluster/lc_3/out
T_14_9_sp4_v_t_39
T_11_13_sp4_h_l_7
T_11_13_lc_trk_g0_2
T_11_13_wire_logic_cluster/lc_3/cen

T_13_10_wire_logic_cluster/lc_3/out
T_14_9_sp4_v_t_39
T_11_13_sp4_h_l_7
T_11_13_lc_trk_g0_2
T_11_13_wire_logic_cluster/lc_3/cen

T_13_10_wire_logic_cluster/lc_3/out
T_14_9_sp4_v_t_39
T_11_13_sp4_h_l_7
T_11_13_lc_trk_g0_2
T_11_13_wire_logic_cluster/lc_3/cen

T_13_10_wire_logic_cluster/lc_3/out
T_14_9_sp4_v_t_39
T_11_13_sp4_h_l_7
T_11_13_lc_trk_g0_2
T_11_13_wire_logic_cluster/lc_3/cen

T_13_10_wire_logic_cluster/lc_3/out
T_14_9_sp4_v_t_39
T_11_13_sp4_h_l_7
T_11_13_lc_trk_g0_2
T_11_13_wire_logic_cluster/lc_3/cen

T_13_10_wire_logic_cluster/lc_3/out
T_7_10_sp12_h_l_1
T_7_10_lc_trk_g0_2
T_7_10_wire_logic_cluster/lc_7/cen

T_13_10_wire_logic_cluster/lc_3/out
T_7_10_sp12_h_l_1
T_7_10_lc_trk_g0_2
T_7_10_wire_logic_cluster/lc_7/cen

T_13_10_wire_logic_cluster/lc_3/out
T_7_10_sp12_h_l_1
T_7_10_lc_trk_g0_2
T_7_10_wire_logic_cluster/lc_7/cen

T_13_10_wire_logic_cluster/lc_3/out
T_7_10_sp12_h_l_1
T_7_10_lc_trk_g0_2
T_7_10_wire_logic_cluster/lc_7/cen

T_13_10_wire_logic_cluster/lc_3/out
T_7_10_sp12_h_l_1
T_7_10_lc_trk_g0_2
T_7_10_wire_logic_cluster/lc_7/cen

T_13_10_wire_logic_cluster/lc_3/out
T_7_10_sp12_h_l_1
T_7_10_lc_trk_g0_2
T_7_10_wire_logic_cluster/lc_7/cen

T_13_10_wire_logic_cluster/lc_3/out
T_7_10_sp12_h_l_1
T_7_10_lc_trk_g0_2
T_7_10_wire_logic_cluster/lc_7/cen

T_13_10_wire_logic_cluster/lc_3/out
T_7_10_sp12_h_l_1
T_7_10_lc_trk_g0_2
T_7_10_wire_logic_cluster/lc_7/cen

End 

Net : u_core.u_sump2.events_locZ0Z_11
T_12_12_wire_logic_cluster/lc_4/out
T_5_12_sp12_h_l_0
T_16_0_span12_vert_23
T_16_7_lc_trk_g3_3
T_16_7_input_2_4
T_16_7_wire_logic_cluster/lc_4/in_2

T_12_12_wire_logic_cluster/lc_4/out
T_13_10_sp4_v_t_36
T_13_6_sp4_v_t_36
T_13_7_lc_trk_g2_4
T_13_7_input_2_2
T_13_7_wire_logic_cluster/lc_2/in_2

T_12_12_wire_logic_cluster/lc_4/out
T_13_10_sp4_v_t_36
T_13_6_sp4_v_t_36
T_13_7_lc_trk_g2_4
T_13_7_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_sump2.trigger_and6_0_N_26
T_16_7_wire_logic_cluster/lc_4/out
T_17_7_sp4_h_l_8
T_18_7_lc_trk_g2_0
T_18_7_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.u_gpio_core.lb_0098_regZ0Z_6
T_7_22_wire_logic_cluster/lc_2/out
T_2_22_sp12_h_l_0
T_14_22_sp12_h_l_0
T_15_22_lc_trk_g1_4
T_15_22_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_sump2.N_83_i
T_9_9_wire_logic_cluster/lc_1/out
T_9_8_lc_trk_g0_1
T_9_8_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.u_gpio_core.un1_lb_0020_reg_6_iv_5_0
T_13_20_wire_logic_cluster/lc_5/out
T_12_20_lc_trk_g3_5
T_12_20_wire_logic_cluster/lc_7/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_12_1_22_cascade_
T_16_20_wire_logic_cluster/lc_1/ltout
T_16_20_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1_RNO_10Z0Z_6
T_15_22_wire_logic_cluster/lc_0/out
T_15_22_lc_trk_g0_0
T_15_22_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_gpio_core.lb_0080_reg_m_22
T_17_20_wire_logic_cluster/lc_2/out
T_16_20_lc_trk_g2_2
T_16_20_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_sump2.trigger_delay_p1Z0Z_15
T_5_8_wire_logic_cluster/lc_1/out
T_5_8_lc_trk_g2_1
T_5_8_input_2_5
T_5_8_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_10_sqmuxa_cascade_
T_13_21_wire_logic_cluster/lc_5/ltout
T_13_21_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_gpio_core.lb_0024_regZ0Z_9
T_16_17_wire_logic_cluster/lc_7/out
T_16_16_sp4_v_t_46
T_13_16_sp4_h_l_5
T_12_16_sp4_v_t_46
T_12_18_lc_trk_g2_3
T_12_18_wire_logic_cluster/lc_7/in_0

T_16_17_wire_logic_cluster/lc_7/out
T_16_12_sp12_v_t_22
T_16_15_lc_trk_g3_2
T_16_15_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.lb_0028_reg_1_sqmuxa
T_9_21_wire_logic_cluster/lc_7/out
T_10_20_sp4_v_t_47
T_7_20_sp4_h_l_10
T_3_20_sp4_h_l_1
T_6_16_sp4_v_t_42
T_6_17_lc_trk_g2_2
T_6_17_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_7/out
T_10_20_sp4_v_t_47
T_7_20_sp4_h_l_10
T_3_20_sp4_h_l_1
T_6_16_sp4_v_t_42
T_6_17_lc_trk_g2_2
T_6_17_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_7/out
T_10_20_sp4_v_t_47
T_7_20_sp4_h_l_10
T_3_20_sp4_h_l_1
T_6_16_sp4_v_t_42
T_6_17_lc_trk_g2_2
T_6_17_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_7/out
T_10_20_sp4_v_t_47
T_7_20_sp4_h_l_10
T_3_20_sp4_h_l_1
T_6_16_sp4_v_t_42
T_6_17_lc_trk_g2_2
T_6_17_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_7/out
T_10_20_sp4_v_t_47
T_7_20_sp4_h_l_10
T_3_20_sp4_h_l_1
T_6_16_sp4_v_t_42
T_6_17_lc_trk_g2_2
T_6_17_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_7/out
T_10_20_sp4_v_t_47
T_7_20_sp4_h_l_10
T_3_20_sp4_h_l_1
T_6_16_sp4_v_t_42
T_6_17_lc_trk_g2_2
T_6_17_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_7/out
T_10_20_sp4_v_t_47
T_7_20_sp4_h_l_10
T_3_20_sp4_h_l_1
T_6_16_sp4_v_t_42
T_6_17_lc_trk_g2_2
T_6_17_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_7/out
T_10_20_sp4_v_t_47
T_7_20_sp4_h_l_10
T_3_20_sp4_h_l_1
T_6_16_sp4_v_t_42
T_6_17_lc_trk_g2_2
T_6_17_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_7/out
T_9_18_sp4_v_t_38
T_9_14_sp4_v_t_46
T_6_14_sp4_h_l_11
T_7_14_lc_trk_g3_3
T_7_14_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_7/out
T_9_18_sp4_v_t_38
T_9_14_sp4_v_t_46
T_6_14_sp4_h_l_11
T_7_14_lc_trk_g3_3
T_7_14_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_7/out
T_9_18_sp4_v_t_38
T_9_14_sp4_v_t_46
T_6_14_sp4_h_l_11
T_7_14_lc_trk_g3_3
T_7_14_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_7/out
T_9_18_sp4_v_t_38
T_9_14_sp4_v_t_46
T_6_14_sp4_h_l_11
T_7_14_lc_trk_g3_3
T_7_14_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_7/out
T_9_18_sp4_v_t_38
T_9_14_sp4_v_t_46
T_6_14_sp4_h_l_11
T_7_14_lc_trk_g3_3
T_7_14_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_7/out
T_9_18_sp4_v_t_38
T_9_14_sp4_v_t_46
T_6_14_sp4_h_l_11
T_7_14_lc_trk_g3_3
T_7_14_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_7/out
T_9_18_sp4_v_t_38
T_9_14_sp4_v_t_46
T_6_14_sp4_h_l_11
T_7_14_lc_trk_g3_3
T_7_14_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_7/out
T_9_18_sp4_v_t_38
T_9_14_sp4_v_t_46
T_6_14_sp4_h_l_11
T_7_14_lc_trk_g3_3
T_7_14_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_7/out
T_10_20_sp4_v_t_47
T_7_20_sp4_h_l_10
T_6_20_lc_trk_g0_2
T_6_20_wire_logic_cluster/lc_4/cen

T_9_21_wire_logic_cluster/lc_7/out
T_10_20_sp4_v_t_47
T_7_20_sp4_h_l_10
T_6_20_lc_trk_g0_2
T_6_20_wire_logic_cluster/lc_4/cen

T_9_21_wire_logic_cluster/lc_7/out
T_10_20_sp4_v_t_47
T_7_20_sp4_h_l_10
T_6_20_lc_trk_g0_2
T_6_20_wire_logic_cluster/lc_4/cen

T_9_21_wire_logic_cluster/lc_7/out
T_10_20_sp4_v_t_47
T_7_20_sp4_h_l_10
T_6_20_lc_trk_g0_2
T_6_20_wire_logic_cluster/lc_4/cen

T_9_21_wire_logic_cluster/lc_7/out
T_10_20_sp4_v_t_47
T_7_20_sp4_h_l_10
T_6_20_lc_trk_g0_2
T_6_20_wire_logic_cluster/lc_4/cen

T_9_21_wire_logic_cluster/lc_7/out
T_10_20_sp4_v_t_47
T_7_20_sp4_h_l_10
T_6_20_lc_trk_g0_2
T_6_20_wire_logic_cluster/lc_4/cen

T_9_21_wire_logic_cluster/lc_7/out
T_10_20_sp4_v_t_47
T_7_20_sp4_h_l_10
T_6_20_lc_trk_g0_2
T_6_20_wire_logic_cluster/lc_4/cen

T_9_21_wire_logic_cluster/lc_7/out
T_10_20_sp4_v_t_47
T_7_20_sp4_h_l_10
T_6_20_lc_trk_g0_2
T_6_20_wire_logic_cluster/lc_4/cen

T_9_21_wire_logic_cluster/lc_7/out
T_10_20_sp4_v_t_47
T_7_24_sp4_h_l_3
T_6_24_lc_trk_g1_3
T_6_24_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_7/out
T_10_20_sp4_v_t_47
T_7_24_sp4_h_l_3
T_6_24_lc_trk_g1_3
T_6_24_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_7/out
T_10_20_sp4_v_t_47
T_7_24_sp4_h_l_3
T_6_24_lc_trk_g1_3
T_6_24_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_7/out
T_10_20_sp4_v_t_47
T_7_24_sp4_h_l_3
T_6_24_lc_trk_g1_3
T_6_24_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_7/out
T_10_20_sp4_v_t_47
T_7_24_sp4_h_l_3
T_6_24_lc_trk_g1_3
T_6_24_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_7/out
T_10_20_sp4_v_t_47
T_7_24_sp4_h_l_3
T_6_24_lc_trk_g1_3
T_6_24_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_7/out
T_10_20_sp4_v_t_47
T_7_24_sp4_h_l_3
T_6_24_lc_trk_g1_3
T_6_24_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_7/out
T_10_20_sp4_v_t_47
T_7_24_sp4_h_l_3
T_6_24_lc_trk_g1_3
T_6_24_wire_logic_cluster/lc_0/cen

End 

Net : u_core.u_gpio_core.un1_lb_0020_reg_5_iv_4_tz_tz_0
T_12_18_wire_logic_cluster/lc_7/out
T_12_18_lc_trk_g1_7
T_12_18_wire_logic_cluster/lc_6/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_1_1_20
T_13_14_wire_logic_cluster/lc_6/out
T_13_12_sp4_v_t_41
T_13_16_sp4_v_t_42
T_13_19_lc_trk_g1_2
T_13_19_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_gpio_core.lb_003c_regZ0Z_20
T_14_25_wire_logic_cluster/lc_6/out
T_14_22_sp4_v_t_36
T_14_18_sp4_v_t_44
T_14_14_sp4_v_t_40
T_11_14_sp4_h_l_11
T_13_14_lc_trk_g3_6
T_13_14_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_i_a2_8_0_28
T_19_19_wire_logic_cluster/lc_6/out
T_19_19_sp4_h_l_1
T_18_19_sp4_v_t_36
T_17_23_lc_trk_g1_1
T_17_23_wire_logic_cluster/lc_5/in_3

End 

Net : u_mesa_core.u_mesa2lb.un1_dword_rdy7_1_0
T_24_23_wire_logic_cluster/lc_4/out
T_25_19_sp4_v_t_44
T_22_23_sp4_h_l_2
T_23_23_lc_trk_g2_2
T_23_23_wire_logic_cluster/lc_4/cen

T_24_23_wire_logic_cluster/lc_4/out
T_25_19_sp4_v_t_44
T_22_23_sp4_h_l_2
T_23_23_lc_trk_g2_2
T_23_23_wire_logic_cluster/lc_4/cen

End 

Net : u_core.u_sump2.trigger_and6_0_N_31
T_14_7_wire_logic_cluster/lc_6/out
T_13_7_sp12_h_l_0
T_18_7_lc_trk_g1_4
T_18_7_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.u_sump2.rle_pre_jk_0_sqmuxa_0_a5_0
T_12_17_wire_logic_cluster/lc_2/out
T_12_13_sp4_v_t_41
T_13_13_sp4_h_l_9
T_12_13_lc_trk_g1_1
T_12_13_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_11_29
T_14_23_wire_logic_cluster/lc_4/out
T_14_15_sp12_v_t_23
T_14_17_lc_trk_g2_4
T_14_17_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt10_0_N_36
T_21_14_wire_logic_cluster/lc_6/out
T_20_14_sp12_h_l_0
T_24_14_lc_trk_g0_3
T_24_14_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1Z0Z_16
T_21_14_wire_logic_cluster/lc_0/out
T_21_14_lc_trk_g0_0
T_21_14_wire_logic_cluster/lc_6/in_0

End 

Net : u_core.u_sump2.events_locZ0Z_13
T_11_10_wire_logic_cluster/lc_5/out
T_3_10_sp12_h_l_1
T_14_0_span12_vert_18
T_14_7_lc_trk_g2_6
T_14_7_input_2_6
T_14_7_wire_logic_cluster/lc_6/in_2

T_11_10_wire_logic_cluster/lc_5/out
T_10_10_sp4_h_l_2
T_13_6_sp4_v_t_45
T_13_7_lc_trk_g2_5
T_13_7_input_2_1
T_13_7_wire_logic_cluster/lc_1/in_2

T_11_10_wire_logic_cluster/lc_5/out
T_3_10_sp12_h_l_1
T_14_0_span12_vert_18
T_14_9_lc_trk_g3_2
T_14_9_wire_logic_cluster/lc_7/in_0

End 

Net : u_core.u_sump2.rle_pre_jk_0_sqmuxa_0_a5_1_cascade_
T_12_13_wire_logic_cluster/lc_5/ltout
T_12_13_wire_logic_cluster/lc_6/in_2

End 

Net : u_mesa_core.u_mesa2lb.lb_user_jk7
T_23_23_wire_logic_cluster/lc_1/out
T_24_23_lc_trk_g1_1
T_24_23_wire_logic_cluster/lc_7/in_3

T_23_23_wire_logic_cluster/lc_1/out
T_23_23_sp4_h_l_7
T_26_19_sp4_v_t_36
T_26_22_lc_trk_g0_4
T_26_22_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_gpio_core.lb_0034_reg_i_m_16_cascade_
T_14_20_wire_logic_cluster/lc_2/ltout
T_14_20_wire_logic_cluster/lc_3/in_2

End 

Net : u_mesa_core.dword_sr_12
T_27_25_wire_logic_cluster/lc_3/out
T_25_25_sp4_h_l_3
T_24_21_sp4_v_t_38
T_23_23_lc_trk_g0_3
T_23_23_wire_logic_cluster/lc_1/in_0

T_27_25_wire_logic_cluster/lc_3/out
T_25_25_sp4_h_l_3
T_24_21_sp4_v_t_38
T_23_23_lc_trk_g0_3
T_23_23_wire_logic_cluster/lc_0/in_3

T_27_25_wire_logic_cluster/lc_3/out
T_25_25_sp4_h_l_3
T_24_21_sp4_v_t_38
T_23_23_lc_trk_g0_3
T_23_23_wire_logic_cluster/lc_3/in_0

T_27_25_wire_logic_cluster/lc_3/out
T_25_25_sp4_h_l_3
T_24_21_sp4_v_t_38
T_24_22_lc_trk_g3_6
T_24_22_wire_logic_cluster/lc_3/in_0

T_27_25_wire_logic_cluster/lc_3/out
T_25_25_sp4_h_l_3
T_24_21_sp4_v_t_38
T_23_22_lc_trk_g2_6
T_23_22_wire_logic_cluster/lc_0/in_0

T_27_25_wire_logic_cluster/lc_3/out
T_25_25_sp4_h_l_3
T_24_21_sp4_v_t_38
T_23_23_lc_trk_g0_3
T_23_23_wire_logic_cluster/lc_2/in_3

T_27_25_wire_logic_cluster/lc_3/out
T_25_25_sp4_h_l_3
T_24_25_lc_trk_g0_3
T_24_25_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.rle_timeZ0Z_4
T_5_13_wire_logic_cluster/lc_4/out
T_5_13_lc_trk_g3_4
T_5_13_wire_logic_cluster/lc_4/in_1

T_5_13_wire_logic_cluster/lc_4/out
T_6_13_sp4_h_l_8
T_9_13_sp4_v_t_45
T_8_14_lc_trk_g3_5
T_8_14_wire_bram/ram/WDATA_4

End 

Net : u_core.u_sump2.ctrl_regZ0Z_3
T_17_13_wire_logic_cluster/lc_7/out
T_17_11_sp4_v_t_43
T_14_11_sp4_h_l_6
T_13_11_lc_trk_g1_6
T_13_11_input_2_1
T_13_11_wire_logic_cluster/lc_1/in_2

T_17_13_wire_logic_cluster/lc_7/out
T_17_11_sp4_v_t_43
T_14_11_sp4_h_l_6
T_10_11_sp4_h_l_6
T_13_7_sp4_v_t_37
T_12_10_lc_trk_g2_5
T_12_10_wire_logic_cluster/lc_0/in_1

T_17_13_wire_logic_cluster/lc_7/out
T_17_11_sp4_v_t_43
T_14_11_sp4_h_l_6
T_10_11_sp4_h_l_6
T_13_7_sp4_v_t_37
T_12_10_lc_trk_g2_5
T_12_10_wire_logic_cluster/lc_2/in_1

T_17_13_wire_logic_cluster/lc_7/out
T_17_11_sp4_v_t_43
T_14_11_sp4_h_l_6
T_13_7_sp4_v_t_46
T_13_10_lc_trk_g1_6
T_13_10_wire_logic_cluster/lc_3/in_0

T_17_13_wire_logic_cluster/lc_7/out
T_17_11_sp4_v_t_43
T_14_11_sp4_h_l_6
T_10_11_sp4_h_l_6
T_13_7_sp4_v_t_37
T_12_10_lc_trk_g2_5
T_12_10_input_2_1
T_12_10_wire_logic_cluster/lc_1/in_2

T_17_13_wire_logic_cluster/lc_7/out
T_17_11_sp4_v_t_43
T_14_11_sp4_h_l_6
T_13_7_sp4_v_t_46
T_13_10_lc_trk_g0_6
T_13_10_wire_logic_cluster/lc_7/in_3

T_17_13_wire_logic_cluster/lc_7/out
T_17_14_lc_trk_g1_7
T_17_14_wire_logic_cluster/lc_2/in_0

T_17_13_wire_logic_cluster/lc_7/out
T_17_11_sp4_v_t_43
T_14_11_sp4_h_l_6
T_16_11_lc_trk_g3_3
T_16_11_wire_logic_cluster/lc_3/in_3

T_17_13_wire_logic_cluster/lc_7/out
T_17_10_sp4_v_t_38
T_14_14_sp4_h_l_8
T_14_14_lc_trk_g1_5
T_14_14_wire_logic_cluster/lc_3/in_3

T_17_13_wire_logic_cluster/lc_7/out
T_17_13_sp4_h_l_3
T_17_13_lc_trk_g0_6
T_17_13_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.gpio_pin_q_9
T_14_13_wire_logic_cluster/lc_5/out
T_14_6_sp12_v_t_22
T_3_18_sp12_h_l_1
T_12_18_lc_trk_g1_5
T_12_18_wire_logic_cluster/lc_7/in_1

T_14_13_wire_logic_cluster/lc_5/out
T_14_12_sp4_v_t_42
T_11_12_sp4_h_l_1
T_12_12_lc_trk_g3_1
T_12_12_wire_logic_cluster/lc_5/in_3

End 

Net : u_mesa_core.dword_sr_13
T_27_25_wire_logic_cluster/lc_5/out
T_27_23_sp4_v_t_39
T_24_23_sp4_h_l_8
T_23_23_lc_trk_g1_0
T_23_23_wire_logic_cluster/lc_0/in_1

T_27_25_wire_logic_cluster/lc_5/out
T_27_23_sp4_v_t_39
T_24_23_sp4_h_l_8
T_23_23_lc_trk_g1_0
T_23_23_input_2_1
T_23_23_wire_logic_cluster/lc_1/in_2

T_27_25_wire_logic_cluster/lc_5/out
T_27_24_sp4_v_t_42
T_27_20_sp4_v_t_42
T_24_20_sp4_h_l_1
T_24_20_lc_trk_g0_4
T_24_20_wire_logic_cluster/lc_5/in_3

T_27_25_wire_logic_cluster/lc_5/out
T_27_23_sp4_v_t_39
T_24_23_sp4_h_l_8
T_23_23_lc_trk_g1_0
T_23_23_wire_logic_cluster/lc_2/in_1

T_27_25_wire_logic_cluster/lc_5/out
T_27_23_sp4_v_t_39
T_24_23_sp4_h_l_8
T_23_23_lc_trk_g1_0
T_23_23_input_2_3
T_23_23_wire_logic_cluster/lc_3/in_2

T_27_25_wire_logic_cluster/lc_5/out
T_25_25_sp4_h_l_7
T_24_21_sp4_v_t_37
T_24_22_lc_trk_g3_5
T_24_22_wire_logic_cluster/lc_5/in_3

T_27_25_wire_logic_cluster/lc_5/out
T_25_25_sp4_h_l_7
T_24_25_lc_trk_g1_7
T_24_25_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.a_addrZ0Z_0
T_11_16_wire_logic_cluster/lc_1/out
T_12_17_lc_trk_g3_1
T_12_17_wire_logic_cluster/lc_1/in_3

T_11_16_wire_logic_cluster/lc_1/out
T_12_15_lc_trk_g3_1
T_12_15_input_2_0
T_12_15_wire_logic_cluster/lc_0/in_2

T_11_16_wire_logic_cluster/lc_1/out
T_12_17_lc_trk_g3_1
T_12_17_wire_logic_cluster/lc_3/in_3

T_11_16_wire_logic_cluster/lc_1/out
T_12_16_lc_trk_g0_1
T_12_16_wire_logic_cluster/lc_4/in_1

T_11_16_wire_logic_cluster/lc_1/out
T_11_16_lc_trk_g0_1
T_11_16_wire_logic_cluster/lc_1/in_0

T_11_16_wire_logic_cluster/lc_1/out
T_12_15_lc_trk_g2_1
T_12_15_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_sump2.trigger_delay_p1Z0Z_8
T_9_10_wire_logic_cluster/lc_0/out
T_9_9_lc_trk_g1_0
T_9_9_wire_logic_cluster/lc_3/in_0

End 

Net : u_mesa_core.u_mesa2lb.rpt_jkZ0
T_23_15_wire_logic_cluster/lc_0/out
T_23_11_sp12_v_t_23
T_23_23_sp12_v_t_23
T_23_24_lc_trk_g3_7
T_23_24_wire_logic_cluster/lc_5/in_1

T_23_15_wire_logic_cluster/lc_0/out
T_23_11_sp12_v_t_23
T_23_23_lc_trk_g2_0
T_23_23_wire_logic_cluster/lc_6/in_0

End 

Net : u_core.gpio_pin_q_6
T_8_33_wire_io_cluster/io_1/D_IN_0
T_8_27_sp12_v_t_23
T_9_27_sp12_h_l_0
T_14_27_sp4_h_l_7
T_17_23_sp4_v_t_36
T_17_19_sp4_v_t_44
T_16_21_lc_trk_g0_2
T_16_21_wire_logic_cluster/lc_4/in_0

T_8_33_wire_io_cluster/io_1/D_IN_0
T_8_27_sp12_v_t_23
T_8_15_sp12_v_t_23
T_0_15_span12_horz_8
T_6_15_sp4_h_l_11
T_9_11_sp4_v_t_46
T_9_14_lc_trk_g0_6
T_9_14_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_1_RNO_4Z0Z_16
T_11_20_wire_logic_cluster/lc_0/out
T_11_20_sp4_h_l_5
T_15_20_sp4_h_l_5
T_15_20_lc_trk_g0_0
T_15_20_wire_logic_cluster/lc_3/in_1

End 

Net : u_mesa_core.u_mesa2lb.addr_cnt_0_sqmuxa
T_23_24_wire_logic_cluster/lc_5/out
T_23_23_sp4_v_t_42
T_24_23_sp4_h_l_0
T_26_23_lc_trk_g2_5
T_26_23_wire_logic_cluster/lc_6/in_1

T_23_24_wire_logic_cluster/lc_5/out
T_23_24_lc_trk_g1_5
T_23_24_wire_logic_cluster/lc_7/in_3

End 

Net : u_mesa_core.u_mesa2lb.un1_addr_cnt_0_sqmuxa_1_0
T_26_23_wire_logic_cluster/lc_6/out
T_26_20_sp4_v_t_36
T_23_24_sp4_h_l_6
T_22_24_lc_trk_g0_6
T_22_24_wire_logic_cluster/lc_0/in_0

T_26_23_wire_logic_cluster/lc_6/out
T_26_20_sp4_v_t_36
T_23_24_sp4_h_l_6
T_22_24_lc_trk_g0_6
T_22_24_wire_logic_cluster/lc_2/in_0

T_26_23_wire_logic_cluster/lc_6/out
T_26_20_sp4_v_t_36
T_23_24_sp4_h_l_6
T_22_24_lc_trk_g0_6
T_22_24_wire_logic_cluster/lc_4/in_0

T_26_23_wire_logic_cluster/lc_6/out
T_26_20_sp4_v_t_36
T_23_24_sp4_h_l_6
T_22_24_lc_trk_g0_6
T_22_24_wire_logic_cluster/lc_3/in_1

T_26_23_wire_logic_cluster/lc_6/out
T_26_20_sp4_v_t_36
T_23_24_sp4_h_l_6
T_22_24_lc_trk_g0_6
T_22_24_wire_logic_cluster/lc_5/in_1

T_26_23_wire_logic_cluster/lc_6/out
T_26_20_sp4_v_t_36
T_23_24_sp4_h_l_6
T_22_24_lc_trk_g0_6
T_22_24_wire_logic_cluster/lc_7/in_1

T_26_23_wire_logic_cluster/lc_6/out
T_26_20_sp4_v_t_36
T_23_24_sp4_h_l_6
T_22_24_lc_trk_g0_6
T_22_24_input_2_6
T_22_24_wire_logic_cluster/lc_6/in_2

T_26_23_wire_logic_cluster/lc_6/out
T_26_20_sp4_v_t_36
T_23_24_sp4_h_l_6
T_22_24_lc_trk_g0_6
T_22_24_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.lb_0038_reg_1_sqmuxa
T_15_19_wire_logic_cluster/lc_7/out
T_15_19_sp4_h_l_3
T_18_19_sp4_v_t_38
T_15_23_sp4_h_l_3
T_11_23_sp4_h_l_3
T_12_23_lc_trk_g3_3
T_12_23_wire_logic_cluster/lc_0/cen

T_15_19_wire_logic_cluster/lc_7/out
T_16_17_sp4_v_t_42
T_13_21_sp4_h_l_7
T_9_21_sp4_h_l_10
T_12_21_sp4_v_t_47
T_11_23_lc_trk_g2_2
T_11_23_wire_logic_cluster/lc_7/cen

T_15_19_wire_logic_cluster/lc_7/out
T_16_17_sp4_v_t_42
T_13_21_sp4_h_l_7
T_9_21_sp4_h_l_10
T_12_21_sp4_v_t_47
T_11_23_lc_trk_g2_2
T_11_23_wire_logic_cluster/lc_7/cen

T_15_19_wire_logic_cluster/lc_7/out
T_15_16_sp4_v_t_38
T_12_20_sp4_h_l_3
T_8_20_sp4_h_l_6
T_7_16_sp4_v_t_43
T_6_19_lc_trk_g3_3
T_6_19_wire_logic_cluster/lc_6/cen

T_15_19_wire_logic_cluster/lc_7/out
T_15_16_sp4_v_t_38
T_12_20_sp4_h_l_3
T_8_20_sp4_h_l_6
T_7_16_sp4_v_t_43
T_6_19_lc_trk_g3_3
T_6_19_wire_logic_cluster/lc_6/cen

T_15_19_wire_logic_cluster/lc_7/out
T_15_16_sp4_v_t_38
T_12_20_sp4_h_l_3
T_8_20_sp4_h_l_6
T_7_16_sp4_v_t_43
T_6_19_lc_trk_g3_3
T_6_19_wire_logic_cluster/lc_6/cen

T_15_19_wire_logic_cluster/lc_7/out
T_15_16_sp4_v_t_38
T_12_20_sp4_h_l_3
T_8_20_sp4_h_l_6
T_7_16_sp4_v_t_43
T_6_19_lc_trk_g3_3
T_6_19_wire_logic_cluster/lc_6/cen

T_15_19_wire_logic_cluster/lc_7/out
T_15_16_sp4_v_t_38
T_12_20_sp4_h_l_3
T_8_20_sp4_h_l_6
T_7_16_sp4_v_t_43
T_6_19_lc_trk_g3_3
T_6_19_wire_logic_cluster/lc_6/cen

T_15_19_wire_logic_cluster/lc_7/out
T_15_16_sp4_v_t_38
T_12_20_sp4_h_l_3
T_8_20_sp4_h_l_6
T_7_16_sp4_v_t_43
T_6_19_lc_trk_g3_3
T_6_19_wire_logic_cluster/lc_6/cen

T_15_19_wire_logic_cluster/lc_7/out
T_15_16_sp4_v_t_38
T_12_20_sp4_h_l_3
T_8_20_sp4_h_l_6
T_7_16_sp4_v_t_43
T_6_19_lc_trk_g3_3
T_6_19_wire_logic_cluster/lc_6/cen

T_15_19_wire_logic_cluster/lc_7/out
T_15_16_sp4_v_t_38
T_12_20_sp4_h_l_3
T_8_20_sp4_h_l_6
T_7_16_sp4_v_t_43
T_6_19_lc_trk_g3_3
T_6_19_wire_logic_cluster/lc_6/cen

T_15_19_wire_logic_cluster/lc_7/out
T_15_16_sp4_v_t_38
T_16_20_sp4_h_l_9
T_19_20_sp4_v_t_39
T_18_22_lc_trk_g0_2
T_18_22_wire_logic_cluster/lc_2/cen

T_15_19_wire_logic_cluster/lc_7/out
T_16_17_sp4_v_t_42
T_13_21_sp4_h_l_7
T_9_21_sp4_h_l_7
T_11_21_lc_trk_g2_2
T_11_21_wire_logic_cluster/lc_0/cen

T_15_19_wire_logic_cluster/lc_7/out
T_15_19_sp4_h_l_3
T_18_19_sp4_v_t_38
T_17_23_lc_trk_g1_3
T_17_23_wire_logic_cluster/lc_2/cen

T_15_19_wire_logic_cluster/lc_7/out
T_15_16_sp4_v_t_38
T_12_20_sp4_h_l_3
T_13_20_lc_trk_g3_3
T_13_20_wire_logic_cluster/lc_2/cen

T_15_19_wire_logic_cluster/lc_7/out
T_15_19_sp4_h_l_3
T_16_19_lc_trk_g3_3
T_16_19_wire_logic_cluster/lc_4/cen

T_15_19_wire_logic_cluster/lc_7/out
T_15_19_sp4_h_l_3
T_16_19_lc_trk_g3_3
T_16_19_wire_logic_cluster/lc_4/cen

T_15_19_wire_logic_cluster/lc_7/out
T_15_19_sp4_h_l_3
T_16_19_lc_trk_g3_3
T_16_19_wire_logic_cluster/lc_4/cen

T_15_19_wire_logic_cluster/lc_7/out
T_15_19_sp4_h_l_3
T_16_19_lc_trk_g3_3
T_16_19_wire_logic_cluster/lc_4/cen

T_15_19_wire_logic_cluster/lc_7/out
T_15_19_sp4_h_l_3
T_16_19_lc_trk_g3_3
T_16_19_wire_logic_cluster/lc_4/cen

T_15_19_wire_logic_cluster/lc_7/out
T_15_19_sp4_h_l_3
T_16_19_lc_trk_g3_3
T_16_19_wire_logic_cluster/lc_4/cen

T_15_19_wire_logic_cluster/lc_7/out
T_15_19_sp4_h_l_3
T_16_19_lc_trk_g3_3
T_16_19_wire_logic_cluster/lc_4/cen

T_15_19_wire_logic_cluster/lc_7/out
T_15_19_sp4_h_l_3
T_16_19_lc_trk_g3_3
T_16_19_wire_logic_cluster/lc_4/cen

End 

Net : u_mesa_core.dword_sr_15
T_24_21_wire_logic_cluster/lc_0/out
T_24_19_sp4_v_t_45
T_21_23_sp4_h_l_1
T_23_23_lc_trk_g2_4
T_23_23_input_2_0
T_23_23_wire_logic_cluster/lc_0/in_2

T_24_21_wire_logic_cluster/lc_0/out
T_24_19_sp4_v_t_45
T_21_23_sp4_h_l_1
T_23_23_lc_trk_g2_4
T_23_23_wire_logic_cluster/lc_1/in_1

T_24_21_wire_logic_cluster/lc_0/out
T_24_19_sp4_v_t_45
T_21_23_sp4_h_l_1
T_23_23_lc_trk_g2_4
T_23_23_input_2_2
T_23_23_wire_logic_cluster/lc_2/in_2

T_24_21_wire_logic_cluster/lc_0/out
T_24_19_sp4_v_t_45
T_21_23_sp4_h_l_1
T_23_23_lc_trk_g2_4
T_23_23_wire_logic_cluster/lc_3/in_3

T_24_21_wire_logic_cluster/lc_0/out
T_24_17_sp12_v_t_23
T_24_25_lc_trk_g2_0
T_24_25_wire_logic_cluster/lc_7/in_3

T_24_21_wire_logic_cluster/lc_0/out
T_24_20_lc_trk_g0_0
T_24_20_wire_logic_cluster/lc_7/in_1

T_24_21_wire_logic_cluster/lc_0/out
T_24_21_lc_trk_g2_0
T_24_21_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.lb_0030_reg_m_0_22
T_15_21_wire_logic_cluster/lc_6/out
T_16_20_lc_trk_g3_6
T_16_20_wire_logic_cluster/lc_3/in_0

End 

Net : u_core.u_gpio_core.lb_0030_regZ0Z_22
T_13_24_wire_logic_cluster/lc_5/out
T_13_24_sp12_h_l_1
T_17_24_sp4_h_l_4
T_16_20_sp4_v_t_44
T_15_21_lc_trk_g3_4
T_15_21_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.lb_N_8_0_cascade_
T_13_23_wire_logic_cluster/lc_0/ltout
T_13_23_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_gpio_core.lb_0094_regZ0Z_29
T_16_24_wire_logic_cluster/lc_6/out
T_16_23_sp4_v_t_44
T_13_23_sp4_h_l_9
T_13_23_lc_trk_g0_4
T_13_23_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_sump2.trigger_and6_0_N_61
T_14_8_wire_logic_cluster/lc_4/out
T_7_8_sp12_h_l_0
T_18_0_span12_vert_15
T_18_7_lc_trk_g3_3
T_18_7_wire_logic_cluster/lc_7/in_1

End 

Net : u_core.u_sump2.events_locZ0Z_14
T_11_10_wire_logic_cluster/lc_7/out
T_11_8_sp4_v_t_43
T_12_8_sp4_h_l_6
T_14_8_lc_trk_g2_3
T_14_8_wire_logic_cluster/lc_4/in_1

T_11_10_wire_logic_cluster/lc_7/out
T_11_8_sp4_v_t_43
T_12_8_sp4_h_l_6
T_16_8_sp4_h_l_6
T_15_8_lc_trk_g1_6
T_15_8_wire_logic_cluster/lc_5/in_0

T_11_10_wire_logic_cluster/lc_7/out
T_11_8_sp4_v_t_43
T_12_8_sp4_h_l_6
T_13_8_lc_trk_g2_6
T_13_8_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.lb_009c_regZ0Z_22
T_15_25_wire_logic_cluster/lc_7/out
T_15_25_sp4_h_l_3
T_14_21_sp4_v_t_45
T_11_21_sp4_h_l_8
T_11_21_lc_trk_g0_5
T_11_21_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_sump2.un1_d_addr_cry_0
T_15_13_wire_logic_cluster/lc_1/cout
T_15_13_wire_logic_cluster/lc_2/in_3

Net : u_core.u_sump2.c_addr_p1_RNINMRS2Z0Z_1
T_16_13_wire_logic_cluster/lc_7/out
T_14_13_sp4_h_l_11
T_10_13_sp4_h_l_11
T_9_13_sp4_v_t_40
T_9_17_sp4_v_t_45
T_9_21_sp4_v_t_46
T_8_23_lc_trk_g0_0
T_8_23_input0_6
T_8_23_wire_bram/ram/RADDR_1

T_16_13_wire_logic_cluster/lc_7/out
T_14_13_sp4_h_l_11
T_10_13_sp4_h_l_11
T_9_13_sp4_v_t_40
T_9_17_sp4_v_t_40
T_9_21_sp4_v_t_40
T_8_25_lc_trk_g1_5
T_8_25_input0_6
T_8_25_wire_bram/ram/RADDR_1

T_16_13_wire_logic_cluster/lc_7/out
T_14_13_sp12_h_l_1
T_22_13_sp4_h_l_8
T_25_9_sp4_v_t_45
T_25_5_sp4_v_t_41
T_25_7_lc_trk_g2_4
T_25_7_input0_6
T_25_7_wire_bram/ram/RADDR_1

T_16_13_wire_logic_cluster/lc_7/out
T_14_13_sp12_h_l_1
T_22_13_sp4_h_l_8
T_25_9_sp4_v_t_45
T_26_9_sp4_h_l_1
T_25_9_lc_trk_g1_1
T_25_9_input0_6
T_25_9_wire_bram/ram/RADDR_1

T_16_13_wire_logic_cluster/lc_7/out
T_14_13_sp4_h_l_11
T_10_13_sp4_h_l_11
T_9_13_sp4_v_t_40
T_9_17_sp4_v_t_36
T_8_19_lc_trk_g1_1
T_8_19_input0_6
T_8_19_wire_bram/ram/RADDR_1

T_16_13_wire_logic_cluster/lc_7/out
T_14_13_sp4_h_l_11
T_10_13_sp4_h_l_11
T_9_9_sp4_v_t_41
T_9_5_sp4_v_t_37
T_8_7_lc_trk_g0_0
T_8_7_input0_6
T_8_7_wire_bram/ram/RADDR_1

T_16_13_wire_logic_cluster/lc_7/out
T_14_13_sp4_h_l_11
T_10_13_sp4_h_l_11
T_9_13_sp4_v_t_40
T_9_17_sp4_v_t_45
T_8_21_lc_trk_g2_0
T_8_21_input0_6
T_8_21_wire_bram/ram/RADDR_1

T_16_13_wire_logic_cluster/lc_7/out
T_14_13_sp4_h_l_11
T_10_13_sp4_h_l_11
T_9_9_sp4_v_t_41
T_6_9_sp4_h_l_10
T_8_9_lc_trk_g3_7
T_8_9_input0_6
T_8_9_wire_bram/ram/RADDR_1

T_16_13_wire_logic_cluster/lc_7/out
T_14_13_sp12_h_l_1
T_22_13_sp4_h_l_8
T_25_9_sp4_v_t_45
T_25_11_lc_trk_g2_0
T_25_11_input0_6
T_25_11_wire_bram/ram/RADDR_1

T_16_13_wire_logic_cluster/lc_7/out
T_14_13_sp4_h_l_11
T_10_13_sp4_h_l_11
T_9_13_sp4_v_t_40
T_8_17_lc_trk_g1_5
T_8_17_input0_6
T_8_17_wire_bram/ram/RADDR_1

T_16_13_wire_logic_cluster/lc_7/out
T_14_13_sp12_h_l_1
T_25_13_sp12_v_t_22
T_25_15_lc_trk_g3_5
T_25_15_input0_6
T_25_15_wire_bram/ram/RADDR_1

T_16_13_wire_logic_cluster/lc_7/out
T_14_13_sp12_h_l_1
T_26_13_sp12_h_l_1
T_25_13_lc_trk_g1_1
T_25_13_input0_6
T_25_13_wire_bram/ram/RADDR_1

End 

Net : u_core.u_sump2.user_addr_RNI0IM21Z0Z_1
T_15_13_wire_logic_cluster/lc_2/out
T_16_13_lc_trk_g0_2
T_16_13_wire_logic_cluster/lc_7/in_3

T_15_13_wire_logic_cluster/lc_2/out
T_16_13_lc_trk_g0_2
T_16_13_wire_logic_cluster/lc_6/in_0

End 

Net : u_core.u_sump2.events_locZ0Z_15
T_11_10_wire_logic_cluster/lc_1/out
T_12_8_sp4_v_t_46
T_13_8_sp4_h_l_4
T_14_8_lc_trk_g2_4
T_14_8_input_2_4
T_14_8_wire_logic_cluster/lc_4/in_2

T_11_10_wire_logic_cluster/lc_1/out
T_12_8_sp4_v_t_46
T_13_8_sp4_h_l_4
T_15_8_lc_trk_g2_1
T_15_8_input_2_5
T_15_8_wire_logic_cluster/lc_5/in_2

T_11_10_wire_logic_cluster/lc_1/out
T_12_8_sp4_v_t_46
T_13_8_sp4_h_l_4
T_12_8_lc_trk_g1_4
T_12_8_wire_logic_cluster/lc_2/in_3

End 

Net : u_mesa_core.u_mesa2lb.lb_wr_0_sqmuxa_g
T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_20_19_glb2local_3
T_20_19_lc_trk_g0_7
T_20_19_wire_logic_cluster/lc_2/in_3

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_24_20_wire_logic_cluster/lc_4/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_24_20_wire_logic_cluster/lc_4/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_24_20_wire_logic_cluster/lc_4/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_24_20_wire_logic_cluster/lc_4/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_24_20_wire_logic_cluster/lc_4/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_24_20_wire_logic_cluster/lc_4/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_24_20_wire_logic_cluster/lc_4/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_24_20_wire_logic_cluster/lc_4/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_23_22_wire_logic_cluster/lc_3/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_23_22_wire_logic_cluster/lc_3/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_23_22_wire_logic_cluster/lc_3/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_23_22_wire_logic_cluster/lc_3/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_23_22_wire_logic_cluster/lc_3/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_23_22_wire_logic_cluster/lc_3/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_23_22_wire_logic_cluster/lc_3/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_23_22_wire_logic_cluster/lc_3/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_23_24_wire_logic_cluster/lc_4/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_23_24_wire_logic_cluster/lc_4/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_23_24_wire_logic_cluster/lc_4/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_21_25_wire_logic_cluster/lc_6/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_21_25_wire_logic_cluster/lc_6/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_21_25_wire_logic_cluster/lc_6/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_21_25_wire_logic_cluster/lc_6/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_21_25_wire_logic_cluster/lc_6/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_21_25_wire_logic_cluster/lc_6/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_21_25_wire_logic_cluster/lc_6/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_22_26_wire_logic_cluster/lc_3/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_22_26_wire_logic_cluster/lc_3/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_22_26_wire_logic_cluster/lc_3/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_22_26_wire_logic_cluster/lc_3/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_22_26_wire_logic_cluster/lc_3/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_22_26_wire_logic_cluster/lc_3/cen

End 

Net : u_mesa_core.u_mesa2lb.dword_stageZ0Z_2
T_26_25_wire_logic_cluster/lc_6/out
T_26_22_sp4_v_t_36
T_26_23_lc_trk_g2_4
T_26_23_wire_logic_cluster/lc_3/in_3

T_26_25_wire_logic_cluster/lc_6/out
T_26_24_sp4_v_t_44
T_23_24_sp4_h_l_9
T_23_24_lc_trk_g0_4
T_23_24_wire_logic_cluster/lc_5/in_3

T_26_25_wire_logic_cluster/lc_6/out
T_26_22_sp4_v_t_36
T_26_23_lc_trk_g2_4
T_26_23_wire_logic_cluster/lc_4/in_0

T_26_25_wire_logic_cluster/lc_6/out
T_26_22_sp4_v_t_36
T_26_23_lc_trk_g2_4
T_26_23_wire_logic_cluster/lc_1/in_3

T_26_25_wire_logic_cluster/lc_6/out
T_26_19_sp12_v_t_23
T_26_22_lc_trk_g2_3
T_26_22_wire_logic_cluster/lc_4/in_3

T_26_25_wire_logic_cluster/lc_6/out
T_26_25_lc_trk_g1_6
T_26_25_wire_logic_cluster/lc_6/in_1

End 

Net : u_mesa_core.u_mesa2lb.lb_wr_0_sqmuxa
T_26_23_wire_logic_cluster/lc_3/out
T_27_19_sp4_v_t_42
T_28_19_sp4_h_l_0
T_32_19_sp4_h_l_0
T_33_15_span4_vert_t_14
T_33_16_lc_trk_g1_6
T_33_16_wire_gbuf/in

End 

Net : u_core.u_sump2.trigger_delay_p1Z0Z_9
T_9_9_wire_logic_cluster/lc_4/out
T_9_9_lc_trk_g1_4
T_9_9_input_2_3
T_9_9_wire_logic_cluster/lc_3/in_2

End 

Net : u_mesa_core.u_mesa_decode.byte_cnt_RNIID86Z0Z_3
T_27_18_wire_logic_cluster/lc_3/out
T_27_17_sp4_v_t_38
T_26_20_lc_trk_g2_6
T_26_20_wire_logic_cluster/lc_2/in_0

T_27_18_wire_logic_cluster/lc_3/out
T_27_18_lc_trk_g0_3
T_27_18_wire_logic_cluster/lc_6/in_3

T_27_18_wire_logic_cluster/lc_3/out
T_27_17_sp4_v_t_38
T_26_20_lc_trk_g2_6
T_26_20_wire_logic_cluster/lc_3/in_3

T_27_18_wire_logic_cluster/lc_3/out
T_27_18_lc_trk_g0_3
T_27_18_wire_logic_cluster/lc_7/in_0

T_27_18_wire_logic_cluster/lc_3/out
T_27_17_sp4_v_t_38
T_26_20_lc_trk_g2_6
T_26_20_wire_logic_cluster/lc_4/in_0

T_27_18_wire_logic_cluster/lc_3/out
T_27_17_sp4_v_t_38
T_26_20_lc_trk_g2_6
T_26_20_wire_logic_cluster/lc_5/in_3

T_27_18_wire_logic_cluster/lc_3/out
T_27_17_sp4_v_t_38
T_27_13_sp4_v_t_43
T_27_14_lc_trk_g3_3
T_27_14_wire_logic_cluster/lc_1/in_3

T_27_18_wire_logic_cluster/lc_3/out
T_27_17_sp4_v_t_38
T_27_13_sp4_v_t_43
T_27_16_lc_trk_g0_3
T_27_16_wire_logic_cluster/lc_0/in_1

T_27_18_wire_logic_cluster/lc_3/out
T_27_17_sp4_v_t_38
T_27_20_lc_trk_g1_6
T_27_20_wire_logic_cluster/lc_6/in_3

T_27_18_wire_logic_cluster/lc_3/out
T_27_18_lc_trk_g0_3
T_27_18_wire_logic_cluster/lc_0/in_3

T_27_18_wire_logic_cluster/lc_3/out
T_26_18_lc_trk_g2_3
T_26_18_wire_logic_cluster/lc_2/in_1

End 

Net : u_mesa_core.u_mesa_decode.un1_payload_cnt_1_cry_5
T_26_19_wire_logic_cluster/lc_5/cout
T_26_19_wire_logic_cluster/lc_6/in_3

Net : u_mesa_core.u_mesa_decode.byte_cntZ0Z_1
T_27_19_wire_logic_cluster/lc_2/out
T_27_18_lc_trk_g1_2
T_27_18_wire_logic_cluster/lc_3/in_0

T_27_19_wire_logic_cluster/lc_2/out
T_27_16_sp4_v_t_44
T_27_12_sp4_v_t_40
T_27_14_lc_trk_g2_5
T_27_14_wire_logic_cluster/lc_0/in_1

T_27_19_wire_logic_cluster/lc_2/out
T_27_18_lc_trk_g1_2
T_27_18_wire_logic_cluster/lc_2/in_3

T_27_19_wire_logic_cluster/lc_2/out
T_27_19_lc_trk_g3_2
T_27_19_wire_logic_cluster/lc_1/in_0

T_27_19_wire_logic_cluster/lc_2/out
T_27_18_lc_trk_g1_2
T_27_18_wire_logic_cluster/lc_5/in_0

T_27_19_wire_logic_cluster/lc_2/out
T_27_19_lc_trk_g3_2
T_27_19_wire_logic_cluster/lc_0/in_1

T_27_19_wire_logic_cluster/lc_2/out
T_27_19_lc_trk_g3_2
T_27_19_wire_logic_cluster/lc_2/in_3

End 

Net : u_mesa_core.u_mesa_decode.byte_rdy_RNIFTRJZ0Z_3
T_26_20_wire_logic_cluster/lc_2/out
T_26_19_lc_trk_g0_2
T_26_19_wire_logic_cluster/lc_3/in_1

End 

Net : u_mesa_core.u_mesa2lb.addr_cnt16_cascade_
T_26_23_wire_logic_cluster/lc_2/ltout
T_26_23_wire_logic_cluster/lc_3/in_2

End 

Net : u_mesa_core.u_mesa_decode.payload_cnt_RNO_0Z0Z_6
T_26_19_wire_logic_cluster/lc_6/out
T_26_18_lc_trk_g1_6
T_26_18_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_gpio_core.lb_0094_regZ0Z_22
T_13_25_wire_logic_cluster/lc_7/out
T_12_25_sp4_h_l_6
T_15_21_sp4_v_t_43
T_12_21_sp4_h_l_0
T_11_21_lc_trk_g0_0
T_11_21_input_2_2
T_11_21_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_4_sqmuxa_cascade_
T_12_21_wire_logic_cluster/lc_1/ltout
T_12_21_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_4_3_cascade_
T_10_16_wire_logic_cluster/lc_3/ltout
T_10_16_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_gpio_core.lb_0094_reg_m_8
T_11_21_wire_logic_cluster/lc_5/out
T_11_14_sp12_v_t_22
T_11_17_lc_trk_g2_2
T_11_17_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_1_RNO_6Z0Z_13
T_10_16_wire_logic_cluster/lc_0/out
T_10_16_lc_trk_g0_0
T_10_16_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_sump2.events_locZ0Z_9
T_15_10_wire_logic_cluster/lc_3/out
T_15_6_sp4_v_t_43
T_15_8_lc_trk_g3_6
T_15_8_input_2_7
T_15_8_wire_logic_cluster/lc_7/in_2

T_15_10_wire_logic_cluster/lc_3/out
T_14_9_lc_trk_g3_3
T_14_9_input_2_6
T_14_9_wire_logic_cluster/lc_6/in_2

T_15_10_wire_logic_cluster/lc_3/out
T_15_6_sp4_v_t_43
T_15_8_lc_trk_g3_6
T_15_8_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_sump2.rle_timeZ0Z_5
T_5_13_wire_logic_cluster/lc_5/out
T_5_13_lc_trk_g1_5
T_5_13_wire_logic_cluster/lc_5/in_1

T_5_13_wire_logic_cluster/lc_5/out
T_0_13_span12_horz_9
T_8_13_sp12_v_t_22
T_8_14_lc_trk_g3_6
T_8_14_wire_bram/ram/WDATA_5

End 

Net : u_core.u_sump2.g0_7
T_10_11_wire_logic_cluster/lc_0/out
T_10_8_sp4_v_t_40
T_10_12_sp4_v_t_45
T_10_14_lc_trk_g2_0
T_10_14_wire_logic_cluster/lc_6/in_0

End 

Net : u_core.u_sump2.g1_0_0
T_11_11_wire_logic_cluster/lc_1/out
T_10_11_lc_trk_g2_1
T_10_11_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_sump2.data_en_loc6_21
T_10_14_wire_logic_cluster/lc_6/out
T_10_13_lc_trk_g0_6
T_10_13_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1Z0Z_10
T_22_21_wire_logic_cluster/lc_4/out
T_22_21_lc_trk_g0_4
T_22_21_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1_RNO_4Z0Z_11
T_9_20_wire_logic_cluster/lc_0/out
T_8_20_sp4_h_l_8
T_11_16_sp4_v_t_45
T_11_19_lc_trk_g1_5
T_11_19_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_gpio_core.lb_0080_regZ0Z_6
T_20_24_wire_logic_cluster/lc_4/out
T_20_23_sp4_v_t_40
T_17_23_sp4_h_l_11
T_13_23_sp4_h_l_11
T_9_23_sp4_h_l_11
T_9_23_lc_trk_g0_6
T_9_23_wire_logic_cluster/lc_1/in_1

T_20_24_wire_logic_cluster/lc_4/out
T_20_23_sp4_v_t_40
T_20_19_sp4_v_t_45
T_20_15_sp4_v_t_46
T_17_15_sp4_h_l_5
T_17_15_lc_trk_g1_0
T_17_15_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.gpio_pin_q_18
T_4_0_wire_io_cluster/io_1/D_IN_0
T_4_0_span12_vert_12
T_4_7_sp12_v_t_23
T_5_19_sp12_h_l_0
T_10_19_sp4_h_l_7
T_13_19_sp4_v_t_42
T_13_21_lc_trk_g3_7
T_13_21_input_2_0
T_13_21_wire_logic_cluster/lc_0/in_2

T_4_0_wire_io_cluster/io_1/D_IN_0
T_4_0_span12_vert_12
T_4_7_sp12_v_t_23
T_4_9_sp4_v_t_43
T_5_13_sp4_h_l_0
T_6_13_lc_trk_g3_0
T_6_13_wire_logic_cluster/lc_0/in_3

End 

Net : u_mesa_core.u_mesa_decode.byte_cntZ0Z_2
T_27_19_wire_logic_cluster/lc_1/out
T_27_18_lc_trk_g1_1
T_27_18_wire_logic_cluster/lc_3/in_1

T_27_19_wire_logic_cluster/lc_1/out
T_27_18_lc_trk_g1_1
T_27_18_wire_logic_cluster/lc_1/in_3

T_27_19_wire_logic_cluster/lc_1/out
T_27_19_lc_trk_g3_1
T_27_19_wire_logic_cluster/lc_0/in_0

T_27_19_wire_logic_cluster/lc_1/out
T_27_19_lc_trk_g3_1
T_27_19_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_6_3
T_9_20_wire_logic_cluster/lc_4/out
T_10_20_lc_trk_g0_4
T_10_20_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_sump2.rle_ram_array_58
T_8_25_wire_bram/ram/RDATA_9
T_8_19_sp12_v_t_23
T_9_31_sp12_h_l_0
T_20_19_sp12_v_t_23
T_20_21_sp4_v_t_43
T_20_17_sp4_v_t_43
T_21_17_sp4_h_l_6
T_23_17_lc_trk_g2_3
T_23_17_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_gpio_core.un1_lb_0020_reg_4_iv_6_1_0_cascade_
T_16_21_wire_logic_cluster/lc_2/ltout
T_16_21_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.gpio_pin_q_12
T_13_10_wire_logic_cluster/lc_1/out
T_13_10_sp4_h_l_7
T_16_10_sp4_v_t_42
T_16_14_sp4_v_t_38
T_16_18_sp4_v_t_46
T_15_21_lc_trk_g3_6
T_15_21_input_2_3
T_15_21_wire_logic_cluster/lc_3/in_2

T_13_10_wire_logic_cluster/lc_1/out
T_13_10_sp4_h_l_7
T_9_10_sp4_h_l_7
T_10_10_lc_trk_g2_7
T_10_10_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_sump2.events_locZ0Z_12
T_12_8_wire_logic_cluster/lc_6/out
T_13_7_sp4_v_t_45
T_14_7_sp4_h_l_8
T_14_7_lc_trk_g1_5
T_14_7_wire_logic_cluster/lc_6/in_0

T_12_8_wire_logic_cluster/lc_6/out
T_13_7_lc_trk_g3_6
T_13_7_wire_logic_cluster/lc_1/in_0

T_12_8_wire_logic_cluster/lc_6/out
T_12_8_lc_trk_g3_6
T_12_8_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_sump2.ctrl_0a_reg_1_sqmuxa
T_12_10_wire_logic_cluster/lc_1/out
T_12_10_sp4_h_l_7
T_12_10_lc_trk_g0_2
T_12_10_wire_logic_cluster/lc_0/cen

T_12_10_wire_logic_cluster/lc_1/out
T_12_10_sp4_h_l_7
T_12_10_lc_trk_g0_2
T_12_10_wire_logic_cluster/lc_0/cen

T_12_10_wire_logic_cluster/lc_1/out
T_12_10_sp4_h_l_7
T_12_10_lc_trk_g0_2
T_12_10_wire_logic_cluster/lc_0/cen

T_12_10_wire_logic_cluster/lc_1/out
T_12_10_sp4_h_l_7
T_12_10_lc_trk_g0_2
T_12_10_wire_logic_cluster/lc_0/cen

T_12_10_wire_logic_cluster/lc_1/out
T_12_10_sp4_h_l_7
T_12_10_lc_trk_g0_2
T_12_10_wire_logic_cluster/lc_0/cen

End 

Net : u_mesa_core.u_mesa_decode.byte_cntZ0Z_3
T_27_19_wire_logic_cluster/lc_0/out
T_27_18_lc_trk_g1_0
T_27_18_input_2_3
T_27_18_wire_logic_cluster/lc_3/in_2

T_27_19_wire_logic_cluster/lc_0/out
T_27_18_lc_trk_g1_0
T_27_18_wire_logic_cluster/lc_1/in_0

T_27_19_wire_logic_cluster/lc_0/out
T_27_19_lc_trk_g2_0
T_27_19_input_2_0
T_27_19_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_14_5
T_15_24_wire_logic_cluster/lc_2/out
T_15_24_lc_trk_g1_2
T_15_24_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_prescale_p1Z0Z_2
T_17_15_wire_logic_cluster/lc_6/out
T_18_14_sp4_v_t_45
T_19_18_sp4_h_l_8
T_21_18_lc_trk_g2_5
T_21_18_wire_logic_cluster/lc_6/in_1

T_17_15_wire_logic_cluster/lc_6/out
T_18_14_sp4_v_t_45
T_19_18_sp4_h_l_8
T_21_18_lc_trk_g3_5
T_21_18_wire_logic_cluster/lc_7/in_3

T_17_15_wire_logic_cluster/lc_6/out
T_16_15_sp12_h_l_0
T_21_15_lc_trk_g1_4
T_21_15_wire_logic_cluster/lc_2/in_1

T_17_15_wire_logic_cluster/lc_6/out
T_16_15_sp12_h_l_0
T_21_15_sp4_h_l_7
T_24_11_sp4_v_t_42
T_23_13_lc_trk_g0_7
T_23_13_wire_logic_cluster/lc_7/in_0

T_17_15_wire_logic_cluster/lc_6/out
T_16_15_sp12_h_l_0
T_25_15_sp4_h_l_11
T_24_11_sp4_v_t_41
T_23_14_lc_trk_g3_1
T_23_14_wire_logic_cluster/lc_3/in_1

T_17_15_wire_logic_cluster/lc_6/out
T_16_15_sp12_h_l_0
T_25_15_sp4_h_l_11
T_24_11_sp4_v_t_41
T_23_12_lc_trk_g3_1
T_23_12_wire_logic_cluster/lc_3/in_1

T_17_15_wire_logic_cluster/lc_6/out
T_16_15_sp12_h_l_0
T_25_15_sp4_h_l_11
T_24_11_sp4_v_t_41
T_23_12_lc_trk_g3_1
T_23_12_wire_logic_cluster/lc_5/in_1

T_17_15_wire_logic_cluster/lc_6/out
T_16_15_sp12_h_l_0
T_25_15_sp4_h_l_11
T_24_11_sp4_v_t_41
T_23_14_lc_trk_g3_1
T_23_14_input_2_6
T_23_14_wire_logic_cluster/lc_6/in_2

T_17_15_wire_logic_cluster/lc_6/out
T_16_15_sp12_h_l_0
T_25_15_sp4_h_l_11
T_24_11_sp4_v_t_41
T_23_12_lc_trk_g3_1
T_23_12_input_2_4
T_23_12_wire_logic_cluster/lc_4/in_2

T_17_15_wire_logic_cluster/lc_6/out
T_18_14_sp4_v_t_45
T_19_14_sp4_h_l_8
T_22_14_sp4_v_t_36
T_22_16_lc_trk_g2_1
T_22_16_wire_logic_cluster/lc_4/in_1

T_17_15_wire_logic_cluster/lc_6/out
T_18_14_sp4_v_t_45
T_19_14_sp4_h_l_8
T_22_14_sp4_v_t_36
T_22_16_lc_trk_g2_1
T_22_16_wire_logic_cluster/lc_0/in_3

T_17_15_wire_logic_cluster/lc_6/out
T_18_14_sp4_v_t_45
T_19_14_sp4_h_l_1
T_21_14_lc_trk_g2_4
T_21_14_wire_logic_cluster/lc_4/in_0

T_17_15_wire_logic_cluster/lc_6/out
T_16_15_sp12_h_l_0
T_20_15_lc_trk_g0_3
T_20_15_wire_logic_cluster/lc_2/in_1

T_17_15_wire_logic_cluster/lc_6/out
T_16_15_sp12_h_l_0
T_21_15_lc_trk_g1_4
T_21_15_wire_logic_cluster/lc_0/in_1

End 

Net : u_mesa_core.lb_user_jk11_cascade_
T_24_24_wire_logic_cluster/lc_2/ltout
T_24_24_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_sump2.ctrl_05_regZ0Z_15
T_16_8_wire_logic_cluster/lc_2/out
T_11_8_sp12_h_l_0
T_14_8_lc_trk_g0_0
T_14_8_wire_logic_cluster/lc_4/in_0

T_16_8_wire_logic_cluster/lc_2/out
T_15_8_lc_trk_g2_2
T_15_8_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_prescale_p1_RNIN1JNZ0Z_0
T_21_18_wire_logic_cluster/lc_6/out
T_12_18_sp12_h_l_0
T_23_6_sp12_v_t_23
T_23_13_lc_trk_g2_3
T_23_13_wire_logic_cluster/lc_1/in_0

T_21_18_wire_logic_cluster/lc_6/out
T_12_18_sp12_h_l_0
T_23_6_sp12_v_t_23
T_23_13_lc_trk_g2_3
T_23_13_wire_logic_cluster/lc_0/in_1

T_21_18_wire_logic_cluster/lc_6/out
T_12_18_sp12_h_l_0
T_23_6_sp12_v_t_23
T_23_13_lc_trk_g2_3
T_23_13_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_gpio_core.lb_0090_regZ0Z_2
T_20_22_wire_logic_cluster/lc_5/out
T_19_22_sp4_h_l_2
T_15_22_sp4_h_l_2
T_11_22_sp4_h_l_2
T_10_22_sp4_v_t_39
T_9_23_lc_trk_g2_7
T_9_23_input_2_7
T_9_23_wire_logic_cluster/lc_7/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1_RNO_4Z0Z_13
T_9_20_wire_logic_cluster/lc_2/out
T_9_16_sp4_v_t_41
T_10_16_sp4_h_l_4
T_10_16_lc_trk_g0_1
T_10_16_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_gpio_core.lb_0080_reg_1_sqmuxa
T_17_20_wire_logic_cluster/lc_7/out
T_17_18_sp4_v_t_43
T_18_22_sp4_h_l_6
T_21_22_sp4_v_t_46
T_21_24_lc_trk_g3_3
T_21_24_wire_logic_cluster/lc_0/cen

T_17_20_wire_logic_cluster/lc_7/out
T_17_18_sp4_v_t_43
T_18_22_sp4_h_l_6
T_21_22_sp4_v_t_46
T_21_24_lc_trk_g3_3
T_21_24_wire_logic_cluster/lc_0/cen

T_17_20_wire_logic_cluster/lc_7/out
T_17_18_sp4_v_t_43
T_18_22_sp4_h_l_6
T_21_22_sp4_v_t_46
T_21_24_lc_trk_g3_3
T_21_24_wire_logic_cluster/lc_0/cen

T_17_20_wire_logic_cluster/lc_7/out
T_17_18_sp4_v_t_43
T_18_22_sp4_h_l_6
T_21_22_sp4_v_t_46
T_21_24_lc_trk_g3_3
T_21_24_wire_logic_cluster/lc_0/cen

T_17_20_wire_logic_cluster/lc_7/out
T_17_18_sp4_v_t_43
T_18_22_sp4_h_l_6
T_21_22_sp4_v_t_46
T_21_24_lc_trk_g3_3
T_21_24_wire_logic_cluster/lc_0/cen

T_17_20_wire_logic_cluster/lc_7/out
T_17_18_sp4_v_t_43
T_18_22_sp4_h_l_6
T_21_22_sp4_v_t_46
T_21_24_lc_trk_g3_3
T_21_24_wire_logic_cluster/lc_0/cen

T_17_20_wire_logic_cluster/lc_7/out
T_17_18_sp4_v_t_43
T_18_22_sp4_h_l_6
T_21_22_sp4_v_t_46
T_21_24_lc_trk_g3_3
T_21_24_wire_logic_cluster/lc_0/cen

T_17_20_wire_logic_cluster/lc_7/out
T_17_18_sp4_v_t_43
T_18_22_sp4_h_l_6
T_21_22_sp4_v_t_46
T_21_24_lc_trk_g3_3
T_21_24_wire_logic_cluster/lc_0/cen

T_17_20_wire_logic_cluster/lc_7/out
T_17_18_sp4_v_t_43
T_18_22_sp4_h_l_6
T_22_22_sp4_h_l_6
T_22_22_lc_trk_g1_3
T_22_22_wire_logic_cluster/lc_6/cen

T_17_20_wire_logic_cluster/lc_7/out
T_17_18_sp4_v_t_43
T_18_22_sp4_h_l_6
T_22_22_sp4_h_l_6
T_22_22_lc_trk_g1_3
T_22_22_wire_logic_cluster/lc_6/cen

T_17_20_wire_logic_cluster/lc_7/out
T_17_18_sp4_v_t_43
T_18_22_sp4_h_l_6
T_22_22_sp4_h_l_6
T_22_22_lc_trk_g1_3
T_22_22_wire_logic_cluster/lc_6/cen

T_17_20_wire_logic_cluster/lc_7/out
T_17_18_sp4_v_t_43
T_18_22_sp4_h_l_6
T_22_22_sp4_h_l_6
T_22_22_lc_trk_g1_3
T_22_22_wire_logic_cluster/lc_6/cen

T_17_20_wire_logic_cluster/lc_7/out
T_17_18_sp4_v_t_43
T_18_22_sp4_h_l_6
T_22_22_sp4_h_l_6
T_22_22_lc_trk_g1_3
T_22_22_wire_logic_cluster/lc_6/cen

T_17_20_wire_logic_cluster/lc_7/out
T_17_18_sp4_v_t_43
T_18_22_sp4_h_l_6
T_22_22_sp4_h_l_6
T_22_22_lc_trk_g1_3
T_22_22_wire_logic_cluster/lc_6/cen

T_17_20_wire_logic_cluster/lc_7/out
T_17_18_sp4_v_t_43
T_18_22_sp4_h_l_6
T_22_22_sp4_h_l_6
T_22_22_lc_trk_g1_3
T_22_22_wire_logic_cluster/lc_6/cen

T_17_20_wire_logic_cluster/lc_7/out
T_17_18_sp4_v_t_43
T_18_22_sp4_h_l_6
T_22_22_sp4_h_l_6
T_22_22_lc_trk_g1_3
T_22_22_wire_logic_cluster/lc_6/cen

T_17_20_wire_logic_cluster/lc_7/out
T_17_20_sp4_h_l_3
T_20_20_sp4_v_t_38
T_20_24_lc_trk_g1_3
T_20_24_wire_logic_cluster/lc_0/cen

T_17_20_wire_logic_cluster/lc_7/out
T_17_20_sp4_h_l_3
T_20_20_sp4_v_t_38
T_20_24_lc_trk_g1_3
T_20_24_wire_logic_cluster/lc_0/cen

T_17_20_wire_logic_cluster/lc_7/out
T_17_20_sp4_h_l_3
T_20_20_sp4_v_t_38
T_20_24_lc_trk_g1_3
T_20_24_wire_logic_cluster/lc_0/cen

T_17_20_wire_logic_cluster/lc_7/out
T_17_20_sp4_h_l_3
T_20_20_sp4_v_t_38
T_20_24_lc_trk_g1_3
T_20_24_wire_logic_cluster/lc_0/cen

T_17_20_wire_logic_cluster/lc_7/out
T_17_20_sp4_h_l_3
T_20_20_sp4_v_t_38
T_20_24_lc_trk_g1_3
T_20_24_wire_logic_cluster/lc_0/cen

T_17_20_wire_logic_cluster/lc_7/out
T_17_20_sp4_h_l_3
T_20_20_sp4_v_t_38
T_20_24_lc_trk_g1_3
T_20_24_wire_logic_cluster/lc_0/cen

T_17_20_wire_logic_cluster/lc_7/out
T_17_20_sp4_h_l_3
T_20_20_sp4_v_t_38
T_20_24_lc_trk_g1_3
T_20_24_wire_logic_cluster/lc_0/cen

T_17_20_wire_logic_cluster/lc_7/out
T_17_20_sp4_h_l_3
T_20_20_sp4_v_t_38
T_20_24_lc_trk_g1_3
T_20_24_wire_logic_cluster/lc_0/cen

T_17_20_wire_logic_cluster/lc_7/out
T_17_20_sp4_h_l_3
T_18_20_lc_trk_g3_3
T_18_20_wire_logic_cluster/lc_0/cen

T_17_20_wire_logic_cluster/lc_7/out
T_17_20_sp4_h_l_3
T_18_20_lc_trk_g3_3
T_18_20_wire_logic_cluster/lc_0/cen

T_17_20_wire_logic_cluster/lc_7/out
T_17_20_sp4_h_l_3
T_18_20_lc_trk_g3_3
T_18_20_wire_logic_cluster/lc_0/cen

T_17_20_wire_logic_cluster/lc_7/out
T_17_20_sp4_h_l_3
T_18_20_lc_trk_g3_3
T_18_20_wire_logic_cluster/lc_0/cen

T_17_20_wire_logic_cluster/lc_7/out
T_17_20_sp4_h_l_3
T_18_20_lc_trk_g3_3
T_18_20_wire_logic_cluster/lc_0/cen

T_17_20_wire_logic_cluster/lc_7/out
T_17_20_sp4_h_l_3
T_18_20_lc_trk_g3_3
T_18_20_wire_logic_cluster/lc_0/cen

T_17_20_wire_logic_cluster/lc_7/out
T_17_20_sp4_h_l_3
T_18_20_lc_trk_g3_3
T_18_20_wire_logic_cluster/lc_0/cen

T_17_20_wire_logic_cluster/lc_7/out
T_17_20_sp4_h_l_3
T_18_20_lc_trk_g3_3
T_18_20_wire_logic_cluster/lc_0/cen

End 

Net : u_core.u_sump2.user_addrZ0Z_8
T_15_14_wire_logic_cluster/lc_3/out
T_15_14_lc_trk_g0_3
T_15_14_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_sump2.user_addrZ0Z_7
T_15_14_wire_logic_cluster/lc_4/out
T_15_14_lc_trk_g2_4
T_15_14_wire_logic_cluster/lc_0/in_0

End 

Net : u_mesa_core.u_mesa_decode.byte_rdy_RNIFTRJZ0Z_0
T_27_18_wire_logic_cluster/lc_6/out
T_26_19_lc_trk_g0_6
T_26_19_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_9_8
T_15_18_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g0_3
T_15_18_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_9_sqmuxa_cascade_
T_13_20_wire_logic_cluster/lc_6/ltout
T_13_20_wire_logic_cluster/lc_7/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_9_2_cascade_
T_15_18_wire_logic_cluster/lc_2/ltout
T_15_18_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_gpio_core.un1_lb_0020_reg_6_iv_3_0_0
T_13_17_wire_logic_cluster/lc_5/out
T_13_17_sp12_h_l_1
T_13_17_sp4_h_l_0
T_12_17_sp4_v_t_37
T_12_20_lc_trk_g1_5
T_12_20_input_2_6
T_12_20_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_gpio_core.lb_0090_regZ0Z_4
T_20_23_wire_logic_cluster/lc_2/out
T_21_20_sp4_v_t_45
T_18_20_sp4_h_l_2
T_17_16_sp4_v_t_42
T_14_16_sp4_h_l_7
T_13_16_lc_trk_g0_7
T_13_16_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_11_17
T_14_23_wire_logic_cluster/lc_0/out
T_14_20_sp4_v_t_40
T_14_21_lc_trk_g2_0
T_14_21_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.u_sump2.user_addrZ0Z_4
T_15_12_wire_logic_cluster/lc_4/out
T_15_13_lc_trk_g1_4
T_15_13_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_sump2.ctrl_05_regZ0Z_13
T_16_8_wire_logic_cluster/lc_5/out
T_16_7_sp4_v_t_42
T_13_7_sp4_h_l_7
T_14_7_lc_trk_g2_7
T_14_7_wire_logic_cluster/lc_6/in_1

T_16_8_wire_logic_cluster/lc_5/out
T_16_7_sp4_v_t_42
T_13_7_sp4_h_l_7
T_13_7_lc_trk_g0_2
T_13_7_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_10_5
T_10_23_wire_logic_cluster/lc_2/out
T_10_23_lc_trk_g3_2
T_10_23_wire_logic_cluster/lc_1/in_0

End 

Net : u_mesa_core.u_mesa2ctrl.subslot_ctrl_0_sqmuxaZ0Z_0_cascade_
T_24_26_wire_logic_cluster/lc_1/ltout
T_24_26_wire_logic_cluster/lc_2/in_2

End 

Net : u_mesa_core.u_mesa_decode.byte_rdy_RNIFTRJZ0Z_1
T_26_20_wire_logic_cluster/lc_3/out
T_26_19_lc_trk_g0_3
T_26_19_wire_logic_cluster/lc_4/in_1

End 

Net : u_mesa_core.dword_sr_6
T_24_21_wire_logic_cluster/lc_6/out
T_24_15_sp12_v_t_23
T_24_26_lc_trk_g3_3
T_24_26_wire_logic_cluster/lc_1/in_3

T_24_21_wire_logic_cluster/lc_6/out
T_24_21_sp4_h_l_1
T_23_21_sp4_v_t_42
T_20_25_sp4_h_l_0
T_21_25_lc_trk_g3_0
T_21_25_wire_logic_cluster/lc_0/in_3

T_24_21_wire_logic_cluster/lc_6/out
T_24_20_sp4_v_t_44
T_21_24_sp4_h_l_2
T_22_24_lc_trk_g2_2
T_22_24_wire_logic_cluster/lc_6/in_0

T_24_21_wire_logic_cluster/lc_6/out
T_24_21_sp4_h_l_1
T_27_21_sp4_v_t_36
T_27_25_lc_trk_g1_1
T_27_25_wire_logic_cluster/lc_7/in_3

End 

Net : u_mesa_core.u_mesa2ctrl.subslot_ctrl_0_sqmuxa_9
T_24_26_wire_logic_cluster/lc_2/out
T_24_23_sp4_v_t_44
T_24_24_lc_trk_g3_4
T_24_24_wire_logic_cluster/lc_4/in_3

T_24_26_wire_logic_cluster/lc_2/out
T_24_23_sp4_v_t_44
T_24_24_lc_trk_g3_4
T_24_24_wire_logic_cluster/lc_5/in_0

End 

Net : u_mesa_core.u_mesa2lb.addr_cnt_0_sqmuxa_cascade_
T_23_24_wire_logic_cluster/lc_5/ltout
T_23_24_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_gpio_core.lb_0024_reg_m_29
T_14_17_wire_logic_cluster/lc_6/out
T_14_17_sp4_h_l_1
T_14_17_lc_trk_g1_4
T_14_17_wire_logic_cluster/lc_3/in_0

End 

Net : u_core.u_sump2.un1_rle_time_cry_6
T_5_13_wire_logic_cluster/lc_6/cout
T_5_13_wire_logic_cluster/lc_7/in_3

Net : u_core.u_sump2.events_locZ0Z_6
T_13_9_wire_logic_cluster/lc_1/out
T_14_9_lc_trk_g0_1
T_14_9_wire_logic_cluster/lc_3/in_0

T_13_9_wire_logic_cluster/lc_1/out
T_13_6_sp4_v_t_42
T_10_10_sp4_h_l_7
T_11_10_lc_trk_g2_7
T_11_10_wire_logic_cluster/lc_2/in_1

T_13_9_wire_logic_cluster/lc_1/out
T_13_9_lc_trk_g3_1
T_13_9_wire_logic_cluster/lc_5/in_3

End 

Net : u_mesa_core.u_mesa_decode.byte_cntZ0Z_0
T_26_18_wire_logic_cluster/lc_2/out
T_27_18_lc_trk_g0_2
T_27_18_wire_logic_cluster/lc_3/in_3

T_26_18_wire_logic_cluster/lc_2/out
T_27_14_sp4_v_t_40
T_28_14_sp4_h_l_5
T_27_14_lc_trk_g0_5
T_27_14_wire_logic_cluster/lc_0/in_3

T_26_18_wire_logic_cluster/lc_2/out
T_27_14_sp4_v_t_40
T_27_16_lc_trk_g2_5
T_27_16_wire_logic_cluster/lc_0/in_3

T_26_18_wire_logic_cluster/lc_2/out
T_27_18_lc_trk_g0_2
T_27_18_wire_logic_cluster/lc_2/in_0

T_26_18_wire_logic_cluster/lc_2/out
T_26_18_lc_trk_g3_2
T_26_18_wire_logic_cluster/lc_2/in_3

T_26_18_wire_logic_cluster/lc_2/out
T_27_18_lc_trk_g0_2
T_27_18_wire_logic_cluster/lc_5/in_3

End 

Net : u_mesa_core.dword_sr_7
T_24_21_wire_logic_cluster/lc_3/out
T_24_20_sp12_v_t_22
T_24_26_lc_trk_g3_5
T_24_26_wire_logic_cluster/lc_1/in_1

T_24_21_wire_logic_cluster/lc_3/out
T_24_20_sp4_v_t_38
T_21_24_sp4_h_l_8
T_22_24_lc_trk_g3_0
T_22_24_input_2_7
T_22_24_wire_logic_cluster/lc_7/in_2

T_24_21_wire_logic_cluster/lc_3/out
T_22_21_sp4_h_l_3
T_21_21_sp4_v_t_38
T_21_25_lc_trk_g1_3
T_21_25_wire_logic_cluster/lc_1/in_3

T_24_21_wire_logic_cluster/lc_3/out
T_24_21_lc_trk_g0_3
T_24_21_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_20_5
T_18_24_wire_logic_cluster/lc_4/out
T_18_24_lc_trk_g3_4
T_18_24_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_16_5
T_18_25_wire_logic_cluster/lc_2/out
T_18_25_lc_trk_g3_2
T_18_25_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_sump2.ctrl_13_reg_1_sqmuxa_0_a2_2_cascade_
T_13_10_wire_logic_cluster/lc_2/ltout
T_13_10_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_sump2.d_addrZ0Z_8
T_16_13_wire_logic_cluster/lc_1/out
T_15_14_lc_trk_g1_1
T_15_14_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_sump2.ctrl_07_regZ0Z_9
T_13_13_wire_logic_cluster/lc_5/out
T_13_12_sp4_v_t_42
T_10_12_sp4_h_l_1
T_9_8_sp4_v_t_36
T_6_8_sp4_h_l_1
T_5_8_lc_trk_g0_1
T_5_8_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.u_sump2.un1_active8_3_0_a5_2
T_5_8_wire_logic_cluster/lc_6/out
T_6_7_sp4_v_t_45
T_5_10_lc_trk_g3_5
T_5_10_wire_logic_cluster/lc_6/in_0

End 

Net : u_core.u_gpio_core.lb_008c_reg_m_22_cascade_
T_15_21_wire_logic_cluster/lc_1/ltout
T_15_21_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_sump2.rle_timeZ0Z_6
T_5_13_wire_logic_cluster/lc_6/out
T_5_13_lc_trk_g1_6
T_5_13_wire_logic_cluster/lc_6/in_1

T_5_13_wire_logic_cluster/lc_6/out
T_6_10_sp4_v_t_37
T_7_14_sp4_h_l_6
T_8_14_lc_trk_g2_6
T_8_14_wire_bram/ram/WDATA_6

End 

Net : test_cntZ0Z_0
T_28_23_wire_logic_cluster/lc_0/out
T_28_23_lc_trk_g3_0
T_28_23_wire_logic_cluster/lc_0/in_1

End 

Net : test_cnt_cry_24
T_28_26_wire_logic_cluster/lc_0/cout
T_28_26_wire_logic_cluster/lc_1/in_3

End 

Net : u_mesa_core.u_mesa2lb.N_19
T_24_23_wire_logic_cluster/lc_6/out
T_24_22_sp4_v_t_44
T_25_22_sp4_h_l_9
T_26_22_lc_trk_g2_1
T_26_22_wire_logic_cluster/lc_2/in_1

End 

Net : u_mesa_core.u_mesa2ctrl.un1_dword_sr_2_1_cascade_
T_24_22_wire_logic_cluster/lc_1/ltout
T_24_22_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_gpio_core.lb_002c_reg_i_m_0_12_cascade_
T_10_17_wire_logic_cluster/lc_3/ltout
T_10_17_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_21_1_cascade_
T_15_20_wire_logic_cluster/lc_1/ltout
T_15_20_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_gpio_core.lb_0024_regZ0Z_12
T_18_16_wire_logic_cluster/lc_4/out
T_18_14_sp4_v_t_37
T_18_18_sp4_v_t_37
T_15_22_sp4_h_l_0
T_14_22_lc_trk_g0_0
T_14_22_input_2_0
T_14_22_wire_logic_cluster/lc_0/in_2

T_18_16_wire_logic_cluster/lc_4/out
T_18_12_sp4_v_t_45
T_18_8_sp4_v_t_46
T_17_9_lc_trk_g3_6
T_17_9_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_sump2.trigger_delay_p1Z0Z_12
T_9_10_wire_logic_cluster/lc_2/out
T_9_9_lc_trk_g1_2
T_9_9_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.lb_wr_d_p1Z0Z_3
T_21_26_wire_logic_cluster/lc_3/out
T_21_17_sp12_v_t_22
T_10_17_sp12_h_l_1
T_9_5_sp12_v_t_22
T_9_12_sp4_v_t_38
T_6_12_sp4_h_l_9
T_10_12_sp4_h_l_9
T_13_12_sp4_v_t_44
T_14_12_sp4_h_l_2
T_18_12_sp4_h_l_5
T_17_12_sp4_v_t_40
T_17_13_lc_trk_g2_0
T_17_13_wire_logic_cluster/lc_7/in_1

T_21_26_wire_logic_cluster/lc_3/out
T_21_17_sp12_v_t_22
T_10_17_sp12_h_l_1
T_9_5_sp12_v_t_22
T_9_12_sp4_v_t_38
T_6_12_sp4_h_l_9
T_10_12_sp4_h_l_9
T_13_12_sp4_v_t_44
T_14_12_sp4_h_l_2
T_15_12_lc_trk_g3_2
T_15_12_wire_logic_cluster/lc_3/in_0

T_21_26_wire_logic_cluster/lc_3/out
T_21_17_sp12_v_t_22
T_10_17_sp12_h_l_1
T_9_5_sp12_v_t_22
T_9_12_sp4_v_t_38
T_6_12_sp4_h_l_9
T_10_12_sp4_h_l_9
T_13_8_sp4_v_t_44
T_10_8_sp4_h_l_9
T_11_8_lc_trk_g3_1
T_11_8_wire_logic_cluster/lc_3/in_3

T_21_26_wire_logic_cluster/lc_3/out
T_21_17_sp12_v_t_22
T_10_17_sp12_h_l_1
T_9_5_sp12_v_t_22
T_9_12_sp4_v_t_38
T_6_12_sp4_h_l_9
T_10_12_sp4_h_l_9
T_13_12_sp4_v_t_44
T_14_12_sp4_h_l_2
T_14_12_lc_trk_g0_7
T_14_12_wire_logic_cluster/lc_0/in_3

T_21_26_wire_logic_cluster/lc_3/out
T_21_17_sp12_v_t_22
T_10_17_sp12_h_l_1
T_9_5_sp12_v_t_22
T_9_12_sp4_v_t_38
T_6_12_sp4_h_l_9
T_10_12_sp4_h_l_9
T_13_8_sp4_v_t_44
T_12_11_lc_trk_g3_4
T_12_11_wire_logic_cluster/lc_1/in_0

T_21_26_wire_logic_cluster/lc_3/out
T_21_17_sp12_v_t_22
T_10_17_sp12_h_l_1
T_9_5_sp12_v_t_22
T_9_12_sp4_v_t_38
T_6_12_sp4_h_l_9
T_10_12_sp4_h_l_9
T_13_8_sp4_v_t_44
T_12_10_lc_trk_g2_1
T_12_10_wire_logic_cluster/lc_6/in_3

T_21_26_wire_logic_cluster/lc_3/out
T_19_26_sp4_h_l_3
T_15_26_sp4_h_l_11
T_11_26_sp4_h_l_7
T_10_22_sp4_v_t_42
T_10_18_sp4_v_t_42
T_7_18_sp4_h_l_1
T_6_18_sp4_v_t_36
T_6_19_lc_trk_g3_4
T_6_19_wire_logic_cluster/lc_4/in_3

T_21_26_wire_logic_cluster/lc_3/out
T_21_17_sp12_v_t_22
T_10_17_sp12_h_l_1
T_9_5_sp12_v_t_22
T_9_12_sp4_v_t_38
T_6_12_sp4_h_l_9
T_6_12_lc_trk_g0_4
T_6_12_wire_logic_cluster/lc_1/in_3

T_21_26_wire_logic_cluster/lc_3/out
T_19_26_sp4_h_l_3
T_15_26_sp4_h_l_11
T_11_26_sp4_h_l_7
T_10_22_sp4_v_t_42
T_10_18_sp4_v_t_42
T_7_18_sp4_h_l_1
T_7_18_lc_trk_g1_4
T_7_18_wire_logic_cluster/lc_4/in_3

T_21_26_wire_logic_cluster/lc_3/out
T_21_17_sp12_v_t_22
T_21_5_sp12_v_t_22
T_21_10_sp4_v_t_40
T_18_10_sp4_h_l_11
T_18_10_lc_trk_g0_6
T_18_10_wire_logic_cluster/lc_7/in_3

T_21_26_wire_logic_cluster/lc_3/out
T_19_26_sp4_h_l_3
T_15_26_sp4_h_l_11
T_11_26_sp4_h_l_7
T_7_26_sp4_h_l_3
T_6_22_sp4_v_t_38
T_6_24_lc_trk_g3_3
T_6_24_wire_logic_cluster/lc_7/in_3

T_21_26_wire_logic_cluster/lc_3/out
T_21_23_sp4_v_t_46
T_18_23_sp4_h_l_5
T_14_23_sp4_h_l_8
T_10_23_sp4_h_l_8
T_6_23_sp4_h_l_4
T_7_23_lc_trk_g3_4
T_7_23_wire_logic_cluster/lc_0/in_3

T_21_26_wire_logic_cluster/lc_3/out
T_21_23_sp4_v_t_46
T_18_23_sp4_h_l_5
T_17_19_sp4_v_t_40
T_17_15_sp4_v_t_45
T_16_18_lc_trk_g3_5
T_16_18_wire_logic_cluster/lc_4/in_0

T_21_26_wire_logic_cluster/lc_3/out
T_21_25_sp12_v_t_22
T_21_13_sp12_v_t_22
T_10_13_sp12_h_l_1
T_11_13_lc_trk_g1_5
T_11_13_wire_logic_cluster/lc_7/in_3

T_21_26_wire_logic_cluster/lc_3/out
T_21_23_sp4_v_t_46
T_18_23_sp4_h_l_5
T_17_19_sp4_v_t_40
T_17_15_sp4_v_t_45
T_17_16_lc_trk_g3_5
T_17_16_wire_logic_cluster/lc_7/in_3

T_21_26_wire_logic_cluster/lc_3/out
T_21_23_sp4_v_t_46
T_18_23_sp4_h_l_5
T_17_19_sp4_v_t_40
T_14_19_sp4_h_l_11
T_15_19_lc_trk_g2_3
T_15_19_wire_logic_cluster/lc_4/in_3

T_21_26_wire_logic_cluster/lc_3/out
T_21_23_sp4_v_t_46
T_18_23_sp4_h_l_5
T_17_23_sp4_v_t_40
T_16_24_lc_trk_g3_0
T_16_24_wire_logic_cluster/lc_7/in_0

T_21_26_wire_logic_cluster/lc_3/out
T_21_26_sp4_h_l_11
T_20_22_sp4_v_t_46
T_17_22_sp4_h_l_5
T_19_22_lc_trk_g2_0
T_19_22_wire_logic_cluster/lc_7/in_3

T_21_26_wire_logic_cluster/lc_3/out
T_21_25_sp12_v_t_22
T_10_25_sp12_h_l_1
T_11_25_lc_trk_g0_5
T_11_25_wire_logic_cluster/lc_2/in_3

T_21_26_wire_logic_cluster/lc_3/out
T_21_25_sp12_v_t_22
T_10_25_sp12_h_l_1
T_10_25_lc_trk_g0_2
T_10_25_wire_logic_cluster/lc_7/in_3

T_21_26_wire_logic_cluster/lc_3/out
T_21_26_sp4_h_l_11
T_20_22_sp4_v_t_46
T_19_25_lc_trk_g3_6
T_19_25_wire_logic_cluster/lc_6/in_3

T_21_26_wire_logic_cluster/lc_3/out
T_21_26_sp4_h_l_11
T_20_22_sp4_v_t_46
T_20_23_lc_trk_g2_6
T_20_23_wire_logic_cluster/lc_1/in_3

T_21_26_wire_logic_cluster/lc_3/out
T_19_26_sp4_h_l_3
T_15_26_sp4_h_l_11
T_14_26_lc_trk_g1_3
T_14_26_wire_logic_cluster/lc_5/in_3

T_21_26_wire_logic_cluster/lc_3/out
T_21_23_sp4_v_t_46
T_21_24_lc_trk_g2_6
T_21_24_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_gpio_core.lb_002c_regZ0Z_25
T_19_22_wire_logic_cluster/lc_2/out
T_20_21_sp4_v_t_37
T_17_21_sp4_h_l_0
T_13_21_sp4_h_l_8
T_12_21_sp4_v_t_39
T_11_23_lc_trk_g0_2
T_11_23_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_9_11
T_15_19_wire_logic_cluster/lc_2/out
T_15_18_lc_trk_g0_2
T_15_18_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_gpio_core.lb_009c_regZ0Z_18
T_15_25_wire_logic_cluster/lc_2/out
T_15_21_sp4_v_t_41
T_16_21_sp4_h_l_4
T_16_21_lc_trk_g1_1
T_16_21_input_2_6
T_16_21_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_18_5
T_18_23_wire_logic_cluster/lc_2/out
T_18_23_lc_trk_g0_2
T_18_23_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_16_3
T_19_26_wire_logic_cluster/lc_2/out
T_18_25_lc_trk_g2_2
T_18_25_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_sump2.N_253
T_17_15_wire_logic_cluster/lc_1/out
T_16_14_lc_trk_g2_1
T_16_14_wire_logic_cluster/lc_4/in_3

T_17_15_wire_logic_cluster/lc_1/out
T_17_14_lc_trk_g0_1
T_17_14_wire_logic_cluster/lc_0/in_1

T_17_15_wire_logic_cluster/lc_1/out
T_17_15_sp4_h_l_7
T_20_11_sp4_v_t_42
T_19_14_lc_trk_g3_2
T_19_14_wire_logic_cluster/lc_0/in_1

T_17_15_wire_logic_cluster/lc_1/out
T_17_14_lc_trk_g0_1
T_17_14_wire_logic_cluster/lc_2/in_1

T_17_15_wire_logic_cluster/lc_1/out
T_17_11_sp4_v_t_39
T_17_12_lc_trk_g3_7
T_17_12_wire_logic_cluster/lc_0/in_0

T_17_15_wire_logic_cluster/lc_1/out
T_17_15_sp4_h_l_7
T_19_15_lc_trk_g2_2
T_19_15_wire_logic_cluster/lc_1/in_1

T_17_15_wire_logic_cluster/lc_1/out
T_17_13_sp4_v_t_47
T_16_15_lc_trk_g2_2
T_16_15_input_2_0
T_16_15_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_sump2.N_89
T_11_9_wire_logic_cluster/lc_0/out
T_11_7_sp4_v_t_45
T_8_7_sp4_h_l_2
T_4_7_sp4_h_l_2
T_6_7_lc_trk_g2_7
T_6_7_wire_logic_cluster/lc_6/in_1

T_11_9_wire_logic_cluster/lc_0/out
T_11_7_sp4_v_t_45
T_8_7_sp4_h_l_2
T_4_7_sp4_h_l_2
T_6_7_lc_trk_g2_7
T_6_7_wire_logic_cluster/lc_0/in_1

T_11_9_wire_logic_cluster/lc_0/out
T_11_7_sp4_v_t_45
T_8_7_sp4_h_l_2
T_4_7_sp4_h_l_2
T_6_7_lc_trk_g2_7
T_6_7_wire_logic_cluster/lc_2/in_1

T_11_9_wire_logic_cluster/lc_0/out
T_11_7_sp4_v_t_45
T_8_7_sp4_h_l_2
T_4_7_sp4_h_l_2
T_6_7_lc_trk_g2_7
T_6_7_wire_logic_cluster/lc_4/in_1

T_11_9_wire_logic_cluster/lc_0/out
T_11_7_sp4_v_t_45
T_8_7_sp4_h_l_2
T_4_7_sp4_h_l_2
T_6_7_lc_trk_g2_7
T_6_7_input_2_7
T_6_7_wire_logic_cluster/lc_7/in_2

T_11_9_wire_logic_cluster/lc_0/out
T_11_7_sp4_v_t_45
T_8_7_sp4_h_l_2
T_4_7_sp4_h_l_2
T_6_7_lc_trk_g2_7
T_6_7_input_2_1
T_6_7_wire_logic_cluster/lc_1/in_2

T_11_9_wire_logic_cluster/lc_0/out
T_11_7_sp4_v_t_45
T_8_7_sp4_h_l_2
T_4_7_sp4_h_l_2
T_6_7_lc_trk_g2_7
T_6_7_input_2_3
T_6_7_wire_logic_cluster/lc_3/in_2

T_11_9_wire_logic_cluster/lc_0/out
T_11_7_sp4_v_t_45
T_8_7_sp4_h_l_2
T_4_7_sp4_h_l_2
T_6_7_lc_trk_g2_7
T_6_7_input_2_5
T_6_7_wire_logic_cluster/lc_5/in_2

T_11_9_wire_logic_cluster/lc_0/out
T_11_7_sp4_v_t_45
T_8_11_sp4_h_l_8
T_9_11_lc_trk_g3_0
T_9_11_wire_logic_cluster/lc_0/in_1

T_11_9_wire_logic_cluster/lc_0/out
T_8_9_sp12_h_l_0
T_7_9_lc_trk_g1_0
T_7_9_wire_logic_cluster/lc_0/in_1

T_11_9_wire_logic_cluster/lc_0/out
T_8_9_sp12_h_l_0
T_7_9_lc_trk_g0_0
T_7_9_input_2_2
T_7_9_wire_logic_cluster/lc_2/in_2

T_11_9_wire_logic_cluster/lc_0/out
T_8_9_sp12_h_l_0
T_7_9_lc_trk_g1_0
T_7_9_input_2_3
T_7_9_wire_logic_cluster/lc_3/in_2

T_11_9_wire_logic_cluster/lc_0/out
T_8_9_sp12_h_l_0
T_7_9_lc_trk_g0_0
T_7_9_input_2_4
T_7_9_wire_logic_cluster/lc_4/in_2

T_11_9_wire_logic_cluster/lc_0/out
T_8_9_sp12_h_l_0
T_7_9_lc_trk_g1_0
T_7_9_input_2_5
T_7_9_wire_logic_cluster/lc_5/in_2

T_11_9_wire_logic_cluster/lc_0/out
T_8_9_sp12_h_l_0
T_7_9_lc_trk_g0_0
T_7_9_input_2_6
T_7_9_wire_logic_cluster/lc_6/in_2

T_11_9_wire_logic_cluster/lc_0/out
T_8_9_sp12_h_l_0
T_7_9_lc_trk_g1_0
T_7_9_input_2_7
T_7_9_wire_logic_cluster/lc_7/in_2

T_11_9_wire_logic_cluster/lc_0/out
T_8_9_sp12_h_l_0
T_7_9_lc_trk_g1_0
T_7_9_input_2_1
T_7_9_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_sump2.m7_0_1
T_11_9_wire_logic_cluster/lc_2/out
T_11_9_lc_trk_g0_2
T_11_9_input_2_0
T_11_9_wire_logic_cluster/lc_0/in_2

End 

Net : u_mesa_core.dword_sr_4
T_27_25_wire_logic_cluster/lc_4/out
T_27_24_sp4_v_t_40
T_28_24_sp4_h_l_10
T_24_24_sp4_h_l_6
T_23_24_lc_trk_g0_6
T_23_24_wire_logic_cluster/lc_0/in_0

T_27_25_wire_logic_cluster/lc_4/out
T_27_24_sp4_v_t_40
T_28_24_sp4_h_l_10
T_24_24_sp4_h_l_6
T_20_24_sp4_h_l_2
T_22_24_lc_trk_g3_7
T_22_24_input_2_4
T_22_24_wire_logic_cluster/lc_4/in_2

T_27_25_wire_logic_cluster/lc_4/out
T_27_24_sp4_v_t_40
T_28_24_sp4_h_l_10
T_24_24_sp4_h_l_6
T_23_24_lc_trk_g0_6
T_23_24_wire_logic_cluster/lc_3/in_3

T_27_25_wire_logic_cluster/lc_4/out
T_27_21_sp4_v_t_45
T_26_23_lc_trk_g2_0
T_26_23_input_2_0
T_26_23_wire_logic_cluster/lc_0/in_2

T_27_25_wire_logic_cluster/lc_4/out
T_27_25_lc_trk_g0_4
T_27_25_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u0_lb_rd_rdy
T_12_16_wire_logic_cluster/lc_0/out
T_13_16_sp4_h_l_0
T_17_16_sp4_h_l_0
T_20_16_sp4_v_t_40
T_21_20_sp4_h_l_11
T_25_20_sp4_h_l_2
T_24_16_sp4_v_t_42
T_23_19_lc_trk_g3_2
T_23_19_wire_logic_cluster/lc_6/in_3

T_12_16_wire_logic_cluster/lc_0/out
T_13_16_sp4_h_l_0
T_17_16_sp4_h_l_0
T_20_16_sp4_v_t_40
T_20_20_sp4_v_t_40
T_19_21_lc_trk_g3_0
T_19_21_wire_logic_cluster/lc_6/in_3

T_12_16_wire_logic_cluster/lc_0/out
T_9_16_sp12_h_l_0
T_16_16_sp4_h_l_9
T_19_16_sp4_v_t_39
T_18_18_lc_trk_g1_2
T_18_18_input_2_1
T_18_18_wire_logic_cluster/lc_1/in_2

T_12_16_wire_logic_cluster/lc_0/out
T_13_16_sp4_h_l_0
T_17_16_sp4_h_l_0
T_20_16_sp4_v_t_40
T_19_18_lc_trk_g1_5
T_19_18_wire_logic_cluster/lc_3/in_3

T_12_16_wire_logic_cluster/lc_0/out
T_13_16_sp4_h_l_0
T_17_16_sp4_h_l_0
T_20_16_sp4_v_t_40
T_19_18_lc_trk_g1_5
T_19_18_wire_logic_cluster/lc_7/in_3

T_12_16_wire_logic_cluster/lc_0/out
T_13_16_sp4_h_l_0
T_17_16_sp4_h_l_0
T_20_16_sp4_v_t_40
T_20_19_lc_trk_g1_0
T_20_19_input_2_7
T_20_19_wire_logic_cluster/lc_7/in_2

T_12_16_wire_logic_cluster/lc_0/out
T_12_13_sp4_v_t_40
T_13_17_sp4_h_l_5
T_17_17_sp4_h_l_8
T_18_17_lc_trk_g2_0
T_18_17_wire_logic_cluster/lc_3/in_3

T_12_16_wire_logic_cluster/lc_0/out
T_12_13_sp4_v_t_40
T_13_17_sp4_h_l_5
T_17_17_sp4_h_l_8
T_21_17_sp4_h_l_4
T_22_17_lc_trk_g2_4
T_22_17_wire_logic_cluster/lc_7/in_3

T_12_16_wire_logic_cluster/lc_0/out
T_12_13_sp4_v_t_40
T_13_17_sp4_h_l_5
T_17_17_sp4_h_l_8
T_21_17_sp4_h_l_4
T_22_17_lc_trk_g2_4
T_22_17_wire_logic_cluster/lc_5/in_3

T_12_16_wire_logic_cluster/lc_0/out
T_12_13_sp4_v_t_40
T_13_17_sp4_h_l_5
T_17_17_sp4_h_l_8
T_20_13_sp4_v_t_45
T_20_15_lc_trk_g3_0
T_20_15_wire_logic_cluster/lc_6/in_3

T_12_16_wire_logic_cluster/lc_0/out
T_9_16_sp12_h_l_0
T_20_4_sp12_v_t_23
T_20_14_lc_trk_g2_4
T_20_14_wire_logic_cluster/lc_0/in_0

T_12_16_wire_logic_cluster/lc_0/out
T_12_13_sp4_v_t_40
T_13_17_sp4_h_l_5
T_17_17_sp4_h_l_8
T_19_17_lc_trk_g3_5
T_19_17_wire_logic_cluster/lc_7/in_3

T_12_16_wire_logic_cluster/lc_0/out
T_9_16_sp12_h_l_0
T_20_4_sp12_v_t_23
T_20_14_lc_trk_g2_4
T_20_14_wire_logic_cluster/lc_1/in_3

T_12_16_wire_logic_cluster/lc_0/out
T_12_13_sp4_v_t_40
T_13_17_sp4_h_l_5
T_17_17_sp4_h_l_8
T_19_17_lc_trk_g3_5
T_19_17_wire_logic_cluster/lc_6/in_0

T_12_16_wire_logic_cluster/lc_0/out
T_12_13_sp4_v_t_40
T_13_17_sp4_h_l_5
T_17_17_sp4_h_l_8
T_21_17_sp4_h_l_4
T_24_17_sp4_v_t_44
T_24_18_lc_trk_g2_4
T_24_18_wire_logic_cluster/lc_0/in_0

T_12_16_wire_logic_cluster/lc_0/out
T_12_13_sp4_v_t_40
T_13_17_sp4_h_l_5
T_17_17_sp4_h_l_8
T_21_17_sp4_h_l_4
T_24_17_sp4_v_t_44
T_24_18_lc_trk_g2_4
T_24_18_wire_logic_cluster/lc_6/in_0

T_12_16_wire_logic_cluster/lc_0/out
T_12_13_sp4_v_t_40
T_13_17_sp4_h_l_5
T_17_17_sp4_h_l_8
T_20_13_sp4_v_t_45
T_20_15_lc_trk_g3_0
T_20_15_wire_logic_cluster/lc_0/in_3

T_12_16_wire_logic_cluster/lc_0/out
T_12_13_sp4_v_t_40
T_13_17_sp4_h_l_5
T_17_17_sp4_h_l_8
T_20_13_sp4_v_t_45
T_19_14_lc_trk_g3_5
T_19_14_wire_logic_cluster/lc_3/in_3

T_12_16_wire_logic_cluster/lc_0/out
T_12_13_sp4_v_t_40
T_13_17_sp4_h_l_5
T_17_17_sp4_h_l_8
T_20_13_sp4_v_t_45
T_21_13_sp4_h_l_8
T_21_13_lc_trk_g0_5
T_21_13_wire_logic_cluster/lc_0/in_3

T_12_16_wire_logic_cluster/lc_0/out
T_9_16_sp12_h_l_0
T_19_16_lc_trk_g1_7
T_19_16_wire_logic_cluster/lc_1/in_3

T_12_16_wire_logic_cluster/lc_0/out
T_12_13_sp4_v_t_40
T_13_17_sp4_h_l_5
T_17_17_sp4_h_l_8
T_21_17_sp4_h_l_4
T_22_17_lc_trk_g2_4
T_22_17_wire_logic_cluster/lc_0/in_0

T_12_16_wire_logic_cluster/lc_0/out
T_12_13_sp4_v_t_40
T_13_17_sp4_h_l_5
T_17_17_sp4_h_l_8
T_21_17_sp4_h_l_4
T_23_17_lc_trk_g3_1
T_23_17_wire_logic_cluster/lc_0/in_0

T_12_16_wire_logic_cluster/lc_0/out
T_12_13_sp4_v_t_40
T_13_17_sp4_h_l_5
T_17_17_sp4_h_l_8
T_18_17_lc_trk_g2_0
T_18_17_wire_logic_cluster/lc_0/in_0

T_12_16_wire_logic_cluster/lc_0/out
T_9_16_sp12_h_l_0
T_20_4_sp12_v_t_23
T_20_14_lc_trk_g2_4
T_20_14_wire_logic_cluster/lc_3/in_3

T_12_16_wire_logic_cluster/lc_0/out
T_9_16_sp12_h_l_0
T_20_16_sp12_v_t_23
T_20_18_lc_trk_g3_4
T_20_18_wire_logic_cluster/lc_0/in_3

T_12_16_wire_logic_cluster/lc_0/out
T_13_16_sp4_h_l_0
T_17_16_sp4_h_l_0
T_20_16_sp4_v_t_40
T_19_18_lc_trk_g1_5
T_19_18_wire_logic_cluster/lc_1/in_3

T_12_16_wire_logic_cluster/lc_0/out
T_13_16_sp4_h_l_0
T_17_16_sp4_h_l_0
T_20_16_sp4_v_t_40
T_20_17_lc_trk_g3_0
T_20_17_wire_logic_cluster/lc_2/in_3

T_12_16_wire_logic_cluster/lc_0/out
T_12_13_sp4_v_t_40
T_13_17_sp4_h_l_5
T_17_17_sp4_h_l_8
T_19_17_lc_trk_g3_5
T_19_17_wire_logic_cluster/lc_1/in_3

T_12_16_wire_logic_cluster/lc_0/out
T_12_13_sp4_v_t_40
T_13_17_sp4_h_l_5
T_17_17_sp4_h_l_8
T_20_13_sp4_v_t_45
T_20_16_lc_trk_g0_5
T_20_16_wire_logic_cluster/lc_6/in_3

T_12_16_wire_logic_cluster/lc_0/out
T_12_13_sp4_v_t_40
T_13_17_sp4_h_l_5
T_17_17_sp4_h_l_8
T_21_17_sp4_h_l_4
T_22_17_lc_trk_g2_4
T_22_17_wire_logic_cluster/lc_1/in_3

T_12_16_wire_logic_cluster/lc_0/out
T_12_13_sp4_v_t_40
T_13_17_sp4_h_l_5
T_17_17_sp4_h_l_8
T_21_17_sp4_h_l_4
T_22_17_lc_trk_g2_4
T_22_17_wire_logic_cluster/lc_3/in_3

T_12_16_wire_logic_cluster/lc_0/out
T_12_12_sp12_v_t_23
T_13_12_sp12_h_l_0
T_20_12_lc_trk_g0_0
T_20_12_wire_logic_cluster/lc_3/in_1

T_12_16_wire_logic_cluster/lc_0/out
T_12_12_sp12_v_t_23
T_13_12_sp12_h_l_0
T_17_12_lc_trk_g1_3
T_17_12_wire_logic_cluster/lc_3/in_3

T_12_16_wire_logic_cluster/lc_0/out
T_12_13_sp4_v_t_40
T_13_17_sp4_h_l_5
T_17_17_sp4_h_l_8
T_19_17_lc_trk_g3_5
T_19_17_wire_logic_cluster/lc_5/in_3

End 

Net : u_mesa_core.u_mesa2ctrl.subslot_ctrl_0_sqmuxaZ0Z_7
T_23_24_wire_logic_cluster/lc_0/out
T_24_24_lc_trk_g0_0
T_24_24_wire_logic_cluster/lc_4/in_0

T_23_24_wire_logic_cluster/lc_0/out
T_24_24_lc_trk_g0_0
T_24_24_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.N_112
T_23_19_wire_logic_cluster/lc_6/out
T_24_17_sp4_v_t_40
T_21_17_sp4_h_l_11
T_20_13_sp4_v_t_41
T_19_15_lc_trk_g1_4
T_19_15_wire_logic_cluster/lc_3/in_0

T_23_19_wire_logic_cluster/lc_6/out
T_23_18_sp4_v_t_44
T_23_14_sp4_v_t_37
T_20_14_sp4_h_l_6
T_20_14_lc_trk_g1_3
T_20_14_wire_logic_cluster/lc_2/in_0

T_23_19_wire_logic_cluster/lc_6/out
T_23_18_sp4_v_t_44
T_23_14_sp4_v_t_37
T_20_14_sp4_h_l_6
T_20_14_lc_trk_g1_3
T_20_14_wire_logic_cluster/lc_4/in_0

T_23_19_wire_logic_cluster/lc_6/out
T_24_17_sp4_v_t_40
T_21_17_sp4_h_l_11
T_17_17_sp4_h_l_2
T_18_17_lc_trk_g3_2
T_18_17_wire_logic_cluster/lc_1/in_0

T_23_19_wire_logic_cluster/lc_6/out
T_24_17_sp4_v_t_40
T_21_17_sp4_h_l_11
T_20_13_sp4_v_t_41
T_20_15_lc_trk_g2_4
T_20_15_wire_logic_cluster/lc_1/in_3

T_23_19_wire_logic_cluster/lc_6/out
T_23_18_sp4_v_t_44
T_23_14_sp4_v_t_37
T_20_14_sp4_h_l_6
T_21_14_lc_trk_g2_6
T_21_14_wire_logic_cluster/lc_1/in_3

T_23_19_wire_logic_cluster/lc_6/out
T_24_17_sp4_v_t_40
T_21_17_sp4_h_l_11
T_20_13_sp4_v_t_41
T_19_15_lc_trk_g1_4
T_19_15_wire_logic_cluster/lc_6/in_3

T_23_19_wire_logic_cluster/lc_6/out
T_23_18_sp4_v_t_44
T_23_14_sp4_v_t_37
T_20_14_sp4_h_l_6
T_19_14_lc_trk_g1_6
T_19_14_wire_logic_cluster/lc_4/in_3

T_23_19_wire_logic_cluster/lc_6/out
T_22_19_sp12_h_l_0
T_21_7_sp12_v_t_23
T_21_13_lc_trk_g3_4
T_21_13_wire_logic_cluster/lc_4/in_3

T_23_19_wire_logic_cluster/lc_6/out
T_24_17_sp4_v_t_40
T_21_17_sp4_h_l_11
T_17_17_sp4_h_l_2
T_19_17_lc_trk_g2_7
T_19_17_wire_logic_cluster/lc_2/in_3

T_23_19_wire_logic_cluster/lc_6/out
T_24_17_sp4_v_t_40
T_21_17_sp4_h_l_11
T_20_17_lc_trk_g1_3
T_20_17_wire_logic_cluster/lc_6/in_0

T_23_19_wire_logic_cluster/lc_6/out
T_23_18_sp4_v_t_44
T_20_18_sp4_h_l_9
T_19_18_lc_trk_g0_1
T_19_18_wire_logic_cluster/lc_2/in_1

T_23_19_wire_logic_cluster/lc_6/out
T_23_16_sp4_v_t_36
T_23_12_sp4_v_t_36
T_22_16_lc_trk_g1_1
T_22_16_wire_logic_cluster/lc_3/in_3

T_23_19_wire_logic_cluster/lc_6/out
T_23_16_sp4_v_t_36
T_23_12_sp4_v_t_36
T_22_16_lc_trk_g1_1
T_22_16_wire_logic_cluster/lc_1/in_3

T_23_19_wire_logic_cluster/lc_6/out
T_23_18_sp4_v_t_44
T_20_18_sp4_h_l_9
T_20_18_lc_trk_g0_4
T_20_18_wire_logic_cluster/lc_1/in_3

T_23_19_wire_logic_cluster/lc_6/out
T_23_18_sp4_v_t_44
T_20_18_sp4_h_l_9
T_20_18_lc_trk_g0_4
T_20_18_wire_logic_cluster/lc_7/in_3

T_23_19_wire_logic_cluster/lc_6/out
T_24_17_sp4_v_t_40
T_21_17_sp4_h_l_11
T_20_17_lc_trk_g1_3
T_20_17_wire_logic_cluster/lc_1/in_3

T_23_19_wire_logic_cluster/lc_6/out
T_24_17_sp4_v_t_40
T_21_17_sp4_h_l_11
T_20_17_lc_trk_g1_3
T_20_17_wire_logic_cluster/lc_3/in_3

T_23_19_wire_logic_cluster/lc_6/out
T_23_16_sp4_v_t_36
T_23_17_lc_trk_g3_4
T_23_17_wire_logic_cluster/lc_6/in_3

T_23_19_wire_logic_cluster/lc_6/out
T_23_18_lc_trk_g0_6
T_23_18_wire_logic_cluster/lc_0/in_0

T_23_19_wire_logic_cluster/lc_6/out
T_23_18_lc_trk_g0_6
T_23_18_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1_RNO_3Z0Z_13
T_9_15_wire_logic_cluster/lc_4/out
T_10_16_lc_trk_g2_4
T_10_16_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_sump2.ctrl_05_regZ0Z_12
T_16_8_wire_logic_cluster/lc_4/out
T_16_7_sp4_v_t_40
T_13_7_sp4_h_l_11
T_14_7_lc_trk_g2_3
T_14_7_wire_logic_cluster/lc_6/in_3

T_16_8_wire_logic_cluster/lc_4/out
T_16_7_sp4_v_t_40
T_13_7_sp4_h_l_11
T_13_7_lc_trk_g0_6
T_13_7_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.lb_0028_reg_m_20_cascade_
T_13_20_wire_logic_cluster/lc_1/ltout
T_13_20_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_gpio_core.lb_0088_regZ0Z_18
T_9_18_wire_logic_cluster/lc_6/out
T_9_17_sp4_v_t_44
T_10_21_sp4_h_l_9
T_14_21_sp4_h_l_5
T_16_21_lc_trk_g2_0
T_16_21_wire_logic_cluster/lc_7/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_i_a2_8_0_23_cascade_
T_18_22_wire_logic_cluster/lc_1/ltout
T_18_22_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_9_3
T_15_22_wire_logic_cluster/lc_5/out
T_15_15_sp12_v_t_22
T_15_18_lc_trk_g2_2
T_15_18_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_i_0_0_0_4
T_9_17_wire_logic_cluster/lc_4/out
T_9_17_lc_trk_g0_4
T_9_17_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_i_0_a2_1_0_4
T_9_17_wire_logic_cluster/lc_2/out
T_9_17_lc_trk_g3_2
T_9_17_wire_logic_cluster/lc_4/in_1

End 

Net : u_mesa_core.u_mesa_decode.byte_rdy_RNIFTRJZ0Z_2
T_27_18_wire_logic_cluster/lc_7/out
T_26_19_lc_trk_g0_7
T_26_19_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_3_17_cascade_
T_14_22_wire_logic_cluster/lc_3/ltout
T_14_22_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_gpio_core.lb_0034_reg_m_17_cascade_
T_14_22_wire_logic_cluster/lc_2/ltout
T_14_22_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_sump2.events_locZ0Z_10
T_12_7_wire_logic_cluster/lc_7/out
T_10_7_sp12_h_l_1
T_16_7_lc_trk_g0_6
T_16_7_wire_logic_cluster/lc_4/in_0

T_12_7_wire_logic_cluster/lc_7/out
T_13_7_lc_trk_g1_7
T_13_7_wire_logic_cluster/lc_2/in_0

T_12_7_wire_logic_cluster/lc_7/out
T_13_6_sp4_v_t_47
T_13_9_lc_trk_g0_7
T_13_9_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.trigger_delay_p1Z0Z_13
T_9_9_wire_logic_cluster/lc_7/out
T_9_9_lc_trk_g2_7
T_9_9_input_2_1
T_9_9_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_gpio_core.lb_008c_reg_m_29
T_14_17_wire_logic_cluster/lc_5/out
T_14_17_lc_trk_g1_5
T_14_17_wire_logic_cluster/lc_3/in_3

End 

Net : u_mesa_core.u_mesa_decode.byte_rdy_RNIFTRJZ0
T_26_20_wire_logic_cluster/lc_4/out
T_26_19_lc_trk_g0_4
T_26_19_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.u_sump2.un1_rle_time_cry_5
T_5_13_wire_logic_cluster/lc_5/cout
T_5_13_wire_logic_cluster/lc_6/in_3

Net : u_mesa_core.dword_sr_1
T_23_26_wire_logic_cluster/lc_2/out
T_23_23_sp4_v_t_44
T_24_23_sp4_h_l_9
T_24_23_lc_trk_g0_4
T_24_23_input_2_0
T_24_23_wire_logic_cluster/lc_0/in_2

T_23_26_wire_logic_cluster/lc_2/out
T_23_26_sp4_h_l_9
T_26_22_sp4_v_t_44
T_26_24_lc_trk_g2_1
T_26_24_input_2_5
T_26_24_wire_logic_cluster/lc_5/in_2

T_23_26_wire_logic_cluster/lc_2/out
T_24_23_sp4_v_t_45
T_24_19_sp4_v_t_41
T_24_20_lc_trk_g3_1
T_24_20_wire_logic_cluster/lc_1/in_3

T_23_26_wire_logic_cluster/lc_2/out
T_23_23_sp4_v_t_44
T_22_24_lc_trk_g3_4
T_22_24_wire_logic_cluster/lc_2/in_1

T_23_26_wire_logic_cluster/lc_2/out
T_23_26_lc_trk_g2_2
T_23_26_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_gpio_core.lb_0084_regZ0Z_29
T_15_23_wire_logic_cluster/lc_4/out
T_13_23_sp4_h_l_5
T_13_23_lc_trk_g1_0
T_13_23_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_gpio_core.lb_0034_regZ0Z_25
T_19_20_wire_logic_cluster/lc_0/out
T_20_20_sp4_h_l_0
T_16_20_sp4_h_l_8
T_12_20_sp4_h_l_8
T_11_20_sp4_v_t_45
T_11_23_lc_trk_g0_5
T_11_23_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_sump2.N_2248_cascade_
T_15_16_wire_logic_cluster/lc_0/ltout
T_15_16_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_gpio_core.lb_002c_regZ0Z_29
T_19_22_wire_logic_cluster/lc_6/out
T_19_22_sp4_h_l_1
T_15_22_sp4_h_l_9
T_14_22_sp4_v_t_38
T_13_23_lc_trk_g2_6
T_13_23_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_sump2.user_addrZ0Z_5
T_15_12_wire_logic_cluster/lc_5/out
T_15_13_lc_trk_g1_5
T_15_13_wire_logic_cluster/lc_6/in_0

End 

Net : u_mesa_core.u_mesa2ctrl.subslot_ctrl_0_sqmuxa_8
T_24_23_wire_logic_cluster/lc_0/out
T_24_21_sp4_v_t_45
T_24_24_lc_trk_g0_5
T_24_24_wire_logic_cluster/lc_4/in_1

T_24_23_wire_logic_cluster/lc_0/out
T_24_21_sp4_v_t_45
T_24_24_lc_trk_g0_5
T_24_24_input_2_5
T_24_24_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_sump2.ram_rd_d_5_sn_N_2
T_18_13_wire_logic_cluster/lc_6/out
T_18_11_sp4_v_t_41
T_19_15_sp4_h_l_10
T_22_15_sp4_v_t_38
T_21_17_lc_trk_g0_3
T_21_17_wire_logic_cluster/lc_4/in_3

T_18_13_wire_logic_cluster/lc_6/out
T_18_12_sp4_v_t_44
T_19_12_sp4_h_l_2
T_20_12_lc_trk_g3_2
T_20_12_wire_logic_cluster/lc_0/in_1

T_18_13_wire_logic_cluster/lc_6/out
T_18_12_sp4_v_t_44
T_15_16_sp4_h_l_2
T_15_16_lc_trk_g1_7
T_15_16_wire_logic_cluster/lc_5/in_1

T_18_13_wire_logic_cluster/lc_6/out
T_18_11_sp4_v_t_41
T_19_15_sp4_h_l_10
T_19_15_lc_trk_g1_7
T_19_15_wire_logic_cluster/lc_5/in_3

T_18_13_wire_logic_cluster/lc_6/out
T_18_11_sp4_v_t_41
T_19_15_sp4_h_l_10
T_21_15_lc_trk_g3_7
T_21_15_wire_logic_cluster/lc_1/in_3

T_18_13_wire_logic_cluster/lc_6/out
T_17_13_sp12_h_l_0
T_20_13_lc_trk_g1_0
T_20_13_wire_logic_cluster/lc_0/in_1

T_18_13_wire_logic_cluster/lc_6/out
T_17_13_sp12_h_l_0
T_20_13_lc_trk_g1_0
T_20_13_wire_logic_cluster/lc_2/in_1

T_18_13_wire_logic_cluster/lc_6/out
T_17_13_sp12_h_l_0
T_21_13_lc_trk_g0_3
T_21_13_wire_logic_cluster/lc_2/in_1

T_18_13_wire_logic_cluster/lc_6/out
T_19_12_sp4_v_t_45
T_19_16_lc_trk_g0_0
T_19_16_wire_logic_cluster/lc_3/in_1

T_18_13_wire_logic_cluster/lc_6/out
T_18_14_lc_trk_g0_6
T_18_14_wire_logic_cluster/lc_6/in_0

T_18_13_wire_logic_cluster/lc_6/out
T_17_12_lc_trk_g3_6
T_17_12_wire_logic_cluster/lc_5/in_0

T_18_13_wire_logic_cluster/lc_6/out
T_18_13_lc_trk_g3_6
T_18_13_wire_logic_cluster/lc_0/in_3

T_18_13_wire_logic_cluster/lc_6/out
T_18_12_lc_trk_g1_6
T_18_12_wire_logic_cluster/lc_0/in_3

T_18_13_wire_logic_cluster/lc_6/out
T_17_12_lc_trk_g3_6
T_17_12_wire_logic_cluster/lc_4/in_3

T_18_13_wire_logic_cluster/lc_6/out
T_17_14_lc_trk_g1_6
T_17_14_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_sump2.ram_rd_d8_0
T_18_13_wire_logic_cluster/lc_3/out
T_18_13_lc_trk_g0_3
T_18_13_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1_RNO_6Z0Z_6
T_9_23_wire_logic_cluster/lc_0/out
T_9_23_lc_trk_g0_0
T_9_23_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_9_7
T_15_19_wire_logic_cluster/lc_3/out
T_15_19_lc_trk_g0_3
T_15_19_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_sump2.ctrl_rd_page_p1Z0Z_2
T_13_15_wire_logic_cluster/lc_2/out
T_13_13_sp12_v_t_23
T_14_13_sp12_h_l_0
T_18_13_lc_trk_g1_3
T_18_13_wire_logic_cluster/lc_3/in_3

T_13_15_wire_logic_cluster/lc_2/out
T_13_13_sp12_v_t_23
T_14_13_sp12_h_l_0
T_18_13_lc_trk_g1_3
T_18_13_wire_logic_cluster/lc_5/in_1

End 

Net : test_cntZ0Z_1
T_28_23_wire_logic_cluster/lc_1/out
T_28_23_lc_trk_g3_1
T_28_23_wire_logic_cluster/lc_1/in_1

End 

Net : bfn_24_20_0_
T_28_26_wire_logic_cluster/carry_in_mux/cout
T_28_26_wire_logic_cluster/lc_0/in_3

Net : u_core.u_sump2.rle_timeZ0Z_7
T_5_13_wire_logic_cluster/lc_7/out
T_5_13_lc_trk_g3_7
T_5_13_wire_logic_cluster/lc_7/in_1

T_5_13_wire_logic_cluster/lc_7/out
T_6_10_sp4_v_t_39
T_7_14_sp4_h_l_8
T_8_14_lc_trk_g3_0
T_8_14_wire_bram/ram/WDATA_7

End 

Net : u_core.u_sump2.user_addr_RNIUP211Z0Z_0
T_15_13_wire_logic_cluster/lc_1/out
T_16_13_lc_trk_g0_1
T_16_13_wire_logic_cluster/lc_4/in_1

T_15_13_wire_logic_cluster/lc_1/out
T_15_13_sp4_h_l_7
T_17_13_lc_trk_g2_2
T_17_13_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_gpio_core.lb_008c_regZ0Z_9
T_20_26_wire_logic_cluster/lc_0/out
T_20_22_sp4_v_t_37
T_17_22_sp4_h_l_0
T_16_18_sp4_v_t_40
T_13_18_sp4_h_l_5
T_12_18_lc_trk_g0_5
T_12_18_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_sump2.c_addr_p1_RNIKT7R2Z0Z_0
T_16_13_wire_logic_cluster/lc_4/out
T_15_13_sp4_h_l_0
T_19_13_sp4_h_l_8
T_22_9_sp4_v_t_39
T_23_9_sp4_h_l_7
T_26_5_sp4_v_t_42
T_25_7_lc_trk_g0_7
T_25_7_input0_7
T_25_7_wire_bram/ram/RADDR_0

T_16_13_wire_logic_cluster/lc_4/out
T_9_13_sp12_h_l_0
T_8_13_sp12_v_t_23
T_8_21_sp4_v_t_37
T_8_23_lc_trk_g3_0
T_8_23_input0_7
T_8_23_wire_bram/ram/RADDR_0

T_16_13_wire_logic_cluster/lc_4/out
T_15_13_sp4_h_l_0
T_19_13_sp4_h_l_8
T_23_13_sp4_h_l_4
T_26_9_sp4_v_t_41
T_25_11_lc_trk_g1_4
T_25_11_input0_7
T_25_11_wire_bram/ram/RADDR_0

T_16_13_wire_logic_cluster/lc_4/out
T_15_13_sp4_h_l_0
T_19_13_sp4_h_l_8
T_23_13_sp4_h_l_4
T_26_13_sp4_v_t_41
T_25_15_lc_trk_g1_4
T_25_15_input0_7
T_25_15_wire_bram/ram/RADDR_0

T_16_13_wire_logic_cluster/lc_4/out
T_15_13_sp4_h_l_0
T_19_13_sp4_h_l_8
T_22_9_sp4_v_t_39
T_23_9_sp4_h_l_7
T_25_9_lc_trk_g3_2
T_25_9_input0_7
T_25_9_wire_bram/ram/RADDR_0

T_16_13_wire_logic_cluster/lc_4/out
T_16_9_sp4_v_t_45
T_13_9_sp4_h_l_2
T_9_9_sp4_h_l_2
T_8_5_sp4_v_t_42
T_8_7_lc_trk_g2_7
T_8_7_input0_7
T_8_7_wire_bram/ram/RADDR_0

T_16_13_wire_logic_cluster/lc_4/out
T_9_13_sp12_h_l_0
T_8_13_sp12_v_t_23
T_8_17_lc_trk_g3_0
T_8_17_input0_7
T_8_17_wire_bram/ram/RADDR_0

T_16_13_wire_logic_cluster/lc_4/out
T_9_13_sp12_h_l_0
T_8_13_sp12_v_t_23
T_8_19_lc_trk_g3_4
T_8_19_input0_7
T_8_19_wire_bram/ram/RADDR_0

T_16_13_wire_logic_cluster/lc_4/out
T_9_13_sp12_h_l_0
T_8_13_sp12_v_t_23
T_8_21_lc_trk_g3_0
T_8_21_input0_7
T_8_21_wire_bram/ram/RADDR_0

T_16_13_wire_logic_cluster/lc_4/out
T_9_13_sp12_h_l_0
T_8_13_sp12_v_t_23
T_8_25_lc_trk_g3_0
T_8_25_input0_7
T_8_25_wire_bram/ram/RADDR_0

T_16_13_wire_logic_cluster/lc_4/out
T_15_13_sp4_h_l_0
T_19_13_sp4_h_l_8
T_23_13_sp4_h_l_4
T_25_13_lc_trk_g2_1
T_25_13_input0_7
T_25_13_wire_bram/ram/RADDR_0

T_16_13_wire_logic_cluster/lc_4/out
T_16_9_sp4_v_t_45
T_13_9_sp4_h_l_2
T_9_9_sp4_h_l_2
T_8_9_lc_trk_g1_2
T_8_9_input0_7
T_8_9_wire_bram/ram/RADDR_0

End 

Net : u_core.u_sump2.un1_d_addr_cry_0_c_THRU_CO
T_15_13_wire_logic_cluster/lc_0/cout
T_15_13_wire_logic_cluster/lc_1/in_3

Net : u_core.u_gpio_core.lb_rd_d_1_RNO_2Z0Z_11
T_13_18_wire_logic_cluster/lc_0/out
T_13_15_sp4_v_t_40
T_10_19_sp4_h_l_10
T_11_19_lc_trk_g2_2
T_11_19_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_sump2.c_addr_p1Z0Z_9
T_6_11_wire_logic_cluster/lc_3/out
T_6_11_sp4_h_l_11
T_10_11_sp4_h_l_7
T_13_11_sp4_v_t_37
T_14_15_sp4_h_l_6
T_14_15_lc_trk_g0_3
T_14_15_wire_logic_cluster/lc_0/in_1

T_6_11_wire_logic_cluster/lc_3/out
T_6_11_sp4_h_l_11
T_10_11_sp4_h_l_7
T_13_11_sp4_v_t_37
T_12_13_lc_trk_g1_0
T_12_13_wire_logic_cluster/lc_0/in_1

T_6_11_wire_logic_cluster/lc_3/out
T_6_11_sp4_h_l_11
T_10_11_sp4_h_l_7
T_13_11_sp4_v_t_37
T_14_15_sp4_h_l_6
T_15_15_lc_trk_g2_6
T_15_15_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.gpio_pin_q_7
T_11_33_wire_io_cluster/io_1/D_IN_0
T_11_29_sp4_v_t_41
T_11_25_sp4_v_t_41
T_11_21_sp4_v_t_41
T_8_21_sp4_h_l_4
T_9_21_lc_trk_g3_4
T_9_21_input_2_3
T_9_21_wire_logic_cluster/lc_3/in_2

T_11_33_wire_io_cluster/io_1/D_IN_0
T_11_23_sp12_v_t_23
T_11_11_sp12_v_t_23
T_12_11_sp12_h_l_0
T_13_11_lc_trk_g0_4
T_13_11_wire_logic_cluster/lc_4/in_0

End 

Net : u_mesa_core.u_mesa_decode.payload_cnt_RNO_0Z0Z_5
T_26_19_wire_logic_cluster/lc_5/out
T_26_18_lc_trk_g0_5
T_26_18_wire_logic_cluster/lc_0/in_3

End 

Net : u_mesa_core.u_mesa_decode.un1_payload_cnt_1_cry_4
T_26_19_wire_logic_cluster/lc_4/cout
T_26_19_wire_logic_cluster/lc_5/in_3

Net : u_core.u_sump2.user_addrZ0Z_0
T_15_12_wire_logic_cluster/lc_0/out
T_15_10_sp4_v_t_45
T_15_13_lc_trk_g0_5
T_15_13_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_1_RNO_3Z0Z_6
T_7_19_wire_logic_cluster/lc_2/out
T_7_19_lc_trk_g0_2
T_7_19_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_9_1_cascade_
T_15_19_wire_logic_cluster/lc_1/ltout
T_15_19_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_gpio_core.lb_0028_regZ0Z_9
T_6_17_wire_logic_cluster/lc_7/out
T_6_14_sp4_v_t_38
T_7_18_sp4_h_l_9
T_11_18_sp4_h_l_9
T_12_18_lc_trk_g3_1
T_12_18_input_2_4
T_12_18_wire_logic_cluster/lc_4/in_2

T_6_17_wire_logic_cluster/lc_7/out
T_5_17_lc_trk_g2_7
T_5_17_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.lb_0094_regZ0Z_4
T_7_21_wire_logic_cluster/lc_2/out
T_2_21_sp12_h_l_0
T_13_9_sp12_v_t_23
T_13_16_lc_trk_g3_3
T_13_16_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_sump2.ctrl_05_regZ0Z_14
T_16_8_wire_logic_cluster/lc_6/out
T_15_8_sp4_h_l_4
T_14_8_lc_trk_g1_4
T_14_8_wire_logic_cluster/lc_4/in_3

T_16_8_wire_logic_cluster/lc_6/out
T_15_8_sp4_h_l_4
T_15_8_lc_trk_g1_1
T_15_8_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.g0_3
T_10_10_wire_logic_cluster/lc_5/out
T_10_11_lc_trk_g1_5
T_10_11_input_2_0
T_10_11_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_sump2.N_133
T_16_12_wire_logic_cluster/lc_5/out
T_16_11_sp4_v_t_42
T_16_14_lc_trk_g1_2
T_16_14_wire_logic_cluster/lc_3/in_0

End 

Net : u_core.u_sump2.ctrl_05_regZ0Z_9
T_16_9_wire_logic_cluster/lc_7/out
T_15_8_lc_trk_g3_7
T_15_8_wire_logic_cluster/lc_7/in_1

T_16_9_wire_logic_cluster/lc_7/out
T_16_9_sp4_h_l_3
T_12_9_sp4_h_l_6
T_14_9_lc_trk_g2_3
T_14_9_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_i_a2_8_0_2_cascade_
T_17_19_wire_logic_cluster/lc_3/ltout
T_17_19_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_sump2.user_addrZ0Z_3
T_15_12_wire_logic_cluster/lc_3/out
T_15_13_lc_trk_g1_3
T_15_13_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_gpio_core.lb_009c_regZ0Z_14
T_14_24_wire_logic_cluster/lc_6/out
T_14_24_sp4_h_l_1
T_13_20_sp4_v_t_43
T_10_20_sp4_h_l_6
T_11_20_lc_trk_g3_6
T_11_20_wire_logic_cluster/lc_7/in_0

End 

Net : u_core.gpio_pin_q_14
T_22_16_wire_logic_cluster/lc_7/out
T_22_13_sp4_v_t_38
T_19_17_sp4_h_l_3
T_15_17_sp4_h_l_3
T_11_17_sp4_h_l_6
T_13_17_lc_trk_g3_3
T_13_17_wire_logic_cluster/lc_5/in_1

T_22_16_wire_logic_cluster/lc_7/out
T_22_11_sp12_v_t_22
T_11_11_sp12_h_l_1
T_11_11_lc_trk_g0_2
T_11_11_wire_logic_cluster/lc_3/in_3

End 

Net : u_mesa_core.u_mesa2ctrl.un1_byte_cnt_2_c2_cascade_
T_24_26_wire_logic_cluster/lc_6/ltout
T_24_26_wire_logic_cluster/lc_7/in_2

End 

Net : u_core.u_sump2.trigger_or_15_sqmuxa_4
T_15_8_wire_logic_cluster/lc_5/out
T_14_7_lc_trk_g3_5
T_14_7_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_sump2.trigger_or_15_sqmuxa_13
T_14_7_wire_logic_cluster/lc_2/out
T_12_7_sp4_h_l_1
T_11_7_sp4_v_t_36
T_11_9_lc_trk_g2_1
T_11_9_wire_logic_cluster/lc_7/in_0

End 

Net : u_mesa_core.u_mesa2lb.un1_addr_cnt_axb_2
T_23_24_wire_logic_cluster/lc_7/out
T_22_24_lc_trk_g2_7
T_22_24_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_sump2.un1_rle_time_cry_4
T_5_13_wire_logic_cluster/lc_4/cout
T_5_13_wire_logic_cluster/lc_5/in_3

Net : u_core.u_sump2.trigger_or_15_sqmuxa_7
T_14_9_wire_logic_cluster/lc_6/out
T_14_3_sp12_v_t_23
T_14_7_lc_trk_g2_0
T_14_7_input_2_2
T_14_7_wire_logic_cluster/lc_2/in_2

End 

Net : lb_addr_6
T_22_23_wire_logic_cluster/lc_7/out
T_23_22_sp4_v_t_47
T_23_18_sp4_v_t_47
T_23_19_lc_trk_g3_7
T_23_19_input_2_0
T_23_19_wire_logic_cluster/lc_0/in_2

T_22_23_wire_logic_cluster/lc_7/out
T_23_22_sp4_v_t_47
T_23_18_sp4_v_t_47
T_23_19_lc_trk_g3_7
T_23_19_wire_logic_cluster/lc_1/in_1

T_22_23_wire_logic_cluster/lc_7/out
T_22_18_sp12_v_t_22
T_11_18_sp12_h_l_1
T_13_18_lc_trk_g1_6
T_13_18_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.lb_0028_regZ0Z_13
T_7_14_wire_logic_cluster/lc_5/out
T_7_12_sp4_v_t_39
T_8_16_sp4_h_l_8
T_12_16_sp4_h_l_8
T_15_16_sp4_v_t_36
T_15_19_lc_trk_g1_4
T_15_19_wire_logic_cluster/lc_0/in_1

T_7_14_wire_logic_cluster/lc_5/out
T_7_12_sp4_v_t_39
T_6_16_lc_trk_g1_2
T_6_16_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_sump2.a_addr_p2Z0Z_9
T_17_11_wire_logic_cluster/lc_1/out
T_17_8_sp12_v_t_22
T_17_20_sp12_v_t_22
T_17_25_sp4_v_t_40
T_14_25_sp4_h_l_5
T_10_25_sp4_h_l_1
T_9_21_sp4_v_t_36
T_9_17_sp4_v_t_41
T_9_13_sp4_v_t_42
T_9_9_sp4_v_t_38
T_9_5_sp4_v_t_38
T_8_8_lc_trk_g2_6
T_8_8_input2_6
T_8_8_wire_bram/ram/WADDR_9

T_17_11_wire_logic_cluster/lc_1/out
T_17_8_sp12_v_t_22
T_17_20_sp12_v_t_22
T_17_25_sp4_v_t_40
T_14_25_sp4_h_l_5
T_10_25_sp4_h_l_1
T_9_21_sp4_v_t_36
T_9_17_sp4_v_t_41
T_9_13_sp4_v_t_42
T_9_9_sp4_v_t_38
T_8_10_lc_trk_g2_6
T_8_10_input2_6
T_8_10_wire_bram/ram/WADDR_9

T_17_11_wire_logic_cluster/lc_1/out
T_17_8_sp12_v_t_22
T_17_20_sp12_v_t_22
T_17_25_sp4_v_t_40
T_14_25_sp4_h_l_5
T_10_25_sp4_h_l_1
T_9_21_sp4_v_t_36
T_9_17_sp4_v_t_41
T_8_18_lc_trk_g3_1
T_8_18_input2_6
T_8_18_wire_bram/ram/WADDR_9

T_17_11_wire_logic_cluster/lc_1/out
T_17_8_sp12_v_t_22
T_17_20_sp12_v_t_22
T_17_25_sp4_v_t_40
T_14_25_sp4_h_l_5
T_10_25_sp4_h_l_1
T_9_21_sp4_v_t_36
T_9_17_sp4_v_t_41
T_8_20_lc_trk_g3_1
T_8_20_input2_6
T_8_20_wire_bram/ram/WADDR_9

T_17_11_wire_logic_cluster/lc_1/out
T_17_8_sp12_v_t_22
T_17_20_sp12_v_t_22
T_17_25_sp4_v_t_40
T_14_25_sp4_h_l_5
T_10_25_sp4_h_l_1
T_9_25_sp4_v_t_36
T_8_26_lc_trk_g2_4
T_8_26_input2_6
T_8_26_wire_bram/ram/WADDR_9

T_17_11_wire_logic_cluster/lc_1/out
T_17_8_sp12_v_t_22
T_17_20_sp12_v_t_22
T_17_25_sp4_v_t_40
T_14_25_sp4_h_l_5
T_10_25_sp4_h_l_1
T_9_21_sp4_v_t_36
T_8_22_lc_trk_g2_4
T_8_22_input2_6
T_8_22_wire_bram/ram/WADDR_9

T_17_11_wire_logic_cluster/lc_1/out
T_17_8_sp12_v_t_22
T_17_20_sp12_v_t_22
T_17_25_sp4_v_t_40
T_14_25_sp4_h_l_5
T_10_25_sp4_h_l_1
T_9_21_sp4_v_t_36
T_8_24_lc_trk_g2_4
T_8_24_input2_6
T_8_24_wire_bram/ram/WADDR_9

T_17_11_wire_logic_cluster/lc_1/out
T_17_8_sp4_v_t_42
T_18_12_sp4_h_l_7
T_22_12_sp4_h_l_7
T_25_8_sp4_v_t_36
T_26_8_sp4_h_l_6
T_25_8_lc_trk_g0_6
T_25_8_input2_6
T_25_8_wire_bram/ram/WADDR_9

T_17_11_wire_logic_cluster/lc_1/out
T_17_8_sp4_v_t_42
T_18_12_sp4_h_l_7
T_22_12_sp4_h_l_3
T_25_12_sp4_v_t_45
T_25_16_lc_trk_g0_0
T_25_16_input2_6
T_25_16_wire_bram/ram/WADDR_9

T_17_11_wire_logic_cluster/lc_1/out
T_17_8_sp4_v_t_42
T_18_12_sp4_h_l_7
T_22_12_sp4_h_l_7
T_25_8_sp4_v_t_36
T_25_10_lc_trk_g3_1
T_25_10_input2_6
T_25_10_wire_bram/ram/WADDR_9

T_17_11_wire_logic_cluster/lc_1/out
T_17_8_sp4_v_t_42
T_18_12_sp4_h_l_7
T_22_12_sp4_h_l_10
T_25_12_sp4_v_t_47
T_25_14_lc_trk_g2_2
T_25_14_input2_6
T_25_14_wire_bram/ram/WADDR_9

T_17_11_wire_logic_cluster/lc_1/out
T_17_8_sp4_v_t_42
T_18_12_sp4_h_l_7
T_22_12_sp4_h_l_7
T_25_8_sp4_v_t_36
T_25_12_lc_trk_g1_1
T_25_12_input2_6
T_25_12_wire_bram/ram/WADDR_9

End 

Net : u_core.N_37_i_0_a2_0Z0Z_1
T_23_19_wire_logic_cluster/lc_0/out
T_23_19_lc_trk_g2_0
T_23_19_wire_logic_cluster/lc_6/in_0

T_23_19_wire_logic_cluster/lc_0/out
T_23_19_lc_trk_g2_0
T_23_19_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_gpio_core.lb_addr_p1_RNISHQR3Z0Z_4_cascade_
T_10_20_wire_logic_cluster/lc_2/ltout
T_10_20_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_3_0
T_13_26_wire_logic_cluster/lc_0/out
T_13_24_sp4_v_t_45
T_10_24_sp4_h_l_2
T_11_24_lc_trk_g2_2
T_11_24_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_gpio_core.lb_0090_reg_m_14_cascade_
T_17_20_wire_logic_cluster/lc_5/ltout
T_17_20_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_gpio_core.lb_0034_regZ0Z_3
T_19_20_wire_logic_cluster/lc_5/out
T_19_19_sp4_v_t_42
T_20_19_sp4_h_l_7
T_16_19_sp4_h_l_10
T_17_19_lc_trk_g2_2
T_17_19_wire_logic_cluster/lc_3/in_1

T_19_20_wire_logic_cluster/lc_5/out
T_19_20_sp12_h_l_1
T_18_8_sp12_v_t_22
T_18_12_lc_trk_g2_1
T_18_12_wire_logic_cluster/lc_4/in_3

End 

Net : test_cntZ0Z_2
T_28_23_wire_logic_cluster/lc_2/out
T_28_23_lc_trk_g1_2
T_28_23_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_sump2.c_addr_p1Z0Z_7
T_14_13_wire_logic_cluster/lc_7/out
T_15_10_sp4_v_t_39
T_16_14_sp4_h_l_8
T_16_14_lc_trk_g1_5
T_16_14_input_2_0
T_16_14_wire_logic_cluster/lc_0/in_2

T_14_13_wire_logic_cluster/lc_7/out
T_15_11_sp4_v_t_42
T_16_15_sp4_h_l_1
T_16_15_lc_trk_g0_4
T_16_15_input_2_2
T_16_15_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.lb_wr_d_p1Z0Z_2
T_22_25_wire_logic_cluster/lc_0/out
T_22_13_sp12_v_t_23
T_22_1_sp12_v_t_23
T_11_1_sp12_h_l_0
T_12_1_sp4_h_l_3
T_11_1_sp4_v_t_44
T_11_5_sp4_v_t_40
T_12_9_sp4_h_l_5
T_16_9_sp4_h_l_5
T_15_9_sp4_v_t_46
T_15_12_lc_trk_g0_6
T_15_12_wire_logic_cluster/lc_2/in_0

T_22_25_wire_logic_cluster/lc_0/out
T_22_13_sp12_v_t_23
T_22_1_sp12_v_t_23
T_11_1_sp12_h_l_0
T_12_1_sp4_h_l_3
T_11_1_sp4_v_t_44
T_11_5_sp4_v_t_40
T_12_9_sp4_h_l_5
T_8_9_sp4_h_l_1
T_7_9_sp4_v_t_42
T_7_11_lc_trk_g2_7
T_7_11_wire_logic_cluster/lc_4/in_3

T_22_25_wire_logic_cluster/lc_0/out
T_19_25_sp12_h_l_0
T_18_13_sp12_v_t_23
T_18_11_sp4_v_t_47
T_15_15_sp4_h_l_3
T_14_15_sp4_v_t_44
T_11_19_sp4_h_l_2
T_7_19_sp4_h_l_5
T_3_19_sp4_h_l_5
T_6_19_sp4_v_t_47
T_6_20_lc_trk_g2_7
T_6_20_wire_logic_cluster/lc_4/in_3

T_22_25_wire_logic_cluster/lc_0/out
T_19_25_sp12_h_l_0
T_18_13_sp12_v_t_23
T_18_11_sp4_v_t_47
T_15_15_sp4_h_l_3
T_14_15_sp4_v_t_44
T_11_19_sp4_h_l_2
T_7_19_sp4_h_l_5
T_6_19_lc_trk_g0_5
T_6_19_wire_logic_cluster/lc_2/in_3

T_22_25_wire_logic_cluster/lc_0/out
T_22_13_sp12_v_t_23
T_22_1_sp12_v_t_23
T_11_1_sp12_h_l_0
T_12_1_sp4_h_l_3
T_11_1_sp4_v_t_44
T_11_5_sp4_v_t_40
T_11_8_lc_trk_g1_0
T_11_8_wire_logic_cluster/lc_2/in_3

T_22_25_wire_logic_cluster/lc_0/out
T_19_25_sp12_h_l_0
T_18_13_sp12_v_t_23
T_18_11_sp4_v_t_47
T_15_15_sp4_h_l_3
T_14_11_sp4_v_t_45
T_11_11_sp4_h_l_2
T_12_11_lc_trk_g3_2
T_12_11_wire_logic_cluster/lc_0/in_3

T_22_25_wire_logic_cluster/lc_0/out
T_22_22_sp4_v_t_40
T_22_18_sp4_v_t_45
T_19_18_sp4_h_l_2
T_15_18_sp4_h_l_2
T_14_14_sp4_v_t_42
T_14_10_sp4_v_t_42
T_11_10_sp4_h_l_1
T_12_10_lc_trk_g3_1
T_12_10_wire_logic_cluster/lc_5/in_3

T_22_25_wire_logic_cluster/lc_0/out
T_19_25_sp12_h_l_0
T_18_13_sp12_v_t_23
T_18_11_sp4_v_t_47
T_15_15_sp4_h_l_3
T_14_11_sp4_v_t_45
T_13_13_lc_trk_g0_3
T_13_13_wire_logic_cluster/lc_2/in_3

T_22_25_wire_logic_cluster/lc_0/out
T_19_25_sp12_h_l_0
T_18_13_sp12_v_t_23
T_18_11_sp4_v_t_47
T_18_7_sp4_v_t_36
T_17_8_lc_trk_g2_4
T_17_8_wire_logic_cluster/lc_4/in_0

T_22_25_wire_logic_cluster/lc_0/out
T_19_25_sp12_h_l_0
T_18_13_sp12_v_t_23
T_18_11_sp4_v_t_47
T_17_13_lc_trk_g0_1
T_17_13_wire_logic_cluster/lc_6/in_1

T_22_25_wire_logic_cluster/lc_0/out
T_22_22_sp4_v_t_40
T_22_18_sp4_v_t_45
T_19_18_sp4_h_l_2
T_18_18_sp4_v_t_45
T_17_19_lc_trk_g3_5
T_17_19_wire_logic_cluster/lc_0/in_0

T_22_25_wire_logic_cluster/lc_0/out
T_21_25_sp4_h_l_8
T_20_21_sp4_v_t_45
T_20_17_sp4_v_t_46
T_17_17_sp4_h_l_5
T_16_17_lc_trk_g1_5
T_16_17_wire_logic_cluster/lc_3/in_3

T_22_25_wire_logic_cluster/lc_0/out
T_22_22_sp4_v_t_40
T_22_18_sp4_v_t_45
T_19_18_sp4_h_l_2
T_15_18_sp4_h_l_2
T_17_18_lc_trk_g2_7
T_17_18_wire_logic_cluster/lc_4/in_3

T_22_25_wire_logic_cluster/lc_0/out
T_21_25_sp4_h_l_8
T_17_25_sp4_h_l_4
T_13_25_sp4_h_l_4
T_9_25_sp4_h_l_0
T_11_25_lc_trk_g2_5
T_11_25_wire_logic_cluster/lc_0/in_3

T_22_25_wire_logic_cluster/lc_0/out
T_21_25_sp4_h_l_8
T_20_21_sp4_v_t_45
T_20_17_sp4_v_t_46
T_19_20_lc_trk_g3_6
T_19_20_wire_logic_cluster/lc_5/in_0

T_22_25_wire_logic_cluster/lc_0/out
T_19_25_sp12_h_l_0
T_7_25_sp12_h_l_0
T_6_25_lc_trk_g0_0
T_6_25_wire_logic_cluster/lc_4/in_0

T_22_25_wire_logic_cluster/lc_0/out
T_21_25_sp4_h_l_8
T_17_25_sp4_h_l_4
T_13_25_sp4_h_l_4
T_12_25_lc_trk_g1_4
T_12_25_wire_logic_cluster/lc_5/in_0

T_22_25_wire_logic_cluster/lc_0/out
T_21_25_sp4_h_l_8
T_17_25_sp4_h_l_4
T_13_25_sp4_h_l_4
T_13_25_lc_trk_g0_1
T_13_25_wire_logic_cluster/lc_4/in_1

T_22_25_wire_logic_cluster/lc_0/out
T_21_25_sp4_h_l_8
T_17_25_sp4_h_l_4
T_13_25_sp4_h_l_4
T_15_25_lc_trk_g2_1
T_15_25_wire_logic_cluster/lc_4/in_3

T_22_25_wire_logic_cluster/lc_0/out
T_21_25_sp4_h_l_8
T_17_25_sp4_h_l_4
T_13_25_sp4_h_l_4
T_14_25_lc_trk_g2_4
T_14_25_wire_logic_cluster/lc_5/in_3

T_22_25_wire_logic_cluster/lc_0/out
T_21_25_sp4_h_l_8
T_17_25_sp4_h_l_4
T_16_25_lc_trk_g1_4
T_16_25_wire_logic_cluster/lc_3/in_0

T_22_25_wire_logic_cluster/lc_0/out
T_21_25_sp4_h_l_8
T_20_21_sp4_v_t_45
T_20_22_lc_trk_g3_5
T_20_22_wire_logic_cluster/lc_5/in_3

T_22_25_wire_logic_cluster/lc_0/out
T_21_25_sp4_h_l_8
T_20_21_sp4_v_t_45
T_19_23_lc_trk_g0_3
T_19_23_wire_logic_cluster/lc_2/in_3

T_22_25_wire_logic_cluster/lc_0/out
T_22_22_sp4_v_t_40
T_22_18_sp4_v_t_45
T_22_22_lc_trk_g1_0
T_22_22_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_gpio_core.lb_0034_regZ0Z_2
T_19_20_wire_logic_cluster/lc_7/out
T_19_19_lc_trk_g0_7
T_19_19_wire_logic_cluster/lc_0/in_1

T_19_20_wire_logic_cluster/lc_7/out
T_19_15_sp12_v_t_22
T_20_15_sp12_h_l_1
T_21_15_lc_trk_g1_5
T_21_15_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_sump2.rle_ram_array_53
T_8_24_wire_bram/ram/RDATA_5
T_8_22_sp12_v_t_23
T_9_22_sp12_h_l_0
T_20_10_sp12_v_t_23
T_20_12_sp4_v_t_43
T_21_16_sp4_h_l_6
T_21_16_lc_trk_g1_3
T_21_16_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.gpio_pin_q_0
T_5_33_wire_io_cluster/io_0/D_IN_0
T_5_21_sp12_v_t_23
T_6_21_sp12_h_l_0
T_16_21_lc_trk_g1_7
T_16_21_wire_logic_cluster/lc_0/in_0

T_5_33_wire_io_cluster/io_0/D_IN_0
T_5_29_sp12_v_t_23
T_5_17_sp12_v_t_23
T_6_17_sp12_h_l_0
T_17_5_sp12_v_t_23
T_17_9_sp4_v_t_41
T_16_12_lc_trk_g3_1
T_16_12_wire_logic_cluster/lc_6/in_0

End 

Net : u_core.u_sump2.g0_8
T_9_14_wire_logic_cluster/lc_1/out
T_10_14_lc_trk_g0_1
T_10_14_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.u_sump2.data_en_loc6_4
T_9_14_wire_logic_cluster/lc_5/out
T_9_14_lc_trk_g3_5
T_9_14_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_sump2.ctrl_05_regZ0Z_8
T_16_9_wire_logic_cluster/lc_6/out
T_15_8_lc_trk_g2_6
T_15_8_wire_logic_cluster/lc_7/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_14_9_sp4_h_l_9
T_14_9_lc_trk_g0_4
T_14_9_wire_logic_cluster/lc_6/in_0

End 

Net : u_core.u_sump2.N_278_cascade_
T_13_10_wire_logic_cluster/lc_6/ltout
T_13_10_wire_logic_cluster/lc_7/in_2

End 

Net : u_mesa_core.u_mesa_decode.payload_cnt_RNO_0Z0Z_4
T_26_19_wire_logic_cluster/lc_4/out
T_27_19_lc_trk_g0_4
T_27_19_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_sump2.ctrl_04_reg_0_sqmuxa
T_13_10_wire_logic_cluster/lc_7/out
T_14_8_sp4_v_t_42
T_11_8_sp4_h_l_7
T_11_8_lc_trk_g0_2
T_11_8_wire_logic_cluster/lc_3/cen

T_13_10_wire_logic_cluster/lc_7/out
T_14_8_sp4_v_t_42
T_11_8_sp4_h_l_7
T_11_8_lc_trk_g0_2
T_11_8_wire_logic_cluster/lc_3/cen

T_13_10_wire_logic_cluster/lc_7/out
T_14_8_sp4_v_t_42
T_11_8_sp4_h_l_7
T_11_8_lc_trk_g0_2
T_11_8_wire_logic_cluster/lc_3/cen

T_13_10_wire_logic_cluster/lc_7/out
T_14_8_sp4_v_t_42
T_11_8_sp4_h_l_7
T_11_8_lc_trk_g0_2
T_11_8_wire_logic_cluster/lc_3/cen

End 

Net : u_mesa_core.u_mesa_decode.un1_payload_cnt_1_cry_3
T_26_19_wire_logic_cluster/lc_3/cout
T_26_19_wire_logic_cluster/lc_4/in_3

Net : u_core.u_gpio_core.lb_rd_d_19_iv_i_0_a2_0_0_4_cascade_
T_13_17_wire_logic_cluster/lc_1/ltout
T_13_17_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_gpio_core.lb_0098_regZ0Z_4
T_7_22_wire_logic_cluster/lc_0/out
T_6_22_sp4_h_l_8
T_10_22_sp4_h_l_11
T_9_18_sp4_v_t_46
T_10_18_sp4_h_l_4
T_13_14_sp4_v_t_41
T_13_17_lc_trk_g0_1
T_13_17_input_2_1
T_13_17_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_sump2.a_addrZ0Z_6
T_11_15_wire_logic_cluster/lc_6/out
T_12_14_sp4_v_t_45
T_12_17_lc_trk_g1_5
T_12_17_wire_logic_cluster/lc_6/in_0

T_11_15_wire_logic_cluster/lc_6/out
T_12_15_lc_trk_g0_6
T_12_15_wire_logic_cluster/lc_5/in_1

T_11_15_wire_logic_cluster/lc_6/out
T_11_15_lc_trk_g2_6
T_11_15_wire_logic_cluster/lc_5/in_1

T_11_15_wire_logic_cluster/lc_6/out
T_11_14_lc_trk_g0_6
T_11_14_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_gpio_core.lb_0034_regZ0Z_26
T_19_20_wire_logic_cluster/lc_1/out
T_19_19_lc_trk_g1_1
T_19_19_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.a_addrZ0Z_2
T_11_16_wire_logic_cluster/lc_6/out
T_12_17_lc_trk_g2_6
T_12_17_wire_logic_cluster/lc_5/in_3

T_11_16_wire_logic_cluster/lc_6/out
T_12_15_lc_trk_g2_6
T_12_15_wire_logic_cluster/lc_1/in_1

T_11_16_wire_logic_cluster/lc_6/out
T_12_16_lc_trk_g0_6
T_12_16_wire_logic_cluster/lc_7/in_3

T_11_16_wire_logic_cluster/lc_6/out
T_12_15_sp4_v_t_45
T_13_15_sp4_h_l_8
T_15_15_lc_trk_g2_5
T_15_15_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_sump2.a_addrZ0Z_5
T_11_16_wire_logic_cluster/lc_7/out
T_12_17_lc_trk_g3_7
T_12_17_wire_logic_cluster/lc_5/in_1

T_11_16_wire_logic_cluster/lc_7/out
T_12_15_lc_trk_g2_7
T_12_15_wire_logic_cluster/lc_4/in_1

T_11_16_wire_logic_cluster/lc_7/out
T_11_15_lc_trk_g1_7
T_11_15_wire_logic_cluster/lc_0/in_0

T_11_16_wire_logic_cluster/lc_7/out
T_11_13_sp4_v_t_38
T_11_14_lc_trk_g2_6
T_11_14_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_5_0
T_11_24_wire_logic_cluster/lc_2/out
T_11_24_lc_trk_g0_2
T_11_24_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_sump2.c_addr_p1Z0Z_4
T_7_13_wire_logic_cluster/lc_3/out
T_5_13_sp4_h_l_3
T_9_13_sp4_h_l_6
T_13_13_sp4_h_l_6
T_13_13_lc_trk_g1_3
T_13_13_input_2_6
T_13_13_wire_logic_cluster/lc_6/in_2

T_7_13_wire_logic_cluster/lc_3/out
T_5_13_sp4_h_l_3
T_9_13_sp4_h_l_3
T_13_13_sp4_h_l_11
T_14_13_lc_trk_g2_3
T_14_13_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_gpio_core.lb_0080_regZ0Z_7
T_20_24_wire_logic_cluster/lc_5/out
T_20_22_sp4_v_t_39
T_17_26_sp4_h_l_7
T_13_26_sp4_h_l_10
T_13_26_lc_trk_g1_7
T_13_26_wire_logic_cluster/lc_6/in_0

End 

Net : u_core.u_gpio_core.lb_0038_regZ0Z_5
T_6_19_wire_logic_cluster/lc_5/out
T_6_17_sp4_v_t_39
T_7_17_sp4_h_l_2
T_11_17_sp4_h_l_5
T_13_17_lc_trk_g2_0
T_13_17_input_2_0
T_13_17_wire_logic_cluster/lc_0/in_2

T_6_19_wire_logic_cluster/lc_5/out
T_5_20_lc_trk_g1_5
T_5_20_wire_logic_cluster/lc_7/in_3

End 

Net : u_mesa_core.dword_sr_0
T_24_21_wire_logic_cluster/lc_7/out
T_24_20_sp4_v_t_46
T_24_23_lc_trk_g0_6
T_24_23_wire_logic_cluster/lc_0/in_0

T_24_21_wire_logic_cluster/lc_7/out
T_24_20_sp4_v_t_46
T_21_24_sp4_h_l_4
T_22_24_lc_trk_g2_4
T_22_24_wire_logic_cluster/lc_1/in_1

T_24_21_wire_logic_cluster/lc_7/out
T_24_20_sp4_v_t_46
T_25_24_sp4_h_l_11
T_26_24_lc_trk_g2_3
T_26_24_input_2_3
T_26_24_wire_logic_cluster/lc_3/in_2

T_24_21_wire_logic_cluster/lc_7/out
T_24_20_sp4_v_t_46
T_24_24_sp4_v_t_39
T_23_26_lc_trk_g0_2
T_23_26_wire_logic_cluster/lc_1/in_3

T_24_21_wire_logic_cluster/lc_7/out
T_24_20_lc_trk_g0_7
T_24_20_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_gpio_core.un1_m3_i_0
T_14_20_wire_logic_cluster/lc_7/out
T_14_20_lc_trk_g2_7
T_14_20_wire_logic_cluster/lc_3/in_0

End 

Net : u_core.u_gpio_core.lb_0024_regZ0Z_25
T_17_16_wire_logic_cluster/lc_2/out
T_12_16_sp12_h_l_0
T_11_16_sp12_v_t_23
T_11_23_lc_trk_g2_3
T_11_23_input_2_3
T_11_23_wire_logic_cluster/lc_3/in_2

T_17_16_wire_logic_cluster/lc_2/out
T_17_13_sp4_v_t_44
T_17_9_sp4_v_t_40
T_16_10_lc_trk_g3_0
T_16_10_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.lb_0020_regZ0Z_6
T_6_22_wire_logic_cluster/lc_4/out
T_7_22_sp4_h_l_8
T_10_22_sp4_v_t_36
T_9_23_lc_trk_g2_4
T_9_23_wire_logic_cluster/lc_0/in_0

T_6_22_wire_logic_cluster/lc_4/out
T_5_22_lc_trk_g3_4
T_5_22_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_i_0_m2_ns_1_4_cascade_
T_13_16_wire_logic_cluster/lc_3/ltout
T_13_16_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_gpio_core.lb_0020_regZ0Z_4
T_6_22_wire_logic_cluster/lc_2/out
T_6_19_sp4_v_t_44
T_7_19_sp4_h_l_2
T_11_19_sp4_h_l_10
T_14_15_sp4_v_t_47
T_13_16_lc_trk_g3_7
T_13_16_wire_logic_cluster/lc_3/in_1

T_6_22_wire_logic_cluster/lc_2/out
T_5_22_lc_trk_g3_2
T_5_22_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.lb_0034_regZ0Z_7
T_14_12_wire_logic_cluster/lc_3/out
T_15_11_sp4_v_t_39
T_15_15_sp4_v_t_39
T_15_19_sp4_v_t_40
T_15_22_lc_trk_g1_0
T_15_22_wire_logic_cluster/lc_1/in_0

T_14_12_wire_logic_cluster/lc_3/out
T_15_11_lc_trk_g2_3
T_15_11_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.lb_0080_regZ0Z_18
T_22_22_wire_logic_cluster/lc_2/out
T_23_21_sp4_v_t_37
T_20_21_sp4_h_l_6
T_19_21_lc_trk_g1_6
T_19_21_wire_logic_cluster/lc_3/in_0

T_22_22_wire_logic_cluster/lc_2/out
T_22_18_sp4_v_t_41
T_22_21_lc_trk_g1_1
T_22_21_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_sump2.un1_rle_time_cry_3
T_5_13_wire_logic_cluster/lc_3/cout
T_5_13_wire_logic_cluster/lc_4/in_3

Net : u_core.u_gpio_core.lb_rd_d_1_RNO_9Z0Z_6_cascade_
T_15_22_wire_logic_cluster/lc_1/ltout
T_15_22_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1_RNO_5Z0Z_4
T_13_16_wire_logic_cluster/lc_4/out
T_11_16_sp4_h_l_5
T_10_16_sp4_v_t_46
T_9_17_lc_trk_g3_6
T_9_17_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_gpio_core.lb_003c_regZ0Z_29
T_16_26_wire_logic_cluster/lc_7/out
T_16_24_sp4_v_t_43
T_16_20_sp4_v_t_43
T_16_23_lc_trk_g1_3
T_16_23_input_2_0
T_16_23_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_gpio_core.lb_0034_regZ0Z_31
T_18_19_wire_logic_cluster/lc_3/out
T_19_19_lc_trk_g1_3
T_19_19_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_sump2.ctrl_05_regZ0Z_10
T_16_9_wire_logic_cluster/lc_0/out
T_16_6_sp4_v_t_40
T_16_7_lc_trk_g3_0
T_16_7_wire_logic_cluster/lc_4/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_16_7_sp4_v_t_45
T_13_7_sp4_h_l_8
T_13_7_lc_trk_g0_5
T_13_7_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_sump2.trigger_or_15_sqmuxa_12
T_11_10_wire_logic_cluster/lc_3/out
T_12_7_sp4_v_t_47
T_11_9_lc_trk_g2_2
T_11_9_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1_RNO_7Z0Z_13_cascade_
T_10_16_wire_logic_cluster/lc_2/ltout
T_10_16_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_gpio_core.lb_0084_reg_m_17_cascade_
T_14_21_wire_logic_cluster/lc_2/ltout
T_14_21_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_sump2.trigger_or_15_sqmuxa_3
T_13_11_wire_logic_cluster/lc_6/out
T_14_10_sp4_v_t_45
T_11_10_sp4_h_l_8
T_11_10_lc_trk_g0_5
T_11_10_wire_logic_cluster/lc_3/in_0

End 

Net : u_core.u_gpio_core.lb_0098_regZ0Z_14
T_10_22_wire_logic_cluster/lc_4/out
T_11_22_sp4_h_l_8
T_13_22_lc_trk_g2_5
T_13_22_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_sump2.ctrl_07_regZ0Z_0
T_13_13_wire_logic_cluster/lc_4/out
T_6_13_sp12_h_l_0
T_5_1_sp12_v_t_23
T_5_8_lc_trk_g2_3
T_5_8_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_sump2.load_user_addrc_1
T_16_14_wire_logic_cluster/lc_6/out
T_16_14_lc_trk_g1_6
T_16_14_input_2_5
T_16_14_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_sump2.user_addr4
T_16_14_wire_logic_cluster/lc_5/out
T_16_12_sp4_v_t_39
T_15_14_lc_trk_g0_2
T_15_14_wire_logic_cluster/lc_2/cen

T_16_14_wire_logic_cluster/lc_5/out
T_16_12_sp4_v_t_39
T_15_14_lc_trk_g0_2
T_15_14_wire_logic_cluster/lc_2/cen

T_16_14_wire_logic_cluster/lc_5/out
T_16_12_sp4_v_t_39
T_15_14_lc_trk_g0_2
T_15_14_wire_logic_cluster/lc_2/cen

T_16_14_wire_logic_cluster/lc_5/out
T_16_10_sp4_v_t_47
T_15_12_lc_trk_g2_2
T_15_12_wire_logic_cluster/lc_6/cen

T_16_14_wire_logic_cluster/lc_5/out
T_16_10_sp4_v_t_47
T_15_12_lc_trk_g2_2
T_15_12_wire_logic_cluster/lc_6/cen

T_16_14_wire_logic_cluster/lc_5/out
T_16_10_sp4_v_t_47
T_15_12_lc_trk_g2_2
T_15_12_wire_logic_cluster/lc_6/cen

T_16_14_wire_logic_cluster/lc_5/out
T_16_10_sp4_v_t_47
T_15_12_lc_trk_g2_2
T_15_12_wire_logic_cluster/lc_6/cen

T_16_14_wire_logic_cluster/lc_5/out
T_16_10_sp4_v_t_47
T_15_12_lc_trk_g2_2
T_15_12_wire_logic_cluster/lc_6/cen

T_16_14_wire_logic_cluster/lc_5/out
T_16_10_sp4_v_t_47
T_15_12_lc_trk_g2_2
T_15_12_wire_logic_cluster/lc_6/cen

T_16_14_wire_logic_cluster/lc_5/out
T_16_10_sp4_v_t_47
T_15_12_lc_trk_g2_2
T_15_12_wire_logic_cluster/lc_6/cen

End 

Net : test_cntZ0Z_3
T_28_23_wire_logic_cluster/lc_3/out
T_28_23_lc_trk_g1_3
T_28_23_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_12_5
T_10_18_wire_logic_cluster/lc_2/out
T_10_18_lc_trk_g0_2
T_10_18_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_gpio_core.lb_0030_regZ0Z_24
T_12_25_wire_logic_cluster/lc_7/out
T_12_23_sp4_v_t_43
T_13_23_sp4_h_l_6
T_13_23_lc_trk_g0_3
T_13_23_wire_logic_cluster/lc_7/in_0

End 

Net : u_core.u_gpio_core.lb_0098_reg_m_29
T_13_17_wire_logic_cluster/lc_4/out
T_14_17_lc_trk_g0_4
T_14_17_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_sump2.N_243
T_20_16_wire_logic_cluster/lc_4/out
T_21_16_sp12_h_l_0
T_24_16_sp4_h_l_5
T_23_16_sp4_v_t_40
T_22_17_lc_trk_g3_0
T_22_17_wire_logic_cluster/lc_4/in_1

T_20_16_wire_logic_cluster/lc_4/out
T_21_16_sp12_h_l_0
T_20_16_sp4_h_l_1
T_19_16_sp4_v_t_36
T_18_17_lc_trk_g2_4
T_18_17_wire_logic_cluster/lc_7/in_1

T_20_16_wire_logic_cluster/lc_4/out
T_21_16_sp12_h_l_0
T_24_16_sp4_h_l_5
T_23_16_sp4_v_t_40
T_23_17_lc_trk_g2_0
T_23_17_wire_logic_cluster/lc_1/in_1

T_20_16_wire_logic_cluster/lc_4/out
T_20_15_lc_trk_g0_4
T_20_15_wire_logic_cluster/lc_3/in_1

T_20_16_wire_logic_cluster/lc_4/out
T_20_14_sp4_v_t_37
T_17_14_sp4_h_l_0
T_18_14_lc_trk_g3_0
T_18_14_wire_logic_cluster/lc_4/in_1

T_20_16_wire_logic_cluster/lc_4/out
T_21_16_sp4_h_l_8
T_24_16_sp4_v_t_45
T_24_18_lc_trk_g2_0
T_24_18_wire_logic_cluster/lc_1/in_1

T_20_16_wire_logic_cluster/lc_4/out
T_21_16_sp4_h_l_8
T_24_16_sp4_v_t_45
T_24_18_lc_trk_g2_0
T_24_18_wire_logic_cluster/lc_5/in_1

T_20_16_wire_logic_cluster/lc_4/out
T_20_14_sp4_v_t_37
T_17_14_sp4_h_l_0
T_18_14_lc_trk_g3_0
T_18_14_wire_logic_cluster/lc_2/in_3

T_20_16_wire_logic_cluster/lc_4/out
T_20_8_sp12_v_t_23
T_20_12_lc_trk_g2_0
T_20_12_wire_logic_cluster/lc_7/in_1

T_20_16_wire_logic_cluster/lc_4/out
T_21_16_sp12_h_l_0
T_22_16_lc_trk_g1_4
T_22_16_wire_logic_cluster/lc_6/in_1

T_20_16_wire_logic_cluster/lc_4/out
T_21_16_sp12_h_l_0
T_20_16_lc_trk_g1_0
T_20_16_input_2_7
T_20_16_wire_logic_cluster/lc_7/in_2

T_20_16_wire_logic_cluster/lc_4/out
T_20_14_sp4_v_t_37
T_20_18_lc_trk_g1_0
T_20_18_wire_logic_cluster/lc_5/in_0

T_20_16_wire_logic_cluster/lc_4/out
T_20_14_sp4_v_t_37
T_19_18_lc_trk_g1_0
T_19_18_wire_logic_cluster/lc_4/in_1

T_20_16_wire_logic_cluster/lc_4/out
T_21_12_sp4_v_t_44
T_21_13_lc_trk_g2_4
T_21_13_wire_logic_cluster/lc_1/in_1

T_20_16_wire_logic_cluster/lc_4/out
T_20_14_sp4_v_t_37
T_19_18_lc_trk_g1_0
T_19_18_input_2_5
T_19_18_wire_logic_cluster/lc_5/in_2

T_20_16_wire_logic_cluster/lc_4/out
T_20_14_sp4_v_t_37
T_20_18_lc_trk_g1_0
T_20_18_wire_logic_cluster/lc_6/in_3

T_20_16_wire_logic_cluster/lc_4/out
T_20_15_lc_trk_g0_4
T_20_15_wire_logic_cluster/lc_7/in_1

T_20_16_wire_logic_cluster/lc_4/out
T_20_17_lc_trk_g1_4
T_20_17_wire_logic_cluster/lc_0/in_1

T_20_16_wire_logic_cluster/lc_4/out
T_21_16_lc_trk_g0_4
T_21_16_wire_logic_cluster/lc_1/in_1

T_20_16_wire_logic_cluster/lc_4/out
T_19_15_lc_trk_g3_4
T_19_15_wire_logic_cluster/lc_2/in_1

T_20_16_wire_logic_cluster/lc_4/out
T_20_16_lc_trk_g2_4
T_20_16_wire_logic_cluster/lc_1/in_3

T_20_16_wire_logic_cluster/lc_4/out
T_20_15_lc_trk_g1_4
T_20_15_wire_logic_cluster/lc_4/in_3

T_20_16_wire_logic_cluster/lc_4/out
T_21_17_lc_trk_g2_4
T_21_17_wire_logic_cluster/lc_7/in_3

End 

Net : u_mesa_core.dword_sr_3
T_27_25_wire_logic_cluster/lc_2/out
T_27_24_sp4_v_t_36
T_24_24_sp4_h_l_1
T_23_24_lc_trk_g0_1
T_23_24_wire_logic_cluster/lc_0/in_1

T_27_25_wire_logic_cluster/lc_2/out
T_27_24_sp4_v_t_36
T_24_24_sp4_h_l_1
T_20_24_sp4_h_l_4
T_22_24_lc_trk_g2_1
T_22_24_input_2_3
T_22_24_wire_logic_cluster/lc_3/in_2

T_27_25_wire_logic_cluster/lc_2/out
T_27_24_sp4_v_t_36
T_24_24_sp4_h_l_1
T_26_24_lc_trk_g3_4
T_26_24_input_2_7
T_26_24_wire_logic_cluster/lc_7/in_2

T_27_25_wire_logic_cluster/lc_2/out
T_22_25_sp12_h_l_0
T_21_25_lc_trk_g0_0
T_21_25_wire_logic_cluster/lc_5/in_1

T_27_25_wire_logic_cluster/lc_2/out
T_27_25_lc_trk_g3_2
T_27_25_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_sump2.N_240_cascade_
T_20_16_wire_logic_cluster/lc_3/ltout
T_20_16_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_gpio_core.lb_002c_regZ0Z_20
T_17_18_wire_logic_cluster/lc_5/out
T_17_14_sp4_v_t_47
T_14_14_sp4_h_l_4
T_13_14_lc_trk_g1_4
T_13_14_wire_logic_cluster/lc_6/in_3

End 

Net : u_mesa_core.dword_sr_5
T_27_25_wire_logic_cluster/lc_6/out
T_27_24_sp4_v_t_44
T_24_24_sp4_h_l_3
T_23_24_lc_trk_g1_3
T_23_24_input_2_0
T_23_24_wire_logic_cluster/lc_0/in_2

T_27_25_wire_logic_cluster/lc_6/out
T_27_24_sp4_v_t_44
T_24_24_sp4_h_l_3
T_20_24_sp4_h_l_6
T_22_24_lc_trk_g2_3
T_22_24_input_2_5
T_22_24_wire_logic_cluster/lc_5/in_2

T_27_25_wire_logic_cluster/lc_6/out
T_27_24_sp4_v_t_44
T_24_24_sp4_h_l_3
T_23_24_lc_trk_g1_3
T_23_24_wire_logic_cluster/lc_4/in_0

T_27_25_wire_logic_cluster/lc_6/out
T_27_22_sp4_v_t_36
T_26_24_lc_trk_g1_1
T_26_24_input_2_4
T_26_24_wire_logic_cluster/lc_4/in_2

T_27_25_wire_logic_cluster/lc_6/out
T_27_25_lc_trk_g2_6
T_27_25_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.N_67
T_23_19_wire_logic_cluster/lc_3/out
T_24_16_sp4_v_t_47
T_24_12_sp4_v_t_47
T_21_12_sp4_h_l_4
T_20_12_lc_trk_g0_4
T_20_12_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_2_6
T_7_19_wire_logic_cluster/lc_0/out
T_4_19_sp12_h_l_0
T_11_19_lc_trk_g0_0
T_11_19_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.N_37_i_0_a2_0Z0Z_2
T_23_19_wire_logic_cluster/lc_5/out
T_23_19_lc_trk_g3_5
T_23_19_wire_logic_cluster/lc_3/in_1

End 

Net : lb_addr_7
T_22_23_wire_logic_cluster/lc_6/out
T_23_22_sp4_v_t_45
T_23_18_sp4_v_t_45
T_23_19_lc_trk_g2_5
T_23_19_wire_logic_cluster/lc_5/in_0

T_22_23_wire_logic_cluster/lc_6/out
T_23_22_sp4_v_t_45
T_23_18_sp4_v_t_45
T_23_19_lc_trk_g2_5
T_23_19_input_2_1
T_23_19_wire_logic_cluster/lc_1/in_2

T_22_23_wire_logic_cluster/lc_6/out
T_23_22_sp4_v_t_45
T_23_18_sp4_v_t_45
T_20_18_sp4_h_l_2
T_16_18_sp4_h_l_10
T_12_18_sp4_h_l_6
T_13_18_lc_trk_g2_6
T_13_18_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_gpio_core.lb_0094_regZ0Z_15
T_6_18_wire_logic_cluster/lc_7/out
T_6_18_sp4_h_l_3
T_9_18_sp4_v_t_45
T_9_21_lc_trk_g1_5
T_9_21_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_6_5
T_11_18_wire_logic_cluster/lc_0/out
T_12_16_sp4_v_t_44
T_9_20_sp4_h_l_2
T_10_20_lc_trk_g2_2
T_10_20_input_2_0
T_10_20_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.gpio_pin_q_21
T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_27_sp12_v_t_23
T_4_27_sp12_h_l_0
T_15_15_sp12_v_t_23
T_15_19_lc_trk_g2_0
T_15_19_input_2_0
T_15_19_wire_logic_cluster/lc_0/in_2

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_27_sp12_v_t_23
T_3_15_sp12_v_t_23
T_4_15_sp12_h_l_0
T_7_15_sp4_h_l_5
T_10_11_sp4_v_t_46
T_10_14_lc_trk_g0_6
T_10_14_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1_RNO_4Z0Z_3_cascade_
T_16_18_wire_logic_cluster/lc_5/ltout
T_16_18_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_gpio_core.lb_0080_regZ0Z_5
T_20_24_wire_logic_cluster/lc_3/out
T_14_24_sp12_h_l_1
T_13_24_sp12_v_t_22
T_13_26_lc_trk_g3_5
T_13_26_wire_logic_cluster/lc_4/in_0

T_20_24_wire_logic_cluster/lc_3/out
T_21_20_sp4_v_t_42
T_21_16_sp4_v_t_47
T_21_17_lc_trk_g3_7
T_21_17_wire_logic_cluster/lc_3/in_3

End 

Net : u_mesa_core.u_mesa2lb.byte_cntZ0Z_0
T_26_25_wire_logic_cluster/lc_7/out
T_26_23_sp4_v_t_43
T_23_23_sp4_h_l_0
T_24_23_lc_trk_g2_0
T_24_23_input_2_6
T_24_23_wire_logic_cluster/lc_6/in_2

T_26_25_wire_logic_cluster/lc_7/out
T_26_23_sp4_v_t_43
T_23_23_sp4_h_l_0
T_24_23_lc_trk_g2_0
T_24_23_wire_logic_cluster/lc_3/in_1

T_26_25_wire_logic_cluster/lc_7/out
T_26_23_sp4_v_t_43
T_23_23_sp4_h_l_0
T_24_23_lc_trk_g3_0
T_24_23_input_2_5
T_24_23_wire_logic_cluster/lc_5/in_2

T_26_25_wire_logic_cluster/lc_7/out
T_26_20_sp12_v_t_22
T_26_22_lc_trk_g2_5
T_26_22_wire_logic_cluster/lc_7/in_0

T_26_25_wire_logic_cluster/lc_7/out
T_26_25_lc_trk_g1_7
T_26_25_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_10_1_17
T_14_22_wire_logic_cluster/lc_1/out
T_14_22_lc_trk_g1_1
T_14_22_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.lb_wr_d_p1Z0Z_6
T_20_25_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_25_sp12_h_l_0
T_10_25_sp4_h_l_3
T_13_21_sp4_v_t_44
T_13_17_sp4_v_t_44
T_10_17_sp4_h_l_9
T_6_17_sp4_h_l_5
T_5_13_sp4_v_t_47
T_5_9_sp4_v_t_47
T_5_10_lc_trk_g2_7
T_5_10_wire_logic_cluster/lc_7/in_0

T_20_25_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_25_sp12_h_l_0
T_10_25_sp4_h_l_3
T_13_21_sp4_v_t_44
T_13_17_sp4_v_t_44
T_10_17_sp4_h_l_9
T_13_13_sp4_v_t_38
T_13_9_sp4_v_t_38
T_12_11_lc_trk_g0_3
T_12_11_wire_logic_cluster/lc_4/in_3

T_20_25_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_25_sp12_h_l_0
T_10_25_sp4_h_l_3
T_13_21_sp4_v_t_44
T_13_17_sp4_v_t_44
T_10_17_sp4_h_l_9
T_13_13_sp4_v_t_38
T_12_14_lc_trk_g2_6
T_12_14_wire_logic_cluster/lc_4/in_0

T_20_25_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_25_sp12_h_l_0
T_10_25_sp4_h_l_3
T_13_21_sp4_v_t_44
T_13_17_sp4_v_t_44
T_10_17_sp4_h_l_9
T_6_17_sp4_h_l_5
T_6_17_lc_trk_g1_0
T_6_17_wire_logic_cluster/lc_4/in_3

T_20_25_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_25_sp12_h_l_0
T_8_25_sp4_h_l_1
T_7_21_sp4_v_t_43
T_4_21_sp4_h_l_6
T_7_17_sp4_v_t_37
T_6_19_lc_trk_g1_0
T_6_19_wire_logic_cluster/lc_6/in_3

T_20_25_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_25_sp12_h_l_0
T_8_25_sp4_h_l_1
T_7_21_sp4_v_t_43
T_4_21_sp4_h_l_6
T_7_17_sp4_v_t_37
T_7_18_lc_trk_g2_5
T_7_18_wire_logic_cluster/lc_6/in_3

T_20_25_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_25_sp12_h_l_0
T_10_25_sp4_h_l_3
T_9_21_sp4_v_t_38
T_6_21_sp4_h_l_9
T_5_17_sp4_v_t_39
T_5_19_lc_trk_g3_2
T_5_19_wire_logic_cluster/lc_0/in_3

T_20_25_wire_logic_cluster/lc_0/out
T_20_25_sp4_h_l_5
T_16_25_sp4_h_l_8
T_15_21_sp4_v_t_36
T_15_17_sp4_v_t_44
T_15_13_sp4_v_t_40
T_15_9_sp4_v_t_36
T_16_9_sp4_h_l_1
T_16_9_lc_trk_g1_4
T_16_9_wire_logic_cluster/lc_4/in_3

T_20_25_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_25_sp12_h_l_0
T_10_25_sp4_h_l_3
T_9_21_sp4_v_t_38
T_6_21_sp4_h_l_9
T_7_21_lc_trk_g2_1
T_7_21_wire_logic_cluster/lc_4/in_3

T_20_25_wire_logic_cluster/lc_0/out
T_20_25_sp4_h_l_5
T_16_25_sp4_h_l_8
T_15_21_sp4_v_t_36
T_15_17_sp4_v_t_44
T_15_13_sp4_v_t_40
T_15_9_sp4_v_t_36
T_15_12_lc_trk_g1_4
T_15_12_wire_logic_cluster/lc_6/in_3

T_20_25_wire_logic_cluster/lc_0/out
T_20_25_sp4_h_l_5
T_16_25_sp4_h_l_8
T_15_21_sp4_v_t_36
T_15_17_sp4_v_t_44
T_15_13_sp4_v_t_40
T_15_9_sp4_v_t_36
T_14_12_lc_trk_g2_4
T_14_12_wire_logic_cluster/lc_3/in_3

T_20_25_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_25_sp12_h_l_0
T_8_25_sp4_h_l_1
T_7_21_sp4_v_t_36
T_6_22_lc_trk_g2_4
T_6_22_wire_logic_cluster/lc_4/in_0

T_20_25_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_25_sp12_h_l_0
T_10_25_sp4_h_l_3
T_9_21_sp4_v_t_38
T_9_24_lc_trk_g0_6
T_9_24_wire_logic_cluster/lc_3/in_3

T_20_25_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_25_sp12_h_l_0
T_10_25_sp4_h_l_3
T_9_21_sp4_v_t_38
T_9_23_lc_trk_g2_3
T_9_23_wire_logic_cluster/lc_2/in_3

T_20_25_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_25_sp12_h_l_0
T_10_25_sp4_h_l_3
T_9_21_sp4_v_t_38
T_9_22_lc_trk_g3_6
T_9_22_wire_logic_cluster/lc_4/in_3

T_20_25_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_25_sp12_h_l_0
T_8_25_sp4_h_l_1
T_7_21_sp4_v_t_43
T_7_23_lc_trk_g2_6
T_7_23_wire_logic_cluster/lc_3/in_3

T_20_25_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_25_sp12_h_l_0
T_8_25_sp4_h_l_1
T_7_21_sp4_v_t_43
T_7_22_lc_trk_g2_3
T_7_22_wire_logic_cluster/lc_2/in_3

T_20_25_wire_logic_cluster/lc_0/out
T_20_25_sp4_h_l_5
T_16_25_sp4_h_l_8
T_15_21_sp4_v_t_36
T_15_17_sp4_v_t_44
T_16_17_sp4_h_l_2
T_16_17_lc_trk_g0_7
T_16_17_wire_logic_cluster/lc_4/in_3

T_20_25_wire_logic_cluster/lc_0/out
T_20_25_sp4_h_l_5
T_16_25_sp4_h_l_8
T_15_21_sp4_v_t_36
T_15_22_lc_trk_g2_4
T_15_22_wire_logic_cluster/lc_3/in_3

T_20_25_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_25_sp12_h_l_0
T_9_25_lc_trk_g0_3
T_9_25_wire_logic_cluster/lc_4/in_3

T_20_25_wire_logic_cluster/lc_0/out
T_20_24_lc_trk_g1_0
T_20_24_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.rle_ram_array_63
T_8_21_wire_bram/ram/RDATA_13
T_3_21_sp12_h_l_0
T_15_21_sp12_h_l_0
T_20_21_sp4_h_l_7
T_23_17_sp4_v_t_36
T_24_17_sp4_h_l_6
T_23_17_lc_trk_g0_6
T_23_17_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.trigger_or_15_sqmuxa_1
T_13_11_wire_logic_cluster/lc_5/out
T_12_11_sp4_h_l_2
T_11_7_sp4_v_t_42
T_11_10_lc_trk_g0_2
T_11_10_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_sump2.ctrl_07_regZ0Z_1
T_13_13_wire_logic_cluster/lc_1/out
T_13_13_lc_trk_g0_1
T_13_13_wire_logic_cluster/lc_0/in_1

End 

Net : test_cnt_cry_22
T_28_25_wire_logic_cluster/lc_6/cout
T_28_25_wire_logic_cluster/lc_7/in_3

Net : u_core.u_sump2.rle_timeZ0Z_8
T_5_14_wire_logic_cluster/lc_0/out
T_5_14_lc_trk_g3_0
T_5_14_wire_logic_cluster/lc_0/in_1

T_5_14_wire_logic_cluster/lc_0/out
T_5_14_sp4_h_l_5
T_8_10_sp4_v_t_46
T_8_13_lc_trk_g0_6
T_8_13_wire_bram/ram/WDATA_8

End 

Net : u_core.u_gpio_core.lb_0020_regZ0Z_8
T_6_22_wire_logic_cluster/lc_6/out
T_6_21_sp4_v_t_44
T_7_21_sp4_h_l_9
T_9_21_lc_trk_g2_4
T_9_21_wire_logic_cluster/lc_0/in_0

T_6_22_wire_logic_cluster/lc_6/out
T_6_21_sp4_v_t_44
T_6_25_sp4_v_t_40
T_5_26_lc_trk_g3_0
T_5_26_wire_logic_cluster/lc_6/in_3

End 

Net : u_mesa_core.u_mesa_decode.un1_payload_cnt_1_cry_0_0_c_RNOZ0
T_27_18_wire_logic_cluster/lc_4/out
T_26_19_lc_trk_g1_4
T_26_19_wire_logic_cluster/lc_0/in_1

End 

Net : u_mesa_core.u_mesa_decode.byte_cnt_RNIID86Z0Z_3_cascade_
T_27_18_wire_logic_cluster/lc_3/ltout
T_27_18_wire_logic_cluster/lc_4/in_2

End 

Net : u_mesa_core.u_mesa2ctrl.byte_cntZ0Z_3
T_24_26_wire_logic_cluster/lc_5/out
T_24_22_sp4_v_t_47
T_24_23_lc_trk_g2_7
T_24_23_wire_logic_cluster/lc_0/in_3

T_24_26_wire_logic_cluster/lc_5/out
T_24_26_lc_trk_g2_5
T_24_26_wire_logic_cluster/lc_0/in_3

T_24_26_wire_logic_cluster/lc_5/out
T_24_26_lc_trk_g2_5
T_24_26_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_0_5
T_12_24_wire_logic_cluster/lc_0/out
T_12_24_lc_trk_g1_0
T_12_24_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_sump2.a_addr_RNITT0T2Z0Z_9_cascade_
T_12_16_wire_logic_cluster/lc_3/ltout
T_12_16_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_sump2.un1_rle_time_cry_2
T_5_13_wire_logic_cluster/lc_2/cout
T_5_13_wire_logic_cluster/lc_3/in_3

Net : u_core.u_gpio_core.lb_rd_d_1c_7_1_cascade_
T_11_18_wire_logic_cluster/lc_2/ltout
T_11_18_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_sump2.ctrl_rd_page_p1Z0Z_3
T_14_11_wire_logic_cluster/lc_3/out
T_15_11_sp4_h_l_6
T_18_11_sp4_v_t_43
T_18_13_lc_trk_g2_6
T_18_13_wire_logic_cluster/lc_3/in_1

T_14_11_wire_logic_cluster/lc_3/out
T_15_11_sp4_h_l_6
T_18_11_sp4_v_t_43
T_18_13_lc_trk_g2_6
T_18_13_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.ctrl_rd_page_p1Z0Z_4
T_15_10_wire_logic_cluster/lc_4/out
T_15_9_sp4_v_t_40
T_16_13_sp4_h_l_5
T_18_13_lc_trk_g3_0
T_18_13_wire_logic_cluster/lc_3/in_0

T_15_10_wire_logic_cluster/lc_4/out
T_15_9_sp4_v_t_40
T_16_13_sp4_h_l_5
T_18_13_lc_trk_g3_0
T_18_13_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_7_7_cascade_
T_11_18_wire_logic_cluster/lc_3/ltout
T_11_18_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_sump2.ctrl_regZ0Z_0
T_17_13_wire_logic_cluster/lc_0/out
T_17_10_sp4_v_t_40
T_14_10_sp4_h_l_5
T_13_10_lc_trk_g1_5
T_13_10_input_2_6
T_13_10_wire_logic_cluster/lc_6/in_2

T_17_13_wire_logic_cluster/lc_0/out
T_17_10_sp4_v_t_40
T_14_10_sp4_h_l_5
T_13_10_lc_trk_g1_5
T_13_10_wire_logic_cluster/lc_5/in_1

T_17_13_wire_logic_cluster/lc_0/out
T_17_10_sp4_v_t_40
T_14_10_sp4_h_l_5
T_13_10_lc_trk_g1_5
T_13_10_wire_logic_cluster/lc_3/in_1

T_17_13_wire_logic_cluster/lc_0/out
T_17_10_sp4_v_t_40
T_14_14_sp4_h_l_5
T_16_14_lc_trk_g3_0
T_16_14_wire_logic_cluster/lc_4/in_1

T_17_13_wire_logic_cluster/lc_0/out
T_17_10_sp4_v_t_40
T_17_6_sp4_v_t_36
T_17_9_lc_trk_g0_4
T_17_9_wire_logic_cluster/lc_3/in_1

T_17_13_wire_logic_cluster/lc_0/out
T_17_10_sp4_v_t_40
T_16_11_lc_trk_g3_0
T_16_11_wire_logic_cluster/lc_0/in_3

T_17_13_wire_logic_cluster/lc_0/out
T_17_13_lc_trk_g0_0
T_17_13_wire_logic_cluster/lc_0/in_0

T_17_13_wire_logic_cluster/lc_0/out
T_17_12_lc_trk_g1_0
T_17_12_wire_logic_cluster/lc_7/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_i_a2_8_0_7_cascade_
T_14_18_wire_logic_cluster/lc_3/ltout
T_14_18_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_gpio_core.lb_0034_regZ0Z_8
T_14_12_wire_logic_cluster/lc_4/out
T_14_11_sp4_v_t_40
T_14_15_sp4_v_t_40
T_14_18_lc_trk_g0_0
T_14_18_wire_logic_cluster/lc_3/in_1

T_14_12_wire_logic_cluster/lc_4/out
T_13_12_sp4_h_l_0
T_16_12_sp4_v_t_40
T_15_16_lc_trk_g1_5
T_15_16_wire_logic_cluster/lc_3/in_3

End 

Net : test_cntZ0Z_4
T_28_23_wire_logic_cluster/lc_4/out
T_28_23_lc_trk_g3_4
T_28_23_wire_logic_cluster/lc_4/in_1

End 

Net : u_mesa_core.u_mesa2lb.N_14
T_23_23_wire_logic_cluster/lc_7/out
T_23_21_sp4_v_t_43
T_24_25_sp4_h_l_6
T_27_25_sp4_v_t_46
T_27_26_lc_trk_g3_6
T_27_26_wire_logic_cluster/lc_0/in_3

T_23_23_wire_logic_cluster/lc_7/out
T_23_21_sp4_v_t_43
T_24_25_sp4_h_l_6
T_26_25_lc_trk_g3_3
T_26_25_wire_logic_cluster/lc_6/in_0

T_23_23_wire_logic_cluster/lc_7/out
T_23_21_sp4_v_t_43
T_24_25_sp4_h_l_6
T_26_25_lc_trk_g3_3
T_26_25_wire_logic_cluster/lc_5/in_3

End 

Net : u_mesa_core.u_mesa2lb.dword_rdy6
T_24_23_wire_logic_cluster/lc_3/out
T_23_23_lc_trk_g3_3
T_23_23_wire_logic_cluster/lc_7/in_1

T_24_23_wire_logic_cluster/lc_3/out
T_25_19_sp4_v_t_42
T_25_15_sp4_v_t_38
T_22_15_sp4_h_l_3
T_21_15_lc_trk_g0_3
T_21_15_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_2_3_cascade_
T_11_19_wire_logic_cluster/lc_2/ltout
T_11_19_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1_RNO_7Z0Z_11
T_11_19_wire_logic_cluster/lc_0/out
T_11_19_lc_trk_g1_0
T_11_19_wire_logic_cluster/lc_2/in_1

End 

Net : u_mesa_core.u_mesa_decode.payload_cnt_RNO_0Z0Z_3
T_26_19_wire_logic_cluster/lc_3/out
T_27_19_lc_trk_g0_3
T_27_19_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1_RNO_2Z0Z_6_cascade_
T_7_19_wire_logic_cluster/lc_3/ltout
T_7_19_wire_logic_cluster/lc_4/in_2

End 

Net : u_mesa_core.u_mesa_decode.un1_payload_cnt_1_cry_2
T_26_19_wire_logic_cluster/lc_2/cout
T_26_19_wire_logic_cluster/lc_3/in_3

Net : u_core.u_sump2.d_addrZ0Z_9
T_15_15_wire_logic_cluster/lc_4/out
T_15_14_lc_trk_g0_4
T_15_14_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_gpio_core.lb_addr_p1_RNIA2EE1Z0Z_5_cascade_
T_12_20_wire_logic_cluster/lc_2/ltout
T_12_20_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.lb_wr_d_p1Z0Z_28
T_21_26_wire_logic_cluster/lc_1/out
T_17_26_sp12_h_l_1
T_21_26_sp4_h_l_4
T_20_22_sp4_v_t_41
T_20_18_sp4_v_t_41
T_20_14_sp4_v_t_42
T_20_10_sp4_v_t_47
T_17_10_sp4_h_l_10
T_13_10_sp4_h_l_6
T_9_10_sp4_h_l_6
T_5_10_sp4_h_l_9
T_6_10_lc_trk_g2_1
T_6_10_wire_logic_cluster/lc_4/in_3

T_21_26_wire_logic_cluster/lc_1/out
T_17_26_sp12_h_l_1
T_21_26_sp4_h_l_4
T_20_22_sp4_v_t_41
T_20_18_sp4_v_t_41
T_20_14_sp4_v_t_42
T_20_10_sp4_v_t_47
T_17_10_sp4_h_l_4
T_18_10_lc_trk_g2_4
T_18_10_wire_logic_cluster/lc_5/in_3

T_21_26_wire_logic_cluster/lc_1/out
T_21_23_sp12_v_t_22
T_21_11_sp12_v_t_22
T_10_11_sp12_h_l_1
T_0_11_span12_horz_6
T_7_11_lc_trk_g0_5
T_7_11_wire_logic_cluster/lc_6/in_3

T_21_26_wire_logic_cluster/lc_1/out
T_17_26_sp12_h_l_1
T_21_26_sp4_h_l_4
T_20_22_sp4_v_t_41
T_17_26_sp4_h_l_9
T_13_26_sp4_h_l_9
T_14_26_lc_trk_g3_1
T_14_26_wire_logic_cluster/lc_3/in_3

T_21_26_wire_logic_cluster/lc_1/out
T_17_26_sp12_h_l_1
T_21_26_sp4_h_l_4
T_20_22_sp4_v_t_41
T_20_18_sp4_v_t_41
T_19_20_lc_trk_g0_4
T_19_20_wire_logic_cluster/lc_3/in_3

T_21_26_wire_logic_cluster/lc_1/out
T_21_24_sp4_v_t_47
T_18_24_sp4_h_l_4
T_14_24_sp4_h_l_4
T_10_24_sp4_h_l_4
T_9_20_sp4_v_t_41
T_9_22_lc_trk_g2_4
T_9_22_wire_logic_cluster/lc_7/in_3

T_21_26_wire_logic_cluster/lc_1/out
T_21_24_sp4_v_t_47
T_18_24_sp4_h_l_4
T_14_24_sp4_h_l_4
T_10_24_sp4_h_l_4
T_6_24_sp4_h_l_4
T_6_24_lc_trk_g1_1
T_6_24_wire_logic_cluster/lc_5/in_3

T_21_26_wire_logic_cluster/lc_1/out
T_17_26_sp12_h_l_1
T_21_26_sp4_h_l_4
T_20_22_sp4_v_t_41
T_19_24_lc_trk_g1_4
T_19_24_wire_logic_cluster/lc_7/in_0

T_21_26_wire_logic_cluster/lc_1/out
T_17_26_sp12_h_l_1
T_21_26_sp4_h_l_4
T_20_22_sp4_v_t_41
T_20_23_lc_trk_g3_1
T_20_23_wire_logic_cluster/lc_0/in_0

T_21_26_wire_logic_cluster/lc_1/out
T_20_26_sp4_h_l_10
T_16_26_sp4_h_l_10
T_12_26_sp4_h_l_10
T_11_22_sp4_v_t_47
T_10_25_lc_trk_g3_7
T_10_25_wire_logic_cluster/lc_5/in_3

T_21_26_wire_logic_cluster/lc_1/out
T_17_26_sp12_h_l_1
T_21_26_sp4_h_l_4
T_20_22_sp4_v_t_41
T_19_25_lc_trk_g3_1
T_19_25_wire_logic_cluster/lc_5/in_3

T_21_26_wire_logic_cluster/lc_1/out
T_21_15_sp12_v_t_22
T_21_16_sp4_v_t_44
T_18_16_sp4_h_l_9
T_17_16_lc_trk_g1_1
T_17_16_wire_logic_cluster/lc_5/in_3

T_21_26_wire_logic_cluster/lc_1/out
T_20_26_sp4_h_l_10
T_16_26_sp4_h_l_10
T_15_22_sp4_v_t_38
T_14_25_lc_trk_g2_6
T_14_25_wire_logic_cluster/lc_7/in_3

T_21_26_wire_logic_cluster/lc_1/out
T_20_26_sp4_h_l_10
T_16_26_sp4_h_l_10
T_15_22_sp4_v_t_38
T_15_23_lc_trk_g2_6
T_15_23_wire_logic_cluster/lc_3/in_3

T_21_26_wire_logic_cluster/lc_1/out
T_17_26_sp12_h_l_1
T_16_14_sp12_v_t_22
T_16_24_lc_trk_g3_5
T_16_24_wire_logic_cluster/lc_5/in_3

T_21_26_wire_logic_cluster/lc_1/out
T_17_26_sp12_h_l_1
T_16_14_sp12_v_t_22
T_16_19_lc_trk_g2_6
T_16_19_wire_logic_cluster/lc_1/in_3

T_21_26_wire_logic_cluster/lc_1/out
T_21_24_sp4_v_t_47
T_18_24_sp4_h_l_4
T_14_24_sp4_h_l_4
T_13_24_lc_trk_g0_4
T_13_24_wire_logic_cluster/lc_3/in_3

T_21_26_wire_logic_cluster/lc_1/out
T_17_26_sp12_h_l_1
T_18_26_lc_trk_g0_5
T_18_26_wire_logic_cluster/lc_0/in_3

T_21_26_wire_logic_cluster/lc_1/out
T_21_23_sp4_v_t_42
T_21_24_lc_trk_g2_2
T_21_24_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.ctrl_07_regZ0Z_2
T_13_13_wire_logic_cluster/lc_2/out
T_13_13_lc_trk_g3_2
T_13_13_wire_logic_cluster/lc_0/in_3

End 

Net : u_mesa_core.u_mesa_decode.byte_rdy_RNIFTRJZ0Z_4
T_26_20_wire_logic_cluster/lc_5/out
T_26_19_lc_trk_g0_5
T_26_19_wire_logic_cluster/lc_6/in_1

End 

Net : u_mesa_core.u_mesa_decode.N_35
T_27_18_wire_logic_cluster/lc_1/out
T_27_7_sp12_v_t_22
T_27_14_lc_trk_g2_2
T_27_14_input_2_0
T_27_14_wire_logic_cluster/lc_0/in_2

T_27_18_wire_logic_cluster/lc_1/out
T_27_18_lc_trk_g3_1
T_27_18_wire_logic_cluster/lc_5/in_1

End 

Net : u_mesa_core.u_mesa_decode.byte_cnt_RNIFTRJZ0Z_0
T_27_14_wire_logic_cluster/lc_0/out
T_27_10_sp12_v_t_23
T_27_16_sp4_v_t_39
T_26_19_lc_trk_g2_7
T_26_19_wire_logic_cluster/lc_7/in_0

T_27_14_wire_logic_cluster/lc_0/out
T_27_10_sp12_v_t_23
T_27_16_sp4_v_t_39
T_26_18_lc_trk_g1_2
T_26_18_wire_logic_cluster/lc_0/in_1

T_27_14_wire_logic_cluster/lc_0/out
T_27_10_sp12_v_t_23
T_27_16_sp4_v_t_39
T_26_20_lc_trk_g1_2
T_26_20_input_2_7
T_26_20_wire_logic_cluster/lc_7/in_2

T_27_14_wire_logic_cluster/lc_0/out
T_27_10_sp12_v_t_23
T_27_16_sp4_v_t_39
T_26_18_lc_trk_g0_2
T_26_18_wire_logic_cluster/lc_1/in_3

T_27_14_wire_logic_cluster/lc_0/out
T_27_10_sp12_v_t_23
T_27_19_lc_trk_g3_7
T_27_19_wire_logic_cluster/lc_4/in_0

T_27_14_wire_logic_cluster/lc_0/out
T_27_10_sp12_v_t_23
T_27_19_lc_trk_g3_7
T_27_19_wire_logic_cluster/lc_6/in_0

T_27_14_wire_logic_cluster/lc_0/out
T_27_10_sp12_v_t_23
T_27_19_lc_trk_g3_7
T_27_19_wire_logic_cluster/lc_5/in_1

T_27_14_wire_logic_cluster/lc_0/out
T_27_10_sp12_v_t_23
T_27_19_lc_trk_g3_7
T_27_19_wire_logic_cluster/lc_7/in_1

T_27_14_wire_logic_cluster/lc_0/out
T_27_10_sp12_v_t_23
T_27_19_lc_trk_g3_7
T_27_19_wire_logic_cluster/lc_3/in_3

End 

Net : u_mesa_core.u_mesa_decode.un1_payload_cnt_1_axb_7
T_27_14_wire_logic_cluster/lc_1/out
T_27_12_sp4_v_t_47
T_27_16_sp4_v_t_36
T_26_19_lc_trk_g2_4
T_26_19_wire_logic_cluster/lc_7/in_1

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_prescale_p1Z0Z_0
T_21_17_wire_logic_cluster/lc_2/out
T_21_18_lc_trk_g0_2
T_21_18_wire_logic_cluster/lc_6/in_0

T_21_17_wire_logic_cluster/lc_2/out
T_21_14_sp4_v_t_44
T_21_15_lc_trk_g3_4
T_21_15_wire_logic_cluster/lc_2/in_3

T_21_17_wire_logic_cluster/lc_2/out
T_21_16_sp4_v_t_36
T_21_12_sp4_v_t_36
T_22_12_sp4_h_l_6
T_23_12_lc_trk_g2_6
T_23_12_wire_logic_cluster/lc_4/in_0

T_21_17_wire_logic_cluster/lc_2/out
T_21_16_sp4_v_t_36
T_21_12_sp4_v_t_36
T_22_12_sp4_h_l_6
T_23_12_lc_trk_g2_6
T_23_12_wire_logic_cluster/lc_5/in_3

T_21_17_wire_logic_cluster/lc_2/out
T_21_16_sp4_v_t_36
T_21_12_sp4_v_t_36
T_22_12_sp4_h_l_6
T_23_12_lc_trk_g2_6
T_23_12_wire_logic_cluster/lc_3/in_3

T_21_17_wire_logic_cluster/lc_2/out
T_21_14_sp4_v_t_44
T_22_14_sp4_h_l_2
T_23_14_lc_trk_g3_2
T_23_14_wire_logic_cluster/lc_6/in_3

T_21_17_wire_logic_cluster/lc_2/out
T_21_13_sp4_v_t_41
T_22_13_sp4_h_l_4
T_23_13_lc_trk_g2_4
T_23_13_wire_logic_cluster/lc_7/in_3

T_21_17_wire_logic_cluster/lc_2/out
T_21_14_sp4_v_t_44
T_21_15_lc_trk_g3_4
T_21_15_wire_logic_cluster/lc_0/in_3

T_21_17_wire_logic_cluster/lc_2/out
T_21_13_sp4_v_t_41
T_21_14_lc_trk_g2_1
T_21_14_wire_logic_cluster/lc_4/in_3

T_21_17_wire_logic_cluster/lc_2/out
T_22_16_lc_trk_g3_2
T_22_16_wire_logic_cluster/lc_4/in_3

T_21_17_wire_logic_cluster/lc_2/out
T_21_17_lc_trk_g0_2
T_21_17_wire_logic_cluster/lc_1/in_3

End 

Net : u_mesa_core.u_mesa_decode.byte_rdyZ0
T_26_20_wire_logic_cluster/lc_0/out
T_27_17_sp4_v_t_41
T_27_18_lc_trk_g2_1
T_27_18_wire_logic_cluster/lc_4/in_3

T_26_20_wire_logic_cluster/lc_0/out
T_27_17_sp4_v_t_41
T_27_18_lc_trk_g2_1
T_27_18_wire_logic_cluster/lc_6/in_1

T_26_20_wire_logic_cluster/lc_0/out
T_27_17_sp4_v_t_41
T_27_18_lc_trk_g2_1
T_27_18_input_2_7
T_27_18_wire_logic_cluster/lc_7/in_2

T_26_20_wire_logic_cluster/lc_0/out
T_26_20_lc_trk_g1_0
T_26_20_wire_logic_cluster/lc_2/in_3

T_26_20_wire_logic_cluster/lc_0/out
T_27_17_sp4_v_t_41
T_27_13_sp4_v_t_37
T_27_14_lc_trk_g3_5
T_27_14_wire_logic_cluster/lc_0/in_0

T_26_20_wire_logic_cluster/lc_0/out
T_26_20_lc_trk_g1_0
T_26_20_wire_logic_cluster/lc_3/in_0

T_26_20_wire_logic_cluster/lc_0/out
T_26_20_lc_trk_g1_0
T_26_20_wire_logic_cluster/lc_4/in_3

T_26_20_wire_logic_cluster/lc_0/out
T_27_17_sp4_v_t_41
T_27_13_sp4_v_t_37
T_27_14_lc_trk_g3_5
T_27_14_wire_logic_cluster/lc_1/in_1

T_26_20_wire_logic_cluster/lc_0/out
T_27_17_sp4_v_t_41
T_27_13_sp4_v_t_37
T_27_16_lc_trk_g1_5
T_27_16_wire_logic_cluster/lc_0/in_0

T_26_20_wire_logic_cluster/lc_0/out
T_26_20_lc_trk_g1_0
T_26_20_wire_logic_cluster/lc_5/in_0

T_26_20_wire_logic_cluster/lc_0/out
T_27_17_sp4_v_t_41
T_28_21_sp4_h_l_10
T_32_21_sp4_h_l_6
T_30_21_sp4_h_l_6
T_26_21_sp4_h_l_2
T_22_21_sp4_h_l_10
T_23_21_lc_trk_g2_2
T_23_21_wire_logic_cluster/lc_7/in_3

T_26_20_wire_logic_cluster/lc_0/out
T_27_17_sp4_v_t_41
T_28_21_sp4_h_l_10
T_32_21_sp4_h_l_6
T_30_21_sp4_h_l_6
T_26_21_sp4_h_l_2
T_27_21_lc_trk_g2_2
T_27_21_wire_logic_cluster/lc_0/cen

T_26_20_wire_logic_cluster/lc_0/out
T_27_17_sp4_v_t_41
T_28_21_sp4_h_l_10
T_32_21_sp4_h_l_6
T_30_21_sp4_h_l_6
T_26_21_sp4_h_l_2
T_27_21_lc_trk_g2_2
T_27_21_wire_logic_cluster/lc_0/cen

T_26_20_wire_logic_cluster/lc_0/out
T_27_17_sp4_v_t_41
T_28_21_sp4_h_l_10
T_32_21_sp4_h_l_6
T_30_21_sp4_h_l_6
T_26_21_sp4_h_l_2
T_27_21_lc_trk_g2_2
T_27_21_wire_logic_cluster/lc_0/cen

T_26_20_wire_logic_cluster/lc_0/out
T_27_17_sp4_v_t_41
T_28_21_sp4_h_l_10
T_32_21_sp4_h_l_6
T_30_21_sp4_h_l_6
T_26_21_sp4_h_l_2
T_27_21_lc_trk_g2_2
T_27_21_wire_logic_cluster/lc_0/cen

T_26_20_wire_logic_cluster/lc_0/out
T_27_17_sp4_v_t_41
T_28_21_sp4_h_l_10
T_32_21_sp4_h_l_6
T_30_21_sp4_h_l_6
T_26_21_sp4_h_l_2
T_27_21_lc_trk_g2_2
T_27_21_wire_logic_cluster/lc_0/cen

T_26_20_wire_logic_cluster/lc_0/out
T_27_17_sp4_v_t_41
T_28_21_sp4_h_l_10
T_32_21_sp4_h_l_6
T_30_21_sp4_h_l_6
T_26_21_sp4_h_l_2
T_27_21_lc_trk_g2_2
T_27_21_wire_logic_cluster/lc_0/cen

T_26_20_wire_logic_cluster/lc_0/out
T_27_17_sp4_v_t_41
T_27_18_lc_trk_g2_1
T_27_18_wire_logic_cluster/lc_0/in_1

T_26_20_wire_logic_cluster/lc_0/out
T_27_20_lc_trk_g1_0
T_27_20_wire_logic_cluster/lc_6/in_1

T_26_20_wire_logic_cluster/lc_0/out
T_23_20_sp12_h_l_0
T_27_20_lc_trk_g1_3
T_27_20_wire_logic_cluster/lc_4/cen

T_26_20_wire_logic_cluster/lc_0/out
T_23_20_sp12_h_l_0
T_27_20_lc_trk_g1_3
T_27_20_wire_logic_cluster/lc_4/cen

T_26_20_wire_logic_cluster/lc_0/out
T_27_17_sp4_v_t_41
T_26_18_lc_trk_g3_1
T_26_18_wire_logic_cluster/lc_2/in_0

T_26_20_wire_logic_cluster/lc_0/out
T_27_17_sp4_v_t_41
T_27_18_lc_trk_g2_1
T_27_18_input_2_5
T_27_18_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_sump2.user_addrZ0Z_1
T_15_12_wire_logic_cluster/lc_1/out
T_15_13_lc_trk_g1_1
T_15_13_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_gpio_core.lb_009c_regZ0Z_20
T_15_25_wire_logic_cluster/lc_5/out
T_15_21_sp4_v_t_47
T_12_21_sp4_h_l_4
T_11_21_lc_trk_g0_4
T_11_21_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_sump2.user_addrZ0Z_6
T_15_12_wire_logic_cluster/lc_6/out
T_15_13_lc_trk_g1_6
T_15_13_wire_logic_cluster/lc_7/in_0

End 

Net : u_core.u_gpio_core.lb_002c_regZ0Z_28
T_9_22_wire_logic_cluster/lc_7/out
T_7_22_sp12_h_l_1
T_15_22_sp4_h_l_8
T_18_22_sp4_v_t_45
T_17_23_lc_trk_g3_5
T_17_23_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_gpio_core.lb_0028_regZ0Z_12
T_7_14_wire_logic_cluster/lc_4/out
T_7_13_sp4_v_t_40
T_8_17_sp4_h_l_5
T_11_17_sp4_v_t_40
T_11_20_lc_trk_g0_0
T_11_20_input_2_2
T_11_20_wire_logic_cluster/lc_2/in_2

T_7_14_wire_logic_cluster/lc_4/out
T_7_13_sp4_v_t_40
T_6_16_lc_trk_g3_0
T_6_16_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.gpio_pin_q_4
T_7_33_wire_io_cluster/io_1/D_IN_0
T_7_31_sp12_v_t_23
T_7_19_sp12_v_t_23
T_7_17_sp4_v_t_47
T_8_17_sp4_h_l_3
T_10_17_lc_trk_g2_6
T_10_17_wire_logic_cluster/lc_4/in_0

T_7_33_wire_io_cluster/io_1/D_IN_0
T_7_31_sp12_v_t_23
T_7_19_sp12_v_t_23
T_7_17_sp4_v_t_47
T_8_17_sp4_h_l_3
T_11_13_sp4_v_t_44
T_10_15_lc_trk_g2_1
T_10_15_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_gpio_core.lb_0024_regZ0Z_22
T_15_17_wire_logic_cluster/lc_3/out
T_16_17_sp4_h_l_6
T_15_17_sp4_v_t_43
T_15_21_lc_trk_g1_6
T_15_21_wire_logic_cluster/lc_0/in_1

T_15_17_wire_logic_cluster/lc_3/out
T_16_17_sp4_h_l_6
T_15_17_sp4_v_t_43
T_15_13_sp4_v_t_39
T_15_9_sp4_v_t_47
T_12_9_sp4_h_l_4
T_13_9_lc_trk_g3_4
T_13_9_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_gpio_core.lb_0030_regZ0Z_5
T_7_23_wire_logic_cluster/lc_1/out
T_3_23_sp12_h_l_1
T_14_11_sp12_v_t_22
T_14_12_sp4_v_t_44
T_13_16_lc_trk_g2_1
T_13_16_wire_logic_cluster/lc_4/in_1

T_7_23_wire_logic_cluster/lc_1/out
T_7_21_sp4_v_t_47
T_7_25_lc_trk_g1_2
T_7_25_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_sump2.c_addr_p1Z0Z_8
T_16_13_wire_logic_cluster/lc_2/out
T_16_13_sp4_h_l_9
T_16_13_lc_trk_g0_4
T_16_13_input_2_0
T_16_13_wire_logic_cluster/lc_0/in_2

T_16_13_wire_logic_cluster/lc_2/out
T_16_13_sp4_h_l_9
T_16_13_lc_trk_g0_4
T_16_13_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_sump2.un1_active8_3_0_a5_0
T_6_12_wire_logic_cluster/lc_0/out
T_6_9_sp4_v_t_40
T_5_10_lc_trk_g3_0
T_5_10_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.lb_009c_regZ0Z_30
T_19_25_wire_logic_cluster/lc_7/out
T_19_24_sp4_v_t_46
T_16_24_sp4_h_l_11
T_12_24_sp4_h_l_11
T_8_24_sp4_h_l_2
T_10_24_lc_trk_g3_7
T_10_24_input_2_0
T_10_24_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_prescale_p1Z0Z_1
T_21_17_wire_logic_cluster/lc_3/out
T_21_18_lc_trk_g0_3
T_21_18_wire_logic_cluster/lc_6/in_3

T_21_17_wire_logic_cluster/lc_3/out
T_21_16_sp4_v_t_38
T_21_12_sp4_v_t_46
T_22_12_sp4_h_l_4
T_23_12_lc_trk_g3_4
T_23_12_wire_logic_cluster/lc_5/in_0

T_21_17_wire_logic_cluster/lc_3/out
T_21_18_lc_trk_g0_3
T_21_18_wire_logic_cluster/lc_7/in_0

T_21_17_wire_logic_cluster/lc_3/out
T_21_16_sp4_v_t_38
T_21_12_sp4_v_t_46
T_22_12_sp4_h_l_4
T_23_12_lc_trk_g3_4
T_23_12_wire_logic_cluster/lc_4/in_3

T_21_17_wire_logic_cluster/lc_3/out
T_21_14_sp4_v_t_46
T_22_14_sp4_h_l_4
T_23_14_lc_trk_g3_4
T_23_14_wire_logic_cluster/lc_3/in_0

T_21_17_wire_logic_cluster/lc_3/out
T_21_16_sp4_v_t_38
T_21_12_sp4_v_t_46
T_21_14_lc_trk_g3_3
T_21_14_wire_logic_cluster/lc_5/in_1

T_21_17_wire_logic_cluster/lc_3/out
T_21_16_sp4_v_t_38
T_21_12_sp4_v_t_46
T_21_14_lc_trk_g3_3
T_21_14_input_2_4
T_21_14_wire_logic_cluster/lc_4/in_2

T_21_17_wire_logic_cluster/lc_3/out
T_21_14_sp4_v_t_46
T_22_14_sp4_h_l_4
T_23_14_lc_trk_g3_4
T_23_14_wire_logic_cluster/lc_6/in_1

T_21_17_wire_logic_cluster/lc_3/out
T_21_13_sp4_v_t_43
T_22_13_sp4_h_l_6
T_23_13_lc_trk_g2_6
T_23_13_wire_logic_cluster/lc_7/in_1

T_21_17_wire_logic_cluster/lc_3/out
T_21_14_sp4_v_t_46
T_21_15_lc_trk_g2_6
T_21_15_wire_logic_cluster/lc_0/in_0

T_21_17_wire_logic_cluster/lc_3/out
T_21_14_sp4_v_t_46
T_20_15_lc_trk_g3_6
T_20_15_wire_logic_cluster/lc_2/in_3

T_21_17_wire_logic_cluster/lc_3/out
T_22_16_lc_trk_g3_3
T_22_16_wire_logic_cluster/lc_4/in_0

End 

Net : test_cnt_cry_21
T_28_25_wire_logic_cluster/lc_5/cout
T_28_25_wire_logic_cluster/lc_6/in_3

Net : u_core.u_sump2.rle_timeZ0Z_9
T_5_14_wire_logic_cluster/lc_1/out
T_5_14_lc_trk_g3_1
T_5_14_wire_logic_cluster/lc_1/in_1

T_5_14_wire_logic_cluster/lc_1/out
T_5_14_sp4_h_l_7
T_8_10_sp4_v_t_36
T_8_13_lc_trk_g1_4
T_8_13_wire_bram/ram/WDATA_9

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_0_3
T_13_26_wire_logic_cluster/lc_2/out
T_13_22_sp4_v_t_41
T_12_24_lc_trk_g1_4
T_12_24_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_sump2.user_addrZ0Z_9
T_15_14_wire_logic_cluster/lc_5/out
T_15_14_lc_trk_g1_5
T_15_14_input_2_2
T_15_14_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.gpio_pin_q_23
T_4_33_wire_io_cluster/io_1/D_IN_0
T_4_27_sp12_v_t_23
T_5_27_sp12_h_l_0
T_10_27_sp4_h_l_7
T_13_23_sp4_v_t_36
T_13_19_sp4_v_t_41
T_13_21_lc_trk_g2_4
T_13_21_input_2_4
T_13_21_wire_logic_cluster/lc_4/in_2

T_4_33_wire_io_cluster/io_1/D_IN_0
T_4_23_sp12_v_t_23
T_4_11_sp12_v_t_23
T_5_11_sp12_h_l_0
T_6_11_sp4_h_l_3
T_9_11_sp4_v_t_45
T_9_14_lc_trk_g0_5
T_9_14_wire_logic_cluster/lc_3/in_0

End 

Net : u_core.u_gpio_core.lb_0090_reg_m_22
T_17_20_wire_logic_cluster/lc_0/out
T_17_20_sp4_h_l_5
T_16_20_lc_trk_g1_5
T_16_20_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.u_gpio_core.lb_009c_regZ0Z_0
T_14_24_wire_logic_cluster/lc_0/out
T_14_20_sp4_v_t_37
T_11_20_sp4_h_l_6
T_10_20_lc_trk_g1_6
T_10_20_input_2_1
T_10_20_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_sump2.ctrl_rd_page_p1Z0Z_0
T_19_14_wire_logic_cluster/lc_6/out
T_19_13_lc_trk_g0_6
T_19_13_wire_logic_cluster/lc_5/in_3

T_19_14_wire_logic_cluster/lc_6/out
T_19_13_lc_trk_g0_6
T_19_13_wire_logic_cluster/lc_4/in_0

T_19_14_wire_logic_cluster/lc_6/out
T_19_12_sp4_v_t_41
T_16_16_sp4_h_l_4
T_15_16_lc_trk_g0_4
T_15_16_wire_logic_cluster/lc_5/in_3

T_19_14_wire_logic_cluster/lc_6/out
T_19_13_sp4_v_t_44
T_19_16_lc_trk_g0_4
T_19_16_wire_logic_cluster/lc_3/in_3

T_19_14_wire_logic_cluster/lc_6/out
T_20_11_sp4_v_t_37
T_20_12_lc_trk_g2_5
T_20_12_wire_logic_cluster/lc_0/in_3

T_19_14_wire_logic_cluster/lc_6/out
T_20_13_lc_trk_g3_6
T_20_13_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_sump2.ram_rd_d8_1
T_19_13_wire_logic_cluster/lc_5/out
T_18_13_lc_trk_g2_5
T_18_13_input_2_5
T_18_13_wire_logic_cluster/lc_5/in_2

T_19_13_wire_logic_cluster/lc_5/out
T_20_13_sp4_h_l_10
T_21_13_lc_trk_g3_2
T_21_13_wire_logic_cluster/lc_2/in_3

T_19_13_wire_logic_cluster/lc_5/out
T_20_13_lc_trk_g0_5
T_20_13_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_sump2.ram_rd_d8
T_18_13_wire_logic_cluster/lc_5/out
T_17_13_sp4_h_l_2
T_20_13_sp4_v_t_39
T_21_17_sp4_h_l_8
T_24_17_sp4_v_t_36
T_24_18_lc_trk_g3_4
T_24_18_wire_logic_cluster/lc_7/in_0

T_18_13_wire_logic_cluster/lc_5/out
T_17_13_sp4_h_l_2
T_20_13_sp4_v_t_39
T_21_17_sp4_h_l_8
T_24_17_sp4_v_t_36
T_24_18_lc_trk_g3_4
T_24_18_wire_logic_cluster/lc_2/in_3

T_18_13_wire_logic_cluster/lc_5/out
T_17_13_sp4_h_l_2
T_20_13_sp4_v_t_39
T_20_17_sp4_v_t_39
T_20_19_lc_trk_g2_2
T_20_19_wire_logic_cluster/lc_6/in_0

T_18_13_wire_logic_cluster/lc_5/out
T_19_11_sp4_v_t_38
T_19_15_sp4_v_t_43
T_20_15_sp4_h_l_11
T_21_15_lc_trk_g3_3
T_21_15_wire_logic_cluster/lc_1/in_1

T_18_13_wire_logic_cluster/lc_5/out
T_17_13_sp4_h_l_2
T_20_13_sp4_v_t_39
T_21_17_sp4_h_l_8
T_21_17_lc_trk_g0_5
T_21_17_wire_logic_cluster/lc_4/in_1

T_18_13_wire_logic_cluster/lc_5/out
T_17_13_sp4_h_l_2
T_20_13_sp4_v_t_39
T_20_17_sp4_v_t_39
T_20_19_lc_trk_g2_2
T_20_19_wire_logic_cluster/lc_3/in_3

T_18_13_wire_logic_cluster/lc_5/out
T_19_11_sp4_v_t_38
T_19_15_sp4_v_t_43
T_20_15_sp4_h_l_11
T_22_15_lc_trk_g2_6
T_22_15_wire_logic_cluster/lc_5/in_3

T_18_13_wire_logic_cluster/lc_5/out
T_17_13_sp4_h_l_2
T_20_13_sp4_v_t_39
T_21_17_sp4_h_l_8
T_23_17_lc_trk_g2_5
T_23_17_wire_logic_cluster/lc_2/in_3

T_18_13_wire_logic_cluster/lc_5/out
T_17_13_sp4_h_l_2
T_20_13_sp4_v_t_39
T_19_15_lc_trk_g0_2
T_19_15_wire_logic_cluster/lc_5/in_1

T_18_13_wire_logic_cluster/lc_5/out
T_18_12_sp4_v_t_42
T_18_16_sp4_v_t_42
T_17_17_lc_trk_g3_2
T_17_17_wire_logic_cluster/lc_6/in_3

T_18_13_wire_logic_cluster/lc_5/out
T_19_11_sp4_v_t_38
T_19_15_sp4_v_t_43
T_19_17_lc_trk_g3_6
T_19_17_wire_logic_cluster/lc_0/in_3

T_18_13_wire_logic_cluster/lc_5/out
T_19_11_sp4_v_t_38
T_19_15_sp4_v_t_43
T_19_17_lc_trk_g3_6
T_19_17_wire_logic_cluster/lc_4/in_3

T_18_13_wire_logic_cluster/lc_5/out
T_17_13_sp4_h_l_2
T_20_13_sp4_v_t_39
T_20_17_lc_trk_g0_2
T_20_17_wire_logic_cluster/lc_7/in_3

T_18_13_wire_logic_cluster/lc_5/out
T_19_11_sp4_v_t_38
T_19_15_sp4_v_t_43
T_19_18_lc_trk_g0_3
T_19_18_wire_logic_cluster/lc_6/in_3

T_18_13_wire_logic_cluster/lc_5/out
T_18_6_sp12_v_t_22
T_18_18_lc_trk_g3_1
T_18_18_wire_logic_cluster/lc_6/in_0

T_18_13_wire_logic_cluster/lc_5/out
T_19_11_sp4_v_t_38
T_16_15_sp4_h_l_8
T_16_15_lc_trk_g1_5
T_16_15_wire_logic_cluster/lc_5/in_3

T_18_13_wire_logic_cluster/lc_5/out
T_18_12_sp4_v_t_42
T_19_16_sp4_h_l_7
T_21_16_lc_trk_g3_2
T_21_16_wire_logic_cluster/lc_2/in_3

T_18_13_wire_logic_cluster/lc_5/out
T_18_12_sp4_v_t_42
T_19_16_sp4_h_l_7
T_21_16_lc_trk_g3_2
T_21_16_wire_logic_cluster/lc_6/in_3

T_18_13_wire_logic_cluster/lc_5/out
T_18_6_sp12_v_t_22
T_18_18_lc_trk_g3_1
T_18_18_wire_logic_cluster/lc_3/in_3

T_18_13_wire_logic_cluster/lc_5/out
T_18_13_lc_trk_g0_5
T_18_13_wire_logic_cluster/lc_7/in_0

T_18_13_wire_logic_cluster/lc_5/out
T_18_13_lc_trk_g0_5
T_18_13_wire_logic_cluster/lc_0/in_1

T_18_13_wire_logic_cluster/lc_5/out
T_18_12_lc_trk_g0_5
T_18_12_wire_logic_cluster/lc_0/in_1

T_18_13_wire_logic_cluster/lc_5/out
T_17_14_lc_trk_g0_5
T_17_14_wire_logic_cluster/lc_6/in_1

T_18_13_wire_logic_cluster/lc_5/out
T_18_14_lc_trk_g0_5
T_18_14_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_sump2.trigger_or_15_sqmuxa_5
T_13_7_wire_logic_cluster/lc_1/out
T_14_7_lc_trk_g0_1
T_14_7_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_gpio_core.gen_i1_3__u_gpio_pin.m12_ns_1
T_6_26_wire_logic_cluster/lc_5/out
T_6_26_lc_trk_g1_5
T_6_26_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_gpio_core.pwm_pin_0
T_19_14_wire_logic_cluster/lc_5/out
T_19_14_sp12_h_l_1
T_7_14_sp12_h_l_1
T_6_14_sp12_v_t_22
T_6_21_sp4_v_t_38
T_6_25_sp4_v_t_38
T_6_26_lc_trk_g3_6
T_6_26_input_2_5
T_6_26_wire_logic_cluster/lc_5/in_2

T_19_14_wire_logic_cluster/lc_5/out
T_19_14_sp12_h_l_1
T_7_14_sp12_h_l_1
T_6_14_sp12_v_t_22
T_6_21_sp4_v_t_38
T_3_21_sp4_h_l_3
T_5_21_lc_trk_g2_6
T_5_21_input_2_4
T_5_21_wire_logic_cluster/lc_4/in_2

T_19_14_wire_logic_cluster/lc_5/out
T_19_14_sp12_h_l_1
T_7_14_sp12_h_l_1
T_6_14_sp12_v_t_22
T_6_21_sp4_v_t_38
T_7_25_sp4_h_l_9
T_7_25_lc_trk_g1_4
T_7_25_input_2_7
T_7_25_wire_logic_cluster/lc_7/in_2

T_19_14_wire_logic_cluster/lc_5/out
T_19_14_sp12_h_l_1
T_7_14_sp12_h_l_1
T_6_14_sp12_v_t_22
T_6_21_sp4_v_t_38
T_7_25_sp4_h_l_9
T_7_25_lc_trk_g1_4
T_7_25_input_2_5
T_7_25_wire_logic_cluster/lc_5/in_2

T_19_14_wire_logic_cluster/lc_5/out
T_19_14_sp12_h_l_1
T_7_14_sp12_h_l_1
T_6_14_sp12_v_t_22
T_6_21_sp4_v_t_38
T_5_25_lc_trk_g1_3
T_5_25_input_2_4
T_5_25_wire_logic_cluster/lc_4/in_2

T_19_14_wire_logic_cluster/lc_5/out
T_19_14_sp12_h_l_1
T_18_14_sp12_v_t_22
T_7_26_sp12_h_l_1
T_12_26_lc_trk_g0_5
T_12_26_input_2_5
T_12_26_wire_logic_cluster/lc_5/in_2

T_19_14_wire_logic_cluster/lc_5/out
T_19_14_sp12_h_l_1
T_18_14_sp12_v_t_22
T_7_26_sp12_h_l_1
T_9_26_lc_trk_g0_6
T_9_26_input_2_2
T_9_26_wire_logic_cluster/lc_2/in_2

T_19_14_wire_logic_cluster/lc_5/out
T_19_14_sp12_h_l_1
T_18_2_sp12_v_t_22
T_18_7_sp4_v_t_40
T_18_11_lc_trk_g1_5
T_18_11_input_2_4
T_18_11_wire_logic_cluster/lc_4/in_2

T_19_14_wire_logic_cluster/lc_5/out
T_19_14_sp12_h_l_1
T_7_14_sp12_h_l_1
T_6_14_sp12_v_t_22
T_6_21_sp4_v_t_38
T_6_23_lc_trk_g3_3
T_6_23_input_2_2
T_6_23_wire_logic_cluster/lc_2/in_2

T_19_14_wire_logic_cluster/lc_5/out
T_19_14_sp12_h_l_1
T_7_14_sp12_h_l_1
T_6_14_sp12_v_t_22
T_6_23_sp4_v_t_36
T_5_24_lc_trk_g2_4
T_5_24_input_2_2
T_5_24_wire_logic_cluster/lc_2/in_2

T_19_14_wire_logic_cluster/lc_5/out
T_19_14_sp12_h_l_1
T_7_14_sp12_h_l_1
T_6_14_sp12_v_t_22
T_6_19_sp4_v_t_40
T_5_22_lc_trk_g3_0
T_5_22_input_2_3
T_5_22_wire_logic_cluster/lc_3/in_2

T_19_14_wire_logic_cluster/lc_5/out
T_19_14_sp12_h_l_1
T_7_14_sp12_h_l_1
T_6_14_sp12_v_t_22
T_6_23_sp4_v_t_36
T_5_26_lc_trk_g2_4
T_5_26_wire_logic_cluster/lc_3/in_3

T_19_14_wire_logic_cluster/lc_5/out
T_19_14_sp12_h_l_1
T_7_14_sp12_h_l_1
T_7_14_sp4_h_l_0
T_6_14_sp4_v_t_43
T_5_17_lc_trk_g3_3
T_5_17_input_2_2
T_5_17_wire_logic_cluster/lc_2/in_2

T_19_14_wire_logic_cluster/lc_5/out
T_19_14_sp12_h_l_1
T_7_14_sp12_h_l_1
T_11_14_sp4_h_l_4
T_10_14_sp4_v_t_41
T_9_15_lc_trk_g3_1
T_9_15_input_2_2
T_9_15_wire_logic_cluster/lc_2/in_2

T_19_14_wire_logic_cluster/lc_5/out
T_19_14_sp12_h_l_1
T_7_14_sp12_h_l_1
T_6_14_sp12_v_t_22
T_6_16_lc_trk_g3_5
T_6_16_input_2_0
T_6_16_wire_logic_cluster/lc_0/in_2

T_19_14_wire_logic_cluster/lc_5/out
T_19_7_sp12_v_t_22
T_8_19_sp12_h_l_1
T_7_7_sp12_v_t_22
T_7_15_lc_trk_g3_1
T_7_15_input_2_2
T_7_15_wire_logic_cluster/lc_2/in_2

T_19_14_wire_logic_cluster/lc_5/out
T_19_14_sp12_h_l_1
T_18_14_sp12_v_t_22
T_7_26_sp12_h_l_1
T_11_26_lc_trk_g1_2
T_11_26_input_2_3
T_11_26_wire_logic_cluster/lc_3/in_2

T_19_14_wire_logic_cluster/lc_5/out
T_19_14_sp12_h_l_1
T_18_2_sp12_v_t_22
T_18_7_sp4_v_t_40
T_17_9_lc_trk_g1_5
T_17_9_wire_logic_cluster/lc_5/in_1

T_19_14_wire_logic_cluster/lc_5/out
T_19_7_sp12_v_t_22
T_8_7_sp12_h_l_1
T_17_7_lc_trk_g1_5
T_17_7_input_2_2
T_17_7_wire_logic_cluster/lc_2/in_2

T_19_14_wire_logic_cluster/lc_5/out
T_19_7_sp12_v_t_22
T_8_7_sp12_h_l_1
T_12_7_lc_trk_g0_2
T_12_7_input_2_2
T_12_7_wire_logic_cluster/lc_2/in_2

T_19_14_wire_logic_cluster/lc_5/out
T_20_12_sp4_v_t_38
T_17_16_sp4_h_l_8
T_16_16_lc_trk_g0_0
T_16_16_input_2_2
T_16_16_wire_logic_cluster/lc_2/in_2

T_19_14_wire_logic_cluster/lc_5/out
T_19_10_sp4_v_t_47
T_16_10_sp4_h_l_4
T_16_10_lc_trk_g1_1
T_16_10_input_2_2
T_16_10_wire_logic_cluster/lc_2/in_2

T_19_14_wire_logic_cluster/lc_5/out
T_19_13_lc_trk_g1_5
T_19_13_input_2_6
T_19_13_wire_logic_cluster/lc_6/in_2

T_19_14_wire_logic_cluster/lc_5/out
T_18_15_lc_trk_g1_5
T_18_15_input_2_2
T_18_15_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_sump2.un1_rle_time_cry_1
T_5_13_wire_logic_cluster/lc_1/cout
T_5_13_wire_logic_cluster/lc_2/in_3

Net : u_core.u_gpio_core.lb_0028_regZ0Z_4
T_6_17_wire_logic_cluster/lc_2/out
T_7_17_sp4_h_l_4
T_11_17_sp4_h_l_7
T_13_17_lc_trk_g3_2
T_13_17_wire_logic_cluster/lc_0/in_1

T_6_17_wire_logic_cluster/lc_2/out
T_7_16_lc_trk_g2_2
T_7_16_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.lb_008c_regZ0Z_14
T_7_20_wire_logic_cluster/lc_5/out
T_6_20_sp4_h_l_2
T_10_20_sp4_h_l_10
T_11_20_lc_trk_g2_2
T_11_20_wire_logic_cluster/lc_7/in_1

End 

Net : u_core.u_gpio_core.lb_0034_regZ0Z_19
T_18_19_wire_logic_cluster/lc_2/out
T_19_19_lc_trk_g0_2
T_19_19_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_sump2.N_131_cascade_
T_16_14_wire_logic_cluster/lc_2/ltout
T_16_14_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_sump2.rle_ram_array_55
T_8_23_wire_bram/ram/RDATA_13
T_8_20_sp4_v_t_44
T_9_20_sp4_h_l_9
T_13_20_sp4_h_l_0
T_17_20_sp4_h_l_8
T_20_16_sp4_v_t_39
T_21_16_sp4_h_l_2
T_22_16_lc_trk_g2_2
T_22_16_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.ctrl_05_regZ0Z_11
T_16_8_wire_logic_cluster/lc_3/out
T_16_7_lc_trk_g0_3
T_16_7_wire_logic_cluster/lc_4/in_1

T_16_8_wire_logic_cluster/lc_3/out
T_16_7_sp4_v_t_38
T_13_7_sp4_h_l_3
T_13_7_lc_trk_g1_6
T_13_7_wire_logic_cluster/lc_2/in_1

End 

Net : test_cntZ0Z_5
T_28_23_wire_logic_cluster/lc_5/out
T_28_23_lc_trk_g1_5
T_28_23_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.gpio_pin_q_3
T_10_12_wire_logic_cluster/lc_0/out
T_11_10_sp4_v_t_44
T_8_10_sp4_h_l_3
T_7_10_sp4_v_t_38
T_7_13_lc_trk_g0_6
T_7_13_wire_logic_cluster/lc_4/in_0

T_10_12_wire_logic_cluster/lc_0/out
T_11_10_sp4_v_t_44
T_8_10_sp4_h_l_3
T_7_10_sp4_v_t_38
T_7_13_lc_trk_g0_6
T_7_13_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_sump2.ctrl_rd_page_p1Z0Z_1
T_20_13_wire_logic_cluster/lc_7/out
T_19_13_lc_trk_g3_7
T_19_13_wire_logic_cluster/lc_5/in_1

T_20_13_wire_logic_cluster/lc_7/out
T_19_13_lc_trk_g2_7
T_19_13_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_gpio_core.N_44
T_14_19_wire_logic_cluster/lc_4/out
T_13_18_lc_trk_g2_4
T_13_18_wire_logic_cluster/lc_1/in_1

T_14_19_wire_logic_cluster/lc_4/out
T_14_15_sp4_v_t_45
T_13_16_lc_trk_g3_5
T_13_16_wire_logic_cluster/lc_5/in_1

End 

Net : u_mesa_core.u_mesa_decode.payload_cnt_RNO_0Z0Z_2
T_26_19_wire_logic_cluster/lc_2/out
T_27_19_lc_trk_g0_2
T_27_19_wire_logic_cluster/lc_5/in_3

End 

Net : u_mesa_core.u_mesa2lb.un1_addr_len_cascade_
T_27_23_wire_logic_cluster/lc_2/ltout
T_27_23_wire_logic_cluster/lc_3/in_2

End 

Net : u_mesa_core.u_mesa_decode.un1_payload_cnt_1_cry_1
T_26_19_wire_logic_cluster/lc_1/cout
T_26_19_wire_logic_cluster/lc_2/in_3

Net : u_core.u_gpio_core.lb_0024_regZ0Z_19
T_16_17_wire_logic_cluster/lc_5/out
T_15_17_sp4_h_l_2
T_11_17_sp4_h_l_2
T_14_17_sp4_v_t_42
T_14_18_lc_trk_g3_2
T_14_18_input_2_7
T_14_18_wire_logic_cluster/lc_7/in_2

T_16_17_wire_logic_cluster/lc_5/out
T_17_13_sp4_v_t_46
T_17_9_sp4_v_t_42
T_17_11_lc_trk_g3_7
T_17_11_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_gpio_core.lb_0020_regZ0Z_11
T_6_21_wire_logic_cluster/lc_3/out
T_7_20_sp4_v_t_39
T_7_16_sp4_v_t_40
T_7_12_sp4_v_t_45
T_7_13_lc_trk_g3_5
T_7_13_input_2_4
T_7_13_wire_logic_cluster/lc_4/in_2

T_6_21_wire_logic_cluster/lc_3/out
T_7_20_sp4_v_t_39
T_6_23_lc_trk_g2_7
T_6_23_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.N_94
T_19_21_wire_logic_cluster/lc_6/out
T_19_20_sp4_v_t_44
T_19_16_sp4_v_t_40
T_20_16_sp4_h_l_10
T_22_16_lc_trk_g2_7
T_22_16_wire_logic_cluster/lc_3/in_0

End 

Net : u_core.u0_lb_rd_d_0
T_10_20_wire_logic_cluster/lc_0/out
T_7_20_sp12_h_l_0
T_16_20_sp4_h_l_11
T_19_20_sp4_v_t_46
T_19_21_lc_trk_g3_6
T_19_21_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.u_gpio_core.lb_0024_regZ0Z_23
T_17_16_wire_logic_cluster/lc_0/out
T_18_14_sp4_v_t_44
T_18_18_sp4_v_t_40
T_18_22_lc_trk_g1_5
T_18_22_input_2_4
T_18_22_wire_logic_cluster/lc_4/in_2

T_17_16_wire_logic_cluster/lc_0/out
T_17_4_sp12_v_t_23
T_17_12_lc_trk_g3_0
T_17_12_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_5_1_0
T_14_20_wire_logic_cluster/lc_5/out
T_14_20_lc_trk_g0_5
T_14_20_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_sump2.trigger_or_15_sqmuxa_6
T_13_7_wire_logic_cluster/lc_2/out
T_14_7_lc_trk_g1_2
T_14_7_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_sump2.g0_1_0
T_11_12_wire_logic_cluster/lc_1/out
T_11_10_sp4_v_t_47
T_8_14_sp4_h_l_3
T_10_14_lc_trk_g2_6
T_10_14_input_2_6
T_10_14_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_gpio_core.lb_0080_regZ0Z_17
T_22_22_wire_logic_cluster/lc_1/out
T_22_18_sp4_v_t_39
T_23_22_sp4_h_l_8
T_19_22_sp4_h_l_8
T_15_22_sp4_h_l_4
T_11_22_sp4_h_l_0
T_14_22_sp4_v_t_40
T_14_23_lc_trk_g2_0
T_14_23_wire_logic_cluster/lc_0/in_0

T_22_22_wire_logic_cluster/lc_1/out
T_21_23_lc_trk_g1_1
T_21_23_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_gpio_core.lb_0088_regZ0Z_6
T_15_22_wire_logic_cluster/lc_3/out
T_15_22_lc_trk_g0_3
T_15_22_wire_logic_cluster/lc_0/in_3

End 

Net : u_mesa_core_u_mesa2lb_lb_user_jk
T_23_23_wire_logic_cluster/lc_3/out
T_23_14_sp12_v_t_22
T_23_19_lc_trk_g3_6
T_23_19_input_2_5
T_23_19_wire_logic_cluster/lc_5/in_2

T_23_23_wire_logic_cluster/lc_3/out
T_23_23_lc_trk_g2_3
T_23_23_wire_logic_cluster/lc_4/in_1

T_23_23_wire_logic_cluster/lc_3/out
T_23_19_sp4_v_t_43
T_20_19_sp4_h_l_6
T_19_19_sp4_v_t_37
T_19_21_lc_trk_g2_0
T_19_21_wire_logic_cluster/lc_1/in_1

T_23_23_wire_logic_cluster/lc_3/out
T_21_23_sp4_h_l_3
T_20_23_sp4_v_t_44
T_20_25_lc_trk_g3_1
T_20_25_wire_logic_cluster/lc_4/in_0

T_23_23_wire_logic_cluster/lc_3/out
T_23_19_sp4_v_t_43
T_20_19_sp4_h_l_6
T_20_19_lc_trk_g0_3
T_20_19_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_sump2.lb_rd_d_26_1_0_5_cascade_
T_19_15_wire_logic_cluster/lc_1/ltout
T_19_15_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_sump2.lb_rd_d_RNO_0Z0Z_4
T_20_15_wire_logic_cluster/lc_3/out
T_19_14_lc_trk_g3_3
T_19_14_input_2_2
T_19_14_wire_logic_cluster/lc_2/in_2

End 

Net : test_cnt_cry_20
T_28_25_wire_logic_cluster/lc_4/cout
T_28_25_wire_logic_cluster/lc_5/in_3

Net : u_core.u_sump2.N_2233_cascade_
T_18_14_wire_logic_cluster/lc_4/ltout
T_18_14_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_sump2.rle_timeZ0Z_10
T_5_14_wire_logic_cluster/lc_2/out
T_5_14_lc_trk_g1_2
T_5_14_wire_logic_cluster/lc_2/in_1

T_5_14_wire_logic_cluster/lc_2/out
T_5_13_sp4_v_t_36
T_6_13_sp4_h_l_1
T_8_13_lc_trk_g2_4
T_8_13_wire_bram/ram/WDATA_10

End 

Net : u_core.u_gpio_core.lb_002c_regZ0Z_24
T_19_22_wire_logic_cluster/lc_1/out
T_19_22_sp4_h_l_7
T_15_22_sp4_h_l_10
T_14_18_sp4_v_t_47
T_14_21_lc_trk_g0_7
T_14_21_input_2_7
T_14_21_wire_logic_cluster/lc_7/in_2

End 

Net : u_core.u_gpio_core.lb_0034_regZ0Z_23
T_18_19_wire_logic_cluster/lc_7/out
T_18_18_sp4_v_t_46
T_18_22_lc_trk_g1_3
T_18_22_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.lb_0024_regZ0Z_6
T_16_17_wire_logic_cluster/lc_4/out
T_16_16_sp4_v_t_40
T_16_20_sp4_v_t_36
T_15_22_lc_trk_g1_1
T_15_22_wire_logic_cluster/lc_1/in_1

T_16_17_wire_logic_cluster/lc_4/out
T_16_16_lc_trk_g1_4
T_16_16_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.lb_0020_regZ0Z_29
T_10_25_wire_logic_cluster/lc_6/out
T_11_22_sp4_v_t_37
T_8_22_sp4_h_l_6
T_12_22_sp4_h_l_6
T_16_22_sp4_h_l_2
T_16_22_lc_trk_g0_7
T_16_22_wire_logic_cluster/lc_3/in_0

T_10_25_wire_logic_cluster/lc_6/out
T_11_22_sp4_v_t_37
T_12_26_sp4_h_l_6
T_12_26_lc_trk_g1_3
T_12_26_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_gpio_core.lb_0024_regZ0Z_28
T_17_16_wire_logic_cluster/lc_5/out
T_18_12_sp4_v_t_46
T_18_16_sp4_v_t_39
T_18_20_sp4_v_t_47
T_17_23_lc_trk_g3_7
T_17_23_wire_logic_cluster/lc_7/in_1

T_17_16_wire_logic_cluster/lc_5/out
T_17_15_lc_trk_g1_5
T_17_15_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_out_RNO_1_9
T_5_21_wire_logic_cluster/lc_4/out
T_5_20_lc_trk_g0_4
T_5_20_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_i_a2_8_0_0_cascade_
T_10_19_wire_logic_cluster/lc_3/ltout
T_10_19_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_gpio_core.lb_0034_regZ0Z_28
T_19_20_wire_logic_cluster/lc_3/out
T_19_19_lc_trk_g0_3
T_19_19_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.u_gpio_core.lb_0034_regZ0Z_1
T_18_19_wire_logic_cluster/lc_0/out
T_19_19_sp4_h_l_0
T_15_19_sp4_h_l_8
T_11_19_sp4_h_l_4
T_10_19_lc_trk_g0_4
T_10_19_wire_logic_cluster/lc_3/in_3

T_18_19_wire_logic_cluster/lc_0/out
T_18_7_sp12_v_t_23
T_18_13_lc_trk_g3_4
T_18_13_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_sump2.un1_rle_time_cry_0
T_5_13_wire_logic_cluster/lc_0/cout
T_5_13_wire_logic_cluster/lc_1/in_3

Net : u_core.u_gpio_core.lb_rd_d_19_iv_i_a2_8_0_30_cascade_
T_12_23_wire_logic_cluster/lc_1/ltout
T_12_23_wire_logic_cluster/lc_2/in_2

End 

Net : u_mesa_core.rx_byte_rdy_p2
T_24_23_wire_logic_cluster/lc_1/out
T_24_23_lc_trk_g0_1
T_24_23_wire_logic_cluster/lc_0/in_1

T_24_23_wire_logic_cluster/lc_1/out
T_24_23_lc_trk_g0_1
T_24_23_wire_logic_cluster/lc_6/in_1

T_24_23_wire_logic_cluster/lc_1/out
T_24_23_lc_trk_g0_1
T_24_23_wire_logic_cluster/lc_3/in_0

T_24_23_wire_logic_cluster/lc_1/out
T_24_23_sp4_h_l_7
T_27_19_sp4_v_t_36
T_26_22_lc_trk_g2_4
T_26_22_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_gpio_core.lb_009c_regZ0Z_24
T_19_25_wire_logic_cluster/lc_1/out
T_19_22_sp12_v_t_22
T_8_22_sp12_h_l_1
T_12_22_lc_trk_g1_2
T_12_22_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_gpio_core.lb_0034_regZ0Z_30
T_19_20_wire_logic_cluster/lc_6/out
T_19_19_sp4_v_t_44
T_16_23_sp4_h_l_2
T_12_23_sp4_h_l_2
T_12_23_lc_trk_g1_7
T_12_23_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_gpio_core.lb_0024_regZ0Z_30
T_16_17_wire_logic_cluster/lc_0/out
T_16_13_sp12_v_t_23
T_16_19_sp4_v_t_39
T_13_23_sp4_h_l_2
T_12_23_lc_trk_g0_2
T_12_23_input_2_4
T_12_23_wire_logic_cluster/lc_4/in_2

T_16_17_wire_logic_cluster/lc_0/out
T_16_17_sp4_h_l_5
T_19_13_sp4_v_t_46
T_19_16_lc_trk_g0_6
T_19_16_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_gpio_core.lb_0030_regZ0Z_7
T_7_23_wire_logic_cluster/lc_3/out
T_7_23_sp4_h_l_11
T_9_23_lc_trk_g3_6
T_9_23_wire_logic_cluster/lc_0/in_1

T_7_23_wire_logic_cluster/lc_3/out
T_7_23_sp4_h_l_11
T_10_23_sp4_v_t_41
T_9_26_lc_trk_g3_1
T_9_26_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.lb_0094_regZ0Z_24
T_16_24_wire_logic_cluster/lc_1/out
T_16_22_sp4_v_t_47
T_17_22_sp4_h_l_10
T_13_22_sp4_h_l_1
T_12_22_lc_trk_g1_1
T_12_22_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_sump2.rle_ram_array_4
T_8_18_wire_bram/ram/RDATA_1
T_0_18_span12_horz_4
T_11_18_sp12_h_l_0
T_14_18_sp4_h_l_5
T_17_14_sp4_v_t_40
T_17_17_lc_trk_g1_0
T_17_17_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_1_RDATA_1
T_8_14_wire_bram/ram/RDATA_1
T_8_8_sp12_v_t_23
T_9_8_sp12_h_l_0
T_14_8_sp4_h_l_7
T_13_4_sp4_v_t_37
T_13_7_lc_trk_g1_5
T_13_7_wire_logic_cluster/lc_7/in_3

End 

Net : test_cntZ0Z_6
T_28_23_wire_logic_cluster/lc_6/out
T_28_23_lc_trk_g1_6
T_28_23_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.u_sump2.trigger_or_15_sqmuxa_2
T_14_10_wire_logic_cluster/lc_6/out
T_12_10_sp4_h_l_9
T_11_10_lc_trk_g1_1
T_11_10_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_gpio_core.lb_0084_regZ0Z_10
T_9_19_wire_logic_cluster/lc_1/out
T_10_19_sp4_h_l_2
T_13_15_sp4_v_t_45
T_13_17_lc_trk_g3_0
T_13_17_wire_logic_cluster/lc_7/in_0

End 

Net : u_core.u_sump2.a_addrZ0Z_4
T_11_16_wire_logic_cluster/lc_5/out
T_12_17_lc_trk_g2_5
T_12_17_wire_logic_cluster/lc_6/in_3

T_11_16_wire_logic_cluster/lc_5/out
T_12_15_lc_trk_g3_5
T_12_15_wire_logic_cluster/lc_3/in_1

T_11_16_wire_logic_cluster/lc_5/out
T_11_15_sp4_v_t_42
T_12_15_sp4_h_l_7
T_14_15_lc_trk_g3_2
T_14_15_wire_logic_cluster/lc_6/in_3

T_11_16_wire_logic_cluster/lc_5/out
T_11_16_lc_trk_g3_5
T_11_16_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.lb_wr_d_p1Z0Z_4
T_21_26_wire_logic_cluster/lc_6/out
T_21_25_sp4_v_t_44
T_21_21_sp4_v_t_44
T_21_17_sp4_v_t_37
T_21_13_sp4_v_t_45
T_18_13_sp4_h_l_2
T_17_9_sp4_v_t_39
T_14_9_sp4_h_l_8
T_10_9_sp4_h_l_11
T_6_9_sp4_h_l_11
T_5_5_sp4_v_t_41
T_5_7_lc_trk_g3_4
T_5_7_wire_logic_cluster/lc_0/in_3

T_21_26_wire_logic_cluster/lc_6/out
T_21_25_sp4_v_t_44
T_21_21_sp4_v_t_44
T_21_17_sp4_v_t_37
T_18_17_sp4_h_l_6
T_14_17_sp4_h_l_9
T_10_17_sp4_h_l_0
T_13_13_sp4_v_t_37
T_13_9_sp4_v_t_37
T_12_11_lc_trk_g1_0
T_12_11_wire_logic_cluster/lc_2/in_3

T_21_26_wire_logic_cluster/lc_6/out
T_21_25_sp4_v_t_44
T_21_21_sp4_v_t_44
T_21_17_sp4_v_t_37
T_18_17_sp4_h_l_6
T_14_17_sp4_h_l_9
T_10_17_sp4_h_l_0
T_13_13_sp4_v_t_37
T_13_9_sp4_v_t_45
T_12_10_lc_trk_g3_5
T_12_10_wire_logic_cluster/lc_7/in_3

T_21_26_wire_logic_cluster/lc_6/out
T_20_26_sp12_h_l_0
T_19_14_sp12_v_t_23
T_19_16_sp4_v_t_43
T_19_12_sp4_v_t_39
T_16_12_sp4_h_l_2
T_12_12_sp4_h_l_2
T_14_12_lc_trk_g3_7
T_14_12_wire_logic_cluster/lc_1/in_3

T_21_26_wire_logic_cluster/lc_6/out
T_21_25_sp4_v_t_44
T_21_21_sp4_v_t_44
T_21_17_sp4_v_t_37
T_21_13_sp4_v_t_45
T_18_13_sp4_h_l_2
T_17_9_sp4_v_t_39
T_14_9_sp4_h_l_8
T_16_9_lc_trk_g2_5
T_16_9_wire_logic_cluster/lc_2/in_3

T_21_26_wire_logic_cluster/lc_6/out
T_21_25_sp4_v_t_44
T_21_21_sp4_v_t_44
T_21_17_sp4_v_t_37
T_18_17_sp4_h_l_6
T_14_17_sp4_h_l_9
T_10_17_sp4_h_l_0
T_13_13_sp4_v_t_37
T_13_16_lc_trk_g0_5
T_13_16_wire_logic_cluster/lc_0/in_3

T_21_26_wire_logic_cluster/lc_6/out
T_21_25_sp4_v_t_44
T_21_21_sp4_v_t_44
T_21_17_sp4_v_t_37
T_18_17_sp4_h_l_6
T_14_17_sp4_h_l_9
T_10_17_sp4_h_l_0
T_13_13_sp4_v_t_37
T_12_14_lc_trk_g2_5
T_12_14_wire_logic_cluster/lc_2/in_3

T_21_26_wire_logic_cluster/lc_6/out
T_21_25_sp4_v_t_44
T_21_21_sp4_v_t_44
T_21_17_sp4_v_t_37
T_18_17_sp4_h_l_6
T_14_17_sp4_h_l_9
T_10_17_sp4_h_l_0
T_6_17_sp4_h_l_0
T_6_17_lc_trk_g0_5
T_6_17_wire_logic_cluster/lc_2/in_3

T_21_26_wire_logic_cluster/lc_6/out
T_21_25_sp4_v_t_44
T_21_21_sp4_v_t_44
T_21_17_sp4_v_t_37
T_21_13_sp4_v_t_45
T_18_13_sp4_h_l_2
T_17_13_sp4_v_t_45
T_16_17_lc_trk_g2_0
T_16_17_wire_logic_cluster/lc_2/in_0

T_21_26_wire_logic_cluster/lc_6/out
T_20_26_sp12_h_l_0
T_8_26_sp12_h_l_0
T_7_14_sp12_v_t_23
T_7_18_sp4_v_t_41
T_7_21_lc_trk_g0_1
T_7_21_wire_logic_cluster/lc_2/in_1

T_21_26_wire_logic_cluster/lc_6/out
T_20_26_sp12_h_l_0
T_19_14_sp12_v_t_23
T_19_16_sp4_v_t_43
T_19_12_sp4_v_t_39
T_16_12_sp4_h_l_2
T_15_12_lc_trk_g1_2
T_15_12_wire_logic_cluster/lc_4/in_3

T_21_26_wire_logic_cluster/lc_6/out
T_20_26_sp12_h_l_0
T_8_26_sp12_h_l_0
T_7_14_sp12_v_t_23
T_7_18_sp4_v_t_41
T_6_22_lc_trk_g1_4
T_6_22_wire_logic_cluster/lc_2/in_3

T_21_26_wire_logic_cluster/lc_6/out
T_20_26_sp12_h_l_0
T_8_26_sp12_h_l_0
T_7_14_sp12_v_t_23
T_7_18_sp4_v_t_41
T_6_19_lc_trk_g3_1
T_6_19_wire_logic_cluster/lc_5/in_3

T_21_26_wire_logic_cluster/lc_6/out
T_21_25_sp4_v_t_44
T_21_21_sp4_v_t_44
T_21_17_sp4_v_t_37
T_21_13_sp4_v_t_45
T_18_13_sp4_h_l_2
T_17_13_lc_trk_g0_2
T_17_13_wire_logic_cluster/lc_5/in_1

T_21_26_wire_logic_cluster/lc_6/out
T_21_25_sp4_v_t_44
T_21_21_sp4_v_t_44
T_21_17_sp4_v_t_37
T_18_17_sp4_h_l_6
T_14_17_sp4_h_l_9
T_13_17_lc_trk_g1_1
T_13_17_wire_logic_cluster/lc_3/in_3

T_21_26_wire_logic_cluster/lc_6/out
T_21_20_sp12_v_t_23
T_10_32_sp12_h_l_0
T_9_20_sp12_v_t_23
T_9_25_lc_trk_g2_7
T_9_25_wire_logic_cluster/lc_2/in_3

T_21_26_wire_logic_cluster/lc_6/out
T_21_20_sp12_v_t_23
T_10_32_sp12_h_l_0
T_9_20_sp12_v_t_23
T_9_24_lc_trk_g2_0
T_9_24_wire_logic_cluster/lc_1/in_3

T_21_26_wire_logic_cluster/lc_6/out
T_21_20_sp12_v_t_23
T_10_32_sp12_h_l_0
T_9_20_sp12_v_t_23
T_9_22_lc_trk_g3_4
T_9_22_wire_logic_cluster/lc_2/in_3

T_21_26_wire_logic_cluster/lc_6/out
T_20_26_sp12_h_l_0
T_8_26_sp12_h_l_0
T_7_14_sp12_v_t_23
T_7_23_lc_trk_g3_7
T_7_23_wire_logic_cluster/lc_1/in_3

T_21_26_wire_logic_cluster/lc_6/out
T_20_26_sp12_h_l_0
T_8_26_sp12_h_l_0
T_7_14_sp12_v_t_23
T_7_22_lc_trk_g3_0
T_7_22_wire_logic_cluster/lc_0/in_3

T_21_26_wire_logic_cluster/lc_6/out
T_20_26_sp12_h_l_0
T_8_26_sp12_h_l_0
T_7_14_sp12_v_t_23
T_7_18_lc_trk_g2_0
T_7_18_wire_logic_cluster/lc_5/in_3

T_21_26_wire_logic_cluster/lc_6/out
T_21_25_sp4_v_t_44
T_21_21_sp4_v_t_44
T_20_24_lc_trk_g3_4
T_20_24_wire_logic_cluster/lc_2/in_3

T_21_26_wire_logic_cluster/lc_6/out
T_21_25_sp4_v_t_44
T_21_21_sp4_v_t_44
T_20_23_lc_trk_g2_1
T_20_23_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_gpio_core.lb_002c_regZ0Z_27
T_19_22_wire_logic_cluster/lc_4/out
T_12_22_sp12_h_l_0
T_19_22_sp4_h_l_9
T_18_22_sp4_v_t_38
T_17_23_lc_trk_g2_6
T_17_23_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_gpio_core.lb_0084_regZ0Z_26
T_15_23_wire_logic_cluster/lc_1/out
T_11_23_sp12_h_l_1
T_15_23_sp4_h_l_4
T_18_19_sp4_v_t_47
T_18_22_lc_trk_g0_7
T_18_22_input_2_7
T_18_22_wire_logic_cluster/lc_7/in_2

End 

Net : u_core.u_sump2.ram_rd_d8_cascade_
T_18_13_wire_logic_cluster/lc_5/ltout
T_18_13_wire_logic_cluster/lc_6/in_2

End 

Net : u_mesa_core.u_mesa2ctrl.byte_cntZ0Z_2
T_24_26_wire_logic_cluster/lc_7/out
T_24_26_lc_trk_g3_7
T_24_26_wire_logic_cluster/lc_2/in_0

T_24_26_wire_logic_cluster/lc_7/out
T_24_26_lc_trk_g3_7
T_24_26_input_2_0
T_24_26_wire_logic_cluster/lc_0/in_2

T_24_26_wire_logic_cluster/lc_7/out
T_24_26_lc_trk_g2_7
T_24_26_input_2_5
T_24_26_wire_logic_cluster/lc_5/in_2

T_24_26_wire_logic_cluster/lc_7/out
T_24_26_lc_trk_g3_7
T_24_26_wire_logic_cluster/lc_7/in_3

End 

Net : u_mesa_core.dword_sr_2
T_23_26_wire_logic_cluster/lc_7/out
T_23_23_sp4_v_t_38
T_23_24_lc_trk_g3_6
T_23_24_wire_logic_cluster/lc_0/in_3

T_23_26_wire_logic_cluster/lc_7/out
T_23_24_sp4_v_t_43
T_24_24_sp4_h_l_11
T_26_24_lc_trk_g2_6
T_26_24_input_2_6
T_26_24_wire_logic_cluster/lc_6/in_2

T_23_26_wire_logic_cluster/lc_7/out
T_23_23_sp4_v_t_38
T_23_24_lc_trk_g3_6
T_23_24_wire_logic_cluster/lc_1/in_0

T_23_26_wire_logic_cluster/lc_7/out
T_23_23_sp4_v_t_38
T_22_24_lc_trk_g2_6
T_22_24_input_2_0
T_22_24_wire_logic_cluster/lc_0/in_2

T_23_26_wire_logic_cluster/lc_7/out
T_23_26_lc_trk_g1_7
T_23_26_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.lb_0094_regZ0Z_14
T_6_18_wire_logic_cluster/lc_6/out
T_7_15_sp4_v_t_37
T_8_19_sp4_h_l_6
T_12_19_sp4_h_l_6
T_16_19_sp4_h_l_2
T_15_19_lc_trk_g1_2
T_15_19_input_2_5
T_15_19_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.gpio_pin_q_2
T_6_33_wire_io_cluster/io_1/D_IN_0
T_6_29_sp4_v_t_41
T_6_25_sp4_v_t_41
T_6_21_sp4_v_t_37
T_7_21_sp4_h_l_0
T_9_21_lc_trk_g3_5
T_9_21_input_2_2
T_9_21_wire_logic_cluster/lc_2/in_2

T_6_33_wire_io_cluster/io_1/D_IN_0
T_6_23_sp12_v_t_23
T_6_11_sp12_v_t_23
T_6_13_lc_trk_g3_4
T_6_13_wire_logic_cluster/lc_2/in_3

End 

Net : u_mesa_core.u_mesa_decode.un1_byte_cnt_c1
T_27_16_wire_logic_cluster/lc_0/out
T_27_12_sp12_v_t_23
T_27_19_lc_trk_g2_3
T_27_19_wire_logic_cluster/lc_2/in_1

T_27_16_wire_logic_cluster/lc_0/out
T_27_12_sp12_v_t_23
T_27_19_lc_trk_g2_3
T_27_19_input_2_1
T_27_19_wire_logic_cluster/lc_1/in_2

T_27_16_wire_logic_cluster/lc_0/out
T_27_12_sp12_v_t_23
T_27_19_lc_trk_g2_3
T_27_19_wire_logic_cluster/lc_0/in_3

End 

Net : u_mesa_core.u_mesa2lb.un1_addr_len_1_axb_0
T_27_23_wire_logic_cluster/lc_7/out
T_26_24_lc_trk_g1_7
T_26_24_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_gpio_core.lb_0028_regZ0Z_17
T_6_20_wire_logic_cluster/lc_1/out
T_6_20_sp4_h_l_7
T_10_20_sp4_h_l_7
T_12_20_lc_trk_g2_2
T_12_20_input_2_4
T_12_20_wire_logic_cluster/lc_4/in_2

T_6_20_wire_logic_cluster/lc_1/out
T_5_21_lc_trk_g0_1
T_5_21_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.u_gpio_core.lb_m3_e_1_1_cascade_
T_12_20_wire_logic_cluster/lc_4/ltout
T_12_20_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_gpio_core.lb_0088_regZ0Z_14
T_13_22_wire_logic_cluster/lc_1/out
T_13_22_lc_trk_g2_1
T_13_22_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_gpio_core.lb_008c_regZ0Z_0
T_7_20_wire_logic_cluster/lc_0/out
T_4_20_sp12_h_l_0
T_10_20_lc_trk_g1_7
T_10_20_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.lb_0084_regZ0Z_15
T_9_19_wire_logic_cluster/lc_6/out
T_9_19_sp4_h_l_1
T_12_19_sp4_v_t_43
T_13_23_sp4_h_l_0
T_13_23_lc_trk_g0_5
T_13_23_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.u_gpio_core.lb_0020_regZ0Z_10
T_6_21_wire_logic_cluster/lc_2/out
T_0_21_span12_horz_0
T_13_21_sp12_h_l_0
T_13_21_lc_trk_g1_3
T_13_21_wire_logic_cluster/lc_0/in_0

T_6_21_wire_logic_cluster/lc_2/out
T_6_20_sp4_v_t_36
T_6_24_sp4_v_t_41
T_5_26_lc_trk_g0_4
T_5_26_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_sump2.rle_ram_array_6
T_8_17_wire_bram/ram/RDATA_9
T_7_17_sp12_h_l_0
T_18_17_sp12_v_t_23
T_18_15_sp4_v_t_47
T_19_15_sp4_h_l_3
T_19_15_lc_trk_g1_6
T_19_15_wire_logic_cluster/lc_4/in_3

End 

Net : u_mesa_core.u_mesa_decode.un1_payload_cnt_1_cry_6
T_26_19_wire_logic_cluster/lc_6/cout
T_26_19_wire_logic_cluster/lc_7/in_3

End 

Net : u_mesa_core.u_mesa2ctrl.byte_cntZ1Z_1
T_24_26_wire_logic_cluster/lc_4/out
T_24_26_lc_trk_g3_4
T_24_26_wire_logic_cluster/lc_2/in_1

T_24_26_wire_logic_cluster/lc_4/out
T_24_26_lc_trk_g0_4
T_24_26_wire_logic_cluster/lc_6/in_0

T_24_26_wire_logic_cluster/lc_4/out
T_24_26_lc_trk_g0_4
T_24_26_wire_logic_cluster/lc_0/in_0

T_24_26_wire_logic_cluster/lc_4/out
T_24_26_lc_trk_g0_4
T_24_26_wire_logic_cluster/lc_4/in_0

End 

Net : test_cnt_cry_19
T_28_25_wire_logic_cluster/lc_3/cout
T_28_25_wire_logic_cluster/lc_4/in_3

Net : u_core.u_sump2.rle_timeZ0Z_11
T_5_14_wire_logic_cluster/lc_3/out
T_5_14_lc_trk_g1_3
T_5_14_wire_logic_cluster/lc_3/in_1

T_5_14_wire_logic_cluster/lc_3/out
T_5_13_sp4_v_t_38
T_6_13_sp4_h_l_3
T_8_13_lc_trk_g3_6
T_8_13_wire_bram/ram/WDATA_11

End 

Net : u_core.u_sump2.post_trig_cntZ0Z_9
T_5_12_wire_logic_cluster/lc_1/out
T_5_1_sp12_v_t_22
T_5_8_lc_trk_g2_2
T_5_8_input_2_6
T_5_8_wire_logic_cluster/lc_6/in_2

T_5_12_wire_logic_cluster/lc_1/out
T_5_12_lc_trk_g3_1
T_5_12_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_gpio_core.lb_0094_regZ0Z_18
T_13_25_wire_logic_cluster/lc_2/out
T_13_22_sp4_v_t_44
T_13_18_sp4_v_t_40
T_10_18_sp4_h_l_5
T_11_18_lc_trk_g3_5
T_11_18_wire_logic_cluster/lc_6/in_0

End 

Net : u_core.u_sump2.c_addr_p1Z0Z_3
T_11_14_wire_logic_cluster/lc_4/out
T_12_14_sp4_h_l_8
T_15_14_sp4_v_t_36
T_15_15_lc_trk_g2_4
T_15_15_input_2_6
T_15_15_wire_logic_cluster/lc_6/in_2

T_11_14_wire_logic_cluster/lc_4/out
T_12_14_sp4_h_l_8
T_15_14_sp4_v_t_36
T_14_15_lc_trk_g2_4
T_14_15_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.lb_003c_regZ0Z_18
T_14_25_wire_logic_cluster/lc_3/out
T_14_22_sp4_v_t_46
T_14_18_sp4_v_t_46
T_11_18_sp4_h_l_11
T_11_18_lc_trk_g1_6
T_11_18_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_ctrl_p1Z0Z_0
T_20_18_wire_logic_cluster/lc_2/out
T_21_18_lc_trk_g1_2
T_21_18_wire_logic_cluster/lc_4/in_1

T_20_18_wire_logic_cluster/lc_2/out
T_21_18_lc_trk_g1_2
T_21_18_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_gpio_core.lb_002c_regZ0Z_14
T_14_16_wire_logic_cluster/lc_6/out
T_13_16_sp4_h_l_4
T_12_16_sp4_v_t_41
T_12_20_lc_trk_g0_4
T_12_20_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_i_0_a2_0_4_cascade_
T_9_17_wire_logic_cluster/lc_3/ltout
T_9_17_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_gpio_core.lb_0090_regZ0Z_1
T_9_20_wire_logic_cluster/lc_7/out
T_9_20_lc_trk_g1_7
T_9_20_input_2_6
T_9_20_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_gpio_core.gen_i1_0__u_gpio_pin.m12_ns_1
T_7_25_wire_logic_cluster/lc_7/out
T_7_26_lc_trk_g0_7
T_7_26_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_gpio_core.gen_i1_4__u_gpio_pin.m12_ns_1
T_7_25_wire_logic_cluster/lc_5/out
T_7_25_lc_trk_g2_5
T_7_25_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_gpio_core.lb_0024_regZ0Z_17
T_15_17_wire_logic_cluster/lc_1/out
T_16_14_sp4_v_t_43
T_13_18_sp4_h_l_6
T_12_18_sp4_v_t_37
T_12_20_lc_trk_g2_0
T_12_20_wire_logic_cluster/lc_5/in_3

T_15_17_wire_logic_cluster/lc_1/out
T_15_6_sp12_v_t_22
T_15_7_sp4_v_t_44
T_16_7_sp4_h_l_9
T_17_7_lc_trk_g2_1
T_17_7_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_sump2.complete_jkZ0
T_13_12_wire_logic_cluster/lc_2/out
T_14_9_sp4_v_t_45
T_11_9_sp4_h_l_8
T_7_9_sp4_h_l_11
T_9_9_lc_trk_g3_6
T_9_9_wire_logic_cluster/lc_0/in_1

T_13_12_wire_logic_cluster/lc_2/out
T_14_9_sp4_v_t_45
T_15_13_sp4_h_l_2
T_19_13_sp4_h_l_5
T_20_13_lc_trk_g2_5
T_20_13_wire_logic_cluster/lc_6/in_3

T_13_12_wire_logic_cluster/lc_2/out
T_13_12_lc_trk_g3_2
T_13_12_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_gpio_core.lb_003c_regZ0Z_24
T_16_26_wire_logic_cluster/lc_2/out
T_16_16_sp12_v_t_23
T_16_22_lc_trk_g3_4
T_16_22_input_2_1
T_16_22_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_ctrl_p1Z0Z_1
T_20_18_wire_logic_cluster/lc_4/out
T_21_18_lc_trk_g0_4
T_21_18_wire_logic_cluster/lc_4/in_0

T_20_18_wire_logic_cluster/lc_4/out
T_21_18_lc_trk_g0_4
T_21_18_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.N_89
T_22_17_wire_logic_cluster/lc_5/out
T_22_16_lc_trk_g0_5
T_22_16_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u0_lb_rd_d_6
T_7_19_wire_logic_cluster/lc_5/out
T_0_19_span12_horz_5
T_10_7_sp12_v_t_22
T_11_7_sp12_h_l_1
T_22_7_sp12_v_t_22
T_22_17_lc_trk_g3_5
T_22_17_wire_logic_cluster/lc_5/in_1

End 

Net : lb_addr_4
T_23_20_wire_logic_cluster/lc_3/out
T_23_19_lc_trk_g1_3
T_23_19_wire_logic_cluster/lc_0/in_0

T_23_20_wire_logic_cluster/lc_3/out
T_23_19_lc_trk_g1_3
T_23_19_wire_logic_cluster/lc_2/in_0

T_23_20_wire_logic_cluster/lc_3/out
T_23_20_sp4_h_l_11
T_22_16_sp4_v_t_41
T_19_16_sp4_h_l_10
T_15_16_sp4_h_l_1
T_14_16_sp4_v_t_36
T_13_18_lc_trk_g0_1
T_13_18_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_sump2.N_146_i
T_19_18_wire_logic_cluster/lc_0/out
T_18_18_sp4_h_l_8
T_20_18_lc_trk_g2_5
T_20_18_input_2_5
T_20_18_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_gpio_core.lb_0080_regZ0Z_22
T_22_22_wire_logic_cluster/lc_7/out
T_22_20_sp4_v_t_43
T_19_20_sp4_h_l_6
T_15_20_sp4_h_l_2
T_17_20_lc_trk_g3_7
T_17_20_input_2_2
T_17_20_wire_logic_cluster/lc_2/in_2

T_22_22_wire_logic_cluster/lc_7/out
T_22_20_sp4_v_t_43
T_19_20_sp4_h_l_6
T_18_20_sp4_v_t_37
T_18_21_lc_trk_g3_5
T_18_21_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_sump2.rle_ram_array_54
T_8_23_wire_bram/ram/RDATA_9
T_7_23_sp12_h_l_0
T_18_23_sp12_v_t_23
T_18_21_sp4_v_t_47
T_18_17_sp4_v_t_36
T_18_18_lc_trk_g3_4
T_18_18_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_gpio_core.lb_0034_regZ0Z_6
T_14_12_wire_logic_cluster/lc_2/out
T_15_11_sp4_v_t_37
T_15_15_sp4_v_t_45
T_15_19_sp4_v_t_45
T_12_23_sp4_h_l_1
T_11_23_lc_trk_g0_1
T_11_23_wire_logic_cluster/lc_6/in_1

T_14_12_wire_logic_cluster/lc_2/out
T_14_9_sp4_v_t_44
T_14_5_sp4_v_t_37
T_13_7_lc_trk_g1_0
T_13_7_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_sump2.rle_ram_array_5
T_8_18_wire_bram/ram/RDATA_5
T_8_18_sp4_h_l_9
T_11_14_sp4_v_t_44
T_12_14_sp4_h_l_2
T_16_14_sp4_h_l_5
T_19_14_sp4_v_t_40
T_18_17_lc_trk_g3_0
T_18_17_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_sump2.c_addr_p1Z0Z_1
T_19_11_wire_logic_cluster/lc_0/out
T_19_9_sp4_v_t_45
T_16_13_sp4_h_l_8
T_16_13_lc_trk_g0_5
T_16_13_input_2_7
T_16_13_wire_logic_cluster/lc_7/in_2

T_19_11_wire_logic_cluster/lc_0/out
T_19_9_sp4_v_t_45
T_16_13_sp4_h_l_8
T_16_13_lc_trk_g0_5
T_16_13_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.u_sump2.rle_ram_array_59
T_8_25_wire_bram/ram/RDATA_13
T_8_25_sp4_h_l_9
T_12_25_sp4_h_l_5
T_15_21_sp4_v_t_46
T_15_17_sp4_v_t_46
T_16_17_sp4_h_l_4
T_17_17_lc_trk_g3_4
T_17_17_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_gpio_core.lb_0028_reg_m_29_cascade_
T_14_17_wire_logic_cluster/lc_1/ltout
T_14_17_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_gpio_core.lb_008c_regZ0Z_17
T_7_18_wire_logic_cluster/lc_0/out
T_7_18_sp4_h_l_5
T_10_18_sp4_v_t_40
T_11_22_sp4_h_l_5
T_15_22_sp4_h_l_5
T_14_22_lc_trk_g1_5
T_14_22_wire_logic_cluster/lc_1/in_3

End 

Net : test_cntZ0Z_7
T_28_23_wire_logic_cluster/lc_7/out
T_28_23_lc_trk_g3_7
T_28_23_wire_logic_cluster/lc_7/in_1

End 

Net : u_core.N_37_i_0_a2_0Z0Z_2_cascade_
T_23_19_wire_logic_cluster/lc_5/ltout
T_23_19_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_gpio_core.lb_0030_regZ0Z_4
T_7_23_wire_logic_cluster/lc_0/out
T_8_21_sp4_v_t_44
T_9_21_sp4_h_l_2
T_13_21_sp4_h_l_5
T_16_17_sp4_v_t_46
T_16_18_lc_trk_g3_6
T_16_18_wire_logic_cluster/lc_7/in_0

T_7_23_wire_logic_cluster/lc_0/out
T_7_24_lc_trk_g0_0
T_7_24_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_gpio_core.lb_0020_regZ0Z_17
T_6_25_wire_logic_cluster/lc_1/out
T_7_21_sp4_v_t_38
T_8_21_sp4_h_l_8
T_7_17_sp4_v_t_36
T_8_17_sp4_h_l_1
T_10_17_lc_trk_g2_4
T_10_17_wire_logic_cluster/lc_0/in_0

T_6_25_wire_logic_cluster/lc_1/out
T_7_24_lc_trk_g3_1
T_7_24_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1c_7_5
T_11_18_wire_logic_cluster/lc_1/out
T_11_18_lc_trk_g0_1
T_11_18_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_gpio_core.lb_009c_regZ0Z_23
T_19_25_wire_logic_cluster/lc_0/out
T_19_25_sp4_h_l_5
T_15_25_sp4_h_l_8
T_16_25_lc_trk_g2_0
T_16_25_input_2_6
T_16_25_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u1_lb_rd_d_0
T_15_16_wire_logic_cluster/lc_1/out
T_15_13_sp4_v_t_42
T_16_17_sp4_h_l_7
T_19_17_sp4_v_t_42
T_19_21_lc_trk_g1_7
T_19_21_wire_logic_cluster/lc_6/in_0

End 

Net : u_core.u_sump2.post_trig_cntZ0Z_0
T_5_11_wire_logic_cluster/lc_0/out
T_5_7_sp4_v_t_37
T_5_8_lc_trk_g3_5
T_5_8_wire_logic_cluster/lc_6/in_0

T_5_11_wire_logic_cluster/lc_0/out
T_5_11_lc_trk_g1_0
T_5_11_wire_logic_cluster/lc_0/in_1

End 

Net : u_mesa_core.u_mesa2ctrl.byte_cntZ0Z_0
T_24_26_wire_logic_cluster/lc_3/out
T_24_26_lc_trk_g0_3
T_24_26_wire_logic_cluster/lc_2/in_3

T_24_26_wire_logic_cluster/lc_3/out
T_24_26_lc_trk_g0_3
T_24_26_wire_logic_cluster/lc_0/in_1

T_24_26_wire_logic_cluster/lc_3/out
T_24_26_lc_trk_g0_3
T_24_26_wire_logic_cluster/lc_6/in_1

T_24_26_wire_logic_cluster/lc_3/out
T_24_26_lc_trk_g0_3
T_24_26_wire_logic_cluster/lc_4/in_1

T_24_26_wire_logic_cluster/lc_3/out
T_24_26_lc_trk_g0_3
T_24_26_input_2_3
T_24_26_wire_logic_cluster/lc_3/in_2

End 

Net : lb_addr_1
T_23_20_wire_logic_cluster/lc_1/out
T_23_19_lc_trk_g0_1
T_23_19_wire_logic_cluster/lc_0/in_1

T_23_20_wire_logic_cluster/lc_1/out
T_23_19_lc_trk_g0_1
T_23_19_wire_logic_cluster/lc_1/in_0

T_23_20_wire_logic_cluster/lc_1/out
T_23_20_sp4_h_l_7
T_19_20_sp4_h_l_7
T_15_20_sp4_h_l_7
T_14_16_sp4_v_t_42
T_13_19_lc_trk_g3_2
T_13_19_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.N_87
T_21_18_wire_logic_cluster/lc_5/out
T_22_17_sp4_v_t_43
T_22_20_lc_trk_g1_3
T_22_20_wire_logic_cluster/lc_7/in_1

T_21_18_wire_logic_cluster/lc_5/out
T_22_17_sp4_v_t_43
T_22_21_lc_trk_g0_6
T_22_21_wire_logic_cluster/lc_2/in_0

T_21_18_wire_logic_cluster/lc_5/out
T_22_17_sp4_v_t_43
T_22_20_lc_trk_g1_3
T_22_20_wire_logic_cluster/lc_4/in_0

T_21_18_wire_logic_cluster/lc_5/out
T_22_17_sp4_v_t_43
T_22_20_lc_trk_g1_3
T_22_20_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.lb_002c_regZ0Z_12
T_14_16_wire_logic_cluster/lc_4/out
T_12_16_sp4_h_l_5
T_11_16_sp4_v_t_46
T_10_17_lc_trk_g3_6
T_10_17_wire_logic_cluster/lc_3/in_0

End 

Net : u_core.u_sump2.rle_ram_array_57
T_8_26_wire_bram/ram/RDATA_5
T_8_25_sp4_v_t_36
T_8_21_sp4_v_t_36
T_9_21_sp4_h_l_1
T_13_21_sp4_h_l_4
T_17_21_sp4_h_l_4
T_19_21_lc_trk_g3_1
T_19_21_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.ctrl_cmd_q_RNIUGEA1_1Z0Z_0
T_20_16_wire_logic_cluster/lc_2/out
T_20_16_lc_trk_g0_2
T_20_16_wire_logic_cluster/lc_1/in_1

T_20_16_wire_logic_cluster/lc_2/out
T_20_16_lc_trk_g0_2
T_20_16_wire_logic_cluster/lc_7/in_1

T_20_16_wire_logic_cluster/lc_2/out
T_20_16_lc_trk_g0_2
T_20_16_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.lb_002c_regZ0Z_16
T_14_16_wire_logic_cluster/lc_0/out
T_15_16_sp4_h_l_0
T_11_16_sp4_h_l_0
T_14_16_sp4_v_t_40
T_13_18_lc_trk_g1_5
T_13_18_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_gpio_core.lb_0084_regZ0Z_4
T_13_16_wire_logic_cluster/lc_0/out
T_13_16_lc_trk_g1_0
T_13_16_input_2_1
T_13_16_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_sump2.c_addr_p1Z0Z_5
T_6_13_wire_logic_cluster/lc_4/out
T_7_13_sp12_h_l_0
T_13_13_lc_trk_g0_7
T_13_13_input_2_7
T_13_13_wire_logic_cluster/lc_7/in_2

T_6_13_wire_logic_cluster/lc_4/out
T_7_13_sp12_h_l_0
T_14_13_lc_trk_g0_0
T_14_13_input_2_4
T_14_13_wire_logic_cluster/lc_4/in_2

End 

Net : u_mesa_core.u_mesa_decode.payload_cnt_RNO_0Z0Z_1
T_26_19_wire_logic_cluster/lc_1/out
T_27_19_lc_trk_g0_1
T_27_19_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_gpio_core.lb_0084_regZ0Z_25
T_15_23_wire_logic_cluster/lc_0/out
T_12_23_sp12_h_l_0
T_11_23_lc_trk_g0_0
T_11_23_input_2_2
T_11_23_wire_logic_cluster/lc_2/in_2

End 

Net : test_cnt_cry_18
T_28_25_wire_logic_cluster/lc_2/cout
T_28_25_wire_logic_cluster/lc_3/in_3

Net : u_core.u_sump2.rle_timeZ0Z_12
T_5_14_wire_logic_cluster/lc_4/out
T_5_14_lc_trk_g3_4
T_5_14_wire_logic_cluster/lc_4/in_1

T_5_14_wire_logic_cluster/lc_4/out
T_5_13_sp4_v_t_40
T_6_13_sp4_h_l_5
T_8_13_lc_trk_g2_0
T_8_13_wire_bram/ram/WDATA_12

End 

Net : u_core.u_gpio_core.lb_0028_reg_m_14_cascade_
T_13_20_wire_logic_cluster/lc_4/ltout
T_13_20_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_2_RDATA_1
T_8_16_wire_bram/ram/RDATA_1
T_7_16_sp12_h_l_0
T_14_16_sp4_h_l_9
T_18_16_sp4_h_l_5
T_21_12_sp4_v_t_40
T_21_15_lc_trk_g1_0
T_21_15_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_gpio_core.lb_002c_regZ0Z_30
T_9_22_wire_logic_cluster/lc_0/out
T_10_19_sp4_v_t_41
T_7_23_sp4_h_l_9
T_11_23_sp4_h_l_0
T_12_23_lc_trk_g2_0
T_12_23_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_gpio_core.lb_0020_regZ0Z_20
T_6_25_wire_logic_cluster/lc_5/out
T_7_21_sp4_v_t_46
T_7_17_sp4_v_t_39
T_8_17_sp4_h_l_2
T_10_17_lc_trk_g3_7
T_10_17_wire_logic_cluster/lc_2/in_0

T_6_25_wire_logic_cluster/lc_5/out
T_7_26_lc_trk_g2_5
T_7_26_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.lb_0034_regZ0Z_5
T_14_12_wire_logic_cluster/lc_1/out
T_14_12_sp4_h_l_7
T_17_12_sp4_v_t_37
T_14_16_sp4_h_l_5
T_13_16_lc_trk_g1_5
T_13_16_wire_logic_cluster/lc_4/in_0

T_14_12_wire_logic_cluster/lc_1/out
T_14_12_sp4_h_l_7
T_17_8_sp4_v_t_36
T_17_4_sp4_v_t_36
T_17_7_lc_trk_g0_4
T_17_7_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_2_RDATA_0
T_8_16_wire_bram/ram/RDATA_0
T_8_15_sp4_v_t_46
T_9_15_sp4_h_l_11
T_13_15_sp4_h_l_11
T_17_15_sp4_h_l_11
T_21_15_sp4_h_l_11
T_22_15_lc_trk_g3_3
T_22_15_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_gpio_core.lb_008c_regZ0Z_10
T_7_20_wire_logic_cluster/lc_2/out
T_7_17_sp4_v_t_44
T_8_21_sp4_h_l_3
T_12_21_sp4_h_l_6
T_16_21_sp4_h_l_9
T_16_21_lc_trk_g0_4
T_16_21_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_sump2.m7_0_0
T_11_9_wire_logic_cluster/lc_1/out
T_11_9_lc_trk_g3_1
T_11_9_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_gpio_core.lb_0094_regZ0Z_10
T_6_18_wire_logic_cluster/lc_2/out
T_6_18_sp4_h_l_9
T_9_18_sp4_v_t_44
T_9_21_lc_trk_g0_4
T_9_21_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_gpio_core.lb_008c_regZ0Z_16
T_7_20_wire_logic_cluster/lc_7/out
T_7_17_sp4_v_t_38
T_8_21_sp4_h_l_9
T_12_21_sp4_h_l_5
T_16_21_sp4_h_l_8
T_16_21_lc_trk_g1_5
T_16_21_wire_logic_cluster/lc_5/in_3

End 

Net : lb_addr_0
T_23_20_wire_logic_cluster/lc_0/out
T_23_19_lc_trk_g1_0
T_23_19_wire_logic_cluster/lc_0/in_3

T_23_20_wire_logic_cluster/lc_0/out
T_23_19_lc_trk_g1_0
T_23_19_wire_logic_cluster/lc_2/in_3

T_23_20_wire_logic_cluster/lc_0/out
T_23_20_sp4_h_l_5
T_19_20_sp4_h_l_8
T_15_20_sp4_h_l_11
T_14_16_sp4_v_t_41
T_13_19_lc_trk_g3_1
T_13_19_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_sump2.a_addrZ0Z_9
T_11_7_wire_logic_cluster/lc_0/out
T_12_5_sp4_v_t_44
T_12_9_sp4_v_t_37
T_12_13_sp4_v_t_45
T_12_16_lc_trk_g0_5
T_12_16_input_2_3
T_12_16_wire_logic_cluster/lc_3/in_2

T_11_7_wire_logic_cluster/lc_0/out
T_12_5_sp4_v_t_44
T_12_9_sp4_v_t_37
T_12_13_sp4_v_t_45
T_12_16_lc_trk_g0_5
T_12_16_wire_logic_cluster/lc_2/in_1

T_11_7_wire_logic_cluster/lc_0/out
T_11_4_sp4_v_t_40
T_11_8_sp4_v_t_45
T_10_12_lc_trk_g2_0
T_10_12_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_gpio_core.lb_0024_regZ0Z_13
T_18_16_wire_logic_cluster/lc_5/out
T_18_14_sp4_v_t_39
T_18_10_sp4_v_t_40
T_15_10_sp4_h_l_5
T_11_10_sp4_h_l_5
T_10_10_lc_trk_g1_5
T_10_10_input_2_0
T_10_10_wire_logic_cluster/lc_0/in_2

T_18_16_wire_logic_cluster/lc_5/out
T_18_14_sp4_v_t_39
T_18_10_sp4_v_t_40
T_18_11_lc_trk_g3_0
T_18_11_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.lb_0024_regZ0Z_14
T_15_17_wire_logic_cluster/lc_2/out
T_10_17_sp12_h_l_0
T_13_17_lc_trk_g1_0
T_13_17_input_2_5
T_13_17_wire_logic_cluster/lc_5/in_2

T_15_17_wire_logic_cluster/lc_2/out
T_15_7_sp12_v_t_23
T_15_9_sp4_v_t_43
T_16_9_sp4_h_l_6
T_17_9_lc_trk_g2_6
T_17_9_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_gpio_core.lb_0028_regZ0Z_3
T_6_24_wire_logic_cluster/lc_7/out
T_4_24_sp12_h_l_1
T_15_12_sp12_v_t_22
T_15_19_lc_trk_g2_2
T_15_19_wire_logic_cluster/lc_3/in_1

T_6_24_wire_logic_cluster/lc_7/out
T_6_23_sp4_v_t_46
T_6_19_sp4_v_t_39
T_6_15_sp4_v_t_39
T_7_15_sp4_h_l_2
T_9_15_lc_trk_g3_7
T_9_15_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.gpio_pin_q_1
T_6_33_wire_io_cluster/io_0/D_IN_0
T_6_21_sp12_v_t_23
T_0_21_span12_horz_12
T_2_21_sp4_h_l_9
T_6_21_sp4_h_l_5
T_10_21_sp4_h_l_8
T_12_21_lc_trk_g3_5
T_12_21_wire_logic_cluster/lc_2/in_0

T_6_33_wire_io_cluster/io_0/D_IN_0
T_6_21_sp12_v_t_23
T_0_21_span12_horz_12
T_2_21_sp4_h_l_9
T_6_21_sp4_h_l_5
T_5_17_sp4_v_t_40
T_6_17_sp4_h_l_10
T_9_13_sp4_v_t_41
T_10_13_sp4_h_l_9
T_14_13_sp4_h_l_9
T_17_9_sp4_v_t_38
T_16_12_lc_trk_g2_6
T_16_12_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_gpio_core.lb_0080_regZ0Z_30
T_20_24_wire_logic_cluster/lc_0/out
T_20_22_sp4_v_t_45
T_17_26_sp4_h_l_8
T_13_26_sp4_h_l_11
T_13_26_lc_trk_g0_6
T_13_26_wire_logic_cluster/lc_0/in_0

T_20_24_wire_logic_cluster/lc_0/out
T_20_21_sp4_v_t_40
T_21_21_sp4_h_l_5
T_22_21_lc_trk_g2_5
T_22_21_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.rle_ram_array_52
T_8_24_wire_bram/ram/RDATA_1
T_8_18_sp12_v_t_23
T_9_30_sp12_h_l_0
T_20_18_sp12_v_t_23
T_20_19_lc_trk_g3_7
T_20_19_wire_logic_cluster/lc_5/in_3

End 

Net : u_mesa_core.u_mesa2lb.byte_cntZ0Z_1
T_24_23_wire_logic_cluster/lc_5/out
T_24_23_lc_trk_g1_5
T_24_23_wire_logic_cluster/lc_6/in_0

T_24_23_wire_logic_cluster/lc_5/out
T_24_23_lc_trk_g1_5
T_24_23_wire_logic_cluster/lc_3/in_3

T_24_23_wire_logic_cluster/lc_5/out
T_24_22_sp4_v_t_42
T_25_22_sp4_h_l_7
T_26_22_lc_trk_g3_7
T_26_22_wire_logic_cluster/lc_7/in_1

T_24_23_wire_logic_cluster/lc_5/out
T_24_23_lc_trk_g1_5
T_24_23_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.gpio_pin_q_17
T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span12_vert_12
T_6_7_sp12_v_t_23
T_6_13_sp4_v_t_39
T_6_17_sp4_v_t_47
T_7_21_sp4_h_l_10
T_11_21_sp4_h_l_10
T_12_21_lc_trk_g2_2
T_12_21_wire_logic_cluster/lc_4/in_0

T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span12_vert_12
T_6_7_sp12_v_t_23
T_6_13_sp4_v_t_39
T_7_13_sp4_h_l_7
T_10_9_sp4_v_t_42
T_10_12_lc_trk_g1_2
T_10_12_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_gpio_core.lb_0034_regZ0Z_29
T_19_20_wire_logic_cluster/lc_4/out
T_20_18_sp4_v_t_36
T_17_22_sp4_h_l_1
T_16_22_lc_trk_g1_1
T_16_22_input_2_2
T_16_22_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_gpio_core.lb_0024_regZ0Z_4
T_16_17_wire_logic_cluster/lc_2/out
T_17_16_sp4_v_t_37
T_14_16_sp4_h_l_6
T_13_16_lc_trk_g1_6
T_13_16_input_2_3
T_13_16_wire_logic_cluster/lc_3/in_2

T_16_17_wire_logic_cluster/lc_2/out
T_16_17_sp4_h_l_9
T_19_13_sp4_v_t_38
T_18_15_lc_trk_g1_3
T_18_15_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.lb_0024_regZ0Z_21
T_15_17_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_40
T_13_19_sp4_h_l_10
T_17_19_sp4_h_l_6
T_17_19_lc_trk_g0_3
T_17_19_input_2_5
T_17_19_wire_logic_cluster/lc_5/in_2

T_15_17_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_40
T_16_11_sp4_v_t_36
T_16_7_sp4_v_t_44
T_13_7_sp4_h_l_9
T_12_7_lc_trk_g0_1
T_12_7_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.lb_wr_d_p1Z0Z_29
T_21_26_wire_logic_cluster/lc_2/out
T_21_24_sp12_v_t_23
T_10_24_sp12_h_l_0
T_9_24_sp4_h_l_1
T_12_24_sp4_v_t_43
T_12_20_sp4_v_t_43
T_12_16_sp4_v_t_43
T_12_12_sp4_v_t_43
T_11_13_lc_trk_g3_3
T_11_13_wire_logic_cluster/lc_6/in_0

T_21_26_wire_logic_cluster/lc_2/out
T_21_24_sp12_v_t_23
T_21_12_sp12_v_t_23
T_21_10_sp4_v_t_47
T_18_10_sp4_h_l_10
T_14_10_sp4_h_l_6
T_10_10_sp4_h_l_9
T_6_10_sp4_h_l_9
T_6_10_lc_trk_g0_4
T_6_10_wire_logic_cluster/lc_5/in_3

T_21_26_wire_logic_cluster/lc_2/out
T_16_26_sp12_h_l_0
T_15_26_sp4_h_l_1
T_11_26_sp4_h_l_4
T_10_22_sp4_v_t_41
T_7_22_sp4_h_l_10
T_6_18_sp4_v_t_38
T_7_18_sp4_h_l_8
T_7_18_lc_trk_g1_5
T_7_18_wire_logic_cluster/lc_3/in_3

T_21_26_wire_logic_cluster/lc_2/out
T_16_26_sp12_h_l_0
T_15_26_sp4_h_l_1
T_11_26_sp4_h_l_4
T_10_22_sp4_v_t_41
T_7_22_sp4_h_l_10
T_6_18_sp4_v_t_38
T_6_19_lc_trk_g2_6
T_6_19_wire_logic_cluster/lc_1/in_3

T_21_26_wire_logic_cluster/lc_2/out
T_16_26_sp12_h_l_0
T_15_26_sp4_h_l_1
T_14_26_sp4_v_t_42
T_14_22_sp4_v_t_42
T_13_23_lc_trk_g3_2
T_13_23_wire_logic_cluster/lc_3/in_0

T_21_26_wire_logic_cluster/lc_2/out
T_21_24_sp12_v_t_23
T_10_24_sp12_h_l_0
T_9_24_sp4_h_l_1
T_12_24_sp4_v_t_43
T_11_25_lc_trk_g3_3
T_11_25_wire_logic_cluster/lc_1/in_3

T_21_26_wire_logic_cluster/lc_2/out
T_16_26_sp12_h_l_0
T_15_26_sp4_h_l_1
T_11_26_sp4_h_l_4
T_14_22_sp4_v_t_41
T_14_23_lc_trk_g2_1
T_14_23_wire_logic_cluster/lc_7/in_0

T_21_26_wire_logic_cluster/lc_2/out
T_21_24_sp12_v_t_23
T_21_12_sp12_v_t_23
T_21_10_sp4_v_t_47
T_18_10_sp4_h_l_10
T_18_10_lc_trk_g0_7
T_18_10_wire_logic_cluster/lc_6/in_3

T_21_26_wire_logic_cluster/lc_2/out
T_16_26_sp12_h_l_0
T_15_26_sp4_h_l_1
T_11_26_sp4_h_l_4
T_10_22_sp4_v_t_41
T_10_25_lc_trk_g0_1
T_10_25_wire_logic_cluster/lc_6/in_1

T_21_26_wire_logic_cluster/lc_2/out
T_21_24_sp12_v_t_23
T_10_24_sp12_h_l_0
T_0_24_span12_horz_7
T_6_24_lc_trk_g0_3
T_6_24_wire_logic_cluster/lc_6/in_3

T_21_26_wire_logic_cluster/lc_2/out
T_21_22_sp4_v_t_41
T_22_22_sp4_h_l_9
T_18_22_sp4_h_l_9
T_17_22_sp4_v_t_38
T_16_24_lc_trk_g0_3
T_16_24_wire_logic_cluster/lc_6/in_3

T_21_26_wire_logic_cluster/lc_2/out
T_21_16_sp12_v_t_23
T_21_20_sp4_v_t_41
T_18_20_sp4_h_l_10
T_19_20_lc_trk_g3_2
T_19_20_wire_logic_cluster/lc_4/in_3

T_21_26_wire_logic_cluster/lc_2/out
T_16_26_sp12_h_l_0
T_15_26_sp4_h_l_1
T_14_26_lc_trk_g0_1
T_14_26_wire_logic_cluster/lc_4/in_1

T_21_26_wire_logic_cluster/lc_2/out
T_16_26_sp12_h_l_0
T_15_14_sp12_v_t_23
T_15_23_lc_trk_g2_7
T_15_23_wire_logic_cluster/lc_4/in_3

T_21_26_wire_logic_cluster/lc_2/out
T_21_24_sp12_v_t_23
T_10_24_sp12_h_l_0
T_13_24_lc_trk_g1_0
T_13_24_wire_logic_cluster/lc_4/in_3

T_21_26_wire_logic_cluster/lc_2/out
T_21_16_sp12_v_t_23
T_10_16_sp12_h_l_0
T_17_16_lc_trk_g1_0
T_17_16_wire_logic_cluster/lc_6/in_3

T_21_26_wire_logic_cluster/lc_2/out
T_21_22_sp4_v_t_41
T_22_22_sp4_h_l_9
T_18_22_sp4_h_l_9
T_19_22_lc_trk_g2_1
T_19_22_wire_logic_cluster/lc_6/in_3

T_21_26_wire_logic_cluster/lc_2/out
T_16_26_sp12_h_l_0
T_16_26_lc_trk_g1_3
T_16_26_wire_logic_cluster/lc_7/in_3

T_21_26_wire_logic_cluster/lc_2/out
T_21_22_sp4_v_t_41
T_21_24_lc_trk_g3_4
T_21_24_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_sump2.ram_rd_d7_1
T_19_13_wire_logic_cluster/lc_4/out
T_18_13_lc_trk_g2_4
T_18_13_wire_logic_cluster/lc_6/in_0

T_19_13_wire_logic_cluster/lc_4/out
T_19_12_sp4_v_t_40
T_16_12_sp4_h_l_11
T_17_12_lc_trk_g3_3
T_17_12_wire_logic_cluster/lc_4/in_0

T_19_13_wire_logic_cluster/lc_4/out
T_19_12_sp4_v_t_40
T_16_12_sp4_h_l_11
T_17_12_lc_trk_g3_3
T_17_12_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.lb_0080_regZ0Z_11
T_18_20_wire_logic_cluster/lc_3/out
T_18_20_sp4_h_l_11
T_14_20_sp4_h_l_11
T_10_20_sp4_h_l_2
T_9_20_lc_trk_g1_2
T_9_20_wire_logic_cluster/lc_0/in_1

T_18_20_wire_logic_cluster/lc_3/out
T_18_21_lc_trk_g0_3
T_18_21_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_gpio_core.lb_0084_regZ0Z_23
T_17_22_wire_logic_cluster/lc_6/out
T_18_21_sp4_v_t_45
T_18_22_lc_trk_g2_5
T_18_22_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_gpio_core.lb_0084_regZ0Z_30
T_15_23_wire_logic_cluster/lc_5/out
T_7_23_sp12_h_l_1
T_11_23_sp4_h_l_4
T_12_23_lc_trk_g2_4
T_12_23_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_gpio_core.lb_0090_regZ0Z_18
T_20_22_wire_logic_cluster/lc_4/out
T_19_21_lc_trk_g3_4
T_19_21_input_2_3
T_19_21_wire_logic_cluster/lc_3/in_2

End 

Net : test_cnt_cry_17
T_28_25_wire_logic_cluster/lc_1/cout
T_28_25_wire_logic_cluster/lc_2/in_3

Net : u_core.u_sump2.rle_timeZ0Z_13
T_5_14_wire_logic_cluster/lc_5/out
T_5_14_lc_trk_g1_5
T_5_14_wire_logic_cluster/lc_5/in_1

T_5_14_wire_logic_cluster/lc_5/out
T_5_13_sp4_v_t_42
T_6_13_sp4_h_l_7
T_8_13_lc_trk_g3_2
T_8_13_wire_bram/ram/WDATA_13

End 

Net : mesa_id_reqZ0
T_24_24_wire_logic_cluster/lc_7/out
T_24_22_sp4_v_t_43
T_25_22_sp4_h_l_6
T_28_18_sp4_v_t_43
T_28_14_sp4_v_t_39
T_27_16_lc_trk_g1_2
T_27_16_wire_logic_cluster/lc_7/in_0

T_24_24_wire_logic_cluster/lc_7/out
T_22_24_sp12_h_l_1
T_21_12_sp12_v_t_22
T_21_15_sp4_v_t_42
T_18_15_sp4_h_l_7
T_14_15_sp4_h_l_3
T_17_11_sp4_v_t_38
T_17_13_lc_trk_g2_3
T_17_13_wire_logic_cluster/lc_1/in_0

T_24_24_wire_logic_cluster/lc_7/out
T_22_24_sp12_h_l_1
T_21_12_sp12_v_t_22
T_21_15_sp4_v_t_42
T_18_15_sp4_h_l_7
T_17_15_lc_trk_g1_7
T_17_15_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.u_gpio_core.lb_0094_regZ0Z_12
T_6_18_wire_logic_cluster/lc_4/out
T_7_17_sp4_v_t_41
T_8_21_sp4_h_l_10
T_12_21_sp4_h_l_1
T_11_21_lc_trk_g0_1
T_11_21_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_gpio_core.lb_0080_regZ0Z_0
T_18_20_wire_logic_cluster/lc_0/out
T_18_20_sp4_h_l_5
T_14_20_sp4_h_l_8
T_10_20_sp4_h_l_11
T_9_20_lc_trk_g0_3
T_9_20_wire_logic_cluster/lc_4/in_1

T_18_20_wire_logic_cluster/lc_0/out
T_18_20_sp4_h_l_5
T_21_16_sp4_v_t_46
T_20_18_lc_trk_g2_3
T_20_18_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_sump2.rle_ram_array_7
T_8_17_wire_bram/ram/RDATA_13
T_8_14_sp4_v_t_44
T_9_14_sp4_h_l_9
T_13_14_sp4_h_l_5
T_17_14_sp4_h_l_8
T_18_14_lc_trk_g2_0
T_18_14_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_sump2.a_we_pZ0Z2
T_10_11_wire_logic_cluster/lc_4/out
T_11_11_sp12_h_l_0
T_10_11_sp4_h_l_1
T_9_11_sp4_v_t_36
T_6_15_sp4_h_l_6
T_9_15_sp4_v_t_43
T_9_19_sp4_v_t_43
T_9_23_sp4_v_t_43
T_8_24_lc_trk_g3_3
T_8_24_wire_bram/ram/WCLKE

T_10_11_wire_logic_cluster/lc_4/out
T_11_11_sp12_h_l_0
T_10_11_sp4_h_l_1
T_9_11_sp4_v_t_36
T_6_15_sp4_h_l_6
T_9_15_sp4_v_t_43
T_9_19_sp4_v_t_43
T_9_23_sp4_v_t_43
T_8_26_lc_trk_g3_3
T_8_26_wire_bram/ram/WCLKE

T_10_11_wire_logic_cluster/lc_4/out
T_11_11_sp12_h_l_0
T_10_11_sp4_h_l_1
T_9_11_sp4_v_t_36
T_6_15_sp4_h_l_6
T_9_15_sp4_v_t_43
T_9_19_sp4_v_t_43
T_8_20_lc_trk_g3_3
T_8_20_wire_bram/ram/WCLKE

T_10_11_wire_logic_cluster/lc_4/out
T_11_11_sp12_h_l_0
T_10_11_sp4_h_l_1
T_9_11_sp4_v_t_36
T_6_15_sp4_h_l_6
T_9_15_sp4_v_t_43
T_9_19_sp4_v_t_43
T_8_22_lc_trk_g3_3
T_8_22_wire_bram/ram/WCLKE

T_10_11_wire_logic_cluster/lc_4/out
T_11_11_sp12_h_l_0
T_18_11_sp4_h_l_9
T_22_11_sp4_h_l_0
T_26_11_sp4_h_l_0
T_25_11_sp4_v_t_43
T_25_15_sp4_v_t_43
T_25_16_lc_trk_g3_3
T_25_16_wire_bram/ram/WCLKE

T_10_11_wire_logic_cluster/lc_4/out
T_11_11_sp12_h_l_0
T_10_11_sp4_h_l_1
T_9_11_sp4_v_t_36
T_6_15_sp4_h_l_6
T_9_15_sp4_v_t_43
T_8_18_lc_trk_g3_3
T_8_18_wire_bram/ram/WCLKE

T_10_11_wire_logic_cluster/lc_4/out
T_11_11_sp12_h_l_0
T_18_11_sp4_h_l_9
T_22_11_sp4_h_l_0
T_26_11_sp4_h_l_0
T_25_11_sp4_v_t_43
T_25_12_lc_trk_g3_3
T_25_12_wire_bram/ram/WCLKE

T_10_11_wire_logic_cluster/lc_4/out
T_11_11_sp12_h_l_0
T_18_11_sp4_h_l_9
T_22_11_sp4_h_l_0
T_26_11_sp4_h_l_0
T_25_11_sp4_v_t_43
T_25_14_lc_trk_g1_3
T_25_14_wire_bram/ram/WCLKE

T_10_11_wire_logic_cluster/lc_4/out
T_11_11_sp12_h_l_0
T_18_11_sp4_h_l_9
T_22_11_sp4_h_l_0
T_25_7_sp4_v_t_43
T_25_10_lc_trk_g1_3
T_25_10_wire_bram/ram/WCLKE

T_10_11_wire_logic_cluster/lc_4/out
T_11_11_sp12_h_l_0
T_18_11_sp4_h_l_9
T_22_11_sp4_h_l_0
T_25_7_sp4_v_t_43
T_25_8_lc_trk_g3_3
T_25_8_wire_bram/ram/WCLKE

T_10_11_wire_logic_cluster/lc_4/out
T_11_11_sp12_h_l_0
T_10_11_sp4_h_l_1
T_9_7_sp4_v_t_43
T_8_8_lc_trk_g3_3
T_8_8_wire_bram/ram/WCLKE

T_10_11_wire_logic_cluster/lc_4/out
T_10_10_sp4_v_t_40
T_7_10_sp4_h_l_11
T_8_10_lc_trk_g3_3
T_8_10_wire_bram/ram/WCLKE

End 

Net : u_core.u_gpio_core.lb_0084_regZ0Z_21
T_17_22_wire_logic_cluster/lc_4/out
T_17_18_sp4_v_t_45
T_17_19_lc_trk_g2_5
T_17_19_input_2_7
T_17_19_wire_logic_cluster/lc_7/in_2

End 

Net : u_core.lb_cs_sump2_ctrl_p1c_2_cascade_
T_23_19_wire_logic_cluster/lc_1/ltout
T_23_19_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.lb_cs_sump2_data_p1c
T_23_19_wire_logic_cluster/lc_2/out
T_23_16_sp4_v_t_44
T_20_16_sp4_h_l_3
T_19_12_sp4_v_t_38
T_18_14_lc_trk_g1_3
T_18_14_wire_logic_cluster/lc_3/in_3

T_23_19_wire_logic_cluster/lc_2/out
T_23_17_sp12_v_t_23
T_12_17_sp12_h_l_0
T_17_17_lc_trk_g1_4
T_17_17_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1_RNO_0Z0Z_6
T_7_19_wire_logic_cluster/lc_1/out
T_7_19_lc_trk_g3_1
T_7_19_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.lb_008c_regZ0Z_1
T_7_20_wire_logic_cluster/lc_1/out
T_8_18_sp4_v_t_46
T_9_22_sp4_h_l_5
T_11_22_lc_trk_g3_0
T_11_22_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_gpio_core.lb_0020_regZ0Z_16
T_6_25_wire_logic_cluster/lc_0/out
T_5_25_sp4_h_l_8
T_9_25_sp4_h_l_8
T_13_25_sp4_h_l_8
T_16_21_sp4_v_t_39
T_16_17_sp4_v_t_39
T_15_20_lc_trk_g2_7
T_15_20_wire_logic_cluster/lc_1/in_0

T_6_25_wire_logic_cluster/lc_0/out
T_7_24_lc_trk_g3_0
T_7_24_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.lb_0038_regZ0Z_4
T_6_19_wire_logic_cluster/lc_4/out
T_5_19_sp4_h_l_0
T_9_19_sp4_h_l_8
T_13_19_sp4_h_l_8
T_15_19_lc_trk_g2_5
T_15_19_input_2_3
T_15_19_wire_logic_cluster/lc_3/in_2

T_6_19_wire_logic_cluster/lc_4/out
T_6_17_sp4_v_t_37
T_7_17_sp4_h_l_5
T_9_17_lc_trk_g3_0
T_9_17_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.lb_0088_regZ0Z_1
T_9_18_wire_logic_cluster/lc_1/out
T_9_18_sp4_h_l_7
T_8_18_sp4_v_t_36
T_9_22_sp4_h_l_1
T_11_22_lc_trk_g3_4
T_11_22_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.gpio_pin_q_19
T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span12_vert_16
T_4_9_sp12_v_t_23
T_4_15_sp4_v_t_39
T_5_19_sp4_h_l_2
T_7_19_lc_trk_g3_7
T_7_19_input_2_0
T_7_19_wire_logic_cluster/lc_0/in_2

T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span12_vert_16
T_4_9_sp12_v_t_23
T_4_9_sp4_v_t_45
T_5_13_sp4_h_l_2
T_6_13_lc_trk_g2_2
T_6_13_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_gpio_core.lb_008c_regZ0Z_24
T_7_18_wire_logic_cluster/lc_2/out
T_8_17_sp4_v_t_37
T_9_21_sp4_h_l_6
T_13_21_sp4_h_l_6
T_16_21_sp4_v_t_43
T_16_23_lc_trk_g2_6
T_16_23_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.gpio_pin_q_20
T_9_17_wire_logic_cluster/lc_7/out
T_9_17_sp4_h_l_3
T_8_17_sp4_v_t_38
T_9_21_sp4_h_l_3
T_11_21_lc_trk_g3_6
T_11_21_wire_logic_cluster/lc_7/in_0

T_9_17_wire_logic_cluster/lc_7/out
T_10_14_sp4_v_t_39
T_10_15_lc_trk_g3_7
T_10_15_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_gpio_core.lb_0020_regZ0Z_22
T_6_25_wire_logic_cluster/lc_7/out
T_6_20_sp12_v_t_22
T_7_20_sp12_h_l_1
T_16_20_lc_trk_g0_5
T_16_20_input_2_3
T_16_20_wire_logic_cluster/lc_3/in_2

T_6_25_wire_logic_cluster/lc_7/out
T_7_26_lc_trk_g3_7
T_7_26_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.lb_wr_d_p1Z0Z_13
T_22_19_wire_logic_cluster/lc_1/out
T_22_8_sp12_v_t_22
T_11_8_sp12_h_l_1
T_13_8_sp4_h_l_2
T_9_8_sp4_h_l_5
T_8_8_sp4_v_t_40
T_8_12_sp4_v_t_45
T_8_16_sp4_v_t_45
T_7_20_lc_trk_g2_0
T_7_20_wire_logic_cluster/lc_4/in_0

T_22_19_wire_logic_cluster/lc_1/out
T_22_8_sp12_v_t_22
T_11_8_sp12_h_l_1
T_13_8_sp4_h_l_2
T_9_8_sp4_h_l_5
T_8_8_sp4_v_t_40
T_8_12_sp4_v_t_45
T_7_14_lc_trk_g0_3
T_7_14_wire_logic_cluster/lc_5/in_0

T_22_19_wire_logic_cluster/lc_1/out
T_22_15_sp4_v_t_39
T_19_15_sp4_h_l_8
T_15_15_sp4_h_l_8
T_11_15_sp4_h_l_8
T_10_15_sp4_v_t_45
T_10_19_sp4_v_t_45
T_11_23_sp4_h_l_8
T_14_23_sp4_v_t_36
T_14_24_lc_trk_g2_4
T_14_24_wire_logic_cluster/lc_5/in_3

T_22_19_wire_logic_cluster/lc_1/out
T_22_15_sp4_v_t_39
T_19_15_sp4_h_l_8
T_15_15_sp4_h_l_8
T_11_15_sp4_h_l_8
T_7_15_sp4_h_l_8
T_6_15_sp4_v_t_45
T_6_19_sp4_v_t_45
T_6_21_lc_trk_g2_0
T_6_21_wire_logic_cluster/lc_5/in_3

T_22_19_wire_logic_cluster/lc_1/out
T_22_8_sp12_v_t_22
T_11_8_sp12_h_l_1
T_13_8_sp4_h_l_2
T_9_8_sp4_h_l_5
T_8_8_sp4_v_t_40
T_7_10_lc_trk_g1_5
T_7_10_wire_logic_cluster/lc_5/in_3

T_22_19_wire_logic_cluster/lc_1/out
T_22_15_sp4_v_t_39
T_19_15_sp4_h_l_8
T_15_15_sp4_h_l_8
T_11_15_sp4_h_l_8
T_10_15_sp4_v_t_45
T_10_19_sp4_v_t_45
T_9_20_lc_trk_g3_5
T_9_20_wire_logic_cluster/lc_3/in_3

T_22_19_wire_logic_cluster/lc_1/out
T_22_15_sp4_v_t_39
T_19_15_sp4_h_l_8
T_15_15_sp4_h_l_8
T_11_15_sp4_h_l_8
T_10_15_sp4_v_t_45
T_10_19_sp4_v_t_45
T_10_22_lc_trk_g1_5
T_10_22_wire_logic_cluster/lc_3/in_3

T_22_19_wire_logic_cluster/lc_1/out
T_22_15_sp4_v_t_39
T_19_15_sp4_h_l_8
T_15_15_sp4_h_l_8
T_11_15_sp4_h_l_8
T_7_15_sp4_h_l_8
T_6_15_sp4_v_t_45
T_6_18_lc_trk_g1_5
T_6_18_wire_logic_cluster/lc_5/in_3

T_22_19_wire_logic_cluster/lc_1/out
T_22_15_sp4_v_t_39
T_19_15_sp4_h_l_8
T_15_15_sp4_h_l_8
T_11_15_sp4_h_l_8
T_10_15_sp4_v_t_45
T_9_18_lc_trk_g3_5
T_9_18_wire_logic_cluster/lc_4/in_0

T_22_19_wire_logic_cluster/lc_1/out
T_22_15_sp4_v_t_39
T_19_15_sp4_h_l_8
T_15_15_sp4_h_l_8
T_11_15_sp4_h_l_8
T_10_15_sp4_v_t_45
T_9_19_lc_trk_g2_0
T_9_19_wire_logic_cluster/lc_4/in_0

T_22_19_wire_logic_cluster/lc_1/out
T_22_8_sp12_v_t_22
T_11_8_sp12_h_l_1
T_13_8_sp4_h_l_2
T_12_8_sp4_v_t_45
T_12_9_lc_trk_g3_5
T_12_9_wire_logic_cluster/lc_5/in_3

T_22_19_wire_logic_cluster/lc_1/out
T_22_15_sp4_v_t_39
T_19_15_sp4_h_l_8
T_15_15_sp4_h_l_8
T_11_15_sp4_h_l_8
T_14_15_sp4_v_t_36
T_14_16_lc_trk_g2_4
T_14_16_wire_logic_cluster/lc_5/in_3

T_22_19_wire_logic_cluster/lc_1/out
T_23_16_sp4_v_t_43
T_20_20_sp4_h_l_11
T_19_16_sp4_v_t_46
T_16_16_sp4_h_l_5
T_18_16_lc_trk_g3_0
T_18_16_wire_logic_cluster/lc_5/in_0

T_22_19_wire_logic_cluster/lc_1/out
T_22_8_sp12_v_t_22
T_11_8_sp12_h_l_1
T_16_8_lc_trk_g1_5
T_16_8_wire_logic_cluster/lc_5/in_3

T_22_19_wire_logic_cluster/lc_1/out
T_23_16_sp4_v_t_43
T_20_20_sp4_h_l_11
T_16_20_sp4_h_l_2
T_18_20_lc_trk_g3_7
T_18_20_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.lb_0080_regZ0Z_13
T_18_20_wire_logic_cluster/lc_5/out
T_16_20_sp4_h_l_7
T_12_20_sp4_h_l_7
T_8_20_sp4_h_l_7
T_9_20_lc_trk_g2_7
T_9_20_wire_logic_cluster/lc_2/in_1

T_18_20_wire_logic_cluster/lc_5/out
T_18_21_lc_trk_g1_5
T_18_21_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_gpio_core.lb_0024_regZ0Z_31
T_16_17_wire_logic_cluster/lc_1/out
T_16_15_sp4_v_t_47
T_16_19_sp4_v_t_47
T_13_23_sp4_h_l_3
T_12_23_lc_trk_g1_3
T_12_23_wire_logic_cluster/lc_7/in_1

T_16_17_wire_logic_cluster/lc_1/out
T_16_15_sp4_v_t_47
T_13_15_sp4_h_l_4
T_13_15_lc_trk_g1_1
T_13_15_wire_logic_cluster/lc_5/in_3

End 

Net : u_mesa_core.u_mesa2lb.N_203
T_23_23_wire_logic_cluster/lc_4/out
T_23_15_sp12_v_t_23
T_23_17_sp4_v_t_43
T_20_17_sp4_h_l_6
T_21_17_lc_trk_g2_6
T_21_17_wire_logic_cluster/lc_5/in_1

T_23_23_wire_logic_cluster/lc_4/out
T_23_15_sp12_v_t_23
T_23_17_sp4_v_t_43
T_20_17_sp4_h_l_6
T_21_17_lc_trk_g2_6
T_21_17_input_2_6
T_21_17_wire_logic_cluster/lc_6/in_2

T_23_23_wire_logic_cluster/lc_4/out
T_23_15_sp12_v_t_23
T_23_17_sp4_v_t_43
T_22_18_lc_trk_g3_3
T_22_18_wire_logic_cluster/lc_4/in_0

T_23_23_wire_logic_cluster/lc_4/out
T_23_15_sp12_v_t_23
T_23_17_sp4_v_t_43
T_23_18_lc_trk_g2_3
T_23_18_input_2_1
T_23_18_wire_logic_cluster/lc_1/in_2

T_23_23_wire_logic_cluster/lc_4/out
T_23_19_sp4_v_t_45
T_23_15_sp4_v_t_46
T_22_17_lc_trk_g2_3
T_22_17_wire_logic_cluster/lc_6/in_1

T_23_23_wire_logic_cluster/lc_4/out
T_23_19_sp4_v_t_45
T_22_21_lc_trk_g2_0
T_22_21_input_2_6
T_22_21_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_gpio_core.lb_0030_regZ0Z_1
T_12_25_wire_logic_cluster/lc_0/out
T_12_21_sp12_v_t_23
T_12_19_sp4_v_t_47
T_12_15_sp4_v_t_36
T_11_18_lc_trk_g2_4
T_11_18_input_2_0
T_11_18_wire_logic_cluster/lc_0/in_2

T_12_25_wire_logic_cluster/lc_0/out
T_12_21_sp12_v_t_23
T_12_19_sp4_v_t_47
T_9_23_sp4_h_l_3
T_8_23_sp4_v_t_38
T_7_24_lc_trk_g2_6
T_7_24_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_gpio_core.lb_008c_regZ0Z_7
T_10_24_wire_logic_cluster/lc_7/out
T_10_24_lc_trk_g1_7
T_10_24_wire_logic_cluster/lc_6/in_0

End 

Net : u_core.lb_wr_d_p1Z0Z_5
T_21_26_wire_logic_cluster/lc_7/out
T_22_25_sp4_v_t_47
T_19_25_sp4_h_l_4
T_15_25_sp4_h_l_4
T_11_25_sp4_h_l_4
T_10_21_sp4_v_t_44
T_7_21_sp4_h_l_3
T_6_17_sp4_v_t_45
T_6_13_sp4_v_t_41
T_6_9_sp4_v_t_37
T_5_10_lc_trk_g2_5
T_5_10_wire_logic_cluster/lc_4/in_3

T_21_26_wire_logic_cluster/lc_7/out
T_21_21_sp12_v_t_22
T_21_9_sp12_v_t_22
T_21_8_sp4_v_t_46
T_18_12_sp4_h_l_4
T_14_12_sp4_h_l_4
T_13_8_sp4_v_t_41
T_12_11_lc_trk_g3_1
T_12_11_wire_logic_cluster/lc_3/in_3

T_21_26_wire_logic_cluster/lc_7/out
T_21_21_sp12_v_t_22
T_21_9_sp12_v_t_22
T_21_8_sp4_v_t_46
T_18_12_sp4_h_l_4
T_17_8_sp4_v_t_44
T_16_9_lc_trk_g3_4
T_16_9_wire_logic_cluster/lc_3/in_0

T_21_26_wire_logic_cluster/lc_7/out
T_22_25_sp4_v_t_47
T_19_25_sp4_h_l_4
T_15_25_sp4_h_l_4
T_11_25_sp4_h_l_4
T_10_21_sp4_v_t_41
T_10_17_sp4_v_t_37
T_7_17_sp4_h_l_6
T_6_17_lc_trk_g0_6
T_6_17_wire_logic_cluster/lc_3/in_3

T_21_26_wire_logic_cluster/lc_7/out
T_21_21_sp12_v_t_22
T_21_9_sp12_v_t_22
T_21_8_sp4_v_t_46
T_18_12_sp4_h_l_4
T_14_12_sp4_h_l_0
T_15_12_lc_trk_g2_0
T_15_12_wire_logic_cluster/lc_5/in_3

T_21_26_wire_logic_cluster/lc_7/out
T_21_21_sp12_v_t_22
T_21_9_sp12_v_t_22
T_21_8_sp4_v_t_46
T_18_12_sp4_h_l_4
T_14_12_sp4_h_l_0
T_14_12_lc_trk_g0_5
T_14_12_wire_logic_cluster/lc_2/in_3

T_21_26_wire_logic_cluster/lc_7/out
T_22_25_sp4_v_t_47
T_19_25_sp4_h_l_4
T_15_25_sp4_h_l_4
T_11_25_sp4_h_l_4
T_10_21_sp4_v_t_44
T_7_21_sp4_h_l_3
T_7_21_lc_trk_g0_6
T_7_21_wire_logic_cluster/lc_3/in_3

T_21_26_wire_logic_cluster/lc_7/out
T_22_25_sp4_v_t_47
T_19_25_sp4_h_l_4
T_15_25_sp4_h_l_4
T_11_25_sp4_h_l_4
T_10_21_sp4_v_t_41
T_9_24_lc_trk_g3_1
T_9_24_wire_logic_cluster/lc_2/in_0

T_21_26_wire_logic_cluster/lc_7/out
T_11_26_sp12_h_l_1
T_11_26_sp4_h_l_0
T_10_22_sp4_v_t_40
T_7_22_sp4_h_l_11
T_6_22_lc_trk_g0_3
T_6_22_wire_logic_cluster/lc_3/in_0

T_21_26_wire_logic_cluster/lc_7/out
T_22_25_sp4_v_t_47
T_19_25_sp4_h_l_4
T_18_21_sp4_v_t_44
T_18_17_sp4_v_t_40
T_15_17_sp4_h_l_5
T_15_17_lc_trk_g1_0
T_15_17_wire_logic_cluster/lc_4/in_3

T_21_26_wire_logic_cluster/lc_7/out
T_22_25_sp4_v_t_47
T_19_25_sp4_h_l_4
T_15_25_sp4_h_l_4
T_11_25_sp4_h_l_4
T_10_21_sp4_v_t_41
T_10_24_lc_trk_g1_1
T_10_24_wire_logic_cluster/lc_5/in_3

T_21_26_wire_logic_cluster/lc_7/out
T_22_25_sp4_v_t_47
T_19_25_sp4_h_l_4
T_15_25_sp4_h_l_4
T_11_25_sp4_h_l_4
T_10_21_sp4_v_t_41
T_9_22_lc_trk_g3_1
T_9_22_wire_logic_cluster/lc_3/in_3

T_21_26_wire_logic_cluster/lc_7/out
T_11_26_sp12_h_l_1
T_11_26_sp4_h_l_0
T_10_22_sp4_v_t_40
T_7_22_sp4_h_l_11
T_7_22_lc_trk_g0_6
T_7_22_wire_logic_cluster/lc_1/in_3

T_21_26_wire_logic_cluster/lc_7/out
T_22_25_sp4_v_t_47
T_19_25_sp4_h_l_4
T_15_25_sp4_h_l_4
T_11_25_sp4_h_l_4
T_7_25_sp4_h_l_7
T_9_25_lc_trk_g2_2
T_9_25_wire_logic_cluster/lc_3/in_3

T_21_26_wire_logic_cluster/lc_7/out
T_21_23_sp4_v_t_38
T_18_23_sp4_h_l_3
T_14_23_sp4_h_l_3
T_10_23_sp4_h_l_3
T_6_23_sp4_h_l_6
T_7_23_lc_trk_g3_6
T_7_23_wire_logic_cluster/lc_2/in_3

T_21_26_wire_logic_cluster/lc_7/out
T_11_26_sp12_h_l_1
T_22_14_sp12_v_t_22
T_11_14_sp12_h_l_1
T_12_14_lc_trk_g1_5
T_12_14_wire_logic_cluster/lc_3/in_3

T_21_26_wire_logic_cluster/lc_7/out
T_22_25_sp4_v_t_47
T_19_25_sp4_h_l_4
T_15_25_sp4_h_l_4
T_11_25_sp4_h_l_4
T_11_25_lc_trk_g1_1
T_11_25_wire_logic_cluster/lc_5/in_3

T_21_26_wire_logic_cluster/lc_7/out
T_21_23_sp4_v_t_38
T_18_23_sp4_h_l_3
T_14_23_sp4_h_l_3
T_10_23_sp4_h_l_3
T_11_23_lc_trk_g3_3
T_11_23_wire_logic_cluster/lc_7/in_3

T_21_26_wire_logic_cluster/lc_7/out
T_21_23_sp4_v_t_38
T_18_23_sp4_h_l_3
T_14_23_sp4_h_l_3
T_15_23_lc_trk_g3_3
T_15_23_wire_logic_cluster/lc_7/in_3

T_21_26_wire_logic_cluster/lc_7/out
T_11_26_sp12_h_l_1
T_13_26_lc_trk_g1_6
T_13_26_wire_logic_cluster/lc_5/in_0

T_21_26_wire_logic_cluster/lc_7/out
T_21_23_sp4_v_t_38
T_20_24_lc_trk_g2_6
T_20_24_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.lb_wr_d_p1Z0Z_31
T_21_26_wire_logic_cluster/lc_5/out
T_22_24_sp4_v_t_38
T_19_24_sp4_h_l_3
T_15_24_sp4_h_l_3
T_11_24_sp4_h_l_6
T_7_24_sp4_h_l_9
T_6_20_sp4_v_t_44
T_6_16_sp4_v_t_40
T_6_12_sp4_v_t_36
T_6_8_sp4_v_t_36
T_6_10_lc_trk_g3_1
T_6_10_wire_logic_cluster/lc_7/in_3

T_21_26_wire_logic_cluster/lc_5/out
T_13_26_sp12_h_l_1
T_17_26_sp4_h_l_4
T_16_22_sp4_v_t_44
T_16_18_sp4_v_t_37
T_16_14_sp4_v_t_37
T_16_10_sp4_v_t_37
T_16_6_sp4_v_t_37
T_16_9_lc_trk_g1_5
T_16_9_wire_logic_cluster/lc_1/in_3

T_21_26_wire_logic_cluster/lc_5/out
T_13_26_sp12_h_l_1
T_17_26_sp4_h_l_4
T_16_22_sp4_v_t_44
T_16_18_sp4_v_t_37
T_16_14_sp4_v_t_37
T_13_14_sp4_h_l_0
T_12_14_lc_trk_g0_0
T_12_14_wire_logic_cluster/lc_1/in_1

T_21_26_wire_logic_cluster/lc_5/out
T_22_24_sp4_v_t_38
T_19_24_sp4_h_l_3
T_15_24_sp4_h_l_3
T_11_24_sp4_h_l_6
T_7_24_sp4_h_l_9
T_6_20_sp4_v_t_44
T_6_16_sp4_v_t_40
T_6_19_lc_trk_g0_0
T_6_19_wire_logic_cluster/lc_3/in_1

T_21_26_wire_logic_cluster/lc_5/out
T_22_24_sp4_v_t_38
T_19_24_sp4_h_l_3
T_15_24_sp4_h_l_3
T_11_24_sp4_h_l_6
T_7_24_sp4_h_l_9
T_6_20_sp4_v_t_44
T_6_16_sp4_v_t_40
T_6_17_lc_trk_g2_0
T_6_17_wire_logic_cluster/lc_1/in_3

T_21_26_wire_logic_cluster/lc_5/out
T_13_26_sp12_h_l_1
T_17_26_sp4_h_l_4
T_13_26_sp4_h_l_4
T_12_22_sp4_v_t_41
T_9_22_sp4_h_l_10
T_8_18_sp4_v_t_47
T_7_21_lc_trk_g3_7
T_7_21_wire_logic_cluster/lc_1/in_3

T_21_26_wire_logic_cluster/lc_5/out
T_13_26_sp12_h_l_1
T_17_26_sp4_h_l_4
T_16_22_sp4_v_t_44
T_16_18_sp4_v_t_37
T_16_14_sp4_v_t_37
T_16_17_lc_trk_g0_5
T_16_17_wire_logic_cluster/lc_1/in_0

T_21_26_wire_logic_cluster/lc_5/out
T_22_24_sp4_v_t_38
T_19_24_sp4_h_l_3
T_15_24_sp4_h_l_3
T_11_24_sp4_h_l_6
T_7_24_sp4_h_l_9
T_6_20_sp4_v_t_44
T_6_22_lc_trk_g3_1
T_6_22_wire_logic_cluster/lc_1/in_3

T_21_26_wire_logic_cluster/lc_5/out
T_22_24_sp4_v_t_38
T_19_24_sp4_h_l_3
T_15_24_sp4_h_l_3
T_11_24_sp4_h_l_11
T_10_24_sp4_v_t_46
T_9_25_lc_trk_g3_6
T_9_25_wire_logic_cluster/lc_1/in_0

T_21_26_wire_logic_cluster/lc_5/out
T_13_26_sp12_h_l_1
T_17_26_sp4_h_l_4
T_13_26_sp4_h_l_4
T_12_22_sp4_v_t_41
T_11_25_lc_trk_g3_1
T_11_25_wire_logic_cluster/lc_4/in_0

T_21_26_wire_logic_cluster/lc_5/out
T_22_24_sp4_v_t_38
T_19_24_sp4_h_l_3
T_15_24_sp4_h_l_3
T_11_24_sp4_h_l_11
T_10_20_sp4_v_t_46
T_9_22_lc_trk_g0_0
T_9_22_wire_logic_cluster/lc_1/in_1

T_21_26_wire_logic_cluster/lc_5/out
T_22_24_sp4_v_t_38
T_19_24_sp4_h_l_3
T_15_24_sp4_h_l_3
T_11_24_sp4_h_l_6
T_7_24_sp4_h_l_9
T_9_24_lc_trk_g3_4
T_9_24_wire_logic_cluster/lc_0/in_3

T_21_26_wire_logic_cluster/lc_5/out
T_22_24_sp4_v_t_38
T_19_24_sp4_h_l_3
T_18_20_sp4_v_t_38
T_18_16_sp4_v_t_38
T_18_19_lc_trk_g0_6
T_18_19_wire_logic_cluster/lc_3/in_3

T_21_26_wire_logic_cluster/lc_5/out
T_13_26_sp12_h_l_1
T_17_26_sp4_h_l_4
T_16_22_sp4_v_t_44
T_15_23_lc_trk_g3_4
T_15_23_wire_logic_cluster/lc_6/in_3

T_21_26_wire_logic_cluster/lc_5/out
T_22_24_sp4_v_t_38
T_19_24_sp4_h_l_3
T_15_24_sp4_h_l_3
T_11_24_sp4_h_l_11
T_13_24_lc_trk_g2_6
T_13_24_wire_logic_cluster/lc_7/in_3

T_21_26_wire_logic_cluster/lc_5/out
T_22_24_sp4_v_t_38
T_19_24_sp4_h_l_3
T_15_24_sp4_h_l_3
T_11_24_sp4_h_l_6
T_10_24_lc_trk_g0_6
T_10_24_wire_logic_cluster/lc_3/in_3

T_21_26_wire_logic_cluster/lc_5/out
T_22_24_sp4_v_t_38
T_19_24_sp4_h_l_3
T_20_24_lc_trk_g3_3
T_20_24_wire_logic_cluster/lc_1/in_3

T_21_26_wire_logic_cluster/lc_5/out
T_13_26_sp12_h_l_1
T_14_26_lc_trk_g1_5
T_14_26_wire_logic_cluster/lc_7/in_3

T_21_26_wire_logic_cluster/lc_5/out
T_13_26_sp12_h_l_1
T_13_26_lc_trk_g0_2
T_13_26_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_gpio_core.lb_009c_regZ0Z_8
T_9_24_wire_logic_cluster/lc_5/out
T_9_24_sp12_h_l_1
T_9_24_sp4_h_l_0
T_12_20_sp4_v_t_37
T_12_16_sp4_v_t_45
T_11_17_lc_trk_g3_5
T_11_17_input_2_4
T_11_17_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_gpio_core.lb_009c_regZ0Z_1
T_14_24_wire_logic_cluster/lc_1/out
T_14_22_sp4_v_t_47
T_11_22_sp4_h_l_4
T_11_22_lc_trk_g0_1
T_11_22_input_2_1
T_11_22_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_gpio_core.lb_0080_regZ0Z_21
T_22_22_wire_logic_cluster/lc_6/out
T_21_22_sp4_h_l_4
T_20_22_sp4_v_t_47
T_19_26_lc_trk_g2_2
T_19_26_wire_logic_cluster/lc_0/in_0

T_22_22_wire_logic_cluster/lc_6/out
T_21_22_sp4_h_l_4
T_20_18_sp4_v_t_44
T_20_21_lc_trk_g1_4
T_20_21_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_gpio_core.lb_002c_regZ0Z_7
T_9_22_wire_logic_cluster/lc_5/out
T_9_18_sp4_v_t_47
T_10_18_sp4_h_l_3
T_14_18_sp4_h_l_11
T_14_18_lc_trk_g1_6
T_14_18_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_sump2.ctrl_05_regZ0Z_16
T_17_8_wire_logic_cluster/lc_0/out
T_17_8_sp4_h_l_5
T_19_8_lc_trk_g2_0
T_19_8_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_gpio_core.lb_addr_p1_RNI47BC3_0Z0Z_5_cascade_
T_12_19_wire_logic_cluster/lc_3/ltout
T_12_19_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_gpio_core.lb_0024_regZ0Z_11
T_18_16_wire_logic_cluster/lc_3/out
T_18_16_sp4_h_l_11
T_14_16_sp4_h_l_2
T_13_16_sp4_v_t_45
T_13_18_lc_trk_g2_0
T_13_18_input_2_0
T_13_18_wire_logic_cluster/lc_0/in_2

T_18_16_wire_logic_cluster/lc_3/out
T_18_16_sp4_h_l_11
T_21_16_sp4_v_t_41
T_21_20_sp4_v_t_37
T_21_24_sp4_v_t_38
T_20_25_lc_trk_g2_6
T_20_25_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_sump2.trigger_and6_0_N_16
T_19_8_wire_logic_cluster/lc_7/out
T_18_8_lc_trk_g2_7
T_18_8_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.lb_wr_d_p1Z0Z_7
T_20_25_wire_logic_cluster/lc_1/out
T_16_25_sp12_h_l_1
T_20_25_sp4_h_l_4
T_19_21_sp4_v_t_41
T_16_21_sp4_h_l_10
T_15_17_sp4_v_t_38
T_15_13_sp4_v_t_43
T_15_9_sp4_v_t_39
T_16_9_sp4_h_l_2
T_16_9_lc_trk_g1_7
T_16_9_wire_logic_cluster/lc_5/in_3

T_20_25_wire_logic_cluster/lc_1/out
T_16_25_sp12_h_l_1
T_20_25_sp4_h_l_4
T_16_25_sp4_h_l_4
T_12_25_sp4_h_l_4
T_8_25_sp4_h_l_4
T_7_21_sp4_v_t_44
T_7_17_sp4_v_t_40
T_4_17_sp4_h_l_11
T_6_17_lc_trk_g2_6
T_6_17_wire_logic_cluster/lc_5/in_3

T_20_25_wire_logic_cluster/lc_1/out
T_16_25_sp12_h_l_1
T_20_25_sp4_h_l_4
T_19_21_sp4_v_t_41
T_16_21_sp4_h_l_10
T_15_17_sp4_v_t_38
T_15_13_sp4_v_t_43
T_15_9_sp4_v_t_39
T_14_12_lc_trk_g2_7
T_14_12_wire_logic_cluster/lc_4/in_3

T_20_25_wire_logic_cluster/lc_1/out
T_16_25_sp12_h_l_1
T_20_25_sp4_h_l_4
T_16_25_sp4_h_l_4
T_12_25_sp4_h_l_4
T_8_25_sp4_h_l_4
T_7_21_sp4_v_t_44
T_7_17_sp4_v_t_40
T_6_19_lc_trk_g1_5
T_6_19_wire_logic_cluster/lc_7/in_3

T_20_25_wire_logic_cluster/lc_1/out
T_20_22_sp4_v_t_42
T_17_26_sp4_h_l_0
T_13_26_sp4_h_l_0
T_9_26_sp4_h_l_0
T_8_22_sp4_v_t_40
T_8_18_sp4_v_t_40
T_7_21_lc_trk_g3_0
T_7_21_wire_logic_cluster/lc_5/in_0

T_20_25_wire_logic_cluster/lc_1/out
T_16_25_sp12_h_l_1
T_20_25_sp4_h_l_4
T_19_21_sp4_v_t_41
T_16_21_sp4_h_l_10
T_15_17_sp4_v_t_38
T_14_18_lc_trk_g2_6
T_14_18_wire_logic_cluster/lc_0/in_0

T_20_25_wire_logic_cluster/lc_1/out
T_16_25_sp12_h_l_1
T_20_25_sp4_h_l_4
T_16_25_sp4_h_l_4
T_12_25_sp4_h_l_4
T_11_21_sp4_v_t_44
T_10_24_lc_trk_g3_4
T_10_24_wire_logic_cluster/lc_7/in_0

T_20_25_wire_logic_cluster/lc_1/out
T_20_21_sp4_v_t_39
T_20_17_sp4_v_t_40
T_17_17_sp4_h_l_11
T_13_17_sp4_h_l_2
T_12_13_sp4_v_t_39
T_12_9_sp4_v_t_39
T_12_11_lc_trk_g2_2
T_12_11_wire_logic_cluster/lc_5/in_3

T_20_25_wire_logic_cluster/lc_1/out
T_20_22_sp12_v_t_22
T_9_22_sp12_h_l_1
T_8_10_sp12_v_t_22
T_0_10_span12_horz_9
T_5_10_lc_trk_g1_2
T_5_10_wire_logic_cluster/lc_1/in_0

T_20_25_wire_logic_cluster/lc_1/out
T_16_25_sp12_h_l_1
T_4_25_sp12_h_l_1
T_10_25_sp4_h_l_6
T_9_21_sp4_v_t_43
T_9_22_lc_trk_g2_3
T_9_22_wire_logic_cluster/lc_5/in_0

T_20_25_wire_logic_cluster/lc_1/out
T_20_22_sp4_v_t_42
T_17_26_sp4_h_l_0
T_13_26_sp4_h_l_0
T_9_26_sp4_h_l_0
T_8_22_sp4_v_t_40
T_8_18_sp4_v_t_40
T_7_22_lc_trk_g1_5
T_7_22_wire_logic_cluster/lc_3/in_3

T_20_25_wire_logic_cluster/lc_1/out
T_20_22_sp4_v_t_42
T_17_26_sp4_h_l_0
T_13_26_sp4_h_l_0
T_9_26_sp4_h_l_0
T_8_22_sp4_v_t_40
T_5_22_sp4_h_l_11
T_6_22_lc_trk_g3_3
T_6_22_wire_logic_cluster/lc_5/in_3

T_20_25_wire_logic_cluster/lc_1/out
T_16_25_sp12_h_l_1
T_4_25_sp12_h_l_1
T_10_25_sp4_h_l_6
T_9_21_sp4_v_t_43
T_9_24_lc_trk_g0_3
T_9_24_wire_logic_cluster/lc_4/in_3

T_20_25_wire_logic_cluster/lc_1/out
T_20_21_sp4_v_t_39
T_20_17_sp4_v_t_40
T_17_17_sp4_h_l_11
T_13_17_sp4_h_l_2
T_12_13_sp4_v_t_39
T_12_14_lc_trk_g3_7
T_12_14_wire_logic_cluster/lc_5/in_3

T_20_25_wire_logic_cluster/lc_1/out
T_20_22_sp4_v_t_42
T_17_26_sp4_h_l_0
T_13_26_sp4_h_l_0
T_9_26_sp4_h_l_0
T_8_22_sp4_v_t_40
T_7_23_lc_trk_g3_0
T_7_23_wire_logic_cluster/lc_4/in_3

T_20_25_wire_logic_cluster/lc_1/out
T_20_22_sp4_v_t_42
T_17_26_sp4_h_l_0
T_13_26_sp4_h_l_0
T_12_22_sp4_v_t_40
T_11_25_lc_trk_g3_0
T_11_25_wire_logic_cluster/lc_6/in_3

T_20_25_wire_logic_cluster/lc_1/out
T_20_22_sp4_v_t_42
T_17_26_sp4_h_l_0
T_13_26_sp4_h_l_0
T_13_26_lc_trk_g0_5
T_13_26_wire_logic_cluster/lc_7/in_0

T_20_25_wire_logic_cluster/lc_1/out
T_20_21_sp4_v_t_39
T_20_17_sp4_v_t_40
T_17_17_sp4_h_l_11
T_16_17_lc_trk_g0_3
T_16_17_wire_logic_cluster/lc_6/in_3

T_20_25_wire_logic_cluster/lc_1/out
T_16_25_sp12_h_l_1
T_4_25_sp12_h_l_1
T_9_25_lc_trk_g1_5
T_9_25_wire_logic_cluster/lc_5/in_3

T_20_25_wire_logic_cluster/lc_1/out
T_16_25_sp12_h_l_1
T_15_13_sp12_v_t_22
T_15_14_lc_trk_g3_6
T_15_14_wire_logic_cluster/lc_4/in_3

T_20_25_wire_logic_cluster/lc_1/out
T_20_24_lc_trk_g1_1
T_20_24_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.lb_0084_regZ0Z_7
T_14_18_wire_logic_cluster/lc_0/out
T_15_15_sp4_v_t_41
T_14_18_lc_trk_g3_1
T_14_18_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_gpio_core.lb_0080_regZ0Z_26
T_21_24_wire_logic_cluster/lc_3/out
T_21_20_sp4_v_t_43
T_20_21_lc_trk_g3_3
T_20_21_wire_logic_cluster/lc_7/in_1

T_21_24_wire_logic_cluster/lc_3/out
T_21_20_sp4_v_t_43
T_20_21_lc_trk_g3_3
T_20_21_wire_logic_cluster/lc_4/in_0

End 

Net : lb_addr_5
T_23_20_wire_logic_cluster/lc_4/out
T_23_19_lc_trk_g0_4
T_23_19_wire_logic_cluster/lc_5/in_1

T_23_20_wire_logic_cluster/lc_4/out
T_23_19_lc_trk_g0_4
T_23_19_wire_logic_cluster/lc_1/in_3

T_23_20_wire_logic_cluster/lc_4/out
T_23_18_sp4_v_t_37
T_20_18_sp4_h_l_0
T_16_18_sp4_h_l_0
T_12_18_sp4_h_l_3
T_13_18_lc_trk_g3_3
T_13_18_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.lb_009c_regZ0Z_16
T_15_25_wire_logic_cluster/lc_0/out
T_15_25_sp4_h_l_5
T_18_21_sp4_v_t_46
T_15_21_sp4_h_l_11
T_16_21_lc_trk_g3_3
T_16_21_wire_logic_cluster/lc_5/in_1

End 

Net : u_mesa_core.u_mesa_decode.un1_payload_cnt_1_cry_0
T_26_19_wire_logic_cluster/lc_0/cout
T_26_19_wire_logic_cluster/lc_1/in_3

Net : u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_out_RNO_1_10
T_5_25_wire_logic_cluster/lc_4/out
T_5_25_lc_trk_g0_4
T_5_25_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.gpio_pin_q_22
T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_25_sp12_v_t_23
T_5_25_sp12_h_l_0
T_10_25_sp4_h_l_7
T_13_21_sp4_v_t_42
T_13_17_sp4_v_t_38
T_13_20_lc_trk_g0_6
T_13_20_wire_logic_cluster/lc_5/in_3

T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_25_sp12_v_t_23
T_4_23_sp4_v_t_47
T_4_19_sp4_v_t_36
T_4_15_sp4_v_t_41
T_5_15_sp4_h_l_9
T_9_15_sp4_h_l_5
T_9_15_lc_trk_g0_0
T_9_15_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.u_gpio_core.lb_0090_regZ0Z_6
T_9_23_wire_logic_cluster/lc_2/out
T_9_23_lc_trk_g3_2
T_9_23_input_2_1
T_9_23_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_gpio_core.lb_0038_regZ0Z_22
T_11_21_wire_logic_cluster/lc_1/out
T_11_21_lc_trk_g3_1
T_11_21_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_1_RNO_6Z0Z_11_cascade_
T_11_19_wire_logic_cluster/lc_1/ltout
T_11_19_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_gpio_core.lb_003c_regZ0Z_22
T_16_26_wire_logic_cluster/lc_0/out
T_16_14_sp12_v_t_23
T_16_22_lc_trk_g3_0
T_16_22_input_2_5
T_16_22_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_gpio_core.lb_0038_regZ0Z_26
T_16_19_wire_logic_cluster/lc_7/out
T_6_19_sp12_h_l_1
T_17_19_sp12_v_t_22
T_17_22_sp4_v_t_42
T_18_22_sp4_h_l_7
T_18_22_lc_trk_g1_2
T_18_22_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.lb_wr_d_p1Z0Z_1
T_13_8_wire_logic_cluster/lc_6/out
T_12_8_sp12_h_l_0
T_11_8_sp12_v_t_23
T_11_14_sp4_v_t_39
T_8_18_sp4_h_l_7
T_11_18_sp4_v_t_42
T_12_22_sp4_h_l_7
T_15_22_sp4_v_t_37
T_14_25_lc_trk_g2_5
T_14_25_wire_logic_cluster/lc_1/in_0

T_13_8_wire_logic_cluster/lc_6/out
T_13_5_sp4_v_t_36
T_14_9_sp4_h_l_7
T_17_9_sp4_v_t_37
T_17_13_sp4_v_t_38
T_14_17_sp4_h_l_8
T_10_17_sp4_h_l_8
T_9_17_sp4_v_t_39
T_6_21_sp4_h_l_2
T_6_21_lc_trk_g1_7
T_6_21_wire_logic_cluster/lc_1/in_3

T_13_8_wire_logic_cluster/lc_6/out
T_13_5_sp4_v_t_36
T_14_9_sp4_h_l_7
T_17_9_sp4_v_t_37
T_17_13_sp4_v_t_38
T_14_17_sp4_h_l_8
T_10_17_sp4_h_l_8
T_9_17_sp4_v_t_39
T_9_19_lc_trk_g3_2
T_9_19_wire_logic_cluster/lc_0/in_3

T_13_8_wire_logic_cluster/lc_6/out
T_13_5_sp4_v_t_36
T_14_9_sp4_h_l_7
T_17_9_sp4_v_t_37
T_17_13_sp4_v_t_38
T_17_17_sp4_v_t_38
T_18_21_sp4_h_l_3
T_19_21_lc_trk_g2_3
T_19_21_input_2_7
T_19_21_wire_logic_cluster/lc_7/in_2

T_13_8_wire_logic_cluster/lc_6/out
T_12_8_sp12_h_l_0
T_11_8_sp12_v_t_23
T_11_14_sp4_v_t_39
T_8_18_sp4_h_l_7
T_11_18_sp4_v_t_42
T_11_22_lc_trk_g0_7
T_11_22_wire_logic_cluster/lc_0/in_3

T_13_8_wire_logic_cluster/lc_6/out
T_13_8_sp4_h_l_1
T_16_8_sp4_v_t_43
T_16_12_sp4_v_t_43
T_16_16_sp4_v_t_39
T_16_20_sp4_v_t_39
T_13_24_sp4_h_l_7
T_14_24_lc_trk_g3_7
T_14_24_wire_logic_cluster/lc_1/in_3

T_13_8_wire_logic_cluster/lc_6/out
T_12_8_sp12_h_l_0
T_11_8_sp12_v_t_23
T_11_14_sp4_v_t_39
T_8_18_sp4_h_l_7
T_4_18_sp4_h_l_10
T_6_18_lc_trk_g3_7
T_6_18_wire_logic_cluster/lc_1/in_3

T_13_8_wire_logic_cluster/lc_6/out
T_12_8_sp12_h_l_0
T_11_8_sp12_v_t_23
T_11_14_sp4_v_t_39
T_8_18_sp4_h_l_7
T_9_18_lc_trk_g3_7
T_9_18_wire_logic_cluster/lc_1/in_3

T_13_8_wire_logic_cluster/lc_6/out
T_13_5_sp4_v_t_36
T_14_9_sp4_h_l_7
T_17_9_sp4_v_t_37
T_17_13_sp4_v_t_38
T_17_17_sp4_v_t_38
T_16_19_lc_trk_g0_3
T_16_19_wire_logic_cluster/lc_4/in_3

T_13_8_wire_logic_cluster/lc_6/out
T_13_8_sp4_h_l_1
T_16_8_sp4_v_t_43
T_16_12_sp4_v_t_43
T_16_16_sp4_v_t_39
T_17_20_sp4_h_l_2
T_18_20_lc_trk_g2_2
T_18_20_wire_logic_cluster/lc_1/in_3

T_13_8_wire_logic_cluster/lc_6/out
T_13_8_sp4_h_l_1
T_16_8_sp4_v_t_43
T_16_12_sp4_v_t_43
T_16_16_sp4_v_t_39
T_17_20_sp4_h_l_2
T_19_20_lc_trk_g3_7
T_19_20_wire_logic_cluster/lc_7/in_3

T_13_8_wire_logic_cluster/lc_6/out
T_13_8_sp4_h_l_1
T_9_8_sp4_h_l_9
T_8_8_sp4_v_t_38
T_8_12_sp4_v_t_38
T_8_16_sp4_v_t_38
T_7_20_lc_trk_g1_3
T_7_20_wire_logic_cluster/lc_1/in_3

T_13_8_wire_logic_cluster/lc_6/out
T_13_8_sp4_h_l_1
T_12_8_sp4_v_t_42
T_12_12_sp4_v_t_42
T_13_16_sp4_h_l_7
T_17_16_sp4_h_l_3
T_18_16_lc_trk_g3_3
T_18_16_wire_logic_cluster/lc_1/in_3

T_13_8_wire_logic_cluster/lc_6/out
T_13_2_sp12_v_t_23
T_13_14_sp12_v_t_23
T_13_22_sp4_v_t_37
T_12_25_lc_trk_g2_5
T_12_25_wire_logic_cluster/lc_3/in_0

T_13_8_wire_logic_cluster/lc_6/out
T_12_8_sp12_h_l_0
T_11_8_sp12_v_t_23
T_0_20_span12_horz_3
T_9_20_lc_trk_g0_4
T_9_20_wire_logic_cluster/lc_7/in_3

T_13_8_wire_logic_cluster/lc_6/out
T_13_8_sp4_h_l_1
T_12_8_sp4_v_t_42
T_12_12_sp4_v_t_42
T_13_16_sp4_h_l_7
T_14_16_lc_trk_g3_7
T_14_16_wire_logic_cluster/lc_1/in_3

T_13_8_wire_logic_cluster/lc_6/out
T_13_8_sp4_h_l_1
T_9_8_sp4_h_l_9
T_8_8_sp4_v_t_38
T_8_12_sp4_v_t_38
T_7_14_lc_trk_g1_3
T_7_14_wire_logic_cluster/lc_1/in_3

T_13_8_wire_logic_cluster/lc_6/out
T_13_8_sp4_h_l_1
T_9_8_sp4_h_l_9
T_8_8_sp4_v_t_38
T_7_10_lc_trk_g1_3
T_7_10_wire_logic_cluster/lc_1/in_3

T_13_8_wire_logic_cluster/lc_6/out
T_13_8_sp4_h_l_1
T_16_8_sp4_v_t_43
T_15_12_lc_trk_g1_6
T_15_12_wire_logic_cluster/lc_1/in_0

T_13_8_wire_logic_cluster/lc_6/out
T_13_2_sp12_v_t_23
T_13_13_lc_trk_g2_3
T_13_13_wire_logic_cluster/lc_1/in_0

T_13_8_wire_logic_cluster/lc_6/out
T_12_8_sp12_h_l_0
T_11_8_lc_trk_g0_0
T_11_8_wire_logic_cluster/lc_1/in_1

T_13_8_wire_logic_cluster/lc_6/out
T_12_8_sp12_h_l_0
T_16_8_lc_trk_g1_3
T_16_8_wire_logic_cluster/lc_1/in_3

T_13_8_wire_logic_cluster/lc_6/out
T_13_6_sp4_v_t_41
T_12_10_lc_trk_g1_4
T_12_10_wire_logic_cluster/lc_4/in_3

T_13_8_wire_logic_cluster/lc_6/out
T_12_9_lc_trk_g0_6
T_12_9_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.lb_0090_regZ0Z_10
T_20_22_wire_logic_cluster/lc_0/out
T_21_20_sp4_v_t_44
T_18_24_sp4_h_l_2
T_14_24_sp4_h_l_2
T_13_20_sp4_v_t_42
T_13_21_lc_trk_g3_2
T_13_21_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_gpio_core.lb_0084_regZ0Z_8
T_9_21_wire_logic_cluster/lc_1/out
T_9_21_lc_trk_g3_1
T_9_21_input_2_0
T_9_21_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.N_76
T_18_18_wire_logic_cluster/lc_1/out
T_14_18_sp12_h_l_1
T_20_18_lc_trk_g1_6
T_20_18_wire_logic_cluster/lc_7/in_0

End 

Net : u_core.lb_wr_d_p1Z0Z_27
T_21_26_wire_logic_cluster/lc_0/out
T_18_26_sp12_h_l_0
T_17_14_sp12_v_t_23
T_6_14_sp12_h_l_0
T_9_14_sp4_h_l_5
T_12_10_sp4_v_t_40
T_13_10_sp4_h_l_5
T_17_10_sp4_h_l_1
T_18_10_lc_trk_g2_1
T_18_10_wire_logic_cluster/lc_4/in_3

T_21_26_wire_logic_cluster/lc_0/out
T_18_26_sp12_h_l_0
T_17_14_sp12_v_t_23
T_6_14_sp12_h_l_0
T_9_14_sp4_h_l_5
T_8_10_sp4_v_t_40
T_5_10_sp4_h_l_5
T_6_10_lc_trk_g3_5
T_6_10_wire_logic_cluster/lc_3/in_3

T_21_26_wire_logic_cluster/lc_0/out
T_21_22_sp12_v_t_23
T_21_24_sp4_v_t_43
T_18_24_sp4_h_l_6
T_17_24_sp4_v_t_37
T_14_24_sp4_h_l_0
T_10_24_sp4_h_l_0
T_6_24_sp4_h_l_0
T_6_24_lc_trk_g0_5
T_6_24_wire_logic_cluster/lc_4/in_3

T_21_26_wire_logic_cluster/lc_0/out
T_18_26_sp12_h_l_0
T_17_14_sp12_v_t_23
T_6_14_sp12_h_l_0
T_9_14_sp4_h_l_5
T_12_10_sp4_v_t_40
T_11_13_lc_trk_g3_0
T_11_13_wire_logic_cluster/lc_4/in_3

T_21_26_wire_logic_cluster/lc_0/out
T_21_22_sp12_v_t_23
T_21_24_sp4_v_t_43
T_18_24_sp4_h_l_6
T_17_24_sp4_v_t_37
T_17_20_sp4_v_t_37
T_18_20_sp4_h_l_0
T_19_20_lc_trk_g3_0
T_19_20_wire_logic_cluster/lc_2/in_3

T_21_26_wire_logic_cluster/lc_0/out
T_21_22_sp12_v_t_23
T_21_24_sp4_v_t_43
T_18_24_sp4_h_l_6
T_17_24_sp4_v_t_37
T_14_24_sp4_h_l_0
T_13_24_lc_trk_g0_0
T_13_24_wire_logic_cluster/lc_2/in_0

T_21_26_wire_logic_cluster/lc_0/out
T_21_22_sp12_v_t_23
T_21_24_sp4_v_t_43
T_18_24_sp4_h_l_6
T_17_24_sp4_v_t_37
T_17_20_sp4_v_t_37
T_17_23_lc_trk_g0_5
T_17_23_wire_logic_cluster/lc_0/in_3

T_21_26_wire_logic_cluster/lc_0/out
T_21_22_sp12_v_t_23
T_21_24_sp4_v_t_43
T_18_24_sp4_h_l_6
T_17_20_sp4_v_t_43
T_16_24_lc_trk_g1_6
T_16_24_wire_logic_cluster/lc_4/in_3

T_21_26_wire_logic_cluster/lc_0/out
T_20_26_sp4_h_l_8
T_16_26_sp4_h_l_8
T_12_26_sp4_h_l_4
T_11_22_sp4_v_t_44
T_10_25_lc_trk_g3_4
T_10_25_wire_logic_cluster/lc_4/in_3

T_21_26_wire_logic_cluster/lc_0/out
T_20_26_sp4_h_l_8
T_16_26_sp4_h_l_8
T_12_26_sp4_h_l_4
T_15_22_sp4_v_t_41
T_15_23_lc_trk_g2_1
T_15_23_wire_logic_cluster/lc_2/in_3

T_21_26_wire_logic_cluster/lc_0/out
T_21_22_sp12_v_t_23
T_21_24_sp4_v_t_43
T_18_24_sp4_h_l_6
T_19_24_lc_trk_g2_6
T_19_24_wire_logic_cluster/lc_5/in_3

T_21_26_wire_logic_cluster/lc_0/out
T_20_26_sp4_h_l_8
T_16_26_sp4_h_l_8
T_19_22_sp4_v_t_39
T_19_25_lc_trk_g0_7
T_19_25_wire_logic_cluster/lc_4/in_3

T_21_26_wire_logic_cluster/lc_0/out
T_20_26_sp4_h_l_8
T_16_26_sp4_h_l_8
T_19_22_sp4_v_t_39
T_19_23_lc_trk_g3_7
T_19_23_wire_logic_cluster/lc_3/in_3

T_21_26_wire_logic_cluster/lc_0/out
T_21_22_sp12_v_t_23
T_10_22_sp12_h_l_0
T_19_22_lc_trk_g1_4
T_19_22_wire_logic_cluster/lc_4/in_3

T_21_26_wire_logic_cluster/lc_0/out
T_18_26_sp12_h_l_0
T_17_14_sp12_v_t_23
T_17_16_lc_trk_g3_4
T_17_16_wire_logic_cluster/lc_4/in_3

T_21_26_wire_logic_cluster/lc_0/out
T_21_22_sp12_v_t_23
T_21_24_lc_trk_g2_4
T_21_24_wire_logic_cluster/lc_4/in_0

T_21_26_wire_logic_cluster/lc_0/out
T_20_26_sp4_h_l_8
T_16_26_sp4_h_l_8
T_16_26_lc_trk_g1_5
T_16_26_wire_logic_cluster/lc_5/in_3

T_21_26_wire_logic_cluster/lc_0/out
T_18_26_sp12_h_l_0
T_18_26_lc_trk_g1_3
T_18_26_wire_logic_cluster/lc_7/in_3

T_21_26_wire_logic_cluster/lc_0/out
T_20_26_sp4_h_l_8
T_19_26_lc_trk_g0_0
T_19_26_wire_logic_cluster/lc_7/in_1

End 

Net : u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_cfg_p1Z0Z_2
T_13_15_wire_logic_cluster/lc_3/out
T_13_12_sp4_v_t_46
T_14_12_sp4_h_l_11
T_10_12_sp4_h_l_7
T_6_12_sp4_h_l_3
T_7_12_lc_trk_g2_3
T_7_12_wire_logic_cluster/lc_7/in_0

T_13_15_wire_logic_cluster/lc_3/out
T_14_11_sp4_v_t_42
T_11_15_sp4_h_l_0
T_7_15_sp4_h_l_3
T_9_15_lc_trk_g2_6
T_9_15_wire_logic_cluster/lc_0/in_0

T_13_15_wire_logic_cluster/lc_3/out
T_14_11_sp4_v_t_42
T_11_15_sp4_h_l_0
T_7_15_sp4_h_l_3
T_9_15_lc_trk_g2_6
T_9_15_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_out_RNO_0_7
T_7_12_wire_logic_cluster/lc_7/out
T_7_11_sp4_v_t_46
T_8_15_sp4_h_l_11
T_9_15_lc_trk_g3_3
T_9_15_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_gpio_core.lb_0080_regZ0Z_12
T_18_20_wire_logic_cluster/lc_4/out
T_19_20_sp12_h_l_0
T_21_20_lc_trk_g0_7
T_21_20_wire_logic_cluster/lc_6/in_1

T_18_20_wire_logic_cluster/lc_4/out
T_19_20_sp12_h_l_0
T_21_20_lc_trk_g0_7
T_21_20_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_gpio_core.lb_008c_regZ0Z_15
T_7_20_wire_logic_cluster/lc_6/out
T_6_20_sp12_h_l_0
T_14_20_lc_trk_g1_3
T_14_20_wire_logic_cluster/lc_7/in_1

End 

Net : u_core.u_gpio_core.lb_0028_regZ0Z_18
T_6_20_wire_logic_cluster/lc_2/out
T_7_19_sp4_v_t_37
T_8_19_sp4_h_l_5
T_11_15_sp4_v_t_46
T_11_18_lc_trk_g0_6
T_11_18_wire_logic_cluster/lc_7/in_1

T_6_20_wire_logic_cluster/lc_2/out
T_5_21_lc_trk_g1_2
T_5_21_wire_logic_cluster/lc_7/in_0

End 

Net : u_core.u_sump2.ctrl_05_regZ0Z_17
T_17_8_wire_logic_cluster/lc_7/out
T_17_8_sp4_h_l_3
T_19_8_lc_trk_g2_6
T_19_8_wire_logic_cluster/lc_7/in_1

End 

Net : u_mesa_core.u_mesa2lb.N_503_0
T_22_18_wire_logic_cluster/lc_3/out
T_22_18_lc_trk_g1_3
T_22_18_wire_logic_cluster/lc_7/in_3

T_22_18_wire_logic_cluster/lc_3/out
T_22_18_lc_trk_g1_3
T_22_18_wire_logic_cluster/lc_0/in_0

T_22_18_wire_logic_cluster/lc_3/out
T_21_17_lc_trk_g3_3
T_21_17_wire_logic_cluster/lc_6/in_0

T_22_18_wire_logic_cluster/lc_3/out
T_23_18_lc_trk_g1_3
T_23_18_wire_logic_cluster/lc_1/in_3

T_22_18_wire_logic_cluster/lc_3/out
T_22_17_lc_trk_g0_3
T_22_17_wire_logic_cluster/lc_6/in_3

T_22_18_wire_logic_cluster/lc_3/out
T_21_17_lc_trk_g3_3
T_21_17_wire_logic_cluster/lc_5/in_3

End 

Net : u_mesa_core.tx_busy_srZ0Z_0
T_22_18_wire_logic_cluster/lc_6/out
T_22_18_lc_trk_g3_6
T_22_18_wire_logic_cluster/lc_2/in_3

T_22_18_wire_logic_cluster/lc_6/out
T_22_18_lc_trk_g3_6
T_22_18_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_gpio_core.lb_0094_regZ0Z_8
T_7_21_wire_logic_cluster/lc_6/out
T_0_21_span12_horz_7
T_10_21_sp12_h_l_0
T_11_21_lc_trk_g1_4
T_11_21_input_2_5
T_11_21_wire_logic_cluster/lc_5/in_2

End 

Net : u_mesa_core.u_mesa2lb.lb_rd_fsm_ns_0_o2_1_0_cascade_
T_22_18_wire_logic_cluster/lc_2/ltout
T_22_18_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_gpio_core.lb_0080_regZ0Z_20
T_22_22_wire_logic_cluster/lc_5/out
T_20_22_sp4_h_l_7
T_16_22_sp4_h_l_7
T_15_22_sp4_v_t_36
T_14_23_lc_trk_g2_4
T_14_23_wire_logic_cluster/lc_2/in_0

T_22_22_wire_logic_cluster/lc_5/out
T_23_20_sp4_v_t_38
T_20_20_sp4_h_l_3
T_20_20_lc_trk_g1_6
T_20_20_wire_logic_cluster/lc_4/in_3

End 

Net : u_mesa_core.u_mesa2lb.N_66
T_22_18_wire_logic_cluster/lc_7/out
T_22_17_sp4_v_t_46
T_22_21_lc_trk_g1_3
T_22_21_wire_logic_cluster/lc_6/in_0

End 

Net : u_core.u_gpio_core.lb_009c_regZ0Z_7
T_9_24_wire_logic_cluster/lc_4/out
T_10_24_lc_trk_g0_4
T_10_24_input_2_6
T_10_24_wire_logic_cluster/lc_6/in_2

End 

Net : test_cnt_cry_16
T_28_25_wire_logic_cluster/lc_0/cout
T_28_25_wire_logic_cluster/lc_1/in_3

Net : u_core.u_sump2.trigger_and6_0_N_71
T_20_10_wire_logic_cluster/lc_3/out
T_20_10_sp4_h_l_11
T_19_6_sp4_v_t_41
T_18_8_lc_trk_g1_4
T_18_8_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.u_sump2.rle_timeZ0Z_14
T_5_14_wire_logic_cluster/lc_6/out
T_5_14_lc_trk_g1_6
T_5_14_wire_logic_cluster/lc_6/in_1

T_5_14_wire_logic_cluster/lc_6/out
T_5_13_sp4_v_t_44
T_6_13_sp4_h_l_2
T_8_13_lc_trk_g3_7
T_8_13_wire_bram/ram/WDATA_14

End 

Net : test_cntZ0Z_8
T_28_24_wire_logic_cluster/lc_0/out
T_28_24_lc_trk_g3_0
T_28_24_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_sump2.ctrl_05_regZ0Z_28
T_18_10_wire_logic_cluster/lc_5/out
T_19_10_sp4_h_l_10
T_20_10_lc_trk_g2_2
T_20_10_wire_logic_cluster/lc_3/in_3

End 

Net : u_mesa_core.tx_lb_byte_rdy
T_22_18_wire_logic_cluster/lc_0/out
T_22_18_lc_trk_g1_0
T_22_18_wire_logic_cluster/lc_2/in_1

T_22_18_wire_logic_cluster/lc_0/out
T_22_18_lc_trk_g1_0
T_22_18_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_8_sqmuxa_cascade_
T_14_20_wire_logic_cluster/lc_4/ltout
T_14_20_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_gpio_core.lb_0090_regZ0Z_3
T_20_23_wire_logic_cluster/lc_1/out
T_20_23_sp4_h_l_7
T_16_23_sp4_h_l_7
T_15_19_sp4_v_t_42
T_15_22_lc_trk_g1_2
T_15_22_input_2_5
T_15_22_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_gpio_core.lb_009c_regZ0Z_15
T_14_24_wire_logic_cluster/lc_7/out
T_14_19_sp12_v_t_22
T_14_20_lc_trk_g3_6
T_14_20_input_2_7
T_14_20_wire_logic_cluster/lc_7/in_2

End 

Net : u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_1_RDATA_15
T_8_13_wire_bram/ram/RDATA_15
T_9_10_sp4_v_t_41
T_10_14_sp4_h_l_4
T_14_14_sp4_h_l_0
T_17_10_sp4_v_t_43
T_17_11_lc_trk_g2_3
T_17_11_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_1_RDATA_14
T_8_13_wire_bram/ram/RDATA_14
T_8_13_sp4_h_l_7
T_12_13_sp4_h_l_3
T_16_13_sp4_h_l_3
T_19_9_sp4_v_t_44
T_19_11_lc_trk_g3_1
T_19_11_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_gpio_core.lb_002c_regZ0Z_19
T_17_18_wire_logic_cluster/lc_3/out
T_15_18_sp4_h_l_3
T_14_18_lc_trk_g0_3
T_14_18_wire_logic_cluster/lc_7/in_0

End 

Net : u_core.u_sump2.rle_ram_array_33
T_8_20_wire_bram/ram/RDATA_5
T_8_19_sp4_v_t_36
T_9_19_sp4_h_l_6
T_12_15_sp4_v_t_37
T_13_15_sp4_h_l_0
T_13_15_lc_trk_g1_5
T_13_15_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_0_RDATA_0
T_8_12_wire_bram/ram/RDATA_0
T_6_12_sp4_h_l_11
T_10_12_sp4_h_l_2
T_14_12_sp4_h_l_5
T_17_8_sp4_v_t_46
T_17_10_lc_trk_g3_3
T_17_10_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_2_RDATA_2
T_8_16_wire_bram/ram/RDATA_2
T_8_15_sp4_v_t_42
T_9_15_sp4_h_l_7
T_12_11_sp4_v_t_42
T_13_11_sp4_h_l_0
T_14_11_lc_trk_g3_0
T_14_11_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_gpio_core.lb_0080_regZ0Z_8
T_18_20_wire_logic_cluster/lc_6/out
T_17_20_sp12_h_l_0
T_20_20_lc_trk_g0_0
T_20_20_wire_logic_cluster/lc_6/in_0

T_18_20_wire_logic_cluster/lc_6/out
T_17_20_sp12_h_l_0
T_20_20_lc_trk_g0_0
T_20_20_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_sump2.rle_ram_array_61
T_8_22_wire_bram/ram/RDATA_5
T_9_18_sp4_v_t_40
T_10_18_sp4_h_l_10
T_14_18_sp4_h_l_10
T_17_14_sp4_v_t_41
T_17_17_lc_trk_g1_1
T_17_17_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_sump2.c_addr_p1Z0Z_0
T_17_13_wire_logic_cluster/lc_4/out
T_16_13_sp4_h_l_0
T_16_13_lc_trk_g1_5
T_16_13_input_2_4
T_16_13_wire_logic_cluster/lc_4/in_2

T_17_13_wire_logic_cluster/lc_4/out
T_18_13_sp4_h_l_8
T_17_13_lc_trk_g1_0
T_17_13_wire_logic_cluster/lc_3/in_0

End 

Net : u_mesa_core.u_mesa2lb.reading_0_sqmuxa_1_cascade_
T_26_24_wire_logic_cluster/lc_0/ltout
T_26_24_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_gpio_core.lb_0080_regZ0Z_3
T_21_24_wire_logic_cluster/lc_7/out
T_21_22_sp4_v_t_43
T_18_22_sp4_h_l_0
T_14_22_sp4_h_l_3
T_15_22_lc_trk_g3_3
T_15_22_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.N_73
T_19_18_wire_logic_cluster/lc_3/out
T_19_18_sp4_h_l_11
T_23_18_sp4_h_l_7
T_23_18_lc_trk_g1_2
T_23_18_wire_logic_cluster/lc_7/in_0

End 

Net : u_core.u0_lb_rd_d_27
T_17_24_wire_logic_cluster/lc_5/out
T_16_24_sp4_h_l_2
T_19_20_sp4_v_t_45
T_19_16_sp4_v_t_41
T_19_18_lc_trk_g2_4
T_19_18_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_sump2.ctrl_05_regZ0Z_29
T_18_10_wire_logic_cluster/lc_6/out
T_18_10_sp4_h_l_1
T_20_10_lc_trk_g2_4
T_20_10_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_1_RDATA_12
T_8_13_wire_bram/ram/RDATA_12
T_2_13_sp12_h_l_1
T_12_13_sp4_h_l_10
T_15_9_sp4_v_t_41
T_14_11_lc_trk_g1_4
T_14_11_wire_logic_cluster/lc_0/in_3

End 

Net : u_mesa_core.u_mesa2lb.addr_cnt24
T_26_23_wire_logic_cluster/lc_5/out
T_26_23_lc_trk_g3_5
T_26_23_wire_logic_cluster/lc_1/in_1

T_26_23_wire_logic_cluster/lc_5/out
T_26_22_lc_trk_g0_5
T_26_22_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_sump2.rle_ram_array_42
T_8_9_wire_bram/ram/RDATA_9
T_7_9_sp12_h_l_0
T_16_9_sp4_h_l_11
T_19_9_sp4_v_t_41
T_18_12_lc_trk_g3_1
T_18_12_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_0_RDATA_10
T_8_11_wire_bram/ram/RDATA_10
T_8_11_sp12_h_l_1
T_18_11_sp4_h_l_10
T_17_7_sp4_v_t_38
T_17_10_lc_trk_g0_6
T_17_10_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.lb_0088_regZ0Z_20
T_18_26_wire_logic_cluster/lc_1/out
T_14_26_sp12_h_l_1
T_13_14_sp12_v_t_22
T_13_15_sp4_v_t_44
T_14_19_sp4_h_l_3
T_14_19_lc_trk_g1_6
T_14_19_input_2_3
T_14_19_wire_logic_cluster/lc_3/in_2

End 

Net : u_mesa_core.u_mesa2lb.addr_len_0_sqmuxa
T_26_23_wire_logic_cluster/lc_1/out
T_26_21_sp4_v_t_47
T_26_24_lc_trk_g0_7
T_26_24_wire_logic_cluster/lc_3/in_0

T_26_23_wire_logic_cluster/lc_1/out
T_26_21_sp4_v_t_47
T_26_24_lc_trk_g0_7
T_26_24_wire_logic_cluster/lc_5/in_0

T_26_23_wire_logic_cluster/lc_1/out
T_26_21_sp4_v_t_47
T_26_24_lc_trk_g0_7
T_26_24_wire_logic_cluster/lc_7/in_0

T_26_23_wire_logic_cluster/lc_1/out
T_26_21_sp4_v_t_47
T_26_24_lc_trk_g0_7
T_26_24_wire_logic_cluster/lc_6/in_1

T_26_23_wire_logic_cluster/lc_1/out
T_26_21_sp4_v_t_47
T_26_24_lc_trk_g0_7
T_26_24_wire_logic_cluster/lc_4/in_1

T_26_23_wire_logic_cluster/lc_1/out
T_26_23_lc_trk_g3_1
T_26_23_wire_logic_cluster/lc_0/in_0

End 

Net : u_mesa_core.u_mesa2lb.wr_jk_0_sqmuxa_3_cascade_
T_26_22_wire_logic_cluster/lc_1/ltout
T_26_22_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_gpio_core.lb_0028_regZ0Z_20
T_6_20_wire_logic_cluster/lc_5/out
T_6_20_sp12_h_l_1
T_13_20_lc_trk_g1_1
T_13_20_wire_logic_cluster/lc_1/in_1

T_6_20_wire_logic_cluster/lc_5/out
T_6_20_sp12_h_l_1
T_5_20_sp12_v_t_22
T_5_25_lc_trk_g2_6
T_5_25_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.ctrl_05_regZ0Z_18
T_17_8_wire_logic_cluster/lc_2/out
T_17_8_sp4_h_l_9
T_19_8_lc_trk_g3_4
T_19_8_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_0_RDATA_11
T_8_11_wire_bram/ram/RDATA_11
T_8_9_sp4_v_t_37
T_9_13_sp4_h_l_0
T_13_13_sp4_h_l_8
T_17_13_sp4_h_l_11
T_18_13_lc_trk_g2_3
T_18_13_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.rle_ram_array_36
T_8_8_wire_bram/ram/RDATA_1
T_8_7_sp4_v_t_44
T_9_7_sp4_h_l_9
T_13_7_sp4_h_l_5
T_17_7_sp4_h_l_5
T_16_7_lc_trk_g0_5
T_16_7_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_sump2.trigger_and6_0_N_46
T_19_8_wire_logic_cluster/lc_4/out
T_18_8_lc_trk_g2_4
T_18_8_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_gpio_core.lb_009c_regZ0Z_10
T_14_24_wire_logic_cluster/lc_2/out
T_14_24_sp4_h_l_9
T_18_24_sp4_h_l_5
T_17_20_sp4_v_t_47
T_16_21_lc_trk_g3_7
T_16_21_input_2_2
T_16_21_wire_logic_cluster/lc_2/in_2

End 

Net : u_mesa_core.u_mesa2lb.wr_jk_0_sqmuxa_1
T_26_25_wire_logic_cluster/lc_3/out
T_26_22_sp4_v_t_46
T_27_22_sp4_h_l_11
T_26_22_lc_trk_g0_3
T_26_22_wire_logic_cluster/lc_1/in_0

End 

Net : u_mesa_core.dword_sr_8
T_23_26_wire_logic_cluster/lc_1/out
T_23_26_sp4_h_l_7
T_26_22_sp4_v_t_42
T_26_25_lc_trk_g0_2
T_26_25_wire_logic_cluster/lc_3/in_3

T_23_26_wire_logic_cluster/lc_1/out
T_23_26_sp4_h_l_7
T_26_22_sp4_v_t_42
T_26_25_lc_trk_g0_2
T_26_25_wire_logic_cluster/lc_0/in_0

T_23_26_wire_logic_cluster/lc_1/out
T_23_26_sp4_h_l_7
T_22_22_sp4_v_t_42
T_21_25_lc_trk_g3_2
T_21_25_wire_logic_cluster/lc_2/in_3

T_23_26_wire_logic_cluster/lc_1/out
T_23_25_lc_trk_g0_1
T_23_25_wire_logic_cluster/lc_2/in_1

T_23_26_wire_logic_cluster/lc_1/out
T_24_25_lc_trk_g2_1
T_24_25_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_gpio_core.lb_002c_regZ0Z_23
T_19_22_wire_logic_cluster/lc_0/out
T_18_22_lc_trk_g2_0
T_18_22_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_sump2.a_addr_p2Z0Z_1
T_15_15_wire_logic_cluster/lc_1/out
T_15_4_sp12_v_t_22
T_16_4_sp12_h_l_1
T_26_4_sp4_h_l_10
T_25_4_sp4_v_t_41
T_25_8_sp4_v_t_37
T_25_12_sp4_v_t_37
T_26_16_sp4_h_l_6
T_25_16_lc_trk_g0_6
T_25_16_input0_6
T_25_16_wire_bram/ram/WADDR_1

T_15_15_wire_logic_cluster/lc_1/out
T_15_4_sp12_v_t_22
T_16_4_sp12_h_l_1
T_26_4_sp4_h_l_10
T_25_4_sp4_v_t_41
T_25_8_sp4_v_t_37
T_25_12_sp4_v_t_37
T_25_14_lc_trk_g2_0
T_25_14_input0_6
T_25_14_wire_bram/ram/WADDR_1

T_15_15_wire_logic_cluster/lc_1/out
T_16_13_sp4_v_t_46
T_13_17_sp4_h_l_4
T_9_17_sp4_h_l_0
T_8_17_sp4_v_t_43
T_8_21_sp4_v_t_39
T_5_25_sp4_h_l_2
T_8_25_sp4_v_t_42
T_8_26_lc_trk_g2_2
T_8_26_input0_6
T_8_26_wire_bram/ram/WADDR_1

T_15_15_wire_logic_cluster/lc_1/out
T_15_4_sp12_v_t_22
T_16_4_sp12_h_l_1
T_26_4_sp4_h_l_10
T_25_4_sp4_v_t_41
T_25_8_sp4_v_t_37
T_25_10_lc_trk_g2_0
T_25_10_input0_6
T_25_10_wire_bram/ram/WADDR_1

T_15_15_wire_logic_cluster/lc_1/out
T_15_4_sp12_v_t_22
T_16_4_sp12_h_l_1
T_26_4_sp4_h_l_10
T_25_4_sp4_v_t_41
T_25_8_sp4_v_t_37
T_25_12_lc_trk_g0_0
T_25_12_input0_6
T_25_12_wire_bram/ram/WADDR_1

T_15_15_wire_logic_cluster/lc_1/out
T_16_13_sp4_v_t_46
T_13_17_sp4_h_l_4
T_9_17_sp4_h_l_0
T_8_13_sp4_v_t_37
T_8_9_sp4_v_t_45
T_8_5_sp4_v_t_46
T_8_8_lc_trk_g0_6
T_8_8_input0_6
T_8_8_wire_bram/ram/WADDR_1

T_15_15_wire_logic_cluster/lc_1/out
T_16_13_sp4_v_t_46
T_13_17_sp4_h_l_4
T_9_17_sp4_h_l_0
T_8_17_sp4_v_t_43
T_8_21_sp4_v_t_39
T_8_17_sp4_v_t_39
T_8_18_lc_trk_g3_7
T_8_18_input0_6
T_8_18_wire_bram/ram/WADDR_1

T_15_15_wire_logic_cluster/lc_1/out
T_15_4_sp12_v_t_22
T_16_4_sp12_h_l_1
T_26_4_sp4_h_l_10
T_25_4_sp4_v_t_41
T_25_8_lc_trk_g0_4
T_25_8_input0_6
T_25_8_wire_bram/ram/WADDR_1

T_15_15_wire_logic_cluster/lc_1/out
T_16_13_sp4_v_t_46
T_13_17_sp4_h_l_4
T_9_17_sp4_h_l_0
T_8_17_sp4_v_t_43
T_8_21_sp4_v_t_39
T_8_24_lc_trk_g1_7
T_8_24_input0_6
T_8_24_wire_bram/ram/WADDR_1

T_15_15_wire_logic_cluster/lc_1/out
T_16_13_sp4_v_t_46
T_13_17_sp4_h_l_4
T_9_17_sp4_h_l_0
T_8_13_sp4_v_t_37
T_8_9_sp4_v_t_45
T_8_10_lc_trk_g3_5
T_8_10_input0_6
T_8_10_wire_bram/ram/WADDR_1

T_15_15_wire_logic_cluster/lc_1/out
T_16_13_sp4_v_t_46
T_13_17_sp4_h_l_4
T_9_17_sp4_h_l_0
T_8_17_sp4_v_t_43
T_8_21_sp4_v_t_39
T_8_22_lc_trk_g3_7
T_8_22_input0_6
T_8_22_wire_bram/ram/WADDR_1

T_15_15_wire_logic_cluster/lc_1/out
T_16_13_sp4_v_t_46
T_13_17_sp4_h_l_4
T_9_17_sp4_h_l_0
T_8_17_sp4_v_t_43
T_8_20_lc_trk_g1_3
T_8_20_input0_6
T_8_20_wire_bram/ram/WADDR_1

End 

Net : u_core.u1_lb_rd_rdy
T_19_21_wire_logic_cluster/lc_4/out
T_20_19_sp4_v_t_36
T_21_19_sp4_h_l_6
T_23_19_lc_trk_g2_3
T_23_19_wire_logic_cluster/lc_6/in_1

T_19_21_wire_logic_cluster/lc_4/out
T_19_17_sp4_v_t_45
T_16_17_sp4_h_l_8
T_18_17_lc_trk_g2_5
T_18_17_wire_logic_cluster/lc_3/in_0

T_19_21_wire_logic_cluster/lc_4/out
T_19_21_lc_trk_g2_4
T_19_21_input_2_6
T_19_21_wire_logic_cluster/lc_6/in_2

T_19_21_wire_logic_cluster/lc_4/out
T_20_17_sp4_v_t_44
T_19_18_lc_trk_g3_4
T_19_18_input_2_3
T_19_18_wire_logic_cluster/lc_3/in_2

T_19_21_wire_logic_cluster/lc_4/out
T_20_19_sp4_v_t_36
T_21_19_sp4_h_l_6
T_20_19_lc_trk_g0_6
T_20_19_wire_logic_cluster/lc_7/in_3

T_19_21_wire_logic_cluster/lc_4/out
T_20_17_sp4_v_t_44
T_19_18_lc_trk_g3_4
T_19_18_input_2_7
T_19_18_wire_logic_cluster/lc_7/in_2

T_19_21_wire_logic_cluster/lc_4/out
T_19_17_sp4_v_t_45
T_18_18_lc_trk_g3_5
T_18_18_wire_logic_cluster/lc_1/in_3

T_19_21_wire_logic_cluster/lc_4/out
T_19_13_sp12_v_t_23
T_20_13_sp12_h_l_0
T_19_13_sp4_h_l_1
T_18_9_sp4_v_t_36
T_17_12_lc_trk_g2_4
T_17_12_wire_logic_cluster/lc_3/in_1

T_19_21_wire_logic_cluster/lc_4/out
T_20_17_sp4_v_t_44
T_20_13_sp4_v_t_37
T_20_14_lc_trk_g2_5
T_20_14_wire_logic_cluster/lc_1/in_0

T_19_21_wire_logic_cluster/lc_4/out
T_20_17_sp4_v_t_44
T_20_13_sp4_v_t_37
T_20_14_lc_trk_g2_5
T_20_14_wire_logic_cluster/lc_0/in_1

T_19_21_wire_logic_cluster/lc_4/out
T_20_19_sp4_v_t_36
T_20_15_sp4_v_t_44
T_19_16_lc_trk_g3_4
T_19_16_input_2_1
T_19_16_wire_logic_cluster/lc_1/in_2

T_19_21_wire_logic_cluster/lc_4/out
T_19_17_sp4_v_t_45
T_20_17_sp4_h_l_1
T_22_17_lc_trk_g3_4
T_22_17_input_2_7
T_22_17_wire_logic_cluster/lc_7/in_2

T_19_21_wire_logic_cluster/lc_4/out
T_19_17_sp4_v_t_45
T_20_17_sp4_h_l_1
T_22_17_lc_trk_g3_4
T_22_17_input_2_5
T_22_17_wire_logic_cluster/lc_5/in_2

T_19_21_wire_logic_cluster/lc_4/out
T_19_13_sp12_v_t_23
T_19_17_lc_trk_g3_0
T_19_17_input_2_7
T_19_17_wire_logic_cluster/lc_7/in_2

T_19_21_wire_logic_cluster/lc_4/out
T_20_17_sp4_v_t_44
T_20_13_sp4_v_t_44
T_20_15_lc_trk_g3_1
T_20_15_input_2_6
T_20_15_wire_logic_cluster/lc_6/in_2

T_19_21_wire_logic_cluster/lc_4/out
T_19_13_sp12_v_t_23
T_19_17_lc_trk_g3_0
T_19_17_wire_logic_cluster/lc_6/in_1

T_19_21_wire_logic_cluster/lc_4/out
T_20_19_sp4_v_t_36
T_20_15_sp4_v_t_44
T_20_11_sp4_v_t_44
T_20_12_lc_trk_g3_4
T_20_12_wire_logic_cluster/lc_3/in_0

T_19_21_wire_logic_cluster/lc_4/out
T_20_17_sp4_v_t_44
T_20_13_sp4_v_t_44
T_20_15_lc_trk_g3_1
T_20_15_wire_logic_cluster/lc_0/in_0

T_19_21_wire_logic_cluster/lc_4/out
T_20_17_sp4_v_t_44
T_20_13_sp4_v_t_37
T_20_14_lc_trk_g2_5
T_20_14_wire_logic_cluster/lc_3/in_0

T_19_21_wire_logic_cluster/lc_4/out
T_20_19_sp4_v_t_36
T_21_19_sp4_h_l_6
T_24_15_sp4_v_t_43
T_24_18_lc_trk_g0_3
T_24_18_wire_logic_cluster/lc_0/in_1

T_19_21_wire_logic_cluster/lc_4/out
T_19_13_sp12_v_t_23
T_20_13_sp12_h_l_0
T_21_13_lc_trk_g1_4
T_21_13_wire_logic_cluster/lc_0/in_1

T_19_21_wire_logic_cluster/lc_4/out
T_19_17_sp4_v_t_45
T_20_17_sp4_h_l_1
T_20_17_lc_trk_g0_4
T_20_17_wire_logic_cluster/lc_2/in_0

T_19_21_wire_logic_cluster/lc_4/out
T_19_17_sp4_v_t_45
T_16_17_sp4_h_l_8
T_18_17_lc_trk_g2_5
T_18_17_wire_logic_cluster/lc_0/in_3

T_19_21_wire_logic_cluster/lc_4/out
T_20_19_sp4_v_t_36
T_21_19_sp4_h_l_6
T_24_15_sp4_v_t_43
T_24_18_lc_trk_g0_3
T_24_18_wire_logic_cluster/lc_6/in_3

T_19_21_wire_logic_cluster/lc_4/out
T_20_19_sp4_v_t_36
T_21_19_sp4_h_l_6
T_24_15_sp4_v_t_43
T_23_17_lc_trk_g1_6
T_23_17_wire_logic_cluster/lc_0/in_3

T_19_21_wire_logic_cluster/lc_4/out
T_19_13_sp12_v_t_23
T_19_17_lc_trk_g3_0
T_19_17_wire_logic_cluster/lc_1/in_0

T_19_21_wire_logic_cluster/lc_4/out
T_19_13_sp12_v_t_23
T_19_14_lc_trk_g3_7
T_19_14_wire_logic_cluster/lc_3/in_1

T_19_21_wire_logic_cluster/lc_4/out
T_19_17_sp4_v_t_45
T_20_17_sp4_h_l_1
T_22_17_lc_trk_g3_4
T_22_17_wire_logic_cluster/lc_1/in_0

T_19_21_wire_logic_cluster/lc_4/out
T_19_17_sp4_v_t_45
T_20_17_sp4_h_l_1
T_22_17_lc_trk_g3_4
T_22_17_wire_logic_cluster/lc_3/in_0

T_19_21_wire_logic_cluster/lc_4/out
T_20_19_sp4_v_t_36
T_20_15_sp4_v_t_44
T_20_16_lc_trk_g3_4
T_20_16_wire_logic_cluster/lc_6/in_1

T_19_21_wire_logic_cluster/lc_4/out
T_20_17_sp4_v_t_44
T_19_18_lc_trk_g3_4
T_19_18_wire_logic_cluster/lc_1/in_0

T_19_21_wire_logic_cluster/lc_4/out
T_20_17_sp4_v_t_44
T_20_18_lc_trk_g2_4
T_20_18_wire_logic_cluster/lc_0/in_0

T_19_21_wire_logic_cluster/lc_4/out
T_20_17_sp4_v_t_44
T_21_17_sp4_h_l_2
T_22_17_lc_trk_g2_2
T_22_17_input_2_0
T_22_17_wire_logic_cluster/lc_0/in_2

T_19_21_wire_logic_cluster/lc_4/out
T_19_13_sp12_v_t_23
T_19_17_lc_trk_g3_0
T_19_17_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_gpio_core.lb_0090_regZ0Z_9
T_20_23_wire_logic_cluster/lc_4/out
T_20_22_sp4_v_t_40
T_20_18_sp4_v_t_45
T_20_20_lc_trk_g2_0
T_20_20_wire_logic_cluster/lc_7/in_1

End 

Net : u_core.u_gpio_core.lb_0090_regZ0Z_8
T_20_23_wire_logic_cluster/lc_3/out
T_20_14_sp12_v_t_22
T_20_20_lc_trk_g3_5
T_20_20_input_2_6
T_20_20_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_gpio_core.lb_0034_regZ0Z_22
T_18_19_wire_logic_cluster/lc_6/out
T_19_17_sp4_v_t_40
T_16_21_sp4_h_l_5
T_15_21_lc_trk_g0_5
T_15_21_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_i_a2_8_0_27_cascade_
T_17_23_wire_logic_cluster/lc_1/ltout
T_17_23_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_gpio_core.lb_0080_regZ0Z_31
T_20_24_wire_logic_cluster/lc_1/out
T_19_24_sp4_h_l_10
T_15_24_sp4_h_l_6
T_14_24_sp4_v_t_37
T_13_26_lc_trk_g0_0
T_13_26_wire_logic_cluster/lc_2/in_0

T_20_24_wire_logic_cluster/lc_1/out
T_19_24_sp4_h_l_10
T_22_24_sp4_v_t_47
T_22_25_lc_trk_g3_7
T_22_25_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.lb_0024_regZ0Z_0
T_18_16_wire_logic_cluster/lc_0/out
T_18_12_sp4_v_t_37
T_15_16_sp4_h_l_5
T_11_16_sp4_h_l_1
T_10_16_sp4_v_t_42
T_10_19_lc_trk_g1_2
T_10_19_input_2_1
T_10_19_wire_logic_cluster/lc_1/in_2

T_18_16_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_36
T_19_13_lc_trk_g2_4
T_19_13_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.lb_0090_regZ0Z_24
T_20_22_wire_logic_cluster/lc_6/out
T_19_22_sp4_h_l_4
T_22_18_sp4_v_t_47
T_21_20_lc_trk_g0_1
T_21_20_input_2_7
T_21_20_wire_logic_cluster/lc_7/in_2

End 

Net : u_core.u_gpio_core.lb_0080_regZ0Z_25
T_21_24_wire_logic_cluster/lc_2/out
T_21_24_sp4_h_l_9
T_20_24_sp4_v_t_38
T_19_26_lc_trk_g1_3
T_19_26_wire_logic_cluster/lc_4/in_0

T_21_24_wire_logic_cluster/lc_2/out
T_21_14_sp12_v_t_23
T_21_20_lc_trk_g3_4
T_21_20_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_sump2.ctrl_05_regZ0Z_19
T_17_8_wire_logic_cluster/lc_3/out
T_17_8_sp4_h_l_11
T_19_8_lc_trk_g3_6
T_19_8_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_gpio_core.lb_rd_rdy_RNOZ0Z_0
T_13_16_wire_logic_cluster/lc_6/out
T_12_16_lc_trk_g3_6
T_12_16_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_gpio_core.lb_rd_rdy8_i_0_a2_1_cascade_
T_13_16_wire_logic_cluster/lc_5/ltout
T_13_16_wire_logic_cluster/lc_6/in_2

End 

Net : bfn_24_19_0_
T_28_25_wire_logic_cluster/carry_in_mux/cout
T_28_25_wire_logic_cluster/lc_0/in_3

Net : bfn_18_8_0_
T_22_14_wire_logic_cluster/carry_in_mux/cout
T_22_14_wire_logic_cluster/lc_0/in_3

End 

Net : test_cntZ0Z_9
T_28_24_wire_logic_cluster/lc_1/out
T_28_24_lc_trk_g3_1
T_28_24_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cntZ0Z_0
T_23_13_wire_logic_cluster/lc_2/out
T_22_12_lc_trk_g3_2
T_22_12_wire_logic_cluster/lc_0/in_1

T_23_13_wire_logic_cluster/lc_2/out
T_23_13_lc_trk_g0_2
T_23_13_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_sump2.rle_timeZ0Z_15
T_5_14_wire_logic_cluster/lc_7/out
T_5_14_lc_trk_g3_7
T_5_14_wire_logic_cluster/lc_7/in_1

T_5_14_wire_logic_cluster/lc_7/out
T_5_14_sp4_h_l_3
T_8_10_sp4_v_t_38
T_8_13_lc_trk_g1_6
T_8_13_wire_bram/ram/WDATA_15

End 

Net : u_core.lb_wr_d_p1Z0Z_22
T_22_25_wire_logic_cluster/lc_3/out
T_22_16_sp12_v_t_22
T_22_4_sp12_v_t_22
T_11_4_sp12_h_l_1
T_10_4_sp12_v_t_22
T_10_7_sp4_v_t_42
T_7_11_sp4_h_l_7
T_7_11_lc_trk_g0_2
T_7_11_wire_logic_cluster/lc_7/in_3

T_22_25_wire_logic_cluster/lc_3/out
T_23_24_sp4_v_t_39
T_20_24_sp4_h_l_8
T_16_24_sp4_h_l_4
T_19_20_sp4_v_t_41
T_19_16_sp4_v_t_37
T_19_12_sp4_v_t_37
T_19_8_sp4_v_t_37
T_18_10_lc_trk_g1_0
T_18_10_wire_logic_cluster/lc_0/in_3

T_22_25_wire_logic_cluster/lc_3/out
T_23_24_sp4_v_t_39
T_20_24_sp4_h_l_8
T_16_24_sp4_h_l_4
T_12_24_sp4_h_l_7
T_8_24_sp4_h_l_3
T_7_20_sp4_v_t_45
T_4_20_sp4_h_l_2
T_6_20_lc_trk_g3_7
T_6_20_wire_logic_cluster/lc_7/in_3

T_22_25_wire_logic_cluster/lc_3/out
T_22_16_sp12_v_t_22
T_22_4_sp12_v_t_22
T_11_4_sp12_h_l_1
T_10_4_sp12_v_t_22
T_10_7_lc_trk_g3_2
T_10_7_wire_logic_cluster/lc_6/in_3

T_22_25_wire_logic_cluster/lc_3/out
T_23_24_sp4_v_t_39
T_20_24_sp4_h_l_8
T_16_24_sp4_h_l_4
T_12_24_sp4_h_l_7
T_8_24_sp4_h_l_3
T_11_20_sp4_v_t_44
T_11_21_lc_trk_g2_4
T_11_21_wire_logic_cluster/lc_1/in_3

T_22_25_wire_logic_cluster/lc_3/out
T_23_24_sp4_v_t_39
T_20_24_sp4_h_l_8
T_16_24_sp4_h_l_4
T_12_24_sp4_h_l_7
T_8_24_sp4_h_l_3
T_7_24_sp4_v_t_38
T_6_25_lc_trk_g2_6
T_6_25_wire_logic_cluster/lc_7/in_3

T_22_25_wire_logic_cluster/lc_3/out
T_23_24_sp4_v_t_39
T_20_24_sp4_h_l_8
T_16_24_sp4_h_l_4
T_15_20_sp4_v_t_41
T_15_16_sp4_v_t_37
T_15_17_lc_trk_g3_5
T_15_17_wire_logic_cluster/lc_3/in_3

T_22_25_wire_logic_cluster/lc_3/out
T_23_24_sp4_v_t_39
T_20_24_sp4_h_l_8
T_16_24_sp4_h_l_4
T_19_20_sp4_v_t_41
T_19_16_sp4_v_t_37
T_18_19_lc_trk_g2_5
T_18_19_wire_logic_cluster/lc_6/in_3

T_22_25_wire_logic_cluster/lc_3/out
T_22_25_sp4_h_l_11
T_21_21_sp4_v_t_41
T_18_21_sp4_h_l_4
T_17_17_sp4_v_t_41
T_17_18_lc_trk_g3_1
T_17_18_wire_logic_cluster/lc_7/in_3

T_22_25_wire_logic_cluster/lc_3/out
T_22_25_sp4_h_l_11
T_21_21_sp4_v_t_41
T_18_21_sp4_h_l_4
T_17_17_sp4_v_t_41
T_17_20_lc_trk_g1_1
T_17_20_wire_logic_cluster/lc_1/in_3

T_22_25_wire_logic_cluster/lc_3/out
T_23_24_sp4_v_t_39
T_20_24_sp4_h_l_8
T_16_24_sp4_h_l_4
T_15_20_sp4_v_t_41
T_15_21_lc_trk_g3_1
T_15_21_wire_logic_cluster/lc_5/in_3

T_22_25_wire_logic_cluster/lc_3/out
T_23_24_sp4_v_t_39
T_20_24_sp4_h_l_8
T_16_24_sp4_h_l_4
T_19_20_sp4_v_t_41
T_19_23_lc_trk_g1_1
T_19_23_wire_logic_cluster/lc_5/in_3

T_22_25_wire_logic_cluster/lc_3/out
T_23_24_sp4_v_t_39
T_20_24_sp4_h_l_8
T_16_24_sp4_h_l_4
T_12_24_sp4_h_l_7
T_13_24_lc_trk_g3_7
T_13_24_wire_logic_cluster/lc_5/in_3

T_22_25_wire_logic_cluster/lc_3/out
T_22_25_sp4_h_l_11
T_18_25_sp4_h_l_7
T_17_25_sp4_v_t_36
T_16_26_lc_trk_g2_4
T_16_26_wire_logic_cluster/lc_0/in_0

T_22_25_wire_logic_cluster/lc_3/out
T_22_25_sp4_h_l_11
T_18_25_sp4_h_l_7
T_17_21_sp4_v_t_42
T_17_22_lc_trk_g2_2
T_17_22_wire_logic_cluster/lc_5/in_3

T_22_25_wire_logic_cluster/lc_3/out
T_23_24_sp4_v_t_39
T_20_24_sp4_h_l_8
T_19_24_sp4_v_t_39
T_18_26_lc_trk_g0_2
T_18_26_wire_logic_cluster/lc_3/in_3

T_22_25_wire_logic_cluster/lc_3/out
T_22_25_sp4_h_l_11
T_18_25_sp4_h_l_7
T_14_25_sp4_h_l_10
T_13_25_lc_trk_g0_2
T_13_25_wire_logic_cluster/lc_7/in_3

T_22_25_wire_logic_cluster/lc_3/out
T_22_25_sp4_h_l_11
T_18_25_sp4_h_l_7
T_14_25_sp4_h_l_10
T_15_25_lc_trk_g2_2
T_15_25_wire_logic_cluster/lc_7/in_3

T_22_25_wire_logic_cluster/lc_3/out
T_22_21_sp4_v_t_43
T_22_22_lc_trk_g3_3
T_22_22_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_sump2.lb_rd_d_RNO_0Z0Z_8
T_19_11_wire_logic_cluster/lc_4/out
T_19_10_sp4_v_t_40
T_18_14_lc_trk_g1_5
T_18_14_input_2_2
T_18_14_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.gpio_pin_q_15
T_13_11_wire_logic_cluster/lc_3/out
T_14_10_sp4_v_t_39
T_14_14_sp4_v_t_39
T_14_18_sp4_v_t_39
T_14_20_lc_trk_g2_2
T_14_20_input_2_2
T_14_20_wire_logic_cluster/lc_2/in_2

T_13_11_wire_logic_cluster/lc_3/out
T_11_11_sp4_h_l_3
T_11_11_lc_trk_g0_6
T_11_11_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_sump2.g0_0
T_12_12_wire_logic_cluster/lc_6/out
T_12_10_sp4_v_t_41
T_9_14_sp4_h_l_4
T_10_14_lc_trk_g3_4
T_10_14_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.lb_0080_regZ0Z_24
T_21_24_wire_logic_cluster/lc_1/out
T_21_20_sp4_v_t_39
T_22_20_sp4_h_l_7
T_21_20_lc_trk_g1_7
T_21_20_wire_logic_cluster/lc_7/in_1

T_21_24_wire_logic_cluster/lc_1/out
T_21_20_sp4_v_t_39
T_22_20_sp4_h_l_7
T_21_20_lc_trk_g1_7
T_21_20_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_gpio_core.lb_0080_regZ0Z_16
T_22_22_wire_logic_cluster/lc_0/out
T_22_19_sp4_v_t_40
T_19_23_sp4_h_l_5
T_21_23_lc_trk_g3_0
T_21_23_wire_logic_cluster/lc_6/in_1

T_22_22_wire_logic_cluster/lc_0/out
T_22_19_sp4_v_t_40
T_19_23_sp4_h_l_5
T_21_23_lc_trk_g3_0
T_21_23_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_gpio_core.lb_0090_regZ0Z_12
T_20_22_wire_logic_cluster/lc_1/out
T_21_19_sp4_v_t_43
T_21_20_lc_trk_g3_3
T_21_20_input_2_6
T_21_20_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_gpio_core.lb_0028_regZ0Z_14
T_7_14_wire_logic_cluster/lc_6/out
T_7_12_sp4_v_t_41
T_7_16_sp4_v_t_41
T_8_20_sp4_h_l_4
T_12_20_sp4_h_l_4
T_13_20_lc_trk_g3_4
T_13_20_wire_logic_cluster/lc_4/in_1

T_7_14_wire_logic_cluster/lc_6/out
T_7_12_sp4_v_t_41
T_6_16_lc_trk_g1_4
T_6_16_wire_logic_cluster/lc_7/in_0

End 

Net : u_core.u_sump2.rle_ram_array_1
T_25_10_wire_bram/ram/RDATA_5
T_20_10_sp12_h_l_0
T_19_10_sp12_v_t_23
T_19_11_lc_trk_g3_7
T_19_11_wire_logic_cluster/lc_6/in_0

End 

Net : u_core.u_gpio_core.lb_0090_regZ0Z_5
T_13_26_wire_logic_cluster/lc_5/out
T_13_26_lc_trk_g1_5
T_13_26_input_2_4
T_13_26_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_gpio_core.lb_0090_regZ0Z_7
T_13_26_wire_logic_cluster/lc_7/out
T_13_26_lc_trk_g3_7
T_13_26_input_2_6
T_13_26_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_gpio_core.lb_0030_regZ0Z_26
T_13_24_wire_logic_cluster/lc_1/out
T_12_24_sp4_h_l_10
T_16_24_sp4_h_l_1
T_20_24_sp4_h_l_9
T_19_24_sp4_v_t_38
T_19_20_sp4_v_t_38
T_18_23_lc_trk_g2_6
T_18_23_input_2_2
T_18_23_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_gpio_core.lb_0098_regZ0Z_24
T_19_23_wire_logic_cluster/lc_7/out
T_18_23_sp4_h_l_6
T_14_23_sp4_h_l_6
T_13_19_sp4_v_t_43
T_13_22_lc_trk_g0_3
T_13_22_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_gpio_core.lb_0020_regZ0Z_24
T_10_25_wire_logic_cluster/lc_1/out
T_10_22_sp12_v_t_22
T_11_22_sp12_h_l_1
T_16_22_lc_trk_g1_5
T_16_22_input_2_0
T_16_22_wire_logic_cluster/lc_0/in_2

T_10_25_wire_logic_cluster/lc_1/out
T_6_25_sp12_h_l_1
T_18_25_sp12_h_l_1
T_20_25_lc_trk_g0_6
T_20_25_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.lb_0094_regZ0Z_11
T_6_18_wire_logic_cluster/lc_3/out
T_0_18_span12_horz_2
T_11_18_sp12_v_t_22
T_11_19_lc_trk_g2_6
T_11_19_input_2_0
T_11_19_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_gpio_core.lb_0080_regZ0Z_27
T_21_24_wire_logic_cluster/lc_4/out
T_21_22_sp4_v_t_37
T_18_26_sp4_h_l_5
T_19_26_lc_trk_g3_5
T_19_26_wire_logic_cluster/lc_6/in_0

T_21_24_wire_logic_cluster/lc_4/out
T_21_22_sp4_v_t_37
T_21_18_sp4_v_t_45
T_20_21_lc_trk_g3_5
T_20_21_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.lb_0028_regZ0Z_29
T_6_24_wire_logic_cluster/lc_6/out
T_6_21_sp4_v_t_36
T_7_21_sp4_h_l_1
T_11_21_sp4_h_l_4
T_14_17_sp4_v_t_41
T_15_17_sp4_h_l_9
T_14_17_lc_trk_g0_1
T_14_17_wire_logic_cluster/lc_1/in_0

T_6_24_wire_logic_cluster/lc_6/out
T_5_24_lc_trk_g3_6
T_5_24_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_sump2.a_wec_3
T_11_12_wire_logic_cluster/lc_7/out
T_11_11_lc_trk_g1_7
T_11_11_input_2_4
T_11_11_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_sump2.a_wec_2_cascade_
T_11_12_wire_logic_cluster/lc_6/ltout
T_11_12_wire_logic_cluster/lc_7/in_2

End 

Net : u_mesa_core.dword_sr_10
T_23_26_wire_logic_cluster/lc_5/out
T_23_25_sp4_v_t_42
T_24_25_sp4_h_l_0
T_26_25_lc_trk_g3_5
T_26_25_wire_logic_cluster/lc_3/in_1

T_23_26_wire_logic_cluster/lc_5/out
T_23_25_sp4_v_t_42
T_24_25_sp4_h_l_0
T_26_25_lc_trk_g3_5
T_26_25_wire_logic_cluster/lc_4/in_0

T_23_26_wire_logic_cluster/lc_5/out
T_23_25_sp4_v_t_42
T_24_25_sp4_h_l_0
T_26_25_lc_trk_g3_5
T_26_25_input_2_0
T_26_25_wire_logic_cluster/lc_0/in_2

T_23_26_wire_logic_cluster/lc_5/out
T_23_19_sp12_v_t_22
T_23_7_sp12_v_t_22
T_23_15_lc_trk_g2_1
T_23_15_wire_logic_cluster/lc_0/in_3

T_23_26_wire_logic_cluster/lc_5/out
T_24_22_sp4_v_t_46
T_24_18_sp4_v_t_42
T_24_20_lc_trk_g2_7
T_24_20_wire_logic_cluster/lc_2/in_3

T_23_26_wire_logic_cluster/lc_5/out
T_23_26_lc_trk_g2_5
T_23_26_wire_logic_cluster/lc_6/in_3

T_23_26_wire_logic_cluster/lc_5/out
T_24_25_lc_trk_g2_5
T_24_25_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_gpio_core.lb_0080_regZ0Z_9
T_20_24_wire_logic_cluster/lc_7/out
T_20_23_sp4_v_t_46
T_20_19_sp4_v_t_42
T_20_20_lc_trk_g2_2
T_20_20_wire_logic_cluster/lc_7/in_3

T_20_24_wire_logic_cluster/lc_7/out
T_20_23_sp4_v_t_46
T_20_19_sp4_v_t_42
T_20_20_lc_trk_g2_2
T_20_20_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_gpio_core.lb_009c_regZ0Z_13
T_14_24_wire_logic_cluster/lc_5/out
T_14_20_sp4_v_t_47
T_14_16_sp4_v_t_43
T_11_16_sp4_h_l_6
T_10_16_lc_trk_g0_6
T_10_16_input_2_0
T_10_16_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.gpio_pin_q_11
T_12_12_wire_logic_cluster/lc_1/out
T_13_10_sp4_v_t_46
T_13_14_sp4_v_t_46
T_13_18_lc_trk_g1_3
T_13_18_wire_logic_cluster/lc_0/in_0

T_12_12_wire_logic_cluster/lc_1/out
T_12_12_lc_trk_g2_1
T_12_12_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_gpio_core.lb_0038_regZ0Z_3
T_6_19_wire_logic_cluster/lc_2/out
T_0_19_span12_horz_0
T_13_19_sp12_h_l_0
T_17_19_lc_trk_g1_3
T_17_19_wire_logic_cluster/lc_2/in_0

T_6_19_wire_logic_cluster/lc_2/out
T_5_20_lc_trk_g1_2
T_5_20_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_gpio_core.lb_002c_regZ0Z_2
T_17_18_wire_logic_cluster/lc_4/out
T_17_14_sp4_v_t_45
T_17_18_sp4_v_t_46
T_17_19_lc_trk_g3_6
T_17_19_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_sump2.ctrl_05_regZ0Z_20
T_17_8_wire_logic_cluster/lc_5/out
T_18_8_sp4_h_l_10
T_19_8_lc_trk_g2_2
T_19_8_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_sump2.trigger_and6_0_N_51
T_19_8_wire_logic_cluster/lc_3/out
T_18_8_lc_trk_g2_3
T_18_8_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_sump2.trigger_locZ0
T_9_11_wire_logic_cluster/lc_0/out
T_10_7_sp4_v_t_36
T_9_9_lc_trk_g1_1
T_9_9_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_gpio_core.lb_009c_regZ0Z_17
T_15_25_wire_logic_cluster/lc_1/out
T_15_25_sp4_h_l_7
T_14_21_sp4_v_t_42
T_14_22_lc_trk_g2_2
T_14_22_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_gpio_core.lb_0098_regZ0Z_17
T_10_22_wire_logic_cluster/lc_7/out
T_10_22_sp4_h_l_3
T_13_18_sp4_v_t_44
T_13_21_lc_trk_g0_4
T_13_21_wire_logic_cluster/lc_6/in_0

End 

Net : u_mesa_core.u_mesa2lb.dword_rdy6_cascade_
T_24_23_wire_logic_cluster/lc_3/ltout
T_24_23_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_0_RDATA_6
T_8_12_wire_bram/ram/RDATA_6
T_8_9_sp12_v_t_22
T_8_14_sp4_v_t_40
T_7_17_lc_trk_g3_0
T_7_17_wire_logic_cluster/lc_7/in_0

End 

Net : u_core.u_gpio_core.lb_0024_regZ0Z_10
T_18_16_wire_logic_cluster/lc_2/out
T_16_16_sp4_h_l_1
T_15_16_sp4_v_t_42
T_14_18_lc_trk_g0_7
T_14_18_wire_logic_cluster/lc_5/in_0

T_18_16_wire_logic_cluster/lc_2/out
T_18_13_sp4_v_t_44
T_18_9_sp4_v_t_37
T_17_10_lc_trk_g2_5
T_17_10_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.ctrl_07_regZ0Z_3
T_6_12_wire_logic_cluster/lc_1/out
T_6_12_lc_trk_g2_1
T_6_12_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_sump2.trigger_or_15_sqmuxa_0_cascade_
T_11_10_wire_logic_cluster/lc_2/ltout
T_11_10_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_gpio_core.un1_lb_0020_reg_4_iv_4_tz_tz_0_cascade_
T_14_18_wire_logic_cluster/lc_5/ltout
T_14_18_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_gpio_core.lb_0080_regZ0Z_14
T_20_24_wire_logic_cluster/lc_6/out
T_21_21_sp4_v_t_37
T_18_21_sp4_h_l_6
T_20_21_lc_trk_g2_3
T_20_21_wire_logic_cluster/lc_6/in_3

T_20_24_wire_logic_cluster/lc_6/out
T_21_21_sp4_v_t_37
T_18_21_sp4_h_l_6
T_20_21_lc_trk_g2_3
T_20_21_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_gpio_core.lb_0024_regZ0Z_27
T_17_16_wire_logic_cluster/lc_4/out
T_18_15_sp4_v_t_41
T_18_19_sp4_v_t_42
T_17_23_lc_trk_g1_7
T_17_23_input_2_4
T_17_23_wire_logic_cluster/lc_4/in_2

T_17_16_wire_logic_cluster/lc_4/out
T_17_8_sp12_v_t_23
T_17_11_lc_trk_g3_3
T_17_11_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_gpio_core.lb_0020_regZ0Z_0
T_6_21_wire_logic_cluster/lc_0/out
T_6_18_sp4_v_t_40
T_7_18_sp4_h_l_10
T_11_18_sp4_h_l_10
T_11_18_lc_trk_g0_7
T_11_18_wire_logic_cluster/lc_0/in_1

T_6_21_wire_logic_cluster/lc_0/out
T_7_19_sp4_v_t_44
T_7_23_sp4_v_t_37
T_7_25_lc_trk_g3_0
T_7_25_wire_logic_cluster/lc_6/in_3

End 

Net : lb_addr_2
T_22_23_wire_logic_cluster/lc_0/out
T_22_19_sp4_v_t_37
T_23_19_sp4_h_l_0
T_23_19_lc_trk_g0_5
T_23_19_wire_logic_cluster/lc_3/in_0

T_22_23_wire_logic_cluster/lc_0/out
T_22_23_sp4_h_l_5
T_21_19_sp4_v_t_47
T_21_15_sp4_v_t_43
T_21_11_sp4_v_t_43
T_21_14_lc_trk_g1_3
T_21_14_wire_logic_cluster/lc_1/in_1

T_22_23_wire_logic_cluster/lc_0/out
T_22_23_sp4_h_l_5
T_21_19_sp4_v_t_47
T_21_15_sp4_v_t_43
T_21_11_sp4_v_t_43
T_21_13_lc_trk_g3_6
T_21_13_wire_logic_cluster/lc_4/in_1

T_22_23_wire_logic_cluster/lc_0/out
T_22_23_sp4_h_l_5
T_21_19_sp4_v_t_47
T_21_15_sp4_v_t_43
T_18_15_sp4_h_l_6
T_20_15_lc_trk_g3_3
T_20_15_wire_logic_cluster/lc_1/in_1

T_22_23_wire_logic_cluster/lc_0/out
T_22_23_sp4_h_l_5
T_21_19_sp4_v_t_47
T_21_15_sp4_v_t_43
T_18_15_sp4_h_l_6
T_19_15_lc_trk_g3_6
T_19_15_wire_logic_cluster/lc_6/in_1

T_22_23_wire_logic_cluster/lc_0/out
T_22_23_sp4_h_l_5
T_21_19_sp4_v_t_47
T_21_15_sp4_v_t_43
T_18_15_sp4_h_l_6
T_19_15_lc_trk_g3_6
T_19_15_input_2_3
T_19_15_wire_logic_cluster/lc_3/in_2

T_22_23_wire_logic_cluster/lc_0/out
T_22_23_sp4_h_l_5
T_21_19_sp4_v_t_47
T_21_15_sp4_v_t_43
T_21_11_sp4_v_t_39
T_20_14_lc_trk_g2_7
T_20_14_wire_logic_cluster/lc_2/in_3

T_22_23_wire_logic_cluster/lc_0/out
T_22_23_sp4_h_l_5
T_21_19_sp4_v_t_47
T_21_15_sp4_v_t_43
T_21_11_sp4_v_t_39
T_20_14_lc_trk_g2_7
T_20_14_wire_logic_cluster/lc_4/in_3

T_22_23_wire_logic_cluster/lc_0/out
T_22_23_sp4_h_l_5
T_21_19_sp4_v_t_47
T_18_19_sp4_h_l_10
T_14_19_sp4_h_l_10
T_13_19_lc_trk_g0_2
T_13_19_wire_logic_cluster/lc_7/in_3

T_22_23_wire_logic_cluster/lc_0/out
T_23_20_sp4_v_t_41
T_20_20_sp4_h_l_10
T_19_16_sp4_v_t_47
T_19_17_lc_trk_g3_7
T_19_17_wire_logic_cluster/lc_2/in_0

T_22_23_wire_logic_cluster/lc_0/out
T_22_23_sp4_h_l_5
T_21_19_sp4_v_t_47
T_21_15_sp4_v_t_43
T_20_18_lc_trk_g3_3
T_20_18_wire_logic_cluster/lc_1/in_1

T_22_23_wire_logic_cluster/lc_0/out
T_22_23_sp4_h_l_5
T_21_19_sp4_v_t_47
T_21_15_sp4_v_t_43
T_20_18_lc_trk_g3_3
T_20_18_wire_logic_cluster/lc_7/in_1

T_22_23_wire_logic_cluster/lc_0/out
T_22_23_sp4_h_l_5
T_21_19_sp4_v_t_47
T_21_15_sp4_v_t_43
T_20_17_lc_trk_g0_6
T_20_17_wire_logic_cluster/lc_1/in_1

T_22_23_wire_logic_cluster/lc_0/out
T_22_23_sp4_h_l_5
T_21_19_sp4_v_t_47
T_21_15_sp4_v_t_43
T_20_17_lc_trk_g0_6
T_20_17_wire_logic_cluster/lc_3/in_1

T_22_23_wire_logic_cluster/lc_0/out
T_22_23_sp4_h_l_5
T_21_19_sp4_v_t_47
T_21_15_sp4_v_t_43
T_20_17_lc_trk_g0_6
T_20_17_input_2_6
T_20_17_wire_logic_cluster/lc_6/in_2

T_22_23_wire_logic_cluster/lc_0/out
T_22_19_sp4_v_t_37
T_19_19_sp4_h_l_6
T_18_15_sp4_v_t_43
T_17_17_lc_trk_g1_6
T_17_17_wire_logic_cluster/lc_2/in_1

T_22_23_wire_logic_cluster/lc_0/out
T_19_23_sp12_h_l_0
T_18_11_sp12_v_t_23
T_18_14_lc_trk_g3_3
T_18_14_wire_logic_cluster/lc_3/in_1

T_22_23_wire_logic_cluster/lc_0/out
T_23_20_sp4_v_t_41
T_20_20_sp4_h_l_10
T_19_16_sp4_v_t_47
T_19_18_lc_trk_g3_2
T_19_18_wire_logic_cluster/lc_2/in_3

T_22_23_wire_logic_cluster/lc_0/out
T_23_20_sp4_v_t_41
T_20_20_sp4_h_l_10
T_19_16_sp4_v_t_47
T_18_17_lc_trk_g3_7
T_18_17_wire_logic_cluster/lc_1/in_3

T_22_23_wire_logic_cluster/lc_0/out
T_22_19_sp4_v_t_37
T_23_19_sp4_h_l_0
T_23_19_lc_trk_g0_5
T_23_19_wire_logic_cluster/lc_7/in_0

T_22_23_wire_logic_cluster/lc_0/out
T_23_20_sp4_v_t_41
T_23_16_sp4_v_t_41
T_23_18_lc_trk_g2_4
T_23_18_wire_logic_cluster/lc_7/in_1

T_22_23_wire_logic_cluster/lc_0/out
T_23_20_sp4_v_t_41
T_23_16_sp4_v_t_41
T_23_17_lc_trk_g2_1
T_23_17_wire_logic_cluster/lc_6/in_1

T_22_23_wire_logic_cluster/lc_0/out
T_23_20_sp4_v_t_41
T_23_16_sp4_v_t_41
T_23_18_lc_trk_g2_4
T_23_18_input_2_0
T_23_18_wire_logic_cluster/lc_0/in_2

T_22_23_wire_logic_cluster/lc_0/out
T_22_11_sp12_v_t_23
T_22_16_lc_trk_g3_7
T_22_16_wire_logic_cluster/lc_3/in_1

T_22_23_wire_logic_cluster/lc_0/out
T_22_11_sp12_v_t_23
T_22_16_lc_trk_g3_7
T_22_16_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_gpio_core.lb_0038_regZ0Z_24
T_16_19_wire_logic_cluster/lc_6/out
T_15_19_sp12_h_l_0
T_16_19_sp4_h_l_3
T_15_19_sp4_v_t_38
T_15_22_lc_trk_g0_6
T_15_22_input_2_4
T_15_22_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.lb_wr_d_p1Z0Z_18
T_23_19_wire_logic_cluster/lc_4/out
T_16_19_sp12_h_l_0
T_15_19_sp12_v_t_23
T_16_31_sp12_h_l_0
T_15_31_sp4_h_l_1
T_14_27_sp4_v_t_43
T_14_23_sp4_v_t_39
T_13_24_lc_trk_g2_7
T_13_24_wire_logic_cluster/lc_0/in_3

T_23_19_wire_logic_cluster/lc_4/out
T_16_19_sp12_h_l_0
T_15_19_sp12_v_t_23
T_16_31_sp12_h_l_0
T_15_31_sp4_h_l_1
T_14_27_sp4_v_t_43
T_14_23_sp4_v_t_39
T_14_25_lc_trk_g2_2
T_14_25_wire_logic_cluster/lc_3/in_3

T_23_19_wire_logic_cluster/lc_4/out
T_16_19_sp12_h_l_0
T_15_19_sp12_v_t_23
T_16_31_sp12_h_l_0
T_15_31_sp4_h_l_1
T_14_27_sp4_v_t_43
T_14_23_sp4_v_t_39
T_13_25_lc_trk_g1_2
T_13_25_wire_logic_cluster/lc_2/in_3

T_23_19_wire_logic_cluster/lc_4/out
T_16_19_sp12_h_l_0
T_19_19_sp4_h_l_5
T_18_15_sp4_v_t_40
T_18_11_sp4_v_t_40
T_18_7_sp4_v_t_45
T_15_7_sp4_h_l_2
T_11_7_sp4_h_l_10
T_10_7_lc_trk_g1_2
T_10_7_wire_logic_cluster/lc_2/in_3

T_23_19_wire_logic_cluster/lc_4/out
T_23_18_sp4_v_t_40
T_20_18_sp4_h_l_11
T_16_18_sp4_h_l_2
T_12_18_sp4_h_l_10
T_8_18_sp4_h_l_6
T_4_18_sp4_h_l_2
T_7_18_sp4_v_t_39
T_7_22_sp4_v_t_39
T_6_25_lc_trk_g2_7
T_6_25_wire_logic_cluster/lc_2/in_3

T_23_19_wire_logic_cluster/lc_4/out
T_23_18_sp4_v_t_40
T_20_18_sp4_h_l_11
T_16_18_sp4_h_l_2
T_12_18_sp4_h_l_10
T_8_18_sp4_h_l_6
T_7_14_sp4_v_t_46
T_7_10_sp4_v_t_46
T_7_11_lc_trk_g3_6
T_7_11_wire_logic_cluster/lc_2/in_3

T_23_19_wire_logic_cluster/lc_4/out
T_23_18_sp4_v_t_40
T_20_18_sp4_h_l_11
T_16_18_sp4_h_l_2
T_12_18_sp4_h_l_10
T_8_18_sp4_h_l_6
T_4_18_sp4_h_l_2
T_7_18_sp4_v_t_39
T_6_20_lc_trk_g1_2
T_6_20_wire_logic_cluster/lc_2/in_3

T_23_19_wire_logic_cluster/lc_4/out
T_16_19_sp12_h_l_0
T_19_19_sp4_h_l_5
T_18_15_sp4_v_t_40
T_18_11_sp4_v_t_40
T_18_7_sp4_v_t_45
T_17_8_lc_trk_g3_5
T_17_8_wire_logic_cluster/lc_2/in_0

T_23_19_wire_logic_cluster/lc_4/out
T_23_18_sp4_v_t_40
T_20_18_sp4_h_l_11
T_16_18_sp4_h_l_2
T_12_18_sp4_h_l_10
T_8_18_sp4_h_l_6
T_9_18_lc_trk_g3_6
T_9_18_wire_logic_cluster/lc_6/in_3

T_23_19_wire_logic_cluster/lc_4/out
T_23_18_sp4_v_t_40
T_20_18_sp4_h_l_11
T_16_18_sp4_h_l_2
T_12_18_sp4_h_l_10
T_8_18_sp4_h_l_6
T_7_18_lc_trk_g0_6
T_7_18_wire_logic_cluster/lc_1/in_3

T_23_19_wire_logic_cluster/lc_4/out
T_23_18_sp4_v_t_40
T_20_18_sp4_h_l_11
T_16_18_sp4_h_l_2
T_17_18_lc_trk_g2_2
T_17_18_wire_logic_cluster/lc_2/in_0

T_23_19_wire_logic_cluster/lc_4/out
T_23_18_sp4_v_t_40
T_20_18_sp4_h_l_11
T_19_14_sp4_v_t_46
T_18_16_lc_trk_g2_3
T_18_16_wire_logic_cluster/lc_6/in_3

T_23_19_wire_logic_cluster/lc_4/out
T_24_19_sp4_h_l_8
T_23_19_sp4_v_t_39
T_20_23_sp4_h_l_2
T_19_23_lc_trk_g1_2
T_19_23_wire_logic_cluster/lc_0/in_3

T_23_19_wire_logic_cluster/lc_4/out
T_16_19_sp12_h_l_0
T_15_19_sp12_v_t_23
T_15_25_lc_trk_g3_4
T_15_25_wire_logic_cluster/lc_2/in_3

T_23_19_wire_logic_cluster/lc_4/out
T_23_18_sp4_v_t_40
T_20_22_sp4_h_l_5
T_16_22_sp4_h_l_1
T_17_22_lc_trk_g3_1
T_17_22_wire_logic_cluster/lc_1/in_3

T_23_19_wire_logic_cluster/lc_4/out
T_23_18_sp4_v_t_40
T_20_22_sp4_h_l_5
T_20_22_lc_trk_g0_0
T_20_22_wire_logic_cluster/lc_4/in_0

T_23_19_wire_logic_cluster/lc_4/out
T_16_19_sp12_h_l_0
T_16_19_lc_trk_g1_3
T_16_19_wire_logic_cluster/lc_2/in_0

T_23_19_wire_logic_cluster/lc_4/out
T_23_18_sp4_v_t_40
T_22_22_lc_trk_g1_5
T_22_22_wire_logic_cluster/lc_2/in_0

T_23_19_wire_logic_cluster/lc_4/out
T_16_19_sp12_h_l_0
T_18_19_lc_trk_g1_7
T_18_19_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_sump2.post_trig_cntZ0Z_3
T_5_11_wire_logic_cluster/lc_3/out
T_6_12_lc_trk_g3_3
T_6_12_input_2_0
T_6_12_wire_logic_cluster/lc_0/in_2

T_5_11_wire_logic_cluster/lc_3/out
T_5_11_lc_trk_g1_3
T_5_11_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.lb_wr_d_p1Z0Z_15
T_22_19_wire_logic_cluster/lc_3/out
T_22_19_sp4_h_l_11
T_18_19_sp4_h_l_11
T_17_15_sp4_v_t_41
T_14_19_sp4_h_l_9
T_10_19_sp4_h_l_5
T_13_15_sp4_v_t_46
T_13_11_sp4_v_t_39
T_13_7_sp4_v_t_39
T_12_9_lc_trk_g0_2
T_12_9_wire_logic_cluster/lc_7/in_3

T_22_19_wire_logic_cluster/lc_3/out
T_22_19_sp4_h_l_11
T_18_19_sp4_h_l_11
T_17_15_sp4_v_t_41
T_14_19_sp4_h_l_9
T_10_19_sp4_h_l_0
T_13_15_sp4_v_t_37
T_13_19_sp4_v_t_45
T_13_22_lc_trk_g0_5
T_13_22_wire_logic_cluster/lc_0/in_3

T_22_19_wire_logic_cluster/lc_3/out
T_23_16_sp4_v_t_47
T_20_16_sp4_h_l_4
T_16_16_sp4_h_l_7
T_12_16_sp4_h_l_7
T_8_16_sp4_h_l_7
T_7_12_sp4_v_t_37
T_7_8_sp4_v_t_37
T_7_10_lc_trk_g2_0
T_7_10_wire_logic_cluster/lc_7/in_3

T_22_19_wire_logic_cluster/lc_3/out
T_23_16_sp4_v_t_47
T_20_16_sp4_h_l_4
T_16_16_sp4_h_l_7
T_12_16_sp4_h_l_7
T_8_16_sp4_h_l_7
T_7_16_sp4_v_t_42
T_7_20_sp4_v_t_38
T_6_21_lc_trk_g2_6
T_6_21_wire_logic_cluster/lc_7/in_3

T_22_19_wire_logic_cluster/lc_3/out
T_23_16_sp4_v_t_47
T_20_16_sp4_h_l_4
T_16_16_sp4_h_l_7
T_19_12_sp4_v_t_42
T_19_8_sp4_v_t_47
T_16_8_sp4_h_l_10
T_16_8_lc_trk_g0_7
T_16_8_wire_logic_cluster/lc_2/in_3

T_22_19_wire_logic_cluster/lc_3/out
T_23_16_sp4_v_t_47
T_20_16_sp4_h_l_4
T_16_16_sp4_h_l_7
T_12_16_sp4_h_l_7
T_11_16_sp4_v_t_42
T_11_20_sp4_v_t_38
T_10_22_lc_trk_g1_3
T_10_22_wire_logic_cluster/lc_5/in_3

T_22_19_wire_logic_cluster/lc_3/out
T_23_16_sp4_v_t_47
T_20_16_sp4_h_l_4
T_16_16_sp4_h_l_7
T_12_16_sp4_h_l_7
T_8_16_sp4_h_l_7
T_7_12_sp4_v_t_37
T_7_14_lc_trk_g2_0
T_7_14_wire_logic_cluster/lc_7/in_3

T_22_19_wire_logic_cluster/lc_3/out
T_23_16_sp4_v_t_47
T_20_16_sp4_h_l_4
T_16_16_sp4_h_l_7
T_12_16_sp4_h_l_7
T_8_16_sp4_h_l_7
T_7_16_sp4_v_t_42
T_6_18_lc_trk_g1_7
T_6_18_wire_logic_cluster/lc_7/in_3

T_22_19_wire_logic_cluster/lc_3/out
T_23_16_sp4_v_t_47
T_20_16_sp4_h_l_4
T_16_16_sp4_h_l_7
T_12_16_sp4_h_l_7
T_8_16_sp4_h_l_7
T_7_16_sp4_v_t_42
T_7_20_lc_trk_g0_7
T_7_20_wire_logic_cluster/lc_6/in_3

T_22_19_wire_logic_cluster/lc_3/out
T_23_16_sp4_v_t_47
T_20_16_sp4_h_l_4
T_16_16_sp4_h_l_0
T_15_16_sp4_v_t_43
T_15_20_sp4_v_t_39
T_14_24_lc_trk_g1_2
T_14_24_wire_logic_cluster/lc_7/in_0

T_22_19_wire_logic_cluster/lc_3/out
T_22_19_sp4_h_l_11
T_18_19_sp4_h_l_11
T_17_15_sp4_v_t_41
T_14_19_sp4_h_l_9
T_10_19_sp4_h_l_5
T_9_19_lc_trk_g0_5
T_9_19_wire_logic_cluster/lc_6/in_3

T_22_19_wire_logic_cluster/lc_3/out
T_23_16_sp4_v_t_47
T_20_16_sp4_h_l_4
T_16_16_sp4_h_l_7
T_19_16_sp4_v_t_42
T_18_20_lc_trk_g1_7
T_18_20_wire_logic_cluster/lc_7/in_3

T_22_19_wire_logic_cluster/lc_3/out
T_23_16_sp4_v_t_47
T_20_16_sp4_h_l_4
T_16_16_sp4_h_l_7
T_12_16_sp4_h_l_7
T_14_16_lc_trk_g2_2
T_14_16_wire_logic_cluster/lc_7/in_3

T_22_19_wire_logic_cluster/lc_3/out
T_22_19_sp4_h_l_11
T_18_19_sp4_h_l_11
T_21_19_sp4_v_t_41
T_20_22_lc_trk_g3_1
T_20_22_wire_logic_cluster/lc_2/in_0

T_22_19_wire_logic_cluster/lc_3/out
T_23_16_sp4_v_t_47
T_20_16_sp4_h_l_4
T_16_16_sp4_h_l_0
T_18_16_lc_trk_g3_5
T_18_16_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_sump2.ctrl_05_regZ0Z_21
T_17_8_wire_logic_cluster/lc_6/out
T_17_8_sp4_h_l_1
T_19_8_lc_trk_g2_4
T_19_8_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.lb_wr_d_p1Z0Z_25
T_22_25_wire_logic_cluster/lc_6/out
T_20_25_sp4_h_l_9
T_19_21_sp4_v_t_39
T_19_17_sp4_v_t_39
T_19_13_sp4_v_t_40
T_16_13_sp4_h_l_11
T_12_13_sp4_h_l_2
T_8_13_sp4_h_l_5
T_7_9_sp4_v_t_47
T_6_10_lc_trk_g3_7
T_6_10_wire_logic_cluster/lc_1/in_3

T_22_25_wire_logic_cluster/lc_6/out
T_20_25_sp4_h_l_9
T_19_21_sp4_v_t_39
T_19_17_sp4_v_t_39
T_19_13_sp4_v_t_40
T_16_13_sp4_h_l_11
T_12_13_sp4_h_l_2
T_11_13_lc_trk_g1_2
T_11_13_wire_logic_cluster/lc_2/in_3

T_22_25_wire_logic_cluster/lc_6/out
T_22_25_sp4_h_l_1
T_18_25_sp4_h_l_4
T_17_21_sp4_v_t_44
T_17_17_sp4_v_t_44
T_17_13_sp4_v_t_40
T_17_16_lc_trk_g0_0
T_17_16_wire_logic_cluster/lc_2/in_0

T_22_25_wire_logic_cluster/lc_6/out
T_20_25_sp4_h_l_9
T_16_25_sp4_h_l_9
T_15_25_sp4_v_t_44
T_12_25_sp4_h_l_3
T_11_21_sp4_v_t_45
T_11_23_lc_trk_g3_0
T_11_23_wire_logic_cluster/lc_1/in_0

T_22_25_wire_logic_cluster/lc_6/out
T_20_25_sp4_h_l_9
T_19_21_sp4_v_t_39
T_19_17_sp4_v_t_39
T_19_13_sp4_v_t_40
T_19_9_sp4_v_t_40
T_18_10_lc_trk_g3_0
T_18_10_wire_logic_cluster/lc_2/in_3

T_22_25_wire_logic_cluster/lc_6/out
T_20_25_sp4_h_l_9
T_16_25_sp4_h_l_9
T_12_25_sp4_h_l_9
T_8_25_sp4_h_l_0
T_7_21_sp4_v_t_40
T_6_24_lc_trk_g3_0
T_6_24_wire_logic_cluster/lc_2/in_3

T_22_25_wire_logic_cluster/lc_6/out
T_20_25_sp4_h_l_9
T_16_25_sp4_h_l_9
T_12_25_sp4_h_l_9
T_8_25_sp4_h_l_0
T_10_25_lc_trk_g2_5
T_10_25_wire_logic_cluster/lc_2/in_3

T_22_25_wire_logic_cluster/lc_6/out
T_20_25_sp4_h_l_9
T_16_25_sp4_h_l_9
T_15_21_sp4_v_t_44
T_15_23_lc_trk_g3_1
T_15_23_wire_logic_cluster/lc_0/in_0

T_22_25_wire_logic_cluster/lc_6/out
T_20_25_sp4_h_l_9
T_19_21_sp4_v_t_39
T_19_17_sp4_v_t_39
T_19_20_lc_trk_g0_7
T_19_20_wire_logic_cluster/lc_0/in_3

T_22_25_wire_logic_cluster/lc_6/out
T_22_25_sp4_h_l_1
T_18_25_sp4_h_l_4
T_17_25_sp4_v_t_41
T_16_26_lc_trk_g3_1
T_16_26_wire_logic_cluster/lc_3/in_3

T_22_25_wire_logic_cluster/lc_6/out
T_22_25_sp4_h_l_1
T_18_25_sp4_h_l_4
T_17_21_sp4_v_t_44
T_16_24_lc_trk_g3_4
T_16_24_wire_logic_cluster/lc_2/in_3

T_22_25_wire_logic_cluster/lc_6/out
T_20_25_sp4_h_l_9
T_16_25_sp4_h_l_9
T_15_25_sp4_v_t_44
T_14_26_lc_trk_g3_4
T_14_26_wire_logic_cluster/lc_0/in_3

T_22_25_wire_logic_cluster/lc_6/out
T_20_25_sp4_h_l_9
T_16_25_sp4_h_l_9
T_12_25_sp4_h_l_9
T_12_25_lc_trk_g0_4
T_12_25_wire_logic_cluster/lc_1/in_3

T_22_25_wire_logic_cluster/lc_6/out
T_20_25_sp4_h_l_9
T_19_21_sp4_v_t_39
T_19_24_lc_trk_g0_7
T_19_24_wire_logic_cluster/lc_1/in_0

T_22_25_wire_logic_cluster/lc_6/out
T_20_25_sp4_h_l_9
T_19_25_sp4_v_t_38
T_19_26_lc_trk_g2_6
T_19_26_wire_logic_cluster/lc_5/in_3

T_22_25_wire_logic_cluster/lc_6/out
T_20_25_sp4_h_l_9
T_19_25_sp4_v_t_38
T_18_26_lc_trk_g2_6
T_18_26_wire_logic_cluster/lc_5/in_3

T_22_25_wire_logic_cluster/lc_6/out
T_20_25_sp4_h_l_9
T_19_21_sp4_v_t_39
T_19_22_lc_trk_g2_7
T_19_22_wire_logic_cluster/lc_2/in_3

T_22_25_wire_logic_cluster/lc_6/out
T_20_25_sp4_h_l_9
T_19_25_lc_trk_g0_1
T_19_25_wire_logic_cluster/lc_2/in_1

T_22_25_wire_logic_cluster/lc_6/out
T_21_24_lc_trk_g3_6
T_21_24_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.lb_wr_d_p1Z0Z_8
T_20_25_wire_logic_cluster/lc_2/out
T_18_25_sp4_h_l_1
T_17_21_sp4_v_t_43
T_14_21_sp4_h_l_6
T_10_21_sp4_h_l_2
T_9_17_sp4_v_t_42
T_6_17_sp4_h_l_7
T_5_13_sp4_v_t_37
T_5_9_sp4_v_t_38
T_5_10_lc_trk_g3_6
T_5_10_wire_logic_cluster/lc_2/in_3

T_20_25_wire_logic_cluster/lc_2/out
T_20_24_sp4_v_t_36
T_17_24_sp4_h_l_1
T_13_24_sp4_h_l_9
T_16_20_sp4_v_t_38
T_16_16_sp4_v_t_38
T_16_12_sp4_v_t_46
T_16_8_sp4_v_t_39
T_16_9_lc_trk_g2_7
T_16_9_wire_logic_cluster/lc_6/in_3

T_20_25_wire_logic_cluster/lc_2/out
T_20_24_sp4_v_t_36
T_17_24_sp4_h_l_1
T_13_24_sp4_h_l_9
T_12_20_sp4_v_t_39
T_12_16_sp4_v_t_39
T_12_12_sp4_v_t_39
T_12_8_sp4_v_t_39
T_12_11_lc_trk_g0_7
T_12_11_wire_logic_cluster/lc_6/in_3

T_20_25_wire_logic_cluster/lc_2/out
T_20_24_sp4_v_t_36
T_17_24_sp4_h_l_1
T_13_24_sp4_h_l_9
T_16_20_sp4_v_t_38
T_16_16_sp4_v_t_38
T_16_12_sp4_v_t_46
T_15_14_lc_trk_g0_0
T_15_14_wire_logic_cluster/lc_3/in_1

T_20_25_wire_logic_cluster/lc_2/out
T_20_24_sp4_v_t_36
T_17_24_sp4_h_l_1
T_13_24_sp4_h_l_9
T_9_24_sp4_h_l_9
T_8_20_sp4_v_t_39
T_8_16_sp4_v_t_47
T_7_18_lc_trk_g0_1
T_7_18_wire_logic_cluster/lc_7/in_0

T_20_25_wire_logic_cluster/lc_2/out
T_20_24_sp4_v_t_36
T_17_24_sp4_h_l_1
T_13_24_sp4_h_l_9
T_12_20_sp4_v_t_39
T_12_16_sp4_v_t_39
T_12_12_sp4_v_t_39
T_12_14_lc_trk_g3_2
T_12_14_wire_logic_cluster/lc_6/in_3

T_20_25_wire_logic_cluster/lc_2/out
T_18_25_sp4_h_l_1
T_17_21_sp4_v_t_43
T_14_21_sp4_h_l_6
T_10_21_sp4_h_l_2
T_9_17_sp4_v_t_42
T_6_17_sp4_h_l_7
T_6_17_lc_trk_g1_2
T_6_17_wire_logic_cluster/lc_6/in_3

T_20_25_wire_logic_cluster/lc_2/out
T_20_24_sp4_v_t_36
T_17_24_sp4_h_l_1
T_13_24_sp4_h_l_9
T_16_20_sp4_v_t_38
T_16_16_sp4_v_t_38
T_15_17_lc_trk_g2_6
T_15_17_wire_logic_cluster/lc_7/in_3

T_20_25_wire_logic_cluster/lc_2/out
T_20_24_sp4_v_t_36
T_17_24_sp4_h_l_1
T_13_24_sp4_h_l_9
T_12_20_sp4_v_t_39
T_12_16_sp4_v_t_39
T_12_17_lc_trk_g2_7
T_12_17_wire_logic_cluster/lc_4/in_3

T_20_25_wire_logic_cluster/lc_2/out
T_20_24_sp4_v_t_36
T_17_24_sp4_h_l_1
T_13_24_sp4_h_l_9
T_9_24_sp4_h_l_9
T_8_20_sp4_v_t_39
T_7_22_lc_trk_g1_2
T_7_22_wire_logic_cluster/lc_4/in_3

T_20_25_wire_logic_cluster/lc_2/out
T_20_24_sp4_v_t_36
T_17_24_sp4_h_l_1
T_13_24_sp4_h_l_9
T_9_24_sp4_h_l_9
T_8_20_sp4_v_t_39
T_7_21_lc_trk_g2_7
T_7_21_wire_logic_cluster/lc_6/in_3

T_20_25_wire_logic_cluster/lc_2/out
T_20_22_sp4_v_t_44
T_17_22_sp4_h_l_3
T_13_22_sp4_h_l_11
T_9_22_sp4_h_l_2
T_5_22_sp4_h_l_5
T_6_22_lc_trk_g2_5
T_6_22_wire_logic_cluster/lc_6/in_3

T_20_25_wire_logic_cluster/lc_2/out
T_18_25_sp4_h_l_1
T_17_21_sp4_v_t_43
T_14_21_sp4_h_l_6
T_10_21_sp4_h_l_2
T_9_21_lc_trk_g0_2
T_9_21_wire_logic_cluster/lc_1/in_3

T_20_25_wire_logic_cluster/lc_2/out
T_20_24_sp4_v_t_36
T_17_24_sp4_h_l_1
T_13_24_sp4_h_l_9
T_9_24_sp4_h_l_9
T_9_24_lc_trk_g0_4
T_9_24_wire_logic_cluster/lc_5/in_3

T_20_25_wire_logic_cluster/lc_2/out
T_20_22_sp4_v_t_44
T_17_22_sp4_h_l_3
T_13_22_sp4_h_l_11
T_9_22_sp4_h_l_2
T_9_22_lc_trk_g0_7
T_9_22_wire_logic_cluster/lc_6/in_3

T_20_25_wire_logic_cluster/lc_2/out
T_20_24_sp4_v_t_36
T_20_20_sp4_v_t_36
T_17_20_sp4_h_l_7
T_18_20_lc_trk_g2_7
T_18_20_wire_logic_cluster/lc_6/in_3

T_20_25_wire_logic_cluster/lc_2/out
T_20_22_sp4_v_t_44
T_20_23_lc_trk_g2_4
T_20_23_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cntZ0Z_1
T_22_12_wire_logic_cluster/lc_1/out
T_22_12_lc_trk_g1_1
T_22_12_wire_logic_cluster/lc_1/in_1

T_22_12_wire_logic_cluster/lc_1/out
T_23_13_lc_trk_g2_1
T_23_13_wire_logic_cluster/lc_5/in_0

End 

Net : test_cntZ0Z_10
T_28_24_wire_logic_cluster/lc_2/out
T_28_24_lc_trk_g1_2
T_28_24_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_gpio_core.lb_003c_regZ0Z_6
T_9_25_wire_logic_cluster/lc_4/out
T_9_21_sp4_v_t_45
T_9_23_lc_trk_g3_0
T_9_23_input_2_3
T_9_23_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_gpio_core.lb_009c_regZ0Z_3
T_19_25_wire_logic_cluster/lc_6/out
T_19_22_sp4_v_t_36
T_19_18_sp4_v_t_36
T_16_18_sp4_h_l_1
T_15_18_lc_trk_g1_1
T_15_18_input_2_2
T_15_18_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_gpio_core.lb_0080_regZ0Z_29
T_21_24_wire_logic_cluster/lc_6/out
T_21_23_sp4_v_t_44
T_18_23_sp4_h_l_9
T_14_23_sp4_h_l_5
T_14_23_lc_trk_g0_0
T_14_23_wire_logic_cluster/lc_4/in_0

T_21_24_wire_logic_cluster/lc_6/out
T_21_23_lc_trk_g0_6
T_21_23_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.lb_009c_regZ0Z_12
T_14_24_wire_logic_cluster/lc_4/out
T_12_24_sp4_h_l_5
T_11_20_sp4_v_t_40
T_11_21_lc_trk_g2_0
T_11_21_wire_logic_cluster/lc_7/in_1

End 

Net : u_core.u_gpio_core.lb_008c_regZ0Z_23
T_16_25_wire_logic_cluster/lc_7/out
T_16_25_lc_trk_g1_7
T_16_25_wire_logic_cluster/lc_6/in_0

End 

Net : u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_1_RDATA_6
T_8_14_wire_bram/ram/RDATA_6
T_7_14_sp4_h_l_10
T_10_10_sp4_v_t_41
T_10_6_sp4_v_t_42
T_9_9_lc_trk_g3_2
T_9_9_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_gpio_core.lb_0024_regZ0Z_7
T_16_17_wire_logic_cluster/lc_6/out
T_16_14_sp4_v_t_36
T_13_18_sp4_h_l_1
T_14_18_lc_trk_g2_1
T_14_18_input_2_1
T_14_18_wire_logic_cluster/lc_1/in_2

T_16_17_wire_logic_cluster/lc_6/out
T_16_11_sp12_v_t_23
T_16_15_lc_trk_g2_0
T_16_15_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.lb_0088_regZ0Z_19
T_9_18_wire_logic_cluster/lc_7/out
T_9_16_sp4_v_t_43
T_9_20_sp4_v_t_43
T_10_24_sp4_h_l_6
T_14_24_sp4_h_l_6
T_15_24_lc_trk_g3_6
T_15_24_input_2_5
T_15_24_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_gpio_core.lb_0020_regZ0Z_9
T_6_22_wire_logic_cluster/lc_7/out
T_6_21_sp4_v_t_46
T_7_21_sp4_h_l_4
T_11_21_sp4_h_l_0
T_12_21_lc_trk_g3_0
T_12_21_wire_logic_cluster/lc_2/in_1

T_6_22_wire_logic_cluster/lc_7/out
T_6_20_sp4_v_t_43
T_5_24_lc_trk_g1_6
T_5_24_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_gpio_core.lb_0094_regZ0Z_20
T_13_25_wire_logic_cluster/lc_5/out
T_13_23_sp4_v_t_39
T_13_19_sp4_v_t_40
T_13_20_lc_trk_g3_0
T_13_20_wire_logic_cluster/lc_7/in_0

End 

Net : u_core.lb_wr_d_p1Z0Z_30
T_21_26_wire_logic_cluster/lc_4/out
T_22_26_sp12_h_l_0
T_10_26_sp12_h_l_0
T_9_14_sp12_v_t_23
T_9_14_sp4_v_t_45
T_9_10_sp4_v_t_45
T_6_10_sp4_h_l_2
T_6_10_lc_trk_g0_7
T_6_10_wire_logic_cluster/lc_6/in_3

T_21_26_wire_logic_cluster/lc_4/out
T_21_18_sp12_v_t_23
T_10_18_sp12_h_l_0
T_17_18_sp4_h_l_9
T_16_14_sp4_v_t_39
T_16_10_sp4_v_t_39
T_16_6_sp4_v_t_47
T_16_8_lc_trk_g2_2
T_16_8_wire_logic_cluster/lc_7/in_3

T_21_26_wire_logic_cluster/lc_4/out
T_21_18_sp12_v_t_23
T_10_18_sp12_h_l_0
T_0_18_span12_horz_7
T_3_18_sp4_h_l_7
T_6_14_sp4_v_t_36
T_6_17_lc_trk_g1_4
T_6_17_wire_logic_cluster/lc_0/in_3

T_21_26_wire_logic_cluster/lc_4/out
T_14_26_sp12_h_l_0
T_13_26_sp12_v_t_23
T_13_24_sp4_v_t_47
T_14_24_sp4_h_l_10
T_17_20_sp4_v_t_41
T_18_20_sp4_h_l_4
T_19_20_lc_trk_g3_4
T_19_20_wire_logic_cluster/lc_6/in_3

T_21_26_wire_logic_cluster/lc_4/out
T_22_26_sp12_h_l_0
T_10_26_sp12_h_l_0
T_9_26_sp4_h_l_1
T_8_22_sp4_v_t_43
T_8_18_sp4_v_t_44
T_7_21_lc_trk_g3_4
T_7_21_wire_logic_cluster/lc_0/in_3

T_21_26_wire_logic_cluster/lc_4/out
T_21_18_sp12_v_t_23
T_10_18_sp12_h_l_0
T_17_18_sp4_h_l_9
T_16_14_sp4_v_t_44
T_13_14_sp4_h_l_3
T_12_14_lc_trk_g0_3
T_12_14_wire_logic_cluster/lc_0/in_3

T_21_26_wire_logic_cluster/lc_4/out
T_22_26_sp12_h_l_0
T_10_26_sp12_h_l_0
T_9_26_sp4_h_l_1
T_8_22_sp4_v_t_43
T_5_22_sp4_h_l_6
T_6_22_lc_trk_g3_6
T_6_22_wire_logic_cluster/lc_0/in_3

T_21_26_wire_logic_cluster/lc_4/out
T_22_26_sp12_h_l_0
T_10_26_sp12_h_l_0
T_9_26_sp4_h_l_1
T_12_22_sp4_v_t_36
T_12_23_lc_trk_g3_4
T_12_23_wire_logic_cluster/lc_3/in_0

T_21_26_wire_logic_cluster/lc_4/out
T_21_18_sp12_v_t_23
T_10_18_sp12_h_l_0
T_17_18_sp4_h_l_9
T_16_14_sp4_v_t_44
T_16_17_lc_trk_g1_4
T_16_17_wire_logic_cluster/lc_0/in_3

T_21_26_wire_logic_cluster/lc_4/out
T_22_26_sp12_h_l_0
T_10_26_sp12_h_l_0
T_9_26_sp4_h_l_1
T_12_22_sp4_v_t_36
T_11_25_lc_trk_g2_4
T_11_25_wire_logic_cluster/lc_3/in_3

T_21_26_wire_logic_cluster/lc_4/out
T_14_26_sp12_h_l_0
T_13_26_sp12_v_t_23
T_13_24_sp4_v_t_47
T_10_24_sp4_h_l_10
T_10_24_lc_trk_g0_7
T_10_24_wire_logic_cluster/lc_1/in_0

T_21_26_wire_logic_cluster/lc_4/out
T_22_26_sp12_h_l_0
T_10_26_sp12_h_l_0
T_9_14_sp12_v_t_23
T_9_22_lc_trk_g3_0
T_9_22_wire_logic_cluster/lc_0/in_3

T_21_26_wire_logic_cluster/lc_4/out
T_22_26_sp12_h_l_0
T_10_26_sp12_h_l_0
T_9_14_sp12_v_t_23
T_9_25_lc_trk_g2_3
T_9_25_wire_logic_cluster/lc_0/in_3

T_21_26_wire_logic_cluster/lc_4/out
T_14_26_sp12_h_l_0
T_13_26_sp12_v_t_23
T_13_24_sp4_v_t_47
T_14_24_sp4_h_l_10
T_13_24_lc_trk_g1_2
T_13_24_wire_logic_cluster/lc_6/in_3

T_21_26_wire_logic_cluster/lc_4/out
T_14_26_sp12_h_l_0
T_17_26_sp4_h_l_5
T_16_22_sp4_v_t_40
T_15_23_lc_trk_g3_0
T_15_23_wire_logic_cluster/lc_5/in_0

T_21_26_wire_logic_cluster/lc_4/out
T_14_26_sp12_h_l_0
T_13_26_lc_trk_g1_0
T_13_26_wire_logic_cluster/lc_1/in_0

T_21_26_wire_logic_cluster/lc_4/out
T_22_25_sp4_v_t_41
T_19_25_sp4_h_l_10
T_19_25_lc_trk_g1_7
T_19_25_wire_logic_cluster/lc_7/in_3

T_21_26_wire_logic_cluster/lc_4/out
T_21_22_sp4_v_t_45
T_20_24_lc_trk_g2_0
T_20_24_wire_logic_cluster/lc_0/in_0

T_21_26_wire_logic_cluster/lc_4/out
T_14_26_sp12_h_l_0
T_14_26_lc_trk_g0_3
T_14_26_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.lb_002c_regZ0Z_31
T_9_22_wire_logic_cluster/lc_1/out
T_9_22_sp4_h_l_7
T_12_22_sp4_v_t_42
T_12_23_lc_trk_g2_2
T_12_23_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_gpio_core.lb_008c_regZ0Z_20
T_11_20_wire_logic_cluster/lc_4/out
T_11_20_lc_trk_g0_4
T_11_20_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.u_gpio_core.lb_0038_regZ0Z_8
T_6_19_wire_logic_cluster/lc_7/out
T_7_18_sp4_v_t_47
T_8_18_sp4_h_l_3
T_12_18_sp4_h_l_11
T_14_18_lc_trk_g3_6
T_14_18_wire_logic_cluster/lc_2/in_1

T_6_19_wire_logic_cluster/lc_7/out
T_5_20_lc_trk_g0_7
T_5_20_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.lb_wr_d_p1Z0Z_14
T_22_19_wire_logic_cluster/lc_2/out
T_23_16_sp4_v_t_45
T_20_20_sp4_h_l_8
T_16_20_sp4_h_l_4
T_15_16_sp4_v_t_41
T_12_16_sp4_h_l_10
T_8_16_sp4_h_l_10
T_7_12_sp4_v_t_47
T_7_8_sp4_v_t_36
T_7_10_lc_trk_g2_1
T_7_10_wire_logic_cluster/lc_6/in_3

T_22_19_wire_logic_cluster/lc_2/out
T_23_16_sp4_v_t_45
T_20_20_sp4_h_l_8
T_16_20_sp4_h_l_4
T_15_16_sp4_v_t_41
T_12_16_sp4_h_l_10
T_8_16_sp4_h_l_10
T_7_12_sp4_v_t_47
T_7_14_lc_trk_g3_2
T_7_14_wire_logic_cluster/lc_6/in_3

T_22_19_wire_logic_cluster/lc_2/out
T_22_16_sp4_v_t_44
T_19_20_sp4_h_l_9
T_15_20_sp4_h_l_0
T_11_20_sp4_h_l_3
T_7_20_sp4_h_l_6
T_10_16_sp4_v_t_43
T_9_19_lc_trk_g3_3
T_9_19_wire_logic_cluster/lc_5/in_3

T_22_19_wire_logic_cluster/lc_2/out
T_22_16_sp4_v_t_44
T_19_20_sp4_h_l_9
T_15_20_sp4_h_l_0
T_11_20_sp4_h_l_3
T_7_20_sp4_h_l_6
T_6_16_sp4_v_t_43
T_6_18_lc_trk_g3_6
T_6_18_wire_logic_cluster/lc_6/in_3

T_22_19_wire_logic_cluster/lc_2/out
T_22_16_sp4_v_t_44
T_19_20_sp4_h_l_9
T_15_20_sp4_h_l_0
T_11_20_sp4_h_l_3
T_7_20_sp4_h_l_6
T_6_20_sp4_v_t_37
T_6_21_lc_trk_g2_5
T_6_21_wire_logic_cluster/lc_6/in_3

T_22_19_wire_logic_cluster/lc_2/out
T_22_16_sp4_v_t_44
T_19_20_sp4_h_l_9
T_15_20_sp4_h_l_0
T_11_20_sp4_h_l_3
T_7_20_sp4_h_l_6
T_7_20_lc_trk_g0_3
T_7_20_wire_logic_cluster/lc_5/in_0

T_22_19_wire_logic_cluster/lc_2/out
T_23_16_sp4_v_t_45
T_20_20_sp4_h_l_8
T_16_20_sp4_h_l_4
T_15_16_sp4_v_t_41
T_12_16_sp4_h_l_10
T_14_16_lc_trk_g2_7
T_14_16_wire_logic_cluster/lc_6/in_3

T_22_19_wire_logic_cluster/lc_2/out
T_22_16_sp4_v_t_44
T_19_20_sp4_h_l_9
T_15_20_sp4_h_l_0
T_11_20_sp4_h_l_3
T_10_20_sp4_v_t_44
T_10_22_lc_trk_g2_1
T_10_22_wire_logic_cluster/lc_4/in_3

T_22_19_wire_logic_cluster/lc_2/out
T_23_16_sp4_v_t_45
T_20_20_sp4_h_l_8
T_23_20_sp4_v_t_36
T_20_24_sp4_h_l_1
T_20_24_lc_trk_g1_4
T_20_24_wire_logic_cluster/lc_6/in_3

T_22_19_wire_logic_cluster/lc_2/out
T_23_16_sp4_v_t_45
T_20_20_sp4_h_l_8
T_16_20_sp4_h_l_4
T_15_16_sp4_v_t_41
T_15_17_lc_trk_g2_1
T_15_17_wire_logic_cluster/lc_2/in_3

T_22_19_wire_logic_cluster/lc_2/out
T_22_16_sp4_v_t_44
T_19_20_sp4_h_l_9
T_15_20_sp4_h_l_0
T_14_20_sp4_v_t_43
T_13_22_lc_trk_g0_6
T_13_22_wire_logic_cluster/lc_1/in_3

T_22_19_wire_logic_cluster/lc_2/out
T_22_16_sp4_v_t_44
T_19_20_sp4_h_l_9
T_15_20_sp4_h_l_0
T_14_20_sp4_v_t_43
T_14_24_lc_trk_g1_6
T_14_24_wire_logic_cluster/lc_6/in_3

T_22_19_wire_logic_cluster/lc_2/out
T_17_19_sp12_h_l_0
T_16_7_sp12_v_t_23
T_16_8_lc_trk_g2_7
T_16_8_wire_logic_cluster/lc_6/in_3

T_22_19_wire_logic_cluster/lc_2/out
T_22_9_sp12_v_t_23
T_11_9_sp12_h_l_0
T_12_9_lc_trk_g1_4
T_12_9_wire_logic_cluster/lc_6/in_3

T_22_19_wire_logic_cluster/lc_2/out
T_23_16_sp4_v_t_45
T_20_20_sp4_h_l_8
T_16_20_sp4_h_l_4
T_17_20_lc_trk_g3_4
T_17_20_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_gpio_core.lb_0024_regZ0Z_1
T_18_16_wire_logic_cluster/lc_1/out
T_18_14_sp4_v_t_47
T_15_18_sp4_h_l_10
T_11_18_sp4_h_l_6
T_10_18_sp4_v_t_43
T_10_19_lc_trk_g2_3
T_10_19_input_2_5
T_10_19_wire_logic_cluster/lc_5/in_2

T_18_16_wire_logic_cluster/lc_1/out
T_18_12_sp4_v_t_39
T_18_13_lc_trk_g3_7
T_18_13_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.lb_0024_regZ0Z_5
T_15_17_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_36
T_17_19_sp4_h_l_7
T_13_19_sp4_h_l_7
T_12_19_sp4_v_t_36
T_11_23_lc_trk_g1_1
T_11_23_input_2_4
T_11_23_wire_logic_cluster/lc_4/in_2

T_15_17_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_36
T_17_15_sp4_h_l_6
T_18_15_lc_trk_g3_6
T_18_15_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_gpio_core.lb_addr_p1_RNI47BC3_2Z0Z_5_cascade_
T_13_19_wire_logic_cluster/lc_4/ltout
T_13_19_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_gpio_core.lb_0038_regZ0Z_29
T_6_19_wire_logic_cluster/lc_1/out
T_7_17_sp4_v_t_46
T_8_17_sp4_h_l_11
T_12_17_sp4_h_l_2
T_14_17_lc_trk_g2_7
T_14_17_wire_logic_cluster/lc_0/in_1

End 

Net : u_mesa_core.tx_busy_srZ0Z_3
T_22_19_wire_logic_cluster/lc_6/out
T_22_18_lc_trk_g1_6
T_22_18_wire_logic_cluster/lc_3/in_0

End 

Net : u_core.u_sump2.rle_ram_array_13
T_25_8_wire_bram/ram/RDATA_5
T_25_8_sp4_h_l_9
T_24_8_sp4_v_t_44
T_21_12_sp4_h_l_2
T_20_12_lc_trk_g0_2
T_20_12_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.rle_ram_array_14
T_25_7_wire_bram/ram/RDATA_9
T_25_6_sp4_v_t_44
T_22_10_sp4_h_l_2
T_21_10_sp4_v_t_45
T_20_14_lc_trk_g2_0
T_20_14_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.ctrl_05_regZ0Z_23
T_17_8_wire_logic_cluster/lc_1/out
T_17_8_sp4_h_l_7
T_19_8_lc_trk_g3_2
T_19_8_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_sump2.rle_ram_array_15
T_25_7_wire_bram/ram/RDATA_13
T_26_6_sp4_v_t_37
T_23_10_sp4_h_l_0
T_22_10_sp4_v_t_43
T_21_13_lc_trk_g3_3
T_21_13_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_sump2.rle_ram_array_2
T_25_9_wire_bram/ram/RDATA_9
T_25_8_sp4_v_t_44
T_22_12_sp4_h_l_9
T_21_12_sp4_v_t_38
T_21_15_lc_trk_g0_6
T_21_15_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.c_addr_p1Z0Z_6
T_13_12_wire_logic_cluster/lc_3/out
T_14_13_lc_trk_g3_3
T_14_13_input_2_0
T_14_13_wire_logic_cluster/lc_0/in_2

T_13_12_wire_logic_cluster/lc_3/out
T_14_13_lc_trk_g3_3
T_14_13_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_sump2.ctrl_05_regZ0Z_22
T_18_10_wire_logic_cluster/lc_0/out
T_19_7_sp4_v_t_41
T_19_8_lc_trk_g3_1
T_19_8_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.lb_0090_regZ0Z_26
T_20_22_wire_logic_cluster/lc_7/out
T_20_21_lc_trk_g0_7
T_20_21_input_2_7
T_20_21_wire_logic_cluster/lc_7/in_2

End 

Net : u_core.u_sump2.c_addr_p1Z0Z_2
T_14_15_wire_logic_cluster/lc_4/out
T_14_15_lc_trk_g3_4
T_14_15_input_2_3
T_14_15_wire_logic_cluster/lc_3/in_2

T_14_15_wire_logic_cluster/lc_4/out
T_14_15_lc_trk_g3_4
T_14_15_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_sump2.rle_ram_array_12
T_25_8_wire_bram/ram/RDATA_1
T_25_6_sp4_v_t_41
T_22_10_sp4_h_l_4
T_21_10_sp4_v_t_41
T_20_13_lc_trk_g3_1
T_20_13_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_sump2.trigger_and6_0_N_41
T_19_8_wire_logic_cluster/lc_5/out
T_18_8_lc_trk_g3_5
T_18_8_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_sump2.a_addr_RNO_0Z0Z_7
T_12_15_wire_logic_cluster/lc_6/out
T_12_15_sp4_h_l_1
T_11_15_lc_trk_g1_1
T_11_15_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_sump2.un1_a_addr_cry_6
T_12_15_wire_logic_cluster/lc_5/cout
T_12_15_wire_logic_cluster/lc_6/in_3

Net : u_core.u_gpio_core.lb_0028_regZ0Z_23
T_6_24_wire_logic_cluster/lc_0/out
T_6_20_sp12_v_t_23
T_7_32_sp12_h_l_0
T_18_20_sp12_v_t_23
T_18_25_lc_trk_g3_7
T_18_25_wire_logic_cluster/lc_4/in_0

T_6_24_wire_logic_cluster/lc_0/out
T_5_25_lc_trk_g0_0
T_5_25_wire_logic_cluster/lc_7/in_1

End 

Net : u_core.u_gpio_core.lb_0084_regZ0Z_20
T_17_22_wire_logic_cluster/lc_3/out
T_15_22_sp4_h_l_3
T_14_18_sp4_v_t_38
T_13_20_lc_trk_g1_3
T_13_20_wire_logic_cluster/lc_7/in_1

End 

Net : u_core.u_gpio_core.lb_003c_regZ0Z_4
T_9_25_wire_logic_cluster/lc_2/out
T_9_15_sp12_v_t_23
T_9_17_lc_trk_g3_4
T_9_17_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_gpio_core.lb_0080_regZ0Z_28
T_21_24_wire_logic_cluster/lc_5/out
T_21_23_lc_trk_g0_5
T_21_23_wire_logic_cluster/lc_7/in_0

T_21_24_wire_logic_cluster/lc_5/out
T_21_23_lc_trk_g0_5
T_21_23_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_0_RDATA_14
T_8_11_wire_bram/ram/RDATA_14
T_8_8_sp12_v_t_22
T_9_8_sp12_h_l_1
T_15_8_lc_trk_g0_6
T_15_8_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_sump2.rle_ram_array_41
T_8_10_wire_bram/ram/RDATA_5
T_3_10_sp12_h_l_0
T_15_10_sp12_h_l_0
T_17_10_lc_trk_g0_7
T_17_10_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_sump2.rle_ram_array_62
T_8_21_wire_bram/ram/RDATA_9
T_7_21_sp12_h_l_0
T_18_9_sp12_v_t_23
T_18_18_lc_trk_g2_7
T_18_18_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_sump2.rle_ram_array_56
T_8_26_wire_bram/ram/RDATA_1
T_7_26_sp12_h_l_0
T_18_14_sp12_v_t_23
T_18_18_lc_trk_g2_0
T_18_18_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.rle_ram_array_3
T_25_9_wire_bram/ram/RDATA_13
T_25_0_span12_vert_20
T_14_11_sp12_h_l_0
T_18_11_lc_trk_g1_3
T_18_11_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_0_RDATA_15
T_8_11_wire_bram/ram/RDATA_15
T_8_0_span12_vert_20
T_9_11_sp12_h_l_0
T_19_11_lc_trk_g0_7
T_19_11_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_sump2.rle_ram_array_60
T_8_22_wire_bram/ram/RDATA_1
T_7_22_sp12_h_l_0
T_18_10_sp12_v_t_23
T_18_17_lc_trk_g3_3
T_18_17_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.rle_ram_array_39
T_8_7_wire_bram/ram/RDATA_13
T_3_7_sp12_h_l_0
T_15_7_sp12_h_l_0
T_16_7_lc_trk_g1_4
T_16_7_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.lb_009c_regZ0Z_19
T_15_25_wire_logic_cluster/lc_3/out
T_15_25_sp4_h_l_11
T_16_25_lc_trk_g3_3
T_16_25_input_2_0
T_16_25_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.N_93
T_19_17_wire_logic_cluster/lc_7/out
T_19_14_sp4_v_t_38
T_19_15_lc_trk_g2_6
T_19_15_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u0_lb_rd_d_2
T_17_25_wire_logic_cluster/lc_1/out
T_17_14_sp12_v_t_22
T_17_17_sp4_v_t_42
T_18_17_sp4_h_l_0
T_19_17_lc_trk_g2_0
T_19_17_wire_logic_cluster/lc_7/in_1

End 

Net : u_core.u_gpio_core.lb_0084_regZ0Z_2
T_17_19_wire_logic_cluster/lc_0/out
T_17_19_lc_trk_g3_0
T_17_19_wire_logic_cluster/lc_4/in_1

End 

Net : u_mesa_core.tx_busy_srZ0Z_2
T_22_18_wire_logic_cluster/lc_1/out
T_22_18_lc_trk_g3_1
T_22_18_wire_logic_cluster/lc_3/in_1

T_22_18_wire_logic_cluster/lc_1/out
T_22_19_lc_trk_g0_1
T_22_19_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.u_sump2.rle_pre_jkZ0
T_12_13_wire_logic_cluster/lc_6/out
T_12_7_sp12_v_t_23
T_12_16_lc_trk_g2_7
T_12_16_input_2_5
T_12_16_wire_logic_cluster/lc_5/in_2

T_12_13_wire_logic_cluster/lc_6/out
T_12_7_sp12_v_t_23
T_12_16_lc_trk_g2_7
T_12_16_wire_logic_cluster/lc_2/in_3

T_12_13_wire_logic_cluster/lc_6/out
T_12_10_sp4_v_t_36
T_13_14_sp4_h_l_1
T_17_14_sp4_h_l_1
T_17_14_lc_trk_g0_4
T_17_14_wire_logic_cluster/lc_7/in_3

T_12_13_wire_logic_cluster/lc_6/out
T_12_11_sp4_v_t_41
T_9_11_sp4_h_l_4
T_11_11_lc_trk_g3_1
T_11_11_wire_logic_cluster/lc_5/in_1

T_12_13_wire_logic_cluster/lc_6/out
T_12_13_lc_trk_g3_6
T_12_13_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.lb_002c_regZ0Z_4
T_9_22_wire_logic_cluster/lc_2/out
T_9_12_sp12_v_t_23
T_9_17_lc_trk_g3_7
T_9_17_input_2_2
T_9_17_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.lb_wr_d_p1Z0Z_20
T_22_25_wire_logic_cluster/lc_1/out
T_22_21_sp4_v_t_39
T_19_25_sp4_h_l_2
T_15_25_sp4_h_l_2
T_11_25_sp4_h_l_5
T_14_21_sp4_v_t_46
T_11_21_sp4_h_l_5
T_7_21_sp4_h_l_8
T_6_17_sp4_v_t_36
T_6_20_lc_trk_g0_4
T_6_20_wire_logic_cluster/lc_5/in_3

T_22_25_wire_logic_cluster/lc_1/out
T_22_21_sp4_v_t_39
T_19_25_sp4_h_l_2
T_18_21_sp4_v_t_42
T_18_17_sp4_v_t_38
T_18_13_sp4_v_t_43
T_18_9_sp4_v_t_39
T_18_5_sp4_v_t_47
T_17_8_lc_trk_g3_7
T_17_8_wire_logic_cluster/lc_5/in_3

T_22_25_wire_logic_cluster/lc_1/out
T_22_21_sp4_v_t_39
T_19_25_sp4_h_l_2
T_15_25_sp4_h_l_2
T_11_25_sp4_h_l_5
T_14_21_sp4_v_t_46
T_14_17_sp4_v_t_46
T_15_17_sp4_h_l_4
T_15_17_lc_trk_g1_1
T_15_17_wire_logic_cluster/lc_5/in_3

T_22_25_wire_logic_cluster/lc_1/out
T_21_25_sp4_h_l_10
T_17_25_sp4_h_l_6
T_13_25_sp4_h_l_6
T_12_21_sp4_v_t_46
T_12_17_sp4_v_t_42
T_12_13_sp4_v_t_47
T_12_14_lc_trk_g2_7
T_12_14_wire_logic_cluster/lc_7/in_0

T_22_25_wire_logic_cluster/lc_1/out
T_22_21_sp4_v_t_39
T_19_25_sp4_h_l_2
T_15_25_sp4_h_l_2
T_11_25_sp4_h_l_5
T_14_21_sp4_v_t_46
T_14_17_sp4_v_t_46
T_13_20_lc_trk_g3_6
T_13_20_wire_logic_cluster/lc_3/in_0

T_22_25_wire_logic_cluster/lc_1/out
T_21_25_sp4_h_l_10
T_17_25_sp4_h_l_6
T_13_25_sp4_h_l_6
T_12_21_sp4_v_t_46
T_12_17_sp4_v_t_42
T_9_17_sp4_h_l_1
T_10_17_lc_trk_g2_1
T_10_17_wire_logic_cluster/lc_5/in_0

T_22_25_wire_logic_cluster/lc_1/out
T_22_22_sp12_v_t_22
T_22_10_sp12_v_t_22
T_11_10_sp12_h_l_1
T_10_0_span12_vert_18
T_10_7_lc_trk_g3_6
T_10_7_wire_logic_cluster/lc_4/in_3

T_22_25_wire_logic_cluster/lc_1/out
T_21_25_sp4_h_l_10
T_17_25_sp4_h_l_6
T_13_25_sp4_h_l_6
T_12_21_sp4_v_t_46
T_12_17_sp4_v_t_42
T_11_20_lc_trk_g3_2
T_11_20_wire_logic_cluster/lc_4/in_3

T_22_25_wire_logic_cluster/lc_1/out
T_22_21_sp4_v_t_39
T_19_25_sp4_h_l_2
T_15_25_sp4_h_l_2
T_11_25_sp4_h_l_5
T_7_25_sp4_h_l_1
T_6_25_lc_trk_g1_1
T_6_25_wire_logic_cluster/lc_5/in_3

T_22_25_wire_logic_cluster/lc_1/out
T_22_21_sp4_v_t_39
T_19_25_sp4_h_l_2
T_15_25_sp4_h_l_2
T_14_21_sp4_v_t_39
T_14_23_lc_trk_g3_2
T_14_23_wire_logic_cluster/lc_3/in_0

T_22_25_wire_logic_cluster/lc_1/out
T_22_21_sp4_v_t_39
T_19_25_sp4_h_l_2
T_18_21_sp4_v_t_42
T_18_17_sp4_v_t_38
T_18_19_lc_trk_g2_3
T_18_19_wire_logic_cluster/lc_4/in_3

T_22_25_wire_logic_cluster/lc_1/out
T_22_21_sp4_v_t_39
T_19_25_sp4_h_l_2
T_18_21_sp4_v_t_42
T_18_17_sp4_v_t_38
T_17_18_lc_trk_g2_6
T_17_18_wire_logic_cluster/lc_5/in_3

T_22_25_wire_logic_cluster/lc_1/out
T_22_21_sp4_v_t_39
T_19_25_sp4_h_l_2
T_15_25_sp4_h_l_2
T_14_25_sp4_v_t_39
T_14_26_lc_trk_g2_7
T_14_26_wire_logic_cluster/lc_2/in_3

T_22_25_wire_logic_cluster/lc_1/out
T_22_21_sp4_v_t_39
T_19_25_sp4_h_l_2
T_15_25_sp4_h_l_2
T_11_25_sp4_h_l_5
T_13_25_lc_trk_g2_0
T_13_25_wire_logic_cluster/lc_5/in_3

T_22_25_wire_logic_cluster/lc_1/out
T_22_21_sp4_v_t_39
T_19_25_sp4_h_l_2
T_18_21_sp4_v_t_42
T_17_22_lc_trk_g3_2
T_17_22_wire_logic_cluster/lc_3/in_0

T_22_25_wire_logic_cluster/lc_1/out
T_22_21_sp4_v_t_39
T_19_25_sp4_h_l_2
T_18_25_sp4_v_t_45
T_18_26_lc_trk_g3_5
T_18_26_wire_logic_cluster/lc_1/in_3

T_22_25_wire_logic_cluster/lc_1/out
T_22_21_sp4_v_t_39
T_19_25_sp4_h_l_2
T_15_25_sp4_h_l_2
T_15_25_lc_trk_g1_7
T_15_25_wire_logic_cluster/lc_5/in_3

T_22_25_wire_logic_cluster/lc_1/out
T_22_21_sp4_v_t_39
T_19_25_sp4_h_l_2
T_15_25_sp4_h_l_2
T_14_25_lc_trk_g1_2
T_14_25_wire_logic_cluster/lc_6/in_3

T_22_25_wire_logic_cluster/lc_1/out
T_22_21_sp4_v_t_39
T_22_22_lc_trk_g3_7
T_22_22_wire_logic_cluster/lc_5/in_3

End 

Net : u_mesa_core.u_mesa_decode.payload_cntZ0Z_7
T_26_19_wire_logic_cluster/lc_7/out
T_27_17_sp4_v_t_42
T_27_13_sp4_v_t_47
T_27_14_lc_trk_g2_7
T_27_14_wire_logic_cluster/lc_1/in_0

T_26_19_wire_logic_cluster/lc_7/out
T_26_20_lc_trk_g1_7
T_26_20_input_2_6
T_26_20_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_0_RDATA_13
T_8_11_wire_bram/ram/RDATA_13
T_8_8_sp4_v_t_44
T_9_8_sp4_h_l_2
T_13_8_sp4_h_l_5
T_12_8_lc_trk_g1_5
T_12_8_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_sump2.rle_ram_array_32
T_8_20_wire_bram/ram/RDATA_1
T_8_18_sp4_v_t_41
T_9_18_sp4_h_l_4
T_13_18_sp4_h_l_7
T_13_18_lc_trk_g0_2
T_13_18_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_gpio_core.lb_009c_regZ0Z_26
T_19_25_wire_logic_cluster/lc_3/out
T_19_22_sp4_v_t_46
T_19_24_lc_trk_g3_3
T_19_24_input_2_2
T_19_24_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_sump2.rle_ram_array_37
T_8_8_wire_bram/ram/RDATA_5
T_9_7_sp4_v_t_37
T_10_7_sp4_h_l_0
T_14_7_sp4_h_l_0
T_16_7_lc_trk_g2_5
T_16_7_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_sump2.rle_ram_array_43
T_8_9_wire_bram/ram/RDATA_13
T_9_8_sp4_v_t_37
T_10_12_sp4_h_l_6
T_14_12_sp4_h_l_9
T_16_12_lc_trk_g3_4
T_16_12_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_0_RDATA_9
T_8_11_wire_bram/ram/RDATA_9
T_8_8_sp4_v_t_36
T_5_12_sp4_h_l_1
T_9_12_sp4_h_l_4
T_11_12_lc_trk_g2_1
T_11_12_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.rle_ram_array_44
T_25_12_wire_bram/ram/RDATA_1
T_26_11_sp4_v_t_45
T_23_11_sp4_h_l_8
T_19_11_sp4_h_l_4
T_19_11_lc_trk_g1_1
T_19_11_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_sump2.rle_ram_array_9
T_25_14_wire_bram/ram/RDATA_5
T_25_13_sp4_v_t_36
T_22_13_sp4_h_l_1
T_18_13_sp4_h_l_9
T_19_13_lc_trk_g3_1
T_19_13_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_0_RDATA_3
T_8_12_wire_bram/ram/RDATA_3
T_8_11_sp4_v_t_40
T_9_11_sp4_h_l_10
T_13_11_sp4_h_l_1
T_14_11_lc_trk_g2_1
T_14_11_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.N_92
T_19_18_wire_logic_cluster/lc_7/out
T_19_18_sp4_h_l_3
T_23_18_sp4_h_l_6
T_23_18_lc_trk_g0_3
T_23_18_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.gpio_pin_q_16
T_7_0_wire_io_cluster/io_1/D_IN_0
T_7_0_span12_vert_20
T_7_5_sp4_v_t_39
T_8_9_sp4_h_l_2
T_11_9_sp4_v_t_42
T_11_13_sp4_v_t_47
T_11_17_lc_trk_g1_2
T_11_17_input_2_5
T_11_17_wire_logic_cluster/lc_5/in_2

T_7_0_wire_io_cluster/io_1/D_IN_0
T_7_0_span12_vert_20
T_7_5_sp4_v_t_39
T_8_9_sp4_h_l_2
T_11_9_sp4_v_t_42
T_10_12_lc_trk_g3_2
T_10_12_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cntZ0Z_2
T_22_12_wire_logic_cluster/lc_2/out
T_22_12_lc_trk_g1_2
T_22_12_wire_logic_cluster/lc_2/in_1

T_22_12_wire_logic_cluster/lc_2/out
T_23_12_lc_trk_g0_2
T_23_12_wire_logic_cluster/lc_7/in_3

End 

Net : test_cntZ0Z_11
T_28_24_wire_logic_cluster/lc_3/out
T_28_24_lc_trk_g1_3
T_28_24_wire_logic_cluster/lc_3/in_1

End 

Net : u_mesa_core.u_mesa2lb.addr_cnt24_cascade_
T_26_23_wire_logic_cluster/lc_5/ltout
T_26_23_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_gpio_core.lb_0020_regZ0Z_18
T_6_25_wire_logic_cluster/lc_2/out
T_7_25_sp4_h_l_4
T_11_25_sp4_h_l_7
T_14_21_sp4_v_t_36
T_15_21_sp4_h_l_1
T_17_21_lc_trk_g2_4
T_17_21_wire_logic_cluster/lc_0/in_0

T_6_25_wire_logic_cluster/lc_2/out
T_7_24_lc_trk_g2_2
T_7_24_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.lb_0090_regZ0Z_28
T_20_23_wire_logic_cluster/lc_0/out
T_21_23_lc_trk_g0_0
T_21_23_wire_logic_cluster/lc_7/in_1

End 

Net : u_core.u_gpio_core.lb_0028_regZ0Z_16
T_6_20_wire_logic_cluster/lc_0/out
T_3_20_sp12_h_l_0
T_11_20_lc_trk_g1_3
T_11_20_input_2_0
T_11_20_wire_logic_cluster/lc_0/in_2

T_6_20_wire_logic_cluster/lc_0/out
T_5_21_lc_trk_g0_0
T_5_21_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.u_sump2.data_en_loc6_5_cascade_
T_9_14_wire_logic_cluster/lc_0/ltout
T_9_14_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_gpio_core.lb_0020_regZ0Z_25
T_10_25_wire_logic_cluster/lc_2/out
T_10_22_sp4_v_t_44
T_11_26_sp4_h_l_3
T_15_26_sp4_h_l_3
T_15_26_lc_trk_g0_6
T_15_26_wire_logic_cluster/lc_0/in_0

T_10_25_wire_logic_cluster/lc_2/out
T_11_26_lc_trk_g2_2
T_11_26_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u0_lb_rd_d_21
T_17_26_wire_logic_cluster/lc_1/out
T_18_23_sp4_v_t_43
T_18_19_sp4_v_t_44
T_19_19_sp4_h_l_2
T_20_19_lc_trk_g3_2
T_20_19_wire_logic_cluster/lc_7/in_0

End 

Net : u_core.N_90
T_19_17_wire_logic_cluster/lc_6/out
T_20_17_lc_trk_g1_6
T_20_17_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u0_lb_rd_d_5
T_10_23_wire_logic_cluster/lc_1/out
T_10_21_sp4_v_t_47
T_11_21_sp4_h_l_3
T_14_17_sp4_v_t_38
T_15_17_sp4_h_l_8
T_19_17_sp4_h_l_8
T_19_17_lc_trk_g0_5
T_19_17_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.lb_rd_d_1_RNO_8Z0Z_13
T_10_16_wire_logic_cluster/lc_1/out
T_10_16_lc_trk_g2_1
T_10_16_wire_logic_cluster/lc_3/in_0

End 

Net : u_core.u_sump2.a_addr_p2Z0Z_2
T_15_15_wire_logic_cluster/lc_3/out
T_9_15_sp12_h_l_1
T_21_15_sp12_h_l_1
T_27_15_sp4_h_l_6
T_26_15_sp4_v_t_37
T_26_11_sp4_v_t_37
T_26_7_sp4_v_t_37
T_25_10_lc_trk_g2_5
T_25_10_input0_5
T_25_10_wire_bram/ram/WADDR_2

T_15_15_wire_logic_cluster/lc_3/out
T_9_15_sp12_h_l_1
T_21_15_sp12_h_l_1
T_27_15_sp4_h_l_6
T_26_15_sp4_v_t_37
T_26_11_sp4_v_t_37
T_26_7_sp4_v_t_37
T_25_8_lc_trk_g2_5
T_25_8_input0_5
T_25_8_wire_bram/ram/WADDR_2

T_15_15_wire_logic_cluster/lc_3/out
T_9_15_sp12_h_l_1
T_21_15_sp12_h_l_1
T_27_15_sp4_h_l_6
T_26_15_sp4_v_t_37
T_26_11_sp4_v_t_37
T_25_12_lc_trk_g2_5
T_25_12_input0_5
T_25_12_wire_bram/ram/WADDR_2

T_15_15_wire_logic_cluster/lc_3/out
T_9_15_sp12_h_l_1
T_21_15_sp12_h_l_1
T_27_15_sp4_h_l_6
T_26_15_sp4_v_t_37
T_25_16_lc_trk_g2_5
T_25_16_input0_5
T_25_16_wire_bram/ram/WADDR_2

T_15_15_wire_logic_cluster/lc_3/out
T_13_15_sp4_h_l_3
T_9_15_sp4_h_l_6
T_8_15_sp4_v_t_43
T_8_19_sp4_v_t_43
T_8_23_sp4_v_t_44
T_8_24_lc_trk_g3_4
T_8_24_input0_5
T_8_24_wire_bram/ram/WADDR_2

T_15_15_wire_logic_cluster/lc_3/out
T_13_15_sp4_h_l_3
T_9_15_sp4_h_l_6
T_8_15_sp4_v_t_43
T_8_19_sp4_v_t_43
T_8_23_sp4_v_t_44
T_8_26_lc_trk_g1_4
T_8_26_input0_5
T_8_26_wire_bram/ram/WADDR_2

T_15_15_wire_logic_cluster/lc_3/out
T_13_15_sp4_h_l_3
T_9_15_sp4_h_l_6
T_8_15_sp4_v_t_43
T_8_19_sp4_v_t_43
T_8_20_lc_trk_g2_3
T_8_20_input0_5
T_8_20_wire_bram/ram/WADDR_2

T_15_15_wire_logic_cluster/lc_3/out
T_13_15_sp4_h_l_3
T_9_15_sp4_h_l_6
T_8_15_sp4_v_t_43
T_8_19_sp4_v_t_43
T_8_22_lc_trk_g0_3
T_8_22_input0_5
T_8_22_wire_bram/ram/WADDR_2

T_15_15_wire_logic_cluster/lc_3/out
T_13_15_sp4_h_l_3
T_9_15_sp4_h_l_6
T_8_11_sp4_v_t_46
T_8_7_sp4_v_t_42
T_8_8_lc_trk_g3_2
T_8_8_input0_5
T_8_8_wire_bram/ram/WADDR_2

T_15_15_wire_logic_cluster/lc_3/out
T_15_14_sp12_v_t_22
T_16_14_sp12_h_l_1
T_25_14_lc_trk_g0_5
T_25_14_input0_5
T_25_14_wire_bram/ram/WADDR_2

T_15_15_wire_logic_cluster/lc_3/out
T_9_15_sp12_h_l_1
T_8_3_sp12_v_t_22
T_8_10_lc_trk_g3_2
T_8_10_input0_5
T_8_10_wire_bram/ram/WADDR_2

T_15_15_wire_logic_cluster/lc_3/out
T_13_15_sp4_h_l_3
T_9_15_sp4_h_l_6
T_8_15_sp4_v_t_43
T_8_18_lc_trk_g0_3
T_8_18_input0_5
T_8_18_wire_bram/ram/WADDR_2

End 

Net : u_core.u_gpio_core.lb_rd_d_1_RNO_8Z0Z_11
T_11_19_wire_logic_cluster/lc_5/out
T_11_19_lc_trk_g3_5
T_11_19_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.N_77
T_20_19_wire_logic_cluster/lc_7/out
T_18_19_sp12_h_l_1
T_23_19_lc_trk_g1_5
T_23_19_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_gpio_core.gen_i1_5__u_gpio_pin.m12_ns_1
T_9_26_wire_logic_cluster/lc_2/out
T_9_26_lc_trk_g3_2
T_9_26_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m36_ns_1
T_12_26_wire_logic_cluster/lc_5/out
T_12_26_lc_trk_g2_5
T_12_26_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_gpio_core.lb_008c_regZ0Z_5
T_10_24_wire_logic_cluster/lc_5/out
T_10_24_lc_trk_g1_5
T_10_24_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_gpio_core.lb_002c_regZ0Z_0
T_17_18_wire_logic_cluster/lc_0/out
T_17_15_sp4_v_t_40
T_14_19_sp4_h_l_5
T_10_19_sp4_h_l_8
T_10_19_lc_trk_g0_5
T_10_19_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.lb_wr_d_p1Z0Z_9
T_20_25_wire_logic_cluster/lc_3/out
T_21_22_sp4_v_t_47
T_21_18_sp4_v_t_43
T_18_18_sp4_h_l_0
T_17_14_sp4_v_t_37
T_14_14_sp4_h_l_6
T_10_14_sp4_h_l_6
T_13_10_sp4_v_t_37
T_12_11_lc_trk_g2_5
T_12_11_wire_logic_cluster/lc_7/in_0

T_20_25_wire_logic_cluster/lc_3/out
T_20_24_sp12_v_t_22
T_20_12_sp12_v_t_22
T_9_12_sp12_h_l_1
T_8_0_span12_vert_22
T_8_9_sp4_v_t_36
T_7_11_lc_trk_g1_1
T_7_11_wire_logic_cluster/lc_5/in_3

T_20_25_wire_logic_cluster/lc_3/out
T_21_21_sp4_v_t_42
T_18_21_sp4_h_l_1
T_14_21_sp4_h_l_9
T_10_21_sp4_h_l_0
T_6_21_sp4_h_l_3
T_5_17_sp4_v_t_38
T_6_17_sp4_h_l_8
T_6_17_lc_trk_g1_5
T_6_17_wire_logic_cluster/lc_7/in_3

T_20_25_wire_logic_cluster/lc_3/out
T_21_22_sp4_v_t_47
T_21_18_sp4_v_t_43
T_18_18_sp4_h_l_0
T_17_14_sp4_v_t_37
T_17_10_sp4_v_t_45
T_17_6_sp4_v_t_41
T_16_9_lc_trk_g3_1
T_16_9_wire_logic_cluster/lc_7/in_3

T_20_25_wire_logic_cluster/lc_3/out
T_21_22_sp4_v_t_47
T_18_22_sp4_h_l_10
T_14_22_sp4_h_l_10
T_10_22_sp4_h_l_6
T_6_22_sp4_h_l_6
T_5_18_sp4_v_t_46
T_5_19_lc_trk_g2_6
T_5_19_wire_logic_cluster/lc_1/in_3

T_20_25_wire_logic_cluster/lc_3/out
T_21_22_sp4_v_t_47
T_21_18_sp4_v_t_43
T_18_18_sp4_h_l_0
T_17_14_sp4_v_t_37
T_14_14_sp4_h_l_6
T_15_14_lc_trk_g2_6
T_15_14_wire_logic_cluster/lc_5/in_3

T_20_25_wire_logic_cluster/lc_3/out
T_21_22_sp4_v_t_47
T_18_22_sp4_h_l_10
T_14_22_sp4_h_l_10
T_10_22_sp4_h_l_6
T_9_22_sp4_v_t_37
T_9_24_lc_trk_g3_0
T_9_24_wire_logic_cluster/lc_6/in_3

T_20_25_wire_logic_cluster/lc_3/out
T_21_22_sp4_v_t_47
T_18_22_sp4_h_l_10
T_14_22_sp4_h_l_10
T_10_22_sp4_h_l_6
T_6_22_sp4_h_l_6
T_7_22_lc_trk_g2_6
T_7_22_wire_logic_cluster/lc_5/in_3

T_20_25_wire_logic_cluster/lc_3/out
T_21_22_sp4_v_t_47
T_18_22_sp4_h_l_10
T_14_22_sp4_h_l_10
T_10_22_sp4_h_l_6
T_6_22_sp4_h_l_6
T_6_22_lc_trk_g1_3
T_6_22_wire_logic_cluster/lc_7/in_3

T_20_25_wire_logic_cluster/lc_3/out
T_21_21_sp4_v_t_42
T_18_21_sp4_h_l_1
T_14_21_sp4_h_l_9
T_10_21_sp4_h_l_0
T_6_21_sp4_h_l_3
T_7_21_lc_trk_g3_3
T_7_21_wire_logic_cluster/lc_7/in_3

T_20_25_wire_logic_cluster/lc_3/out
T_21_22_sp4_v_t_47
T_21_18_sp4_v_t_43
T_18_18_sp4_h_l_0
T_17_14_sp4_v_t_37
T_16_17_lc_trk_g2_5
T_16_17_wire_logic_cluster/lc_7/in_0

T_20_25_wire_logic_cluster/lc_3/out
T_14_25_sp12_h_l_1
T_13_13_sp12_v_t_22
T_13_1_sp12_v_t_22
T_13_13_lc_trk_g3_1
T_13_13_wire_logic_cluster/lc_5/in_3

T_20_25_wire_logic_cluster/lc_3/out
T_14_25_sp12_h_l_1
T_2_25_sp12_h_l_1
T_11_25_lc_trk_g1_5
T_11_25_wire_logic_cluster/lc_7/in_3

T_20_25_wire_logic_cluster/lc_3/out
T_21_22_sp4_v_t_47
T_18_22_sp4_h_l_10
T_19_22_lc_trk_g2_2
T_19_22_wire_logic_cluster/lc_5/in_3

T_20_25_wire_logic_cluster/lc_3/out
T_21_21_sp4_v_t_42
T_20_23_lc_trk_g0_7
T_20_23_wire_logic_cluster/lc_4/in_3

T_20_25_wire_logic_cluster/lc_3/out
T_20_24_lc_trk_g0_3
T_20_24_wire_logic_cluster/lc_7/in_0

T_20_25_wire_logic_cluster/lc_3/out
T_20_26_lc_trk_g0_3
T_20_26_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_gpio_core.lb_0020_regZ0Z_21
T_6_25_wire_logic_cluster/lc_6/out
T_6_22_sp4_v_t_36
T_7_26_sp4_h_l_1
T_11_26_sp4_h_l_1
T_15_26_sp4_h_l_4
T_17_26_lc_trk_g3_1
T_17_26_wire_logic_cluster/lc_2/in_0

T_6_25_wire_logic_cluster/lc_6/out
T_6_22_sp4_v_t_36
T_7_26_sp4_h_l_1
T_9_26_lc_trk_g2_4
T_9_26_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.gpio_pin_q_10
T_14_13_wire_logic_cluster/lc_6/out
T_14_7_sp12_v_t_23
T_14_18_lc_trk_g3_3
T_14_18_wire_logic_cluster/lc_5/in_1

T_14_13_wire_logic_cluster/lc_6/out
T_14_10_sp4_v_t_36
T_11_10_sp4_h_l_7
T_11_10_lc_trk_g1_2
T_11_10_wire_logic_cluster/lc_4/in_3

End 

Net : u_mesa_core.u_mesa_decode.rx_in_rdy_pZ0Z1
T_16_20_wire_logic_cluster/lc_0/out
T_16_20_sp4_h_l_5
T_20_20_sp4_h_l_1
T_24_20_sp4_h_l_9
T_28_20_sp4_h_l_0
T_27_20_lc_trk_g0_0
T_27_20_wire_logic_cluster/lc_4/in_0

T_16_20_wire_logic_cluster/lc_0/out
T_16_20_sp4_h_l_5
T_20_20_sp4_h_l_1
T_24_20_sp4_h_l_9
T_26_20_lc_trk_g2_4
T_26_20_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_gpio_core.lb_0020_regZ0Z_19
T_6_25_wire_logic_cluster/lc_3/out
T_7_24_sp4_v_t_39
T_8_24_sp4_h_l_7
T_12_24_sp4_h_l_3
T_16_24_sp4_h_l_6
T_15_24_lc_trk_g0_6
T_15_24_wire_logic_cluster/lc_2/in_0

T_6_25_wire_logic_cluster/lc_3/out
T_7_24_lc_trk_g3_3
T_7_24_wire_logic_cluster/lc_1/in_3

End 

Net : u_mesa_core.u_mesa_decode.packet_jk_0_sqmuxa
T_27_20_wire_logic_cluster/lc_4/out
T_26_20_lc_trk_g3_4
T_26_20_wire_logic_cluster/lc_1/in_0

T_27_20_wire_logic_cluster/lc_4/out
T_26_20_lc_trk_g3_4
T_26_20_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.lb_wr_d_p1Z0Z_26
T_22_25_wire_logic_cluster/lc_7/out
T_20_25_sp12_h_l_1
T_19_13_sp12_v_t_22
T_8_13_sp12_h_l_1
T_7_1_sp12_v_t_22
T_7_8_sp4_v_t_38
T_6_10_lc_trk_g0_3
T_6_10_wire_logic_cluster/lc_2/in_3

T_22_25_wire_logic_cluster/lc_7/out
T_20_25_sp12_h_l_1
T_19_13_sp12_v_t_22
T_19_1_sp12_v_t_22
T_19_8_sp4_v_t_38
T_18_10_lc_trk_g1_3
T_18_10_wire_logic_cluster/lc_3/in_3

T_22_25_wire_logic_cluster/lc_7/out
T_22_24_sp4_v_t_46
T_19_24_sp4_h_l_5
T_15_24_sp4_h_l_5
T_11_24_sp4_h_l_1
T_7_24_sp4_h_l_4
T_6_24_lc_trk_g0_4
T_6_24_wire_logic_cluster/lc_3/in_3

T_22_25_wire_logic_cluster/lc_7/out
T_20_25_sp12_h_l_1
T_19_13_sp12_v_t_22
T_8_13_sp12_h_l_1
T_11_13_lc_trk_g1_1
T_11_13_wire_logic_cluster/lc_3/in_3

T_22_25_wire_logic_cluster/lc_7/out
T_22_23_sp4_v_t_43
T_19_23_sp4_h_l_0
T_18_19_sp4_v_t_37
T_18_15_sp4_v_t_38
T_17_16_lc_trk_g2_6
T_17_16_wire_logic_cluster/lc_3/in_3

T_22_25_wire_logic_cluster/lc_7/out
T_23_22_sp4_v_t_39
T_20_26_sp4_h_l_2
T_16_26_sp4_h_l_5
T_15_22_sp4_v_t_40
T_15_23_lc_trk_g2_0
T_15_23_wire_logic_cluster/lc_1/in_3

T_22_25_wire_logic_cluster/lc_7/out
T_22_23_sp4_v_t_43
T_19_23_sp4_h_l_0
T_18_19_sp4_v_t_37
T_15_19_sp4_h_l_0
T_16_19_lc_trk_g2_0
T_16_19_wire_logic_cluster/lc_7/in_3

T_22_25_wire_logic_cluster/lc_7/out
T_23_22_sp4_v_t_39
T_20_26_sp4_h_l_2
T_16_26_sp4_h_l_5
T_12_26_sp4_h_l_5
T_14_26_lc_trk_g2_0
T_14_26_wire_logic_cluster/lc_1/in_3

T_22_25_wire_logic_cluster/lc_7/out
T_22_24_sp4_v_t_46
T_19_24_sp4_h_l_5
T_15_24_sp4_h_l_5
T_11_24_sp4_h_l_1
T_13_24_lc_trk_g2_4
T_13_24_wire_logic_cluster/lc_1/in_3

T_22_25_wire_logic_cluster/lc_7/out
T_22_24_sp4_v_t_46
T_19_24_sp4_h_l_5
T_15_24_sp4_h_l_5
T_16_24_lc_trk_g2_5
T_16_24_wire_logic_cluster/lc_3/in_0

T_22_25_wire_logic_cluster/lc_7/out
T_23_22_sp4_v_t_39
T_20_22_sp4_h_l_8
T_19_18_sp4_v_t_45
T_19_20_lc_trk_g2_0
T_19_20_wire_logic_cluster/lc_1/in_3

T_22_25_wire_logic_cluster/lc_7/out
T_20_25_sp12_h_l_1
T_8_25_sp12_h_l_1
T_10_25_lc_trk_g0_6
T_10_25_wire_logic_cluster/lc_3/in_3

T_22_25_wire_logic_cluster/lc_7/out
T_23_22_sp4_v_t_39
T_20_26_sp4_h_l_2
T_16_26_sp4_h_l_5
T_16_26_lc_trk_g1_0
T_16_26_wire_logic_cluster/lc_4/in_3

T_22_25_wire_logic_cluster/lc_7/out
T_23_22_sp4_v_t_39
T_20_22_sp4_h_l_8
T_19_22_lc_trk_g0_0
T_19_22_wire_logic_cluster/lc_3/in_1

T_22_25_wire_logic_cluster/lc_7/out
T_20_25_sp4_h_l_11
T_19_25_sp4_v_t_46
T_18_26_lc_trk_g3_6
T_18_26_wire_logic_cluster/lc_6/in_3

T_22_25_wire_logic_cluster/lc_7/out
T_22_24_sp4_v_t_46
T_19_24_sp4_h_l_11
T_19_24_lc_trk_g0_6
T_19_24_wire_logic_cluster/lc_3/in_3

T_22_25_wire_logic_cluster/lc_7/out
T_23_22_sp4_v_t_39
T_20_22_sp4_h_l_8
T_20_22_lc_trk_g1_5
T_20_22_wire_logic_cluster/lc_7/in_3

T_22_25_wire_logic_cluster/lc_7/out
T_20_25_sp4_h_l_11
T_19_25_lc_trk_g1_3
T_19_25_wire_logic_cluster/lc_3/in_3

T_22_25_wire_logic_cluster/lc_7/out
T_21_24_lc_trk_g3_7
T_21_24_wire_logic_cluster/lc_3/in_3

End 

Net : u_mesa_core.tx_busy_srZ0Z_1
T_22_18_wire_logic_cluster/lc_5/out
T_22_18_lc_trk_g1_5
T_22_18_wire_logic_cluster/lc_3/in_3

T_22_18_wire_logic_cluster/lc_5/out
T_22_18_lc_trk_g1_5
T_22_18_wire_logic_cluster/lc_1/in_3

End 

Net : u_mesa_core.u_mesa_decode.N_68
T_27_20_wire_logic_cluster/lc_6/out
T_26_20_lc_trk_g3_6
T_26_20_wire_logic_cluster/lc_7/in_0

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_14
T_22_13_wire_logic_cluster/lc_6/cout
T_22_13_wire_logic_cluster/lc_7/in_3

Net : test_cnt_cry_14
T_28_24_wire_logic_cluster/lc_6/cout
T_28_24_wire_logic_cluster/lc_7/in_3

Net : u_core.u_gpio_core.lb_0088_regZ0Z_13
T_9_18_wire_logic_cluster/lc_4/out
T_9_16_sp4_v_t_37
T_10_16_sp4_h_l_0
T_10_16_lc_trk_g1_5
T_10_16_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.lb_0088_regZ0Z_11
T_9_18_wire_logic_cluster/lc_2/out
T_9_15_sp4_v_t_44
T_10_19_sp4_h_l_9
T_11_19_lc_trk_g3_1
T_11_19_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.lb_0098_regZ0Z_13
T_10_22_wire_logic_cluster/lc_3/out
T_10_19_sp4_v_t_46
T_10_15_sp4_v_t_39
T_10_16_lc_trk_g3_7
T_10_16_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_sump2.rle_timeZ0Z_16
T_5_15_wire_logic_cluster/lc_0/out
T_5_15_lc_trk_g3_0
T_5_15_wire_logic_cluster/lc_0/in_1

T_5_15_wire_logic_cluster/lc_0/out
T_5_12_sp4_v_t_40
T_6_16_sp4_h_l_11
T_8_16_lc_trk_g2_6
T_8_16_wire_bram/ram/WDATA_0

End 

Net : u_core.u_gpio_core.lb_0020_regZ0Z_3
T_10_25_wire_logic_cluster/lc_7/out
T_11_23_sp4_v_t_42
T_11_19_sp4_v_t_47
T_12_19_sp4_h_l_3
T_16_19_sp4_h_l_6
T_15_19_lc_trk_g0_6
T_15_19_wire_logic_cluster/lc_2/in_0

T_10_25_wire_logic_cluster/lc_7/out
T_10_26_lc_trk_g1_7
T_10_26_wire_logic_cluster/lc_7/in_3

End 

Net : u_mesa_core.u_mesa_decode.packet_jk_i
T_27_20_wire_logic_cluster/lc_7/out
T_27_19_sp4_v_t_46
T_24_19_sp4_h_l_5
T_28_19_sp4_h_l_5
T_27_15_sp4_v_t_40
T_26_19_lc_trk_g1_5
T_26_19_wire_logic_cluster/lc_5/s_r

T_27_20_wire_logic_cluster/lc_7/out
T_27_18_sp4_v_t_43
T_27_22_sp4_v_t_44
T_24_26_sp4_h_l_9
T_26_26_lc_trk_g2_4
T_26_26_wire_logic_cluster/lc_5/s_r

T_27_20_wire_logic_cluster/lc_7/out
T_27_19_sp4_v_t_46
T_24_19_sp4_h_l_5
T_28_19_sp4_h_l_5
T_27_19_lc_trk_g1_5
T_27_19_wire_logic_cluster/lc_5/s_r

T_27_20_wire_logic_cluster/lc_7/out
T_27_19_sp4_v_t_46
T_24_19_sp4_h_l_5
T_28_19_sp4_h_l_5
T_27_19_lc_trk_g1_5
T_27_19_wire_logic_cluster/lc_5/s_r

T_27_20_wire_logic_cluster/lc_7/out
T_27_19_sp4_v_t_46
T_24_19_sp4_h_l_5
T_28_19_sp4_h_l_5
T_27_19_lc_trk_g1_5
T_27_19_wire_logic_cluster/lc_5/s_r

T_27_20_wire_logic_cluster/lc_7/out
T_27_19_sp4_v_t_46
T_24_19_sp4_h_l_5
T_28_19_sp4_h_l_5
T_27_19_lc_trk_g1_5
T_27_19_wire_logic_cluster/lc_5/s_r

T_27_20_wire_logic_cluster/lc_7/out
T_27_19_sp4_v_t_46
T_24_19_sp4_h_l_5
T_28_19_sp4_h_l_5
T_27_19_lc_trk_g1_5
T_27_19_wire_logic_cluster/lc_5/s_r

T_27_20_wire_logic_cluster/lc_7/out
T_27_19_sp4_v_t_46
T_24_19_sp4_h_l_5
T_28_19_sp4_h_l_5
T_27_19_lc_trk_g1_5
T_27_19_wire_logic_cluster/lc_5/s_r

T_27_20_wire_logic_cluster/lc_7/out
T_27_19_sp4_v_t_46
T_24_19_sp4_h_l_5
T_28_19_sp4_h_l_5
T_27_19_lc_trk_g1_5
T_27_19_wire_logic_cluster/lc_5/s_r

T_27_20_wire_logic_cluster/lc_7/out
T_27_19_sp4_v_t_46
T_24_19_sp4_h_l_5
T_28_19_sp4_h_l_5
T_27_19_lc_trk_g1_5
T_27_19_wire_logic_cluster/lc_5/s_r

T_27_20_wire_logic_cluster/lc_7/out
T_27_18_sp4_v_t_43
T_24_18_sp4_h_l_0
T_26_18_lc_trk_g3_5
T_26_18_wire_logic_cluster/lc_5/s_r

T_27_20_wire_logic_cluster/lc_7/out
T_27_18_sp4_v_t_43
T_24_18_sp4_h_l_0
T_26_18_lc_trk_g3_5
T_26_18_wire_logic_cluster/lc_5/s_r

T_27_20_wire_logic_cluster/lc_7/out
T_27_18_sp4_v_t_43
T_24_18_sp4_h_l_0
T_26_18_lc_trk_g3_5
T_26_18_wire_logic_cluster/lc_5/s_r

End 

Net : u_mesa_core.u_mesa_decode.packet_jkZ0
T_26_20_wire_logic_cluster/lc_1/out
T_27_20_lc_trk_g0_1
T_27_20_wire_logic_cluster/lc_7/in_0

T_26_20_wire_logic_cluster/lc_1/out
T_27_20_lc_trk_g0_1
T_27_20_wire_logic_cluster/lc_4/in_1

T_26_20_wire_logic_cluster/lc_1/out
T_26_20_lc_trk_g2_1
T_26_20_wire_logic_cluster/lc_0/in_1

T_26_20_wire_logic_cluster/lc_1/out
T_26_20_lc_trk_g2_1
T_26_20_input_2_1
T_26_20_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_gpio_core.lb_008c_regZ0Z_13
T_7_20_wire_logic_cluster/lc_4/out
T_8_16_sp4_v_t_44
T_9_16_sp4_h_l_2
T_10_16_lc_trk_g2_2
T_10_16_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_gpio_core.lb_008c_regZ0Z_25
T_19_24_wire_logic_cluster/lc_1/out
T_19_24_lc_trk_g3_1
T_19_24_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_cfg_p1Z0Z_2
T_19_21_wire_logic_cluster/lc_0/out
T_19_17_sp12_v_t_23
T_8_17_sp12_h_l_0
T_7_17_sp12_v_t_23
T_7_23_sp4_v_t_39
T_6_26_lc_trk_g2_7
T_6_26_wire_logic_cluster/lc_3/in_0

T_19_21_wire_logic_cluster/lc_0/out
T_19_17_sp12_v_t_23
T_8_17_sp12_h_l_0
T_7_17_sp12_v_t_23
T_7_23_sp4_v_t_39
T_6_26_lc_trk_g2_7
T_6_26_wire_logic_cluster/lc_0/in_3

T_19_21_wire_logic_cluster/lc_0/out
T_19_17_sp12_v_t_23
T_8_17_sp12_h_l_0
T_7_17_sp12_v_t_23
T_7_23_sp4_v_t_39
T_6_26_lc_trk_g2_7
T_6_26_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_gpio_core.lb_0034_regZ0Z_27
T_19_20_wire_logic_cluster/lc_2/out
T_20_19_sp4_v_t_37
T_17_23_sp4_h_l_0
T_17_23_lc_trk_g1_5
T_17_23_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_gpio_core.lb_0038_regZ0Z_28
T_16_19_wire_logic_cluster/lc_1/out
T_15_19_sp4_h_l_10
T_19_19_sp4_h_l_10
T_18_19_sp4_v_t_41
T_17_23_lc_trk_g1_4
T_17_23_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.lb_rd_d_1_11
T_11_19_wire_logic_cluster/lc_4/out
T_12_17_sp4_v_t_36
T_13_17_sp4_h_l_1
T_17_17_sp4_h_l_9
T_18_17_lc_trk_g2_1
T_18_17_input_2_3
T_18_17_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.N_84
T_18_17_wire_logic_cluster/lc_3/out
T_18_17_sp4_h_l_11
T_20_17_lc_trk_g3_6
T_20_17_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.N_82
T_20_14_wire_logic_cluster/lc_1/out
T_21_13_lc_trk_g3_1
T_21_13_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.lb_rd_d_1_13
T_10_16_wire_logic_cluster/lc_5/out
T_10_16_sp12_h_l_1
T_18_16_sp4_h_l_8
T_21_12_sp4_v_t_39
T_20_14_lc_trk_g1_2
T_20_14_input_2_1
T_20_14_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_sump2.ram_rd_d_5_sn_N_2_cascade_
T_18_13_wire_logic_cluster/lc_6/ltout
T_18_13_wire_logic_cluster/lc_7/in_2

End 

Net : u_core.u_gpio_core.lb_0094_regZ0Z_3
T_16_24_wire_logic_cluster/lc_7/out
T_16_19_sp12_v_t_22
T_5_19_sp12_h_l_1
T_15_19_lc_trk_g1_6
T_15_19_input_2_1
T_15_19_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_gpio_core.lb_0028_regZ0Z_31
T_6_17_wire_logic_cluster/lc_1/out
T_2_17_sp12_h_l_1
T_13_17_sp12_v_t_22
T_13_22_sp4_v_t_40
T_12_24_lc_trk_g0_5
T_12_24_wire_logic_cluster/lc_2/in_1

T_6_17_wire_logic_cluster/lc_1/out
T_6_15_sp4_v_t_47
T_6_19_sp4_v_t_43
T_5_23_lc_trk_g1_6
T_5_23_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.lb_wr_d_p1Z0Z_19
T_22_19_wire_logic_cluster/lc_7/out
T_23_17_sp4_v_t_42
T_20_17_sp4_h_l_7
T_16_17_sp4_h_l_10
T_12_17_sp4_h_l_1
T_11_13_sp4_v_t_36
T_8_13_sp4_h_l_1
T_7_9_sp4_v_t_36
T_7_11_lc_trk_g2_1
T_7_11_wire_logic_cluster/lc_3/in_0

T_22_19_wire_logic_cluster/lc_7/out
T_22_18_sp4_v_t_46
T_19_18_sp4_h_l_5
T_15_18_sp4_h_l_8
T_11_18_sp4_h_l_4
T_7_18_sp4_h_l_4
T_6_18_sp4_v_t_47
T_6_22_sp4_v_t_47
T_6_25_lc_trk_g1_7
T_6_25_wire_logic_cluster/lc_3/in_3

T_22_19_wire_logic_cluster/lc_7/out
T_22_18_sp4_v_t_46
T_19_18_sp4_h_l_5
T_15_18_sp4_h_l_8
T_11_18_sp4_h_l_4
T_10_18_sp4_v_t_41
T_10_22_sp4_v_t_37
T_9_23_lc_trk_g2_5
T_9_23_wire_logic_cluster/lc_6/in_3

T_22_19_wire_logic_cluster/lc_7/out
T_22_18_sp4_v_t_46
T_19_18_sp4_h_l_5
T_15_18_sp4_h_l_8
T_11_18_sp4_h_l_4
T_7_18_sp4_h_l_4
T_6_18_sp4_v_t_47
T_6_20_lc_trk_g2_2
T_6_20_wire_logic_cluster/lc_3/in_3

T_22_19_wire_logic_cluster/lc_7/out
T_23_17_sp4_v_t_42
T_23_21_sp4_v_t_47
T_20_25_sp4_h_l_10
T_16_25_sp4_h_l_10
T_12_25_sp4_h_l_10
T_12_25_lc_trk_g1_7
T_12_25_wire_logic_cluster/lc_2/in_0

T_22_19_wire_logic_cluster/lc_7/out
T_22_18_sp4_v_t_46
T_19_18_sp4_h_l_5
T_18_14_sp4_v_t_40
T_18_10_sp4_v_t_45
T_18_6_sp4_v_t_41
T_17_8_lc_trk_g0_4
T_17_8_wire_logic_cluster/lc_3/in_3

T_22_19_wire_logic_cluster/lc_7/out
T_23_17_sp4_v_t_42
T_23_21_sp4_v_t_47
T_20_25_sp4_h_l_10
T_16_25_sp4_h_l_10
T_12_25_sp4_h_l_10
T_14_25_lc_trk_g2_7
T_14_25_wire_logic_cluster/lc_4/in_3

T_22_19_wire_logic_cluster/lc_7/out
T_23_17_sp4_v_t_42
T_23_21_sp4_v_t_47
T_20_25_sp4_h_l_10
T_16_25_sp4_h_l_10
T_12_25_sp4_h_l_10
T_13_25_lc_trk_g2_2
T_13_25_wire_logic_cluster/lc_3/in_3

T_22_19_wire_logic_cluster/lc_7/out
T_22_18_sp4_v_t_46
T_19_18_sp4_h_l_5
T_15_18_sp4_h_l_8
T_11_18_sp4_h_l_4
T_7_18_sp4_h_l_4
T_9_18_lc_trk_g3_1
T_9_18_wire_logic_cluster/lc_7/in_3

T_22_19_wire_logic_cluster/lc_7/out
T_22_18_sp4_v_t_46
T_19_18_sp4_h_l_5
T_15_18_sp4_h_l_8
T_18_18_sp4_v_t_36
T_17_22_lc_trk_g1_1
T_17_22_wire_logic_cluster/lc_2/in_0

T_22_19_wire_logic_cluster/lc_7/out
T_23_17_sp4_v_t_42
T_23_21_sp4_v_t_47
T_20_25_sp4_h_l_10
T_16_25_sp4_h_l_10
T_16_25_lc_trk_g0_7
T_16_25_wire_logic_cluster/lc_1/in_0

T_22_19_wire_logic_cluster/lc_7/out
T_12_19_sp12_h_l_1
T_11_7_sp12_v_t_22
T_0_7_span12_horz_2
T_10_7_lc_trk_g0_6
T_10_7_wire_logic_cluster/lc_3/in_3

T_22_19_wire_logic_cluster/lc_7/out
T_23_17_sp4_v_t_42
T_23_21_sp4_v_t_47
T_20_25_sp4_h_l_10
T_16_25_sp4_h_l_10
T_15_25_lc_trk_g0_2
T_15_25_wire_logic_cluster/lc_3/in_3

T_22_19_wire_logic_cluster/lc_7/out
T_22_18_sp4_v_t_46
T_19_18_sp4_h_l_5
T_15_18_sp4_h_l_5
T_17_18_lc_trk_g2_0
T_17_18_wire_logic_cluster/lc_3/in_3

T_22_19_wire_logic_cluster/lc_7/out
T_23_17_sp4_v_t_42
T_20_17_sp4_h_l_7
T_16_17_sp4_h_l_10
T_16_17_lc_trk_g1_7
T_16_17_wire_logic_cluster/lc_5/in_3

T_22_19_wire_logic_cluster/lc_7/out
T_20_19_sp4_h_l_11
T_19_19_sp4_v_t_40
T_19_23_lc_trk_g1_5
T_19_23_wire_logic_cluster/lc_1/in_3

T_22_19_wire_logic_cluster/lc_7/out
T_22_18_sp4_v_t_46
T_22_22_lc_trk_g0_3
T_22_22_wire_logic_cluster/lc_3/in_0

T_22_19_wire_logic_cluster/lc_7/out
T_12_19_sp12_h_l_1
T_18_19_lc_trk_g1_6
T_18_19_wire_logic_cluster/lc_2/in_3

T_22_19_wire_logic_cluster/lc_7/out
T_12_19_sp12_h_l_1
T_16_19_lc_trk_g0_2
T_16_19_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_gpio_core.lb_0020_regZ0Z_13
T_6_21_wire_logic_cluster/lc_5/out
T_0_21_span12_horz_6
T_9_9_sp12_v_t_22
T_9_15_lc_trk_g3_5
T_9_15_input_2_4
T_9_15_wire_logic_cluster/lc_4/in_2

T_6_21_wire_logic_cluster/lc_5/out
T_6_20_sp4_v_t_42
T_6_24_sp4_v_t_42
T_6_26_lc_trk_g3_7
T_6_26_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_gpio_core.lb_0098_regZ0Z_29
T_14_26_wire_logic_cluster/lc_4/out
T_14_22_sp4_v_t_45
T_14_18_sp4_v_t_45
T_14_14_sp4_v_t_41
T_13_17_lc_trk_g3_1
T_13_17_input_2_4
T_13_17_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_gpio_core.lb_003c_regZ0Z_26
T_16_26_wire_logic_cluster/lc_4/out
T_15_26_sp4_h_l_0
T_19_26_sp4_h_l_0
T_18_22_sp4_v_t_40
T_18_23_lc_trk_g3_0
T_18_23_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_gpio_core.lb_009c_regZ0Z_5
T_9_24_wire_logic_cluster/lc_2/out
T_10_24_lc_trk_g0_2
T_10_24_input_2_4
T_10_24_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_gpio_core.lb_0084_regZ0Z_0
T_10_19_wire_logic_cluster/lc_0/out
T_11_17_sp4_v_t_44
T_10_19_lc_trk_g2_1
T_10_19_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_gpio_core.lb_0090_regZ0Z_19
T_9_23_wire_logic_cluster/lc_6/out
T_9_23_lc_trk_g1_6
T_9_23_input_2_5
T_9_23_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_gpio_core.lb_0024_regZ0Z_29
T_17_16_wire_logic_cluster/lc_6/out
T_17_13_sp4_v_t_36
T_14_17_sp4_h_l_6
T_14_17_lc_trk_g1_3
T_14_17_input_2_6
T_14_17_wire_logic_cluster/lc_6/in_2

T_17_16_wire_logic_cluster/lc_6/out
T_16_16_lc_trk_g2_6
T_16_16_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_out_RNO_1_1
T_18_11_wire_logic_cluster/lc_4/out
T_18_11_lc_trk_g0_4
T_18_11_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_gpio_core.lb_0084_regZ0Z_27
T_15_23_wire_logic_cluster/lc_2/out
T_15_23_sp4_h_l_9
T_11_23_sp4_h_l_5
T_15_23_sp4_h_l_5
T_17_23_lc_trk_g2_0
T_17_23_wire_logic_cluster/lc_2/in_0

End 

Net : test_cntZ0Z_12
T_28_24_wire_logic_cluster/lc_4/out
T_28_24_lc_trk_g3_4
T_28_24_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cntZ0Z_3
T_22_12_wire_logic_cluster/lc_3/out
T_22_12_lc_trk_g1_3
T_22_12_wire_logic_cluster/lc_3/in_1

T_22_12_wire_logic_cluster/lc_3/out
T_23_11_sp4_v_t_39
T_23_14_lc_trk_g1_7
T_23_14_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_gpio_core.lb_0038_regZ0Z_31
T_6_19_wire_logic_cluster/lc_3/out
T_4_19_sp4_h_l_3
T_7_19_sp4_v_t_38
T_8_23_sp4_h_l_3
T_12_23_sp4_h_l_11
T_12_23_lc_trk_g1_6
T_12_23_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.u_gpio_core.lb_002c_regZ0Z_8
T_9_22_wire_logic_cluster/lc_6/out
T_8_22_sp4_h_l_4
T_11_18_sp4_v_t_41
T_11_14_sp4_v_t_41
T_11_17_lc_trk_g1_1
T_11_17_input_2_2
T_11_17_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_gpio_core.lb_0020_regZ0Z_2
T_6_25_wire_logic_cluster/lc_4/out
T_5_25_sp4_h_l_0
T_9_25_sp4_h_l_3
T_13_25_sp4_h_l_11
T_17_25_sp4_h_l_2
T_17_25_lc_trk_g1_7
T_17_25_wire_logic_cluster/lc_2/in_0

T_6_25_wire_logic_cluster/lc_4/out
T_7_25_sp4_h_l_8
T_10_25_sp4_v_t_45
T_9_26_lc_trk_g3_5
T_9_26_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m23_bmZ0_cascade_
T_6_23_wire_logic_cluster/lc_2/ltout
T_6_23_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m11_bmZ0_cascade_
T_5_24_wire_logic_cluster/lc_2/ltout
T_5_24_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_gpio_core.gen_i1_1__u_gpio_pin.m12_ns_1_cascade_
T_5_22_wire_logic_cluster/lc_3/ltout
T_5_22_wire_logic_cluster/lc_4/in_2

End 

Net : lb_wr_wideZ0
T_20_19_wire_logic_cluster/lc_0/out
T_21_17_sp4_v_t_44
T_21_21_sp4_v_t_40
T_18_25_sp4_h_l_5
T_14_25_sp4_h_l_1
T_10_25_sp4_h_l_9
T_9_25_sp4_v_t_44
T_9_26_lc_trk_g3_4
T_9_26_input_2_3
T_9_26_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_sump2.ctrl_05_regZ0Z_30
T_16_8_wire_logic_cluster/lc_7/out
T_16_5_sp4_v_t_38
T_17_9_sp4_h_l_9
T_18_9_lc_trk_g3_1
T_18_9_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_sump2.trigger_and6_0_N_21
T_18_9_wire_logic_cluster/lc_7/out
T_18_8_lc_trk_g1_7
T_18_8_wire_logic_cluster/lc_7/in_1

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_tickZ0
T_23_13_wire_logic_cluster/lc_0/out
T_24_13_sp4_h_l_0
T_23_13_sp4_v_t_37
T_23_17_sp4_v_t_37
T_20_21_sp4_h_l_0
T_22_21_lc_trk_g3_5
T_22_21_input_2_2
T_22_21_wire_logic_cluster/lc_2/in_2

T_23_13_wire_logic_cluster/lc_0/out
T_24_13_sp4_h_l_0
T_23_13_sp4_v_t_37
T_23_17_sp4_v_t_45
T_22_19_lc_trk_g0_3
T_22_19_wire_logic_cluster/lc_4/in_1

T_23_13_wire_logic_cluster/lc_0/out
T_24_13_sp4_h_l_0
T_23_13_sp4_v_t_37
T_23_17_sp4_v_t_45
T_22_20_lc_trk_g3_5
T_22_20_wire_logic_cluster/lc_3/in_1

T_23_13_wire_logic_cluster/lc_0/out
T_24_13_sp4_h_l_0
T_23_13_sp4_v_t_37
T_23_17_sp4_v_t_45
T_22_20_lc_trk_g3_5
T_22_20_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_gpio_core.lb_009c_regZ0Z_25
T_19_25_wire_logic_cluster/lc_2/out
T_19_24_lc_trk_g0_2
T_19_24_input_2_0
T_19_24_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_out_RNO_0_16_cascade_
T_9_26_wire_logic_cluster/lc_3/ltout
T_9_26_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_gpio_core.lb_008c_regZ0Z_29
T_7_18_wire_logic_cluster/lc_3/out
T_7_18_sp4_h_l_11
T_11_18_sp4_h_l_2
T_14_14_sp4_v_t_45
T_14_17_lc_trk_g0_5
T_14_17_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_sump2.complete_jk_0_sqmuxa_0
T_12_13_wire_logic_cluster/lc_0/out
T_13_12_lc_trk_g3_0
T_13_12_input_2_1
T_13_12_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.lb_wr_d_p1Z0Z_21
T_22_25_wire_logic_cluster/lc_2/out
T_22_23_sp12_v_t_23
T_11_23_sp12_h_l_0
T_0_23_span12_horz_4
T_8_23_sp4_h_l_11
T_7_19_sp4_v_t_41
T_6_20_lc_trk_g3_1
T_6_20_wire_logic_cluster/lc_6/in_0

T_22_25_wire_logic_cluster/lc_2/out
T_20_25_sp4_h_l_1
T_19_21_sp4_v_t_43
T_19_17_sp4_v_t_44
T_16_17_sp4_h_l_3
T_15_13_sp4_v_t_45
T_12_13_sp4_h_l_8
T_11_13_lc_trk_g0_0
T_11_13_wire_logic_cluster/lc_5/in_1

T_22_25_wire_logic_cluster/lc_2/out
T_22_15_sp12_v_t_23
T_22_3_sp12_v_t_23
T_22_11_sp4_v_t_37
T_19_11_sp4_h_l_6
T_18_7_sp4_v_t_46
T_17_8_lc_trk_g3_6
T_17_8_wire_logic_cluster/lc_6/in_3

T_22_25_wire_logic_cluster/lc_2/out
T_22_23_sp12_v_t_23
T_11_23_sp12_h_l_0
T_10_11_sp12_v_t_23
T_10_0_span12_vert_20
T_10_7_lc_trk_g2_0
T_10_7_wire_logic_cluster/lc_5/in_3

T_22_25_wire_logic_cluster/lc_2/out
T_17_25_sp12_h_l_0
T_18_25_sp4_h_l_3
T_14_25_sp4_h_l_6
T_10_25_sp4_h_l_2
T_6_25_sp4_h_l_5
T_6_25_lc_trk_g1_0
T_6_25_wire_logic_cluster/lc_6/in_3

T_22_25_wire_logic_cluster/lc_2/out
T_17_25_sp12_h_l_0
T_18_25_sp4_h_l_3
T_17_21_sp4_v_t_38
T_17_17_sp4_v_t_43
T_17_18_lc_trk_g2_3
T_17_18_wire_logic_cluster/lc_6/in_3

T_22_25_wire_logic_cluster/lc_2/out
T_17_25_sp12_h_l_0
T_18_25_sp4_h_l_3
T_17_21_sp4_v_t_38
T_17_17_sp4_v_t_43
T_16_19_lc_trk_g0_6
T_16_19_wire_logic_cluster/lc_5/in_3

T_22_25_wire_logic_cluster/lc_2/out
T_20_25_sp4_h_l_1
T_19_21_sp4_v_t_43
T_19_17_sp4_v_t_44
T_16_17_sp4_h_l_3
T_15_17_lc_trk_g0_3
T_15_17_wire_logic_cluster/lc_6/in_3

T_22_25_wire_logic_cluster/lc_2/out
T_20_25_sp4_h_l_1
T_19_21_sp4_v_t_43
T_16_25_sp4_h_l_11
T_12_25_sp4_h_l_2
T_12_25_lc_trk_g0_7
T_12_25_wire_logic_cluster/lc_4/in_3

T_22_25_wire_logic_cluster/lc_2/out
T_17_25_sp12_h_l_0
T_18_25_sp4_h_l_3
T_17_21_sp4_v_t_38
T_17_22_lc_trk_g3_6
T_17_22_wire_logic_cluster/lc_4/in_3

T_22_25_wire_logic_cluster/lc_2/out
T_17_25_sp12_h_l_0
T_18_25_sp4_h_l_3
T_14_25_sp4_h_l_6
T_13_25_lc_trk_g1_6
T_13_25_wire_logic_cluster/lc_6/in_3

T_22_25_wire_logic_cluster/lc_2/out
T_20_25_sp4_h_l_1
T_19_21_sp4_v_t_43
T_19_17_sp4_v_t_44
T_18_19_lc_trk_g0_2
T_18_19_wire_logic_cluster/lc_5/in_3

T_22_25_wire_logic_cluster/lc_2/out
T_20_25_sp4_h_l_1
T_19_21_sp4_v_t_43
T_16_25_sp4_h_l_11
T_15_25_lc_trk_g0_3
T_15_25_wire_logic_cluster/lc_6/in_3

T_22_25_wire_logic_cluster/lc_2/out
T_17_25_sp12_h_l_0
T_16_25_sp12_v_t_23
T_16_26_lc_trk_g3_7
T_16_26_wire_logic_cluster/lc_6/in_0

T_22_25_wire_logic_cluster/lc_2/out
T_20_25_sp4_h_l_1
T_19_25_sp4_v_t_36
T_18_26_lc_trk_g2_4
T_18_26_wire_logic_cluster/lc_2/in_0

T_22_25_wire_logic_cluster/lc_2/out
T_20_25_sp4_h_l_1
T_19_25_sp4_v_t_36
T_19_26_lc_trk_g2_4
T_19_26_wire_logic_cluster/lc_1/in_3

T_22_25_wire_logic_cluster/lc_2/out
T_20_25_sp4_h_l_1
T_19_21_sp4_v_t_43
T_19_23_lc_trk_g3_6
T_19_23_wire_logic_cluster/lc_4/in_3

T_22_25_wire_logic_cluster/lc_2/out
T_17_25_sp12_h_l_0
T_16_25_lc_trk_g1_0
T_16_25_wire_logic_cluster/lc_5/in_0

T_22_25_wire_logic_cluster/lc_2/out
T_22_15_sp12_v_t_23
T_22_22_lc_trk_g2_3
T_22_22_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.lb_0098_regZ0Z_8
T_7_22_wire_logic_cluster/lc_4/out
T_8_20_sp4_v_t_36
T_9_20_sp4_h_l_1
T_12_16_sp4_v_t_42
T_12_17_lc_trk_g2_2
T_12_17_input_2_0
T_12_17_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_sump2.c_addrZ0Z_9
T_6_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_47
T_7_13_sp4_h_l_10
T_11_13_sp4_h_l_1
T_12_13_lc_trk_g2_1
T_12_13_wire_logic_cluster/lc_0/in_3

T_6_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_47
T_7_13_sp4_h_l_10
T_10_9_sp4_v_t_47
T_10_5_sp4_v_t_36
T_10_8_lc_trk_g0_4
T_10_8_wire_logic_cluster/lc_1/in_3

T_6_15_wire_logic_cluster/lc_1/out
T_6_4_sp12_v_t_22
T_6_11_lc_trk_g2_2
T_6_11_wire_logic_cluster/lc_3/in_3

T_6_15_wire_logic_cluster/lc_1/out
T_6_15_lc_trk_g3_1
T_6_15_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_sump2.complete_jk_0_sqmuxa_cascade_
T_13_12_wire_logic_cluster/lc_1/ltout
T_13_12_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_gpio_core.lb_008c_regZ0Z_30
T_10_24_wire_logic_cluster/lc_1/out
T_10_24_lc_trk_g3_1
T_10_24_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u1_lb_rd_d_3
T_18_14_wire_logic_cluster/lc_5/out
T_17_14_sp4_h_l_2
T_20_14_sp4_v_t_39
T_19_18_lc_trk_g1_2
T_19_18_wire_logic_cluster/lc_7/in_0

End 

Net : u_core.u_gpio_core.lb_008c_regZ0Z_28
T_19_24_wire_logic_cluster/lc_7/out
T_19_24_lc_trk_g1_7
T_19_24_wire_logic_cluster/lc_6/in_0

End 

Net : u_core.u_gpio_core.lb_0088_regZ0Z_7
T_11_25_wire_logic_cluster/lc_6/out
T_11_24_sp4_v_t_44
T_11_20_sp4_v_t_37
T_11_16_sp4_v_t_38
T_10_18_lc_trk_g0_3
T_10_18_input_2_5
T_10_18_wire_logic_cluster/lc_5/in_2

End 

Net : u_mesa_core.u_mesa2lb.lb_prom_jkZ0
T_23_23_wire_logic_cluster/lc_2/out
T_23_23_lc_trk_g0_2
T_23_23_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_sump2.un1_a_addr_cry_7
T_12_15_wire_logic_cluster/lc_6/cout
T_12_15_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_sump2.a_addr_p2Z0Z_7
T_12_8_wire_logic_cluster/lc_5/out
T_12_6_sp4_v_t_39
T_12_10_sp4_v_t_47
T_12_14_sp4_v_t_47
T_9_18_sp4_h_l_3
T_8_18_sp4_v_t_38
T_9_22_sp4_h_l_9
T_8_22_sp4_v_t_44
T_8_24_lc_trk_g3_1
T_8_24_input0_0
T_8_24_wire_bram/ram/WADDR_7

T_12_8_wire_logic_cluster/lc_5/out
T_12_6_sp4_v_t_39
T_12_10_sp4_v_t_47
T_12_14_sp4_v_t_47
T_9_18_sp4_h_l_3
T_8_18_sp4_v_t_38
T_9_22_sp4_h_l_9
T_8_22_sp4_v_t_44
T_8_26_lc_trk_g1_1
T_8_26_input0_0
T_8_26_wire_bram/ram/WADDR_7

T_12_8_wire_logic_cluster/lc_5/out
T_12_6_sp4_v_t_39
T_12_10_sp4_v_t_47
T_12_14_sp4_v_t_47
T_9_18_sp4_h_l_3
T_8_18_sp4_v_t_38
T_8_22_lc_trk_g1_3
T_8_22_input0_0
T_8_22_wire_bram/ram/WADDR_7

T_12_8_wire_logic_cluster/lc_5/out
T_12_8_sp12_h_l_1
T_22_8_sp4_h_l_10
T_25_8_sp4_v_t_38
T_25_12_sp4_v_t_38
T_25_14_lc_trk_g3_3
T_25_14_input0_0
T_25_14_wire_bram/ram/WADDR_7

T_12_8_wire_logic_cluster/lc_5/out
T_12_8_sp12_h_l_1
T_22_8_sp4_h_l_10
T_25_8_sp4_v_t_38
T_25_12_sp4_v_t_38
T_25_16_lc_trk_g1_3
T_25_16_input0_0
T_25_16_wire_bram/ram/WADDR_7

T_12_8_wire_logic_cluster/lc_5/out
T_12_8_sp12_h_l_1
T_11_8_sp12_v_t_22
T_0_20_span12_horz_2
T_8_20_lc_trk_g0_2
T_8_20_input0_0
T_8_20_wire_bram/ram/WADDR_7

T_12_8_wire_logic_cluster/lc_5/out
T_12_6_sp4_v_t_39
T_12_10_sp4_v_t_47
T_12_14_sp4_v_t_47
T_9_18_sp4_h_l_3
T_8_18_lc_trk_g1_3
T_8_18_input0_0
T_8_18_wire_bram/ram/WADDR_7

T_12_8_wire_logic_cluster/lc_5/out
T_12_8_sp12_h_l_1
T_22_8_sp4_h_l_10
T_25_8_sp4_v_t_38
T_25_10_lc_trk_g3_3
T_25_10_input0_0
T_25_10_wire_bram/ram/WADDR_7

T_12_8_wire_logic_cluster/lc_5/out
T_12_8_sp12_h_l_1
T_22_8_sp4_h_l_10
T_25_8_sp4_v_t_38
T_25_12_lc_trk_g1_3
T_25_12_input0_0
T_25_12_wire_bram/ram/WADDR_7

T_12_8_wire_logic_cluster/lc_5/out
T_12_8_sp12_h_l_1
T_24_8_sp12_h_l_1
T_25_8_lc_trk_g1_5
T_25_8_input0_0
T_25_8_wire_bram/ram/WADDR_7

T_12_8_wire_logic_cluster/lc_5/out
T_12_6_sp4_v_t_39
T_9_10_sp4_h_l_2
T_8_10_lc_trk_g0_2
T_8_10_input0_0
T_8_10_wire_bram/ram/WADDR_7

T_12_8_wire_logic_cluster/lc_5/out
T_4_8_sp12_h_l_1
T_8_8_lc_trk_g0_2
T_8_8_input0_0
T_8_8_wire_bram/ram/WADDR_7

End 

Net : u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_cfg_p1Z0Z_2
T_16_15_wire_logic_cluster/lc_4/out
T_16_13_sp4_v_t_37
T_17_13_sp4_h_l_5
T_19_13_lc_trk_g2_0
T_19_13_wire_logic_cluster/lc_0/in_0

T_16_15_wire_logic_cluster/lc_4/out
T_16_13_sp4_v_t_37
T_17_13_sp4_h_l_5
T_19_13_lc_trk_g2_0
T_19_13_wire_logic_cluster/lc_6/in_0

T_16_15_wire_logic_cluster/lc_4/out
T_16_13_sp4_v_t_37
T_17_13_sp4_h_l_5
T_19_13_lc_trk_g2_0
T_19_13_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_sump2.a_addr_RNO_0Z0Z_8
T_12_15_wire_logic_cluster/lc_7/out
T_11_15_lc_trk_g3_7
T_11_15_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_sump2.a_addr_p2Z0Z_3
T_15_15_wire_logic_cluster/lc_5/out
T_14_15_sp4_h_l_2
T_17_15_sp4_v_t_39
T_17_19_sp4_v_t_39
T_14_23_sp4_h_l_7
T_10_23_sp4_h_l_10
T_9_19_sp4_v_t_38
T_9_15_sp4_v_t_38
T_8_18_lc_trk_g2_6
T_8_18_input0_4
T_8_18_wire_bram/ram/WADDR_3

T_15_15_wire_logic_cluster/lc_5/out
T_15_8_sp12_v_t_22
T_4_20_sp12_h_l_1
T_4_20_sp4_h_l_0
T_7_20_sp4_v_t_37
T_8_24_sp4_h_l_6
T_8_24_lc_trk_g1_3
T_8_24_input0_4
T_8_24_wire_bram/ram/WADDR_3

T_15_15_wire_logic_cluster/lc_5/out
T_14_15_sp4_h_l_2
T_17_15_sp4_v_t_39
T_17_19_sp4_v_t_39
T_14_23_sp4_h_l_7
T_10_23_sp4_h_l_10
T_9_23_sp4_v_t_47
T_8_26_lc_trk_g3_7
T_8_26_input0_4
T_8_26_wire_bram/ram/WADDR_3

T_15_15_wire_logic_cluster/lc_5/out
T_14_15_sp4_h_l_2
T_17_15_sp4_v_t_39
T_17_19_sp4_v_t_39
T_14_23_sp4_h_l_7
T_10_23_sp4_h_l_10
T_9_19_sp4_v_t_38
T_8_20_lc_trk_g2_6
T_8_20_input0_4
T_8_20_wire_bram/ram/WADDR_3

T_15_15_wire_logic_cluster/lc_5/out
T_14_15_sp4_h_l_2
T_17_15_sp4_v_t_39
T_17_19_sp4_v_t_39
T_14_23_sp4_h_l_7
T_10_23_sp4_h_l_10
T_9_19_sp4_v_t_38
T_8_22_lc_trk_g2_6
T_8_22_input0_4
T_8_22_wire_bram/ram/WADDR_3

T_15_15_wire_logic_cluster/lc_5/out
T_14_15_sp4_h_l_2
T_18_15_sp4_h_l_10
T_22_15_sp4_h_l_1
T_25_11_sp4_v_t_36
T_25_7_sp4_v_t_41
T_25_10_lc_trk_g1_1
T_25_10_input0_4
T_25_10_wire_bram/ram/WADDR_3

T_15_15_wire_logic_cluster/lc_5/out
T_14_15_sp4_h_l_2
T_18_15_sp4_h_l_10
T_22_15_sp4_h_l_1
T_25_11_sp4_v_t_36
T_25_7_sp4_v_t_41
T_25_8_lc_trk_g3_1
T_25_8_input0_4
T_25_8_wire_bram/ram/WADDR_3

T_15_15_wire_logic_cluster/lc_5/out
T_14_15_sp4_h_l_2
T_10_15_sp4_h_l_5
T_9_11_sp4_v_t_47
T_9_7_sp4_v_t_36
T_8_10_lc_trk_g2_4
T_8_10_input0_4
T_8_10_wire_bram/ram/WADDR_3

T_15_15_wire_logic_cluster/lc_5/out
T_14_15_sp4_h_l_2
T_10_15_sp4_h_l_5
T_9_11_sp4_v_t_47
T_9_7_sp4_v_t_47
T_8_8_lc_trk_g3_7
T_8_8_input0_4
T_8_8_wire_bram/ram/WADDR_3

T_15_15_wire_logic_cluster/lc_5/out
T_14_15_sp4_h_l_2
T_18_15_sp4_h_l_10
T_22_15_sp4_h_l_1
T_25_11_sp4_v_t_42
T_25_12_lc_trk_g2_2
T_25_12_input0_4
T_25_12_wire_bram/ram/WADDR_3

T_15_15_wire_logic_cluster/lc_5/out
T_14_15_sp4_h_l_2
T_18_15_sp4_h_l_10
T_22_15_sp4_h_l_1
T_25_11_sp4_v_t_36
T_25_14_lc_trk_g0_4
T_25_14_input0_4
T_25_14_wire_bram/ram/WADDR_3

T_15_15_wire_logic_cluster/lc_5/out
T_14_15_sp4_h_l_2
T_18_15_sp4_h_l_10
T_22_15_sp4_h_l_6
T_25_15_sp4_v_t_46
T_25_16_lc_trk_g2_6
T_25_16_input0_4
T_25_16_wire_bram/ram/WADDR_3

End 

Net : u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_oe_l_RNO_0_7
T_19_13_wire_logic_cluster/lc_0/out
T_19_9_sp12_v_t_23
T_19_16_lc_trk_g3_3
T_19_16_wire_logic_cluster/lc_6/in_0

End 

Net : u_core.u_gpio_core.lb_0028_regZ0Z_11
T_7_14_wire_logic_cluster/lc_3/out
T_7_13_sp4_v_t_38
T_7_17_sp4_v_t_43
T_7_19_lc_trk_g3_6
T_7_19_wire_logic_cluster/lc_0/in_1

T_7_14_wire_logic_cluster/lc_3/out
T_7_13_sp4_v_t_38
T_4_17_sp4_h_l_8
T_5_17_lc_trk_g2_0
T_5_17_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.lb_0084_regZ0Z_9
T_5_19_wire_logic_cluster/lc_1/out
T_0_19_span12_horz_1
T_12_19_sp12_v_t_22
T_12_21_lc_trk_g2_5
T_12_21_wire_logic_cluster/lc_3/in_0

End 

Net : u_core.u_gpio_core.lb_003c_regZ0Z_0
T_14_25_wire_logic_cluster/lc_0/out
T_11_25_sp12_h_l_0
T_10_13_sp12_v_t_23
T_10_20_lc_trk_g3_3
T_10_20_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_gpio_core.lb_0084_regZ0Z_14
T_9_19_wire_logic_cluster/lc_5/out
T_10_15_sp4_v_t_46
T_11_19_sp4_h_l_11
T_12_19_lc_trk_g3_3
T_12_19_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_gpio_core.lb_003c_regZ0Z_7
T_9_25_wire_logic_cluster/lc_5/out
T_9_18_sp12_v_t_22
T_10_18_sp12_h_l_1
T_10_18_lc_trk_g1_2
T_10_18_wire_logic_cluster/lc_3/in_0

End 

Net : u_core.u_gpio_core.lb_0038_regZ0Z_17
T_6_19_wire_logic_cluster/lc_0/out
T_3_19_sp12_h_l_0
T_14_19_sp12_v_t_23
T_14_21_lc_trk_g3_4
T_14_21_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_oe_l_RNO_0_2_cascade_
T_6_26_wire_logic_cluster/lc_0/ltout
T_6_26_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_gpio_core.gen_i1_2__u_gpio_pin.m12_ns_1_cascade_
T_5_26_wire_logic_cluster/lc_3/ltout
T_5_26_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_gpio_core.lb_0088_regZ0Z_22
T_18_26_wire_logic_cluster/lc_3/out
T_18_26_sp4_h_l_11
T_17_22_sp4_v_t_41
T_17_18_sp4_v_t_42
T_16_20_lc_trk_g0_7
T_16_20_input_2_1
T_16_20_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_gpio_core.lb_0084_regZ0Z_5
T_15_23_wire_logic_cluster/lc_7/out
T_5_23_sp12_h_l_1
T_11_23_lc_trk_g0_6
T_11_23_input_2_6
T_11_23_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.N_112_cascade_
T_23_19_wire_logic_cluster/lc_6/ltout
T_23_19_wire_logic_cluster/lc_7/in_2

End 

Net : u_core.u_gpio_core.lb_002c_regZ0Z_6
T_9_22_wire_logic_cluster/lc_4/out
T_9_23_lc_trk_g0_4
T_9_23_wire_logic_cluster/lc_3/in_1

End 

Net : test_cnt_cry_13
T_28_24_wire_logic_cluster/lc_5/cout
T_28_24_wire_logic_cluster/lc_6/in_3

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_13
T_22_13_wire_logic_cluster/lc_5/cout
T_22_13_wire_logic_cluster/lc_6/in_3

Net : u_core.u_gpio_core.lb_0088_regZ0Z_3
T_11_25_wire_logic_cluster/lc_2/out
T_12_22_sp4_v_t_45
T_12_18_sp4_v_t_41
T_13_18_sp4_h_l_4
T_15_18_lc_trk_g3_1
T_15_18_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_gpio_core.lb_0020_regZ0Z_14
T_6_21_wire_logic_cluster/lc_6/out
T_6_21_sp4_h_l_1
T_10_21_sp4_h_l_4
T_13_17_sp4_v_t_41
T_12_19_lc_trk_g0_4
T_12_19_wire_logic_cluster/lc_5/in_1

T_6_21_wire_logic_cluster/lc_6/out
T_5_21_sp12_h_l_0
T_17_21_sp12_h_l_0
T_19_21_lc_trk_g0_7
T_19_21_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_gpio_core.lb_002c_regZ0Z_1
T_14_16_wire_logic_cluster/lc_1/out
T_14_14_sp4_v_t_47
T_11_18_sp4_h_l_3
T_10_18_sp4_v_t_44
T_10_19_lc_trk_g3_4
T_10_19_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_gpio_core.lb_0028_regZ0Z_30
T_6_17_wire_logic_cluster/lc_0/out
T_7_15_sp4_v_t_44
T_7_19_sp4_v_t_40
T_8_23_sp4_h_l_5
T_11_23_sp4_v_t_47
T_11_24_lc_trk_g2_7
T_11_24_wire_logic_cluster/lc_4/in_1

T_6_17_wire_logic_cluster/lc_0/out
T_7_15_sp4_v_t_44
T_7_19_sp4_v_t_40
T_7_23_sp4_v_t_45
T_7_24_lc_trk_g2_5
T_7_24_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_sump2.trigger_ptrZ0Z_7
T_10_9_wire_logic_cluster/lc_7/out
T_10_9_sp4_h_l_3
T_14_9_sp4_h_l_11
T_17_9_sp4_v_t_46
T_17_13_sp4_v_t_39
T_16_16_lc_trk_g2_7
T_16_16_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.N_79
T_22_17_wire_logic_cluster/lc_7/out
T_23_17_lc_trk_g1_7
T_23_17_wire_logic_cluster/lc_6/in_0

End 

Net : u_core.u_sump2.rle_timeZ0Z_17
T_5_15_wire_logic_cluster/lc_1/out
T_5_15_lc_trk_g3_1
T_5_15_wire_logic_cluster/lc_1/in_1

T_5_15_wire_logic_cluster/lc_1/out
T_5_12_sp4_v_t_42
T_6_16_sp4_h_l_7
T_8_16_lc_trk_g3_2
T_8_16_wire_bram/ram/WDATA_1

End 

Net : u_core.u_gpio_core.lb_009c_regZ0Z_9
T_9_24_wire_logic_cluster/lc_6/out
T_9_22_sp4_v_t_41
T_6_22_sp4_h_l_4
T_10_22_sp4_h_l_7
T_12_22_lc_trk_g2_2
T_12_22_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_gpio_core.lb_0024_regZ0Z_2
T_16_17_wire_logic_cluster/lc_3/out
T_17_16_sp4_v_t_39
T_17_19_lc_trk_g0_7
T_17_19_input_2_1
T_17_19_wire_logic_cluster/lc_1/in_2

T_16_17_wire_logic_cluster/lc_3/out
T_16_14_sp4_v_t_46
T_16_15_lc_trk_g2_6
T_16_15_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_gpio_core.lb_0030_regZ0Z_29
T_13_24_wire_logic_cluster/lc_4/out
T_13_23_lc_trk_g1_4
T_13_23_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_gpio_core.lb_0088_regZ0Z_0
T_9_18_wire_logic_cluster/lc_0/out
T_10_16_sp4_v_t_44
T_10_20_lc_trk_g1_1
T_10_20_input_2_6
T_10_20_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_gpio_core.lb_0028_regZ0Z_25
T_6_24_wire_logic_cluster/lc_2/out
T_4_24_sp4_h_l_1
T_8_24_sp4_h_l_1
T_12_24_sp4_h_l_4
T_15_24_sp4_v_t_41
T_15_26_lc_trk_g3_4
T_15_26_wire_logic_cluster/lc_2/in_3

T_6_24_wire_logic_cluster/lc_2/out
T_6_23_lc_trk_g1_2
T_6_23_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.N_88
T_20_15_wire_logic_cluster/lc_6/out
T_20_14_lc_trk_g1_6
T_20_14_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_gpio_core.lb_002c_regZ0Z_17
T_17_18_wire_logic_cluster/lc_1/out
T_18_16_sp4_v_t_46
T_15_20_sp4_h_l_4
T_14_20_sp4_v_t_41
T_14_21_lc_trk_g2_1
T_14_21_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_gpio_core.lb_m3_i_0
T_14_21_wire_logic_cluster/lc_0/out
T_14_21_lc_trk_g3_0
T_14_21_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u0_lb_rd_d_22
T_16_20_wire_logic_cluster/lc_5/out
T_16_18_sp4_v_t_39
T_17_18_sp4_h_l_7
T_18_18_lc_trk_g3_7
T_18_18_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_gpio_core.lb_0094_regZ0Z_7
T_7_21_wire_logic_cluster/lc_5/out
T_0_21_span12_horz_5
T_10_9_sp12_v_t_22
T_10_18_lc_trk_g3_6
T_10_18_input_2_3
T_10_18_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_gpio_core.lb_009c_regZ0Z_28
T_19_25_wire_logic_cluster/lc_5/out
T_19_24_lc_trk_g1_5
T_19_24_input_2_6
T_19_24_wire_logic_cluster/lc_6/in_2

End 

Net : tp_dbg_4
T_16_12_wire_logic_cluster/lc_1/out
T_16_1_sp12_v_t_22
T_16_13_sp12_v_t_22
T_17_25_sp12_h_l_1
T_23_25_sp4_h_l_6
T_26_25_sp4_v_t_46
T_26_26_lc_trk_g3_6
T_26_26_wire_logic_cluster/lc_0/in_3

T_16_12_wire_logic_cluster/lc_1/out
T_16_1_sp12_v_t_22
T_16_13_sp12_v_t_22
T_17_13_sp12_h_l_1
T_28_13_sp12_v_t_22
T_28_20_lc_trk_g2_2
T_28_20_wire_logic_cluster/lc_2/cen

T_16_12_wire_logic_cluster/lc_1/out
T_16_1_sp12_v_t_22
T_16_13_sp12_v_t_22
T_17_13_sp12_h_l_1
T_28_13_sp12_v_t_22
T_28_20_lc_trk_g2_2
T_28_20_wire_logic_cluster/lc_2/cen

T_16_12_wire_logic_cluster/lc_1/out
T_16_1_sp12_v_t_22
T_16_13_sp12_v_t_22
T_17_13_sp12_h_l_1
T_28_13_sp12_v_t_22
T_28_20_lc_trk_g2_2
T_28_20_wire_logic_cluster/lc_2/cen

T_16_12_wire_logic_cluster/lc_1/out
T_16_1_sp12_v_t_22
T_16_13_sp12_v_t_22
T_17_13_sp12_h_l_1
T_28_13_sp12_v_t_22
T_28_20_lc_trk_g2_2
T_28_20_wire_logic_cluster/lc_2/cen

T_16_12_wire_logic_cluster/lc_1/out
T_16_1_sp12_v_t_22
T_16_13_sp12_v_t_22
T_17_13_sp12_h_l_1
T_28_13_sp12_v_t_22
T_28_20_lc_trk_g2_2
T_28_20_wire_logic_cluster/lc_2/cen

T_16_12_wire_logic_cluster/lc_1/out
T_16_1_sp12_v_t_22
T_16_13_sp12_v_t_22
T_17_13_sp12_h_l_1
T_28_13_sp12_v_t_22
T_28_20_lc_trk_g2_2
T_28_20_wire_logic_cluster/lc_2/cen

T_16_12_wire_logic_cluster/lc_1/out
T_16_1_sp12_v_t_22
T_16_13_sp12_v_t_22
T_17_13_sp12_h_l_1
T_28_13_sp12_v_t_22
T_28_20_lc_trk_g2_2
T_28_20_wire_logic_cluster/lc_2/cen

T_16_12_wire_logic_cluster/lc_1/out
T_16_1_sp12_v_t_22
T_16_13_sp12_v_t_22
T_17_13_sp12_h_l_1
T_28_13_sp12_v_t_22
T_28_20_lc_trk_g2_2
T_28_20_wire_logic_cluster/lc_2/cen

T_16_12_wire_logic_cluster/lc_1/out
T_16_1_sp12_v_t_22
T_16_13_sp12_v_t_22
T_5_25_sp12_h_l_1
T_7_25_lc_trk_g1_6
T_7_25_wire_logic_cluster/lc_3/in_0

T_16_12_wire_logic_cluster/lc_1/out
T_16_1_sp12_v_t_22
T_16_13_sp12_v_t_22
T_16_16_sp4_v_t_42
T_16_20_lc_trk_g1_7
T_16_20_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_gpio_core.lb_0094_regZ0Z_31
T_7_21_wire_logic_cluster/lc_1/out
T_6_21_sp4_h_l_10
T_10_21_sp4_h_l_6
T_13_21_sp4_v_t_46
T_12_24_lc_trk_g3_6
T_12_24_input_2_1
T_12_24_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_gpio_core.lb_0094_regZ0Z_25
T_16_24_wire_logic_cluster/lc_2/out
T_16_24_sp4_h_l_9
T_12_24_sp4_h_l_0
T_15_24_sp4_v_t_40
T_15_26_lc_trk_g2_5
T_15_26_input_2_1
T_15_26_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_gpio_core.lb_0084_regZ0Z_28
T_15_23_wire_logic_cluster/lc_3/out
T_9_23_sp12_h_l_1
T_17_23_lc_trk_g0_2
T_17_23_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.lb_wr_d_p1Z0Z_12
T_22_19_wire_logic_cluster/lc_0/out
T_21_19_sp4_h_l_8
T_20_15_sp4_v_t_36
T_17_15_sp4_h_l_1
T_13_15_sp4_h_l_9
T_9_15_sp4_h_l_9
T_8_11_sp4_v_t_44
T_8_7_sp4_v_t_37
T_7_10_lc_trk_g2_5
T_7_10_wire_logic_cluster/lc_4/in_3

T_22_19_wire_logic_cluster/lc_0/out
T_22_16_sp4_v_t_40
T_19_16_sp4_h_l_11
T_15_16_sp4_h_l_7
T_11_16_sp4_h_l_7
T_10_16_sp4_v_t_36
T_10_20_sp4_v_t_36
T_10_22_lc_trk_g3_1
T_10_22_wire_logic_cluster/lc_2/in_0

T_22_19_wire_logic_cluster/lc_0/out
T_21_19_sp4_h_l_8
T_20_15_sp4_v_t_36
T_17_15_sp4_h_l_1
T_13_15_sp4_h_l_9
T_12_11_sp4_v_t_44
T_12_7_sp4_v_t_37
T_12_9_lc_trk_g3_0
T_12_9_wire_logic_cluster/lc_4/in_3

T_22_19_wire_logic_cluster/lc_0/out
T_21_19_sp4_h_l_8
T_20_15_sp4_v_t_36
T_17_15_sp4_h_l_1
T_13_15_sp4_h_l_9
T_9_15_sp4_h_l_9
T_8_11_sp4_v_t_44
T_7_14_lc_trk_g3_4
T_7_14_wire_logic_cluster/lc_4/in_3

T_22_19_wire_logic_cluster/lc_0/out
T_22_16_sp4_v_t_40
T_19_20_sp4_h_l_10
T_15_20_sp4_h_l_1
T_11_20_sp4_h_l_4
T_7_20_sp4_h_l_4
T_6_16_sp4_v_t_44
T_6_18_lc_trk_g2_1
T_6_18_wire_logic_cluster/lc_4/in_3

T_22_19_wire_logic_cluster/lc_0/out
T_22_16_sp4_v_t_40
T_19_20_sp4_h_l_10
T_15_20_sp4_h_l_1
T_11_20_sp4_h_l_4
T_7_20_sp4_h_l_4
T_6_20_sp4_v_t_41
T_6_21_lc_trk_g2_1
T_6_21_wire_logic_cluster/lc_4/in_3

T_22_19_wire_logic_cluster/lc_0/out
T_22_16_sp4_v_t_40
T_19_16_sp4_h_l_11
T_18_12_sp4_v_t_41
T_18_8_sp4_v_t_42
T_15_8_sp4_h_l_1
T_16_8_lc_trk_g2_1
T_16_8_wire_logic_cluster/lc_4/in_3

T_22_19_wire_logic_cluster/lc_0/out
T_22_16_sp4_v_t_40
T_19_16_sp4_h_l_11
T_15_16_sp4_h_l_7
T_11_16_sp4_h_l_7
T_10_16_sp4_v_t_36
T_9_19_lc_trk_g2_4
T_9_19_wire_logic_cluster/lc_3/in_3

T_22_19_wire_logic_cluster/lc_0/out
T_22_16_sp4_v_t_40
T_19_16_sp4_h_l_11
T_15_16_sp4_h_l_7
T_11_16_sp4_h_l_7
T_10_16_sp4_v_t_36
T_9_18_lc_trk_g1_1
T_9_18_wire_logic_cluster/lc_3/in_3

T_22_19_wire_logic_cluster/lc_0/out
T_22_16_sp4_v_t_40
T_19_20_sp4_h_l_10
T_18_20_sp4_v_t_41
T_15_24_sp4_h_l_4
T_14_24_lc_trk_g1_4
T_14_24_wire_logic_cluster/lc_4/in_3

T_22_19_wire_logic_cluster/lc_0/out
T_22_16_sp4_v_t_40
T_19_20_sp4_h_l_10
T_15_20_sp4_h_l_1
T_11_20_sp4_h_l_4
T_11_20_lc_trk_g1_1
T_11_20_wire_logic_cluster/lc_1/in_3

T_22_19_wire_logic_cluster/lc_0/out
T_22_16_sp4_v_t_40
T_19_16_sp4_h_l_11
T_15_16_sp4_h_l_7
T_14_16_lc_trk_g0_7
T_14_16_wire_logic_cluster/lc_4/in_3

T_22_19_wire_logic_cluster/lc_0/out
T_22_16_sp4_v_t_40
T_19_20_sp4_h_l_10
T_18_20_lc_trk_g0_2
T_18_20_wire_logic_cluster/lc_4/in_0

T_22_19_wire_logic_cluster/lc_0/out
T_21_19_sp4_h_l_8
T_20_19_sp4_v_t_39
T_20_22_lc_trk_g1_7
T_20_22_wire_logic_cluster/lc_1/in_3

T_22_19_wire_logic_cluster/lc_0/out
T_22_16_sp4_v_t_40
T_19_16_sp4_h_l_11
T_18_16_lc_trk_g0_3
T_18_16_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.lb_wr_d_p1Z0Z_16
T_22_20_wire_logic_cluster/lc_5/out
T_22_19_sp4_v_t_42
T_19_19_sp4_h_l_7
T_18_15_sp4_v_t_42
T_18_11_sp4_v_t_42
T_18_7_sp4_v_t_42
T_15_7_sp4_h_l_7
T_11_7_sp4_h_l_3
T_10_7_lc_trk_g0_3
T_10_7_wire_logic_cluster/lc_0/in_3

T_22_20_wire_logic_cluster/lc_5/out
T_22_19_sp4_v_t_42
T_19_19_sp4_h_l_7
T_18_15_sp4_v_t_42
T_15_15_sp4_h_l_1
T_11_15_sp4_h_l_1
T_10_11_sp4_v_t_36
T_7_11_sp4_h_l_1
T_7_11_lc_trk_g1_4
T_7_11_wire_logic_cluster/lc_0/in_3

T_22_20_wire_logic_cluster/lc_5/out
T_22_19_sp4_v_t_42
T_19_19_sp4_h_l_7
T_18_15_sp4_v_t_42
T_15_15_sp4_h_l_1
T_11_15_sp4_h_l_1
T_10_15_sp4_v_t_42
T_9_18_lc_trk_g3_2
T_9_18_wire_logic_cluster/lc_5/in_0

T_22_20_wire_logic_cluster/lc_5/out
T_22_19_sp4_v_t_42
T_19_19_sp4_h_l_7
T_18_15_sp4_v_t_42
T_15_15_sp4_h_l_1
T_11_15_sp4_h_l_1
T_10_15_sp4_v_t_42
T_9_19_lc_trk_g1_7
T_9_19_wire_logic_cluster/lc_7/in_3

T_22_20_wire_logic_cluster/lc_5/out
T_20_20_sp4_h_l_7
T_16_20_sp4_h_l_10
T_12_20_sp4_h_l_1
T_11_20_sp4_v_t_42
T_8_24_sp4_h_l_0
T_7_24_sp4_v_t_37
T_6_25_lc_trk_g2_5
T_6_25_wire_logic_cluster/lc_0/in_3

T_22_20_wire_logic_cluster/lc_5/out
T_22_19_sp4_v_t_42
T_19_19_sp4_h_l_7
T_18_15_sp4_v_t_42
T_18_11_sp4_v_t_42
T_18_7_sp4_v_t_42
T_17_8_lc_trk_g3_2
T_17_8_wire_logic_cluster/lc_0/in_3

T_22_20_wire_logic_cluster/lc_5/out
T_20_20_sp4_h_l_7
T_16_20_sp4_h_l_10
T_12_20_sp4_h_l_1
T_8_20_sp4_h_l_1
T_4_20_sp4_h_l_9
T_6_20_lc_trk_g3_4
T_6_20_wire_logic_cluster/lc_0/in_3

T_22_20_wire_logic_cluster/lc_5/out
T_20_20_sp4_h_l_7
T_16_20_sp4_h_l_10
T_15_16_sp4_v_t_47
T_15_12_sp4_v_t_36
T_14_16_lc_trk_g1_1
T_14_16_wire_logic_cluster/lc_0/in_0

T_22_20_wire_logic_cluster/lc_5/out
T_23_18_sp4_v_t_38
T_20_22_sp4_h_l_3
T_16_22_sp4_h_l_3
T_15_22_sp4_v_t_44
T_15_25_lc_trk_g1_4
T_15_25_wire_logic_cluster/lc_0/in_3

T_22_20_wire_logic_cluster/lc_5/out
T_20_20_sp4_h_l_7
T_16_20_sp4_h_l_10
T_12_20_sp4_h_l_1
T_11_20_sp4_v_t_42
T_10_22_lc_trk_g0_7
T_10_22_wire_logic_cluster/lc_6/in_3

T_22_20_wire_logic_cluster/lc_5/out
T_20_20_sp4_h_l_7
T_16_20_sp4_h_l_10
T_12_20_sp4_h_l_1
T_8_20_sp4_h_l_1
T_7_20_lc_trk_g1_1
T_7_20_wire_logic_cluster/lc_7/in_3

T_22_20_wire_logic_cluster/lc_5/out
T_20_20_sp4_h_l_7
T_16_20_sp4_h_l_10
T_15_16_sp4_v_t_47
T_15_17_lc_trk_g2_7
T_15_17_wire_logic_cluster/lc_0/in_3

T_22_20_wire_logic_cluster/lc_5/out
T_14_20_sp12_h_l_1
T_13_20_sp12_v_t_22
T_13_25_lc_trk_g3_6
T_13_25_wire_logic_cluster/lc_0/in_3

T_22_20_wire_logic_cluster/lc_5/out
T_23_18_sp4_v_t_38
T_20_22_sp4_h_l_3
T_20_22_lc_trk_g0_6
T_20_22_wire_logic_cluster/lc_3/in_3

T_22_20_wire_logic_cluster/lc_5/out
T_22_19_sp4_v_t_42
T_22_22_lc_trk_g1_2
T_22_22_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.lb_wr_d_p1Z0Z_10
T_13_12_wire_logic_cluster/lc_5/out
T_11_12_sp4_h_l_7
T_14_12_sp4_v_t_37
T_15_16_sp4_h_l_6
T_11_16_sp4_h_l_2
T_10_16_sp4_v_t_39
T_7_20_sp4_h_l_2
T_6_20_sp4_v_t_39
T_6_21_lc_trk_g2_7
T_6_21_wire_logic_cluster/lc_2/in_3

T_13_12_wire_logic_cluster/lc_5/out
T_13_5_sp12_v_t_22
T_13_14_sp4_v_t_36
T_14_18_sp4_h_l_7
T_18_18_sp4_h_l_7
T_21_18_sp4_v_t_37
T_20_22_lc_trk_g1_0
T_20_22_wire_logic_cluster/lc_0/in_3

T_13_12_wire_logic_cluster/lc_5/out
T_11_12_sp4_h_l_7
T_14_12_sp4_v_t_37
T_15_16_sp4_h_l_6
T_11_16_sp4_h_l_2
T_10_16_sp4_v_t_39
T_9_19_lc_trk_g2_7
T_9_19_wire_logic_cluster/lc_1/in_0

T_13_12_wire_logic_cluster/lc_5/out
T_5_12_sp12_h_l_1
T_5_12_sp4_h_l_0
T_8_12_sp4_v_t_40
T_8_16_sp4_v_t_40
T_7_20_lc_trk_g1_5
T_7_20_wire_logic_cluster/lc_2/in_0

T_13_12_wire_logic_cluster/lc_5/out
T_13_5_sp12_v_t_22
T_13_14_sp4_v_t_36
T_14_18_sp4_h_l_7
T_17_18_sp4_v_t_37
T_16_21_lc_trk_g2_5
T_16_21_wire_logic_cluster/lc_1/in_0

T_13_12_wire_logic_cluster/lc_5/out
T_5_12_sp12_h_l_1
T_5_12_sp4_h_l_0
T_8_12_sp4_v_t_40
T_8_8_sp4_v_t_45
T_7_10_lc_trk_g0_3
T_7_10_wire_logic_cluster/lc_2/in_3

T_13_12_wire_logic_cluster/lc_5/out
T_11_12_sp4_h_l_7
T_14_12_sp4_v_t_37
T_14_16_sp4_v_t_38
T_14_20_sp4_v_t_46
T_13_21_lc_trk_g3_6
T_13_21_wire_logic_cluster/lc_3/in_0

T_13_12_wire_logic_cluster/lc_5/out
T_13_5_sp12_v_t_22
T_13_14_sp4_v_t_36
T_10_18_sp4_h_l_1
T_6_18_sp4_h_l_1
T_6_18_lc_trk_g1_4
T_6_18_wire_logic_cluster/lc_2/in_3

T_13_12_wire_logic_cluster/lc_5/out
T_11_12_sp4_h_l_7
T_14_12_sp4_v_t_37
T_14_16_sp4_v_t_38
T_14_20_sp4_v_t_46
T_14_24_lc_trk_g0_3
T_14_24_wire_logic_cluster/lc_2/in_3

T_13_12_wire_logic_cluster/lc_5/out
T_11_12_sp4_h_l_7
T_14_12_sp4_v_t_37
T_15_16_sp4_h_l_6
T_18_16_sp4_v_t_43
T_18_20_lc_trk_g1_6
T_18_20_wire_logic_cluster/lc_2/in_3

T_13_12_wire_logic_cluster/lc_5/out
T_11_12_sp4_h_l_7
T_14_12_sp4_v_t_37
T_15_16_sp4_h_l_6
T_19_16_sp4_h_l_2
T_18_16_lc_trk_g1_2
T_18_16_wire_logic_cluster/lc_2/in_3

T_13_12_wire_logic_cluster/lc_5/out
T_5_12_sp12_h_l_1
T_5_12_sp4_h_l_0
T_8_12_sp4_v_t_40
T_7_14_lc_trk_g0_5
T_7_14_wire_logic_cluster/lc_2/in_3

T_13_12_wire_logic_cluster/lc_5/out
T_5_12_sp12_h_l_1
T_16_0_span12_vert_22
T_16_9_lc_trk_g3_6
T_16_9_wire_logic_cluster/lc_0/in_3

T_13_12_wire_logic_cluster/lc_5/out
T_11_12_sp4_h_l_7
T_14_12_sp4_v_t_37
T_14_16_lc_trk_g1_0
T_14_16_wire_logic_cluster/lc_2/in_3

T_13_12_wire_logic_cluster/lc_5/out
T_13_8_sp4_v_t_47
T_12_9_lc_trk_g3_7
T_12_9_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_sump2.rle_ram_array_50
T_25_15_wire_bram/ram/RDATA_9
T_24_15_sp4_h_l_4
T_23_15_sp4_v_t_41
T_22_17_lc_trk_g1_4
T_22_17_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_sump2.ctrl_07_regZ0Z_4
T_5_7_wire_logic_cluster/lc_0/out
T_5_3_sp12_v_t_23
T_5_10_lc_trk_g3_3
T_5_10_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_1_RDATA_8
T_8_13_wire_bram/ram/RDATA_8
T_6_13_sp4_h_l_11
T_9_9_sp4_v_t_40
T_9_10_lc_trk_g3_0
T_9_10_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.acquired_jk4_4_cascade_
T_5_10_wire_logic_cluster/lc_5/ltout
T_5_10_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_gpio_core.lb_0020_regZ0Z_15
T_6_21_wire_logic_cluster/lc_7/out
T_4_21_sp12_h_l_1
T_13_21_lc_trk_g1_5
T_13_21_wire_logic_cluster/lc_4/in_0

T_6_21_wire_logic_cluster/lc_7/out
T_6_20_sp4_v_t_46
T_6_23_lc_trk_g0_6
T_6_23_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_0_RDATA_8
T_8_11_wire_bram/ram/RDATA_8
T_9_10_sp4_v_t_47
T_9_14_sp4_v_t_43
T_9_16_lc_trk_g2_6
T_9_16_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_1_RDATA_4
T_8_14_wire_bram/ram/RDATA_4
T_9_10_sp4_v_t_42
T_9_6_sp4_v_t_42
T_9_7_lc_trk_g2_2
T_9_7_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_0_RDATA_4
T_8_12_wire_bram/ram/RDATA_4
T_8_12_sp4_h_l_11
T_7_12_sp4_v_t_46
T_7_15_lc_trk_g0_6
T_7_15_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.rle_ram_array_34
T_8_19_wire_bram/ram/RDATA_9
T_7_19_sp4_h_l_4
T_10_15_sp4_v_t_47
T_9_16_lc_trk_g3_7
T_9_16_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_1_RDATA_11
T_8_13_wire_bram/ram/RDATA_11
T_7_13_sp4_h_l_0
T_10_9_sp4_v_t_37
T_10_10_lc_trk_g2_5
T_10_10_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_1_RDATA_5
T_8_14_wire_bram/ram/RDATA_5
T_9_13_sp4_v_t_37
T_9_9_sp4_v_t_45
T_9_11_lc_trk_g2_0
T_9_11_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.rle_ram_array_46
T_25_11_wire_bram/ram/RDATA_9
T_24_11_sp4_h_l_4
T_23_11_sp4_v_t_47
T_23_12_lc_trk_g2_7
T_23_12_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_sump2.rle_ram_array_11
T_25_13_wire_bram/ram/RDATA_13
T_23_13_sp4_h_l_1
T_22_13_sp4_v_t_42
T_22_15_lc_trk_g2_7
T_22_15_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_1_RDATA_10
T_8_13_wire_bram/ram/RDATA_10
T_9_12_sp4_v_t_43
T_9_8_sp4_v_t_39
T_9_10_lc_trk_g3_2
T_9_10_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_0_RDATA_7
T_8_12_wire_bram/ram/RDATA_7
T_9_10_sp4_v_t_44
T_9_14_sp4_v_t_37
T_9_16_lc_trk_g3_0
T_9_16_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_0_RDATA_5
T_8_12_wire_bram/ram/RDATA_5
T_8_9_sp4_v_t_44
T_8_13_sp4_v_t_44
T_7_17_lc_trk_g2_1
T_7_17_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.lb_008c_regZ0Z_19
T_16_25_wire_logic_cluster/lc_1/out
T_16_25_lc_trk_g3_1
T_16_25_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cntZ0Z_4
T_22_12_wire_logic_cluster/lc_4/out
T_22_12_lc_trk_g3_4
T_22_12_wire_logic_cluster/lc_4/in_1

T_22_12_wire_logic_cluster/lc_4/out
T_23_11_sp4_v_t_41
T_22_14_lc_trk_g3_1
T_22_14_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_sump2.trigger_ptrZ0Z_2
T_10_9_wire_logic_cluster/lc_2/out
T_11_8_sp4_v_t_37
T_12_12_sp4_h_l_6
T_16_12_sp4_h_l_9
T_19_12_sp4_v_t_44
T_19_14_lc_trk_g3_1
T_19_14_wire_logic_cluster/lc_7/in_1

End 

Net : u_core.u_gpio_core.lb_0028_regZ0Z_19
T_6_20_wire_logic_cluster/lc_3/out
T_4_20_sp4_h_l_3
T_8_20_sp4_h_l_3
T_12_20_sp4_h_l_6
T_15_20_sp4_v_t_43
T_15_24_lc_trk_g1_6
T_15_24_wire_logic_cluster/lc_4/in_1

T_6_20_wire_logic_cluster/lc_3/out
T_5_20_lc_trk_g2_3
T_5_20_wire_logic_cluster/lc_6/in_3

End 

Net : test_cntZ0Z_13
T_28_24_wire_logic_cluster/lc_5/out
T_28_24_lc_trk_g1_5
T_28_24_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.u0_lb_rd_d_3
T_15_18_wire_logic_cluster/lc_1/out
T_15_18_sp4_h_l_7
T_19_18_sp4_h_l_7
T_19_18_lc_trk_g0_2
T_19_18_wire_logic_cluster/lc_7/in_1

End 

Net : u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_cfg_p1Z0Z_1
T_9_15_wire_logic_cluster/lc_6/out
T_9_12_sp4_v_t_36
T_6_12_sp4_h_l_7
T_7_12_lc_trk_g3_7
T_7_12_wire_logic_cluster/lc_7/in_1

T_9_15_wire_logic_cluster/lc_6/out
T_9_15_lc_trk_g3_6
T_9_15_wire_logic_cluster/lc_0/in_1

T_9_15_wire_logic_cluster/lc_6/out
T_9_15_lc_trk_g3_6
T_9_15_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_gpio_core.lb_0094_regZ0Z_9
T_7_21_wire_logic_cluster/lc_7/out
T_7_18_sp4_v_t_38
T_8_22_sp4_h_l_9
T_12_22_sp4_h_l_5
T_12_22_lc_trk_g0_0
T_12_22_input_2_2
T_12_22_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_sump2.tmp1_i_0
T_5_8_wire_logic_cluster/lc_7/out
T_5_3_sp12_v_t_22
T_6_15_sp12_h_l_1
T_8_15_lc_trk_g1_6
T_8_15_input0_7
T_8_15_wire_bram/ram/RADDR_0
T_8_13_upADDR_0
T_8_13_wire_bram/ram/RADDR_0
T_8_11_upADDR_0
T_8_11_wire_bram/ram/RADDR_0

T_5_8_wire_logic_cluster/lc_7/out
T_5_3_sp12_v_t_22
T_6_15_sp12_h_l_1
T_8_15_lc_trk_g1_6
T_8_15_input0_7
T_8_15_wire_bram/ram/RADDR_0
T_8_13_upADDR_0
T_8_13_wire_bram/ram/RADDR_0

T_5_8_wire_logic_cluster/lc_7/out
T_5_3_sp12_v_t_22
T_6_15_sp12_h_l_1
T_8_15_lc_trk_g1_6
T_8_15_input0_7
T_8_15_wire_bram/ram/RADDR_0

End 

Net : u_core.u_sump2.tmp1_0
T_5_8_wire_logic_cluster/lc_4/out
T_5_8_lc_trk_g0_4
T_5_8_wire_logic_cluster/lc_7/in_3

T_5_8_wire_logic_cluster/lc_4/out
T_6_8_sp4_h_l_8
T_5_8_sp4_v_t_39
T_5_12_sp4_v_t_47
T_6_16_sp4_h_l_4
T_8_16_lc_trk_g2_1
T_8_16_input0_7
T_8_16_wire_bram/ram/WADDR_0
T_8_14_upADDR_0
T_8_14_wire_bram/ram/WADDR_0
T_8_12_upADDR_0
T_8_12_wire_bram/ram/WADDR_0

T_5_8_wire_logic_cluster/lc_4/out
T_6_8_sp4_h_l_8
T_5_8_sp4_v_t_39
T_5_12_sp4_v_t_47
T_6_16_sp4_h_l_4
T_8_16_lc_trk_g2_1
T_8_16_input0_7
T_8_16_wire_bram/ram/WADDR_0
T_8_14_upADDR_0
T_8_14_wire_bram/ram/WADDR_0

T_5_8_wire_logic_cluster/lc_4/out
T_6_8_sp4_h_l_8
T_5_8_sp4_v_t_39
T_5_12_sp4_v_t_47
T_6_16_sp4_h_l_4
T_8_16_lc_trk_g2_1
T_8_16_input0_7
T_8_16_wire_bram/ram/WADDR_0

T_5_8_wire_logic_cluster/lc_4/out
T_5_8_lc_trk_g0_4
T_5_8_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_gpio_core.lb_008c_regZ0Z_2
T_16_25_wire_logic_cluster/lc_3/out
T_16_25_lc_trk_g1_3
T_16_25_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_gpio_core.lb_008c_regZ0Z_26
T_19_24_wire_logic_cluster/lc_3/out
T_19_24_lc_trk_g1_3
T_19_24_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_gpio_core.lb_008c_regZ0Z_21
T_16_25_wire_logic_cluster/lc_5/out
T_16_25_lc_trk_g1_5
T_16_25_wire_logic_cluster/lc_4/in_0

End 

Net : u_mesa_core.u_mesa_decode.payload_cntZ0Z_2
T_27_19_wire_logic_cluster/lc_5/out
T_26_20_lc_trk_g1_5
T_26_20_wire_logic_cluster/lc_6/in_0

T_27_19_wire_logic_cluster/lc_5/out
T_26_19_lc_trk_g3_5
T_26_19_input_2_2
T_26_19_wire_logic_cluster/lc_2/in_2

End 

Net : u_mesa_core.u_mesa_decode.packet_done_5_0_a2_5
T_26_20_wire_logic_cluster/lc_6/out
T_27_20_lc_trk_g0_6
T_27_20_wire_logic_cluster/lc_6/in_0

End 

Net : u_core.u_gpio_core.lb_0094_regZ0Z_23
T_16_24_wire_logic_cluster/lc_0/out
T_16_21_sp4_v_t_40
T_13_25_sp4_h_l_10
T_17_25_sp4_h_l_1
T_18_25_lc_trk_g2_1
T_18_25_input_2_3
T_18_25_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_sump2.rle_ram_array_8
T_25_14_wire_bram/ram/RDATA_1
T_25_14_sp4_h_l_1
T_21_14_sp4_h_l_1
T_20_14_lc_trk_g1_1
T_20_14_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_0_RDATA_1
T_8_12_wire_bram/ram/RDATA_1
T_8_10_sp4_v_t_41
T_9_10_sp4_h_l_4
T_11_10_lc_trk_g2_1
T_11_10_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_sump2.rle_ram_array_48
T_25_16_wire_bram/ram/RDATA_1
T_26_15_sp4_v_t_45
T_23_15_sp4_h_l_2
T_22_15_lc_trk_g0_2
T_22_15_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_1_RDATA_0
T_8_14_wire_bram/ram/RDATA_0
T_8_11_sp4_v_t_38
T_9_11_sp4_h_l_3
T_11_11_lc_trk_g3_6
T_11_11_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_1_RDATA_3
T_8_14_wire_bram/ram/RDATA_3
T_8_10_sp4_v_t_45
T_9_10_sp4_h_l_1
T_11_10_lc_trk_g3_4
T_11_10_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_0_RDATA_2
T_8_12_wire_bram/ram/RDATA_2
T_8_11_sp4_v_t_42
T_9_11_sp4_h_l_0
T_11_11_lc_trk_g2_5
T_11_11_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_0_RDATA_12
T_8_11_wire_bram/ram/RDATA_12
T_8_7_sp4_v_t_43
T_9_7_sp4_h_l_11
T_9_7_lc_trk_g1_6
T_9_7_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.lb_wr_d_p1Z0Z_24
T_22_21_wire_logic_cluster/lc_5/out
T_22_17_sp4_v_t_47
T_19_17_sp4_h_l_10
T_15_17_sp4_h_l_6
T_14_13_sp4_v_t_46
T_11_13_sp4_h_l_5
T_7_13_sp4_h_l_8
T_6_9_sp4_v_t_36
T_6_10_lc_trk_g3_4
T_6_10_wire_logic_cluster/lc_0/in_3

T_22_21_wire_logic_cluster/lc_5/out
T_22_21_sp12_h_l_1
T_10_21_sp12_h_l_1
T_12_21_sp4_h_l_2
T_8_21_sp4_h_l_2
T_7_21_sp4_v_t_45
T_6_24_lc_trk_g3_5
T_6_24_wire_logic_cluster/lc_1/in_3

T_22_21_wire_logic_cluster/lc_5/out
T_22_21_sp12_h_l_1
T_10_21_sp12_h_l_1
T_14_21_sp4_h_l_4
T_18_21_sp4_h_l_0
T_17_21_sp4_v_t_37
T_17_22_lc_trk_g3_5
T_17_22_wire_logic_cluster/lc_7/in_3

T_22_21_wire_logic_cluster/lc_5/out
T_21_21_sp4_h_l_2
T_17_21_sp4_h_l_10
T_16_17_sp4_v_t_47
T_13_21_sp4_h_l_3
T_16_21_sp4_v_t_45
T_16_25_sp4_v_t_46
T_16_26_lc_trk_g3_6
T_16_26_wire_logic_cluster/lc_2/in_3

T_22_21_wire_logic_cluster/lc_5/out
T_22_21_sp12_h_l_1
T_10_21_sp12_h_l_1
T_12_21_sp4_h_l_2
T_11_21_sp4_v_t_39
T_10_25_lc_trk_g1_2
T_10_25_wire_logic_cluster/lc_1/in_0

T_22_21_wire_logic_cluster/lc_5/out
T_22_21_sp12_h_l_1
T_10_21_sp12_h_l_1
T_12_21_sp4_h_l_2
T_15_21_sp4_v_t_42
T_14_22_lc_trk_g3_2
T_14_22_wire_logic_cluster/lc_7/in_0

T_22_21_wire_logic_cluster/lc_5/out
T_21_21_sp4_h_l_2
T_17_21_sp4_h_l_10
T_16_17_sp4_v_t_47
T_13_21_sp4_h_l_3
T_9_21_sp4_h_l_11
T_8_17_sp4_v_t_46
T_7_18_lc_trk_g3_6
T_7_18_wire_logic_cluster/lc_2/in_3

T_22_21_wire_logic_cluster/lc_5/out
T_21_21_sp4_h_l_2
T_17_21_sp4_h_l_10
T_16_17_sp4_v_t_47
T_13_21_sp4_h_l_3
T_16_21_sp4_v_t_45
T_13_25_sp4_h_l_1
T_12_25_lc_trk_g1_1
T_12_25_wire_logic_cluster/lc_7/in_3

T_22_21_wire_logic_cluster/lc_5/out
T_22_21_sp12_h_l_1
T_10_21_sp12_h_l_1
T_14_21_sp4_h_l_4
T_13_21_sp4_v_t_41
T_13_22_lc_trk_g3_1
T_13_22_wire_logic_cluster/lc_7/in_3

T_22_21_wire_logic_cluster/lc_5/out
T_21_21_sp4_h_l_2
T_17_21_sp4_h_l_10
T_16_17_sp4_v_t_47
T_13_21_sp4_h_l_3
T_16_21_sp4_v_t_45
T_16_24_lc_trk_g1_5
T_16_24_wire_logic_cluster/lc_1/in_3

T_22_21_wire_logic_cluster/lc_5/out
T_22_17_sp4_v_t_47
T_19_17_sp4_h_l_10
T_15_17_sp4_h_l_6
T_14_13_sp4_v_t_46
T_11_13_sp4_h_l_11
T_11_13_lc_trk_g0_6
T_11_13_wire_logic_cluster/lc_1/in_3

T_22_21_wire_logic_cluster/lc_5/out
T_22_17_sp4_v_t_47
T_22_13_sp4_v_t_43
T_19_13_sp4_h_l_0
T_18_9_sp4_v_t_40
T_18_10_lc_trk_g2_0
T_18_10_wire_logic_cluster/lc_1/in_3

T_22_21_wire_logic_cluster/lc_5/out
T_22_17_sp4_v_t_47
T_19_17_sp4_h_l_10
T_18_13_sp4_v_t_47
T_17_16_lc_trk_g3_7
T_17_16_wire_logic_cluster/lc_1/in_3

T_22_21_wire_logic_cluster/lc_5/out
T_21_21_sp4_h_l_2
T_17_21_sp4_h_l_10
T_20_21_sp4_v_t_47
T_19_25_lc_trk_g2_2
T_19_25_wire_logic_cluster/lc_1/in_3

T_22_21_wire_logic_cluster/lc_5/out
T_21_21_sp4_h_l_2
T_17_21_sp4_h_l_10
T_20_21_sp4_v_t_47
T_20_22_lc_trk_g2_7
T_20_22_wire_logic_cluster/lc_6/in_3

T_22_21_wire_logic_cluster/lc_5/out
T_21_21_sp4_h_l_2
T_17_21_sp4_h_l_10
T_20_21_sp4_v_t_47
T_19_22_lc_trk_g3_7
T_19_22_wire_logic_cluster/lc_1/in_3

T_22_21_wire_logic_cluster/lc_5/out
T_21_21_sp4_h_l_2
T_17_21_sp4_h_l_10
T_20_21_sp4_v_t_47
T_19_23_lc_trk_g2_2
T_19_23_wire_logic_cluster/lc_7/in_3

T_22_21_wire_logic_cluster/lc_5/out
T_21_21_sp4_h_l_2
T_17_21_sp4_h_l_10
T_16_17_sp4_v_t_47
T_16_19_lc_trk_g3_2
T_16_19_wire_logic_cluster/lc_6/in_3

T_22_21_wire_logic_cluster/lc_5/out
T_22_20_sp4_v_t_42
T_21_24_lc_trk_g1_7
T_21_24_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.lb_008c_regZ0Z_12
T_11_20_wire_logic_cluster/lc_1/out
T_11_20_lc_trk_g3_1
T_11_20_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_gpio_core.lb_0090_regZ0Z_15
T_20_22_wire_logic_cluster/lc_2/out
T_20_20_sp12_v_t_23
T_9_20_sp12_h_l_0
T_14_20_lc_trk_g1_4
T_14_20_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.N_80
T_20_14_wire_logic_cluster/lc_0/out
T_21_14_lc_trk_g1_0
T_21_14_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.lb_rd_d_1_9
T_12_22_wire_logic_cluster/lc_1/out
T_12_11_sp12_v_t_22
T_13_11_sp12_h_l_1
T_17_11_sp4_h_l_4
T_20_11_sp4_v_t_41
T_20_14_lc_trk_g0_1
T_20_14_input_2_3
T_20_14_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_gpio_core.lb_0024_regZ0Z_26
T_17_16_wire_logic_cluster/lc_3/out
T_18_15_sp4_v_t_39
T_18_19_sp4_v_t_39
T_18_22_lc_trk_g1_7
T_18_22_wire_logic_cluster/lc_5/in_1

T_17_16_wire_logic_cluster/lc_3/out
T_17_7_sp12_v_t_22
T_17_11_lc_trk_g2_1
T_17_11_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.N_85_cascade_
T_20_14_wire_logic_cluster/lc_3/ltout
T_20_14_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m23_bm_0_cascade_
T_5_17_wire_logic_cluster/lc_2/ltout
T_5_17_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_out_RNO_1_7_cascade_
T_9_15_wire_logic_cluster/lc_2/ltout
T_9_15_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_gpio_core.lb_0098_regZ0Z_18
T_19_23_wire_logic_cluster/lc_0/out
T_19_21_sp4_v_t_45
T_20_21_sp4_h_l_1
T_22_21_lc_trk_g3_4
T_22_21_input_2_7
T_22_21_wire_logic_cluster/lc_7/in_2

End 

Net : u_core.u_gpio_core.lb_002c_regZ0Z_3
T_19_22_wire_logic_cluster/lc_7/out
T_19_22_sp4_h_l_3
T_18_18_sp4_v_t_38
T_15_18_sp4_h_l_9
T_15_18_lc_trk_g0_4
T_15_18_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u0_lb_rd_d_28
T_18_24_wire_logic_cluster/lc_1/out
T_18_20_sp4_v_t_39
T_18_16_sp4_v_t_40
T_19_16_sp4_h_l_5
T_19_16_lc_trk_g1_0
T_19_16_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.N_72
T_19_16_wire_logic_cluster/lc_1/out
T_19_15_lc_trk_g1_1
T_19_15_wire_logic_cluster/lc_6/in_0

End 

Net : u_mesa_core.u_mesa2lb.dword_stageZ0Z_1
T_26_25_wire_logic_cluster/lc_5/out
T_27_21_sp4_v_t_46
T_26_23_lc_trk_g0_0
T_26_23_wire_logic_cluster/lc_6/in_0

T_26_25_wire_logic_cluster/lc_5/out
T_26_25_lc_trk_g1_5
T_26_25_wire_logic_cluster/lc_5/in_1

T_26_25_wire_logic_cluster/lc_5/out
T_26_25_lc_trk_g1_5
T_26_25_input_2_6
T_26_25_wire_logic_cluster/lc_6/in_2

End 

Net : test_cnt_cry_12
T_28_24_wire_logic_cluster/lc_4/cout
T_28_24_wire_logic_cluster/lc_5/in_3

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_12
T_22_13_wire_logic_cluster/lc_4/cout
T_22_13_wire_logic_cluster/lc_5/in_3

Net : u_core.u_sump2.rle_timeZ0Z_18
T_5_15_wire_logic_cluster/lc_2/out
T_5_15_lc_trk_g1_2
T_5_15_wire_logic_cluster/lc_2/in_1

T_5_15_wire_logic_cluster/lc_2/out
T_5_12_sp4_v_t_44
T_6_16_sp4_h_l_9
T_8_16_lc_trk_g2_4
T_8_16_wire_bram/ram/WDATA_2

End 

Net : u_mesa_core.u_mesa_decode.payload_cntZ0Z_1
T_27_19_wire_logic_cluster/lc_4/out
T_26_20_lc_trk_g1_4
T_26_20_wire_logic_cluster/lc_6/in_1

T_27_19_wire_logic_cluster/lc_4/out
T_26_19_lc_trk_g3_4
T_26_19_input_2_1
T_26_19_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_gpio_core.lb_002c_regZ0Z_22
T_17_18_wire_logic_cluster/lc_7/out
T_17_16_sp4_v_t_43
T_16_20_lc_trk_g1_6
T_16_20_input_2_7
T_16_20_wire_logic_cluster/lc_7/in_2

End 

Net : u_mesa_core.u_mesa2lb.rd_jk_i
T_26_23_wire_logic_cluster/lc_7/out
T_24_23_sp4_h_l_11
T_27_19_sp4_v_t_40
T_26_23_lc_trk_g1_5
T_26_23_wire_logic_cluster/lc_5/s_r

T_26_23_wire_logic_cluster/lc_7/out
T_26_18_sp12_v_t_22
T_26_24_lc_trk_g3_5
T_26_24_wire_logic_cluster/lc_5/s_r

T_26_23_wire_logic_cluster/lc_7/out
T_26_18_sp12_v_t_22
T_26_24_lc_trk_g3_5
T_26_24_wire_logic_cluster/lc_5/s_r

T_26_23_wire_logic_cluster/lc_7/out
T_26_18_sp12_v_t_22
T_26_24_lc_trk_g3_5
T_26_24_wire_logic_cluster/lc_5/s_r

T_26_23_wire_logic_cluster/lc_7/out
T_26_18_sp12_v_t_22
T_26_24_lc_trk_g3_5
T_26_24_wire_logic_cluster/lc_5/s_r

T_26_23_wire_logic_cluster/lc_7/out
T_26_18_sp12_v_t_22
T_26_24_lc_trk_g3_5
T_26_24_wire_logic_cluster/lc_5/s_r

T_26_23_wire_logic_cluster/lc_7/out
T_26_18_sp12_v_t_22
T_26_24_lc_trk_g3_5
T_26_24_wire_logic_cluster/lc_5/s_r

T_26_23_wire_logic_cluster/lc_7/out
T_26_18_sp12_v_t_22
T_26_24_lc_trk_g3_5
T_26_24_wire_logic_cluster/lc_5/s_r

End 

Net : u_core.u_sump2.rle_ram_array_47
T_25_11_wire_bram/ram/RDATA_13
T_20_11_sp12_h_l_0
T_19_11_lc_trk_g0_0
T_19_11_wire_logic_cluster/lc_5/in_1

End 

Net : u_mesa_core.u_mesa_decode.payload_cntZ0Z_0
T_27_19_wire_logic_cluster/lc_3/out
T_26_19_lc_trk_g3_3
T_26_19_input_2_0
T_26_19_wire_logic_cluster/lc_0/in_2

T_27_19_wire_logic_cluster/lc_3/out
T_26_20_lc_trk_g0_3
T_26_20_wire_logic_cluster/lc_6/in_3

T_27_19_wire_logic_cluster/lc_3/out
T_27_18_lc_trk_g1_3
T_27_18_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_gpio_core.lb_0090_regZ0Z_21
T_19_26_wire_logic_cluster/lc_1/out
T_19_26_lc_trk_g3_1
T_19_26_input_2_0
T_19_26_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_gpio_core.lb_0030_regZ0Z_25
T_12_25_wire_logic_cluster/lc_1/out
T_12_25_sp4_h_l_7
T_15_25_sp4_v_t_42
T_15_26_lc_trk_g2_2
T_15_26_input_2_0
T_15_26_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_gpio_core.lb_009c_regZ0Z_2
T_15_25_wire_logic_cluster/lc_4/out
T_16_25_lc_trk_g0_4
T_16_25_input_2_2
T_16_25_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_gpio_core.lb_008c_regZ0Z_3
T_7_18_wire_logic_cluster/lc_4/out
T_8_18_sp12_h_l_0
T_15_18_lc_trk_g0_0
T_15_18_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_gpio_core.lb_009c_regZ0Z_21
T_15_25_wire_logic_cluster/lc_6/out
T_16_25_lc_trk_g0_6
T_16_25_input_2_4
T_16_25_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_cfg_p1Z0Z_0
T_9_16_wire_logic_cluster/lc_2/out
T_10_12_sp4_v_t_40
T_7_12_sp4_h_l_11
T_7_12_lc_trk_g0_6
T_7_12_wire_logic_cluster/lc_7/in_3

T_9_16_wire_logic_cluster/lc_2/out
T_9_15_lc_trk_g1_2
T_9_15_wire_logic_cluster/lc_0/in_3

T_9_16_wire_logic_cluster/lc_2/out
T_9_15_lc_trk_g1_2
T_9_15_wire_logic_cluster/lc_2/in_3

End 

Net : lb_rd_wideZ0
T_20_25_wire_logic_cluster/lc_4/out
T_13_25_sp12_h_l_0
T_12_25_sp4_h_l_1
T_11_25_sp4_v_t_36
T_11_26_lc_trk_g3_4
T_11_26_wire_logic_cluster/lc_0/in_3

End 

Net : u_mesa_core.u_mesa_decode.un1_payload_cnt_1_axb_0
T_27_18_wire_logic_cluster/lc_0/out
T_27_19_lc_trk_g0_0
T_27_19_wire_logic_cluster/lc_3/in_1

End 

Net : u_mesa_core.u_mesa_decode.packet_done_5_0_a2_4_cascade_
T_27_20_wire_logic_cluster/lc_5/ltout
T_27_20_wire_logic_cluster/lc_6/in_2

End 

Net : u_mesa_core.u_mesa_decode.payload_cntZ0Z_5
T_26_18_wire_logic_cluster/lc_0/out
T_26_16_sp4_v_t_45
T_27_20_sp4_h_l_2
T_27_20_lc_trk_g0_7
T_27_20_wire_logic_cluster/lc_5/in_0

T_26_18_wire_logic_cluster/lc_0/out
T_26_19_lc_trk_g1_0
T_26_19_input_2_5
T_26_19_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_gpio_core.lb_0084_regZ0Z_22
T_17_22_wire_logic_cluster/lc_5/out
T_16_22_lc_trk_g3_5
T_16_22_wire_logic_cluster/lc_6/in_0

End 

Net : u_core.u_gpio_core.gen_i1_6__u_gpio_pin.N_8
T_11_26_wire_logic_cluster/lc_0/out
T_11_26_lc_trk_g1_0
T_11_26_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_gpio_core.lb_0088_regZ0Z_4
T_13_17_wire_logic_cluster/lc_3/out
T_13_17_lc_trk_g1_3
T_13_17_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_toglZ0
T_22_20_wire_logic_cluster/lc_1/out
T_22_20_lc_trk_g2_1
T_22_20_wire_logic_cluster/lc_6/in_1

T_22_20_wire_logic_cluster/lc_1/out
T_22_20_lc_trk_g2_1
T_22_20_wire_logic_cluster/lc_7/in_0

T_22_20_wire_logic_cluster/lc_1/out
T_22_20_lc_trk_g2_1
T_22_20_wire_logic_cluster/lc_0/in_3

T_22_20_wire_logic_cluster/lc_1/out
T_22_19_lc_trk_g1_1
T_22_19_input_2_4
T_22_19_wire_logic_cluster/lc_4/in_2

T_22_20_wire_logic_cluster/lc_1/out
T_22_20_lc_trk_g2_1
T_22_20_input_2_3
T_22_20_wire_logic_cluster/lc_3/in_2

T_22_20_wire_logic_cluster/lc_1/out
T_22_20_lc_trk_g2_1
T_22_20_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_gpio_core.lb_0038_regZ0Z_1
T_16_19_wire_logic_cluster/lc_0/out
T_17_19_sp4_h_l_0
T_13_19_sp4_h_l_0
T_9_19_sp4_h_l_3
T_10_19_lc_trk_g3_3
T_10_19_wire_logic_cluster/lc_2/in_0

T_16_19_wire_logic_cluster/lc_0/out
T_17_16_sp4_v_t_41
T_17_12_sp4_v_t_41
T_14_12_sp4_h_l_10
T_13_12_lc_trk_g1_2
T_13_12_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_gpio_core.lb_0020_regZ0Z_28
T_10_25_wire_logic_cluster/lc_5/out
T_11_25_sp4_h_l_10
T_15_25_sp4_h_l_1
T_18_21_sp4_v_t_36
T_18_24_lc_trk_g1_4
T_18_24_wire_logic_cluster/lc_4/in_1

T_10_25_wire_logic_cluster/lc_5/out
T_9_25_sp4_h_l_2
T_12_25_sp4_v_t_39
T_12_26_lc_trk_g2_7
T_12_26_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.lb_008c_regZ0Z_31
T_10_24_wire_logic_cluster/lc_3/out
T_10_24_lc_trk_g1_3
T_10_24_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_gpio_core.lb_002c_regZ0Z_21
T_17_18_wire_logic_cluster/lc_6/out
T_17_19_lc_trk_g1_6
T_17_19_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_gpio_core.lb_0030_regZ0Z_23
T_12_25_wire_logic_cluster/lc_6/out
T_3_25_sp12_h_l_0
T_15_25_sp12_h_l_0
T_18_25_lc_trk_g0_0
T_18_25_input_2_2
T_18_25_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cntZ0Z_5
T_22_12_wire_logic_cluster/lc_5/out
T_22_12_lc_trk_g1_5
T_22_12_wire_logic_cluster/lc_5/in_1

T_22_12_wire_logic_cluster/lc_5/out
T_22_11_sp4_v_t_42
T_22_14_lc_trk_g1_2
T_22_14_wire_logic_cluster/lc_4/in_3

End 

Net : test_cntZ0Z_14
T_28_24_wire_logic_cluster/lc_6/out
T_28_24_lc_trk_g1_6
T_28_24_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.u_gpio_core.lb_008c_regZ0Z_27
T_19_24_wire_logic_cluster/lc_5/out
T_19_24_lc_trk_g3_5
T_19_24_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_gpio_core.lb_0084_regZ0Z_11
T_9_19_wire_logic_cluster/lc_2/out
T_9_19_sp4_h_l_9
T_11_19_lc_trk_g2_4
T_11_19_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_gpio_core.lb_0030_regZ0Z_21
T_12_25_wire_logic_cluster/lc_4/out
T_13_24_sp4_v_t_41
T_14_28_sp4_h_l_4
T_17_24_sp4_v_t_47
T_17_26_lc_trk_g2_2
T_17_26_input_2_2
T_17_26_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_gpio_core.lb_0020_regZ0Z_26
T_10_25_wire_logic_cluster/lc_3/out
T_11_25_sp4_h_l_6
T_15_25_sp4_h_l_6
T_18_21_sp4_v_t_37
T_18_23_lc_trk_g2_0
T_18_23_wire_logic_cluster/lc_2/in_0

T_10_25_wire_logic_cluster/lc_3/out
T_10_26_lc_trk_g0_3
T_10_26_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.a_addr_p2Z0Z_8
T_10_10_wire_logic_cluster/lc_7/out
T_0_10_span12_horz_2
T_12_10_sp12_h_l_1
T_22_10_sp4_h_l_10
T_25_10_sp4_v_t_47
T_25_14_sp4_v_t_47
T_25_16_lc_trk_g3_2
T_25_16_input2_7
T_25_16_wire_bram/ram/WADDR_8

T_10_10_wire_logic_cluster/lc_7/out
T_8_10_sp4_h_l_11
T_7_10_sp4_v_t_40
T_7_14_sp4_v_t_45
T_7_18_sp4_v_t_45
T_7_22_sp4_v_t_41
T_8_26_sp4_h_l_10
T_8_26_lc_trk_g0_7
T_8_26_input2_7
T_8_26_wire_bram/ram/WADDR_8

T_10_10_wire_logic_cluster/lc_7/out
T_0_10_span12_horz_2
T_12_10_sp12_h_l_1
T_22_10_sp4_h_l_10
T_25_10_sp4_v_t_47
T_25_12_lc_trk_g3_2
T_25_12_input2_7
T_25_12_wire_bram/ram/WADDR_8

T_10_10_wire_logic_cluster/lc_7/out
T_0_10_span12_horz_2
T_12_10_sp12_h_l_1
T_22_10_sp4_h_l_10
T_25_10_sp4_v_t_47
T_25_14_lc_trk_g1_2
T_25_14_input2_7
T_25_14_wire_bram/ram/WADDR_8

T_10_10_wire_logic_cluster/lc_7/out
T_0_10_span12_horz_2
T_12_10_sp12_h_l_1
T_22_10_sp4_h_l_10
T_25_6_sp4_v_t_47
T_25_8_lc_trk_g3_2
T_25_8_input2_7
T_25_8_wire_bram/ram/WADDR_8

T_10_10_wire_logic_cluster/lc_7/out
T_8_10_sp4_h_l_11
T_7_10_sp4_v_t_40
T_7_14_sp4_v_t_45
T_7_18_sp4_v_t_45
T_8_22_sp4_h_l_8
T_8_22_lc_trk_g0_5
T_8_22_input2_7
T_8_22_wire_bram/ram/WADDR_8

T_10_10_wire_logic_cluster/lc_7/out
T_10_8_sp4_v_t_43
T_10_12_sp4_v_t_44
T_10_16_sp4_v_t_37
T_10_20_sp4_v_t_37
T_7_24_sp4_h_l_0
T_8_24_lc_trk_g3_0
T_8_24_input2_7
T_8_24_wire_bram/ram/WADDR_8

T_10_10_wire_logic_cluster/lc_7/out
T_0_10_span12_horz_2
T_12_10_sp12_h_l_1
T_24_10_sp12_h_l_1
T_25_10_lc_trk_g0_5
T_25_10_input2_7
T_25_10_wire_bram/ram/WADDR_8

T_10_10_wire_logic_cluster/lc_7/out
T_8_10_sp4_h_l_11
T_7_10_sp4_v_t_40
T_7_14_sp4_v_t_45
T_8_18_sp4_h_l_8
T_8_18_lc_trk_g0_5
T_8_18_input2_7
T_8_18_wire_bram/ram/WADDR_8

T_10_10_wire_logic_cluster/lc_7/out
T_10_8_sp4_v_t_43
T_10_12_sp4_v_t_44
T_10_16_sp4_v_t_37
T_7_20_sp4_h_l_5
T_8_20_lc_trk_g2_5
T_8_20_input2_7
T_8_20_wire_bram/ram/WADDR_8

T_10_10_wire_logic_cluster/lc_7/out
T_10_8_sp4_v_t_43
T_7_8_sp4_h_l_6
T_8_8_lc_trk_g3_6
T_8_8_input2_7
T_8_8_wire_bram/ram/WADDR_8

T_10_10_wire_logic_cluster/lc_7/out
T_8_10_sp4_h_l_11
T_8_10_lc_trk_g1_6
T_8_10_input2_7
T_8_10_wire_bram/ram/WADDR_8

End 

Net : u_core.u_sump2.a_addr_p2Z0Z_5
T_12_8_wire_logic_cluster/lc_1/out
T_12_0_span12_vert_17
T_13_9_sp12_h_l_1
T_23_9_sp4_h_l_10
T_26_9_sp4_v_t_47
T_26_13_sp4_v_t_36
T_25_14_lc_trk_g2_4
T_25_14_input0_2
T_25_14_wire_bram/ram/WADDR_5

T_12_8_wire_logic_cluster/lc_1/out
T_12_0_span12_vert_17
T_13_9_sp12_h_l_1
T_23_9_sp4_h_l_10
T_26_9_sp4_v_t_47
T_26_13_sp4_v_t_36
T_25_16_lc_trk_g2_4
T_25_16_input0_2
T_25_16_wire_bram/ram/WADDR_5

T_12_8_wire_logic_cluster/lc_1/out
T_12_6_sp4_v_t_47
T_9_10_sp4_h_l_3
T_8_10_sp4_v_t_44
T_8_14_sp4_v_t_37
T_8_18_sp4_v_t_37
T_8_22_sp4_v_t_45
T_8_24_lc_trk_g2_0
T_8_24_input0_2
T_8_24_wire_bram/ram/WADDR_5

T_12_8_wire_logic_cluster/lc_1/out
T_12_6_sp4_v_t_47
T_9_10_sp4_h_l_3
T_8_10_sp4_v_t_44
T_8_14_sp4_v_t_37
T_8_18_sp4_v_t_37
T_8_22_sp4_v_t_45
T_8_26_lc_trk_g0_0
T_8_26_input0_2
T_8_26_wire_bram/ram/WADDR_5

T_12_8_wire_logic_cluster/lc_1/out
T_12_0_span12_vert_17
T_13_9_sp12_h_l_1
T_23_9_sp4_h_l_10
T_26_9_sp4_v_t_47
T_25_10_lc_trk_g3_7
T_25_10_input0_2
T_25_10_wire_bram/ram/WADDR_5

T_12_8_wire_logic_cluster/lc_1/out
T_12_0_span12_vert_17
T_13_9_sp12_h_l_1
T_23_9_sp4_h_l_10
T_26_5_sp4_v_t_47
T_25_8_lc_trk_g3_7
T_25_8_input0_2
T_25_8_wire_bram/ram/WADDR_5

T_12_8_wire_logic_cluster/lc_1/out
T_12_0_span12_vert_17
T_13_9_sp12_h_l_1
T_23_9_sp4_h_l_10
T_26_9_sp4_v_t_47
T_25_12_lc_trk_g3_7
T_25_12_input0_2
T_25_12_wire_bram/ram/WADDR_5

T_12_8_wire_logic_cluster/lc_1/out
T_12_6_sp4_v_t_47
T_9_10_sp4_h_l_3
T_8_10_sp4_v_t_44
T_8_14_sp4_v_t_37
T_8_18_sp4_v_t_37
T_8_20_lc_trk_g2_0
T_8_20_input0_2
T_8_20_wire_bram/ram/WADDR_5

T_12_8_wire_logic_cluster/lc_1/out
T_12_6_sp4_v_t_47
T_9_10_sp4_h_l_3
T_8_10_sp4_v_t_44
T_8_14_sp4_v_t_37
T_8_18_sp4_v_t_37
T_8_22_lc_trk_g0_0
T_8_22_input0_2
T_8_22_wire_bram/ram/WADDR_5

T_12_8_wire_logic_cluster/lc_1/out
T_12_6_sp4_v_t_47
T_9_10_sp4_h_l_3
T_8_10_sp4_v_t_44
T_8_14_sp4_v_t_37
T_8_18_lc_trk_g0_0
T_8_18_input0_2
T_8_18_wire_bram/ram/WADDR_5

T_12_8_wire_logic_cluster/lc_1/out
T_12_6_sp4_v_t_47
T_9_10_sp4_h_l_3
T_8_6_sp4_v_t_45
T_8_8_lc_trk_g2_0
T_8_8_input0_2
T_8_8_wire_bram/ram/WADDR_5

T_12_8_wire_logic_cluster/lc_1/out
T_12_6_sp4_v_t_47
T_9_10_sp4_h_l_3
T_8_10_lc_trk_g1_3
T_8_10_input0_2
T_8_10_wire_bram/ram/WADDR_5

End 

Net : u_core.u_sump2.a_addr_p2Z0Z_6
T_12_8_wire_logic_cluster/lc_3/out
T_6_8_sp12_h_l_1
T_18_8_sp12_h_l_1
T_22_8_sp4_h_l_4
T_25_8_sp4_v_t_41
T_25_12_sp4_v_t_41
T_25_14_lc_trk_g3_4
T_25_14_input0_1
T_25_14_wire_bram/ram/WADDR_6

T_12_8_wire_logic_cluster/lc_3/out
T_6_8_sp12_h_l_1
T_18_8_sp12_h_l_1
T_22_8_sp4_h_l_4
T_25_8_sp4_v_t_41
T_25_12_sp4_v_t_41
T_25_16_lc_trk_g1_4
T_25_16_input0_1
T_25_16_wire_bram/ram/WADDR_6

T_12_8_wire_logic_cluster/lc_3/out
T_12_7_sp4_v_t_38
T_12_11_sp4_v_t_46
T_12_15_sp4_v_t_46
T_9_19_sp4_h_l_4
T_8_19_sp4_v_t_41
T_8_23_sp4_v_t_37
T_8_26_lc_trk_g0_5
T_8_26_input0_1
T_8_26_wire_bram/ram/WADDR_6

T_12_8_wire_logic_cluster/lc_3/out
T_12_7_sp4_v_t_38
T_12_11_sp4_v_t_46
T_12_15_sp4_v_t_46
T_9_19_sp4_h_l_4
T_8_19_sp4_v_t_41
T_8_23_sp4_v_t_37
T_8_24_lc_trk_g2_5
T_8_24_input0_1
T_8_24_wire_bram/ram/WADDR_6

T_12_8_wire_logic_cluster/lc_3/out
T_6_8_sp12_h_l_1
T_18_8_sp12_h_l_1
T_22_8_sp4_h_l_4
T_25_8_sp4_v_t_41
T_25_10_lc_trk_g3_4
T_25_10_input0_1
T_25_10_wire_bram/ram/WADDR_6

T_12_8_wire_logic_cluster/lc_3/out
T_6_8_sp12_h_l_1
T_18_8_sp12_h_l_1
T_22_8_sp4_h_l_4
T_25_8_sp4_v_t_41
T_25_12_lc_trk_g1_4
T_25_12_input0_1
T_25_12_wire_bram/ram/WADDR_6

T_12_8_wire_logic_cluster/lc_3/out
T_12_7_sp4_v_t_38
T_12_11_sp4_v_t_46
T_12_15_sp4_v_t_46
T_9_19_sp4_h_l_4
T_8_19_sp4_v_t_41
T_8_22_lc_trk_g0_1
T_8_22_input0_1
T_8_22_wire_bram/ram/WADDR_6

T_12_8_wire_logic_cluster/lc_3/out
T_12_7_sp4_v_t_38
T_12_11_sp4_v_t_46
T_12_15_sp4_v_t_46
T_9_19_sp4_h_l_4
T_8_19_sp4_v_t_41
T_8_20_lc_trk_g2_1
T_8_20_input0_1
T_8_20_wire_bram/ram/WADDR_6

T_12_8_wire_logic_cluster/lc_3/out
T_6_8_sp12_h_l_1
T_18_8_sp12_h_l_1
T_24_8_sp4_h_l_6
T_25_8_lc_trk_g3_6
T_25_8_input0_1
T_25_8_wire_bram/ram/WADDR_6

T_12_8_wire_logic_cluster/lc_3/out
T_12_7_sp4_v_t_38
T_12_11_sp4_v_t_46
T_9_15_sp4_h_l_4
T_8_15_sp4_v_t_47
T_8_18_lc_trk_g0_7
T_8_18_input0_1
T_8_18_wire_bram/ram/WADDR_6

T_12_8_wire_logic_cluster/lc_3/out
T_10_8_sp4_h_l_3
T_9_8_sp4_v_t_44
T_8_10_lc_trk_g2_1
T_8_10_input0_1
T_8_10_wire_bram/ram/WADDR_6

T_12_8_wire_logic_cluster/lc_3/out
T_6_8_sp12_h_l_1
T_8_8_lc_trk_g1_6
T_8_8_input0_1
T_8_8_wire_bram/ram/WADDR_6

End 

Net : u_core.u_gpio_core.lb_0098_regZ0Z_15
T_10_22_wire_logic_cluster/lc_5/out
T_10_22_sp12_h_l_1
T_13_22_lc_trk_g0_1
T_13_22_input_2_5
T_13_22_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_sump2.rle_ram_array_51
T_25_15_wire_bram/ram/RDATA_13
T_25_14_sp4_v_t_36
T_24_18_lc_trk_g1_1
T_24_18_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_2_RDATA_12
T_8_15_wire_bram/ram/RDATA_12
T_8_14_sp4_v_t_38
T_7_17_lc_trk_g2_6
T_7_17_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_gpio_core.lb_0080_regZ0Z_23
T_21_24_wire_logic_cluster/lc_0/out
T_22_22_sp4_v_t_44
T_19_26_sp4_h_l_2
T_19_26_lc_trk_g1_7
T_19_26_wire_logic_cluster/lc_2/in_0

T_21_24_wire_logic_cluster/lc_0/out
T_22_21_sp4_v_t_41
T_19_21_sp4_h_l_10
T_18_21_lc_trk_g0_2
T_18_21_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_2_RDATA_14
T_8_15_wire_bram/ram/RDATA_14
T_8_13_sp4_v_t_47
T_7_17_lc_trk_g2_2
T_7_17_wire_logic_cluster/lc_4/in_0

End 

Net : u_mesa_core.dword_sr_11
T_27_25_wire_logic_cluster/lc_0/out
T_26_25_lc_trk_g3_0
T_26_25_wire_logic_cluster/lc_3/in_0

T_27_25_wire_logic_cluster/lc_0/out
T_26_25_lc_trk_g3_0
T_26_25_wire_logic_cluster/lc_4/in_1

T_27_25_wire_logic_cluster/lc_0/out
T_24_25_sp12_h_l_0
T_23_13_sp12_v_t_23
T_23_15_lc_trk_g3_4
T_23_15_wire_logic_cluster/lc_0/in_1

T_27_25_wire_logic_cluster/lc_0/out
T_28_23_sp4_v_t_44
T_25_23_sp4_h_l_3
T_24_19_sp4_v_t_38
T_24_20_lc_trk_g2_6
T_24_20_wire_logic_cluster/lc_3/in_3

T_27_25_wire_logic_cluster/lc_0/out
T_24_25_sp12_h_l_0
T_23_25_sp4_h_l_1
T_24_25_lc_trk_g3_1
T_24_25_wire_logic_cluster/lc_3/in_3

T_27_25_wire_logic_cluster/lc_0/out
T_26_25_lc_trk_g3_0
T_26_25_wire_logic_cluster/lc_0/in_1

T_27_25_wire_logic_cluster/lc_0/out
T_27_25_lc_trk_g2_0
T_27_25_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_sump2.rle_ram_array_35
T_8_19_wire_bram/ram/RDATA_13
T_9_15_sp4_v_t_40
T_9_17_lc_trk_g2_5
T_9_17_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_gpio_core.lb_0038_regZ0Z_23
T_18_22_wire_logic_cluster/lc_3/out
T_18_22_sp4_h_l_11
T_18_22_lc_trk_g0_6
T_18_22_input_2_0
T_18_22_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_gpio_core.lb_0020_regZ0Z_23
T_10_25_wire_logic_cluster/lc_0/out
T_10_25_sp4_h_l_5
T_14_25_sp4_h_l_8
T_18_25_sp4_h_l_11
T_18_25_lc_trk_g1_6
T_18_25_wire_logic_cluster/lc_2/in_1

T_10_25_wire_logic_cluster/lc_0/out
T_10_26_lc_trk_g1_0
T_10_26_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_gpio_core.lb_0020_regZ0Z_27
T_10_25_wire_logic_cluster/lc_4/out
T_10_24_sp4_v_t_40
T_11_24_sp4_h_l_5
T_15_24_sp4_h_l_8
T_17_24_lc_trk_g2_5
T_17_24_wire_logic_cluster/lc_0/in_1

T_10_25_wire_logic_cluster/lc_4/out
T_10_26_lc_trk_g0_4
T_10_26_wire_logic_cluster/lc_1/in_3

End 

Net : u_mesa_core.u_mesa_decode.byte_sr_RNII5ESZ0Z_0
T_27_21_wire_logic_cluster/lc_2/out
T_27_20_lc_trk_g1_2
T_27_20_wire_logic_cluster/lc_4/in_3

T_27_21_wire_logic_cluster/lc_2/out
T_27_20_lc_trk_g1_2
T_27_20_wire_logic_cluster/lc_0/in_1

T_27_21_wire_logic_cluster/lc_2/out
T_27_21_lc_trk_g3_2
T_27_21_input_2_5
T_27_21_wire_logic_cluster/lc_5/in_2

T_27_21_wire_logic_cluster/lc_2/out
T_27_21_lc_trk_g3_2
T_27_21_input_2_7
T_27_21_wire_logic_cluster/lc_7/in_2

T_27_21_wire_logic_cluster/lc_2/out
T_27_21_lc_trk_g3_2
T_27_21_wire_logic_cluster/lc_4/in_3

T_27_21_wire_logic_cluster/lc_2/out
T_27_21_lc_trk_g3_2
T_27_21_wire_logic_cluster/lc_6/in_3

T_27_21_wire_logic_cluster/lc_2/out
T_27_20_lc_trk_g0_2
T_27_20_wire_logic_cluster/lc_1/in_3

T_27_21_wire_logic_cluster/lc_2/out
T_26_20_lc_trk_g2_2
T_26_20_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_gpio_core.lb_0020_regZ0Z_31
T_6_22_wire_logic_cluster/lc_1/out
T_6_20_sp4_v_t_47
T_7_24_sp4_h_l_10
T_11_24_sp4_h_l_10
T_12_24_lc_trk_g3_2
T_12_24_wire_logic_cluster/lc_0/in_1

T_6_22_wire_logic_cluster/lc_1/out
T_2_22_sp12_h_l_1
T_14_22_sp12_h_l_1
T_18_22_sp4_h_l_4
T_21_22_sp4_v_t_44
T_20_25_lc_trk_g3_4
T_20_25_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u0_lb_rd_d_18
T_17_21_wire_logic_cluster/lc_5/out
T_17_17_sp4_v_t_47
T_18_17_sp4_h_l_10
T_22_17_sp4_h_l_1
T_22_17_lc_trk_g0_4
T_22_17_wire_logic_cluster/lc_7/in_1

End 

Net : u_mesa_core.u_mesa_decode.byte_srZ0Z_2
T_28_20_wire_logic_cluster/lc_4/out
T_27_21_lc_trk_g0_4
T_27_21_wire_logic_cluster/lc_2/in_0

T_28_20_wire_logic_cluster/lc_4/out
T_27_21_lc_trk_g0_4
T_27_21_wire_logic_cluster/lc_1/in_3

T_28_20_wire_logic_cluster/lc_4/out
T_27_19_lc_trk_g3_4
T_27_19_wire_logic_cluster/lc_5/in_0

T_28_20_wire_logic_cluster/lc_4/out
T_27_21_lc_trk_g0_4
T_27_21_wire_logic_cluster/lc_4/in_0

T_28_20_wire_logic_cluster/lc_4/out
T_28_20_lc_trk_g0_4
T_28_20_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.lb_0034_regZ0Z_24
T_14_22_wire_logic_cluster/lc_7/out
T_14_22_lc_trk_g2_7
T_14_22_input_2_5
T_14_22_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_gpio_core.lb_008c_regZ0Z_4
T_7_18_wire_logic_cluster/lc_5/out
T_7_17_sp4_v_t_42
T_8_17_sp4_h_l_7
T_9_17_lc_trk_g2_7
T_9_17_wire_logic_cluster/lc_3/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_19_iv_i_a2_8_0_18_cascade_
T_17_21_wire_logic_cluster/lc_2/ltout
T_17_21_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u0_lb_rd_d_7
T_10_18_wire_logic_cluster/lc_1/out
T_10_15_sp12_v_t_22
T_11_15_sp12_h_l_1
T_20_15_lc_trk_g0_5
T_20_15_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.u_sump2.un1_a_addr_cry_5
T_12_15_wire_logic_cluster/lc_4/cout
T_12_15_wire_logic_cluster/lc_5/in_3

Net : u_core.u_sump2.a_addr_RNO_0Z0Z_6
T_12_15_wire_logic_cluster/lc_5/out
T_11_15_lc_trk_g3_5
T_11_15_wire_logic_cluster/lc_6/in_0

End 

Net : u_core.u_gpio_core.lb_rd_d_2_sqmuxa_0_a2_0_a2_0_a2_0_cascade_
T_14_21_wire_logic_cluster/lc_1/ltout
T_14_21_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_gpio_core.lb_0030_regZ0Z_28
T_13_24_wire_logic_cluster/lc_3/out
T_11_24_sp4_h_l_3
T_15_24_sp4_h_l_11
T_19_24_sp4_h_l_2
T_18_24_lc_trk_g0_2
T_18_24_input_2_4
T_18_24_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u0_lb_rd_d_17
T_14_21_wire_logic_cluster/lc_5/out
T_14_14_sp12_v_t_22
T_15_14_sp12_h_l_1
T_20_14_lc_trk_g0_5
T_20_14_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_gpio_core.lb_0020_regZ0Z_30
T_6_22_wire_logic_cluster/lc_0/out
T_6_20_sp4_v_t_45
T_7_24_sp4_h_l_8
T_11_24_sp4_h_l_8
T_11_24_lc_trk_g1_5
T_11_24_wire_logic_cluster/lc_2/in_0

T_6_22_wire_logic_cluster/lc_0/out
T_6_20_sp4_v_t_45
T_7_24_sp4_h_l_8
T_10_24_sp4_v_t_45
T_10_26_lc_trk_g2_0
T_10_26_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.lb_0090_regZ0Z_16
T_20_22_wire_logic_cluster/lc_3/out
T_21_23_lc_trk_g3_3
T_21_23_input_2_6
T_21_23_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_gpio_core.lb_0098_regZ0Z_11
T_10_22_wire_logic_cluster/lc_1/out
T_11_18_sp4_v_t_38
T_11_19_lc_trk_g3_6
T_11_19_input_2_5
T_11_19_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_ctrl_pZ0Z1
T_13_12_wire_logic_cluster/lc_4/out
T_6_12_sp12_h_l_0
T_7_12_lc_trk_g1_4
T_7_12_input_2_7
T_7_12_wire_logic_cluster/lc_7/in_2

T_13_12_wire_logic_cluster/lc_4/out
T_13_11_sp4_v_t_40
T_10_15_sp4_h_l_10
T_9_15_lc_trk_g0_2
T_9_15_input_2_0
T_9_15_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_gpio_core.lb_009c_regZ0Z_31
T_9_24_wire_logic_cluster/lc_0/out
T_10_24_lc_trk_g0_0
T_10_24_input_2_2
T_10_24_wire_logic_cluster/lc_2/in_2

End 

Net : test_cnt_cry_11
T_28_24_wire_logic_cluster/lc_3/cout
T_28_24_wire_logic_cluster/lc_4/in_3

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_11
T_22_13_wire_logic_cluster/lc_3/cout
T_22_13_wire_logic_cluster/lc_4/in_3

Net : u_core.u_gpio_core.lb_009c_regZ0Z_27
T_19_25_wire_logic_cluster/lc_4/out
T_19_24_lc_trk_g0_4
T_19_24_input_2_4
T_19_24_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_sump2.rle_timeZ0Z_19
T_5_15_wire_logic_cluster/lc_3/out
T_5_15_lc_trk_g1_3
T_5_15_wire_logic_cluster/lc_3/in_1

T_5_15_wire_logic_cluster/lc_3/out
T_5_12_sp4_v_t_46
T_6_16_sp4_h_l_5
T_8_16_lc_trk_g3_0
T_8_16_wire_bram/ram/WDATA_3

End 

Net : u_core.u_gpio_core.lb_0090_regZ0Z_11
T_9_20_wire_logic_cluster/lc_1/out
T_9_20_lc_trk_g3_1
T_9_20_input_2_0
T_9_20_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_1_RDATA_13
T_8_13_wire_bram/ram/RDATA_13
T_3_13_sp12_h_l_0
T_12_13_lc_trk_g0_4
T_12_13_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.lb_009c_regZ0Z_11
T_14_24_wire_logic_cluster/lc_3/out
T_14_23_sp4_v_t_38
T_14_19_sp4_v_t_38
T_11_19_sp4_h_l_9
T_11_19_lc_trk_g1_4
T_11_19_input_2_1
T_11_19_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_sump2.a_di_p2_33
T_13_7_wire_logic_cluster/lc_7/out
T_13_2_sp12_v_t_22
T_2_14_sp12_h_l_1
T_6_14_sp4_h_l_4
T_9_14_sp4_v_t_41
T_9_18_sp4_v_t_42
T_8_20_lc_trk_g0_7
T_8_20_wire_bram/ram/WDATA_5

End 

Net : u_core.u_gpio_core.lb_0030_regZ0Z_8
T_7_23_wire_logic_cluster/lc_4/out
T_7_22_sp4_v_t_40
T_7_18_sp4_v_t_40
T_8_18_sp4_h_l_10
T_10_18_lc_trk_g3_7
T_10_18_input_2_2
T_10_18_wire_logic_cluster/lc_2/in_2

T_7_23_wire_logic_cluster/lc_4/out
T_8_22_sp4_v_t_41
T_9_26_sp4_h_l_10
T_11_26_lc_trk_g3_7
T_11_26_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_sump2.rle_ram_array_38
T_8_7_wire_bram/ram/RDATA_9
T_7_7_sp12_h_l_0
T_13_7_lc_trk_g0_7
T_13_7_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_sump2.rle_ram_array_40
T_8_10_wire_bram/ram/RDATA_1
T_7_10_sp12_h_l_0
T_17_10_lc_trk_g1_7
T_17_10_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_gpio_core.lb_0030_regZ0Z_20
T_10_17_wire_logic_cluster/lc_5/out
T_10_17_lc_trk_g1_5
T_10_17_input_2_2
T_10_17_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_gpio_core.lb_003c_regZ0Z_5
T_9_25_wire_logic_cluster/lc_3/out
T_7_25_sp4_h_l_3
T_10_21_sp4_v_t_38
T_10_23_lc_trk_g3_3
T_10_23_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.u_sump2.rle_ram_array_49
T_25_16_wire_bram/ram/RDATA_5
T_20_16_sp12_h_l_0
T_21_16_lc_trk_g1_4
T_21_16_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.lb_wr_d_p1Z0Z_11
T_13_12_wire_logic_cluster/lc_7/out
T_11_12_sp12_h_l_1
T_10_12_sp12_v_t_22
T_10_13_sp4_v_t_44
T_7_17_sp4_h_l_9
T_6_17_sp4_v_t_44
T_6_21_lc_trk_g1_1
T_6_21_wire_logic_cluster/lc_3/in_3

T_13_12_wire_logic_cluster/lc_7/out
T_11_12_sp12_h_l_1
T_10_12_sp12_v_t_22
T_10_13_sp4_v_t_44
T_7_17_sp4_h_l_9
T_6_17_sp4_v_t_44
T_6_18_lc_trk_g2_4
T_6_18_wire_logic_cluster/lc_3/in_3

T_13_12_wire_logic_cluster/lc_7/out
T_13_12_sp4_h_l_3
T_12_12_sp4_v_t_38
T_9_16_sp4_h_l_8
T_8_16_sp4_v_t_39
T_9_20_sp4_h_l_8
T_9_20_lc_trk_g0_5
T_9_20_wire_logic_cluster/lc_1/in_0

T_13_12_wire_logic_cluster/lc_7/out
T_11_12_sp4_h_l_11
T_14_12_sp4_v_t_41
T_15_16_sp4_h_l_10
T_18_16_sp4_v_t_47
T_19_20_sp4_h_l_4
T_18_20_lc_trk_g0_4
T_18_20_wire_logic_cluster/lc_3/in_3

T_13_12_wire_logic_cluster/lc_7/out
T_13_12_sp4_h_l_3
T_12_12_sp4_v_t_38
T_9_16_sp4_h_l_8
T_8_16_sp4_v_t_39
T_7_20_lc_trk_g1_2
T_7_20_wire_logic_cluster/lc_3/in_0

T_13_12_wire_logic_cluster/lc_7/out
T_11_12_sp4_h_l_11
T_14_12_sp4_v_t_46
T_14_16_sp4_v_t_46
T_14_20_sp4_v_t_39
T_14_24_lc_trk_g0_2
T_14_24_wire_logic_cluster/lc_3/in_3

T_13_12_wire_logic_cluster/lc_7/out
T_11_12_sp4_h_l_11
T_14_12_sp4_v_t_46
T_11_16_sp4_h_l_11
T_10_16_sp4_v_t_40
T_9_19_lc_trk_g3_0
T_9_19_wire_logic_cluster/lc_2/in_3

T_13_12_wire_logic_cluster/lc_7/out
T_11_12_sp4_h_l_11
T_14_12_sp4_v_t_41
T_15_16_sp4_h_l_10
T_18_12_sp4_v_t_47
T_18_16_lc_trk_g0_2
T_18_16_wire_logic_cluster/lc_3/in_3

T_13_12_wire_logic_cluster/lc_7/out
T_11_12_sp4_h_l_11
T_14_12_sp4_v_t_46
T_11_16_sp4_h_l_11
T_10_16_sp4_v_t_40
T_9_18_lc_trk_g0_5
T_9_18_wire_logic_cluster/lc_2/in_3

T_13_12_wire_logic_cluster/lc_7/out
T_13_12_sp4_h_l_3
T_16_8_sp4_v_t_44
T_17_8_sp4_h_l_2
T_16_8_lc_trk_g0_2
T_16_8_wire_logic_cluster/lc_3/in_3

T_13_12_wire_logic_cluster/lc_7/out
T_13_12_sp4_h_l_3
T_9_12_sp4_h_l_6
T_8_8_sp4_v_t_43
T_7_11_lc_trk_g3_3
T_7_11_wire_logic_cluster/lc_1/in_3

T_13_12_wire_logic_cluster/lc_7/out
T_13_12_sp4_h_l_3
T_9_12_sp4_h_l_6
T_8_12_sp4_v_t_43
T_7_14_lc_trk_g0_6
T_7_14_wire_logic_cluster/lc_3/in_3

T_13_12_wire_logic_cluster/lc_7/out
T_11_12_sp12_h_l_1
T_10_12_sp12_v_t_22
T_10_22_lc_trk_g3_5
T_10_22_wire_logic_cluster/lc_1/in_3

T_13_12_wire_logic_cluster/lc_7/out
T_11_12_sp4_h_l_11
T_14_12_sp4_v_t_41
T_14_16_lc_trk_g0_4
T_14_16_wire_logic_cluster/lc_3/in_3

T_13_12_wire_logic_cluster/lc_7/out
T_13_12_sp4_h_l_3
T_12_8_sp4_v_t_38
T_12_9_lc_trk_g2_6
T_12_9_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_sump2.rle_ram_array_45
T_25_12_wire_bram/ram/RDATA_5
T_20_12_sp12_h_l_0
T_20_12_lc_trk_g0_3
T_20_12_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.rle_ram_array_0
T_25_10_wire_bram/ram/RDATA_1
T_16_10_sp12_h_l_0
T_17_10_lc_trk_g1_4
T_17_10_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_gpio_core.lb_003c_regZ0Z_17
T_14_25_wire_logic_cluster/lc_2/out
T_15_24_sp4_v_t_37
T_15_20_sp4_v_t_38
T_14_21_lc_trk_g2_6
T_14_21_input_2_0
T_14_21_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_gpio_core.lb_0098_regZ0Z_16
T_10_22_wire_logic_cluster/lc_6/out
T_9_22_sp4_h_l_4
T_13_22_sp4_h_l_0
T_16_18_sp4_v_t_43
T_15_20_lc_trk_g0_6
T_15_20_input_2_0
T_15_20_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_sump2.rle_ram_array_10
T_25_13_wire_bram/ram/RDATA_9
T_16_13_sp12_h_l_0
T_20_13_lc_trk_g0_3
T_20_13_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_gpio_core.lb_0030_regZ0Z_2
T_12_25_wire_logic_cluster/lc_3/out
T_13_22_sp4_v_t_47
T_13_18_sp4_v_t_43
T_10_18_sp4_h_l_0
T_11_18_lc_trk_g3_0
T_11_18_input_2_1
T_11_18_wire_logic_cluster/lc_1/in_2

T_12_25_wire_logic_cluster/lc_3/out
T_13_22_sp4_v_t_47
T_13_18_sp4_v_t_43
T_10_18_sp4_h_l_0
T_6_18_sp4_h_l_0
T_5_18_sp4_v_t_37
T_5_20_lc_trk_g2_0
T_5_20_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.lb_0030_regZ0Z_3
T_12_25_wire_logic_cluster/lc_5/out
T_11_25_sp4_h_l_2
T_14_25_sp4_v_t_42
T_15_25_sp4_h_l_0
T_17_25_lc_trk_g3_5
T_17_25_input_2_2
T_17_25_wire_logic_cluster/lc_2/in_2

T_12_25_wire_logic_cluster/lc_5/out
T_11_25_sp4_h_l_2
T_10_25_sp4_v_t_39
T_10_26_lc_trk_g3_7
T_10_26_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_gpio_core.lb_0028_regZ0Z_21
T_6_20_wire_logic_cluster/lc_6/out
T_6_18_sp4_v_t_41
T_6_22_sp4_v_t_37
T_7_26_sp4_h_l_6
T_11_26_sp4_h_l_9
T_15_26_sp4_h_l_5
T_17_26_lc_trk_g2_0
T_17_26_wire_logic_cluster/lc_0/in_0

T_6_20_wire_logic_cluster/lc_6/out
T_6_18_sp4_v_t_41
T_6_22_sp4_v_t_42
T_5_25_lc_trk_g3_2
T_5_25_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.lb_0084_regZ0Z_19
T_17_22_wire_logic_cluster/lc_2/out
T_18_19_sp4_v_t_45
T_15_23_sp4_h_l_8
T_14_23_lc_trk_g1_0
T_14_23_input_2_5
T_14_23_wire_logic_cluster/lc_5/in_2

End 

Net : u_mesa_core.u_mesa_decode.byte_srZ0Z_1
T_28_20_wire_logic_cluster/lc_2/out
T_27_21_lc_trk_g1_2
T_27_21_wire_logic_cluster/lc_2/in_1

T_28_20_wire_logic_cluster/lc_2/out
T_27_21_lc_trk_g1_2
T_27_21_input_2_1
T_27_21_wire_logic_cluster/lc_1/in_2

T_28_20_wire_logic_cluster/lc_2/out
T_27_19_lc_trk_g2_2
T_27_19_input_2_4
T_27_19_wire_logic_cluster/lc_4/in_2

T_28_20_wire_logic_cluster/lc_2/out
T_27_21_lc_trk_g0_2
T_27_21_wire_logic_cluster/lc_3/in_3

T_28_20_wire_logic_cluster/lc_2/out
T_28_20_lc_trk_g0_2
T_28_20_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_sump2.ctrl_05_regZ0Z_24
T_18_10_wire_logic_cluster/lc_1/out
T_18_9_lc_trk_g0_1
T_18_9_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_gpio_core.lb_0090_regZ0Z_0
T_9_20_wire_logic_cluster/lc_5/out
T_9_20_lc_trk_g1_5
T_9_20_input_2_4
T_9_20_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_sump2.trigger_and6_0_N_1
T_18_9_wire_logic_cluster/lc_2/out
T_18_8_lc_trk_g1_2
T_18_8_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_sump2.ctrl_05_regZ0Z_25
T_18_10_wire_logic_cluster/lc_2/out
T_18_9_lc_trk_g1_2
T_18_9_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_gpio_core.lb_0090_regZ0Z_30
T_13_26_wire_logic_cluster/lc_1/out
T_13_26_lc_trk_g3_1
T_13_26_input_2_0
T_13_26_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_gpio_core.lb_0098_regZ0Z_1
T_11_22_wire_logic_cluster/lc_0/out
T_12_20_sp4_v_t_44
T_11_22_lc_trk_g2_1
T_11_22_wire_logic_cluster/lc_3/in_0

End 

Net : u_core.u_gpio_core.lb_0094_regZ0Z_5
T_7_21_wire_logic_cluster/lc_3/out
T_8_21_sp4_h_l_6
T_11_21_sp4_v_t_43
T_10_23_lc_trk_g1_6
T_10_23_input_2_5
T_10_23_wire_logic_cluster/lc_5/in_2

End 

Net : u_mesa_core.u_mesa_decode.byte_srZ0Z_3
T_28_20_wire_logic_cluster/lc_6/out
T_27_21_lc_trk_g0_6
T_27_21_input_2_2
T_27_21_wire_logic_cluster/lc_2/in_2

T_28_20_wire_logic_cluster/lc_6/out
T_27_21_lc_trk_g0_6
T_27_21_wire_logic_cluster/lc_1/in_1

T_28_20_wire_logic_cluster/lc_6/out
T_27_19_lc_trk_g3_6
T_27_19_wire_logic_cluster/lc_6/in_1

T_28_20_wire_logic_cluster/lc_6/out
T_27_21_lc_trk_g0_6
T_27_21_wire_logic_cluster/lc_5/in_3

T_28_20_wire_logic_cluster/lc_6/out
T_28_20_lc_trk_g2_6
T_28_20_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_gpio_core.lb_0088_regZ0Z_16
T_9_18_wire_logic_cluster/lc_5/out
T_10_16_sp4_v_t_38
T_11_20_sp4_h_l_9
T_15_20_sp4_h_l_9
T_15_20_lc_trk_g1_4
T_15_20_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_gpio_core.lb_0028_regZ0Z_24
T_6_24_wire_logic_cluster/lc_1/out
T_6_24_sp4_h_l_7
T_10_24_sp4_h_l_3
T_14_24_sp4_h_l_11
T_17_20_sp4_v_t_40
T_16_23_lc_trk_g3_0
T_16_23_input_2_1
T_16_23_wire_logic_cluster/lc_1/in_2

T_6_24_wire_logic_cluster/lc_1/out
T_5_23_lc_trk_g2_1
T_5_23_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_gpio_core.lb_003c_regZ0Z_30
T_9_25_wire_logic_cluster/lc_0/out
T_9_25_sp4_h_l_5
T_12_21_sp4_v_t_40
T_11_24_lc_trk_g3_0
T_11_24_wire_logic_cluster/lc_3/in_0

End 

Net : u_core.u_gpio_core.lb_003c_regZ0Z_23
T_16_26_wire_logic_cluster/lc_1/out
T_15_26_sp4_h_l_10
T_18_22_sp4_v_t_47
T_18_25_lc_trk_g0_7
T_18_25_wire_logic_cluster/lc_3/in_0

End 

Net : u_core.u_gpio_core.lb_003c_regZ0Z_31
T_9_25_wire_logic_cluster/lc_1/out
T_9_25_sp4_h_l_7
T_12_21_sp4_v_t_42
T_12_24_lc_trk_g1_2
T_12_24_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_gpio_core.lb_008c_regZ0Z_8
T_7_18_wire_logic_cluster/lc_7/out
T_8_17_sp4_v_t_47
T_9_17_sp4_h_l_10
T_11_17_lc_trk_g3_7
T_11_17_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_gpio_core.lb_0028_regZ0Z_2
T_6_20_wire_logic_cluster/lc_4/out
T_6_18_sp4_v_t_37
T_7_22_sp4_h_l_0
T_11_22_sp4_h_l_3
T_15_22_sp4_h_l_11
T_18_22_sp4_v_t_46
T_17_25_lc_trk_g3_6
T_17_25_wire_logic_cluster/lc_0/in_1

T_6_20_wire_logic_cluster/lc_4/out
T_6_18_sp4_v_t_37
T_7_18_sp4_h_l_0
T_11_18_sp4_h_l_0
T_14_14_sp4_v_t_43
T_13_15_lc_trk_g3_3
T_13_15_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_cfg_p1Z0Z_1
T_16_15_wire_logic_cluster/lc_6/out
T_7_15_sp12_h_l_0
T_18_3_sp12_v_t_23
T_18_11_lc_trk_g2_0
T_18_11_wire_logic_cluster/lc_4/in_0

T_16_15_wire_logic_cluster/lc_6/out
T_7_15_sp12_h_l_0
T_18_3_sp12_v_t_23
T_18_11_lc_trk_g2_0
T_18_11_wire_logic_cluster/lc_0/in_0

T_16_15_wire_logic_cluster/lc_6/out
T_7_15_sp12_h_l_0
T_18_3_sp12_v_t_23
T_18_11_lc_trk_g2_0
T_18_11_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_sump2.ctrl_05_regZ0Z_31
T_16_9_wire_logic_cluster/lc_1/out
T_16_9_sp4_h_l_7
T_18_9_lc_trk_g2_2
T_18_9_wire_logic_cluster/lc_7/in_1

End 

Net : u_core.u_gpio_core.lb_0020_regZ0Z_1
T_6_21_wire_logic_cluster/lc_1/out
T_6_18_sp12_v_t_22
T_7_18_sp12_h_l_1
T_11_18_lc_trk_g0_2
T_11_18_wire_logic_cluster/lc_1/in_3

T_6_21_wire_logic_cluster/lc_1/out
T_7_19_sp4_v_t_46
T_7_23_sp4_v_t_42
T_7_24_lc_trk_g3_2
T_7_24_wire_logic_cluster/lc_4/in_3

End 

Net : test_cntZ0Z_15
T_28_24_wire_logic_cluster/lc_7/out
T_28_24_lc_trk_g3_7
T_28_24_wire_logic_cluster/lc_7/in_1

End 

Net : u_core.u_gpio_core.lb_0090_regZ0Z_27
T_19_26_wire_logic_cluster/lc_7/out
T_19_26_lc_trk_g3_7
T_19_26_input_2_6
T_19_26_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_gpio_core.lb_003c_regZ0Z_28
T_14_25_wire_logic_cluster/lc_7/out
T_15_24_sp4_v_t_47
T_16_24_sp4_h_l_10
T_18_24_lc_trk_g3_7
T_18_24_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_gpio_core.lb_0090_regZ0Z_13
T_9_20_wire_logic_cluster/lc_3/out
T_9_20_lc_trk_g1_3
T_9_20_input_2_2
T_9_20_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cntZ0Z_6
T_22_12_wire_logic_cluster/lc_6/out
T_22_12_lc_trk_g1_6
T_22_12_wire_logic_cluster/lc_6/in_1

T_22_12_wire_logic_cluster/lc_6/out
T_23_12_lc_trk_g0_6
T_23_12_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.lb_0090_regZ0Z_25
T_19_26_wire_logic_cluster/lc_5/out
T_19_26_lc_trk_g1_5
T_19_26_input_2_4
T_19_26_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_gpio_core.lb_002c_regZ0Z_5
T_9_22_wire_logic_cluster/lc_3/out
T_9_22_sp4_h_l_11
T_12_22_sp4_v_t_46
T_11_23_lc_trk_g3_6
T_11_23_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_gpio_core.lb_0098_regZ0Z_2
T_19_23_wire_logic_cluster/lc_2/out
T_19_23_sp4_h_l_9
T_15_23_sp4_h_l_0
T_18_23_sp4_v_t_37
T_17_25_lc_trk_g0_0
T_17_25_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_sump2.a_di_p2_51
T_7_16_wire_logic_cluster/lc_0/out
T_4_16_sp12_h_l_0
T_16_16_sp12_h_l_0
T_23_16_sp4_h_l_9
T_27_16_sp4_h_l_0
T_26_12_sp4_v_t_37
T_25_15_lc_trk_g2_5
T_25_15_wire_bram/ram/WDATA_13

End 

Net : u_core.u_gpio_core.lb_0034_regZ0Z_4
T_14_12_wire_logic_cluster/lc_0/out
T_15_10_sp4_v_t_44
T_15_14_sp4_v_t_44
T_16_18_sp4_h_l_9
T_16_18_lc_trk_g0_4
T_16_18_wire_logic_cluster/lc_6/in_0

T_14_12_wire_logic_cluster/lc_0/out
T_15_11_lc_trk_g2_0
T_15_11_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_gpio_core.lb_009c_regZ0Z_29
T_13_23_wire_logic_cluster/lc_3/out
T_13_23_lc_trk_g2_3
T_13_23_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.lb_rd_d_1_12
T_10_21_wire_logic_cluster/lc_1/out
T_11_19_sp4_v_t_46
T_12_19_sp4_h_l_4
T_16_19_sp4_h_l_0
T_19_15_sp4_v_t_37
T_20_15_sp4_h_l_0
T_20_15_lc_trk_g1_5
T_20_15_input_2_0
T_20_15_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_gpio_core.lb_0024_regZ0Z_18
T_18_16_wire_logic_cluster/lc_6/out
T_18_15_sp4_v_t_44
T_18_19_sp4_v_t_40
T_17_21_lc_trk_g0_5
T_17_21_input_2_1
T_17_21_wire_logic_cluster/lc_1/in_2

T_18_16_wire_logic_cluster/lc_6/out
T_18_13_sp4_v_t_36
T_18_9_sp4_v_t_44
T_17_10_lc_trk_g3_4
T_17_10_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.N_83_cascade_
T_20_15_wire_logic_cluster/lc_0/ltout
T_20_15_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_gpio_core.lb_0094_regZ0Z_26
T_16_24_wire_logic_cluster/lc_3/out
T_17_23_sp4_v_t_39
T_18_23_sp4_h_l_7
T_18_23_lc_trk_g1_2
T_18_23_input_2_5
T_18_23_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_gpio_core.lb_0094_regZ0Z_21
T_13_25_wire_logic_cluster/lc_6/out
T_14_22_sp4_v_t_37
T_15_26_sp4_h_l_6
T_17_26_lc_trk_g2_3
T_17_26_input_2_5
T_17_26_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_gpio_core.lb_0098_regZ0Z_10
T_16_21_wire_logic_cluster/lc_1/out
T_16_18_sp12_v_t_22
T_16_21_lc_trk_g2_2
T_16_21_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_gpio_core.lb_0084_regZ0Z_31
T_15_23_wire_logic_cluster/lc_6/out
T_15_23_sp4_h_l_1
T_11_23_sp4_h_l_9
T_12_23_lc_trk_g3_1
T_12_23_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.lb_0028_regZ0Z_26
T_6_24_wire_logic_cluster/lc_3/out
T_6_15_sp12_v_t_22
T_7_27_sp12_h_l_1
T_18_15_sp12_v_t_22
T_18_23_lc_trk_g3_1
T_18_23_wire_logic_cluster/lc_0/in_0

T_6_24_wire_logic_cluster/lc_3/out
T_5_24_lc_trk_g3_3
T_5_24_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_out_RNO_0_15_cascade_
T_7_25_wire_logic_cluster/lc_3/ltout
T_7_25_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_gpio_core.lb_0038_regZ0Z_20
T_13_20_wire_logic_cluster/lc_3/out
T_13_20_lc_trk_g0_3
T_13_20_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_gpio_core.lb_0094_regZ0Z_30
T_7_21_wire_logic_cluster/lc_0/out
T_8_21_sp4_h_l_0
T_11_21_sp4_v_t_37
T_11_24_lc_trk_g0_5
T_11_24_input_2_3
T_11_24_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_sump2.a_addr_p2Z0Z_4
T_16_15_wire_logic_cluster/lc_7/out
T_16_13_sp4_v_t_43
T_13_17_sp4_h_l_6
T_12_13_sp4_v_t_46
T_9_13_sp4_h_l_5
T_8_9_sp4_v_t_40
T_8_5_sp4_v_t_40
T_8_8_lc_trk_g1_0
T_8_8_input0_3
T_8_8_wire_bram/ram/WADDR_4

T_16_15_wire_logic_cluster/lc_7/out
T_16_13_sp4_v_t_43
T_13_17_sp4_h_l_6
T_9_17_sp4_h_l_9
T_8_17_sp4_v_t_44
T_8_21_sp4_v_t_40
T_8_25_sp4_v_t_40
T_8_26_lc_trk_g3_0
T_8_26_input0_3
T_8_26_wire_bram/ram/WADDR_4

T_16_15_wire_logic_cluster/lc_7/out
T_15_15_sp4_h_l_6
T_19_15_sp4_h_l_6
T_23_15_sp4_h_l_9
T_26_15_sp4_v_t_39
T_26_11_sp4_v_t_39
T_26_7_sp4_v_t_39
T_25_8_lc_trk_g2_7
T_25_8_input0_3
T_25_8_wire_bram/ram/WADDR_4

T_16_15_wire_logic_cluster/lc_7/out
T_16_13_sp4_v_t_43
T_13_17_sp4_h_l_6
T_12_13_sp4_v_t_46
T_9_13_sp4_h_l_5
T_8_9_sp4_v_t_40
T_8_10_lc_trk_g3_0
T_8_10_input0_3
T_8_10_wire_bram/ram/WADDR_4

T_16_15_wire_logic_cluster/lc_7/out
T_16_13_sp4_v_t_43
T_13_17_sp4_h_l_6
T_9_17_sp4_h_l_9
T_8_17_sp4_v_t_44
T_8_21_sp4_v_t_40
T_8_22_lc_trk_g3_0
T_8_22_input0_3
T_8_22_wire_bram/ram/WADDR_4

T_16_15_wire_logic_cluster/lc_7/out
T_16_13_sp4_v_t_43
T_13_17_sp4_h_l_6
T_9_17_sp4_h_l_9
T_8_17_sp4_v_t_44
T_8_21_sp4_v_t_40
T_8_24_lc_trk_g1_0
T_8_24_input0_3
T_8_24_wire_bram/ram/WADDR_4

T_16_15_wire_logic_cluster/lc_7/out
T_15_15_sp4_h_l_6
T_19_15_sp4_h_l_6
T_23_15_sp4_h_l_9
T_26_15_sp4_v_t_39
T_26_11_sp4_v_t_39
T_25_14_lc_trk_g2_7
T_25_14_input0_3
T_25_14_wire_bram/ram/WADDR_4

T_16_15_wire_logic_cluster/lc_7/out
T_15_15_sp4_h_l_6
T_19_15_sp4_h_l_6
T_23_15_sp4_h_l_9
T_26_15_sp4_v_t_39
T_26_11_sp4_v_t_39
T_25_12_lc_trk_g2_7
T_25_12_input0_3
T_25_12_wire_bram/ram/WADDR_4

T_16_15_wire_logic_cluster/lc_7/out
T_16_13_sp4_v_t_43
T_13_17_sp4_h_l_6
T_9_17_sp4_h_l_9
T_8_17_sp4_v_t_44
T_8_18_lc_trk_g3_4
T_8_18_input0_3
T_8_18_wire_bram/ram/WADDR_4

T_16_15_wire_logic_cluster/lc_7/out
T_16_13_sp4_v_t_43
T_13_17_sp4_h_l_6
T_9_17_sp4_h_l_9
T_8_17_sp4_v_t_44
T_8_20_lc_trk_g1_4
T_8_20_input0_3
T_8_20_wire_bram/ram/WADDR_4

T_16_15_wire_logic_cluster/lc_7/out
T_15_15_sp4_h_l_6
T_19_15_sp4_h_l_6
T_23_15_sp4_h_l_9
T_26_15_sp4_v_t_39
T_25_16_lc_trk_g2_7
T_25_16_input0_3
T_25_16_wire_bram/ram/WADDR_4

T_16_15_wire_logic_cluster/lc_7/out
T_16_10_sp12_v_t_22
T_17_10_sp12_h_l_1
T_25_10_lc_trk_g1_2
T_25_10_input0_3
T_25_10_wire_bram/ram/WADDR_4

End 

Net : u_core.u_sump2.trigger_and6_0_N_66
T_18_9_wire_logic_cluster/lc_4/out
T_18_8_lc_trk_g0_4
T_18_8_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.u_sump2.trigger_ptrZ0Z_1
T_10_9_wire_logic_cluster/lc_1/out
T_6_9_sp12_h_l_1
T_17_9_sp12_v_t_22
T_17_12_lc_trk_g3_2
T_17_12_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.u_sump2.ctrl_05_regZ0Z_26
T_18_10_wire_logic_cluster/lc_3/out
T_18_9_lc_trk_g0_3
T_18_9_wire_logic_cluster/lc_4/in_3

End 

Net : u_mesa_core.u_mesa_decode.byte_srZ0Z_0
T_28_20_wire_logic_cluster/lc_0/out
T_27_21_lc_trk_g1_0
T_27_21_wire_logic_cluster/lc_2/in_3

T_28_20_wire_logic_cluster/lc_0/out
T_27_21_lc_trk_g1_0
T_27_21_wire_logic_cluster/lc_1/in_0

T_28_20_wire_logic_cluster/lc_0/out
T_27_19_lc_trk_g3_0
T_27_19_wire_logic_cluster/lc_3/in_0

T_28_20_wire_logic_cluster/lc_0/out
T_27_21_lc_trk_g1_0
T_27_21_wire_logic_cluster/lc_0/in_3

T_28_20_wire_logic_cluster/lc_0/out
T_28_20_lc_trk_g2_0
T_28_20_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_sump2.a_addr_p2Z0Z_0
T_19_16_wire_logic_cluster/lc_4/out
T_18_16_sp4_h_l_0
T_14_16_sp4_h_l_8
T_10_16_sp4_h_l_11
T_9_16_sp4_v_t_46
T_9_12_sp4_v_t_39
T_9_8_sp4_v_t_47
T_8_10_lc_trk_g0_1
T_8_10_input0_7
T_8_10_wire_bram/ram/WADDR_0

T_19_16_wire_logic_cluster/lc_4/out
T_18_16_sp4_h_l_0
T_14_16_sp4_h_l_8
T_10_16_sp4_h_l_11
T_9_16_sp4_v_t_46
T_9_20_sp4_v_t_39
T_9_24_sp4_v_t_39
T_8_26_lc_trk_g1_2
T_8_26_input0_7
T_8_26_wire_bram/ram/WADDR_0

T_19_16_wire_logic_cluster/lc_4/out
T_18_16_sp4_h_l_0
T_14_16_sp4_h_l_8
T_10_16_sp4_h_l_11
T_9_16_sp4_v_t_46
T_9_20_sp4_v_t_39
T_8_22_lc_trk_g1_2
T_8_22_input0_7
T_8_22_wire_bram/ram/WADDR_0

T_19_16_wire_logic_cluster/lc_4/out
T_18_16_sp4_h_l_0
T_14_16_sp4_h_l_8
T_10_16_sp4_h_l_11
T_9_16_sp4_v_t_46
T_9_20_sp4_v_t_39
T_8_24_lc_trk_g1_2
T_8_24_input0_7
T_8_24_wire_bram/ram/WADDR_0

T_19_16_wire_logic_cluster/lc_4/out
T_18_16_sp4_h_l_0
T_14_16_sp4_h_l_8
T_10_16_sp4_h_l_11
T_9_16_sp4_v_t_46
T_6_20_sp4_h_l_11
T_8_20_lc_trk_g3_6
T_8_20_input0_7
T_8_20_wire_bram/ram/WADDR_0

T_19_16_wire_logic_cluster/lc_4/out
T_18_16_sp4_h_l_0
T_14_16_sp4_h_l_8
T_10_16_sp4_h_l_11
T_9_16_sp4_v_t_46
T_8_18_lc_trk_g2_3
T_8_18_input0_7
T_8_18_wire_bram/ram/WADDR_0

T_19_16_wire_logic_cluster/lc_4/out
T_19_14_sp4_v_t_37
T_20_14_sp4_h_l_5
T_23_10_sp4_v_t_40
T_24_10_sp4_h_l_10
T_25_10_lc_trk_g3_2
T_25_10_input0_7
T_25_10_wire_bram/ram/WADDR_0

T_19_16_wire_logic_cluster/lc_4/out
T_19_8_sp12_v_t_23
T_20_8_sp12_h_l_0
T_25_8_lc_trk_g1_4
T_25_8_input0_7
T_25_8_wire_bram/ram/WADDR_0

T_19_16_wire_logic_cluster/lc_4/out
T_19_8_sp12_v_t_23
T_8_8_sp12_h_l_0
T_8_8_lc_trk_g0_3
T_8_8_input0_7
T_8_8_wire_bram/ram/WADDR_0

T_19_16_wire_logic_cluster/lc_4/out
T_20_16_sp4_h_l_8
T_23_12_sp4_v_t_45
T_24_12_sp4_h_l_1
T_25_12_lc_trk_g2_1
T_25_12_input0_7
T_25_12_wire_bram/ram/WADDR_0

T_19_16_wire_logic_cluster/lc_4/out
T_19_14_sp4_v_t_37
T_20_14_sp4_h_l_5
T_24_14_sp4_h_l_1
T_25_14_lc_trk_g2_1
T_25_14_input0_7
T_25_14_wire_bram/ram/WADDR_0

T_19_16_wire_logic_cluster/lc_4/out
T_20_16_sp4_h_l_8
T_24_16_sp4_h_l_11
T_25_16_lc_trk_g2_3
T_25_16_input0_7
T_25_16_wire_bram/ram/WADDR_0

End 

Net : u_core.u_gpio_core.lb_0094_regZ0Z_17
T_13_25_wire_logic_cluster/lc_1/out
T_14_22_sp4_v_t_43
T_15_22_sp4_h_l_6
T_14_22_lc_trk_g0_6
T_14_22_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m23_am_0
T_5_17_wire_logic_cluster/lc_4/out
T_5_17_lc_trk_g0_4
T_5_17_wire_logic_cluster/lc_3/in_3

End 

Net : lb_addr_3
T_23_20_wire_logic_cluster/lc_2/out
T_23_19_lc_trk_g1_2
T_23_19_wire_logic_cluster/lc_2/in_1

T_23_20_wire_logic_cluster/lc_2/out
T_23_19_lc_trk_g1_2
T_23_19_input_2_3
T_23_19_wire_logic_cluster/lc_3/in_2

T_23_20_wire_logic_cluster/lc_2/out
T_21_20_sp4_h_l_1
T_17_20_sp4_h_l_1
T_13_20_sp4_h_l_1
T_12_16_sp4_v_t_36
T_12_18_lc_trk_g2_1
T_12_18_wire_logic_cluster/lc_3/in_0

T_23_20_wire_logic_cluster/lc_2/out
T_21_20_sp4_h_l_1
T_20_16_sp4_v_t_36
T_20_12_sp4_v_t_44
T_19_14_lc_trk_g0_2
T_19_14_wire_logic_cluster/lc_4/in_0

T_23_20_wire_logic_cluster/lc_2/out
T_21_20_sp4_h_l_1
T_20_16_sp4_v_t_36
T_20_12_sp4_v_t_44
T_20_14_lc_trk_g2_1
T_20_14_wire_logic_cluster/lc_4/in_1

T_23_20_wire_logic_cluster/lc_2/out
T_21_20_sp4_h_l_1
T_20_16_sp4_v_t_36
T_20_12_sp4_v_t_44
T_20_14_lc_trk_g3_1
T_20_14_input_2_2
T_20_14_wire_logic_cluster/lc_2/in_2

T_23_20_wire_logic_cluster/lc_2/out
T_23_17_sp4_v_t_44
T_20_17_sp4_h_l_3
T_16_17_sp4_h_l_11
T_18_17_lc_trk_g2_6
T_18_17_wire_logic_cluster/lc_1/in_1

T_23_20_wire_logic_cluster/lc_2/out
T_21_20_sp4_h_l_1
T_20_16_sp4_v_t_36
T_20_18_lc_trk_g2_1
T_20_18_wire_logic_cluster/lc_1/in_0

T_23_20_wire_logic_cluster/lc_2/out
T_21_20_sp4_h_l_1
T_20_16_sp4_v_t_36
T_20_17_lc_trk_g3_4
T_20_17_wire_logic_cluster/lc_3/in_0

T_23_20_wire_logic_cluster/lc_2/out
T_21_20_sp4_h_l_1
T_20_16_sp4_v_t_36
T_19_18_lc_trk_g1_1
T_19_18_wire_logic_cluster/lc_2/in_0

T_23_20_wire_logic_cluster/lc_2/out
T_21_20_sp4_h_l_1
T_20_16_sp4_v_t_36
T_20_17_lc_trk_g3_4
T_20_17_wire_logic_cluster/lc_6/in_1

T_23_20_wire_logic_cluster/lc_2/out
T_23_17_sp4_v_t_44
T_23_13_sp4_v_t_44
T_22_16_lc_trk_g3_4
T_22_16_input_2_3
T_22_16_wire_logic_cluster/lc_3/in_2

T_23_20_wire_logic_cluster/lc_2/out
T_21_20_sp4_h_l_1
T_20_16_sp4_v_t_36
T_20_18_lc_trk_g2_1
T_20_18_input_2_7
T_20_18_wire_logic_cluster/lc_7/in_2

T_23_20_wire_logic_cluster/lc_2/out
T_23_17_sp4_v_t_44
T_23_13_sp4_v_t_44
T_22_16_lc_trk_g3_4
T_22_16_input_2_1
T_22_16_wire_logic_cluster/lc_1/in_2

T_23_20_wire_logic_cluster/lc_2/out
T_21_20_sp4_h_l_1
T_20_16_sp4_v_t_36
T_20_17_lc_trk_g3_4
T_20_17_input_2_1
T_20_17_wire_logic_cluster/lc_1/in_2

T_23_20_wire_logic_cluster/lc_2/out
T_23_17_sp4_v_t_44
T_23_13_sp4_v_t_44
T_23_17_lc_trk_g1_1
T_23_17_input_2_6
T_23_17_wire_logic_cluster/lc_6/in_2

T_23_20_wire_logic_cluster/lc_2/out
T_23_17_sp4_v_t_44
T_20_17_sp4_h_l_3
T_19_17_lc_trk_g0_3
T_19_17_wire_logic_cluster/lc_2/in_1

T_23_20_wire_logic_cluster/lc_2/out
T_23_17_sp4_v_t_44
T_23_18_lc_trk_g3_4
T_23_18_wire_logic_cluster/lc_0/in_1

T_23_20_wire_logic_cluster/lc_2/out
T_23_17_sp4_v_t_44
T_23_18_lc_trk_g3_4
T_23_18_input_2_7
T_23_18_wire_logic_cluster/lc_7/in_2

T_23_20_wire_logic_cluster/lc_2/out
T_23_19_lc_trk_g0_2
T_23_19_wire_logic_cluster/lc_7/in_1

End 

Net : u_core.u_gpio_core.lb_0084_regZ0Z_16
T_9_19_wire_logic_cluster/lc_7/out
T_9_16_sp4_v_t_38
T_10_20_sp4_h_l_3
T_14_20_sp4_h_l_3
T_15_20_lc_trk_g3_3
T_15_20_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_cfg_p1_1_3
T_20_25_wire_logic_cluster/lc_6/out
T_20_22_sp4_v_t_36
T_17_26_sp4_h_l_6
T_13_26_sp4_h_l_2
T_12_26_lc_trk_g1_2
T_12_26_wire_logic_cluster/lc_5/in_0

T_20_25_wire_logic_cluster/lc_6/out
T_20_22_sp4_v_t_36
T_17_26_sp4_h_l_6
T_13_26_sp4_h_l_2
T_12_26_lc_trk_g1_2
T_12_26_wire_logic_cluster/lc_1/in_0

T_20_25_wire_logic_cluster/lc_6/out
T_20_22_sp4_v_t_36
T_17_26_sp4_h_l_6
T_13_26_sp4_h_l_2
T_12_26_lc_trk_g1_2
T_12_26_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_gpio_core.pin_cfg_p1_2_2
T_13_15_wire_logic_cluster/lc_7/out
T_13_13_sp4_v_t_43
T_10_17_sp4_h_l_11
T_6_17_sp4_h_l_11
T_5_17_lc_trk_g1_3
T_5_17_wire_logic_cluster/lc_4/in_0

T_13_15_wire_logic_cluster/lc_7/out
T_13_13_sp4_v_t_43
T_10_17_sp4_h_l_11
T_6_17_sp4_h_l_11
T_5_17_lc_trk_g1_3
T_5_17_wire_logic_cluster/lc_0/in_0

T_13_15_wire_logic_cluster/lc_7/out
T_13_13_sp4_v_t_43
T_10_17_sp4_h_l_11
T_6_17_sp4_h_l_11
T_5_17_lc_trk_g1_3
T_5_17_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_gpio_core.lb_0098_regZ0Z_28
T_14_26_wire_logic_cluster/lc_3/out
T_12_26_sp4_h_l_3
T_16_26_sp4_h_l_6
T_19_22_sp4_v_t_37
T_18_24_lc_trk_g1_0
T_18_24_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.u_gpio_core.lb_0028_regZ0Z_0
T_7_14_wire_logic_cluster/lc_0/out
T_8_12_sp4_v_t_44
T_8_16_sp4_v_t_37
T_9_20_sp4_h_l_0
T_10_20_lc_trk_g2_0
T_10_20_wire_logic_cluster/lc_5/in_3

T_7_14_wire_logic_cluster/lc_0/out
T_8_12_sp4_v_t_44
T_8_16_sp4_v_t_37
T_9_16_sp4_h_l_0
T_9_16_lc_trk_g0_5
T_9_16_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_cry_10
T_21_22_wire_logic_cluster/lc_2/cout
T_21_22_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_10
T_22_13_wire_logic_cluster/lc_2/cout
T_22_13_wire_logic_cluster/lc_3/in_3

Net : test_cnt_cry_10
T_28_24_wire_logic_cluster/lc_2/cout
T_28_24_wire_logic_cluster/lc_3/in_3

Net : u_core.u_sump2.rle_timeZ0Z_20
T_5_15_wire_logic_cluster/lc_4/out
T_5_15_lc_trk_g3_4
T_5_15_wire_logic_cluster/lc_4/in_1

T_5_15_wire_logic_cluster/lc_4/out
T_6_15_sp4_h_l_8
T_9_15_sp4_v_t_45
T_8_16_lc_trk_g3_5
T_8_16_wire_bram/ram/WDATA_4

End 

Net : u_core.u_gpio_core.lb_0088_regZ0Z_17
T_13_21_wire_logic_cluster/lc_7/out
T_13_21_lc_trk_g2_7
T_13_21_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.u_gpio_core.lb_0094_regZ0Z_0
T_6_18_wire_logic_cluster/lc_0/out
T_7_16_sp4_v_t_44
T_8_20_sp4_h_l_9
T_10_20_lc_trk_g2_4
T_10_20_input_2_4
T_10_20_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_gpio_core.lb_0088_regZ0Z_26
T_18_26_wire_logic_cluster/lc_6/out
T_18_23_sp4_v_t_36
T_19_23_sp4_h_l_1
T_18_23_lc_trk_g0_1
T_18_23_input_2_3
T_18_23_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_gpio_core.lb_0088_regZ0Z_2
T_11_25_wire_logic_cluster/lc_0/out
T_12_25_sp4_h_l_0
T_16_25_sp4_h_l_3
T_17_25_lc_trk_g2_3
T_17_25_input_2_3
T_17_25_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_gpio_core.lb_0094_regZ0Z_19
T_13_25_wire_logic_cluster/lc_3/out
T_14_24_sp4_v_t_39
T_15_24_sp4_h_l_2
T_15_24_lc_trk_g0_7
T_15_24_input_2_3
T_15_24_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m11_bm_0_cascade_
T_6_16_wire_logic_cluster/lc_0/ltout
T_6_16_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_gpio_core.gen_i1_6__u_gpio_pin.m12_ns_1_cascade_
T_11_26_wire_logic_cluster/lc_3/ltout
T_11_26_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_gpio_core.lb_0038_regZ0Z_2
T_16_19_wire_logic_cluster/lc_4/out
T_9_19_sp12_h_l_0
T_8_19_sp4_h_l_1
T_10_19_lc_trk_g2_4
T_10_19_wire_logic_cluster/lc_6/in_0

T_16_19_wire_logic_cluster/lc_4/out
T_17_15_sp4_v_t_44
T_14_15_sp4_h_l_9
T_13_15_lc_trk_g0_1
T_13_15_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_gpio_core.lb_0088_regZ0Z_10
T_13_21_wire_logic_cluster/lc_3/out
T_13_21_lc_trk_g3_3
T_13_21_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_out_RNO_1_8_cascade_
T_7_15_wire_logic_cluster/lc_2/ltout
T_7_15_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_2_RDATA_15
T_8_15_wire_bram/ram/RDATA_15
T_8_13_sp4_v_t_45
T_7_17_lc_trk_g2_0
T_7_17_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_2_RDATA_13
T_8_15_wire_bram/ram/RDATA_13
T_8_14_sp4_v_t_36
T_7_17_lc_trk_g2_4
T_7_17_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_2_RDATA_10
T_8_15_wire_bram/ram/RDATA_10
T_8_14_sp4_v_t_42
T_7_17_lc_trk_g3_2
T_7_17_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_1_RDATA_9
T_8_13_wire_bram/ram/RDATA_9
T_6_13_sp4_h_l_9
T_6_13_lc_trk_g0_4
T_6_13_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_1_RDATA_7
T_8_14_wire_bram/ram/RDATA_7
T_9_10_sp4_v_t_36
T_9_11_lc_trk_g3_4
T_9_11_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.ctrl_05_regZ0Z_27
T_18_10_wire_logic_cluster/lc_4/out
T_18_9_lc_trk_g1_4
T_18_9_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.lb_wr_d_p1Z0Z_0
T_13_15_wire_logic_cluster/lc_4/out
T_13_7_sp12_v_t_23
T_14_19_sp12_h_l_0
T_13_19_sp12_v_t_23
T_13_21_sp4_v_t_43
T_12_25_lc_trk_g1_6
T_12_25_wire_logic_cluster/lc_0/in_3

T_13_15_wire_logic_cluster/lc_4/out
T_12_15_sp4_h_l_0
T_11_15_sp4_v_t_43
T_11_19_sp4_v_t_39
T_12_23_sp4_h_l_8
T_15_23_sp4_v_t_45
T_14_24_lc_trk_g3_5
T_14_24_wire_logic_cluster/lc_0/in_0

T_13_15_wire_logic_cluster/lc_4/out
T_12_15_sp4_h_l_0
T_11_15_sp4_v_t_43
T_11_19_sp4_v_t_39
T_12_23_sp4_h_l_8
T_15_23_sp4_v_t_45
T_14_25_lc_trk_g0_3
T_14_25_wire_logic_cluster/lc_0/in_3

T_13_15_wire_logic_cluster/lc_4/out
T_13_7_sp12_v_t_23
T_13_9_sp4_v_t_43
T_14_9_sp4_h_l_6
T_17_5_sp4_v_t_37
T_16_8_lc_trk_g2_5
T_16_8_wire_logic_cluster/lc_0/in_3

T_13_15_wire_logic_cluster/lc_4/out
T_14_13_sp4_v_t_36
T_15_13_sp4_h_l_6
T_18_13_sp4_v_t_46
T_18_17_sp4_v_t_42
T_17_18_lc_trk_g3_2
T_17_18_wire_logic_cluster/lc_0/in_3

T_13_15_wire_logic_cluster/lc_4/out
T_14_15_sp4_h_l_8
T_10_15_sp4_h_l_8
T_9_15_sp4_v_t_39
T_9_19_sp4_v_t_39
T_9_20_lc_trk_g3_7
T_9_20_wire_logic_cluster/lc_5/in_3

T_13_15_wire_logic_cluster/lc_4/out
T_14_13_sp4_v_t_36
T_15_13_sp4_h_l_6
T_18_13_sp4_v_t_46
T_18_17_sp4_v_t_42
T_18_20_lc_trk_g1_2
T_18_20_wire_logic_cluster/lc_0/in_3

T_13_15_wire_logic_cluster/lc_4/out
T_12_15_sp4_h_l_0
T_8_15_sp4_h_l_0
T_7_15_sp4_v_t_43
T_7_19_sp4_v_t_39
T_7_20_lc_trk_g2_7
T_7_20_wire_logic_cluster/lc_0/in_3

T_13_15_wire_logic_cluster/lc_4/out
T_12_15_sp4_h_l_0
T_8_15_sp4_h_l_0
T_7_11_sp4_v_t_40
T_7_7_sp4_v_t_36
T_7_10_lc_trk_g1_4
T_7_10_wire_logic_cluster/lc_0/in_3

T_13_15_wire_logic_cluster/lc_4/out
T_12_15_sp4_h_l_0
T_8_15_sp4_h_l_0
T_7_15_sp4_v_t_43
T_7_19_sp4_v_t_39
T_6_21_lc_trk_g1_2
T_6_21_wire_logic_cluster/lc_0/in_3

T_13_15_wire_logic_cluster/lc_4/out
T_13_7_sp12_v_t_23
T_13_9_sp4_v_t_43
T_10_9_sp4_h_l_0
T_12_9_lc_trk_g2_5
T_12_9_wire_logic_cluster/lc_0/in_3

T_13_15_wire_logic_cluster/lc_4/out
T_12_15_sp4_h_l_0
T_8_15_sp4_h_l_0
T_7_15_sp4_v_t_43
T_6_18_lc_trk_g3_3
T_6_18_wire_logic_cluster/lc_0/in_0

T_13_15_wire_logic_cluster/lc_4/out
T_12_15_sp4_h_l_0
T_11_11_sp4_v_t_37
T_11_7_sp4_v_t_37
T_11_8_lc_trk_g2_5
T_11_8_wire_logic_cluster/lc_0/in_3

T_13_15_wire_logic_cluster/lc_4/out
T_12_15_sp4_h_l_0
T_11_15_sp4_v_t_43
T_11_19_sp4_v_t_44
T_10_22_lc_trk_g3_4
T_10_22_wire_logic_cluster/lc_0/in_3

T_13_15_wire_logic_cluster/lc_4/out
T_14_13_sp4_v_t_36
T_15_13_sp4_h_l_6
T_18_13_sp4_v_t_46
T_18_16_lc_trk_g1_6
T_18_16_wire_logic_cluster/lc_0/in_3

T_13_15_wire_logic_cluster/lc_4/out
T_12_15_sp4_h_l_0
T_8_15_sp4_h_l_0
T_7_11_sp4_v_t_40
T_7_14_lc_trk_g1_0
T_7_14_wire_logic_cluster/lc_0/in_3

T_13_15_wire_logic_cluster/lc_4/out
T_14_15_sp4_h_l_8
T_10_15_sp4_h_l_8
T_9_15_sp4_v_t_39
T_9_18_lc_trk_g0_7
T_9_18_wire_logic_cluster/lc_0/in_3

T_13_15_wire_logic_cluster/lc_4/out
T_13_7_sp12_v_t_23
T_14_19_sp12_h_l_0
T_16_19_lc_trk_g0_7
T_16_19_wire_logic_cluster/lc_0/in_3

T_13_15_wire_logic_cluster/lc_4/out
T_13_7_sp12_v_t_23
T_14_19_sp12_h_l_0
T_18_19_lc_trk_g0_3
T_18_19_wire_logic_cluster/lc_0/in_3

T_13_15_wire_logic_cluster/lc_4/out
T_13_7_sp12_v_t_23
T_13_9_sp4_v_t_43
T_12_10_lc_trk_g3_3
T_12_10_wire_logic_cluster/lc_3/in_3

T_13_15_wire_logic_cluster/lc_4/out
T_14_13_sp4_v_t_36
T_15_13_sp4_h_l_6
T_17_13_lc_trk_g3_3
T_17_13_input_2_0
T_17_13_wire_logic_cluster/lc_0/in_2

T_13_15_wire_logic_cluster/lc_4/out
T_12_15_sp4_h_l_0
T_15_11_sp4_v_t_43
T_15_12_lc_trk_g2_3
T_15_12_wire_logic_cluster/lc_0/in_3

T_13_15_wire_logic_cluster/lc_4/out
T_12_15_sp4_h_l_0
T_11_15_sp4_v_t_43
T_10_19_lc_trk_g1_6
T_10_19_wire_logic_cluster/lc_0/in_3

T_13_15_wire_logic_cluster/lc_4/out
T_13_7_sp12_v_t_23
T_13_13_lc_trk_g3_4
T_13_13_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u1_lb_rd_d_6
T_20_15_wire_logic_cluster/lc_5/out
T_19_15_sp4_h_l_2
T_22_15_sp4_v_t_42
T_22_17_lc_trk_g2_7
T_22_17_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_gpio_core.lb_0098_regZ0Z_22
T_19_23_wire_logic_cluster/lc_5/out
T_17_23_sp4_h_l_7
T_16_19_sp4_v_t_42
T_15_21_lc_trk_g1_7
T_15_21_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_sump2.armed_jk_pZ0Z1
T_15_16_wire_logic_cluster/lc_4/out
T_16_12_sp4_v_t_44
T_16_14_lc_trk_g3_1
T_16_14_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_gpio_core.lb_009c_regZ0Z_4
T_9_24_wire_logic_cluster/lc_1/out
T_9_13_sp12_v_t_22
T_9_17_lc_trk_g2_1
T_9_17_input_2_3
T_9_17_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_ctrl_p1_1
T_13_15_wire_logic_cluster/lc_0/out
T_13_15_sp4_h_l_5
T_9_15_sp4_h_l_8
T_5_15_sp4_h_l_8
T_7_15_lc_trk_g3_5
T_7_15_input_2_4
T_7_15_wire_logic_cluster/lc_4/in_2

T_13_15_wire_logic_cluster/lc_0/out
T_13_15_sp4_h_l_5
T_9_15_sp4_h_l_8
T_5_15_sp4_h_l_8
T_7_15_lc_trk_g3_5
T_7_15_input_2_0
T_7_15_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cntZ0Z_7
T_22_12_wire_logic_cluster/lc_7/out
T_22_12_lc_trk_g3_7
T_22_12_wire_logic_cluster/lc_7/in_1

T_22_12_wire_logic_cluster/lc_7/out
T_23_12_lc_trk_g0_7
T_23_12_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_out_RNO_0_8
T_7_15_wire_logic_cluster/lc_4/out
T_7_15_lc_trk_g0_4
T_7_15_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_sump2.un1_a_addr_cry_4
T_12_15_wire_logic_cluster/lc_3/cout
T_12_15_wire_logic_cluster/lc_4/in_3

Net : u_mesa_core.u_mesa_decode.N_35_cascade_
T_27_18_wire_logic_cluster/lc_1/ltout
T_27_18_wire_logic_cluster/lc_2/in_2

End 

Net : u_mesa_core.u_mesa_decode.N_39
T_27_18_wire_logic_cluster/lc_2/out
T_27_17_sp4_v_t_36
T_27_20_lc_trk_g1_4
T_27_20_wire_logic_cluster/lc_1/in_0

T_27_18_wire_logic_cluster/lc_2/out
T_27_17_sp4_v_t_36
T_27_21_lc_trk_g0_1
T_27_21_wire_logic_cluster/lc_3/in_0

T_27_18_wire_logic_cluster/lc_2/out
T_27_17_sp4_v_t_36
T_27_21_lc_trk_g0_1
T_27_21_wire_logic_cluster/lc_5/in_0

T_27_18_wire_logic_cluster/lc_2/out
T_27_17_sp4_v_t_36
T_27_21_lc_trk_g0_1
T_27_21_wire_logic_cluster/lc_7/in_0

T_27_18_wire_logic_cluster/lc_2/out
T_27_17_sp4_v_t_36
T_27_21_lc_trk_g0_1
T_27_21_wire_logic_cluster/lc_0/in_1

T_27_18_wire_logic_cluster/lc_2/out
T_27_17_sp4_v_t_36
T_27_21_lc_trk_g0_1
T_27_21_wire_logic_cluster/lc_4/in_1

T_27_18_wire_logic_cluster/lc_2/out
T_27_17_sp4_v_t_36
T_27_21_lc_trk_g0_1
T_27_21_wire_logic_cluster/lc_6/in_1

T_27_18_wire_logic_cluster/lc_2/out
T_27_17_sp4_v_t_36
T_27_20_lc_trk_g1_4
T_27_20_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_sump2.a_addr_RNO_0Z0Z_5
T_12_15_wire_logic_cluster/lc_4/out
T_11_16_lc_trk_g1_4
T_11_16_input_2_7
T_11_16_wire_logic_cluster/lc_7/in_2

End 

Net : u_mesa_core.u_mesa2lb.addr_cntZ0Z_2
T_22_24_wire_logic_cluster/lc_0/out
T_22_23_lc_trk_g0_0
T_22_23_input_2_0
T_22_23_wire_logic_cluster/lc_0/in_2

T_22_24_wire_logic_cluster/lc_0/out
T_23_24_lc_trk_g0_0
T_23_24_wire_logic_cluster/lc_7/in_1

T_22_24_wire_logic_cluster/lc_0/out
T_22_23_lc_trk_g1_0
T_22_23_wire_logic_cluster/lc_0/in_3

T_22_24_wire_logic_cluster/lc_0/out
T_23_24_lc_trk_g0_0
T_23_24_wire_logic_cluster/lc_6/in_0

End 

Net : u_core.u_gpio_core.lb_0024_regZ0Z_24
T_17_16_wire_logic_cluster/lc_1/out
T_17_13_sp12_v_t_22
T_17_20_sp4_v_t_38
T_16_22_lc_trk_g1_3
T_16_22_input_2_4
T_16_22_wire_logic_cluster/lc_4/in_2

T_17_16_wire_logic_cluster/lc_1/out
T_17_12_sp4_v_t_39
T_17_8_sp4_v_t_40
T_16_10_lc_trk_g1_5
T_16_10_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_out_RNO_1_2_cascade_
T_17_9_wire_logic_cluster/lc_5/ltout
T_17_9_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.gpio_pin_q_13
T_10_10_wire_logic_cluster/lc_1/out
T_10_10_lc_trk_g3_1
T_10_10_wire_logic_cluster/lc_0/in_0

T_10_10_wire_logic_cluster/lc_1/out
T_10_10_lc_trk_g3_1
T_10_10_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_cfg_p1Z0Z_3
T_20_25_wire_logic_cluster/lc_7/out
T_20_20_sp12_v_t_22
T_20_8_sp12_v_t_22
T_20_7_sp4_v_t_46
T_17_11_sp4_h_l_11
T_18_11_lc_trk_g3_3
T_18_11_wire_logic_cluster/lc_3/in_1

T_20_25_wire_logic_cluster/lc_7/out
T_20_20_sp12_v_t_22
T_20_8_sp12_v_t_22
T_20_7_sp4_v_t_46
T_17_11_sp4_h_l_11
T_18_11_lc_trk_g3_3
T_18_11_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u1_lb_rd_d_11
T_21_17_wire_logic_cluster/lc_7/out
T_19_17_sp4_h_l_11
T_18_17_lc_trk_g1_3
T_18_17_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u0_lb_rd_d_19
T_15_24_wire_logic_cluster/lc_1/out
T_15_21_sp12_v_t_22
T_16_21_sp12_h_l_1
T_22_21_sp4_h_l_6
T_25_17_sp4_v_t_43
T_24_18_lc_trk_g3_3
T_24_18_input_2_0
T_24_18_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_gpio_core.lb_0020_regZ0Z_5
T_6_22_wire_logic_cluster/lc_3/out
T_7_22_sp4_h_l_6
T_10_22_sp4_v_t_46
T_10_23_lc_trk_g3_6
T_10_23_wire_logic_cluster/lc_2/in_1

T_6_22_wire_logic_cluster/lc_3/out
T_5_22_lc_trk_g3_3
T_5_22_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u1_lb_rd_d_27
T_19_18_wire_logic_cluster/lc_5/out
T_19_18_lc_trk_g2_5
T_19_18_wire_logic_cluster/lc_3/in_0

End 

Net : u_core.u1_lb_rd_d_2
T_19_14_wire_logic_cluster/lc_1/out
T_19_11_sp12_v_t_22
T_19_17_lc_trk_g2_5
T_19_17_wire_logic_cluster/lc_7/in_0

End 

Net : u_core.u_sump2.un1_a_addr_cry_3
T_12_15_wire_logic_cluster/lc_2/cout
T_12_15_wire_logic_cluster/lc_3/in_3

Net : u_core.u_gpio_core.lb_0084_regZ0Z_1
T_9_19_wire_logic_cluster/lc_0/out
T_10_19_lc_trk_g1_0
T_10_19_input_2_7
T_10_19_wire_logic_cluster/lc_7/in_2

End 

Net : u_core.u_sump2.a_addr_RNO_0Z0Z_4
T_12_15_wire_logic_cluster/lc_3/out
T_11_16_lc_trk_g0_3
T_11_16_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_gpio_core.lb_0030_regZ0Z_17
T_10_17_wire_logic_cluster/lc_1/out
T_10_17_lc_trk_g3_1
T_10_17_input_2_0
T_10_17_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_gpio_core.lb_0090_regZ0Z_20
T_14_23_wire_logic_cluster/lc_3/out
T_14_23_lc_trk_g1_3
T_14_23_input_2_2
T_14_23_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_gpio_core.lb_0094_regZ0Z_2
T_13_25_wire_logic_cluster/lc_4/out
T_14_25_sp12_h_l_0
T_17_25_lc_trk_g1_0
T_17_25_input_2_5
T_17_25_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_gpio_core.lb_0094_regZ0Z_28
T_16_24_wire_logic_cluster/lc_5/out
T_16_24_sp12_h_l_1
T_18_24_lc_trk_g1_6
T_18_24_input_2_3
T_18_24_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_gpio_core.lb_0038_regZ0Z_21
T_16_19_wire_logic_cluster/lc_5/out
T_17_19_lc_trk_g1_5
T_17_19_wire_logic_cluster/lc_6/in_0

End 

Net : u_mesa_core.u_mesa_decode.payload_cntZ0Z_6
T_26_18_wire_logic_cluster/lc_1/out
T_27_16_sp4_v_t_46
T_27_20_lc_trk_g0_3
T_27_20_input_2_5
T_27_20_wire_logic_cluster/lc_5/in_2

T_26_18_wire_logic_cluster/lc_1/out
T_26_19_lc_trk_g1_1
T_26_19_input_2_6
T_26_19_wire_logic_cluster/lc_6/in_2

End 

Net : test_cnt_cry_9
T_28_24_wire_logic_cluster/lc_1/cout
T_28_24_wire_logic_cluster/lc_2/in_3

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_9
T_22_13_wire_logic_cluster/lc_1/cout
T_22_13_wire_logic_cluster/lc_2/in_3

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_cry_9
T_21_22_wire_logic_cluster/lc_1/cout
T_21_22_wire_logic_cluster/lc_2/in_3

Net : u_core.u_sump2.rle_timeZ0Z_21
T_5_15_wire_logic_cluster/lc_5/out
T_5_15_lc_trk_g1_5
T_5_15_wire_logic_cluster/lc_5/in_1

T_5_15_wire_logic_cluster/lc_5/out
T_0_15_span12_horz_9
T_8_15_sp12_v_t_22
T_8_16_lc_trk_g3_6
T_8_16_wire_bram/ram/WDATA_5

End 

Net : u_mesa_core.u_mesa_decode.payload_cntZ0Z_3
T_27_19_wire_logic_cluster/lc_6/out
T_26_19_lc_trk_g3_6
T_26_19_input_2_3
T_26_19_wire_logic_cluster/lc_3/in_2

T_27_19_wire_logic_cluster/lc_6/out
T_27_18_sp4_v_t_44
T_27_20_lc_trk_g3_1
T_27_20_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.lb_0090_regZ0Z_14
T_17_20_wire_logic_cluster/lc_4/out
T_17_20_lc_trk_g0_4
T_17_20_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.u_gpio_core.lb_0084_regZ0Z_17
T_17_22_wire_logic_cluster/lc_0/out
T_16_22_sp4_h_l_8
T_15_18_sp4_v_t_45
T_14_21_lc_trk_g3_5
T_14_21_wire_logic_cluster/lc_2/in_0

End 

Net : lb_rd_rdy_wideZ0
T_23_18_wire_logic_cluster/lc_6/out
T_14_18_sp12_h_l_0
T_13_18_sp12_v_t_23
T_13_24_sp4_v_t_39
T_12_26_lc_trk_g0_2
T_12_26_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_gpio_core.lb_0084_regZ0Z_13
T_9_19_wire_logic_cluster/lc_4/out
T_8_19_sp4_h_l_0
T_11_15_sp4_v_t_37
T_10_16_lc_trk_g2_5
T_10_16_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_gpio_core.gen_i1_7__u_gpio_pin.N_32_cascade_
T_12_26_wire_logic_cluster/lc_3/ltout
T_12_26_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_gpio_core.lb_0088_regZ0Z_9
T_11_25_wire_logic_cluster/lc_7/out
T_12_22_sp4_v_t_39
T_13_22_sp4_h_l_7
T_12_22_lc_trk_g0_7
T_12_22_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_gpio_core.lb_0030_regZ0Z_19
T_12_25_wire_logic_cluster/lc_2/out
T_13_24_sp4_v_t_37
T_14_24_sp4_h_l_5
T_15_24_lc_trk_g3_5
T_15_24_input_2_2
T_15_24_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_gpio_core.lb_0024_regZ0Z_3
T_17_16_wire_logic_cluster/lc_7/out
T_18_14_sp4_v_t_42
T_15_18_sp4_h_l_0
T_15_18_lc_trk_g1_5
T_15_18_input_2_4
T_15_18_wire_logic_cluster/lc_4/in_2

T_17_16_wire_logic_cluster/lc_7/out
T_18_14_sp4_v_t_42
T_19_18_sp4_h_l_1
T_22_14_sp4_v_t_42
T_22_15_lc_trk_g3_2
T_22_15_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.lb_0020_regZ0Z_7
T_6_22_wire_logic_cluster/lc_5/out
T_7_18_sp4_v_t_46
T_8_18_sp4_h_l_4
T_10_18_lc_trk_g3_1
T_10_18_wire_logic_cluster/lc_2/in_0

T_6_22_wire_logic_cluster/lc_5/out
T_5_22_lc_trk_g3_5
T_5_22_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.lb_0098_regZ0Z_5
T_7_22_wire_logic_cluster/lc_1/out
T_7_19_sp4_v_t_42
T_8_23_sp4_h_l_7
T_10_23_lc_trk_g2_2
T_10_23_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_gpio_core.lb_0028_regZ0Z_8
T_6_17_wire_logic_cluster/lc_6/out
T_6_17_sp4_h_l_1
T_10_17_sp4_h_l_1
T_11_17_lc_trk_g2_1
T_11_17_input_2_3
T_11_17_wire_logic_cluster/lc_3/in_2

T_6_17_wire_logic_cluster/lc_6/out
T_5_17_lc_trk_g2_6
T_5_17_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_gpio_core.lb_0030_regZ0Z_18
T_13_24_wire_logic_cluster/lc_0/out
T_14_21_sp4_v_t_41
T_15_21_sp4_h_l_4
T_17_21_lc_trk_g3_1
T_17_21_input_2_0
T_17_21_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_sump2.load_user_addrc_1_cascade_
T_16_14_wire_logic_cluster/lc_6/ltout
T_16_14_wire_logic_cluster/lc_7/in_2

End 

Net : u_core.u_gpio_core.lb_0038_regZ0Z_19
T_16_19_wire_logic_cluster/lc_3/out
T_16_19_sp4_h_l_11
T_15_19_sp4_v_t_46
T_14_23_lc_trk_g2_3
T_14_23_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.u_sump2.post_trig_cntZ0Z_4
T_5_11_wire_logic_cluster/lc_4/out
T_5_10_lc_trk_g0_4
T_5_10_wire_logic_cluster/lc_5/in_1

T_5_11_wire_logic_cluster/lc_4/out
T_5_11_lc_trk_g3_4
T_5_11_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_gpio_core.lb_0084_regZ0Z_6
T_5_19_wire_logic_cluster/lc_0/out
T_5_19_sp4_h_l_5
T_7_19_lc_trk_g3_0
T_7_19_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_gpio_core.lb_0024_regZ0Z_16
T_15_17_wire_logic_cluster/lc_0/out
T_15_13_sp12_v_t_23
T_15_20_lc_trk_g2_3
T_15_20_input_2_1
T_15_20_wire_logic_cluster/lc_1/in_2

T_15_17_wire_logic_cluster/lc_0/out
T_15_5_sp12_v_t_23
T_15_10_lc_trk_g2_7
T_15_10_wire_logic_cluster/lc_6/in_3

End 

Net : u_mesa_core.u_mesa2lb.lb_user_jk15_cascade_
T_26_22_wire_logic_cluster/lc_0/ltout
T_26_22_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_gpio_core.lb_003c_regZ0Z_1
T_14_25_wire_logic_cluster/lc_1/out
T_15_21_sp4_v_t_38
T_12_21_sp4_h_l_9
T_11_17_sp4_v_t_39
T_11_18_lc_trk_g3_7
T_11_18_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_gpio_core.lb_0088_regZ0Z_29
T_11_25_wire_logic_cluster/lc_1/out
T_12_21_sp4_v_t_38
T_12_17_sp4_v_t_46
T_13_17_sp4_h_l_11
T_14_17_lc_trk_g3_3
T_14_17_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_gpio_core.lb_003c_regZ0Z_2
T_14_25_wire_logic_cluster/lc_5/out
T_15_25_sp4_h_l_10
T_17_25_lc_trk_g2_7
T_17_25_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_gpio_core.lb_0038_regZ0Z_25
T_11_23_wire_logic_cluster/lc_1/out
T_11_23_lc_trk_g3_1
T_11_23_input_2_0
T_11_23_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_sump2.trigger_ptrZ0Z_0
T_10_9_wire_logic_cluster/lc_0/out
T_9_9_sp4_h_l_8
T_12_9_sp4_v_t_45
T_13_13_sp4_h_l_2
T_16_13_sp4_v_t_39
T_15_16_lc_trk_g2_7
T_15_16_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_sump2.N_243_cascade_
T_20_16_wire_logic_cluster/lc_4/ltout
T_20_16_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_sump2.trigger_ptrZ0Z_4
T_10_9_wire_logic_cluster/lc_4/out
T_8_9_sp4_h_l_5
T_11_9_sp4_v_t_47
T_12_13_sp4_h_l_4
T_16_13_sp4_h_l_4
T_19_13_sp4_v_t_41
T_19_14_lc_trk_g2_1
T_19_14_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_sump2.ram_rd_dZ0Z_4
T_18_14_wire_logic_cluster/lc_6/out
T_18_11_sp4_v_t_36
T_19_15_sp4_h_l_1
T_20_15_lc_trk_g2_1
T_20_15_wire_logic_cluster/lc_3/in_0

End 

Net : u_core.u_gpio_core.lb_0088_regZ0Z_5
T_11_25_wire_logic_cluster/lc_5/out
T_11_21_sp4_v_t_47
T_10_23_lc_trk_g0_1
T_10_23_input_2_3
T_10_23_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_sump2.a_addr_RNO_0Z0Z_1
T_12_17_wire_logic_cluster/lc_3/out
T_12_17_sp4_h_l_11
T_11_13_sp4_v_t_46
T_11_16_lc_trk_g0_6
T_11_16_input_2_0
T_11_16_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_gpio_core.lb_008c_regZ0Z_11
T_7_20_wire_logic_cluster/lc_3/out
T_8_19_sp4_v_t_39
T_9_19_sp4_h_l_2
T_11_19_lc_trk_g3_7
T_11_19_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_gpio_core.lb_0094_regZ0Z_6
T_7_21_wire_logic_cluster/lc_4/out
T_7_17_sp4_v_t_45
T_7_19_lc_trk_g2_0
T_7_19_input_2_2
T_7_19_wire_logic_cluster/lc_2/in_2

End 

Net : lb_wr_d_0
T_24_20_wire_logic_cluster/lc_0/out
T_24_16_sp12_v_t_23
T_13_16_sp12_h_l_0
T_14_16_sp4_h_l_3
T_13_12_sp4_v_t_38
T_13_15_lc_trk_g1_6
T_13_15_wire_logic_cluster/lc_4/in_3

End 

Net : u_mesa_core.u_mesa2lb.addr_cntZ0Z_3
T_22_24_wire_logic_cluster/lc_3/out
T_22_23_lc_trk_g0_3
T_22_23_input_2_1
T_22_23_wire_logic_cluster/lc_1/in_2

T_22_24_wire_logic_cluster/lc_3/out
T_23_20_sp4_v_t_42
T_24_20_sp4_h_l_7
T_23_20_lc_trk_g0_7
T_23_20_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_1_8
T_21_18_wire_logic_cluster/lc_7/out
T_21_17_lc_trk_g1_7
T_21_17_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_gpio_core.lb_009c_regZ0Z_6
T_9_24_wire_logic_cluster/lc_3/out
T_9_23_sp4_v_t_38
T_9_19_sp4_v_t_46
T_6_19_sp4_h_l_11
T_7_19_lc_trk_g2_3
T_7_19_input_2_3
T_7_19_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_gpio_core.lb_0094_regZ0Z_13
T_6_18_wire_logic_cluster/lc_5/out
T_7_16_sp4_v_t_38
T_8_16_sp4_h_l_3
T_10_16_lc_trk_g2_6
T_10_16_input_2_2
T_10_16_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_gpio_core.lb_0098_regZ0Z_9
T_7_22_wire_logic_cluster/lc_5/out
T_6_22_sp4_h_l_2
T_10_22_sp4_h_l_10
T_12_22_lc_trk_g2_7
T_12_22_input_2_5
T_12_22_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_gpio_core.lb_0090_regZ0Z_31
T_13_26_wire_logic_cluster/lc_3/out
T_13_26_lc_trk_g3_3
T_13_26_input_2_2
T_13_26_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_gpio_core.lb_0030_regZ0Z_30
T_13_24_wire_logic_cluster/lc_6/out
T_13_24_sp4_h_l_1
T_9_24_sp4_h_l_4
T_11_24_lc_trk_g3_1
T_11_24_input_2_2
T_11_24_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_gpio_core.lb_0098_regZ0Z_26
T_14_26_wire_logic_cluster/lc_1/out
T_15_26_sp4_h_l_2
T_18_22_sp4_v_t_39
T_18_23_lc_trk_g3_7
T_18_23_wire_logic_cluster/lc_4/in_0

End 

Net : test_cnt_cry_8
T_28_24_wire_logic_cluster/lc_0/cout
T_28_24_wire_logic_cluster/lc_1/in_3

Net : u_core.u_sump2.un1_active8_3_0_a5_3
T_5_10_wire_logic_cluster/lc_0/out
T_6_11_lc_trk_g2_0
T_6_11_input_2_4
T_6_11_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.N_78_cascade_
T_20_18_wire_logic_cluster/lc_0/ltout
T_20_18_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_cry_8
T_21_22_wire_logic_cluster/lc_0/cout
T_21_22_wire_logic_cluster/lc_1/in_3

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_8
T_22_13_wire_logic_cluster/lc_0/cout
T_22_13_wire_logic_cluster/lc_1/in_3

Net : u_core.u_sump2.a_di_p2_8
T_9_16_wire_logic_cluster/lc_1/out
T_5_16_sp12_h_l_1
T_17_16_sp12_h_l_1
T_27_16_sp4_h_l_10
T_26_12_sp4_v_t_38
T_25_14_lc_trk_g0_3
T_25_14_wire_bram/ram/WDATA_1

End 

Net : u_core.u_sump2.c_addrZ0Z_0
T_6_14_wire_logic_cluster/lc_0/out
T_6_14_lc_trk_g1_0
T_6_14_wire_logic_cluster/lc_0/in_1

T_6_14_wire_logic_cluster/lc_0/out
T_6_12_sp4_v_t_45
T_7_12_sp4_h_l_1
T_11_12_sp4_h_l_4
T_15_12_sp4_h_l_0
T_18_12_sp4_v_t_40
T_17_13_lc_trk_g3_0
T_17_13_wire_logic_cluster/lc_4/in_3

T_6_14_wire_logic_cluster/lc_0/out
T_6_12_sp4_v_t_45
T_7_12_sp4_h_l_1
T_10_8_sp4_v_t_42
T_10_9_lc_trk_g3_2
T_10_9_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_sump2.rle_timeZ0Z_22
T_5_15_wire_logic_cluster/lc_6/out
T_5_15_lc_trk_g1_6
T_5_15_wire_logic_cluster/lc_6/in_1

T_5_15_wire_logic_cluster/lc_6/out
T_0_15_span12_horz_11
T_8_15_sp12_h_l_0
T_17_15_lc_trk_g1_4
T_17_15_wire_logic_cluster/lc_2/in_3

T_5_15_wire_logic_cluster/lc_6/out
T_0_15_span12_horz_11
T_8_15_sp12_h_l_0
T_17_15_lc_trk_g0_4
T_17_15_wire_logic_cluster/lc_3/in_3

T_5_15_wire_logic_cluster/lc_6/out
T_6_12_sp4_v_t_37
T_7_16_sp4_h_l_0
T_8_16_lc_trk_g2_0
T_8_16_wire_bram/ram/WDATA_6

End 

Net : u_core.u_sump2.a_di_p2_12
T_9_7_wire_logic_cluster/lc_6/out
T_8_7_sp12_h_l_0
T_20_7_sp12_h_l_0
T_23_7_sp4_h_l_5
T_26_7_sp4_v_t_40
T_25_8_lc_trk_g3_0
T_25_8_wire_bram/ram/WDATA_1

End 

Net : u_core.u_sump2.a_di_p2_50
T_14_11_wire_logic_cluster/lc_4/out
T_7_11_sp12_h_l_0
T_19_11_sp12_h_l_0
T_22_11_sp4_h_l_5
T_25_11_sp4_v_t_47
T_25_15_lc_trk_g1_2
T_25_15_wire_bram/ram/WDATA_9

End 

Net : u_core.u0_lb_rd_d_20
T_14_19_wire_logic_cluster/lc_1/out
T_10_19_sp12_h_l_1
T_18_19_sp4_h_l_8
T_21_15_sp4_v_t_39
T_20_18_lc_trk_g2_7
T_20_18_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_sump2.a_di_p2_45
T_12_13_wire_logic_cluster/lc_1/out
T_12_10_sp12_v_t_22
T_13_10_sp12_h_l_1
T_23_10_sp4_h_l_10
T_26_10_sp4_v_t_38
T_25_12_lc_trk_g0_3
T_25_12_wire_bram/ram/WDATA_5

End 

Net : test_cntZ0Z_16
T_28_25_wire_logic_cluster/lc_0/out
T_28_25_lc_trk_g3_0
T_28_25_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u1_lb_rd_d_22
T_17_17_wire_logic_cluster/lc_1/out
T_18_18_lc_trk_g2_1
T_18_18_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.lb_wr_d_p1Z0Z_23
T_21_19_wire_logic_cluster/lc_7/out
T_19_19_sp12_h_l_1
T_18_19_sp12_v_t_22
T_18_20_sp4_v_t_44
T_15_24_sp4_h_l_9
T_16_24_lc_trk_g2_1
T_16_24_wire_logic_cluster/lc_0/in_3

T_21_19_wire_logic_cluster/lc_7/out
T_21_19_sp4_h_l_3
T_20_19_sp4_v_t_44
T_17_23_sp4_h_l_2
T_13_23_sp4_h_l_10
T_12_23_sp4_v_t_41
T_12_25_lc_trk_g3_4
T_12_25_wire_logic_cluster/lc_6/in_3

T_21_19_wire_logic_cluster/lc_7/out
T_21_19_sp4_h_l_3
T_17_19_sp4_h_l_3
T_13_19_sp4_h_l_6
T_12_15_sp4_v_t_43
T_12_11_sp4_v_t_43
T_11_13_lc_trk_g1_6
T_11_13_wire_logic_cluster/lc_0/in_3

T_21_19_wire_logic_cluster/lc_7/out
T_19_19_sp12_h_l_1
T_18_7_sp12_v_t_22
T_18_6_sp4_v_t_46
T_17_8_lc_trk_g0_0
T_17_8_wire_logic_cluster/lc_1/in_1

T_21_19_wire_logic_cluster/lc_7/out
T_19_19_sp12_h_l_1
T_7_19_sp12_h_l_1
T_6_19_sp12_v_t_22
T_6_24_lc_trk_g3_6
T_6_24_wire_logic_cluster/lc_0/in_3

T_21_19_wire_logic_cluster/lc_7/out
T_19_19_sp12_h_l_1
T_18_7_sp12_v_t_22
T_7_7_sp12_h_l_1
T_10_7_lc_trk_g1_1
T_10_7_wire_logic_cluster/lc_7/in_3

T_21_19_wire_logic_cluster/lc_7/out
T_19_19_sp12_h_l_1
T_18_7_sp12_v_t_22
T_18_14_sp4_v_t_38
T_17_16_lc_trk_g0_3
T_17_16_wire_logic_cluster/lc_0/in_3

T_21_19_wire_logic_cluster/lc_7/out
T_19_19_sp12_h_l_1
T_18_19_sp12_v_t_22
T_18_20_sp4_v_t_44
T_17_22_lc_trk_g2_1
T_17_22_wire_logic_cluster/lc_6/in_3

T_21_19_wire_logic_cluster/lc_7/out
T_21_19_sp4_h_l_3
T_20_19_sp4_v_t_44
T_17_23_sp4_h_l_2
T_16_23_sp4_v_t_39
T_16_25_lc_trk_g2_2
T_16_25_wire_logic_cluster/lc_7/in_3

T_21_19_wire_logic_cluster/lc_7/out
T_21_19_sp4_h_l_3
T_20_19_sp4_v_t_44
T_17_23_sp4_h_l_2
T_16_23_sp4_v_t_39
T_16_26_lc_trk_g1_7
T_16_26_wire_logic_cluster/lc_1/in_3

T_21_19_wire_logic_cluster/lc_7/out
T_21_19_sp4_h_l_3
T_20_19_sp4_v_t_44
T_20_23_sp4_v_t_37
T_19_26_lc_trk_g2_5
T_19_26_wire_logic_cluster/lc_3/in_0

T_21_19_wire_logic_cluster/lc_7/out
T_11_19_sp12_h_l_1
T_10_19_sp12_v_t_22
T_10_25_lc_trk_g3_5
T_10_25_wire_logic_cluster/lc_0/in_0

T_21_19_wire_logic_cluster/lc_7/out
T_21_19_sp4_h_l_3
T_20_19_sp4_v_t_44
T_20_23_sp4_v_t_37
T_19_25_lc_trk_g1_0
T_19_25_wire_logic_cluster/lc_0/in_3

T_21_19_wire_logic_cluster/lc_7/out
T_19_19_sp12_h_l_1
T_18_19_sp12_v_t_22
T_18_22_lc_trk_g2_2
T_18_22_wire_logic_cluster/lc_3/in_3

T_21_19_wire_logic_cluster/lc_7/out
T_19_19_sp12_h_l_1
T_18_19_sp12_v_t_22
T_18_26_lc_trk_g3_2
T_18_26_wire_logic_cluster/lc_4/in_3

T_21_19_wire_logic_cluster/lc_7/out
T_21_19_sp4_h_l_3
T_20_19_sp4_v_t_44
T_19_22_lc_trk_g3_4
T_19_22_wire_logic_cluster/lc_0/in_3

T_21_19_wire_logic_cluster/lc_7/out
T_21_19_sp4_h_l_3
T_20_19_sp4_v_t_44
T_19_23_lc_trk_g2_1
T_19_23_wire_logic_cluster/lc_6/in_3

T_21_19_wire_logic_cluster/lc_7/out
T_19_19_sp12_h_l_1
T_18_19_lc_trk_g1_1
T_18_19_wire_logic_cluster/lc_7/in_3

T_21_19_wire_logic_cluster/lc_7/out
T_21_14_sp12_v_t_22
T_21_24_lc_trk_g2_5
T_21_24_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_sump2.post_trig_cntZ0Z_8
T_5_12_wire_logic_cluster/lc_0/out
T_5_9_sp4_v_t_40
T_5_10_lc_trk_g2_0
T_5_10_input_2_0
T_5_10_wire_logic_cluster/lc_0/in_2

T_5_12_wire_logic_cluster/lc_0/out
T_5_12_lc_trk_g3_0
T_5_12_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_sump2.trigger_ptrZ0Z_5
T_10_9_wire_logic_cluster/lc_5/out
T_11_7_sp4_v_t_38
T_12_11_sp4_h_l_3
T_16_11_sp4_h_l_11
T_19_11_sp4_v_t_46
T_19_15_lc_trk_g0_3
T_19_15_input_2_1
T_19_15_wire_logic_cluster/lc_1/in_2

End 

Net : u_mesa_core.u_mesa_decode.payload_cntZ0Z_4
T_27_19_wire_logic_cluster/lc_7/out
T_26_19_lc_trk_g3_7
T_26_19_input_2_4
T_26_19_wire_logic_cluster/lc_4/in_2

T_27_19_wire_logic_cluster/lc_7/out
T_27_20_lc_trk_g1_7
T_27_20_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.u_gpio_core.lb_003c_regZ0Z_27
T_16_26_wire_logic_cluster/lc_5/out
T_17_22_sp4_v_t_46
T_17_24_lc_trk_g2_3
T_17_24_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_gpio_core.lb_002c_regZ0Z_18
T_17_18_wire_logic_cluster/lc_2/out
T_17_17_sp4_v_t_36
T_17_21_lc_trk_g1_1
T_17_21_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_gpio_core.lb_0088_regZ0Z_15
T_13_22_wire_logic_cluster/lc_0/out
T_13_22_lc_trk_g1_0
T_13_22_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_sump2.trigger_ptrZ0Z_9
T_10_8_wire_logic_cluster/lc_1/out
T_10_6_sp4_v_t_47
T_10_10_sp4_v_t_43
T_11_14_sp4_h_l_6
T_15_14_sp4_h_l_2
T_19_14_sp4_h_l_2
T_20_14_lc_trk_g2_2
T_20_14_input_2_6
T_20_14_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_gpio_core.lb_0028_regZ0Z_7
T_6_17_wire_logic_cluster/lc_5/out
T_7_17_sp4_h_l_10
T_10_17_sp4_v_t_47
T_10_18_lc_trk_g2_7
T_10_18_wire_logic_cluster/lc_4/in_1

T_6_17_wire_logic_cluster/lc_5/out
T_7_13_sp4_v_t_46
T_7_15_lc_trk_g3_3
T_7_15_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_gpio_core.lb_0098_regZ0Z_21
T_19_23_wire_logic_cluster/lc_4/out
T_18_23_sp4_h_l_0
T_17_23_sp4_v_t_43
T_17_26_lc_trk_g0_3
T_17_26_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_out_RNO_0_0
T_18_15_wire_logic_cluster/lc_4/out
T_18_15_lc_trk_g0_4
T_18_15_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_gpio_core.lb_0028_regZ0Z_6
T_6_17_wire_logic_cluster/lc_4/out
T_6_15_sp4_v_t_37
T_7_19_sp4_h_l_6
T_7_19_lc_trk_g0_3
T_7_19_wire_logic_cluster/lc_1/in_0

T_6_17_wire_logic_cluster/lc_4/out
T_7_15_sp4_v_t_36
T_7_11_sp4_v_t_44
T_7_13_lc_trk_g3_1
T_7_13_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_cfg_p1Z0Z_3
T_10_26_wire_logic_cluster/lc_7/out
T_10_25_sp4_v_t_46
T_7_25_sp4_h_l_5
T_7_25_lc_trk_g1_0
T_7_25_wire_logic_cluster/lc_7/in_0

T_10_26_wire_logic_cluster/lc_7/out
T_8_26_sp4_h_l_11
T_7_26_lc_trk_g0_3
T_7_26_wire_logic_cluster/lc_4/in_1

T_10_26_wire_logic_cluster/lc_7/out
T_8_26_sp4_h_l_11
T_7_26_lc_trk_g1_3
T_7_26_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_out_RNOZ0Z_1
T_19_13_wire_logic_cluster/lc_6/out
T_19_13_lc_trk_g2_6
T_19_13_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_cfg_p1Z0Z_2
T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_17_15_sp4_h_l_2
T_18_15_lc_trk_g2_2
T_18_15_wire_logic_cluster/lc_4/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_17_15_sp4_h_l_2
T_18_15_lc_trk_g2_2
T_18_15_wire_logic_cluster/lc_6/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_17_15_sp4_h_l_2
T_18_15_lc_trk_g2_2
T_18_15_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_gpio_core.lb_0084_regZ0Z_12
T_9_19_wire_logic_cluster/lc_3/out
T_10_18_sp4_v_t_39
T_10_21_lc_trk_g1_7
T_10_21_input_2_4
T_10_21_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_gpio_core.lb_0088_regZ0Z_24
T_13_22_wire_logic_cluster/lc_7/out
T_13_22_lc_trk_g2_7
T_13_22_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_sump2.a_addr_RNO_0Z0Z_3
T_12_15_wire_logic_cluster/lc_2/out
T_11_16_lc_trk_g0_2
T_11_16_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_gpio_core.lb_0080_regZ0Z_15
T_18_20_wire_logic_cluster/lc_7/out
T_8_20_sp12_h_l_1
T_14_20_lc_trk_g0_6
T_14_20_wire_logic_cluster/lc_5/in_1

T_18_20_wire_logic_cluster/lc_7/out
T_18_20_sp4_h_l_3
T_20_20_lc_trk_g3_6
T_20_20_wire_logic_cluster/lc_3/in_0

End 

Net : u_core.u_sump2.un1_a_addr_cry_2
T_12_15_wire_logic_cluster/lc_1/cout
T_12_15_wire_logic_cluster/lc_2/in_3

Net : u_mesa_core.u_mesa2lb.addr_cntZ0Z_4
T_22_24_wire_logic_cluster/lc_4/out
T_22_23_lc_trk_g1_4
T_22_23_wire_logic_cluster/lc_2/in_1

T_22_24_wire_logic_cluster/lc_4/out
T_22_20_sp4_v_t_45
T_23_20_sp4_h_l_1
T_23_20_lc_trk_g0_4
T_23_20_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_cfg_p1Z0Z_1
T_18_13_wire_logic_cluster/lc_1/out
T_19_13_lc_trk_g0_1
T_19_13_wire_logic_cluster/lc_0/in_1

T_18_13_wire_logic_cluster/lc_1/out
T_19_13_lc_trk_g0_1
T_19_13_wire_logic_cluster/lc_6/in_1

T_18_13_wire_logic_cluster/lc_1/out
T_19_13_lc_trk_g0_1
T_19_13_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.N_86_cascade_
T_19_14_wire_logic_cluster/lc_3/ltout
T_19_14_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_sump2.complete_jk_pZ0Z1
T_20_13_wire_logic_cluster/lc_6/out
T_19_13_sp4_h_l_4
T_18_13_sp4_v_t_41
T_17_14_lc_trk_g3_1
T_17_14_input_2_2
T_17_14_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u1_lb_rd_d_5
T_19_15_wire_logic_cluster/lc_2/out
T_19_11_sp4_v_t_41
T_19_15_sp4_v_t_41
T_19_17_lc_trk_g2_4
T_19_17_input_2_6
T_19_17_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_gpio_core.lb_0028_regZ0Z_22
T_6_20_wire_logic_cluster/lc_7/out
T_5_20_sp4_h_l_6
T_9_20_sp4_h_l_6
T_13_20_sp4_h_l_6
T_17_20_sp4_h_l_6
T_16_20_lc_trk_g0_6
T_16_20_input_2_4
T_16_20_wire_logic_cluster/lc_4/in_2

T_6_20_wire_logic_cluster/lc_7/out
T_6_19_sp4_v_t_46
T_5_23_lc_trk_g2_3
T_5_23_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.lb_rd_d_1_8
T_11_17_wire_logic_cluster/lc_1/out
T_12_14_sp4_v_t_43
T_9_14_sp4_h_l_6
T_13_14_sp4_h_l_2
T_17_14_sp4_h_l_10
T_19_14_lc_trk_g2_7
T_19_14_input_2_3
T_19_14_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_gpio_core.lb_0088_regZ0Z_21
T_18_26_wire_logic_cluster/lc_2/out
T_18_26_sp4_h_l_9
T_17_26_lc_trk_g0_1
T_17_26_input_2_3
T_17_26_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_gpio_core.lb_0088_regZ0Z_28
T_18_26_wire_logic_cluster/lc_0/out
T_18_23_sp4_v_t_40
T_18_24_lc_trk_g3_0
T_18_24_input_2_5
T_18_24_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_sump2.armed_jkZ0
T_5_9_wire_logic_cluster/lc_0/out
T_5_9_sp4_h_l_5
T_8_9_sp4_v_t_47
T_9_13_sp4_h_l_4
T_13_13_sp4_h_l_7
T_16_13_sp4_v_t_42
T_15_16_lc_trk_g3_2
T_15_16_wire_logic_cluster/lc_4/in_3

T_5_9_wire_logic_cluster/lc_0/out
T_5_9_lc_trk_g3_0
T_5_9_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_gpio_core.lb_0030_regZ0Z_27
T_13_24_wire_logic_cluster/lc_2/out
T_8_24_sp12_h_l_0
T_17_24_lc_trk_g0_4
T_17_24_input_2_0
T_17_24_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u1_lb_rd_d_7
T_16_15_wire_logic_cluster/lc_0/out
T_13_15_sp12_h_l_0
T_20_15_lc_trk_g0_0
T_20_15_wire_logic_cluster/lc_6/in_0

End 

Net : u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_ctrl_pZ0Z1
T_18_13_wire_logic_cluster/lc_2/out
T_19_13_lc_trk_g0_2
T_19_13_input_2_0
T_19_13_wire_logic_cluster/lc_0/in_2

T_18_13_wire_logic_cluster/lc_2/out
T_19_13_lc_trk_g0_2
T_19_13_input_2_2
T_19_13_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_gpio_core.lb_0090_regZ0Z_29
T_14_23_wire_logic_cluster/lc_7/out
T_14_23_lc_trk_g1_7
T_14_23_input_2_4
T_14_23_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_gpio_core.lb_0034_regZ0Z_17
T_14_22_wire_logic_cluster/lc_6/out
T_14_22_lc_trk_g2_6
T_14_22_input_2_2
T_14_22_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_gpio_core.pin_ctrl_p1_1
T_9_17_wire_logic_cluster/lc_6/out
T_9_16_sp4_v_t_44
T_6_16_sp4_h_l_3
T_6_16_lc_trk_g0_6
T_6_16_input_2_2
T_6_16_wire_logic_cluster/lc_2/in_2

T_9_17_wire_logic_cluster/lc_6/out
T_9_16_sp4_v_t_44
T_6_16_sp4_h_l_3
T_6_16_lc_trk_g0_6
T_6_16_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_ctrl_pZ0Z1
T_15_11_wire_logic_cluster/lc_0/out
T_15_9_sp4_v_t_45
T_16_9_sp4_h_l_8
T_17_9_lc_trk_g2_0
T_17_9_input_2_4
T_17_9_wire_logic_cluster/lc_4/in_2

T_15_11_wire_logic_cluster/lc_0/out
T_15_9_sp4_v_t_45
T_16_9_sp4_h_l_8
T_17_9_lc_trk_g2_0
T_17_9_input_2_0
T_17_9_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_out_RNO_0_2
T_17_9_wire_logic_cluster/lc_4/out
T_17_9_lc_trk_g1_4
T_17_9_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m11_am_0
T_6_16_wire_logic_cluster/lc_2/out
T_6_16_lc_trk_g0_2
T_6_16_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_sump2.a_di_p2_9
T_11_12_wire_logic_cluster/lc_4/out
T_12_12_sp12_h_l_0
T_24_12_sp12_h_l_0
T_23_12_sp4_h_l_1
T_26_12_sp4_v_t_43
T_25_14_lc_trk_g1_6
T_25_14_wire_bram/ram/WDATA_5

End 

Net : u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_2_RDATA_3
T_8_16_wire_bram/ram/RDATA_3
T_7_16_lc_trk_g3_4
T_7_16_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_2_RDATA_6
T_8_16_wire_bram/ram/RDATA_6
T_7_16_lc_trk_g3_1
T_7_16_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_1_RDATA_2
T_8_14_wire_bram/ram/RDATA_2
T_9_13_lc_trk_g3_5
T_9_13_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_2_RDATA_9
T_8_15_wire_bram/ram/RDATA_9
T_7_16_lc_trk_g0_6
T_7_16_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_gpio_core.gen_i1_7__u_gpio_pin.i6_mux
T_5_24_wire_logic_cluster/lc_1/out
T_5_23_lc_trk_g0_1
T_5_23_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_2_RDATA_8
T_8_15_wire_bram/ram/RDATA_8
T_7_16_lc_trk_g0_7
T_7_16_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_2_RDATA_7
T_8_16_wire_bram/ram/RDATA_7
T_7_16_lc_trk_g3_0
T_7_16_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_2_RDATA_11
T_8_15_wire_bram/ram/RDATA_11
T_7_15_lc_trk_g3_4
T_7_15_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_2_RDATA_5
T_8_16_wire_bram/ram/RDATA_5
T_7_16_lc_trk_g3_2
T_7_16_wire_logic_cluster/lc_2/in_3

End 

Net : lb_wr_d_10
T_24_20_wire_logic_cluster/lc_2/out
T_24_16_sp4_v_t_41
T_21_16_sp4_h_l_10
T_17_16_sp4_h_l_10
T_16_12_sp4_v_t_47
T_13_12_sp4_h_l_4
T_13_12_lc_trk_g1_1
T_13_12_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_2_RDATA_4
T_8_16_wire_bram/ram/RDATA_4
T_7_16_lc_trk_g3_3
T_7_16_wire_logic_cluster/lc_1/in_3

End 

Net : lb_wr_d_11
T_24_20_wire_logic_cluster/lc_3/out
T_24_16_sp4_v_t_43
T_21_16_sp4_h_l_0
T_20_12_sp4_v_t_40
T_17_12_sp4_h_l_5
T_13_12_sp4_h_l_1
T_13_12_lc_trk_g0_4
T_13_12_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_gpio_core.pin_ctrl_p1
T_5_20_wire_logic_cluster/lc_4/out
T_5_12_sp12_v_t_23
T_5_24_lc_trk_g2_0
T_5_24_wire_logic_cluster/lc_1/in_1

T_5_20_wire_logic_cluster/lc_4/out
T_5_12_sp12_v_t_23
T_5_24_lc_trk_g2_0
T_5_24_input_2_4
T_5_24_wire_logic_cluster/lc_4/in_2

End 

Net : bfn_18_7_0_
T_22_13_wire_logic_cluster/carry_in_mux/cout
T_22_13_wire_logic_cluster/lc_0/in_3

Net : bfn_17_16_0_
T_21_22_wire_logic_cluster/carry_in_mux/cout
T_21_22_wire_logic_cluster/lc_0/in_3

Net : bfn_24_18_0_
T_28_24_wire_logic_cluster/carry_in_mux/cout
T_28_24_wire_logic_cluster/lc_0/in_3

Net : u_core.u_sump2.rle_timeZ0Z_23
T_5_15_wire_logic_cluster/lc_7/out
T_5_15_lc_trk_g3_7
T_5_15_wire_logic_cluster/lc_7/in_1

T_5_15_wire_logic_cluster/lc_7/out
T_5_15_sp4_h_l_3
T_8_15_sp4_v_t_45
T_8_16_lc_trk_g2_5
T_8_16_wire_bram/ram/WDATA_7

End 

Net : test_cntZ0Z_17
T_28_25_wire_logic_cluster/lc_1/out
T_28_25_lc_trk_g3_1
T_28_25_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_sump2.c_addrZ0Z_1
T_6_14_wire_logic_cluster/lc_1/out
T_6_14_lc_trk_g3_1
T_6_14_wire_logic_cluster/lc_1/in_1

T_6_14_wire_logic_cluster/lc_1/out
T_6_11_sp12_v_t_22
T_7_11_sp12_h_l_1
T_17_11_sp4_h_l_10
T_19_11_lc_trk_g2_7
T_19_11_wire_logic_cluster/lc_0/in_3

T_6_14_wire_logic_cluster/lc_1/out
T_6_12_sp4_v_t_47
T_7_12_sp4_h_l_10
T_10_8_sp4_v_t_47
T_10_9_lc_trk_g3_7
T_10_9_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cntZ0Z_8
T_22_13_wire_logic_cluster/lc_0/out
T_22_13_lc_trk_g3_0
T_22_13_wire_logic_cluster/lc_0/in_1

T_22_13_wire_logic_cluster/lc_0/out
T_22_14_lc_trk_g0_0
T_22_14_wire_logic_cluster/lc_7/in_1

End 

Net : u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_cfg_p1Z0Z_0
T_19_13_wire_logic_cluster/lc_1/out
T_19_13_lc_trk_g2_1
T_19_13_wire_logic_cluster/lc_0/in_3

T_19_13_wire_logic_cluster/lc_1/out
T_19_13_lc_trk_g2_1
T_19_13_wire_logic_cluster/lc_6/in_3

T_19_13_wire_logic_cluster/lc_1/out
T_19_13_lc_trk_g2_1
T_19_13_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u1_lb_rd_d_18
T_20_17_wire_logic_cluster/lc_5/out
T_21_17_sp4_h_l_10
T_22_17_lc_trk_g3_2
T_22_17_wire_logic_cluster/lc_7/in_0

End 

Net : u_mesa_core.u_mesa_decode.byte_srZ0Z_4
T_28_20_wire_logic_cluster/lc_1/out
T_27_20_lc_trk_g2_1
T_27_20_wire_logic_cluster/lc_3/in_0

T_28_20_wire_logic_cluster/lc_1/out
T_27_20_lc_trk_g2_1
T_27_20_wire_logic_cluster/lc_2/in_1

T_28_20_wire_logic_cluster/lc_1/out
T_27_19_lc_trk_g2_1
T_27_19_wire_logic_cluster/lc_7/in_0

T_28_20_wire_logic_cluster/lc_1/out
T_27_21_lc_trk_g1_1
T_27_21_wire_logic_cluster/lc_6/in_0

End 

Net : u_mesa_core.u_mesa2lb.lb_rd_fsmZ0Z_1
T_23_18_wire_logic_cluster/lc_1/out
T_22_18_lc_trk_g2_1
T_22_18_wire_logic_cluster/lc_7/in_0

T_23_18_wire_logic_cluster/lc_1/out
T_22_18_sp4_h_l_10
T_21_14_sp4_v_t_47
T_21_17_lc_trk_g0_7
T_21_17_wire_logic_cluster/lc_5/in_0

T_23_18_wire_logic_cluster/lc_1/out
T_23_18_lc_trk_g0_1
T_23_18_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_cfg_p1Z0Z_3
T_6_23_wire_logic_cluster/lc_7/out
T_6_22_sp4_v_t_46
T_6_26_lc_trk_g0_3
T_6_26_wire_logic_cluster/lc_5/in_0

T_6_23_wire_logic_cluster/lc_7/out
T_6_22_sp4_v_t_46
T_6_26_lc_trk_g0_3
T_6_26_wire_logic_cluster/lc_1/in_0

T_6_23_wire_logic_cluster/lc_7/out
T_6_22_sp4_v_t_46
T_6_26_lc_trk_g0_3
T_6_26_wire_logic_cluster/lc_4/in_1

End 

Net : u_mesa_core.u_mesa_decode.byte_rdy_4_i_0_a2_0_2
T_27_20_wire_logic_cluster/lc_3/out
T_27_19_sp4_v_t_38
T_27_21_lc_trk_g3_3
T_27_21_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u0_lb_rd_d_31
T_12_24_wire_logic_cluster/lc_5/out
T_12_24_sp12_h_l_1
T_23_12_sp12_v_t_22
T_23_15_sp4_v_t_42
T_22_17_lc_trk_g0_7
T_22_17_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_out_RNO_0_3
T_17_7_wire_logic_cluster/lc_4/out
T_17_7_lc_trk_g2_4
T_17_7_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_cfg_p1Z0Z_0
T_15_10_wire_logic_cluster/lc_6/out
T_15_7_sp4_v_t_36
T_16_7_sp4_h_l_6
T_17_7_lc_trk_g3_6
T_17_7_wire_logic_cluster/lc_4/in_3

T_15_10_wire_logic_cluster/lc_6/out
T_15_7_sp4_v_t_36
T_16_7_sp4_h_l_6
T_17_7_lc_trk_g3_6
T_17_7_wire_logic_cluster/lc_0/in_3

T_15_10_wire_logic_cluster/lc_6/out
T_15_7_sp4_v_t_36
T_16_7_sp4_h_l_6
T_17_7_lc_trk_g3_6
T_17_7_wire_logic_cluster/lc_2/in_3

End 

Net : u_mesa_core.u_mesa_decode.byte_rdy_4_i_0_a2_0_2_cascade_
T_27_20_wire_logic_cluster/lc_3/ltout
T_27_20_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u0_lb_rd_d_25
T_15_26_wire_logic_cluster/lc_5/out
T_16_22_sp4_v_t_46
T_17_22_sp4_h_l_11
T_20_18_sp4_v_t_40
T_20_14_sp4_v_t_40
T_20_16_lc_trk_g3_5
T_20_16_wire_logic_cluster/lc_6/in_0

End 

Net : u_core.u_gpio_core.lb_008c_regZ0Z_22
T_15_21_wire_logic_cluster/lc_5/out
T_15_21_lc_trk_g2_5
T_15_21_wire_logic_cluster/lc_1/in_0

End 

Net : u_mesa_core.u_mesa2lb.addr_cntZ0Z_5
T_22_24_wire_logic_cluster/lc_5/out
T_22_23_lc_trk_g1_5
T_22_23_wire_logic_cluster/lc_3/in_1

T_22_24_wire_logic_cluster/lc_5/out
T_22_20_sp4_v_t_47
T_23_20_sp4_h_l_3
T_23_20_lc_trk_g1_6
T_23_20_wire_logic_cluster/lc_4/in_3

End 

Net : u_mesa_core.u_mesa_decode.byte_srZ0Z_6
T_28_20_wire_logic_cluster/lc_5/out
T_27_20_lc_trk_g3_5
T_27_20_wire_logic_cluster/lc_3/in_1

T_28_20_wire_logic_cluster/lc_5/out
T_27_20_lc_trk_g3_5
T_27_20_input_2_2
T_27_20_wire_logic_cluster/lc_2/in_2

T_28_20_wire_logic_cluster/lc_5/out
T_28_18_sp4_v_t_39
T_25_18_sp4_h_l_2
T_26_18_lc_trk_g2_2
T_26_18_wire_logic_cluster/lc_1/in_1

T_28_20_wire_logic_cluster/lc_5/out
T_27_20_lc_trk_g3_5
T_27_20_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u1_lb_rd_d_13
T_20_12_wire_logic_cluster/lc_7/out
T_20_11_sp4_v_t_46
T_20_14_lc_trk_g0_6
T_20_14_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_ctrl_pZ0Z1
T_10_26_wire_logic_cluster/lc_3/out
T_4_26_sp12_h_l_1
T_5_26_lc_trk_g0_5
T_5_26_wire_logic_cluster/lc_5/in_0

T_10_26_wire_logic_cluster/lc_3/out
T_4_26_sp12_h_l_1
T_5_26_lc_trk_g0_5
T_5_26_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_gpio_core.lb_0028_regZ0Z_27
T_6_24_wire_logic_cluster/lc_4/out
T_7_24_sp12_h_l_0
T_17_24_lc_trk_g1_7
T_17_24_wire_logic_cluster/lc_2/in_0

T_6_24_wire_logic_cluster/lc_4/out
T_6_23_lc_trk_g1_4
T_6_23_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_out_RNO_0_13
T_5_26_wire_logic_cluster/lc_5/out
T_5_26_lc_trk_g2_5
T_5_26_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_cfg_p1Z0Z_2
T_17_10_wire_logic_cluster/lc_0/out
T_17_6_sp12_v_t_23
T_17_7_lc_trk_g3_7
T_17_7_wire_logic_cluster/lc_4/in_0

T_17_10_wire_logic_cluster/lc_0/out
T_17_6_sp12_v_t_23
T_17_7_lc_trk_g3_7
T_17_7_wire_logic_cluster/lc_0/in_0

T_17_10_wire_logic_cluster/lc_0/out
T_17_6_sp12_v_t_23
T_17_7_lc_trk_g3_7
T_17_7_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_sump2.un1_a_addr_cry_1
T_12_15_wire_logic_cluster/lc_0/cout
T_12_15_wire_logic_cluster/lc_1/in_3

Net : u_core.u_sump2.a_addr_RNO_0Z0Z_2
T_12_15_wire_logic_cluster/lc_1/out
T_11_16_lc_trk_g1_1
T_11_16_input_2_6
T_11_16_wire_logic_cluster/lc_6/in_2

End 

Net : u_mesa_core.u_mesa_decode.packet_done_5_0_a2_0_0_2
T_27_20_wire_logic_cluster/lc_2/out
T_28_19_sp4_v_t_37
T_27_21_lc_trk_g0_0
T_27_21_wire_logic_cluster/lc_5/in_1

T_27_20_wire_logic_cluster/lc_2/out
T_28_19_sp4_v_t_37
T_27_21_lc_trk_g0_0
T_27_21_wire_logic_cluster/lc_7/in_1

T_27_20_wire_logic_cluster/lc_2/out
T_27_20_sp4_h_l_9
T_26_20_lc_trk_g1_1
T_26_20_wire_logic_cluster/lc_7/in_1

T_27_20_wire_logic_cluster/lc_2/out
T_28_19_sp4_v_t_37
T_27_21_lc_trk_g0_0
T_27_21_wire_logic_cluster/lc_3/in_1

T_27_20_wire_logic_cluster/lc_2/out
T_28_19_sp4_v_t_37
T_27_21_lc_trk_g0_0
T_27_21_input_2_4
T_27_21_wire_logic_cluster/lc_4/in_2

T_27_20_wire_logic_cluster/lc_2/out
T_28_19_sp4_v_t_37
T_27_21_lc_trk_g0_0
T_27_21_input_2_6
T_27_21_wire_logic_cluster/lc_6/in_2

T_27_20_wire_logic_cluster/lc_2/out
T_27_20_sp4_h_l_9
T_27_20_lc_trk_g0_4
T_27_20_input_2_0
T_27_20_wire_logic_cluster/lc_0/in_2

T_27_20_wire_logic_cluster/lc_2/out
T_27_20_lc_trk_g3_2
T_27_20_input_2_1
T_27_20_wire_logic_cluster/lc_1/in_2

End 

Net : u_mesa_core.u_mesa_decode.byte_srZ0Z_7
T_28_20_wire_logic_cluster/lc_7/out
T_27_20_lc_trk_g2_7
T_27_20_input_2_3
T_27_20_wire_logic_cluster/lc_3/in_2

T_28_20_wire_logic_cluster/lc_7/out
T_27_20_lc_trk_g2_7
T_27_20_wire_logic_cluster/lc_2/in_3

T_28_20_wire_logic_cluster/lc_7/out
T_28_19_sp4_v_t_46
T_25_19_sp4_h_l_11
T_26_19_lc_trk_g2_3
T_26_19_input_2_7
T_26_19_wire_logic_cluster/lc_7/in_2

T_28_20_wire_logic_cluster/lc_7/out
T_27_20_lc_trk_g3_7
T_27_20_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_gpio_core.lb_0098_regZ0Z_0
T_10_22_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_37
T_10_20_lc_trk_g3_0
T_10_20_wire_logic_cluster/lc_3/in_0

End 

Net : u_core.u_gpio_core.lb_0038_regZ0Z_30
T_12_23_wire_logic_cluster/lc_3/out
T_12_22_sp4_v_t_38
T_12_23_lc_trk_g2_6
T_12_23_input_2_0
T_12_23_wire_logic_cluster/lc_0/in_2

End 

Net : u_mesa_core.u_mesa_decode.byte_srZ0Z_5
T_28_20_wire_logic_cluster/lc_3/out
T_27_20_lc_trk_g3_3
T_27_20_wire_logic_cluster/lc_2/in_0

T_28_20_wire_logic_cluster/lc_3/out
T_27_20_lc_trk_g3_3
T_27_20_wire_logic_cluster/lc_3/in_3

T_28_20_wire_logic_cluster/lc_3/out
T_28_20_sp4_h_l_11
T_27_16_sp4_v_t_41
T_26_18_lc_trk_g0_4
T_26_18_wire_logic_cluster/lc_0/in_0

T_28_20_wire_logic_cluster/lc_3/out
T_27_21_lc_trk_g1_3
T_27_21_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_gpio_core.lb_0030_regZ0Z_6
T_7_23_wire_logic_cluster/lc_2/out
T_8_23_sp4_h_l_4
T_10_23_lc_trk_g3_1
T_10_23_input_2_2
T_10_23_wire_logic_cluster/lc_2/in_2

T_7_23_wire_logic_cluster/lc_2/out
T_8_23_sp4_h_l_4
T_11_23_sp4_v_t_44
T_10_26_lc_trk_g3_4
T_10_26_wire_logic_cluster/lc_2/in_3

End 

Net : lb_wr_d_1
T_24_20_wire_logic_cluster/lc_1/out
T_20_20_sp12_h_l_1
T_19_8_sp12_v_t_22
T_8_8_sp12_h_l_1
T_13_8_lc_trk_g0_5
T_13_8_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_sump2.trigger_ptrZ0Z_3
T_10_9_wire_logic_cluster/lc_3/out
T_10_6_sp4_v_t_46
T_11_10_sp4_h_l_11
T_15_10_sp4_h_l_11
T_18_10_sp4_v_t_41
T_18_14_lc_trk_g1_4
T_18_14_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u0_lb_rd_d_1
T_11_18_wire_logic_cluster/lc_4/out
T_11_16_sp4_v_t_37
T_11_12_sp4_v_t_37
T_12_12_sp4_h_l_0
T_16_12_sp4_h_l_3
T_17_12_lc_trk_g2_3
T_17_12_wire_logic_cluster/lc_3/in_0

End 

Net : u_core.gpio_pin_q_5
T_9_16_wire_logic_cluster/lc_5/out
T_9_15_lc_trk_g1_5
T_9_15_wire_logic_cluster/lc_4/in_0

T_9_16_wire_logic_cluster/lc_5/out
T_9_14_sp4_v_t_39
T_10_14_sp4_h_l_7
T_11_14_lc_trk_g3_7
T_11_14_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.lb_0034_regZ0Z_18
T_18_19_wire_logic_cluster/lc_1/out
T_18_17_sp4_v_t_47
T_17_21_lc_trk_g2_2
T_17_21_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.N_74_cascade_
T_19_18_wire_logic_cluster/lc_1/ltout
T_19_18_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_1_7
T_21_15_wire_logic_cluster/lc_2/out
T_21_14_lc_trk_g0_2
T_21_14_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u0_lb_rd_d_24
T_16_23_wire_logic_cluster/lc_3/out
T_16_23_sp4_h_l_11
T_19_19_sp4_v_t_46
T_19_15_sp4_v_t_39
T_19_18_lc_trk_g1_7
T_19_18_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_oe_l_RNO_0_9_cascade_
T_18_11_wire_logic_cluster/lc_0/ltout
T_18_11_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_out_RNO_0_1_cascade_
T_18_11_wire_logic_cluster/lc_2/ltout
T_18_11_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u1_lb_rd_d_21
T_20_18_wire_logic_cluster/lc_5/out
T_20_19_lc_trk_g1_5
T_20_19_wire_logic_cluster/lc_7/in_1

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cntZ0Z_9
T_22_13_wire_logic_cluster/lc_1/out
T_22_13_lc_trk_g3_1
T_22_13_wire_logic_cluster/lc_1/in_1

T_22_13_wire_logic_cluster/lc_1/out
T_22_14_lc_trk_g1_1
T_22_14_wire_logic_cluster/lc_2/in_0

End 

Net : test_cntZ0Z_18
T_28_25_wire_logic_cluster/lc_2/out
T_28_25_lc_trk_g1_2
T_28_25_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_gpio_core.lb_0084_regZ0Z_3
T_15_19_wire_logic_cluster/lc_4/out
T_15_19_lc_trk_g0_4
T_15_19_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_sump2.c_addrZ0Z_2
T_6_14_wire_logic_cluster/lc_2/out
T_6_14_lc_trk_g1_2
T_6_14_wire_logic_cluster/lc_2/in_1

T_6_14_wire_logic_cluster/lc_2/out
T_7_11_sp4_v_t_45
T_8_15_sp4_h_l_8
T_11_11_sp4_v_t_39
T_11_7_sp4_v_t_39
T_10_9_lc_trk_g1_2
T_10_9_wire_logic_cluster/lc_2/in_3

T_6_14_wire_logic_cluster/lc_2/out
T_7_11_sp4_v_t_45
T_8_15_sp4_h_l_8
T_12_15_sp4_h_l_11
T_14_15_lc_trk_g3_6
T_14_15_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_gpio_core.lb_0028_regZ0Z_5
T_6_17_wire_logic_cluster/lc_3/out
T_6_16_sp4_v_t_38
T_7_20_sp4_h_l_9
T_10_20_sp4_v_t_39
T_10_23_lc_trk_g1_7
T_10_23_wire_logic_cluster/lc_0/in_0

T_6_17_wire_logic_cluster/lc_3/out
T_7_17_lc_trk_g1_3
T_7_17_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.lb_0088_regZ0Z_8
T_12_17_wire_logic_cluster/lc_4/out
T_12_17_lc_trk_g2_4
T_12_17_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_sump2.un1_active8_3_0_a5_4
T_5_10_wire_logic_cluster/lc_3/out
T_6_11_lc_trk_g2_3
T_6_11_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_sump2.ctrl_0a_regZ0Z_1
T_12_10_wire_logic_cluster/lc_4/out
T_13_10_sp12_h_l_0
T_18_10_sp4_h_l_7
T_21_10_sp4_v_t_42
T_20_13_lc_trk_g3_2
T_20_13_wire_logic_cluster/lc_7/in_0

End 

Net : u_core.u_sump2.post_trig_cntZ0Z_5
T_5_11_wire_logic_cluster/lc_5/out
T_5_10_lc_trk_g0_5
T_5_10_wire_logic_cluster/lc_3/in_0

T_5_11_wire_logic_cluster/lc_5/out
T_5_11_lc_trk_g1_5
T_5_11_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.u_gpio_core.lb_0098_regZ0Z_3
T_14_26_wire_logic_cluster/lc_5/out
T_15_24_sp4_v_t_38
T_15_20_sp4_v_t_46
T_15_16_sp4_v_t_46
T_15_18_lc_trk_g3_3
T_15_18_input_2_0
T_15_18_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_ctrl_pZ0Z1
T_21_15_wire_logic_cluster/lc_3/out
T_15_15_sp12_h_l_1
T_18_15_lc_trk_g1_1
T_18_15_input_2_4
T_18_15_wire_logic_cluster/lc_4/in_2

T_21_15_wire_logic_cluster/lc_3/out
T_15_15_sp12_h_l_1
T_18_15_lc_trk_g1_1
T_18_15_input_2_6
T_18_15_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m11_amZ0
T_5_24_wire_logic_cluster/lc_4/out
T_5_24_lc_trk_g0_4
T_5_24_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_ctrl_pZ0Z1
T_9_26_wire_logic_cluster/lc_1/out
T_5_26_sp12_h_l_1
T_11_26_lc_trk_g0_6
T_11_26_input_2_0
T_11_26_wire_logic_cluster/lc_0/in_2

T_9_26_wire_logic_cluster/lc_1/out
T_5_26_sp12_h_l_1
T_11_26_lc_trk_g1_6
T_11_26_input_2_5
T_11_26_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_gpio_core.lb_0094_regZ0Z_16
T_13_25_wire_logic_cluster/lc_0/out
T_12_25_sp4_h_l_8
T_15_21_sp4_v_t_39
T_15_17_sp4_v_t_47
T_15_20_lc_trk_g0_7
T_15_20_input_2_3
T_15_20_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_gpio_core.lb_0088_regZ0Z_31
T_11_25_wire_logic_cluster/lc_4/out
T_10_25_sp4_h_l_0
T_13_21_sp4_v_t_37
T_12_24_lc_trk_g2_5
T_12_24_input_2_3
T_12_24_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.N_70_cascade_
T_18_17_wire_logic_cluster/lc_0/ltout
T_18_17_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.N_91_cascade_
T_19_17_wire_logic_cluster/lc_1/ltout
T_19_17_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_sump2.post_trig_cntZ0Z_7
T_5_11_wire_logic_cluster/lc_7/out
T_5_10_lc_trk_g1_7
T_5_10_wire_logic_cluster/lc_0/in_0

T_5_11_wire_logic_cluster/lc_7/out
T_5_11_lc_trk_g3_7
T_5_11_wire_logic_cluster/lc_7/in_1

End 

Net : u_core.u_gpio_core.lb_0090_regZ0Z_17
T_14_23_wire_logic_cluster/lc_1/out
T_14_23_lc_trk_g3_1
T_14_23_input_2_0
T_14_23_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u0_lb_rd_d_4
T_9_17_wire_logic_cluster/lc_1/out
T_5_17_sp12_h_l_1
T_17_17_sp12_h_l_1
T_19_17_lc_trk_g0_6
T_19_17_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_gpio_core.lb_0028_regZ0Z_28
T_6_24_wire_logic_cluster/lc_5/out
T_6_24_sp12_h_l_1
T_18_24_sp12_h_l_1
T_18_24_lc_trk_g1_2
T_18_24_wire_logic_cluster/lc_0/in_1

T_6_24_wire_logic_cluster/lc_5/out
T_6_24_sp12_h_l_1
T_5_24_lc_trk_g1_1
T_5_24_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u0_lb_rd_d_30
T_11_24_wire_logic_cluster/lc_1/out
T_7_24_sp12_h_l_1
T_18_12_sp12_v_t_22
T_18_17_lc_trk_g3_6
T_18_17_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_gpio_core.lb_003c_regZ0Z_21
T_16_26_wire_logic_cluster/lc_6/out
T_17_26_lc_trk_g1_6
T_17_26_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_gpio_core.lb_0090_regZ0Z_22
T_17_20_wire_logic_cluster/lc_1/out
T_17_20_lc_trk_g3_1
T_17_20_input_2_0
T_17_20_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_gpio_core.pin_cfg_p1_2
T_7_24_wire_logic_cluster/lc_2/out
T_5_24_sp4_h_l_1
T_5_24_lc_trk_g1_4
T_5_24_input_2_1
T_5_24_wire_logic_cluster/lc_1/in_2

T_7_24_wire_logic_cluster/lc_2/out
T_5_24_sp4_h_l_1
T_5_24_lc_trk_g1_4
T_5_24_wire_logic_cluster/lc_4/in_1

T_7_24_wire_logic_cluster/lc_2/out
T_5_24_sp4_h_l_1
T_5_24_lc_trk_g1_4
T_5_24_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_gpio_core.lb_002c_regZ0Z_26
T_19_22_wire_logic_cluster/lc_3/out
T_18_22_lc_trk_g3_3
T_18_22_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.ram_rd_dZ0Z_8
T_18_12_wire_logic_cluster/lc_0/out
T_19_11_lc_trk_g3_0
T_19_11_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u0_lb_rd_d_23
T_18_25_wire_logic_cluster/lc_1/out
T_18_22_sp4_v_t_42
T_18_18_sp4_v_t_42
T_19_18_sp4_h_l_0
T_23_18_sp4_h_l_3
T_24_18_lc_trk_g2_3
T_24_18_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.u_gpio_core.lb_0090_regZ0Z_23
T_19_26_wire_logic_cluster/lc_3/out
T_19_26_lc_trk_g3_3
T_19_26_input_2_2
T_19_26_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_sump2.trigger_ptrZ0Z_8
T_10_8_wire_logic_cluster/lc_0/out
T_10_6_sp4_v_t_45
T_11_10_sp4_h_l_2
T_15_10_sp4_h_l_2
T_18_10_sp4_v_t_39
T_18_14_lc_trk_g1_2
T_18_14_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.lb_rd_d_1_15
T_14_20_wire_logic_cluster/lc_1/out
T_14_17_sp12_v_t_22
T_15_17_sp12_h_l_1
T_20_17_lc_trk_g1_5
T_20_17_input_2_2
T_20_17_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.N_81_cascade_
T_20_17_wire_logic_cluster/lc_2/ltout
T_20_17_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_out_RNO_1_4_cascade_
T_12_7_wire_logic_cluster/lc_2/ltout
T_12_7_wire_logic_cluster/lc_3/in_2

End 

Net : u_mesa_core.u_mesa2lb.addr_cntZ0Z_6
T_22_24_wire_logic_cluster/lc_6/out
T_22_23_lc_trk_g1_6
T_22_23_wire_logic_cluster/lc_4/in_1

T_22_24_wire_logic_cluster/lc_6/out
T_22_23_lc_trk_g1_6
T_22_23_wire_logic_cluster/lc_7/in_0

End 

Net : u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_out_RNO_1_3_cascade_
T_17_7_wire_logic_cluster/lc_2/ltout
T_17_7_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_gpio_core.gen_i1_17__u_gpio_pin.i5_mux_cascade_
T_5_17_wire_logic_cluster/lc_0/ltout
T_5_17_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_sump2.ctrl_07_regZ0Z_6
T_5_10_wire_logic_cluster/lc_7/out
T_5_10_lc_trk_g3_7
T_5_10_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_oe_l_RNO_0_15_cascade_
T_9_15_wire_logic_cluster/lc_0/ltout
T_9_15_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_sump2.c_addrZ0Z_3
T_6_14_wire_logic_cluster/lc_3/out
T_0_14_span12_horz_2
T_11_2_sp12_v_t_22
T_11_7_sp4_v_t_40
T_10_9_lc_trk_g1_5
T_10_9_wire_logic_cluster/lc_3/in_3

T_6_14_wire_logic_cluster/lc_3/out
T_6_14_lc_trk_g1_3
T_6_14_wire_logic_cluster/lc_3/in_1

T_6_14_wire_logic_cluster/lc_3/out
T_0_14_span12_horz_2
T_11_2_sp12_v_t_22
T_11_14_lc_trk_g2_1
T_11_14_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_gpio_core.lb_0098_regZ0Z_23
T_19_23_wire_logic_cluster/lc_6/out
T_19_22_sp4_v_t_44
T_20_22_sp4_h_l_9
T_19_22_sp4_v_t_38
T_18_25_lc_trk_g2_6
T_18_25_input_2_0
T_18_25_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_gpio_core.lb_0024_regZ0Z_15
T_18_16_wire_logic_cluster/lc_7/out
T_18_15_sp4_v_t_46
T_15_19_sp4_h_l_4
T_14_19_sp4_v_t_41
T_14_20_lc_trk_g3_1
T_14_20_input_2_0
T_14_20_wire_logic_cluster/lc_0/in_2

T_18_16_wire_logic_cluster/lc_7/out
T_18_14_sp4_v_t_43
T_18_10_sp4_v_t_43
T_15_10_sp4_h_l_0
T_16_10_lc_trk_g2_0
T_16_10_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_gpio_core.lb_0098_regZ0Z_30
T_14_26_wire_logic_cluster/lc_6/out
T_12_26_sp4_h_l_9
T_8_26_sp4_h_l_5
T_11_22_sp4_v_t_46
T_11_24_lc_trk_g3_3
T_11_24_input_2_0
T_11_24_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_gpio_core.lb_0088_regZ0Z_27
T_18_26_wire_logic_cluster/lc_7/out
T_19_24_sp4_v_t_42
T_16_24_sp4_h_l_7
T_17_24_lc_trk_g2_7
T_17_24_input_2_3
T_17_24_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u0_lb_rd_d_16
T_15_20_wire_logic_cluster/lc_4/out
T_16_20_sp12_h_l_0
T_19_20_sp4_h_l_5
T_22_16_sp4_v_t_46
T_22_17_lc_trk_g2_6
T_22_17_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_sump2.b_do_p1Z0Z_35
T_9_16_wire_logic_cluster/lc_7/out
T_9_16_sp4_h_l_3
T_13_16_sp4_h_l_3
T_16_12_sp4_v_t_38
T_17_12_sp4_h_l_3
T_17_12_lc_trk_g0_6
T_17_12_input_2_4
T_17_12_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_sump2.post_trig_cntZ0Z_6
T_5_11_wire_logic_cluster/lc_6/out
T_5_10_lc_trk_g1_6
T_5_10_input_2_3
T_5_10_wire_logic_cluster/lc_3/in_2

T_5_11_wire_logic_cluster/lc_6/out
T_5_11_lc_trk_g1_6
T_5_11_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.u_sump2.ctrl_07_regZ0Z_8
T_5_10_wire_logic_cluster/lc_2/out
T_5_10_lc_trk_g3_2
T_5_10_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_cfg_p1Z0Z_0
T_7_26_wire_logic_cluster/lc_6/out
T_6_26_sp12_h_l_0
T_9_26_lc_trk_g1_0
T_9_26_wire_logic_cluster/lc_2/in_3

T_7_26_wire_logic_cluster/lc_6/out
T_6_26_sp12_h_l_0
T_9_26_lc_trk_g1_0
T_9_26_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_oe_l_RNO_0_14
T_16_16_wire_logic_cluster/lc_0/out
T_15_15_lc_trk_g2_0
T_15_15_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_out_RNO_0_4
T_12_7_wire_logic_cluster/lc_4/out
T_12_7_lc_trk_g0_4
T_12_7_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_cfg_p1_1_2
T_7_13_wire_logic_cluster/lc_5/out
T_7_12_sp4_v_t_42
T_7_15_lc_trk_g0_2
T_7_15_wire_logic_cluster/lc_4/in_0

T_7_13_wire_logic_cluster/lc_5/out
T_7_12_sp4_v_t_42
T_7_15_lc_trk_g0_2
T_7_15_wire_logic_cluster/lc_0/in_0

T_7_13_wire_logic_cluster/lc_5/out
T_7_12_sp4_v_t_42
T_7_15_lc_trk_g0_2
T_7_15_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_gpio_core.lb_0088_regZ0Z_12
T_9_18_wire_logic_cluster/lc_3/out
T_10_17_sp4_v_t_39
T_10_21_lc_trk_g0_2
T_10_21_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_cfg_p1Z0Z_0
T_17_15_wire_logic_cluster/lc_7/out
T_17_13_sp4_v_t_43
T_16_16_lc_trk_g3_3
T_16_16_wire_logic_cluster/lc_0/in_0

T_17_15_wire_logic_cluster/lc_7/out
T_17_13_sp4_v_t_43
T_16_16_lc_trk_g3_3
T_16_16_wire_logic_cluster/lc_7/in_1

T_17_15_wire_logic_cluster/lc_7/out
T_17_13_sp4_v_t_43
T_16_16_lc_trk_g3_3
T_16_16_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_cfg_p1Z0Z_2
T_13_9_wire_logic_cluster/lc_0/out
T_13_5_sp4_v_t_37
T_12_7_lc_trk_g0_0
T_12_7_wire_logic_cluster/lc_4/in_0

T_13_9_wire_logic_cluster/lc_0/out
T_13_5_sp4_v_t_37
T_12_7_lc_trk_g0_0
T_12_7_wire_logic_cluster/lc_0/in_0

T_13_9_wire_logic_cluster/lc_0/out
T_13_5_sp4_v_t_37
T_12_7_lc_trk_g0_0
T_12_7_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_cfg_p1Z0Z_2
T_5_23_wire_logic_cluster/lc_5/out
T_5_22_sp4_v_t_42
T_5_25_lc_trk_g0_2
T_5_25_wire_logic_cluster/lc_4/in_0

T_5_23_wire_logic_cluster/lc_5/out
T_5_22_sp4_v_t_42
T_5_25_lc_trk_g0_2
T_5_25_wire_logic_cluster/lc_2/in_0

T_5_23_wire_logic_cluster/lc_5/out
T_5_22_sp4_v_t_42
T_5_25_lc_trk_g0_2
T_5_25_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_cfg_p1Z0Z_1
T_18_11_wire_logic_cluster/lc_6/out
T_18_8_sp4_v_t_36
T_17_9_lc_trk_g2_4
T_17_9_wire_logic_cluster/lc_4/in_0

T_18_11_wire_logic_cluster/lc_6/out
T_18_8_sp4_v_t_36
T_17_9_lc_trk_g2_4
T_17_9_wire_logic_cluster/lc_0/in_0

T_18_11_wire_logic_cluster/lc_6/out
T_18_8_sp4_v_t_36
T_17_9_lc_trk_g2_4
T_17_9_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.lb_002c_regZ0Z_13
T_14_16_wire_logic_cluster/lc_5/out
T_13_16_sp4_h_l_2
T_17_16_sp4_h_l_5
T_13_16_sp4_h_l_8
T_9_16_sp4_h_l_11
T_10_16_lc_trk_g3_3
T_10_16_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.u_gpio_core.lb_002c_regZ0Z_9
T_19_22_wire_logic_cluster/lc_5/out
T_18_22_sp4_h_l_2
T_14_22_sp4_h_l_5
T_10_22_sp4_h_l_5
T_12_22_lc_trk_g2_0
T_12_22_input_2_0
T_12_22_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_gpio_core.gen_i1_17__u_gpio_pin.i8_mux_cascade_
T_7_15_wire_logic_cluster/lc_0/ltout
T_7_15_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_gpio_core.lb_0084_regZ0Z_24
T_17_22_wire_logic_cluster/lc_7/out
T_16_23_lc_trk_g1_7
T_16_23_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.u_gpio_core.lb_003c_regZ0Z_25
T_16_26_wire_logic_cluster/lc_3/out
T_15_26_lc_trk_g2_3
T_15_26_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_sump2.b_doZ0Z_0
T_17_10_wire_logic_cluster/lc_2/out
T_17_10_sp4_h_l_9
T_16_10_sp4_v_t_38
T_13_14_sp4_h_l_8
T_16_14_sp4_v_t_45
T_15_16_lc_trk_g0_3
T_15_16_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.lb_003c_regZ0Z_19
T_14_25_wire_logic_cluster/lc_4/out
T_15_24_lc_trk_g3_4
T_15_24_wire_logic_cluster/lc_3/in_0

End 

Net : u_core.u_sump2.a_di_p2_35
T_11_10_wire_logic_cluster/lc_6/out
T_10_10_sp12_h_l_0
T_9_10_sp12_v_t_23
T_9_16_sp4_v_t_39
T_8_19_lc_trk_g2_7
T_8_19_wire_bram/ram/WDATA_13

End 

Net : u_core.u_sump2.a_di_p2_56
T_7_16_wire_logic_cluster/lc_6/out
T_0_16_span12_horz_7
T_9_16_sp12_v_t_23
T_9_24_sp4_v_t_37
T_8_26_lc_trk_g1_0
T_8_26_wire_bram/ram/WDATA_1

End 

Net : test_cntZ0Z_19
T_28_25_wire_logic_cluster/lc_3/out
T_28_25_lc_trk_g1_3
T_28_25_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cntZ0Z_10
T_22_13_wire_logic_cluster/lc_2/out
T_22_13_lc_trk_g1_2
T_22_13_wire_logic_cluster/lc_2/in_1

T_22_13_wire_logic_cluster/lc_2/out
T_23_13_lc_trk_g1_2
T_23_13_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_out_RNO_0_6
T_16_16_wire_logic_cluster/lc_7/out
T_16_16_lc_trk_g1_7
T_16_16_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_cfg_p1_1_1
T_7_17_wire_logic_cluster/lc_1/out
T_7_14_sp4_v_t_42
T_7_15_lc_trk_g3_2
T_7_15_wire_logic_cluster/lc_4/in_1

T_7_17_wire_logic_cluster/lc_1/out
T_7_14_sp4_v_t_42
T_7_15_lc_trk_g3_2
T_7_15_wire_logic_cluster/lc_0/in_1

T_7_17_wire_logic_cluster/lc_1/out
T_7_14_sp4_v_t_42
T_7_15_lc_trk_g3_2
T_7_15_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_sump2.a_di_p2_1
T_11_10_wire_logic_cluster/lc_0/out
T_11_0_span12_vert_19
T_12_10_sp12_h_l_0
T_24_10_sp12_h_l_0
T_25_10_lc_trk_g1_4
T_25_10_wire_bram/ram/WDATA_5

End 

Net : u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_cfg_p1Z0Z_1
T_5_24_wire_logic_cluster/lc_0/out
T_5_22_sp4_v_t_45
T_5_26_lc_trk_g0_0
T_5_26_wire_logic_cluster/lc_5/in_1

T_5_24_wire_logic_cluster/lc_0/out
T_5_22_sp4_v_t_45
T_5_26_lc_trk_g0_0
T_5_26_wire_logic_cluster/lc_0/in_0

T_5_24_wire_logic_cluster/lc_0/out
T_5_22_sp4_v_t_45
T_5_26_lc_trk_g0_0
T_5_26_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_sump2.a_di_p2_2
T_11_11_wire_logic_cluster/lc_2/out
T_11_9_sp12_v_t_23
T_12_9_sp12_h_l_0
T_24_9_sp12_h_l_0
T_25_9_lc_trk_g1_4
T_25_9_wire_bram/ram/WDATA_9

End 

Net : u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_cfg_p1Z0Z_2
T_19_16_wire_logic_cluster/lc_7/out
T_17_16_sp4_h_l_11
T_16_16_lc_trk_g0_3
T_16_16_wire_logic_cluster/lc_0/in_1

T_19_16_wire_logic_cluster/lc_7/out
T_17_16_sp4_h_l_11
T_16_16_lc_trk_g0_3
T_16_16_input_2_7
T_16_16_wire_logic_cluster/lc_7/in_2

T_19_16_wire_logic_cluster/lc_7/out
T_17_16_sp4_h_l_11
T_16_16_lc_trk_g0_3
T_16_16_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_sump2.ctrl_07_regZ0Z_5
T_5_10_wire_logic_cluster/lc_4/out
T_5_10_lc_trk_g2_4
T_5_10_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_gpio_core.lb_0088_regZ0Z_23
T_18_26_wire_logic_cluster/lc_4/out
T_18_25_lc_trk_g1_4
T_18_25_input_2_5
T_18_25_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_gpio_core.lb_0088_regZ0Z_30
T_11_25_wire_logic_cluster/lc_3/out
T_11_24_lc_trk_g0_3
T_11_24_input_2_5
T_11_24_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_gpio_core.pin_ctrl_p1_2
T_5_20_wire_logic_cluster/lc_0/out
T_5_16_sp4_v_t_37
T_5_17_lc_trk_g3_5
T_5_17_input_2_4
T_5_17_wire_logic_cluster/lc_4/in_2

T_5_20_wire_logic_cluster/lc_0/out
T_5_16_sp4_v_t_37
T_5_17_lc_trk_g3_5
T_5_17_input_2_0
T_5_17_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_ctrl_pZ0Z1
T_15_16_wire_logic_cluster/lc_3/out
T_16_15_sp4_v_t_39
T_16_16_lc_trk_g3_7
T_16_16_input_2_0
T_16_16_wire_logic_cluster/lc_0/in_2

T_15_16_wire_logic_cluster/lc_3/out
T_16_15_sp4_v_t_39
T_16_16_lc_trk_g3_7
T_16_16_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_sump2.rle_pre_jk_pZ0Z1
T_17_14_wire_logic_cluster/lc_7/out
T_17_14_lc_trk_g3_7
T_17_14_input_2_0
T_17_14_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_sump2.ctrl_07_regZ0Z_7
T_5_10_wire_logic_cluster/lc_1/out
T_5_10_lc_trk_g2_1
T_5_10_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_gpio_core.lb_003c_regZ0Z_3
T_16_18_wire_logic_cluster/lc_4/out
T_16_18_lc_trk_g1_4
T_16_18_input_2_5
T_16_18_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_gpio_core.lb_0094_regZ0Z_27
T_16_24_wire_logic_cluster/lc_4/out
T_17_24_lc_trk_g1_4
T_17_24_input_2_1
T_17_24_wire_logic_cluster/lc_1/in_2

End 

Net : test_cnt_cry_6
T_28_23_wire_logic_cluster/lc_6/cout
T_28_23_wire_logic_cluster/lc_7/in_3

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_6
T_22_12_wire_logic_cluster/lc_6/cout
T_22_12_wire_logic_cluster/lc_7/in_3

Net : u_core.u_sump2.rle_timeZ0Z_24
T_5_16_wire_logic_cluster/lc_0/out
T_5_16_lc_trk_g3_0
T_5_16_wire_logic_cluster/lc_0/in_1

T_5_16_wire_logic_cluster/lc_0/out
T_5_16_sp4_h_l_5
T_8_12_sp4_v_t_46
T_8_15_lc_trk_g0_6
T_8_15_wire_bram/ram/WDATA_8

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_cry_6
T_21_21_wire_logic_cluster/lc_6/cout
T_21_21_wire_logic_cluster/lc_7/in_3

Net : u_core.u_sump2.c_addrZ0Z_8
T_6_15_wire_logic_cluster/lc_0/out
T_7_13_sp4_v_t_44
T_8_13_sp4_h_l_9
T_12_13_sp4_h_l_5
T_16_13_sp4_h_l_1
T_16_13_lc_trk_g1_4
T_16_13_wire_logic_cluster/lc_2/in_3

T_6_15_wire_logic_cluster/lc_0/out
T_6_11_sp4_v_t_37
T_7_11_sp4_h_l_0
T_10_7_sp4_v_t_37
T_10_8_lc_trk_g2_5
T_10_8_wire_logic_cluster/lc_0/in_3

T_6_15_wire_logic_cluster/lc_0/out
T_6_15_lc_trk_g3_0
T_6_15_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_cfg_p1Z0Z_0
T_17_14_wire_logic_cluster/lc_3/out
T_18_10_sp4_v_t_42
T_18_11_lc_trk_g3_2
T_18_11_wire_logic_cluster/lc_4/in_3

T_17_14_wire_logic_cluster/lc_3/out
T_18_10_sp4_v_t_42
T_18_11_lc_trk_g3_2
T_18_11_wire_logic_cluster/lc_0/in_3

T_17_14_wire_logic_cluster/lc_3/out
T_18_10_sp4_v_t_42
T_18_11_lc_trk_g3_2
T_18_11_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_sump2.a_di_p2_32
T_11_11_wire_logic_cluster/lc_6/out
T_11_8_sp4_v_t_36
T_11_12_sp4_v_t_44
T_11_16_sp4_v_t_40
T_8_20_sp4_h_l_5
T_8_20_lc_trk_g1_0
T_8_20_wire_bram/ram/WDATA_1

End 

Net : u_core.u_gpio_core.lb_0094_regZ0Z_1
T_6_18_wire_logic_cluster/lc_1/out
T_2_18_sp12_h_l_1
T_11_18_lc_trk_g1_5
T_11_18_input_2_2
T_11_18_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_oe_l_RNO_0_5_cascade_
T_11_26_wire_logic_cluster/lc_5/ltout
T_11_26_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_sump2.c_addrZ0Z_4
T_6_14_wire_logic_cluster/lc_4/out
T_6_14_lc_trk_g3_4
T_6_14_wire_logic_cluster/lc_4/in_1

T_6_14_wire_logic_cluster/lc_4/out
T_0_14_span12_horz_4
T_10_2_sp12_v_t_23
T_10_9_lc_trk_g2_3
T_10_9_wire_logic_cluster/lc_4/in_3

T_6_14_wire_logic_cluster/lc_4/out
T_5_14_sp4_h_l_0
T_8_10_sp4_v_t_43
T_7_13_lc_trk_g3_3
T_7_13_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cntZ0Z_11
T_22_13_wire_logic_cluster/lc_3/out
T_22_13_lc_trk_g1_3
T_22_13_wire_logic_cluster/lc_3/in_1

T_22_13_wire_logic_cluster/lc_3/out
T_23_14_lc_trk_g2_3
T_23_14_wire_logic_cluster/lc_2/in_3

End 

Net : test_cntZ0Z_20
T_28_25_wire_logic_cluster/lc_4/out
T_28_25_lc_trk_g3_4
T_28_25_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_cfg_p1Z0Z_0
T_20_25_wire_logic_cluster/lc_5/out
T_12_25_sp12_h_l_1
T_11_25_sp12_v_t_22
T_11_26_lc_trk_g2_6
T_11_26_wire_logic_cluster/lc_5/in_1

T_20_25_wire_logic_cluster/lc_5/out
T_12_25_sp12_h_l_1
T_11_25_sp12_v_t_22
T_11_26_lc_trk_g2_6
T_11_26_wire_logic_cluster/lc_3/in_3

End 

Net : u_mesa_core.rx_loc_start
T_27_18_wire_logic_cluster/lc_5/out
T_26_18_sp4_h_l_2
T_22_18_sp4_h_l_2
T_21_14_sp4_v_t_42
T_21_15_lc_trk_g2_2
T_21_15_wire_logic_cluster/lc_6/in_0

T_27_18_wire_logic_cluster/lc_5/out
T_28_17_sp4_v_t_43
T_28_21_sp4_v_t_44
T_25_25_sp4_h_l_2
T_26_25_lc_trk_g3_2
T_26_25_wire_logic_cluster/lc_7/in_0

T_27_18_wire_logic_cluster/lc_5/out
T_26_18_sp4_h_l_2
T_25_18_sp4_v_t_39
T_25_22_sp4_v_t_47
T_24_26_lc_trk_g2_2
T_24_26_wire_logic_cluster/lc_7/in_1

T_27_18_wire_logic_cluster/lc_5/out
T_26_18_sp4_h_l_2
T_25_18_sp4_v_t_39
T_25_22_sp4_v_t_47
T_24_26_lc_trk_g2_2
T_24_26_wire_logic_cluster/lc_5/in_1

T_27_18_wire_logic_cluster/lc_5/out
T_26_18_sp4_h_l_2
T_25_18_sp4_v_t_39
T_25_22_sp4_v_t_47
T_24_26_lc_trk_g2_2
T_24_26_wire_logic_cluster/lc_3/in_1

T_27_18_wire_logic_cluster/lc_5/out
T_26_18_sp4_h_l_2
T_25_18_sp4_v_t_39
T_25_22_sp4_v_t_47
T_24_26_lc_trk_g2_2
T_24_26_input_2_4
T_24_26_wire_logic_cluster/lc_4/in_2

T_27_18_wire_logic_cluster/lc_5/out
T_26_18_sp4_h_l_2
T_25_18_sp4_v_t_39
T_25_22_sp4_v_t_47
T_24_23_lc_trk_g3_7
T_24_23_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.a_di_p2_3
T_14_11_wire_logic_cluster/lc_2/out
T_15_11_sp4_h_l_4
T_19_11_sp4_h_l_0
T_23_11_sp4_h_l_0
T_26_7_sp4_v_t_43
T_25_9_lc_trk_g1_6
T_25_9_wire_bram/ram/WDATA_13

End 

Net : u_core.u1_lb_rd_d_28
T_20_16_wire_logic_cluster/lc_7/out
T_19_16_lc_trk_g3_7
T_19_16_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_s_0
T_22_12_wire_logic_cluster/lc_0/out
T_23_13_lc_trk_g2_0
T_23_13_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_cfg_p1Z0Z_1
T_6_26_wire_logic_cluster/lc_7/out
T_6_26_lc_trk_g1_7
T_6_26_wire_logic_cluster/lc_5/in_1

T_6_26_wire_logic_cluster/lc_7/out
T_6_26_lc_trk_g1_7
T_6_26_wire_logic_cluster/lc_3/in_1

T_6_26_wire_logic_cluster/lc_7/out
T_6_26_lc_trk_g1_7
T_6_26_input_2_0
T_6_26_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_cfg_p1Z0Z_3
T_13_15_wire_logic_cluster/lc_5/out
T_5_15_sp12_h_l_1
T_16_15_sp12_v_t_22
T_16_16_lc_trk_g3_6
T_16_16_wire_logic_cluster/lc_3/in_0

T_13_15_wire_logic_cluster/lc_5/out
T_14_15_sp4_h_l_10
T_15_15_lc_trk_g2_2
T_15_15_wire_logic_cluster/lc_7/in_1

End 

Net : u_core.u_sump2.ctrl_13_regZ0Z_28
T_7_11_wire_logic_cluster/lc_6/out
T_0_11_span12_horz_7
T_9_11_sp12_v_t_23
T_9_14_lc_trk_g3_3
T_9_14_wire_logic_cluster/lc_4/in_0

End 

Net : u_mesa_core.dword_sr_9
T_23_26_wire_logic_cluster/lc_3/out
T_23_25_sp12_v_t_22
T_23_13_sp12_v_t_22
T_23_15_lc_trk_g3_5
T_23_15_wire_logic_cluster/lc_0/in_0

T_23_26_wire_logic_cluster/lc_3/out
T_23_25_sp4_v_t_38
T_20_25_sp4_h_l_3
T_21_25_lc_trk_g3_3
T_21_25_wire_logic_cluster/lc_3/in_3

T_23_26_wire_logic_cluster/lc_3/out
T_24_25_lc_trk_g2_3
T_24_25_wire_logic_cluster/lc_1/in_0

T_23_26_wire_logic_cluster/lc_3/out
T_23_26_lc_trk_g0_3
T_23_26_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.b_doZ0Z_43
T_16_12_wire_logic_cluster/lc_4/out
T_16_4_sp12_v_t_23
T_17_16_sp12_h_l_0
T_21_16_lc_trk_g0_3
T_21_16_wire_logic_cluster/lc_3/in_0

End 

Net : u_core.u_sump2.ctrl_cmd_locZ0Z_0
T_16_11_wire_logic_cluster/lc_0/out
T_13_11_sp12_h_l_0
T_12_11_sp12_v_t_23
T_12_13_lc_trk_g3_4
T_12_13_wire_logic_cluster/lc_3/in_0

End 

Net : u_core.u_gpio_core.lb_0098_regZ0Z_25
T_14_26_wire_logic_cluster/lc_0/out
T_13_26_sp4_h_l_8
T_16_22_sp4_v_t_45
T_15_26_lc_trk_g2_0
T_15_26_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_gpio_core.lb_0038_regZ0Z_18
T_16_19_wire_logic_cluster/lc_2/out
T_17_16_sp4_v_t_45
T_17_20_sp4_v_t_46
T_17_21_lc_trk_g2_6
T_17_21_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_cfg_p1Z0Z_2
T_5_21_wire_logic_cluster/lc_7/out
T_5_21_lc_trk_g3_7
T_5_21_wire_logic_cluster/lc_4/in_0

T_5_21_wire_logic_cluster/lc_7/out
T_5_21_lc_trk_g3_7
T_5_21_wire_logic_cluster/lc_0/in_0

T_5_21_wire_logic_cluster/lc_7/out
T_5_21_lc_trk_g3_7
T_5_21_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_gpio_core.lb_0038_regZ0Z_27
T_17_23_wire_logic_cluster/lc_0/out
T_17_23_lc_trk_g3_0
T_17_23_wire_logic_cluster/lc_3/in_0

End 

Net : u_core.u_gpio_core.lb_0030_regZ0Z_31
T_13_24_wire_logic_cluster/lc_7/out
T_12_24_lc_trk_g3_7
T_12_24_input_2_0
T_12_24_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_gpio_core.pin_cfg_p1_0
T_5_24_wire_logic_cluster/lc_5/out
T_5_24_lc_trk_g2_5
T_5_24_wire_logic_cluster/lc_1/in_0

T_5_24_wire_logic_cluster/lc_5/out
T_5_24_lc_trk_g2_5
T_5_24_wire_logic_cluster/lc_4/in_3

T_5_24_wire_logic_cluster/lc_5/out
T_5_24_lc_trk_g2_5
T_5_24_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u1_lb_rd_d_17
T_20_15_wire_logic_cluster/lc_4/out
T_20_14_lc_trk_g0_4
T_20_14_input_2_0
T_20_14_wire_logic_cluster/lc_0/in_2

End 

Net : test_cnt_cry_5
T_28_23_wire_logic_cluster/lc_5/cout
T_28_23_wire_logic_cluster/lc_6/in_3

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_cry_5
T_21_21_wire_logic_cluster/lc_5/cout
T_21_21_wire_logic_cluster/lc_6/in_3

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_5
T_22_12_wire_logic_cluster/lc_5/cout
T_22_12_wire_logic_cluster/lc_6/in_3

Net : u_core.u_sump2.rle_timeZ0Z_25
T_5_16_wire_logic_cluster/lc_1/out
T_5_16_lc_trk_g3_1
T_5_16_wire_logic_cluster/lc_1/in_1

T_5_16_wire_logic_cluster/lc_1/out
T_5_16_sp4_h_l_7
T_8_12_sp4_v_t_36
T_8_15_lc_trk_g1_4
T_8_15_wire_bram/ram/WDATA_9

End 

Net : u_core.u_sump2.b_do_p1Z0Z_36
T_16_7_wire_logic_cluster/lc_1/out
T_16_7_sp4_h_l_7
T_19_7_sp4_v_t_42
T_19_11_sp4_v_t_47
T_18_14_lc_trk_g3_7
T_18_14_input_2_6
T_18_14_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_sump2.a_di_p2_14
T_15_8_wire_logic_cluster/lc_3/out
T_15_7_sp4_v_t_38
T_16_7_sp4_h_l_8
T_20_7_sp4_h_l_4
T_24_7_sp4_h_l_0
T_25_7_lc_trk_g3_0
T_25_7_wire_bram/ram/WDATA_9

End 

Net : u_core.u_sump2.a_di_p2_44
T_14_11_wire_logic_cluster/lc_0/out
T_14_8_sp4_v_t_40
T_15_12_sp4_h_l_5
T_19_12_sp4_h_l_5
T_23_12_sp4_h_l_5
T_25_12_lc_trk_g3_0
T_25_12_wire_bram/ram/WDATA_1

End 

Net : u_mesa_core.u_mesa_decode.byte_loc_6_0_a2_0_2_0
T_27_21_wire_logic_cluster/lc_1/out
T_27_21_lc_trk_g3_1
T_27_21_input_2_0
T_27_21_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_sump2.ctrl_08_regZ0Z_2
T_12_11_wire_logic_cluster/lc_0/out
T_12_8_sp4_v_t_40
T_9_12_sp4_h_l_10
T_8_12_sp4_v_t_47
T_7_13_lc_trk_g3_7
T_7_13_wire_logic_cluster/lc_7/in_1

End 

Net : u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_cfg_p1Z0Z_3
T_17_12_wire_logic_cluster/lc_2/out
T_17_8_sp4_v_t_41
T_14_8_sp4_h_l_4
T_13_4_sp4_v_t_41
T_12_7_lc_trk_g3_1
T_12_7_wire_logic_cluster/lc_3/in_1

T_17_12_wire_logic_cluster/lc_2/out
T_17_8_sp4_v_t_41
T_14_8_sp4_h_l_4
T_13_4_sp4_v_t_41
T_12_7_lc_trk_g3_1
T_12_7_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_ctrl_pZ0Z1
T_7_24_wire_logic_cluster/lc_3/out
T_7_24_sp4_h_l_11
T_6_24_sp4_v_t_46
T_6_26_lc_trk_g2_3
T_6_26_wire_logic_cluster/lc_0/in_1

T_7_24_wire_logic_cluster/lc_3/out
T_7_24_sp4_h_l_11
T_6_24_sp4_v_t_46
T_6_26_lc_trk_g2_3
T_6_26_input_2_3
T_6_26_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_gpio_core.lb_0028_regZ0Z_1
T_7_14_wire_logic_cluster/lc_1/out
T_8_14_sp4_h_l_2
T_11_14_sp4_v_t_42
T_11_18_lc_trk_g1_7
T_11_18_wire_logic_cluster/lc_3/in_1

T_7_14_wire_logic_cluster/lc_1/out
T_8_11_sp4_v_t_43
T_9_15_sp4_h_l_0
T_9_15_lc_trk_g0_5
T_9_15_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.lb_002c_regZ0Z_11
T_14_16_wire_logic_cluster/lc_3/out
T_14_7_sp12_v_t_22
T_3_19_sp12_h_l_1
T_11_19_lc_trk_g1_2
T_11_19_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_gpio_core.lb_0098_regZ0Z_27
T_19_23_wire_logic_cluster/lc_3/out
T_20_20_sp4_v_t_47
T_17_24_sp4_h_l_3
T_17_24_lc_trk_g0_6
T_17_24_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_gpio_core.lb_0098_regZ0Z_31
T_14_26_wire_logic_cluster/lc_7/out
T_14_24_sp4_v_t_43
T_11_24_sp4_h_l_0
T_12_24_lc_trk_g2_0
T_12_24_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_out_RNO_1_0_cascade_
T_18_15_wire_logic_cluster/lc_2/ltout
T_18_15_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_cfg_p1Z0Z_1
T_5_21_wire_logic_cluster/lc_6/out
T_5_21_lc_trk_g3_6
T_5_21_wire_logic_cluster/lc_4/in_1

T_5_21_wire_logic_cluster/lc_6/out
T_5_21_lc_trk_g3_6
T_5_21_wire_logic_cluster/lc_0/in_1

T_5_21_wire_logic_cluster/lc_6/out
T_5_21_lc_trk_g3_6
T_5_21_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_out_RNOZ0Z_0_cascade_
T_19_13_wire_logic_cluster/lc_2/ltout
T_19_13_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_oe_l_RNO_0_8_cascade_
T_18_15_wire_logic_cluster/lc_6/ltout
T_18_15_wire_logic_cluster/lc_7/in_2

End 

Net : u_core.u_sump2.triggered_jk_pZ0Z1
T_19_15_wire_logic_cluster/lc_0/out
T_18_15_sp4_h_l_8
T_17_11_sp4_v_t_45
T_17_12_lc_trk_g3_5
T_17_12_input_2_0
T_17_12_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_cfg_p1Z0Z_3
T_6_23_wire_logic_cluster/lc_1/out
T_6_23_sp4_h_l_7
T_5_23_sp4_v_t_36
T_5_26_lc_trk_g1_4
T_5_26_input_2_3
T_5_26_wire_logic_cluster/lc_3/in_2

T_6_23_wire_logic_cluster/lc_1/out
T_6_23_sp4_h_l_7
T_5_23_sp4_v_t_36
T_5_26_lc_trk_g1_4
T_5_26_wire_logic_cluster/lc_1/in_0

T_6_23_wire_logic_cluster/lc_1/out
T_6_23_sp4_h_l_7
T_5_23_sp4_v_t_36
T_5_26_lc_trk_g1_4
T_5_26_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_gpio_core.lb_0088_regZ0Z_25
T_18_26_wire_logic_cluster/lc_5/out
T_16_26_sp4_h_l_7
T_15_26_lc_trk_g0_7
T_15_26_input_2_3
T_15_26_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u0_lb_rd_d_26
T_18_23_wire_logic_cluster/lc_1/out
T_19_20_sp4_v_t_43
T_20_20_sp4_h_l_6
T_23_16_sp4_v_t_37
T_23_17_lc_trk_g3_5
T_23_17_input_2_0
T_23_17_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_sump2.b_do_p1Z0Z_38
T_13_8_wire_logic_cluster/lc_3/out
T_14_7_sp4_v_t_39
T_15_11_sp4_h_l_8
T_18_11_sp4_v_t_45
T_18_13_lc_trk_g2_0
T_18_13_input_2_0
T_18_13_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_cfg_p1Z0Z_0
T_6_26_wire_logic_cluster/lc_6/out
T_6_26_lc_trk_g2_6
T_6_26_wire_logic_cluster/lc_5/in_3

T_6_26_wire_logic_cluster/lc_6/out
T_6_26_lc_trk_g2_6
T_6_26_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_gpio_core.lb_0098_regZ0Z_12
T_10_22_wire_logic_cluster/lc_2/out
T_10_21_lc_trk_g1_2
T_10_21_input_2_3
T_10_21_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_sump2.c_addrZ0Z_5
T_6_14_wire_logic_cluster/lc_5/out
T_6_14_lc_trk_g1_5
T_6_14_wire_logic_cluster/lc_5/in_1

T_6_14_wire_logic_cluster/lc_5/out
T_6_12_sp4_v_t_39
T_7_12_sp4_h_l_2
T_10_8_sp4_v_t_45
T_10_9_lc_trk_g3_5
T_10_9_wire_logic_cluster/lc_5/in_3

T_6_14_wire_logic_cluster/lc_5/out
T_6_13_lc_trk_g0_5
T_6_13_wire_logic_cluster/lc_4/in_3

End 

Net : test_cntZ0Z_21
T_28_25_wire_logic_cluster/lc_5/out
T_28_25_lc_trk_g1_5
T_28_25_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cntZ0Z_12
T_22_13_wire_logic_cluster/lc_4/out
T_22_13_lc_trk_g3_4
T_22_13_wire_logic_cluster/lc_4/in_1

T_22_13_wire_logic_cluster/lc_4/out
T_22_14_lc_trk_g1_4
T_22_14_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.gen_i1_17__u_gpio_pin.mZ0Z4_cascade_
T_6_16_wire_logic_cluster/lc_3/ltout
T_6_16_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_sump2.trigger_ptrZ0Z_6
T_10_9_wire_logic_cluster/lc_6/out
T_9_9_sp12_h_l_0
T_20_9_sp12_v_t_23
T_20_15_lc_trk_g3_4
T_20_15_input_2_5
T_20_15_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.lb_rd_d_1_14
T_12_20_wire_logic_cluster/lc_7/out
T_10_20_sp12_h_l_1
T_21_8_sp12_v_t_22
T_21_13_lc_trk_g2_6
T_21_13_input_2_0
T_21_13_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_cfg_p1Z0Z_2
T_7_26_wire_logic_cluster/lc_7/out
T_6_26_sp4_h_l_6
T_10_26_sp4_h_l_9
T_9_26_lc_trk_g1_1
T_9_26_wire_logic_cluster/lc_3/in_1

T_7_26_wire_logic_cluster/lc_7/out
T_6_26_sp4_h_l_6
T_10_26_sp4_h_l_9
T_9_26_lc_trk_g1_1
T_9_26_wire_logic_cluster/lc_5/in_3

T_7_26_wire_logic_cluster/lc_7/out
T_6_26_sp4_h_l_6
T_10_26_sp4_h_l_9
T_9_26_lc_trk_g1_1
T_9_26_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_gpio_core.lb_0098_regZ0Z_7
T_7_22_wire_logic_cluster/lc_3/out
T_7_18_sp4_v_t_43
T_8_18_sp4_h_l_11
T_10_18_lc_trk_g2_6
T_10_18_input_2_0
T_10_18_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_gpio_core.lb_0098_regZ0Z_19
T_19_23_wire_logic_cluster/lc_1/out
T_19_20_sp4_v_t_42
T_16_24_sp4_h_l_0
T_15_24_lc_trk_g0_0
T_15_24_input_2_0
T_15_24_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_gpio_core.lb_0020_regZ0Z_12
T_6_21_wire_logic_cluster/lc_4/out
T_5_21_sp4_h_l_0
T_9_21_sp4_h_l_8
T_10_21_lc_trk_g2_0
T_10_21_input_2_0
T_10_21_wire_logic_cluster/lc_0/in_2

T_6_21_wire_logic_cluster/lc_4/out
T_6_20_sp4_v_t_40
T_6_24_sp4_v_t_36
T_6_26_lc_trk_g2_1
T_6_26_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_out_RNO_1_6_cascade_
T_16_16_wire_logic_cluster/lc_2/ltout
T_16_16_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_out_RNO_1_5_cascade_
T_16_10_wire_logic_cluster/lc_2/ltout
T_16_10_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_oe_l_RNO_0_10_cascade_
T_17_9_wire_logic_cluster/lc_0/ltout
T_17_9_wire_logic_cluster/lc_1/in_2

End 

Net : u_mesa_core.u_mesa2ctrl.un1_byte_cnt
T_24_26_wire_logic_cluster/lc_0/out
T_24_26_lc_trk_g2_0
T_24_26_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_out_RNO_0_9
T_5_21_wire_logic_cluster/lc_2/out
T_5_20_lc_trk_g0_2
T_5_20_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_out_RNO_0_12
T_5_21_wire_logic_cluster/lc_3/out
T_5_22_lc_trk_g0_3
T_5_22_wire_logic_cluster/lc_4/in_3

End 

Net : proc_decode_mesa_id_mesa_id_req10_2
T_24_24_wire_logic_cluster/lc_1/out
T_24_24_lc_trk_g3_1
T_24_24_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_out_RNO_0_5
T_16_10_wire_logic_cluster/lc_4/out
T_16_10_lc_trk_g0_4
T_16_10_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m23_amZ0
T_6_23_wire_logic_cluster/lc_4/out
T_6_23_lc_trk_g0_4
T_6_23_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_oe_l_RNO_0_16
T_5_21_wire_logic_cluster/lc_0/out
T_5_20_lc_trk_g1_0
T_5_20_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_cfg_p1Z0Z_3
T_10_26_wire_logic_cluster/lc_0/out
T_9_26_lc_trk_g2_0
T_9_26_wire_logic_cluster/lc_2/in_0

T_10_26_wire_logic_cluster/lc_0/out
T_9_26_lc_trk_g2_0
T_9_26_wire_logic_cluster/lc_6/in_0

T_10_26_wire_logic_cluster/lc_0/out
T_9_26_lc_trk_g3_0
T_9_26_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_cfg_p1Z0Z_3
T_7_24_wire_logic_cluster/lc_1/out
T_7_25_lc_trk_g0_1
T_7_25_wire_logic_cluster/lc_5/in_0

T_7_24_wire_logic_cluster/lc_1/out
T_7_25_lc_trk_g0_1
T_7_25_wire_logic_cluster/lc_1/in_0

T_7_24_wire_logic_cluster/lc_1/out
T_7_25_lc_trk_g0_1
T_7_25_wire_logic_cluster/lc_4/in_1

End 

Net : u_mesa_core.u_mesa2lb.addr_cntZ0Z_7
T_22_24_wire_logic_cluster/lc_7/out
T_22_23_lc_trk_g1_7
T_22_23_wire_logic_cluster/lc_5/in_1

T_22_24_wire_logic_cluster/lc_7/out
T_22_23_lc_trk_g1_7
T_22_23_wire_logic_cluster/lc_6/in_0

End 

Net : u_core.u_gpio_core.pin_cfg_p1_1
T_5_24_wire_logic_cluster/lc_6/out
T_5_24_lc_trk_g2_6
T_5_24_wire_logic_cluster/lc_4/in_0

T_5_24_wire_logic_cluster/lc_6/out
T_5_24_lc_trk_g2_6
T_5_24_wire_logic_cluster/lc_1/in_3

T_5_24_wire_logic_cluster/lc_6/out
T_5_24_lc_trk_g2_6
T_5_24_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_cfg_p1Z0Z_1
T_16_16_wire_logic_cluster/lc_5/out
T_16_16_lc_trk_g2_5
T_16_16_wire_logic_cluster/lc_7/in_0

T_16_16_wire_logic_cluster/lc_5/out
T_16_16_lc_trk_g2_5
T_16_16_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_5/out
T_16_16_lc_trk_g2_5
T_16_16_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_cfg_p1Z0Z_2
T_17_11_wire_logic_cluster/lc_4/out
T_16_10_lc_trk_g2_4
T_16_10_wire_logic_cluster/lc_4/in_0

T_17_11_wire_logic_cluster/lc_4/out
T_16_10_lc_trk_g2_4
T_16_10_wire_logic_cluster/lc_0/in_0

T_17_11_wire_logic_cluster/lc_4/out
T_16_10_lc_trk_g2_4
T_16_10_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_cfg_p1Z0Z_2
T_10_26_wire_logic_cluster/lc_4/out
T_11_26_lc_trk_g0_4
T_11_26_wire_logic_cluster/lc_0/in_0

T_10_26_wire_logic_cluster/lc_4/out
T_11_26_lc_trk_g0_4
T_11_26_wire_logic_cluster/lc_5/in_3

T_10_26_wire_logic_cluster/lc_4/out
T_11_26_lc_trk_g0_4
T_11_26_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_gpio_core.pin_cfg_p1_0_2
T_5_24_wire_logic_cluster/lc_7/out
T_6_23_lc_trk_g3_7
T_6_23_wire_logic_cluster/lc_4/in_0

T_5_24_wire_logic_cluster/lc_7/out
T_5_23_lc_trk_g1_7
T_5_23_wire_logic_cluster/lc_6/in_0

T_5_24_wire_logic_cluster/lc_7/out
T_6_23_lc_trk_g3_7
T_6_23_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_gpio_core.pin_cfg_p1_1_2
T_6_16_wire_logic_cluster/lc_7/out
T_6_16_lc_trk_g1_7
T_6_16_wire_logic_cluster/lc_2/in_0

T_6_16_wire_logic_cluster/lc_7/out
T_6_16_lc_trk_g1_7
T_6_16_wire_logic_cluster/lc_0/in_0

T_6_16_wire_logic_cluster/lc_7/out
T_6_16_lc_trk_g1_7
T_6_16_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_ctrl_pZ0Z1
T_5_20_wire_logic_cluster/lc_5/out
T_5_21_lc_trk_g0_5
T_5_21_wire_logic_cluster/lc_3/in_0

T_5_20_wire_logic_cluster/lc_5/out
T_5_19_sp4_v_t_42
T_5_22_lc_trk_g0_2
T_5_22_input_2_0
T_5_22_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_gpio_core.lb_0038_regZ0Z_6
T_11_23_wire_logic_cluster/lc_7/out
T_11_23_lc_trk_g2_7
T_11_23_wire_logic_cluster/lc_5/in_0

T_11_23_wire_logic_cluster/lc_7/out
T_0_23_span12_horz_1
T_5_23_lc_trk_g0_2
T_5_23_wire_logic_cluster/lc_1/in_3

End 

Net : subslot_ctrl_6
T_24_25_wire_logic_cluster/lc_6/out
T_24_24_lc_trk_g1_6
T_24_24_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_cfg_p1Z0Z_0
T_5_21_wire_logic_cluster/lc_5/out
T_5_21_lc_trk_g2_5
T_5_21_wire_logic_cluster/lc_4/in_3

T_5_21_wire_logic_cluster/lc_5/out
T_5_21_lc_trk_g1_5
T_5_21_input_2_0
T_5_21_wire_logic_cluster/lc_0/in_2

T_5_21_wire_logic_cluster/lc_5/out
T_5_21_lc_trk_g1_5
T_5_21_input_2_2
T_5_21_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_4
T_22_12_wire_logic_cluster/lc_4/cout
T_22_12_wire_logic_cluster/lc_5/in_3

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_cry_4
T_21_21_wire_logic_cluster/lc_4/cout
T_21_21_wire_logic_cluster/lc_5/in_3

Net : test_cnt_cry_4
T_28_23_wire_logic_cluster/lc_4/cout
T_28_23_wire_logic_cluster/lc_5/in_3

Net : u_core.u_sump2.rle_timeZ0Z_26
T_5_16_wire_logic_cluster/lc_2/out
T_5_16_lc_trk_g1_2
T_5_16_wire_logic_cluster/lc_2/in_1

T_5_16_wire_logic_cluster/lc_2/out
T_5_15_sp4_v_t_36
T_6_15_sp4_h_l_1
T_8_15_lc_trk_g2_4
T_8_15_wire_bram/ram/WDATA_10

End 

Net : u_core.u_sump2.ctrl_08_regZ0Z_8
T_12_11_wire_logic_cluster/lc_6/out
T_3_11_sp12_h_l_0
T_14_0_span12_vert_20
T_14_7_lc_trk_g3_0
T_14_7_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_oe_l_RNO_0_11_cascade_
T_17_7_wire_logic_cluster/lc_0/ltout
T_17_7_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_oe_l_RNO_0_4_cascade_
T_9_26_wire_logic_cluster/lc_5/ltout
T_9_26_wire_logic_cluster/lc_6/in_2

End 

Net : u_mesa_core.rx_loc_d_1
T_27_21_wire_logic_cluster/lc_3/out
T_27_20_sp4_v_t_38
T_24_24_sp4_h_l_8
T_23_24_sp4_v_t_45
T_23_26_lc_trk_g3_0
T_23_26_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_sump2.a_addr_p1Z0Z_9
T_10_12_wire_logic_cluster/lc_7/out
T_10_12_sp4_h_l_3
T_14_12_sp4_h_l_6
T_17_8_sp4_v_t_43
T_17_11_lc_trk_g1_3
T_17_11_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_sump2.ctrl_cmd_locZ0Z_3
T_16_11_wire_logic_cluster/lc_3/out
T_16_7_sp4_v_t_43
T_16_11_sp4_v_t_39
T_13_15_sp4_h_l_2
T_14_15_lc_trk_g2_2
T_14_15_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_sump2.a_addr_p1Z0Z_0
T_12_15_wire_logic_cluster/lc_0/out
T_12_15_sp4_h_l_5
T_16_15_sp4_h_l_5
T_19_15_sp4_v_t_47
T_19_16_lc_trk_g2_7
T_19_16_wire_logic_cluster/lc_4/in_3

End 

Net : u_mesa_core.rx_loc_d_2
T_27_21_wire_logic_cluster/lc_4/out
T_27_20_sp4_v_t_40
T_24_24_sp4_h_l_5
T_23_24_sp4_v_t_46
T_23_26_lc_trk_g3_3
T_23_26_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_locZ0
T_22_20_wire_logic_cluster/lc_4/out
T_22_18_sp4_v_t_37
T_22_14_sp4_v_t_38
T_19_14_sp4_h_l_9
T_19_14_lc_trk_g0_4
T_19_14_wire_logic_cluster/lc_5/in_3

T_22_20_wire_logic_cluster/lc_4/out
T_22_20_lc_trk_g3_4
T_22_20_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_sump2.b_doZ0Z_37
T_16_7_wire_logic_cluster/lc_2/out
T_17_7_sp4_h_l_4
T_20_7_sp4_v_t_44
T_17_11_sp4_h_l_2
T_18_11_lc_trk_g2_2
T_18_11_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.events_preZ0Z_2
T_7_13_wire_logic_cluster/lc_7/out
T_6_13_sp4_h_l_6
T_10_13_sp4_h_l_2
T_13_9_sp4_v_t_39
T_13_11_lc_trk_g3_2
T_13_11_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_sump2.c_addrZ0Z_6
T_6_14_wire_logic_cluster/lc_6/out
T_6_14_sp4_h_l_1
T_10_14_sp4_h_l_1
T_13_10_sp4_v_t_42
T_13_12_lc_trk_g3_7
T_13_12_wire_logic_cluster/lc_3/in_3

T_6_14_wire_logic_cluster/lc_6/out
T_7_13_sp4_v_t_45
T_7_9_sp4_v_t_46
T_8_9_sp4_h_l_11
T_10_9_lc_trk_g3_6
T_10_9_wire_logic_cluster/lc_6/in_3

T_6_14_wire_logic_cluster/lc_6/out
T_6_14_lc_trk_g1_6
T_6_14_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.u_sump2.ctrl_0a_regZ0Z_0
T_12_10_wire_logic_cluster/lc_3/out
T_12_10_sp4_h_l_11
T_16_10_sp4_h_l_11
T_19_10_sp4_v_t_41
T_19_14_lc_trk_g1_4
T_19_14_wire_logic_cluster/lc_6/in_3

End 

Net : lb_rd_d_8
T_19_14_wire_logic_cluster/lc_4/out
T_20_10_sp4_v_t_44
T_21_14_sp4_h_l_9
T_24_14_sp4_v_t_44
T_24_15_lc_trk_g3_4
T_24_15_wire_logic_cluster/lc_6/in_3

End 

Net : subslot_ctrl_8
T_24_24_wire_logic_cluster/lc_5/out
T_24_24_lc_trk_g3_5
T_24_24_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_cfg_p1Z0Z_1
T_16_10_wire_logic_cluster/lc_6/out
T_16_10_lc_trk_g3_6
T_16_10_wire_logic_cluster/lc_4/in_1

T_16_10_wire_logic_cluster/lc_6/out
T_16_10_lc_trk_g3_6
T_16_10_wire_logic_cluster/lc_0/in_1

T_16_10_wire_logic_cluster/lc_6/out
T_16_10_lc_trk_g3_6
T_16_10_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_cfg_p1Z0Z_1
T_18_15_wire_logic_cluster/lc_0/out
T_18_15_lc_trk_g1_0
T_18_15_wire_logic_cluster/lc_4/in_1

T_18_15_wire_logic_cluster/lc_0/out
T_18_15_lc_trk_g1_0
T_18_15_wire_logic_cluster/lc_6/in_1

T_18_15_wire_logic_cluster/lc_0/out
T_18_15_lc_trk_g1_0
T_18_15_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_cfg_p1Z0Z_1
T_5_25_wire_logic_cluster/lc_6/out
T_5_25_lc_trk_g3_6
T_5_25_wire_logic_cluster/lc_4/in_1

T_5_25_wire_logic_cluster/lc_6/out
T_5_25_lc_trk_g3_6
T_5_25_wire_logic_cluster/lc_2/in_1

T_5_25_wire_logic_cluster/lc_6/out
T_5_25_lc_trk_g3_6
T_5_25_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_cfg_p1Z0Z_1
T_7_24_wire_logic_cluster/lc_4/out
T_7_25_lc_trk_g0_4
T_7_25_wire_logic_cluster/lc_7/in_1

T_7_24_wire_logic_cluster/lc_4/out
T_7_23_sp4_v_t_40
T_7_26_lc_trk_g1_0
T_7_26_wire_logic_cluster/lc_3/in_0

T_7_24_wire_logic_cluster/lc_4/out
T_7_23_sp4_v_t_40
T_7_26_lc_trk_g1_0
T_7_26_wire_logic_cluster/lc_0/in_1

End 

Net : subslot_ctrl_7
T_24_25_wire_logic_cluster/lc_7/out
T_24_24_lc_trk_g1_7
T_24_24_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_cfg_p1Z0Z_1
T_12_7_wire_logic_cluster/lc_6/out
T_12_7_lc_trk_g3_6
T_12_7_wire_logic_cluster/lc_4/in_1

T_12_7_wire_logic_cluster/lc_6/out
T_12_7_lc_trk_g3_6
T_12_7_wire_logic_cluster/lc_0/in_1

T_12_7_wire_logic_cluster/lc_6/out
T_12_7_lc_trk_g3_6
T_12_7_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_cfg_p1Z0Z_1
T_17_7_wire_logic_cluster/lc_6/out
T_17_7_lc_trk_g1_6
T_17_7_wire_logic_cluster/lc_4/in_1

T_17_7_wire_logic_cluster/lc_6/out
T_17_7_lc_trk_g1_6
T_17_7_wire_logic_cluster/lc_0/in_1

T_17_7_wire_logic_cluster/lc_6/out
T_17_7_lc_trk_g1_6
T_17_7_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_cfg_p1Z0Z_1
T_11_26_wire_logic_cluster/lc_7/out
T_11_26_lc_trk_g2_7
T_11_26_wire_logic_cluster/lc_0/in_1

T_11_26_wire_logic_cluster/lc_7/out
T_11_26_lc_trk_g2_7
T_11_26_wire_logic_cluster/lc_5/in_0

T_11_26_wire_logic_cluster/lc_7/out
T_11_26_lc_trk_g2_7
T_11_26_wire_logic_cluster/lc_3/in_0

End 

Net : u_core.u_gpio_core.pin_cfg_p1_2_1
T_5_17_wire_logic_cluster/lc_6/out
T_5_17_lc_trk_g3_6
T_5_17_wire_logic_cluster/lc_4/in_1

T_5_17_wire_logic_cluster/lc_6/out
T_5_17_lc_trk_g3_6
T_5_17_wire_logic_cluster/lc_0/in_1

T_5_17_wire_logic_cluster/lc_6/out
T_5_17_lc_trk_g3_6
T_5_17_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_gpio_core.pin_cfg_p1_0_1
T_6_23_wire_logic_cluster/lc_6/out
T_6_23_lc_trk_g3_6
T_6_23_wire_logic_cluster/lc_4/in_1

T_6_23_wire_logic_cluster/lc_6/out
T_5_23_lc_trk_g3_6
T_5_23_wire_logic_cluster/lc_6/in_1

T_6_23_wire_logic_cluster/lc_6/out
T_6_23_lc_trk_g3_6
T_6_23_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_cfg_p1Z0Z_1
T_9_26_wire_logic_cluster/lc_7/out
T_9_26_lc_trk_g2_7
T_9_26_wire_logic_cluster/lc_2/in_1

T_9_26_wire_logic_cluster/lc_7/out
T_9_26_lc_trk_g2_7
T_9_26_wire_logic_cluster/lc_3/in_0

T_9_26_wire_logic_cluster/lc_7/out
T_9_26_lc_trk_g2_7
T_9_26_input_2_5
T_9_26_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_cfg_p1Z0Z_2
T_5_22_wire_logic_cluster/lc_2/out
T_5_21_lc_trk_g0_2
T_5_21_wire_logic_cluster/lc_3/in_1

T_5_22_wire_logic_cluster/lc_2/out
T_5_22_lc_trk_g1_2
T_5_22_wire_logic_cluster/lc_0/in_1

T_5_22_wire_logic_cluster/lc_2/out
T_5_22_lc_trk_g1_2
T_5_22_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_cfg_p1_1_1
T_12_26_wire_logic_cluster/lc_7/out
T_12_26_lc_trk_g1_7
T_12_26_wire_logic_cluster/lc_5/in_1

T_12_26_wire_logic_cluster/lc_7/out
T_12_26_lc_trk_g1_7
T_12_26_wire_logic_cluster/lc_3/in_1

T_12_26_wire_logic_cluster/lc_7/out
T_12_26_lc_trk_g1_7
T_12_26_input_2_0
T_12_26_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_cfg_p1Z0Z_2
T_17_10_wire_logic_cluster/lc_4/out
T_18_11_lc_trk_g3_4
T_18_11_wire_logic_cluster/lc_4/in_1

T_17_10_wire_logic_cluster/lc_4/out
T_18_11_lc_trk_g3_4
T_18_11_wire_logic_cluster/lc_0/in_1

T_17_10_wire_logic_cluster/lc_4/out
T_18_11_lc_trk_g3_4
T_18_11_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_gpio_core.pin_cfg_p1_1_1
T_6_16_wire_logic_cluster/lc_6/out
T_6_16_lc_trk_g3_6
T_6_16_wire_logic_cluster/lc_2/in_1

T_6_16_wire_logic_cluster/lc_6/out
T_6_16_lc_trk_g3_6
T_6_16_wire_logic_cluster/lc_0/in_1

T_6_16_wire_logic_cluster/lc_6/out
T_6_16_lc_trk_g3_6
T_6_16_input_2_3
T_6_16_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_cfg_p1Z0Z_2
T_17_9_wire_logic_cluster/lc_7/out
T_17_9_lc_trk_g2_7
T_17_9_wire_logic_cluster/lc_4/in_1

T_17_9_wire_logic_cluster/lc_7/out
T_17_9_lc_trk_g2_7
T_17_9_wire_logic_cluster/lc_0/in_1

T_17_9_wire_logic_cluster/lc_7/out
T_17_9_lc_trk_g2_7
T_17_9_input_2_5
T_17_9_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_cfg_p1Z0Z_1
T_7_24_wire_logic_cluster/lc_7/out
T_7_25_lc_trk_g1_7
T_7_25_wire_logic_cluster/lc_5/in_1

T_7_24_wire_logic_cluster/lc_7/out
T_7_25_lc_trk_g0_7
T_7_25_input_2_3
T_7_25_wire_logic_cluster/lc_3/in_2

T_7_24_wire_logic_cluster/lc_7/out
T_7_25_lc_trk_g0_7
T_7_25_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_sump2.b_do_53
T_21_16_wire_logic_cluster/lc_5/out
T_21_16_sp12_h_l_1
T_20_16_sp12_v_t_22
T_20_18_lc_trk_g3_5
T_20_18_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_sump2.b_doZ0Z_34
T_9_16_wire_logic_cluster/lc_3/out
T_3_16_sp12_h_l_1
T_15_16_sp12_h_l_1
T_19_16_lc_trk_g1_2
T_19_16_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_sump2.a_addr_p1Z0Z_6
T_11_14_wire_logic_cluster/lc_7/out
T_0_14_span12_horz_1
T_12_2_sp12_v_t_22
T_12_8_lc_trk_g3_5
T_12_8_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_sump2.c_addrZ0Z_7
T_6_14_wire_logic_cluster/lc_7/out
T_6_9_sp12_v_t_22
T_7_9_sp12_h_l_1
T_10_9_lc_trk_g1_1
T_10_9_wire_logic_cluster/lc_7/in_3

T_6_14_wire_logic_cluster/lc_7/out
T_7_13_sp4_v_t_47
T_8_13_sp4_h_l_10
T_12_13_sp4_h_l_1
T_14_13_lc_trk_g2_4
T_14_13_wire_logic_cluster/lc_7/in_3

T_6_14_wire_logic_cluster/lc_7/out
T_6_14_lc_trk_g3_7
T_6_14_wire_logic_cluster/lc_7/in_1

End 

Net : u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_ctrl_pZ0Z1
T_13_7_wire_logic_cluster/lc_6/out
T_12_7_lc_trk_g2_6
T_12_7_input_2_4
T_12_7_wire_logic_cluster/lc_4/in_2

T_13_7_wire_logic_cluster/lc_6/out
T_12_7_lc_trk_g2_6
T_12_7_input_2_0
T_12_7_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cntZ0Z_13
T_22_13_wire_logic_cluster/lc_5/out
T_22_13_lc_trk_g1_5
T_22_13_wire_logic_cluster/lc_5/in_1

T_22_13_wire_logic_cluster/lc_5/out
T_22_12_sp4_v_t_42
T_22_16_sp4_v_t_42
T_21_17_lc_trk_g3_2
T_21_17_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_ctrl_pZ0Z1
T_15_11_wire_logic_cluster/lc_6/out
T_16_10_lc_trk_g2_6
T_16_10_input_2_4
T_16_10_wire_logic_cluster/lc_4/in_2

T_15_11_wire_logic_cluster/lc_6/out
T_16_10_lc_trk_g2_6
T_16_10_input_2_0
T_16_10_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_ctrl_pZ0Z1
T_17_7_wire_logic_cluster/lc_7/out
T_17_7_lc_trk_g1_7
T_17_7_input_2_4
T_17_7_wire_logic_cluster/lc_4/in_2

T_17_7_wire_logic_cluster/lc_7/out
T_17_7_lc_trk_g1_7
T_17_7_input_2_0
T_17_7_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_gpio_core.pin_ctrl_p1_0
T_6_23_wire_logic_cluster/lc_5/out
T_6_23_lc_trk_g1_5
T_6_23_input_2_4
T_6_23_wire_logic_cluster/lc_4/in_2

T_6_23_wire_logic_cluster/lc_5/out
T_5_23_lc_trk_g3_5
T_5_23_input_2_6
T_5_23_wire_logic_cluster/lc_6/in_2

End 

Net : test_cntZ0Z_22
T_28_25_wire_logic_cluster/lc_6/out
T_28_25_lc_trk_g1_6
T_28_25_wire_logic_cluster/lc_6/in_1

End 

Net : lb_rd_d_30
T_18_17_wire_logic_cluster/lc_1/out
T_19_15_sp4_v_t_46
T_20_15_sp4_h_l_4
T_24_15_sp4_h_l_7
T_24_15_lc_trk_g1_2
T_24_15_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_sump2.a_di_p2_53
T_7_16_wire_logic_cluster/lc_2/out
T_8_15_sp4_v_t_37
T_8_19_sp4_v_t_45
T_8_23_sp4_v_t_46
T_8_24_lc_trk_g3_6
T_8_24_wire_bram/ram/WDATA_5

End 

Net : u_core.u_sump2.a_di_p2_59
T_7_15_wire_logic_cluster/lc_6/out
T_8_13_sp4_v_t_40
T_8_17_sp4_v_t_45
T_8_21_sp4_v_t_45
T_8_25_lc_trk_g1_0
T_8_25_wire_bram/ram/WDATA_13

End 

Net : u_core.u_sump2.a_di_p2_52
T_7_16_wire_logic_cluster/lc_1/out
T_8_14_sp4_v_t_46
T_8_18_sp4_v_t_39
T_8_22_sp4_v_t_39
T_8_24_lc_trk_g3_2
T_8_24_wire_bram/ram/WDATA_1

End 

Net : u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_oe_l_RNO_0_1_cascade_
T_5_26_wire_logic_cluster/lc_0/ltout
T_5_26_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_sump2.a_di_p2_58
T_7_17_wire_logic_cluster/lc_0/out
T_7_13_sp12_v_t_23
T_8_25_sp12_h_l_0
T_8_25_lc_trk_g0_3
T_8_25_wire_bram/ram/WDATA_9

End 

Net : u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_cfg_p1Z0Z_0
T_7_24_wire_logic_cluster/lc_6/out
T_7_25_lc_trk_g0_6
T_7_25_wire_logic_cluster/lc_5/in_3

T_7_24_wire_logic_cluster/lc_6/out
T_7_25_lc_trk_g0_6
T_7_25_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_cfg_p1_1_0
T_12_26_wire_logic_cluster/lc_6/out
T_12_26_lc_trk_g2_6
T_12_26_wire_logic_cluster/lc_5/in_3

T_12_26_wire_logic_cluster/lc_6/out
T_12_26_lc_trk_g2_6
T_12_26_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_cfg_p1Z0Z_0
T_12_7_wire_logic_cluster/lc_5/out
T_12_7_lc_trk_g2_5
T_12_7_wire_logic_cluster/lc_4/in_3

T_12_7_wire_logic_cluster/lc_5/out
T_12_7_lc_trk_g2_5
T_12_7_wire_logic_cluster/lc_0/in_3

T_12_7_wire_logic_cluster/lc_5/out
T_12_7_lc_trk_g2_5
T_12_7_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_cfg_p1Z0Z_0
T_7_25_wire_logic_cluster/lc_6/out
T_7_25_lc_trk_g2_6
T_7_25_wire_logic_cluster/lc_7/in_3

T_7_25_wire_logic_cluster/lc_6/out
T_7_26_lc_trk_g1_6
T_7_26_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_ctrl_pZ0Z1
T_5_20_wire_logic_cluster/lc_7/out
T_5_21_lc_trk_g0_7
T_5_21_wire_logic_cluster/lc_0/in_3

T_5_20_wire_logic_cluster/lc_7/out
T_5_21_lc_trk_g0_7
T_5_21_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_sump2.a_di_p2_57
T_7_16_wire_logic_cluster/lc_7/out
T_0_16_span12_horz_9
T_8_16_sp12_v_t_22
T_8_26_lc_trk_g2_5
T_8_26_wire_bram/ram/WDATA_5

End 

Net : u_core.u_gpio_core.pin_cfg_p1_0_0
T_5_23_wire_logic_cluster/lc_0/out
T_6_23_lc_trk_g1_0
T_6_23_wire_logic_cluster/lc_4/in_3

T_5_23_wire_logic_cluster/lc_0/out
T_5_23_lc_trk_g1_0
T_5_23_wire_logic_cluster/lc_6/in_3

T_5_23_wire_logic_cluster/lc_0/out
T_6_23_lc_trk_g1_0
T_6_23_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_cfg_p1Z0Z_0
T_18_15_wire_logic_cluster/lc_5/out
T_18_15_lc_trk_g2_5
T_18_15_wire_logic_cluster/lc_4/in_3

T_18_15_wire_logic_cluster/lc_5/out
T_18_15_lc_trk_g2_5
T_18_15_wire_logic_cluster/lc_6/in_3

T_18_15_wire_logic_cluster/lc_5/out
T_18_15_lc_trk_g2_5
T_18_15_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_cfg_p1Z0Z_0
T_17_9_wire_logic_cluster/lc_2/out
T_17_9_lc_trk_g3_2
T_17_9_wire_logic_cluster/lc_4/in_3

T_17_9_wire_logic_cluster/lc_2/out
T_17_9_lc_trk_g3_2
T_17_9_wire_logic_cluster/lc_5/in_0

T_17_9_wire_logic_cluster/lc_2/out
T_17_9_lc_trk_g3_2
T_17_9_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_cfg_p1Z0Z_1
T_5_22_wire_logic_cluster/lc_7/out
T_5_21_lc_trk_g1_7
T_5_21_wire_logic_cluster/lc_3/in_3

T_5_22_wire_logic_cluster/lc_7/out
T_5_22_lc_trk_g2_7
T_5_22_wire_logic_cluster/lc_3/in_0

T_5_22_wire_logic_cluster/lc_7/out
T_5_22_lc_trk_g2_7
T_5_22_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_cfg_p1_1_0
T_7_16_wire_logic_cluster/lc_5/out
T_7_15_lc_trk_g0_5
T_7_15_wire_logic_cluster/lc_4/in_3

T_7_16_wire_logic_cluster/lc_5/out
T_7_15_lc_trk_g0_5
T_7_15_wire_logic_cluster/lc_0/in_3

T_7_16_wire_logic_cluster/lc_5/out
T_7_15_lc_trk_g0_5
T_7_15_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_gpio_core.pin_cfg_p1_2_0
T_5_17_wire_logic_cluster/lc_7/out
T_5_17_lc_trk_g0_7
T_5_17_wire_logic_cluster/lc_4/in_3

T_5_17_wire_logic_cluster/lc_7/out
T_5_17_lc_trk_g0_7
T_5_17_wire_logic_cluster/lc_0/in_3

T_5_17_wire_logic_cluster/lc_7/out
T_5_17_lc_trk_g0_7
T_5_17_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_cfg_p1Z0Z_0
T_5_25_wire_logic_cluster/lc_5/out
T_5_25_lc_trk_g2_5
T_5_25_wire_logic_cluster/lc_4/in_3

T_5_25_wire_logic_cluster/lc_5/out
T_5_25_lc_trk_g1_5
T_5_25_input_2_2
T_5_25_wire_logic_cluster/lc_2/in_2

T_5_25_wire_logic_cluster/lc_5/out
T_5_25_lc_trk_g1_5
T_5_25_input_2_0
T_5_25_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_gpio_core.pin_cfg_p1_1_0
T_6_16_wire_logic_cluster/lc_5/out
T_6_16_lc_trk_g2_5
T_6_16_wire_logic_cluster/lc_2/in_3

T_6_16_wire_logic_cluster/lc_5/out
T_6_16_lc_trk_g2_5
T_6_16_wire_logic_cluster/lc_3/in_0

T_6_16_wire_logic_cluster/lc_5/out
T_6_16_lc_trk_g2_5
T_6_16_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_cfg_p1Z0Z_0
T_16_10_wire_logic_cluster/lc_5/out
T_16_10_lc_trk_g2_5
T_16_10_wire_logic_cluster/lc_4/in_3

T_16_10_wire_logic_cluster/lc_5/out
T_16_10_lc_trk_g2_5
T_16_10_wire_logic_cluster/lc_0/in_3

T_16_10_wire_logic_cluster/lc_5/out
T_16_10_lc_trk_g2_5
T_16_10_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_cfg_p1Z0Z_2
T_5_26_wire_logic_cluster/lc_7/out
T_5_26_lc_trk_g1_7
T_5_26_wire_logic_cluster/lc_5/in_3

T_5_26_wire_logic_cluster/lc_7/out
T_5_26_lc_trk_g1_7
T_5_26_input_2_0
T_5_26_wire_logic_cluster/lc_0/in_2

T_5_26_wire_logic_cluster/lc_7/out
T_5_26_lc_trk_g1_7
T_5_26_wire_logic_cluster/lc_4/in_0

End 

Net : test_cnt_cry_3
T_28_23_wire_logic_cluster/lc_3/cout
T_28_23_wire_logic_cluster/lc_4/in_3

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_cry_3
T_21_21_wire_logic_cluster/lc_3/cout
T_21_21_wire_logic_cluster/lc_4/in_3

Net : u_core.u_sump2.acquired_jk_pZ0Z1
T_14_14_wire_logic_cluster/lc_4/out
T_15_14_sp12_h_l_0
T_19_14_lc_trk_g1_3
T_19_14_input_2_0
T_19_14_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_gpio_core.lb_0098_regZ0Z_20
T_14_26_wire_logic_cluster/lc_2/out
T_14_16_sp12_v_t_23
T_14_19_lc_trk_g3_3
T_14_19_input_2_0
T_14_19_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_3
T_22_12_wire_logic_cluster/lc_3/cout
T_22_12_wire_logic_cluster/lc_4/in_3

Net : u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_ctrl_pZ0Z1
T_7_24_wire_logic_cluster/lc_0/out
T_7_20_sp12_v_t_23
T_7_26_lc_trk_g2_4
T_7_26_input_2_0
T_7_26_wire_logic_cluster/lc_0/in_2

T_7_24_wire_logic_cluster/lc_0/out
T_7_20_sp12_v_t_23
T_7_26_lc_trk_g3_4
T_7_26_input_2_3
T_7_26_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_sump2.ctrl_13_regZ0Z_14
T_7_10_wire_logic_cluster/lc_6/out
T_7_10_sp4_h_l_1
T_10_10_sp4_v_t_36
T_9_11_lc_trk_g2_4
T_9_11_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_sump2.rle_timeZ0Z_27
T_5_16_wire_logic_cluster/lc_3/out
T_5_16_lc_trk_g1_3
T_5_16_wire_logic_cluster/lc_3/in_1

T_5_16_wire_logic_cluster/lc_3/out
T_5_15_sp4_v_t_38
T_6_15_sp4_h_l_3
T_8_15_lc_trk_g3_6
T_8_15_wire_bram/ram/WDATA_11

End 

Net : u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_oe_l_RNOZ0Z_0_cascade_
T_7_26_wire_logic_cluster/lc_0/ltout
T_7_26_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_sump2.b_doZ0Z_32
T_13_18_wire_logic_cluster/lc_3/out
T_13_18_sp4_h_l_11
T_16_14_sp4_v_t_40
T_15_16_lc_trk_g0_5
T_15_16_wire_logic_cluster/lc_7/in_0

End 

Net : u_core.u_sump2.ctrl_13_regZ0Z_7
T_12_14_wire_logic_cluster/lc_5/out
T_11_14_sp4_h_l_2
T_10_14_sp4_v_t_45
T_10_15_lc_trk_g3_5
T_10_15_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_sump2.ctrl_06_regZ0Z_25
T_6_10_wire_logic_cluster/lc_1/out
T_6_10_sp4_h_l_7
T_9_6_sp4_v_t_36
T_9_9_lc_trk_g0_4
T_9_9_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_out_RNO_0_11_cascade_
T_7_26_wire_logic_cluster/lc_3/ltout
T_7_26_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_sump2.ram_rd_dZ0Z_15
T_20_13_wire_logic_cluster/lc_2/out
T_20_12_sp4_v_t_36
T_20_16_sp4_v_t_41
T_20_17_lc_trk_g3_1
T_20_17_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_sump2.a_di_p2_54
T_7_16_wire_logic_cluster/lc_3/out
T_7_15_sp4_v_t_38
T_7_19_sp4_v_t_43
T_8_23_sp4_h_l_6
T_8_23_lc_trk_g0_3
T_8_23_wire_bram/ram/WDATA_9

End 

Net : u_core.u_sump2.a_di_p2_48
T_22_15_wire_logic_cluster/lc_7/out
T_22_14_sp4_v_t_46
T_23_14_sp4_h_l_4
T_26_14_sp4_v_t_44
T_25_16_lc_trk_g2_1
T_25_16_wire_bram/ram/WDATA_1

End 

Net : u_core.u_sump2.a_di_p2_13
T_12_8_wire_logic_cluster/lc_7/out
T_10_8_sp12_h_l_1
T_22_8_sp12_h_l_1
T_25_8_lc_trk_g0_1
T_25_8_wire_bram/ram/WDATA_5

End 

Net : pi_spi_sckz
T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_26_glb2local_0
T_7_26_lc_trk_g0_4
T_7_26_wire_logic_cluster/lc_3/in_3

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_7_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_19_7_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_19_8_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_20_7_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_19_9_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_20_8_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_7_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_19_10_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_20_9_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_8_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_22_7_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_20_10_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_9_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_22_8_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_23_7_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_19_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_20_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_20_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_20_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_10_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_22_9_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_23_8_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_7_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_22_10_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_23_9_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_8_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_22_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_23_10_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_9_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_26_7_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_23_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_10_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_26_8_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_27_7_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_14_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_26_9_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_27_8_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_28_7_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_26_10_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_27_9_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_28_8_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_26_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_28_9_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_19_19_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_26_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_28_10_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_18_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_26_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_27_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_28_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_16_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_26_14_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_27_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_28_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_26_15_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_28_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_26_16_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_28_14_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_19_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_26_17_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_27_16_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_28_15_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_27_17_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_28_16_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_28_17_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_28_18_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_28_18_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_28_18_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_26_21_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_28_19_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_28_19_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_28_19_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_28_19_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_18_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_27_22_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_28_21_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_28_22_wire_logic_cluster/lc_3/clk

End 

Net : u_core.u_sump2.b_do_p1Z0Z_6
T_19_15_wire_logic_cluster/lc_7/out
T_19_13_sp4_v_t_43
T_16_13_sp4_h_l_6
T_18_13_lc_trk_g3_3
T_18_13_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_gpio_core.pin_cfg_p1_1_3
T_5_20_wire_logic_cluster/lc_1/out
T_5_16_sp4_v_t_39
T_6_16_sp4_h_l_2
T_6_16_lc_trk_g0_7
T_6_16_wire_logic_cluster/lc_1/in_0

T_5_20_wire_logic_cluster/lc_1/out
T_5_16_sp4_v_t_39
T_6_16_sp4_h_l_2
T_6_16_lc_trk_g0_7
T_6_16_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.b_do_p1Z0Z_5
T_18_17_wire_logic_cluster/lc_4/out
T_18_15_sp4_v_t_37
T_19_15_sp4_h_l_5
T_19_15_lc_trk_g1_0
T_19_15_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_sump2.ram_rd_dZ0Z_6
T_18_13_wire_logic_cluster/lc_0/out
T_19_11_sp4_v_t_44
T_20_15_sp4_h_l_3
T_20_15_lc_trk_g1_6
T_20_15_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_sump2.ram_rd_dZ0Z_9
T_18_13_wire_logic_cluster/lc_7/out
T_18_10_sp4_v_t_38
T_19_14_sp4_h_l_3
T_20_14_lc_trk_g3_3
T_20_14_wire_logic_cluster/lc_6/in_0

End 

Net : lb_rd_d_5
T_20_17_wire_logic_cluster/lc_6/out
T_21_15_sp4_v_t_40
T_22_15_sp4_h_l_10
T_24_15_lc_trk_g2_7
T_24_15_wire_logic_cluster/lc_3/in_0

End 

Net : u_core.u_sump2.b_doZ0Z_33
T_13_15_wire_logic_cluster/lc_1/out
T_14_12_sp4_v_t_43
T_15_12_sp4_h_l_11
T_16_12_lc_trk_g2_3
T_16_12_wire_logic_cluster/lc_3/in_0

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cntZ0Z_14
T_22_13_wire_logic_cluster/lc_6/out
T_22_13_lc_trk_g1_6
T_22_13_wire_logic_cluster/lc_6/in_1

T_22_13_wire_logic_cluster/lc_6/out
T_22_14_lc_trk_g0_6
T_22_14_wire_logic_cluster/lc_1/in_3

End 

Net : test_cntZ0Z_23
T_28_25_wire_logic_cluster/lc_7/out
T_28_25_lc_trk_g3_7
T_28_25_wire_logic_cluster/lc_7/in_1

End 

Net : u_core.u_sump2.a_di_p2_15
T_19_11_wire_logic_cluster/lc_2/out
T_20_7_sp4_v_t_40
T_21_7_sp4_h_l_10
T_25_7_sp4_h_l_6
T_25_7_lc_trk_g0_3
T_25_7_wire_bram/ram/WDATA_13

End 

Net : u_core.u_sump2.a_di_p2_0
T_17_10_wire_logic_cluster/lc_3/out
T_17_10_sp4_h_l_11
T_21_10_sp4_h_l_7
T_25_10_sp4_h_l_3
T_25_10_lc_trk_g1_6
T_25_10_wire_bram/ram/WDATA_1

End 

Net : u_core.u_sump2.a_di_p2_10
T_17_10_wire_logic_cluster/lc_5/out
T_18_9_sp4_v_t_43
T_19_13_sp4_h_l_6
T_23_13_sp4_h_l_9
T_25_13_lc_trk_g3_4
T_25_13_wire_bram/ram/WDATA_9

End 

Net : u_core.u_sump2.ctrl_08_regZ0Z_3
T_12_11_wire_logic_cluster/lc_1/out
T_12_11_sp4_h_l_7
T_15_7_sp4_v_t_42
T_14_10_lc_trk_g3_2
T_14_10_wire_logic_cluster/lc_4/in_1

End 

Net : subslot_ctrl_0
T_24_25_wire_logic_cluster/lc_0/out
T_25_22_sp4_v_t_41
T_24_24_lc_trk_g0_4
T_24_24_wire_logic_cluster/lc_6/in_0

End 

Net : u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_cfg_p1_1_2
T_10_26_wire_logic_cluster/lc_5/out
T_11_26_sp4_h_l_10
T_12_26_lc_trk_g3_2
T_12_26_wire_logic_cluster/lc_3/in_0

T_10_26_wire_logic_cluster/lc_5/out
T_11_26_sp4_h_l_10
T_12_26_lc_trk_g3_2
T_12_26_wire_logic_cluster/lc_0/in_3

T_10_26_wire_logic_cluster/lc_5/out
T_11_26_sp4_h_l_10
T_12_26_lc_trk_g2_2
T_12_26_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_sump2.rle_done_jk_pZ0Z1
T_17_15_wire_logic_cluster/lc_0/out
T_18_15_sp4_h_l_0
T_19_15_lc_trk_g3_0
T_19_15_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_sump2.ram_rd_dZ0Z_3
T_17_12_wire_logic_cluster/lc_4/out
T_18_10_sp4_v_t_36
T_18_14_lc_trk_g1_1
T_18_14_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_cfg_p1Z0Z_2
T_9_26_wire_logic_cluster/lc_0/out
T_8_26_sp4_h_l_8
T_7_26_lc_trk_g0_0
T_7_26_wire_logic_cluster/lc_0/in_0

T_9_26_wire_logic_cluster/lc_0/out
T_8_26_sp4_h_l_8
T_7_26_lc_trk_g0_0
T_7_26_wire_logic_cluster/lc_3/in_1

T_9_26_wire_logic_cluster/lc_0/out
T_8_26_sp4_h_l_8
T_7_26_lc_trk_g0_0
T_7_26_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_sump2.a_di_p2_11
T_18_13_wire_logic_cluster/lc_4/out
T_19_13_sp12_h_l_0
T_24_13_sp4_h_l_7
T_25_13_lc_trk_g2_7
T_25_13_wire_bram/ram/WDATA_13

End 

Net : u_core.u_sump2.a_di_p2_47
T_17_11_wire_logic_cluster/lc_6/out
T_16_11_sp12_h_l_0
T_23_11_sp4_h_l_9
T_25_11_lc_trk_g3_4
T_25_11_wire_bram/ram/WDATA_13

End 

Net : u_core.u_sump2.a_di_p2_34
T_9_13_wire_logic_cluster/lc_1/out
T_9_10_sp12_v_t_22
T_9_17_sp4_v_t_38
T_8_19_lc_trk_g0_3
T_8_19_wire_bram/ram/WDATA_9

End 

Net : proc_decode_mesa_id_mesa_id_req6_cascade_
T_24_24_wire_logic_cluster/lc_6/ltout
T_24_24_wire_logic_cluster/lc_7/in_2

End 

Net : u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_out_RNO_0_10_cascade_
T_5_25_wire_logic_cluster/lc_2/ltout
T_5_25_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_gpio_core.gen_i1_21__u_gpio_pin.i2_mux_cascade_
T_5_25_wire_logic_cluster/lc_0/ltout
T_5_25_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_oe_l_RNO_0_12_cascade_
T_12_7_wire_logic_cluster/lc_0/ltout
T_12_7_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_sump2.b_do_p1Z0Z_37
T_18_11_wire_logic_cluster/lc_5/out
T_16_11_sp4_h_l_7
T_19_11_sp4_v_t_42
T_19_15_lc_trk_g0_7
T_19_15_input_2_5
T_19_15_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.lb_rd_d_1_10
T_18_21_wire_logic_cluster/lc_7/out
T_19_18_sp4_v_t_39
T_19_14_sp4_v_t_39
T_19_17_lc_trk_g0_7
T_19_17_input_2_5
T_19_17_wire_logic_cluster/lc_5/in_2

End 

Net : u_mesa_core.u_mesa_decode.byte_pingpongZ0
T_26_26_wire_logic_cluster/lc_0/out
T_26_23_sp4_v_t_40
T_26_19_sp4_v_t_45
T_26_20_lc_trk_g3_5
T_26_20_input_2_0
T_26_20_wire_logic_cluster/lc_0/in_2

T_26_26_wire_logic_cluster/lc_0/out
T_26_26_lc_trk_g1_0
T_26_26_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_sump2.b_do_p1Z0Z_46
T_23_14_wire_logic_cluster/lc_7/out
T_23_14_sp4_h_l_3
T_22_10_sp4_v_t_45
T_21_13_lc_trk_g3_5
T_21_13_input_2_2
T_21_13_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_sump2.b_do_p1Z0Z_39
T_16_7_wire_logic_cluster/lc_7/out
T_17_6_sp4_v_t_47
T_17_10_sp4_v_t_47
T_17_14_lc_trk_g0_2
T_17_14_input_2_6
T_17_14_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_gpio_core.lb_008c_regZ0Z_6
T_7_18_wire_logic_cluster/lc_6/out
T_7_19_lc_trk_g1_6
T_7_19_wire_logic_cluster/lc_3/in_0

End 

Net : u_core.u_gpio_core.lb_0084_regZ0Z_18
T_17_22_wire_logic_cluster/lc_1/out
T_17_21_lc_trk_g0_1
T_17_21_wire_logic_cluster/lc_3/in_0

End 

Net : u_mesa_core.u_mesa2lb.N_503_0_cascade_
T_22_18_wire_logic_cluster/lc_3/ltout
T_22_18_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_cfg_p1Z0Z_3
T_22_15_wire_logic_cluster/lc_6/out
T_22_13_sp4_v_t_41
T_19_13_sp4_h_l_10
T_19_13_lc_trk_g1_7
T_19_13_wire_logic_cluster/lc_3/in_1

T_22_15_wire_logic_cluster/lc_6/out
T_22_12_sp4_v_t_36
T_19_16_sp4_h_l_1
T_19_16_lc_trk_g1_4
T_19_16_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_sump2.ctrl_08_regZ0Z_9
T_12_11_wire_logic_cluster/lc_7/out
T_13_8_sp4_v_t_39
T_14_8_sp4_h_l_2
T_15_8_lc_trk_g3_2
T_15_8_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_cry_2
T_21_21_wire_logic_cluster/lc_2/cout
T_21_21_wire_logic_cluster/lc_3/in_3

Net : test_cnt_cry_2
T_28_23_wire_logic_cluster/lc_2/cout
T_28_23_wire_logic_cluster/lc_3/in_3

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_2
T_22_12_wire_logic_cluster/lc_2/cout
T_22_12_wire_logic_cluster/lc_3/in_3

Net : u_core.u_sump2.rle_timeZ0Z_28
T_5_16_wire_logic_cluster/lc_4/out
T_5_16_lc_trk_g3_4
T_5_16_wire_logic_cluster/lc_4/in_1

T_5_16_wire_logic_cluster/lc_4/out
T_5_15_sp4_v_t_40
T_6_15_sp4_h_l_5
T_8_15_lc_trk_g2_0
T_8_15_wire_bram/ram/WDATA_12

End 

Net : u_core.u1_lb_rd_d_4
T_19_14_wire_logic_cluster/lc_2/out
T_19_13_sp4_v_t_36
T_19_17_lc_trk_g0_1
T_19_17_input_2_1
T_19_17_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_ctrl_pZ0Z1
T_18_12_wire_logic_cluster/lc_4/out
T_19_10_sp4_v_t_36
T_18_11_lc_trk_g2_4
T_18_11_input_2_0
T_18_11_wire_logic_cluster/lc_0/in_2

T_18_12_wire_logic_cluster/lc_4/out
T_19_10_sp4_v_t_36
T_18_11_lc_trk_g2_4
T_18_11_input_2_2
T_18_11_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_oe_l_RNO_0_0_cascade_
T_5_22_wire_logic_cluster/lc_0/ltout
T_5_22_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_sump2.ram_rd_dZ0Z_25
T_18_18_wire_logic_cluster/lc_6/out
T_18_16_sp4_v_t_41
T_19_16_sp4_h_l_9
T_20_16_lc_trk_g2_1
T_20_16_input_2_1
T_20_16_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cntZ0Z_15
T_22_13_wire_logic_cluster/lc_7/out
T_22_13_lc_trk_g3_7
T_22_13_wire_logic_cluster/lc_7/in_1

T_22_13_wire_logic_cluster/lc_7/out
T_22_14_lc_trk_g1_7
T_22_14_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_oe_l_RNO_0_6_cascade_
T_12_26_wire_logic_cluster/lc_0/ltout
T_12_26_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_ctrl_pZ0Z1
T_5_23_wire_logic_cluster/lc_1/out
T_5_21_sp4_v_t_47
T_5_25_lc_trk_g1_2
T_5_25_wire_logic_cluster/lc_2/in_3

T_5_23_wire_logic_cluster/lc_1/out
T_5_21_sp4_v_t_47
T_5_25_lc_trk_g1_2
T_5_25_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_sump2.ctrl_13_regZ0Z_9
T_7_11_wire_logic_cluster/lc_5/out
T_8_11_sp4_h_l_10
T_11_11_sp4_v_t_38
T_11_12_lc_trk_g3_6
T_11_12_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_sump2.b_do_57
T_19_21_wire_logic_cluster/lc_5/out
T_20_21_sp4_h_l_10
T_19_17_sp4_v_t_38
T_18_18_lc_trk_g2_6
T_18_18_wire_logic_cluster/lc_7/in_3

End 

Net : lb_rd_d_6
T_22_16_wire_logic_cluster/lc_1/out
T_22_16_sp4_h_l_7
T_25_12_sp4_v_t_42
T_24_15_lc_trk_g3_2
T_24_15_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.b_doZ0Z_4
T_17_17_wire_logic_cluster/lc_4/out
T_18_15_sp4_v_t_36
T_18_11_sp4_v_t_44
T_18_14_lc_trk_g0_4
T_18_14_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_sump2.b_doZ0Z_42
T_18_12_wire_logic_cluster/lc_3/out
T_19_12_sp4_h_l_6
T_22_12_sp4_v_t_46
T_21_14_lc_trk_g2_3
T_21_14_wire_logic_cluster/lc_2/in_3

End 

Net : lb_rd_d_29
T_22_17_wire_logic_cluster/lc_3/out
T_22_17_sp4_h_l_11
T_25_13_sp4_v_t_40
T_24_15_lc_trk_g0_5
T_24_15_wire_logic_cluster/lc_2/in_3

End 

Net : lb_wr_d_4
T_23_24_wire_logic_cluster/lc_3/out
T_23_24_sp4_h_l_11
T_22_24_sp4_v_t_40
T_21_26_lc_trk_g0_5
T_21_26_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_sump2.ctrl_13_regZ0Z_15
T_7_10_wire_logic_cluster/lc_7/out
T_7_10_sp4_h_l_3
T_10_10_sp4_v_t_45
T_9_11_lc_trk_g3_5
T_9_11_wire_logic_cluster/lc_7/in_3

End 

Net : lb_wr_d_21
T_23_22_wire_logic_cluster/lc_5/out
T_23_20_sp4_v_t_39
T_23_24_sp4_v_t_40
T_22_25_lc_trk_g3_0
T_22_25_wire_logic_cluster/lc_2/in_3

End 

Net : lb_rd_d_24
T_19_18_wire_logic_cluster/lc_2/out
T_20_18_sp4_h_l_4
T_23_14_sp4_v_t_47
T_23_16_lc_trk_g2_2
T_23_16_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_sump2.b_doZ0Z_2
T_21_15_wire_logic_cluster/lc_5/out
T_20_15_sp4_h_l_2
T_19_15_sp4_v_t_45
T_19_16_lc_trk_g2_5
T_19_16_wire_logic_cluster/lc_0/in_3

End 

Net : lb_wr_d_17
T_23_22_wire_logic_cluster/lc_1/out
T_23_22_sp4_h_l_7
T_22_18_sp4_v_t_42
T_22_19_lc_trk_g2_2
T_22_19_wire_logic_cluster/lc_5/in_3

End 

Net : lb_rd_d_11
T_20_17_wire_logic_cluster/lc_1/out
T_21_15_sp4_v_t_46
T_21_11_sp4_v_t_46
T_21_12_lc_trk_g2_6
T_21_12_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_sump2.a_addr_p1Z0Z_4
T_14_15_wire_logic_cluster/lc_6/out
T_14_15_sp4_h_l_1
T_17_11_sp4_v_t_42
T_16_15_lc_trk_g1_7
T_16_15_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_sump2.ctrl_0a_regZ0Z_2
T_12_10_wire_logic_cluster/lc_5/out
T_13_8_sp4_v_t_38
T_13_12_sp4_v_t_43
T_13_15_lc_trk_g0_3
T_13_15_wire_logic_cluster/lc_2/in_3

End 

Net : u_mesa_core.u_mesa2lb.addr_cntZ0Z_0
T_22_24_wire_logic_cluster/lc_1/out
T_23_22_sp4_v_t_46
T_23_18_sp4_v_t_39
T_23_20_lc_trk_g3_2
T_23_20_wire_logic_cluster/lc_0/in_3

T_22_24_wire_logic_cluster/lc_1/out
T_22_24_lc_trk_g0_1
T_22_24_input_2_1
T_22_24_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_sump2.ctrl_06_regZ0Z_26
T_6_10_wire_logic_cluster/lc_2/out
T_4_10_sp4_h_l_1
T_7_6_sp4_v_t_42
T_7_8_lc_trk_g3_7
T_7_8_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.lb_0038_regZ0Z_7
T_6_19_wire_logic_cluster/lc_6/out
T_6_17_sp4_v_t_41
T_6_21_sp4_v_t_41
T_6_23_lc_trk_g2_4
T_6_23_wire_logic_cluster/lc_5/in_3

T_6_19_wire_logic_cluster/lc_6/out
T_5_19_sp4_h_l_4
T_7_19_lc_trk_g2_1
T_7_19_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_sump2.a_addr_p1Z0Z_5
T_11_14_wire_logic_cluster/lc_3/out
T_12_11_sp4_v_t_47
T_12_7_sp4_v_t_36
T_12_8_lc_trk_g2_4
T_12_8_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_sump2.ctrl_06_regZ0Z_30
T_6_10_wire_logic_cluster/lc_6/out
T_5_10_sp4_h_l_4
T_8_6_sp4_v_t_41
T_7_8_lc_trk_g1_4
T_7_8_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_sump2.ctrl_0a_regZ0Z_3
T_12_10_wire_logic_cluster/lc_6/out
T_11_10_sp4_h_l_4
T_14_10_sp4_v_t_44
T_14_11_lc_trk_g2_4
T_14_11_wire_logic_cluster/lc_3/in_3

End 

Net : lb_rd_d_9
T_20_14_wire_logic_cluster/lc_4/out
T_21_14_sp4_h_l_8
T_24_14_sp4_v_t_36
T_23_16_lc_trk_g1_1
T_23_16_wire_logic_cluster/lc_5/in_3

End 

Net : u_mesa_core.rx_loc_d_7
T_27_20_wire_logic_cluster/lc_1/out
T_26_20_sp4_h_l_10
T_25_20_sp4_v_t_47
T_24_21_lc_trk_g3_7
T_24_21_wire_logic_cluster/lc_3/in_3

End 

Net : lb_rd_d_15
T_20_17_wire_logic_cluster/lc_3/out
T_21_13_sp4_v_t_42
T_21_9_sp4_v_t_42
T_21_12_lc_trk_g0_2
T_21_12_wire_logic_cluster/lc_7/in_3

End 

Net : u_mesa_pi_spi.rdy_locZ0
T_20_11_wire_logic_cluster/lc_0/out
T_17_11_sp12_h_l_0
T_17_11_lc_trk_g0_3
T_17_11_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_sump2.ctrl_0a_regZ0Z_4
T_12_10_wire_logic_cluster/lc_7/out
T_10_10_sp12_h_l_1
T_15_10_lc_trk_g1_5
T_15_10_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_sump2.ctrl_13_regZ0Z_16
T_7_11_wire_logic_cluster/lc_0/out
T_7_7_sp12_v_t_23
T_7_12_lc_trk_g2_7
T_7_12_wire_logic_cluster/lc_3/in_0

End 

Net : u_core.u_sump2.b_do_50
T_22_17_wire_logic_cluster/lc_2/out
T_17_17_sp12_h_l_0
T_20_17_lc_trk_g0_0
T_20_17_wire_logic_cluster/lc_4/in_0

End 

Net : u_mesa_core.rx_loc_d_3
T_27_21_wire_logic_cluster/lc_5/out
T_27_14_sp12_v_t_22
T_27_25_lc_trk_g2_2
T_27_25_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_sump2.ram_rd_dZ0Z_29
T_19_17_wire_logic_cluster/lc_0/out
T_16_17_sp12_h_l_0
T_22_17_lc_trk_g1_7
T_22_17_wire_logic_cluster/lc_4/in_0

End 

Net : lb_wr_d_15
T_24_20_wire_logic_cluster/lc_7/out
T_24_19_sp4_v_t_46
T_21_19_sp4_h_l_5
T_22_19_lc_trk_g3_5
T_22_19_wire_logic_cluster/lc_3/in_3

End 

Net : lb_wr_d_14
T_24_20_wire_logic_cluster/lc_6/out
T_24_19_sp4_v_t_44
T_21_19_sp4_h_l_9
T_22_19_lc_trk_g2_1
T_22_19_wire_logic_cluster/lc_2/in_3

End 

Net : lb_wr_d_13
T_24_20_wire_logic_cluster/lc_5/out
T_24_19_sp4_v_t_42
T_21_19_sp4_h_l_1
T_22_19_lc_trk_g3_1
T_22_19_wire_logic_cluster/lc_1/in_3

End 

Net : lb_wr_d_12
T_23_22_wire_logic_cluster/lc_0/out
T_23_19_sp4_v_t_40
T_20_19_sp4_h_l_5
T_22_19_lc_trk_g3_0
T_22_19_wire_logic_cluster/lc_0/in_3

End 

Net : lb_wr_d_5
T_23_24_wire_logic_cluster/lc_4/out
T_23_22_sp4_v_t_37
T_20_26_sp4_h_l_0
T_21_26_lc_trk_g2_0
T_21_26_wire_logic_cluster/lc_7/in_3

End 

Net : lb_wr_d_23
T_23_22_wire_logic_cluster/lc_7/out
T_23_19_sp4_v_t_38
T_20_19_sp4_h_l_9
T_21_19_lc_trk_g3_1
T_21_19_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_sump2.b_doZ0Z_44
T_19_11_wire_logic_cluster/lc_7/out
T_19_9_sp4_v_t_43
T_20_13_sp4_h_l_0
T_21_13_lc_trk_g3_0
T_21_13_wire_logic_cluster/lc_6/in_3

End 

Net : lb_rd_d_7
T_20_14_wire_logic_cluster/lc_2/out
T_21_11_sp4_v_t_45
T_22_15_sp4_h_l_2
T_24_15_lc_trk_g3_7
T_24_15_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.b_doZ0Z_8
T_20_14_wire_logic_cluster/lc_7/out
T_21_12_sp4_v_t_42
T_18_12_sp4_h_l_1
T_18_12_lc_trk_g0_4
T_18_12_wire_logic_cluster/lc_1/in_3

End 

Net : lb_rd_d_4
T_19_17_wire_logic_cluster/lc_2/out
T_20_16_sp4_v_t_37
T_21_16_sp4_h_l_5
T_23_16_lc_trk_g3_0
T_23_16_wire_logic_cluster/lc_6/in_3

End 

Net : lb_rd_d_31
T_22_17_wire_logic_cluster/lc_0/out
T_22_15_sp4_v_t_45
T_23_15_sp4_h_l_1
T_24_15_lc_trk_g3_1
T_24_15_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_sump2.ctrl_06_regZ0Z_29
T_6_10_wire_logic_cluster/lc_5/out
T_7_9_sp4_v_t_43
T_8_9_sp4_h_l_6
T_9_9_lc_trk_g2_6
T_9_9_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_sump2.ctrl_13_regZ0Z_10
T_7_10_wire_logic_cluster/lc_2/out
T_7_7_sp4_v_t_44
T_8_11_sp4_h_l_9
T_10_11_lc_trk_g3_4
T_10_11_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_sump2.ctrl_13_regZ0Z_2
T_7_11_wire_logic_cluster/lc_4/out
T_7_9_sp4_v_t_37
T_4_13_sp4_h_l_5
T_6_13_lc_trk_g2_0
T_6_13_wire_logic_cluster/lc_5/in_3

End 

Net : lb_rd_d_22
T_20_18_wire_logic_cluster/lc_7/out
T_21_17_sp4_v_t_47
T_22_17_sp4_h_l_3
T_24_17_lc_trk_g2_6
T_24_17_wire_logic_cluster/lc_1/in_3

End 

Net : lb_rd_d_21
T_23_19_wire_logic_cluster/lc_7/out
T_23_16_sp4_v_t_38
T_24_16_sp4_h_l_8
T_23_16_lc_trk_g1_0
T_23_16_wire_logic_cluster/lc_0/in_3

End 

Net : lb_rd_d_20
T_20_18_wire_logic_cluster/lc_1/out
T_20_16_sp4_v_t_47
T_21_16_sp4_h_l_3
T_23_16_lc_trk_g2_6
T_23_16_wire_logic_cluster/lc_7/in_3

End 

Net : lb_rd_d_2
T_19_15_wire_logic_cluster/lc_3/out
T_20_12_sp4_v_t_47
T_21_12_sp4_h_l_10
T_21_12_lc_trk_g0_7
T_21_12_wire_logic_cluster/lc_2/in_3

End 

Net : lb_rd_d_17
T_21_14_wire_logic_cluster/lc_1/out
T_21_12_sp4_v_t_47
T_22_16_sp4_h_l_10
T_23_16_lc_trk_g3_2
T_23_16_wire_logic_cluster/lc_4/in_3

End 

Net : lb_rd_d_12
T_20_15_wire_logic_cluster/lc_1/out
T_21_12_sp4_v_t_43
T_22_12_sp4_h_l_11
T_21_12_lc_trk_g0_3
T_21_12_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.ctrl_13_regZ0Z_20
T_12_14_wire_logic_cluster/lc_7/out
T_12_11_sp4_v_t_38
T_9_15_sp4_h_l_3
T_10_15_lc_trk_g3_3
T_10_15_wire_logic_cluster/lc_5/in_3

End 

Net : lb_rd_d_1
T_17_12_wire_logic_cluster/lc_3/out
T_17_12_sp4_h_l_11
T_21_12_sp4_h_l_11
T_21_12_lc_trk_g0_6
T_21_12_wire_logic_cluster/lc_1/in_3

End 

Net : lb_rd_d_0
T_22_16_wire_logic_cluster/lc_3/out
T_23_12_sp4_v_t_42
T_20_12_sp4_h_l_7
T_21_12_lc_trk_g2_7
T_21_12_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_sump2.ctrl_13_regZ0Z_22
T_7_11_wire_logic_cluster/lc_7/out
T_8_9_sp4_v_t_42
T_9_13_sp4_h_l_7
T_9_13_lc_trk_g0_2
T_9_13_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_sump2.ctrl_13_regZ0Z_25
T_11_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_9
T_7_13_sp4_h_l_9
T_9_13_lc_trk_g3_4
T_9_13_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.ctrl_13_regZ0Z_3
T_11_13_wire_logic_cluster/lc_7/out
T_11_13_sp4_h_l_3
T_7_13_sp4_h_l_3
T_6_13_lc_trk_g0_3
T_6_13_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_sump2.ctrl_13_regZ0Z_5
T_12_14_wire_logic_cluster/lc_3/out
T_12_14_sp4_h_l_11
T_8_14_sp4_h_l_11
T_10_14_lc_trk_g3_6
T_10_14_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.ctrl_cmd_locZ0Z_1
T_16_11_wire_logic_cluster/lc_1/out
T_16_8_sp4_v_t_42
T_13_12_sp4_h_l_7
T_12_12_lc_trk_g0_7
T_12_12_wire_logic_cluster/lc_0/in_3

End 

Net : u_mesa_core.rx_loc_d_6
T_27_20_wire_logic_cluster/lc_0/out
T_27_17_sp4_v_t_40
T_24_21_sp4_h_l_5
T_24_21_lc_trk_g1_0
T_24_21_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_sump2.ctrl_cmd_locZ0Z_2
T_16_11_wire_logic_cluster/lc_2/out
T_17_8_sp4_v_t_45
T_14_12_sp4_h_l_8
T_13_12_lc_trk_g1_0
T_13_12_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_sump2.ctrl_cmd_locZ0Z_4
T_16_11_wire_logic_cluster/lc_4/out
T_16_10_sp4_v_t_40
T_13_14_sp4_h_l_10
T_14_14_lc_trk_g3_2
T_14_14_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_sump2.ctrl_08_regZ0Z_13
T_12_9_wire_logic_cluster/lc_5/out
T_11_9_sp4_h_l_2
T_15_9_sp4_h_l_5
T_14_9_lc_trk_g1_5
T_14_9_wire_logic_cluster/lc_7/in_3

End 

Net : u_mesa_core.u_mesa2lb.addr_cntZ0Z_1
T_22_24_wire_logic_cluster/lc_2/out
T_22_20_sp4_v_t_41
T_23_20_sp4_h_l_4
T_23_20_lc_trk_g1_1
T_23_20_wire_logic_cluster/lc_1/in_3

T_22_24_wire_logic_cluster/lc_2/out
T_22_24_lc_trk_g0_2
T_22_24_input_2_2
T_22_24_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_sump2.ctrl_13_regZ0Z_11
T_7_11_wire_logic_cluster/lc_1/out
T_8_11_sp4_h_l_2
T_12_11_sp4_h_l_5
T_11_11_lc_trk_g0_5
T_11_11_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_sump2.ram_rd_dZ0Z_28
T_17_17_wire_logic_cluster/lc_6/out
T_18_16_sp4_v_t_45
T_19_16_sp4_h_l_8
T_20_16_lc_trk_g2_0
T_20_16_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_sump2.rle_timeZ0Z_29
T_5_16_wire_logic_cluster/lc_5/out
T_5_16_lc_trk_g1_5
T_5_16_wire_logic_cluster/lc_5/in_1

T_5_16_wire_logic_cluster/lc_5/out
T_5_15_sp4_v_t_42
T_6_15_sp4_h_l_7
T_8_15_lc_trk_g3_2
T_8_15_wire_bram/ram/WDATA_13

End 

Net : test_cnt_cry_1
T_28_23_wire_logic_cluster/lc_1/cout
T_28_23_wire_logic_cluster/lc_2/in_3

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_cry_1
T_21_21_wire_logic_cluster/lc_1/cout
T_21_21_wire_logic_cluster/lc_2/in_3

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_1
T_22_12_wire_logic_cluster/lc_1/cout
T_22_12_wire_logic_cluster/lc_2/in_3

Net : u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_cfg_p1Z0Z_3
T_16_15_wire_logic_cluster/lc_1/out
T_12_15_sp12_h_l_1
T_18_15_lc_trk_g0_6
T_18_15_wire_logic_cluster/lc_3/in_1

T_16_15_wire_logic_cluster/lc_1/out
T_12_15_sp12_h_l_1
T_18_15_lc_trk_g0_6
T_18_15_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u0_lb_rd_d_29
T_14_17_wire_logic_cluster/lc_4/out
T_15_17_sp12_h_l_0
T_22_17_lc_trk_g0_0
T_22_17_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_sump2.b_do_p1Z0Z_1
T_18_12_wire_logic_cluster/lc_7/out
T_16_12_sp12_h_l_1
T_17_12_lc_trk_g1_5
T_17_12_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.u_sump2.b_do_p1Z0Z_54
T_18_15_wire_logic_cluster/lc_1/out
T_14_15_sp12_h_l_1
T_16_15_lc_trk_g0_6
T_16_15_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_cfg_p1Z0Z_3
T_17_11_wire_logic_cluster/lc_3/out
T_17_2_sp12_v_t_22
T_17_7_lc_trk_g2_6
T_17_7_wire_logic_cluster/lc_3/in_1

T_17_11_wire_logic_cluster/lc_3/out
T_17_2_sp12_v_t_22
T_17_7_lc_trk_g2_6
T_17_7_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_sump2.b_do_p1Z0Z_61
T_17_17_wire_logic_cluster/lc_5/out
T_9_17_sp12_h_l_1
T_19_17_lc_trk_g1_6
T_19_17_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_sump2.a_di_p2_60
T_7_17_wire_logic_cluster/lc_2/out
T_8_14_sp4_v_t_45
T_8_18_sp4_v_t_45
T_8_22_lc_trk_g1_0
T_8_22_wire_bram/ram/WDATA_1

End 

Net : u_core.u_sump2.a_di_p2_55
T_7_16_wire_logic_cluster/lc_4/out
T_8_15_sp4_v_t_41
T_8_19_sp4_v_t_37
T_8_23_lc_trk_g1_0
T_8_23_wire_bram/ram/WDATA_13

End 

Net : u_core.u_sump2.a_di_p2_62
T_7_17_wire_logic_cluster/lc_4/out
T_5_17_sp4_h_l_5
T_8_17_sp4_v_t_40
T_8_21_lc_trk_g0_5
T_8_21_wire_bram/ram/WDATA_9

End 

Net : u_core.u_sump2.a_di_p2_49
T_21_15_wire_logic_cluster/lc_4/out
T_22_15_sp4_h_l_8
T_25_15_sp4_v_t_36
T_25_16_lc_trk_g3_4
T_25_16_wire_bram/ram/WDATA_5

End 

Net : u_core.u_sump2.a_di_p2_37
T_9_11_wire_logic_cluster/lc_5/out
T_9_9_sp4_v_t_39
T_9_5_sp4_v_t_40
T_8_8_lc_trk_g3_0
T_8_8_wire_bram/ram/WDATA_5

End 

Net : u_core.u_sump2.a_di_p2_61
T_7_17_wire_logic_cluster/lc_3/out
T_8_14_sp4_v_t_47
T_8_18_sp4_v_t_43
T_8_22_lc_trk_g1_6
T_8_22_wire_bram/ram/WDATA_5

End 

Net : u_core.u_sump2.a_di_p2_63
T_7_17_wire_logic_cluster/lc_5/out
T_5_17_sp4_h_l_7
T_8_17_sp4_v_t_42
T_8_21_lc_trk_g0_7
T_8_21_wire_bram/ram/WDATA_13

End 

Net : u_mesa_pi_spi.id_bit_cntZ0Z_3
T_26_11_wire_logic_cluster/lc_3/out
T_26_12_lc_trk_g1_3
T_26_12_wire_logic_cluster/lc_7/in_3

T_26_11_wire_logic_cluster/lc_3/out
T_26_12_lc_trk_g1_3
T_26_12_wire_logic_cluster/lc_6/in_0

T_26_11_wire_logic_cluster/lc_3/out
T_24_11_sp4_h_l_3
T_24_11_lc_trk_g0_6
T_24_11_wire_logic_cluster/lc_1/in_3

T_26_11_wire_logic_cluster/lc_3/out
T_27_11_lc_trk_g0_3
T_27_11_wire_logic_cluster/lc_6/in_3

T_26_11_wire_logic_cluster/lc_3/out
T_26_12_lc_trk_g1_3
T_26_12_wire_logic_cluster/lc_5/in_3

T_26_11_wire_logic_cluster/lc_3/out
T_26_12_lc_trk_g1_3
T_26_12_wire_logic_cluster/lc_3/in_3

T_26_11_wire_logic_cluster/lc_3/out
T_27_12_lc_trk_g2_3
T_27_12_wire_logic_cluster/lc_2/in_3

T_26_11_wire_logic_cluster/lc_3/out
T_27_12_lc_trk_g2_3
T_27_12_wire_logic_cluster/lc_0/in_3

T_26_11_wire_logic_cluster/lc_3/out
T_26_12_lc_trk_g1_3
T_26_12_wire_logic_cluster/lc_4/in_0

T_26_11_wire_logic_cluster/lc_3/out
T_27_11_lc_trk_g0_3
T_27_11_wire_logic_cluster/lc_7/in_0

T_26_11_wire_logic_cluster/lc_3/out
T_27_11_lc_trk_g0_3
T_27_11_wire_logic_cluster/lc_1/in_0

T_26_11_wire_logic_cluster/lc_3/out
T_27_10_sp4_v_t_39
T_27_13_lc_trk_g0_7
T_27_13_wire_logic_cluster/lc_0/in_3

T_26_11_wire_logic_cluster/lc_3/out
T_27_10_sp4_v_t_39
T_26_14_lc_trk_g1_2
T_26_14_wire_logic_cluster/lc_2/in_3

T_26_11_wire_logic_cluster/lc_3/out
T_27_10_sp4_v_t_39
T_26_13_lc_trk_g2_7
T_26_13_wire_logic_cluster/lc_0/in_3

T_26_11_wire_logic_cluster/lc_3/out
T_27_11_lc_trk_g0_3
T_27_11_wire_logic_cluster/lc_3/in_0

T_26_11_wire_logic_cluster/lc_3/out
T_27_10_lc_trk_g3_3
T_27_10_wire_logic_cluster/lc_1/in_3

T_26_11_wire_logic_cluster/lc_3/out
T_27_10_sp4_v_t_39
T_27_13_lc_trk_g0_7
T_27_13_wire_logic_cluster/lc_4/in_3

T_26_11_wire_logic_cluster/lc_3/out
T_27_10_lc_trk_g3_3
T_27_10_wire_logic_cluster/lc_5/in_3

T_26_11_wire_logic_cluster/lc_3/out
T_24_11_sp4_h_l_3
T_27_11_sp4_v_t_38
T_27_15_lc_trk_g0_3
T_27_15_wire_logic_cluster/lc_2/in_3

T_26_11_wire_logic_cluster/lc_3/out
T_24_11_sp4_h_l_3
T_27_11_sp4_v_t_38
T_27_15_lc_trk_g0_3
T_27_15_wire_logic_cluster/lc_5/in_0

T_26_11_wire_logic_cluster/lc_3/out
T_26_11_lc_trk_g1_3
T_26_11_wire_logic_cluster/lc_3/in_1

End 

Net : u_mesa_pi_spi.g1_0_0_1
T_26_12_wire_logic_cluster/lc_7/out
T_26_11_sp4_v_t_46
T_26_13_lc_trk_g3_3
T_26_13_wire_logic_cluster/lc_7/in_3

End 

Net : subslot_ctrl_4
T_24_25_wire_logic_cluster/lc_4/out
T_24_23_sp4_v_t_37
T_24_24_lc_trk_g2_5
T_24_24_wire_logic_cluster/lc_7/in_0

End 

Net : u_core.u_sump2.ram_rd_dZ0Z_2
T_19_16_wire_logic_cluster/lc_3/out
T_19_12_sp4_v_t_43
T_19_14_lc_trk_g3_6
T_19_14_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_sump2.ram_rd_dZ0Z_12
T_20_13_wire_logic_cluster/lc_0/out
T_20_11_sp4_v_t_45
T_20_15_lc_trk_g1_0
T_20_15_wire_logic_cluster/lc_7/in_0

End 

Net : u_core.u_sump2.ram_rd_dZ0Z_24
T_18_18_wire_logic_cluster/lc_3/out
T_18_18_sp4_h_l_11
T_19_18_lc_trk_g3_3
T_19_18_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_sump2.ctrl_08_regZ0Z_6
T_12_11_wire_logic_cluster/lc_4/out
T_13_7_sp4_v_t_44
T_13_9_lc_trk_g2_1
T_13_9_wire_logic_cluster/lc_5/in_0

End 

Net : u_mesa_pi_spi.g1_0_3_1
T_26_13_wire_logic_cluster/lc_7/out
T_26_13_lc_trk_g3_7
T_26_13_wire_logic_cluster/lc_6/in_0

End 

Net : u_core.u_sump2.b_do_55
T_22_16_wire_logic_cluster/lc_5/out
T_23_15_sp4_v_t_43
T_23_17_lc_trk_g3_6
T_23_17_wire_logic_cluster/lc_7/in_0

End 

Net : u_core.u_sump2.ctrl_06_regZ0Z_19
T_10_7_wire_logic_cluster/lc_3/out
T_8_7_sp4_h_l_3
T_7_7_lc_trk_g1_3
T_7_7_wire_logic_cluster/lc_6/in_0

End 

Net : u_mesa_core.u_mesa2lb.dword_stageZ0Z_0
T_27_26_wire_logic_cluster/lc_0/out
T_27_23_sp4_v_t_40
T_26_25_lc_trk_g0_5
T_26_25_wire_logic_cluster/lc_5/in_0

T_27_26_wire_logic_cluster/lc_0/out
T_27_26_lc_trk_g1_0
T_27_26_wire_logic_cluster/lc_0/in_1

End 

Net : u_mesa_pi_spi.cs_l_pZ0Z2
T_23_18_wire_logic_cluster/lc_3/out
T_23_17_sp4_v_t_38
T_23_18_lc_trk_g2_6
T_23_18_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_sump2.b_doZ0Z_41
T_17_10_wire_logic_cluster/lc_6/out
T_18_9_sp4_v_t_45
T_18_12_lc_trk_g1_5
T_18_12_wire_logic_cluster/lc_6/in_0

End 

Net : u_core.u_sump2.b_do_p1Z0Z_14
T_21_13_wire_logic_cluster/lc_3/out
T_21_13_sp4_h_l_11
T_21_13_lc_trk_g0_6
T_21_13_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_sump2.a_di_p2_6
T_7_17_wire_logic_cluster/lc_7/out
T_5_17_sp4_h_l_11
T_9_17_sp4_h_l_11
T_8_17_lc_trk_g0_3
T_8_17_wire_bram/ram/WDATA_9

End 

Net : u_core.u_sump2.a_di_p2_41
T_6_13_wire_logic_cluster/lc_1/out
T_6_10_sp4_v_t_42
T_7_10_sp4_h_l_7
T_8_10_lc_trk_g2_7
T_8_10_wire_bram/ram/WDATA_5

End 

Net : u_core.u_sump2.a_di_p2_43
T_10_10_wire_logic_cluster/lc_4/out
T_10_9_sp4_v_t_40
T_7_9_sp4_h_l_5
T_8_9_lc_trk_g2_5
T_8_9_wire_bram/ram/WDATA_13

End 

Net : u_core.u_sump2.a_di_p2_39
T_9_11_wire_logic_cluster/lc_4/out
T_10_7_sp4_v_t_44
T_7_7_sp4_h_l_3
T_8_7_lc_trk_g2_3
T_8_7_wire_bram/ram/WDATA_13

End 

Net : u_core.u_sump2.rle_timeZ0Z_31
T_5_16_wire_logic_cluster/lc_7/out
T_5_15_sp4_v_t_46
T_6_15_sp4_h_l_4
T_8_15_lc_trk_g2_1
T_8_15_wire_bram/ram/WDATA_15

T_5_16_wire_logic_cluster/lc_7/out
T_5_16_lc_trk_g1_7
T_5_16_wire_logic_cluster/lc_7/in_1

End 

Net : u_core.u_sump2.a_di_p2_46
T_19_11_wire_logic_cluster/lc_3/out
T_19_11_sp4_h_l_11
T_23_11_sp4_h_l_7
T_25_11_lc_trk_g3_2
T_25_11_wire_bram/ram/WDATA_9

End 

Net : u_core.u_sump2.rle_timeZ0Z_30
T_5_16_wire_logic_cluster/lc_6/out
T_5_15_sp4_v_t_44
T_6_15_sp4_h_l_2
T_8_15_lc_trk_g3_7
T_8_15_wire_bram/ram/WDATA_14

T_5_16_wire_logic_cluster/lc_6/out
T_5_16_lc_trk_g1_6
T_5_16_wire_logic_cluster/lc_6/in_1

End 

Net : u_mesa_pi_spi.id_bit_cntZ0Z_4
T_26_11_wire_logic_cluster/lc_4/out
T_26_12_lc_trk_g0_4
T_26_12_wire_logic_cluster/lc_7/in_1

T_26_11_wire_logic_cluster/lc_4/out
T_26_12_lc_trk_g1_4
T_26_12_wire_logic_cluster/lc_6/in_3

T_26_11_wire_logic_cluster/lc_4/out
T_25_11_sp4_h_l_0
T_24_11_lc_trk_g0_0
T_24_11_wire_logic_cluster/lc_1/in_1

T_26_11_wire_logic_cluster/lc_4/out
T_27_11_lc_trk_g1_4
T_27_11_wire_logic_cluster/lc_6/in_1

T_26_11_wire_logic_cluster/lc_4/out
T_26_12_lc_trk_g0_4
T_26_12_wire_logic_cluster/lc_5/in_1

T_26_11_wire_logic_cluster/lc_4/out
T_26_12_lc_trk_g0_4
T_26_12_wire_logic_cluster/lc_3/in_1

T_26_11_wire_logic_cluster/lc_4/out
T_27_12_lc_trk_g3_4
T_27_12_wire_logic_cluster/lc_2/in_1

T_26_11_wire_logic_cluster/lc_4/out
T_27_10_lc_trk_g3_4
T_27_10_wire_logic_cluster/lc_4/in_3

T_26_11_wire_logic_cluster/lc_4/out
T_27_12_lc_trk_g3_4
T_27_12_wire_logic_cluster/lc_0/in_1

T_26_11_wire_logic_cluster/lc_4/out
T_26_12_lc_trk_g1_4
T_26_12_wire_logic_cluster/lc_4/in_3

T_26_11_wire_logic_cluster/lc_4/out
T_27_11_lc_trk_g0_4
T_27_11_wire_logic_cluster/lc_7/in_3

T_26_11_wire_logic_cluster/lc_4/out
T_27_11_lc_trk_g0_4
T_27_11_wire_logic_cluster/lc_1/in_3

T_26_11_wire_logic_cluster/lc_4/out
T_27_10_lc_trk_g3_4
T_27_10_wire_logic_cluster/lc_0/in_3

T_26_11_wire_logic_cluster/lc_4/out
T_27_10_sp4_v_t_41
T_27_13_lc_trk_g0_1
T_27_13_wire_logic_cluster/lc_0/in_1

T_26_11_wire_logic_cluster/lc_4/out
T_27_10_sp4_v_t_41
T_26_14_lc_trk_g1_4
T_26_14_wire_logic_cluster/lc_2/in_1

T_26_11_wire_logic_cluster/lc_4/out
T_25_11_sp4_h_l_0
T_28_11_sp4_v_t_40
T_27_15_lc_trk_g1_5
T_27_15_wire_logic_cluster/lc_1/in_3

T_26_11_wire_logic_cluster/lc_4/out
T_27_10_sp4_v_t_41
T_26_13_lc_trk_g3_1
T_26_13_wire_logic_cluster/lc_0/in_0

T_26_11_wire_logic_cluster/lc_4/out
T_27_10_lc_trk_g3_4
T_27_10_wire_logic_cluster/lc_5/in_0

T_26_11_wire_logic_cluster/lc_4/out
T_25_11_sp4_h_l_0
T_28_11_sp4_v_t_40
T_27_15_lc_trk_g1_5
T_27_15_wire_logic_cluster/lc_2/in_0

T_26_11_wire_logic_cluster/lc_4/out
T_27_10_sp4_v_t_41
T_27_13_lc_trk_g0_1
T_27_13_wire_logic_cluster/lc_4/in_1

T_26_11_wire_logic_cluster/lc_4/out
T_26_11_lc_trk_g3_4
T_26_11_wire_logic_cluster/lc_4/in_1

End 

Net : test_cnt_cry_0
T_28_23_wire_logic_cluster/lc_0/cout
T_28_23_wire_logic_cluster/lc_1/in_3

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_0
T_22_12_wire_logic_cluster/lc_0/cout
T_22_12_wire_logic_cluster/lc_1/in_3

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_cry_0
T_21_21_wire_logic_cluster/lc_0/cout
T_21_21_wire_logic_cluster/lc_1/in_3

Net : test_cntZ0Z_24
T_28_26_wire_logic_cluster/lc_0/out
T_28_26_lc_trk_g3_0
T_28_26_wire_logic_cluster/lc_0/in_1

End 

Net : u_mesa_pi_spi.g0_2_3
T_26_14_wire_logic_cluster/lc_7/out
T_26_14_lc_trk_g3_7
T_26_14_wire_logic_cluster/lc_6/in_0

End 

Net : u_mesa_pi_spi.g0_2_0
T_26_12_wire_logic_cluster/lc_6/out
T_26_11_sp4_v_t_44
T_26_14_lc_trk_g0_4
T_26_14_wire_logic_cluster/lc_7/in_3

End 

Net : u_mesa_pi_spi.g1_0_3_cascade_
T_26_14_wire_logic_cluster/lc_5/ltout
T_26_14_wire_logic_cluster/lc_6/in_2

End 

Net : u_mesa_pi_spi.g1_0_0
T_24_11_wire_logic_cluster/lc_1/out
T_23_11_sp4_h_l_10
T_26_11_sp4_v_t_38
T_26_14_lc_trk_g0_6
T_26_14_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.ctrl_13_regZ0Z_17
T_7_10_wire_logic_cluster/lc_3/out
T_7_9_sp12_v_t_22
T_7_12_lc_trk_g3_2
T_7_12_wire_logic_cluster/lc_0/in_3

End 

Net : u_mesa_core.rx_loc_d_5
T_27_21_wire_logic_cluster/lc_7/out
T_27_16_sp12_v_t_22
T_27_25_lc_trk_g3_6
T_27_25_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_sump2.ctrl_13_regZ0Z_13
T_7_10_wire_logic_cluster/lc_5/out
T_0_10_span12_horz_5
T_9_10_lc_trk_g0_6
T_9_10_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_sump2.ctrl_06_regZ0Z_28
T_6_10_wire_logic_cluster/lc_4/out
T_0_10_span12_horz_4
T_9_10_lc_trk_g0_7
T_9_10_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_sump2.b_do_59
T_17_17_wire_logic_cluster/lc_0/out
T_14_17_sp12_h_l_0
T_19_17_lc_trk_g0_4
T_19_17_wire_logic_cluster/lc_3/in_3

End 

Net : u_mesa_core.rx_loc_d_4
T_27_21_wire_logic_cluster/lc_6/out
T_27_15_sp12_v_t_23
T_27_25_lc_trk_g3_4
T_27_25_wire_logic_cluster/lc_4/in_3

End 

Net : lb_rd_d_28
T_19_15_wire_logic_cluster/lc_6/out
T_18_15_sp12_h_l_0
T_24_15_lc_trk_g1_7
T_24_15_wire_logic_cluster/lc_7/in_3

End 

Net : lb_rd_d_25
T_20_16_wire_logic_cluster/lc_6/out
T_19_16_sp12_h_l_0
T_23_16_lc_trk_g0_3
T_23_16_wire_logic_cluster/lc_2/in_3

End 

Net : lb_rd_d_10
T_19_17_wire_logic_cluster/lc_5/out
T_19_17_sp12_h_l_1
T_24_17_lc_trk_g0_5
T_24_17_wire_logic_cluster/lc_4/in_3

End 

Net : u_mesa_core.rx_loc_d_0
T_27_21_wire_logic_cluster/lc_0/out
T_24_21_sp12_h_l_0
T_24_21_lc_trk_g1_3
T_24_21_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_sump2.b_do_p1Z0Z_50
T_20_17_wire_logic_cluster/lc_4/out
T_19_17_sp4_h_l_0
T_20_17_lc_trk_g2_0
T_20_17_wire_logic_cluster/lc_7/in_1

End 

Net : u_core.u_sump2.ctrl_08_regZ0Z_11
T_12_9_wire_logic_cluster/lc_3/out
T_13_5_sp4_v_t_42
T_13_7_lc_trk_g3_7
T_13_7_wire_logic_cluster/lc_3/in_1

End 

Net : lb_wr_d_16
T_24_20_wire_logic_cluster/lc_4/out
T_23_20_sp4_h_l_0
T_22_20_lc_trk_g0_0
T_22_20_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.u_sump2.ctrl_13_regZ0Z_6
T_12_14_wire_logic_cluster/lc_4/out
T_10_14_sp4_h_l_5
T_10_14_lc_trk_g0_0
T_10_14_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_sump2.b_do_p1Z0Z_3
T_17_11_wire_logic_cluster/lc_0/out
T_18_8_sp4_v_t_41
T_17_12_lc_trk_g1_4
T_17_12_wire_logic_cluster/lc_4/in_1

End 

Net : u_mesa_core.u_mesa2lb.lb_rd_fsmZ0Z_3
T_22_17_wire_logic_cluster/lc_6/out
T_23_15_sp4_v_t_40
T_22_18_lc_trk_g3_0
T_22_18_wire_logic_cluster/lc_4/in_1

T_22_17_wire_logic_cluster/lc_6/out
T_23_15_sp4_v_t_40
T_22_17_lc_trk_g1_5
T_22_17_input_2_6
T_22_17_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_sump2.b_do_63
T_23_17_wire_logic_cluster/lc_5/out
T_23_13_sp4_v_t_47
T_22_15_lc_trk_g0_1
T_22_15_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_sump2.ctrl_13_regZ0Z_0
T_7_10_wire_logic_cluster/lc_0/out
T_7_8_sp4_v_t_45
T_7_12_lc_trk_g0_0
T_7_12_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_sump2.ram_rd_dZ0Z_17
T_21_16_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_36
T_20_15_lc_trk_g0_1
T_20_15_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_sump2.b_do_p1Z0Z_62
T_18_17_wire_logic_cluster/lc_6/out
T_18_17_sp4_h_l_1
T_19_17_lc_trk_g2_1
T_19_17_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_gpio_core.pin_cfg_p1_3
T_5_23_wire_logic_cluster/lc_4/out
T_5_22_sp4_v_t_40
T_5_24_lc_trk_g3_5
T_5_24_wire_logic_cluster/lc_3/in_1

T_5_23_wire_logic_cluster/lc_4/out
T_5_23_lc_trk_g1_4
T_5_23_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_sump2.ctrl_08_regZ0Z_5
T_12_11_wire_logic_cluster/lc_3/out
T_12_11_sp4_h_l_11
T_14_11_lc_trk_g2_6
T_14_11_wire_logic_cluster/lc_7/in_1

End 

Net : lb_rd_rdy_pZ0Z1
T_22_16_wire_logic_cluster/lc_2/out
T_23_15_sp4_v_t_37
T_23_18_lc_trk_g0_5
T_23_18_wire_logic_cluster/lc_6/in_1

End 

Net : u_mesa_pi_spi.miso_srZ0Z_19
T_13_14_wire_logic_cluster/lc_1/out
T_9_14_sp12_h_l_1
T_21_14_sp12_h_l_1
T_25_14_sp4_h_l_4
T_28_10_sp4_v_t_41
T_28_13_lc_trk_g0_1
T_28_13_wire_logic_cluster/lc_0/in_1

End 

Net : u_mesa_pi_spi.miso_sr_rstZ0Z_11
T_21_9_wire_logic_cluster/lc_0/out
T_21_7_sp4_v_t_45
T_18_11_sp4_h_l_8
T_14_11_sp4_h_l_11
T_13_11_sp4_v_t_46
T_13_14_lc_trk_g0_6
T_13_14_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u1_lb_rd_d_8
T_18_14_wire_logic_cluster/lc_2/out
T_19_14_lc_trk_g1_2
T_19_14_wire_logic_cluster/lc_3/in_0

End 

Net : u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_cfg_p1Z0Z_0
T_5_26_wire_logic_cluster/lc_6/out
T_5_26_lc_trk_g3_6
T_5_26_wire_logic_cluster/lc_3/in_0

T_5_26_wire_logic_cluster/lc_6/out
T_5_26_lc_trk_g3_6
T_5_26_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_cfg_p1Z0Z_0
T_5_22_wire_logic_cluster/lc_6/out
T_5_22_lc_trk_g2_6
T_5_22_wire_logic_cluster/lc_0/in_0

T_5_22_wire_logic_cluster/lc_6/out
T_5_22_lc_trk_g2_6
T_5_22_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_sump2.d_addr_7_i_m2_i_o2_2_0_cascade_
T_17_13_wire_logic_cluster/lc_2/ltout
T_17_13_wire_logic_cluster/lc_3/in_2

End 

Net : u_mesa_core.u_mesa_decode.byte_sr_RNII5ESZ0Z_0_cascade_
T_27_21_wire_logic_cluster/lc_2/ltout
T_27_21_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_gpio_core.gen_i1_7__u_gpio_pin.mZ0Z16_cascade_
T_5_23_wire_logic_cluster/lc_6/ltout
T_5_23_wire_logic_cluster/lc_7/in_2

End 

Net : u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_oe_l_RNO_0_3_cascade_
T_7_25_wire_logic_cluster/lc_0/ltout
T_7_25_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_sump2.N_123_cascade_
T_14_13_wire_logic_cluster/lc_1/ltout
T_14_13_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_oe_l_RNO_0_13_cascade_
T_16_10_wire_logic_cluster/lc_0/ltout
T_16_10_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u1_lb_rd_d_29
T_22_17_wire_logic_cluster/lc_4/out
T_23_17_sp4_h_l_8
T_22_17_lc_trk_g1_0
T_22_17_input_2_3
T_22_17_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_sump2.b_do_p1Z0Z_47
T_19_11_wire_logic_cluster/lc_1/out
T_20_9_sp4_v_t_46
T_20_13_lc_trk_g1_3
T_20_13_input_2_2
T_20_13_wire_logic_cluster/lc_2/in_2

End 

Net : u_core.u_sump2.ram_rd_dZ0Z_22
T_16_15_wire_logic_cluster/lc_5/out
T_17_14_sp4_v_t_43
T_17_17_lc_trk_g0_3
T_17_17_input_2_1
T_17_17_wire_logic_cluster/lc_1/in_2

End 

Net : u_mesa_core.u_mesa2lb.readingZ0
T_26_24_wire_logic_cluster/lc_1/out
T_25_24_sp4_h_l_10
T_26_24_lc_trk_g2_2
T_26_24_input_2_2
T_26_24_wire_logic_cluster/lc_2/in_2

T_26_24_wire_logic_cluster/lc_1/out
T_25_24_sp4_h_l_10
T_26_24_lc_trk_g2_2
T_26_24_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u1_lb_rd_d_9
T_20_14_wire_logic_cluster/lc_6/out
T_20_14_lc_trk_g2_6
T_20_14_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_cfg_p1Z0Z_3
T_5_22_wire_logic_cluster/lc_5/out
T_5_22_lc_trk_g1_5
T_5_22_wire_logic_cluster/lc_3/in_1

T_5_22_wire_logic_cluster/lc_5/out
T_5_22_lc_trk_g1_5
T_5_22_wire_logic_cluster/lc_4/in_0

T_5_22_wire_logic_cluster/lc_5/out
T_5_22_lc_trk_g1_5
T_5_22_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_cfg_p1Z0Z_3
T_10_26_wire_logic_cluster/lc_1/out
T_11_26_lc_trk_g1_1
T_11_26_wire_logic_cluster/lc_3/in_1

T_10_26_wire_logic_cluster/lc_1/out
T_11_26_lc_trk_g1_1
T_11_26_wire_logic_cluster/lc_6/in_0

T_10_26_wire_logic_cluster/lc_1/out
T_11_26_lc_trk_g0_1
T_11_26_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u1_lb_rd_d_15
T_20_17_wire_logic_cluster/lc_0/out
T_20_17_lc_trk_g1_0
T_20_17_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_ctrl_p1_1
T_11_26_wire_logic_cluster/lc_1/out
T_12_26_lc_trk_g0_1
T_12_26_wire_logic_cluster/lc_0/in_1

T_11_26_wire_logic_cluster/lc_1/out
T_12_26_lc_trk_g0_1
T_12_26_input_2_3
T_12_26_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_ctrl_pZ0Z1
T_10_26_wire_logic_cluster/lc_2/out
T_9_26_lc_trk_g2_2
T_9_26_wire_logic_cluster/lc_5/in_1

T_10_26_wire_logic_cluster/lc_2/out
T_9_26_lc_trk_g2_2
T_9_26_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_cfg_p1Z0Z_2
T_7_24_wire_logic_cluster/lc_5/out
T_7_25_lc_trk_g0_5
T_7_25_wire_logic_cluster/lc_0/in_1

T_7_24_wire_logic_cluster/lc_5/out
T_7_25_lc_trk_g1_5
T_7_25_wire_logic_cluster/lc_3/in_1

T_7_24_wire_logic_cluster/lc_5/out
T_7_25_lc_trk_g1_5
T_7_25_wire_logic_cluster/lc_4/in_0

End 

Net : subslot_ctrl_1
T_24_25_wire_logic_cluster/lc_1/out
T_24_24_lc_trk_g0_1
T_24_24_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.u1_lb_rd_d_12
T_20_15_wire_logic_cluster/lc_7/out
T_20_15_lc_trk_g2_7
T_20_15_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_sump2.ctrl_cmd_xferZ0
T_16_13_wire_logic_cluster/lc_5/out
T_16_9_sp4_v_t_47
T_16_11_lc_trk_g2_2
T_16_11_wire_logic_cluster/lc_7/cen

T_16_13_wire_logic_cluster/lc_5/out
T_16_9_sp4_v_t_47
T_16_11_lc_trk_g2_2
T_16_11_wire_logic_cluster/lc_7/cen

T_16_13_wire_logic_cluster/lc_5/out
T_16_9_sp4_v_t_47
T_16_11_lc_trk_g2_2
T_16_11_wire_logic_cluster/lc_7/cen

T_16_13_wire_logic_cluster/lc_5/out
T_16_9_sp4_v_t_47
T_16_11_lc_trk_g2_2
T_16_11_wire_logic_cluster/lc_7/cen

T_16_13_wire_logic_cluster/lc_5/out
T_16_9_sp4_v_t_47
T_16_11_lc_trk_g2_2
T_16_11_wire_logic_cluster/lc_7/cen

T_16_13_wire_logic_cluster/lc_5/out
T_16_13_lc_trk_g2_5
T_16_13_wire_logic_cluster/lc_5/in_0

T_16_13_wire_logic_cluster/lc_5/out
T_16_13_lc_trk_g2_5
T_16_13_wire_logic_cluster/lc_3/in_0

End 

Net : u_mesa_pi_spi.g0_0
T_27_11_wire_logic_cluster/lc_6/out
T_25_11_sp4_h_l_9
T_28_11_sp4_v_t_39
T_27_15_lc_trk_g1_2
T_27_15_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_ctrl_pZ0Z1
T_7_25_wire_logic_cluster/lc_2/out
T_7_25_lc_trk_g0_2
T_7_25_input_2_0
T_7_25_wire_logic_cluster/lc_0/in_2

T_7_25_wire_logic_cluster/lc_2/out
T_7_25_lc_trk_g0_2
T_7_25_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u1_lb_rd_d_24
T_19_18_wire_logic_cluster/lc_4/out
T_19_18_lc_trk_g1_4
T_19_18_input_2_1
T_19_18_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u1_lb_rd_d_30
T_18_17_wire_logic_cluster/lc_7/out
T_18_17_lc_trk_g1_7
T_18_17_input_2_0
T_18_17_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u1_lb_rd_d_20
T_20_18_wire_logic_cluster/lc_6/out
T_20_18_lc_trk_g2_6
T_20_18_input_2_0
T_20_18_wire_logic_cluster/lc_0/in_2

End 

Net : subslot_ctrl_2
T_24_25_wire_logic_cluster/lc_2/out
T_24_24_lc_trk_g0_2
T_24_24_input_2_6
T_24_24_wire_logic_cluster/lc_6/in_2

End 

Net : u_mesa_pi_spi.g0_2_0_0
T_26_12_wire_logic_cluster/lc_5/out
T_27_13_lc_trk_g3_5
T_27_13_wire_logic_cluster/lc_7/in_3

End 

Net : u_mesa_pi_spi.g0_2_3_0
T_27_13_wire_logic_cluster/lc_7/out
T_26_14_lc_trk_g1_7
T_26_14_wire_logic_cluster/lc_4/in_0

End 

Net : u_mesa_pi_spi.m17_e_1
T_27_11_wire_logic_cluster/lc_5/out
T_27_11_lc_trk_g2_5
T_27_11_wire_logic_cluster/lc_2/in_1

End 

Net : u_mesa_pi_spi.id_bit_cntZ0Z_2
T_26_11_wire_logic_cluster/lc_2/out
T_27_11_lc_trk_g1_2
T_27_11_wire_logic_cluster/lc_5/in_0

T_26_11_wire_logic_cluster/lc_2/out
T_27_10_lc_trk_g2_2
T_27_10_wire_logic_cluster/lc_4/in_0

T_26_11_wire_logic_cluster/lc_2/out
T_27_11_lc_trk_g1_2
T_27_11_wire_logic_cluster/lc_0/in_3

T_26_11_wire_logic_cluster/lc_2/out
T_27_12_lc_trk_g3_2
T_27_12_wire_logic_cluster/lc_3/in_0

T_26_11_wire_logic_cluster/lc_2/out
T_26_10_sp4_v_t_36
T_26_13_lc_trk_g1_4
T_26_13_input_2_7
T_26_13_wire_logic_cluster/lc_7/in_2

T_26_11_wire_logic_cluster/lc_2/out
T_27_10_sp4_v_t_37
T_27_13_lc_trk_g0_5
T_27_13_input_2_7
T_27_13_wire_logic_cluster/lc_7/in_2

T_26_11_wire_logic_cluster/lc_2/out
T_26_10_sp4_v_t_36
T_26_14_lc_trk_g0_1
T_26_14_input_2_7
T_26_14_wire_logic_cluster/lc_7/in_2

T_26_11_wire_logic_cluster/lc_2/out
T_27_12_lc_trk_g3_2
T_27_12_input_2_7
T_27_12_wire_logic_cluster/lc_7/in_2

T_26_11_wire_logic_cluster/lc_2/out
T_27_10_sp4_v_t_37
T_27_14_lc_trk_g1_0
T_27_14_wire_logic_cluster/lc_2/in_1

T_26_11_wire_logic_cluster/lc_2/out
T_27_10_sp4_v_t_37
T_27_13_lc_trk_g0_5
T_27_13_wire_logic_cluster/lc_1/in_0

T_26_11_wire_logic_cluster/lc_2/out
T_26_10_sp4_v_t_36
T_26_13_lc_trk_g1_4
T_26_13_input_2_5
T_26_13_wire_logic_cluster/lc_5/in_2

T_26_11_wire_logic_cluster/lc_2/out
T_26_10_sp4_v_t_36
T_26_14_lc_trk_g1_1
T_26_14_wire_logic_cluster/lc_3/in_1

T_26_11_wire_logic_cluster/lc_2/out
T_27_12_lc_trk_g3_2
T_27_12_wire_logic_cluster/lc_4/in_3

T_26_11_wire_logic_cluster/lc_2/out
T_26_10_sp4_v_t_36
T_26_14_lc_trk_g0_1
T_26_14_input_2_5
T_26_14_wire_logic_cluster/lc_5/in_2

T_26_11_wire_logic_cluster/lc_2/out
T_26_10_sp4_v_t_36
T_26_13_lc_trk_g0_4
T_26_13_wire_logic_cluster/lc_1/in_1

T_26_11_wire_logic_cluster/lc_2/out
T_27_10_lc_trk_g2_2
T_27_10_wire_logic_cluster/lc_3/in_3

T_26_11_wire_logic_cluster/lc_2/out
T_27_10_lc_trk_g2_2
T_27_10_wire_logic_cluster/lc_1/in_1

T_26_11_wire_logic_cluster/lc_2/out
T_27_10_lc_trk_g3_2
T_27_10_wire_logic_cluster/lc_6/in_3

T_26_11_wire_logic_cluster/lc_2/out
T_27_10_sp4_v_t_37
T_27_13_lc_trk_g0_5
T_27_13_wire_logic_cluster/lc_5/in_0

T_26_11_wire_logic_cluster/lc_2/out
T_27_10_sp4_v_t_37
T_27_14_sp4_v_t_38
T_27_15_lc_trk_g2_6
T_27_15_wire_logic_cluster/lc_3/in_3

T_26_11_wire_logic_cluster/lc_2/out
T_26_11_lc_trk_g1_2
T_26_11_wire_logic_cluster/lc_2/in_1

End 

Net : u_mesa_pi_spi.id_bit_cntZ0Z_0
T_26_11_wire_logic_cluster/lc_0/out
T_27_11_lc_trk_g0_0
T_27_11_wire_logic_cluster/lc_0/in_0

T_26_11_wire_logic_cluster/lc_0/out
T_27_11_lc_trk_g0_0
T_27_11_wire_logic_cluster/lc_5/in_1

T_26_11_wire_logic_cluster/lc_0/out
T_27_11_lc_trk_g0_0
T_27_11_wire_logic_cluster/lc_7/in_1

T_26_11_wire_logic_cluster/lc_0/out
T_27_9_sp4_v_t_44
T_26_13_lc_trk_g2_1
T_26_13_wire_logic_cluster/lc_7/in_0

T_26_11_wire_logic_cluster/lc_0/out
T_26_7_sp12_v_t_23
T_26_14_lc_trk_g3_3
T_26_14_wire_logic_cluster/lc_7/in_1

T_26_11_wire_logic_cluster/lc_0/out
T_27_9_sp4_v_t_44
T_27_13_lc_trk_g1_1
T_27_13_wire_logic_cluster/lc_7/in_1

T_26_11_wire_logic_cluster/lc_0/out
T_27_12_lc_trk_g2_0
T_27_12_wire_logic_cluster/lc_3/in_3

T_26_11_wire_logic_cluster/lc_0/out
T_27_11_lc_trk_g0_0
T_27_11_wire_logic_cluster/lc_4/in_0

T_26_11_wire_logic_cluster/lc_0/out
T_27_12_lc_trk_g2_0
T_27_12_wire_logic_cluster/lc_7/in_1

T_26_11_wire_logic_cluster/lc_0/out
T_26_7_sp12_v_t_23
T_26_14_lc_trk_g3_3
T_26_14_wire_logic_cluster/lc_5/in_1

T_26_11_wire_logic_cluster/lc_0/out
T_27_9_sp4_v_t_44
T_26_13_lc_trk_g2_1
T_26_13_wire_logic_cluster/lc_5/in_0

T_26_11_wire_logic_cluster/lc_0/out
T_27_12_lc_trk_g2_0
T_27_12_wire_logic_cluster/lc_4/in_0

T_26_11_wire_logic_cluster/lc_0/out
T_26_7_sp12_v_t_23
T_26_14_lc_trk_g3_3
T_26_14_wire_logic_cluster/lc_3/in_3

T_26_11_wire_logic_cluster/lc_0/out
T_27_9_sp4_v_t_44
T_27_13_lc_trk_g1_1
T_27_13_wire_logic_cluster/lc_1/in_3

T_26_11_wire_logic_cluster/lc_0/out
T_27_9_sp4_v_t_44
T_26_13_lc_trk_g2_1
T_26_13_wire_logic_cluster/lc_1/in_0

T_26_11_wire_logic_cluster/lc_0/out
T_27_11_lc_trk_g0_0
T_27_11_wire_logic_cluster/lc_3/in_1

T_26_11_wire_logic_cluster/lc_0/out
T_27_10_lc_trk_g2_0
T_27_10_wire_logic_cluster/lc_5/in_1

T_26_11_wire_logic_cluster/lc_0/out
T_27_9_sp4_v_t_44
T_27_13_sp4_v_t_40
T_27_15_lc_trk_g2_5
T_27_15_wire_logic_cluster/lc_2/in_1

T_26_11_wire_logic_cluster/lc_0/out
T_27_9_sp4_v_t_44
T_27_13_sp4_v_t_40
T_27_15_lc_trk_g2_5
T_27_15_input_2_5
T_27_15_wire_logic_cluster/lc_5/in_2

T_26_11_wire_logic_cluster/lc_0/out
T_27_9_sp4_v_t_44
T_27_13_lc_trk_g1_1
T_27_13_wire_logic_cluster/lc_5/in_3

T_26_11_wire_logic_cluster/lc_0/out
T_26_11_lc_trk_g3_0
T_26_11_wire_logic_cluster/lc_0/in_1

End 

Net : u_mesa_pi_spi.g0_4
T_27_11_wire_logic_cluster/lc_0/out
T_27_7_sp12_v_t_23
T_27_15_lc_trk_g2_0
T_27_15_wire_logic_cluster/lc_0/in_0

End 

Net : u_mesa_pi_spi.g0_i_m2_i_o4_4
T_27_10_wire_logic_cluster/lc_4/out
T_27_8_sp4_v_t_37
T_27_11_lc_trk_g0_5
T_27_11_input_2_3
T_27_11_wire_logic_cluster/lc_3/in_2

End 

Net : u_mesa_pi_spi.g0_i_m2_i_o4_5
T_27_11_wire_logic_cluster/lc_3/out
T_27_10_sp12_v_t_22
T_27_15_lc_trk_g3_6
T_27_15_wire_logic_cluster/lc_6/in_1

End 

Net : subslot_ctrl_3
T_24_25_wire_logic_cluster/lc_3/out
T_24_24_lc_trk_g0_3
T_24_24_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_gpio_core.lb_0080_regZ0Z_10
T_18_20_wire_logic_cluster/lc_2/out
T_18_21_lc_trk_g1_2
T_18_21_wire_logic_cluster/lc_6/in_3

T_18_20_wire_logic_cluster/lc_2/out
T_18_21_lc_trk_g1_2
T_18_21_wire_logic_cluster/lc_1/in_0

End 

Net : u_mesa_pi_spi.g0_2_3_2
T_27_12_wire_logic_cluster/lc_7/out
T_26_13_lc_trk_g1_7
T_26_13_wire_logic_cluster/lc_2/in_0

End 

Net : u_mesa_pi_spi.miso_sr_rstZ0Z_15
T_28_12_wire_logic_cluster/lc_0/out
T_28_10_sp4_v_t_45
T_25_14_sp4_h_l_8
T_26_14_lc_trk_g2_0
T_26_14_wire_logic_cluster/lc_1/in_3

End 

Net : u_mesa_pi_spi.miso_srZ0Z_15
T_26_14_wire_logic_cluster/lc_1/out
T_22_14_sp12_h_l_1
T_10_14_sp12_h_l_1
T_10_14_sp4_h_l_0
T_6_14_sp4_h_l_8
T_5_14_sp4_v_t_39
T_5_18_lc_trk_g1_2
T_5_18_wire_logic_cluster/lc_0/in_1

T_26_14_wire_logic_cluster/lc_1/out
T_26_14_lc_trk_g3_1
T_26_14_input_2_0
T_26_14_wire_logic_cluster/lc_0/in_2

End 

Net : u_mesa_pi_spi.g0_2_0_2
T_26_12_wire_logic_cluster/lc_3/out
T_27_12_lc_trk_g1_3
T_27_12_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_sump2.ctrl_06_regZ0Z_21
T_10_7_wire_logic_cluster/lc_5/out
T_8_7_sp4_h_l_7
T_7_7_lc_trk_g0_7
T_7_7_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_sump2.events_preZ0Z_12
T_12_8_wire_logic_cluster/lc_0/out
T_12_8_sp4_h_l_5
T_14_8_lc_trk_g2_0
T_14_8_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.ctrl_08_regZ0Z_4
T_12_11_wire_logic_cluster/lc_2/out
T_13_11_sp4_h_l_4
T_15_11_lc_trk_g3_1
T_15_11_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.ctrl_06_regZ0Z_20
T_10_7_wire_logic_cluster/lc_4/out
T_8_7_sp4_h_l_5
T_7_7_lc_trk_g1_5
T_7_7_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_sump2.ctrl_13_regZ0Z_24
T_11_13_wire_logic_cluster/lc_1/out
T_10_13_sp4_h_l_10
T_9_13_lc_trk_g1_2
T_9_13_wire_logic_cluster/lc_6/in_3

End 

Net : lb_rd_d_16
T_22_17_wire_logic_cluster/lc_1/out
T_22_17_sp4_h_l_7
T_24_17_lc_trk_g3_2
T_24_17_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_sump2.ctrl_13_regZ0Z_31
T_12_14_wire_logic_cluster/lc_1/out
T_11_14_sp4_h_l_10
T_10_14_lc_trk_g0_2
T_10_14_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_sump2.b_doZ0Z_40
T_17_10_wire_logic_cluster/lc_7/out
T_18_9_sp4_v_t_47
T_18_12_lc_trk_g0_7
T_18_12_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_sump2.ctrl_06_regZ0Z_24
T_6_10_wire_logic_cluster/lc_0/out
T_7_10_sp4_h_l_0
T_9_10_lc_trk_g2_5
T_9_10_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_sump2.ctrl_06_regZ0Z_31
T_6_10_wire_logic_cluster/lc_7/out
T_6_7_sp4_v_t_38
T_5_8_lc_trk_g2_6
T_5_8_wire_logic_cluster/lc_1/in_3

End 

Net : u_mesa_pi_spi.id_bit_cntZ0Z_1
T_26_11_wire_logic_cluster/lc_1/out
T_27_11_lc_trk_g1_1
T_27_11_wire_logic_cluster/lc_5/in_3

T_26_11_wire_logic_cluster/lc_1/out
T_27_11_lc_trk_g0_1
T_27_11_wire_logic_cluster/lc_0/in_1

T_26_11_wire_logic_cluster/lc_1/out
T_27_10_lc_trk_g2_1
T_27_10_wire_logic_cluster/lc_4/in_1

T_26_11_wire_logic_cluster/lc_1/out
T_25_11_sp4_h_l_10
T_28_11_sp4_v_t_38
T_27_13_lc_trk_g0_3
T_27_13_wire_logic_cluster/lc_7/in_0

T_26_11_wire_logic_cluster/lc_1/out
T_26_8_sp12_v_t_22
T_26_13_lc_trk_g2_6
T_26_13_wire_logic_cluster/lc_7/in_1

T_26_11_wire_logic_cluster/lc_1/out
T_26_8_sp12_v_t_22
T_26_14_lc_trk_g2_5
T_26_14_wire_logic_cluster/lc_7/in_0

T_26_11_wire_logic_cluster/lc_1/out
T_27_12_lc_trk_g3_1
T_27_12_wire_logic_cluster/lc_3/in_1

T_26_11_wire_logic_cluster/lc_1/out
T_27_11_lc_trk_g0_1
T_27_11_wire_logic_cluster/lc_4/in_1

T_26_11_wire_logic_cluster/lc_1/out
T_25_11_sp4_h_l_10
T_28_11_sp4_v_t_38
T_27_13_lc_trk_g1_3
T_27_13_wire_logic_cluster/lc_1/in_1

T_26_11_wire_logic_cluster/lc_1/out
T_25_11_sp4_h_l_10
T_28_11_sp4_v_t_38
T_27_15_lc_trk_g1_3
T_27_15_wire_logic_cluster/lc_1/in_1

T_26_11_wire_logic_cluster/lc_1/out
T_27_12_lc_trk_g2_1
T_27_12_wire_logic_cluster/lc_7/in_0

T_26_11_wire_logic_cluster/lc_1/out
T_26_8_sp12_v_t_22
T_26_13_lc_trk_g2_6
T_26_13_wire_logic_cluster/lc_5/in_1

T_26_11_wire_logic_cluster/lc_1/out
T_26_8_sp12_v_t_22
T_26_14_lc_trk_g2_5
T_26_14_wire_logic_cluster/lc_3/in_0

T_26_11_wire_logic_cluster/lc_1/out
T_26_8_sp12_v_t_22
T_26_14_lc_trk_g2_5
T_26_14_wire_logic_cluster/lc_5/in_0

T_26_11_wire_logic_cluster/lc_1/out
T_27_12_lc_trk_g2_1
T_27_12_wire_logic_cluster/lc_4/in_1

T_26_11_wire_logic_cluster/lc_1/out
T_27_10_lc_trk_g2_1
T_27_10_wire_logic_cluster/lc_3/in_0

T_26_11_wire_logic_cluster/lc_1/out
T_26_8_sp12_v_t_22
T_26_13_lc_trk_g2_6
T_26_13_wire_logic_cluster/lc_1/in_3

T_26_11_wire_logic_cluster/lc_1/out
T_27_10_lc_trk_g2_1
T_27_10_input_2_5
T_27_10_wire_logic_cluster/lc_5/in_2

T_26_11_wire_logic_cluster/lc_1/out
T_25_11_sp4_h_l_10
T_28_11_sp4_v_t_38
T_27_15_lc_trk_g1_3
T_27_15_input_2_2
T_27_15_wire_logic_cluster/lc_2/in_2

T_26_11_wire_logic_cluster/lc_1/out
T_25_11_sp4_h_l_10
T_28_11_sp4_v_t_38
T_27_13_lc_trk_g1_3
T_27_13_wire_logic_cluster/lc_5/in_1

T_26_11_wire_logic_cluster/lc_1/out
T_26_11_lc_trk_g3_1
T_26_11_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_sump2.b_doZ0Z_46
T_23_12_wire_logic_cluster/lc_6/out
T_24_11_sp4_v_t_45
T_23_14_lc_trk_g3_5
T_23_14_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_sump2.ctrl_13_regZ0Z_1
T_7_10_wire_logic_cluster/lc_1/out
T_7_8_sp4_v_t_47
T_7_12_lc_trk_g1_2
T_7_12_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.b_do_54
T_18_18_wire_logic_cluster/lc_2/out
T_18_14_sp4_v_t_41
T_18_15_lc_trk_g3_1
T_18_15_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_sump2.ctrl_13_regZ0Z_12
T_7_10_wire_logic_cluster/lc_4/out
T_8_10_sp4_h_l_8
T_9_10_lc_trk_g2_0
T_9_10_wire_logic_cluster/lc_3/in_3

End 

Net : u_mesa_pi_spi.lb_rd_rdy_pZ0Z1
T_17_15_wire_logic_cluster/lc_5/out
T_18_13_sp4_v_t_38
T_17_14_lc_trk_g2_6
T_17_14_wire_logic_cluster/lc_1/in_3

T_17_15_wire_logic_cluster/lc_5/out
T_17_15_lc_trk_g2_5
T_17_15_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.events_preZ0Z_9
T_15_8_wire_logic_cluster/lc_6/out
T_15_6_sp4_v_t_41
T_15_8_lc_trk_g3_4
T_15_8_wire_logic_cluster/lc_4/in_3

End 

Net : u_mesa_core.rx_loc_stop
T_26_20_wire_logic_cluster/lc_7/out
T_27_18_sp4_v_t_42
T_26_22_lc_trk_g1_7
T_26_22_wire_logic_cluster/lc_5/in_3

T_26_20_wire_logic_cluster/lc_7/out
T_26_20_lc_trk_g3_7
T_26_20_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_sump2.a_addr_p1Z0Z_8
T_10_13_wire_logic_cluster/lc_1/out
T_11_9_sp4_v_t_38
T_10_10_lc_trk_g2_6
T_10_10_wire_logic_cluster/lc_7/in_3

End 

Net : lb_wr_d_18
T_23_22_wire_logic_cluster/lc_2/out
T_24_18_sp4_v_t_40
T_23_19_lc_trk_g3_0
T_23_19_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.ctrl_06_regZ0Z_18
T_10_7_wire_logic_cluster/lc_2/out
T_8_7_sp4_h_l_1
T_7_7_lc_trk_g1_1
T_7_7_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.ctrl_06_regZ0Z_27
T_6_10_wire_logic_cluster/lc_3/out
T_6_6_sp4_v_t_43
T_5_8_lc_trk_g1_6
T_5_8_wire_logic_cluster/lc_0/in_3

End 

Net : lb_wr_d_19
T_23_22_wire_logic_cluster/lc_3/out
T_23_18_sp4_v_t_43
T_22_19_lc_trk_g3_3
T_22_19_wire_logic_cluster/lc_7/in_3

End 

Net : lb_wr_d_20
T_23_22_wire_logic_cluster/lc_4/out
T_23_21_sp4_v_t_40
T_22_25_lc_trk_g1_5
T_22_25_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_sump2.b_doZ0Z_10
T_20_13_wire_logic_cluster/lc_4/out
T_21_11_sp4_v_t_36
T_21_14_lc_trk_g0_4
T_21_14_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_sump2.ctrl_13_regZ0Z_19
T_7_11_wire_logic_cluster/lc_3/out
T_8_10_sp4_v_t_39
T_7_13_lc_trk_g2_7
T_7_13_wire_logic_cluster/lc_6/in_3

End 

Net : u_mesa_pi_spi.id_bit_cntZ0Z_6
T_26_11_wire_logic_cluster/lc_6/out
T_27_11_lc_trk_g0_6
T_27_11_input_2_0
T_27_11_wire_logic_cluster/lc_0/in_2

T_26_11_wire_logic_cluster/lc_6/out
T_27_11_lc_trk_g0_6
T_27_11_input_2_4
T_27_11_wire_logic_cluster/lc_4/in_2

T_26_11_wire_logic_cluster/lc_6/out
T_27_10_sp4_v_t_45
T_27_14_lc_trk_g0_0
T_27_14_wire_logic_cluster/lc_2/in_0

T_26_11_wire_logic_cluster/lc_6/out
T_27_11_lc_trk_g0_6
T_27_11_wire_logic_cluster/lc_3/in_3

T_26_11_wire_logic_cluster/lc_6/out
T_25_11_sp4_h_l_4
T_28_11_sp4_v_t_44
T_27_15_lc_trk_g2_1
T_27_15_wire_logic_cluster/lc_7/in_0

T_26_11_wire_logic_cluster/lc_6/out
T_25_11_sp4_h_l_4
T_28_11_sp4_v_t_44
T_27_14_lc_trk_g3_4
T_27_14_wire_logic_cluster/lc_5/in_0

T_26_11_wire_logic_cluster/lc_6/out
T_25_11_sp4_h_l_4
T_28_11_sp4_v_t_44
T_27_14_lc_trk_g3_4
T_27_14_wire_logic_cluster/lc_3/in_0

T_26_11_wire_logic_cluster/lc_6/out
T_25_11_sp4_h_l_4
T_28_11_sp4_v_t_44
T_27_14_lc_trk_g3_4
T_27_14_wire_logic_cluster/lc_7/in_0

T_26_11_wire_logic_cluster/lc_6/out
T_25_11_sp4_h_l_4
T_28_11_sp4_v_t_44
T_27_15_lc_trk_g2_1
T_27_15_wire_logic_cluster/lc_4/in_3

T_26_11_wire_logic_cluster/lc_6/out
T_27_10_sp4_v_t_45
T_27_14_lc_trk_g0_0
T_27_14_input_2_6
T_27_14_wire_logic_cluster/lc_6/in_2

T_26_11_wire_logic_cluster/lc_6/out
T_27_10_sp4_v_t_45
T_27_14_lc_trk_g0_0
T_27_14_input_2_4
T_27_14_wire_logic_cluster/lc_4/in_2

T_26_11_wire_logic_cluster/lc_6/out
T_27_10_sp4_v_t_45
T_28_14_sp4_h_l_8
T_28_14_lc_trk_g1_5
T_28_14_wire_logic_cluster/lc_0/in_0

T_26_11_wire_logic_cluster/lc_6/out
T_25_11_sp4_h_l_4
T_28_11_sp4_v_t_44
T_25_15_sp4_h_l_2
T_26_15_lc_trk_g3_2
T_26_15_input_2_1
T_26_15_wire_logic_cluster/lc_1/in_2

T_26_11_wire_logic_cluster/lc_6/out
T_26_11_lc_trk_g1_6
T_26_11_wire_logic_cluster/lc_6/in_1

End 

Net : u_mesa_pi_spi.id_bit_cntZ0Z_7
T_26_11_wire_logic_cluster/lc_7/out
T_27_10_lc_trk_g3_7
T_27_10_input_2_4
T_27_10_wire_logic_cluster/lc_4/in_2

T_26_11_wire_logic_cluster/lc_7/out
T_27_11_lc_trk_g0_7
T_27_11_input_2_7
T_27_11_wire_logic_cluster/lc_7/in_2

T_26_11_wire_logic_cluster/lc_7/out
T_27_10_lc_trk_g3_7
T_27_10_wire_logic_cluster/lc_0/in_0

T_26_11_wire_logic_cluster/lc_7/out
T_24_11_sp4_h_l_11
T_27_11_sp4_v_t_41
T_27_14_lc_trk_g1_1
T_27_14_input_2_2
T_27_14_wire_logic_cluster/lc_2/in_2

T_26_11_wire_logic_cluster/lc_7/out
T_27_11_lc_trk_g0_7
T_27_11_wire_logic_cluster/lc_4/in_3

T_26_11_wire_logic_cluster/lc_7/out
T_24_11_sp4_h_l_11
T_27_11_sp4_v_t_41
T_27_15_lc_trk_g0_4
T_27_15_input_2_0
T_27_15_wire_logic_cluster/lc_0/in_2

T_26_11_wire_logic_cluster/lc_7/out
T_27_11_lc_trk_g1_7
T_27_11_wire_logic_cluster/lc_2/in_0

T_26_11_wire_logic_cluster/lc_7/out
T_26_10_sp4_v_t_46
T_26_13_lc_trk_g1_6
T_26_13_wire_logic_cluster/lc_6/in_1

T_26_11_wire_logic_cluster/lc_7/out
T_27_12_lc_trk_g3_7
T_27_12_wire_logic_cluster/lc_5/in_1

T_26_11_wire_logic_cluster/lc_7/out
T_26_10_sp4_v_t_46
T_26_14_lc_trk_g0_3
T_26_14_wire_logic_cluster/lc_4/in_1

T_26_11_wire_logic_cluster/lc_7/out
T_26_10_sp4_v_t_46
T_26_14_lc_trk_g0_3
T_26_14_wire_logic_cluster/lc_6/in_1

T_26_11_wire_logic_cluster/lc_7/out
T_26_10_sp4_v_t_46
T_26_13_lc_trk_g1_6
T_26_13_wire_logic_cluster/lc_2/in_1

T_26_11_wire_logic_cluster/lc_7/out
T_27_10_lc_trk_g3_7
T_27_10_wire_logic_cluster/lc_6/in_0

T_26_11_wire_logic_cluster/lc_7/out
T_24_11_sp4_h_l_11
T_27_11_sp4_v_t_41
T_27_15_lc_trk_g0_4
T_27_15_wire_logic_cluster/lc_3/in_1

T_26_11_wire_logic_cluster/lc_7/out
T_24_11_sp4_h_l_11
T_27_11_sp4_v_t_41
T_27_13_lc_trk_g2_4
T_27_13_wire_logic_cluster/lc_6/in_0

T_26_11_wire_logic_cluster/lc_7/out
T_26_11_lc_trk_g1_7
T_26_11_wire_logic_cluster/lc_7/in_1

End 

Net : u_mesa_pi_spi.g0_2_3_3
T_27_12_wire_logic_cluster/lc_3/out
T_27_12_lc_trk_g0_3
T_27_12_wire_logic_cluster/lc_5/in_0

End 

Net : u_mesa_pi_spi.g0_2_0_3_cascade_
T_27_12_wire_logic_cluster/lc_2/ltout
T_27_12_wire_logic_cluster/lc_3/in_2

End 

Net : u_mesa_pi_spi.g1_0_0_3
T_27_12_wire_logic_cluster/lc_0/out
T_27_12_lc_trk_g0_0
T_27_12_input_2_4
T_27_12_wire_logic_cluster/lc_4/in_2

End 

Net : u_mesa_pi_spi.g1_0_3_3_cascade_
T_27_12_wire_logic_cluster/lc_4/ltout
T_27_12_wire_logic_cluster/lc_5/in_2

End 

Net : u_mesa_pi_spi.g0_2_3_1_cascade_
T_26_13_wire_logic_cluster/lc_5/ltout
T_26_13_wire_logic_cluster/lc_6/in_2

End 

Net : u_mesa_pi_spi.g0_2_0_1
T_26_12_wire_logic_cluster/lc_4/out
T_26_10_sp4_v_t_37
T_26_13_lc_trk_g1_5
T_26_13_wire_logic_cluster/lc_5/in_3

End 

Net : u_mesa_pi_spi.g0_0_3_0
T_27_11_wire_logic_cluster/lc_7/out
T_27_10_lc_trk_g1_7
T_27_10_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_sump2.a_di_p2_38
T_9_9_wire_logic_cluster/lc_2/out
T_9_6_sp4_v_t_44
T_8_7_lc_trk_g3_4
T_8_7_wire_bram/ram/WDATA_9

End 

Net : u_core.u_sump2.a_di_p2_4
T_7_15_wire_logic_cluster/lc_5/out
T_8_14_sp4_v_t_43
T_8_18_lc_trk_g1_6
T_8_18_wire_bram/ram/WDATA_1

End 

Net : u_mesa_pi_spi.g0_i_m2_i_a4_0
T_27_16_wire_logic_cluster/lc_4/out
T_27_8_sp12_v_t_23
T_27_15_lc_trk_g3_3
T_27_15_wire_logic_cluster/lc_6/in_0

End 

Net : u_mesa_pi_spi.id_bit_cntZ0Z_5
T_26_11_wire_logic_cluster/lc_5/out
T_27_10_sp4_v_t_43
T_27_14_sp4_v_t_44
T_27_16_lc_trk_g2_1
T_27_16_wire_logic_cluster/lc_4/in_3

T_26_11_wire_logic_cluster/lc_5/out
T_27_10_lc_trk_g2_5
T_27_10_wire_logic_cluster/lc_0/in_1

T_26_11_wire_logic_cluster/lc_5/out
T_27_10_sp4_v_t_43
T_27_14_lc_trk_g1_6
T_27_14_wire_logic_cluster/lc_2/in_3

T_26_11_wire_logic_cluster/lc_5/out
T_27_10_sp4_v_t_43
T_27_14_sp4_v_t_44
T_27_16_lc_trk_g2_1
T_27_16_wire_logic_cluster/lc_3/in_0

T_26_11_wire_logic_cluster/lc_5/out
T_27_10_lc_trk_g2_5
T_27_10_wire_logic_cluster/lc_7/in_0

T_26_11_wire_logic_cluster/lc_5/out
T_27_10_sp4_v_t_43
T_27_14_sp4_v_t_44
T_27_15_lc_trk_g3_4
T_27_15_input_2_7
T_27_15_wire_logic_cluster/lc_7/in_2

T_26_11_wire_logic_cluster/lc_5/out
T_27_10_sp4_v_t_43
T_27_14_sp4_v_t_44
T_27_15_lc_trk_g3_4
T_27_15_wire_logic_cluster/lc_4/in_1

T_26_11_wire_logic_cluster/lc_5/out
T_27_10_sp4_v_t_43
T_27_14_lc_trk_g1_6
T_27_14_wire_logic_cluster/lc_6/in_1

T_26_11_wire_logic_cluster/lc_5/out
T_27_10_sp4_v_t_43
T_27_14_lc_trk_g1_6
T_27_14_input_2_5
T_27_14_wire_logic_cluster/lc_5/in_2

T_26_11_wire_logic_cluster/lc_5/out
T_27_10_sp4_v_t_43
T_27_14_lc_trk_g1_6
T_27_14_input_2_3
T_27_14_wire_logic_cluster/lc_3/in_2

T_26_11_wire_logic_cluster/lc_5/out
T_27_10_sp4_v_t_43
T_27_14_lc_trk_g1_6
T_27_14_wire_logic_cluster/lc_4/in_1

T_26_11_wire_logic_cluster/lc_5/out
T_27_10_sp4_v_t_43
T_27_14_lc_trk_g1_6
T_27_14_input_2_7
T_27_14_wire_logic_cluster/lc_7/in_2

T_26_11_wire_logic_cluster/lc_5/out
T_26_10_sp4_v_t_42
T_27_14_sp4_h_l_1
T_28_14_lc_trk_g3_1
T_28_14_input_2_0
T_28_14_wire_logic_cluster/lc_0/in_2

T_26_11_wire_logic_cluster/lc_5/out
T_26_10_sp4_v_t_42
T_26_14_sp4_v_t_47
T_26_15_lc_trk_g3_7
T_26_15_input_2_0
T_26_15_wire_logic_cluster/lc_0/in_2

T_26_11_wire_logic_cluster/lc_5/out
T_26_11_lc_trk_g1_5
T_26_11_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.u_sump2.ram_rd_dZ0Z_5
T_19_15_wire_logic_cluster/lc_5/out
T_19_15_lc_trk_g3_5
T_19_15_wire_logic_cluster/lc_2/in_0

End 

Net : u_mesa_core.u_mesa2lb.lb_rd_fsmZ0Z_4
T_21_17_wire_logic_cluster/lc_6/out
T_22_17_lc_trk_g0_6
T_22_17_wire_logic_cluster/lc_6/in_0

T_21_17_wire_logic_cluster/lc_6/out
T_21_17_lc_trk_g1_6
T_21_17_wire_logic_cluster/lc_6/in_1

End 

Net : lb_wr_d_8
T_21_25_wire_logic_cluster/lc_2/out
T_20_25_lc_trk_g2_2
T_20_25_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_sump2.b_do_p1Z0Z_2
T_19_16_wire_logic_cluster/lc_0/out
T_19_16_lc_trk_g3_0
T_19_16_wire_logic_cluster/lc_3/in_0

End 

Net : u_mesa_pi_spi.rdy_pZ0Z1
T_16_12_wire_logic_cluster/lc_0/out
T_16_12_lc_trk_g2_0
T_16_12_wire_logic_cluster/lc_2/in_0

T_16_12_wire_logic_cluster/lc_0/out
T_16_12_lc_trk_g2_0
T_16_12_wire_logic_cluster/lc_1/in_3

End 

Net : lb_wr_d_7
T_21_25_wire_logic_cluster/lc_1/out
T_20_25_lc_trk_g2_1
T_20_25_wire_logic_cluster/lc_1/in_0

End 

Net : lb_rd_d_18
T_23_17_wire_logic_cluster/lc_6/out
T_24_17_lc_trk_g0_6
T_24_17_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_sump2.b_do_p1Z0Z_15
T_21_13_wire_logic_cluster/lc_5/out
T_20_13_lc_trk_g3_5
T_20_13_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_sump2.b_do_p1Z0Z_7
T_17_14_wire_logic_cluster/lc_4/out
T_17_14_lc_trk_g2_4
T_17_14_wire_logic_cluster/lc_6/in_0

End 

Net : u_core.u_sump2.ram_rd_dZ0Z_14
T_21_13_wire_logic_cluster/lc_2/out
T_21_13_lc_trk_g1_2
T_21_13_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_sump2.b_do_p1Z0Z_8
T_18_12_wire_logic_cluster/lc_1/out
T_18_12_lc_trk_g1_1
T_18_12_wire_logic_cluster/lc_0/in_0

End 

Net : lb_wr_d_2
T_23_24_wire_logic_cluster/lc_1/out
T_22_25_lc_trk_g1_1
T_22_25_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_sump2.ctrl_08_regZ0Z_12
T_12_9_wire_logic_cluster/lc_4/out
T_12_8_lc_trk_g0_4
T_12_8_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_sump2.ctrl_08_regZ0Z_14
T_12_9_wire_logic_cluster/lc_6/out
T_13_8_lc_trk_g3_6
T_13_8_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cntZ0Z_16
T_22_14_wire_logic_cluster/lc_0/out
T_22_14_lc_trk_g2_0
T_22_14_wire_logic_cluster/lc_0/in_0

T_22_14_wire_logic_cluster/lc_0/out
T_21_14_lc_trk_g3_0
T_21_14_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u1_lb_rd_d_14
T_21_13_wire_logic_cluster/lc_1/out
T_21_13_lc_trk_g1_1
T_21_13_wire_logic_cluster/lc_0/in_0

End 

Net : u_mesa_core.u_mesa2lb.rx_byte_stop_p1Z0Z_0
T_26_22_wire_logic_cluster/lc_5/out
T_26_22_lc_trk_g1_5
T_26_22_wire_logic_cluster/lc_6/in_0

End 

Net : u_core.u_sump2.a_addr_p1Z0Z_7
T_12_8_wire_logic_cluster/lc_4/out
T_12_8_lc_trk_g3_4
T_12_8_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_sump2.b_do_p1Z0Z_13
T_20_12_wire_logic_cluster/lc_1/out
T_20_12_lc_trk_g3_1
T_20_12_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_sump2.a_we_pZ0Z1
T_10_11_wire_logic_cluster/lc_1/out
T_10_11_lc_trk_g1_1
T_10_11_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_sump2.ctrl_13_regZ0Z_18
T_7_11_wire_logic_cluster/lc_2/out
T_7_12_lc_trk_g0_2
T_7_12_wire_logic_cluster/lc_6/in_0

End 

Net : u_core.u_sump2.ram_rd_dZ0Z_13
T_20_12_wire_logic_cluster/lc_0/out
T_20_12_lc_trk_g3_0
T_20_12_wire_logic_cluster/lc_7/in_0

End 

Net : u_core.u_sump2.b_doZ0Z_14
T_20_14_wire_logic_cluster/lc_5/out
T_21_13_lc_trk_g2_5
T_21_13_wire_logic_cluster/lc_3/in_0

End 

Net : u_core.u_sump2.b_do_p1Z0Z_11
T_21_16_wire_logic_cluster/lc_4/out
T_21_17_lc_trk_g0_4
T_21_17_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_cfg_p1Z0Z_3
T_16_10_wire_logic_cluster/lc_7/out
T_17_9_lc_trk_g3_7
T_17_9_wire_logic_cluster/lc_6/in_0

T_16_10_wire_logic_cluster/lc_7/out
T_17_9_lc_trk_g3_7
T_17_9_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_sump2.events_preZ0Z_11
T_13_7_wire_logic_cluster/lc_3/out
T_14_8_lc_trk_g3_3
T_14_8_wire_logic_cluster/lc_0/in_0

End 

Net : u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_cfg_p1Z0Z_3
T_5_20_wire_logic_cluster/lc_6/out
T_5_20_lc_trk_g3_6
T_5_20_wire_logic_cluster/lc_3/in_0

T_5_20_wire_logic_cluster/lc_6/out
T_5_20_lc_trk_g3_6
T_5_20_wire_logic_cluster/lc_2/in_1

End 

Net : u_mesa_core.u_mesa2lb.rx_byte_stop_p3
T_26_22_wire_logic_cluster/lc_3/out
T_26_22_lc_trk_g1_3
T_26_22_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_sump2.ctrl_13_regZ0Z_26
T_11_13_wire_logic_cluster/lc_3/out
T_10_13_lc_trk_g2_3
T_10_13_wire_logic_cluster/lc_3/in_0

End 

Net : lb_wr
T_20_19_wire_logic_cluster/lc_2/out
T_20_19_lc_trk_g1_2
T_20_19_wire_logic_cluster/lc_1/in_0

T_20_19_wire_logic_cluster/lc_2/out
T_20_19_lc_trk_g1_2
T_20_19_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_sump2.ram_rd_dZ0Z_19
T_24_18_wire_logic_cluster/lc_2/out
T_24_18_lc_trk_g3_2
T_24_18_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_sump2.b_do_48
T_22_15_wire_logic_cluster/lc_3/out
T_21_15_lc_trk_g2_3
T_21_15_wire_logic_cluster/lc_7/in_0

End 

Net : u_mesa_pi_spi.cs_l_pZ0Z1
T_23_18_wire_logic_cluster/lc_4/out
T_23_18_lc_trk_g1_4
T_23_18_wire_logic_cluster/lc_3/in_0

T_23_18_wire_logic_cluster/lc_4/out
T_23_18_lc_trk_g1_4
T_23_18_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_sump2.events_preZ0Z_1
T_13_8_wire_logic_cluster/lc_0/out
T_13_7_lc_trk_g0_0
T_13_7_wire_logic_cluster/lc_4/in_0

End 

Net : u_core.u_sump2.ram_rd_dZ0Z_31
T_22_15_wire_logic_cluster/lc_5/out
T_22_16_lc_trk_g1_5
T_22_16_wire_logic_cluster/lc_6/in_0

End 

Net : u_core.u_sump2.ram_rd_dZ0Z_23
T_24_18_wire_logic_cluster/lc_7/out
T_24_18_lc_trk_g2_7
T_24_18_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_sump2.ram_rd_dZ0Z_30
T_19_17_wire_logic_cluster/lc_4/out
T_18_17_lc_trk_g3_4
T_18_17_wire_logic_cluster/lc_7/in_0

End 

Net : u_core.u_sump2.b_do_p1Z0Z_0
T_15_16_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g1_6
T_15_16_wire_logic_cluster/lc_5/in_0

End 

Net : u_core.u_sump2.b_do_p1Z0Z_12
T_20_13_wire_logic_cluster/lc_1/out
T_20_13_lc_trk_g1_1
T_20_13_wire_logic_cluster/lc_0/in_0

End 

Net : u_mesa_core.u_mesa2lb.rd_doneZ0
T_26_24_wire_logic_cluster/lc_2/out
T_26_25_lc_trk_g1_2
T_26_25_wire_logic_cluster/lc_1/in_0

T_26_24_wire_logic_cluster/lc_2/out
T_26_24_lc_trk_g0_2
T_26_24_wire_logic_cluster/lc_2/in_0

T_26_24_wire_logic_cluster/lc_2/out
T_26_25_lc_trk_g1_2
T_26_25_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_sump2.ctrl_06_regZ0Z_23
T_10_7_wire_logic_cluster/lc_7/out
T_9_7_lc_trk_g2_7
T_9_7_wire_logic_cluster/lc_5/in_0

End 

Net : u_mesa_pi_spi.rd_rdy_xferZ0
T_17_15_wire_logic_cluster/lc_4/out
T_17_14_lc_trk_g1_4
T_17_14_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_sump2.ram_rd_dZ0Z_11
T_21_17_wire_logic_cluster/lc_4/out
T_21_17_lc_trk_g1_4
T_21_17_wire_logic_cluster/lc_7/in_0

End 

Net : u_core.u_sump2.b_do_p1Z0Z_10
T_21_14_wire_logic_cluster/lc_7/out
T_21_15_lc_trk_g0_7
T_21_15_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_sump2.ram_rd_dZ0Z_26
T_23_17_wire_logic_cluster/lc_2/out
T_23_17_lc_trk_g3_2
T_23_17_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_sump2.ram_rd_dZ0Z_16
T_21_16_wire_logic_cluster/lc_2/out
T_21_16_lc_trk_g1_2
T_21_16_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_sump2.b_do_p1Z0Z_51
T_24_18_wire_logic_cluster/lc_3/out
T_24_18_lc_trk_g1_3
T_24_18_wire_logic_cluster/lc_2/in_0

End 

Net : u_core.u_sump2.ram_rd_dZ0Z_1
T_17_12_wire_logic_cluster/lc_5/out
T_17_12_lc_trk_g2_5
T_17_12_wire_logic_cluster/lc_1/in_0

End 

Net : u_core.u_sump2.b_do_p1Z0Z_59
T_19_17_wire_logic_cluster/lc_3/out
T_19_18_lc_trk_g1_3
T_19_18_wire_logic_cluster/lc_6/in_0

End 

Net : u_core.u_sump2.b_do_p1Z0Z_60
T_17_17_wire_logic_cluster/lc_7/out
T_17_17_lc_trk_g3_7
T_17_17_wire_logic_cluster/lc_6/in_0

End 

Net : u_mesa_pi_spi.miso_sr_rstZ0
T_28_22_wire_logic_cluster/lc_0/out
T_28_19_sp4_v_t_40
T_28_15_sp4_v_t_40
T_27_16_lc_trk_g3_0
T_27_16_wire_logic_cluster/lc_4/in_1

T_28_22_wire_logic_cluster/lc_0/out
T_28_19_sp4_v_t_40
T_28_15_sp4_v_t_40
T_27_16_lc_trk_g3_0
T_27_16_wire_logic_cluster/lc_6/in_3

T_28_22_wire_logic_cluster/lc_0/out
T_28_19_sp4_v_t_40
T_28_15_sp4_v_t_40
T_27_16_lc_trk_g3_0
T_27_16_wire_logic_cluster/lc_5/in_0

End 

Net : u_mesa_pi_spi.miso_srZ0Z_13
T_27_13_wire_logic_cluster/lc_2/out
T_27_3_sp12_v_t_23
T_16_3_sp12_h_l_0
T_15_3_sp12_v_t_23
T_15_7_lc_trk_g3_0
T_15_7_wire_logic_cluster/lc_0/in_1

End 

Net : u_mesa_pi_spi.miso_sr_rstZ0Z_17
T_28_10_wire_logic_cluster/lc_0/out
T_28_10_sp4_h_l_5
T_27_10_sp4_v_t_40
T_27_13_lc_trk_g1_0
T_27_13_wire_logic_cluster/lc_2/in_3

End 

Net : u_mesa_pi_spi.m8_0_a2_3
T_27_11_wire_logic_cluster/lc_4/out
T_27_10_lc_trk_g0_4
T_27_10_wire_logic_cluster/lc_2/in_0

End 

Net : u_mesa_pi_spi.m5_0_cascade_
T_27_11_wire_logic_cluster/lc_1/ltout
T_27_11_wire_logic_cluster/lc_2/in_2

End 

Net : u_mesa_pi_spi.miso_sr_0_15
T_26_14_wire_logic_cluster/lc_0/out
T_26_14_lc_trk_g0_0
T_26_14_wire_logic_cluster/lc_1/in_1

End 

Net : u_mesa_pi_spi.m8_0_a2_2
T_27_10_wire_logic_cluster/lc_0/out
T_27_10_lc_trk_g1_0
T_27_10_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_cfg_p1_1_3
T_7_15_wire_logic_cluster/lc_7/out
T_7_15_lc_trk_g1_7
T_7_15_wire_logic_cluster/lc_3/in_1

T_7_15_wire_logic_cluster/lc_7/out
T_7_15_lc_trk_g1_7
T_7_15_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_sump2.a_addr_p1Z0Z_1
T_15_15_wire_logic_cluster/lc_0/out
T_15_15_lc_trk_g0_0
T_15_15_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_cfg_p1Z0Z_3
T_5_25_wire_logic_cluster/lc_7/out
T_5_25_lc_trk_g1_7
T_5_25_wire_logic_cluster/lc_3/in_1

T_5_25_wire_logic_cluster/lc_7/out
T_5_25_lc_trk_g1_7
T_5_25_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_sump2.b_do_p1Z0Z_41
T_18_12_wire_logic_cluster/lc_6/out
T_18_13_lc_trk_g0_6
T_18_13_wire_logic_cluster/lc_7/in_1

End 

Net : ok_led_c
T_28_26_wire_logic_cluster/lc_1/out
T_28_26_lc_trk_g3_1
T_28_26_wire_logic_cluster/lc_1/in_1

T_28_26_wire_logic_cluster/lc_1/out
T_28_26_sp4_h_l_7
T_31_26_sp4_v_t_37
T_31_30_sp4_v_t_38
T_31_33_lc_trk_g1_6
T_31_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : lb_wr_d_25
T_22_26_wire_logic_cluster/lc_1/out
T_22_25_lc_trk_g0_1
T_22_25_wire_logic_cluster/lc_6/in_1

End 

Net : u_mesa_pi_spi.rdy_pZ0Z2
T_16_12_wire_logic_cluster/lc_2/out
T_16_12_lc_trk_g2_2
T_16_12_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_sump2.ctrl_08_regZ0Z_7
T_12_11_wire_logic_cluster/lc_5/out
T_13_10_lc_trk_g2_5
T_13_10_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u1_lb_rd_d_10
T_20_16_wire_logic_cluster/lc_5/out
T_19_17_lc_trk_g1_5
T_19_17_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.u_gpio_core.pin_cfg_p1_2_3
T_5_17_wire_logic_cluster/lc_5/out
T_5_17_lc_trk_g1_5
T_5_17_wire_logic_cluster/lc_3/in_1

T_5_17_wire_logic_cluster/lc_5/out
T_5_17_lc_trk_g1_5
T_5_17_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_sump2.b_do_p1Z0Z_52
T_20_19_wire_logic_cluster/lc_4/out
T_20_19_lc_trk_g0_4
T_20_19_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_cfg_p1Z0Z_3
T_17_11_wire_logic_cluster/lc_7/out
T_16_10_lc_trk_g3_7
T_16_10_wire_logic_cluster/lc_3/in_1

T_17_11_wire_logic_cluster/lc_7/out
T_16_10_lc_trk_g3_7
T_16_10_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_sump2.ram_rd_dZ0Z_0
T_15_16_wire_logic_cluster/lc_5/out
T_15_16_lc_trk_g3_5
T_15_16_wire_logic_cluster/lc_1/in_1

End 

Net : u_core.u_sump2.ram_rd_dZ0Z_10
T_21_15_wire_logic_cluster/lc_1/out
T_20_16_lc_trk_g1_1
T_20_16_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.u_sump2.b_do_p1Z0Z_56
T_18_18_wire_logic_cluster/lc_4/out
T_18_18_lc_trk_g0_4
T_18_18_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_sump2.ram_rd_dZ0Z_21
T_20_19_wire_logic_cluster/lc_6/out
T_20_18_lc_trk_g0_6
T_20_18_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.u_sump2.b_do_p1Z0Z_58
T_23_17_wire_logic_cluster/lc_3/out
T_23_17_lc_trk_g0_3
T_23_17_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_sump2.b_do_p1Z0Z_4
T_18_14_wire_logic_cluster/lc_1/out
T_18_14_lc_trk_g0_1
T_18_14_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.u_sump2.ram_rd_dZ0Z_7
T_17_14_wire_logic_cluster/lc_6/out
T_16_15_lc_trk_g1_6
T_16_15_wire_logic_cluster/lc_0/in_1

End 

Net : subslot_ctrl_5
T_24_25_wire_logic_cluster/lc_5/out
T_24_24_lc_trk_g1_5
T_24_24_wire_logic_cluster/lc_7/in_1

End 

Net : lb_rd_d_19
T_24_18_wire_logic_cluster/lc_0/out
T_24_17_lc_trk_g0_0
T_24_17_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_sump2.b_doZ0Z_38
T_13_7_wire_logic_cluster/lc_0/out
T_13_8_lc_trk_g0_0
T_13_8_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_sump2.b_do_p1Z0Z_49
T_21_16_wire_logic_cluster/lc_7/out
T_21_16_lc_trk_g2_7
T_21_16_wire_logic_cluster/lc_6/in_1

End 

Net : pi_mosi_d_1
T_28_19_wire_logic_cluster/lc_1/out
T_28_20_lc_trk_g0_1
T_28_20_wire_logic_cluster/lc_2/in_1

T_28_19_wire_logic_cluster/lc_1/out
T_28_19_lc_trk_g3_1
T_28_19_wire_logic_cluster/lc_1/in_3

End 

Net : u_mesa_core.u_mesa2lb.lb_rd_fsmZ0Z_2
T_22_18_wire_logic_cluster/lc_4/out
T_23_18_lc_trk_g0_4
T_23_18_wire_logic_cluster/lc_1/in_1

T_22_18_wire_logic_cluster/lc_4/out
T_22_18_lc_trk_g1_4
T_22_18_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.ctrl_08_regZ0Z_10
T_12_9_wire_logic_cluster/lc_2/out
T_13_9_lc_trk_g1_2
T_13_9_wire_logic_cluster/lc_4/in_1

End 

Net : u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_cfg_p1Z0Z_3
T_9_15_wire_logic_cluster/lc_7/out
T_9_15_lc_trk_g1_7
T_9_15_wire_logic_cluster/lc_3/in_1

T_9_15_wire_logic_cluster/lc_7/out
T_9_15_lc_trk_g1_7
T_9_15_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_sump2.b_do_p1Z0Z_63
T_22_15_wire_logic_cluster/lc_4/out
T_22_15_lc_trk_g0_4
T_22_15_wire_logic_cluster/lc_5/in_1

End 

Net : u_core.u_gpio_core.pin_cfg_p1_0_3
T_6_23_wire_logic_cluster/lc_0/out
T_6_23_lc_trk_g0_0
T_6_23_wire_logic_cluster/lc_3/in_1

T_6_23_wire_logic_cluster/lc_0/out
T_5_23_lc_trk_g2_0
T_5_23_wire_logic_cluster/lc_7/in_3

End 

Net : u_mesa_core.u_mesa2lb.rd_done_pZ0Z1
T_26_25_wire_logic_cluster/lc_2/out
T_26_25_lc_trk_g2_2
T_26_25_wire_logic_cluster/lc_1/in_1

End 

Net : lb_wr_d_22
T_22_26_wire_logic_cluster/lc_0/out
T_22_25_lc_trk_g0_0
T_22_25_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_sump2.b_do_p1Z0Z_48
T_21_15_wire_logic_cluster/lc_7/out
T_21_16_lc_trk_g0_7
T_21_16_wire_logic_cluster/lc_2/in_1

End 

Net : lb_rd_d_26
T_23_17_wire_logic_cluster/lc_0/out
T_23_16_lc_trk_g0_0
T_23_16_wire_logic_cluster/lc_3/in_1

End 

Net : u_core.u_sump2.ctrl_08_regZ0Z_0
T_12_9_wire_logic_cluster/lc_0/out
T_13_8_lc_trk_g2_0
T_13_8_wire_logic_cluster/lc_7/in_1

End 

Net : u_core.u_sump2.rle_time_p1Z0Z_22
T_17_15_wire_logic_cluster/lc_3/out
T_17_15_lc_trk_g0_3
T_17_15_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_sump2.ctrl_08_regZ0Z_15
T_12_9_wire_logic_cluster/lc_7/out
T_12_8_lc_trk_g0_7
T_12_8_wire_logic_cluster/lc_2/in_1

End 

Net : u_core.u_sump2.ram_rd_dZ0Z_20
T_20_19_wire_logic_cluster/lc_3/out
T_20_18_lc_trk_g0_3
T_20_18_wire_logic_cluster/lc_6/in_1

End 

Net : u_core.u1_lb_rd_d_26
T_23_17_wire_logic_cluster/lc_1/out
T_23_17_lc_trk_g0_1
T_23_17_wire_logic_cluster/lc_0/in_1

End 

Net : u_mesa_pi_spi.g0_i_m2_i_a4_1_5
T_27_14_wire_logic_cluster/lc_2/out
T_27_15_lc_trk_g0_2
T_27_15_wire_logic_cluster/lc_5/in_1

End 

Net : u_mesa_pi_spi.g0_i_m2_i_a4_1_6_cascade_
T_27_15_wire_logic_cluster/lc_5/ltout
T_27_15_wire_logic_cluster/lc_6/in_2

End 

Net : u_mesa_pi_spi.g0_1_3_0
T_27_13_wire_logic_cluster/lc_1/out
T_27_13_lc_trk_g2_1
T_27_13_wire_logic_cluster/lc_6/in_1

End 

Net : u_mesa_pi_spi.miso_sr_rstZ0Z_7
T_26_21_wire_logic_cluster/lc_0/out
T_27_19_sp4_v_t_44
T_24_19_sp4_h_l_9
T_20_19_sp4_h_l_0
T_19_19_lc_trk_g0_0
T_19_19_wire_logic_cluster/lc_1/in_1

End 

Net : u_mesa_pi_spi.g0_1_0_cascade_
T_27_13_wire_logic_cluster/lc_0/ltout
T_27_13_wire_logic_cluster/lc_1/in_2

End 

Net : u_mesa_pi_spi.miso_srZ0Z_23
T_19_19_wire_logic_cluster/lc_1/out
T_20_15_sp4_v_t_38
T_20_11_sp4_v_t_43
T_20_7_sp4_v_t_39
T_20_8_lc_trk_g2_7
T_20_8_wire_logic_cluster/lc_0/in_1

End 

Net : u_core.u_sump2.b_do_p1Z0Z_32
T_15_16_wire_logic_cluster/lc_7/out
T_15_16_lc_trk_g0_7
T_15_16_input_2_5
T_15_16_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_sump2.b_do_p1Z0Z_33
T_16_12_wire_logic_cluster/lc_3/out
T_17_12_lc_trk_g0_3
T_17_12_input_2_5
T_17_12_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_sump2.b_do_p1Z0Z_34
T_19_16_wire_logic_cluster/lc_2/out
T_19_16_lc_trk_g3_2
T_19_16_input_2_3
T_19_16_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_sump2.xfer_clrZ0
T_16_13_wire_logic_cluster/lc_3/out
T_16_13_lc_trk_g0_3
T_16_13_input_2_5
T_16_13_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u1_lb_rd_d_25
T_20_16_wire_logic_cluster/lc_1/out
T_20_16_lc_trk_g3_1
T_20_16_input_2_6
T_20_16_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u_sump2.b_do_p1Z0Z_42
T_21_14_wire_logic_cluster/lc_2/out
T_21_15_lc_trk_g1_2
T_21_15_input_2_1
T_21_15_wire_logic_cluster/lc_1/in_2

End 

Net : u_core.u_sump2.b_do_p1Z0Z_44
T_21_13_wire_logic_cluster/lc_6/out
T_20_13_lc_trk_g2_6
T_20_13_input_2_0
T_20_13_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_sump2.b_do_p1Z0Z_43
T_21_16_wire_logic_cluster/lc_3/out
T_21_17_lc_trk_g1_3
T_21_17_input_2_4
T_21_17_wire_logic_cluster/lc_4/in_2

End 

Net : u_core.u1_lb_rd_d_23
T_24_18_wire_logic_cluster/lc_5/out
T_24_18_lc_trk_g1_5
T_24_18_input_2_6
T_24_18_wire_logic_cluster/lc_6/in_2

End 

Net : u_core.u1_lb_rd_d_16
T_21_16_wire_logic_cluster/lc_1/out
T_22_17_lc_trk_g2_1
T_22_17_input_2_1
T_22_17_wire_logic_cluster/lc_1/in_2

End 

Net : u_mesa_core.u_mesa2lb.lb_rd_fsmZ0Z_0
T_21_17_wire_logic_cluster/lc_5/out
T_21_17_lc_trk_g2_5
T_21_17_input_2_5
T_21_17_wire_logic_cluster/lc_5/in_2

T_21_17_wire_logic_cluster/lc_5/out
T_22_18_lc_trk_g2_5
T_22_18_wire_logic_cluster/lc_0/in_3

T_21_17_wire_logic_cluster/lc_5/out
T_21_17_lc_trk_g2_5
T_21_17_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_sump2.b_do_p1Z0Z_40
T_18_12_wire_logic_cluster/lc_2/out
T_18_12_lc_trk_g0_2
T_18_12_input_2_0
T_18_12_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u1_lb_rd_d_1
T_17_12_wire_logic_cluster/lc_1/out
T_17_12_lc_trk_g0_1
T_17_12_input_2_3
T_17_12_wire_logic_cluster/lc_3/in_2

End 

Net : u_core.u_sump2.b_do_p1Z0Z_45
T_20_12_wire_logic_cluster/lc_2/out
T_20_12_lc_trk_g2_2
T_20_12_input_2_0
T_20_12_wire_logic_cluster/lc_0/in_2

End 

Net : u_core.u_sump2.ram_rd_dZ0Z_18
T_20_17_wire_logic_cluster/lc_7/out
T_20_17_lc_trk_g0_7
T_20_17_input_2_5
T_20_17_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_sump2.b_do_p1Z0Z_53
T_20_18_wire_logic_cluster/lc_3/out
T_20_19_lc_trk_g1_3
T_20_19_input_2_6
T_20_19_wire_logic_cluster/lc_6/in_2

End 

Net : u_mesa_pi_spi.g1_0_0_0_cascade_
T_26_14_wire_logic_cluster/lc_2/ltout
T_26_14_wire_logic_cluster/lc_3/in_2

End 

Net : u_mesa_pi_spi.g1_0_3_0_cascade_
T_26_14_wire_logic_cluster/lc_3/ltout
T_26_14_wire_logic_cluster/lc_4/in_2

End 

Net : u_mesa_pi_spi.g0_i_m2_i_a4_1_1
T_27_15_wire_logic_cluster/lc_1/out
T_27_15_lc_trk_g3_1
T_27_15_wire_logic_cluster/lc_5/in_3

End 

Net : u_mesa_pi_spi.miso_sr_0_31
T_24_16_wire_logic_cluster/lc_0/out
T_25_16_sp4_h_l_0
T_27_16_lc_trk_g3_5
T_27_16_wire_logic_cluster/lc_4/in_0

T_24_16_wire_logic_cluster/lc_0/out
T_25_16_sp4_h_l_0
T_27_16_lc_trk_g3_5
T_27_16_wire_logic_cluster/lc_6/in_0

T_24_16_wire_logic_cluster/lc_0/out
T_25_16_sp4_h_l_0
T_27_16_lc_trk_g3_5
T_27_16_wire_logic_cluster/lc_5/in_3

End 

Net : u_mesa_pi_spi.g1_0_3_2_cascade_
T_26_13_wire_logic_cluster/lc_1/ltout
T_26_13_wire_logic_cluster/lc_2/in_2

End 

Net : u_mesa_pi_spi.g1_0_0_2_cascade_
T_26_13_wire_logic_cluster/lc_0/ltout
T_26_13_wire_logic_cluster/lc_1/in_2

End 

Net : u_mesa_pi_spi.miso_sr_0_19
T_13_14_wire_logic_cluster/lc_2/out
T_13_14_lc_trk_g2_2
T_13_14_wire_logic_cluster/lc_1/in_1

End 

Net : u_mesa_pi_spi.mosi_nib_d6
T_20_10_wire_logic_cluster/lc_4/out
T_21_9_sp4_v_t_41
T_21_13_sp4_v_t_37
T_22_17_sp4_h_l_6
T_26_17_sp4_h_l_6
T_29_17_sp4_v_t_43
T_28_19_lc_trk_g1_6
T_28_19_wire_logic_cluster/lc_1/in_0

T_20_10_wire_logic_cluster/lc_4/out
T_21_9_sp4_v_t_41
T_21_13_sp4_v_t_37
T_22_17_sp4_h_l_6
T_26_17_sp4_h_l_6
T_29_17_sp4_v_t_43
T_28_19_lc_trk_g1_6
T_28_19_wire_logic_cluster/lc_3/in_0

T_20_10_wire_logic_cluster/lc_4/out
T_21_9_sp4_v_t_41
T_21_13_sp4_v_t_37
T_22_17_sp4_h_l_6
T_26_17_sp4_h_l_6
T_29_17_sp4_v_t_43
T_28_19_lc_trk_g1_6
T_28_19_wire_logic_cluster/lc_0/in_1

T_20_10_wire_logic_cluster/lc_4/out
T_21_9_sp4_v_t_41
T_21_13_sp4_v_t_37
T_22_17_sp4_h_l_6
T_26_17_sp4_h_l_6
T_29_17_sp4_v_t_43
T_28_19_lc_trk_g1_6
T_28_19_wire_logic_cluster/lc_2/in_1

End 

Net : u_mesa_pi_spi.bit_cntZ0Z_0
T_20_11_wire_logic_cluster/lc_2/out
T_20_10_lc_trk_g1_2
T_20_10_wire_logic_cluster/lc_4/in_3

T_20_11_wire_logic_cluster/lc_2/out
T_20_11_lc_trk_g3_2
T_20_11_wire_logic_cluster/lc_1/in_0

T_20_11_wire_logic_cluster/lc_2/out
T_20_11_lc_trk_g3_2
T_20_11_wire_logic_cluster/lc_2/in_3

T_20_11_wire_logic_cluster/lc_2/out
T_20_11_lc_trk_g3_2
T_20_11_wire_logic_cluster/lc_0/in_3

End 

Net : u_mesa_pi_spi.miso_sr_rstZ0Z_13
T_21_10_wire_logic_cluster/lc_0/out
T_21_6_sp12_v_t_23
T_21_18_lc_trk_g2_0
T_21_18_wire_logic_cluster/lc_1/in_3

End 

Net : u_mesa_pi_spi.miso_srZ0Z_17
T_21_18_wire_logic_cluster/lc_1/out
T_21_7_sp12_v_t_22
T_21_8_sp4_v_t_44
T_18_12_sp4_h_l_2
T_19_12_lc_trk_g3_2
T_19_12_wire_logic_cluster/lc_0/in_1

End 

Net : u_mesa_pi_spi.bit_cntZ0Z_1
T_20_11_wire_logic_cluster/lc_1/out
T_20_10_lc_trk_g0_1
T_20_10_wire_logic_cluster/lc_4/in_1

T_20_11_wire_logic_cluster/lc_1/out
T_20_11_lc_trk_g3_1
T_20_11_wire_logic_cluster/lc_0/in_0

T_20_11_wire_logic_cluster/lc_1/out
T_20_11_lc_trk_g3_1
T_20_11_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_sump2.ctrl_06_regZ0Z_17
T_10_7_wire_logic_cluster/lc_1/out
T_9_7_lc_trk_g2_1
T_9_7_wire_logic_cluster/lc_2/in_3

End 

Net : u_mesa_pi_spi.rdy_metaZ0
T_17_11_wire_logic_cluster/lc_5/out
T_16_12_lc_trk_g0_5
T_16_12_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_sump2.b_doZ0Z_13
T_20_12_wire_logic_cluster/lc_5/out
T_20_12_lc_trk_g1_5
T_20_12_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_sump2.b_doZ0Z_15
T_21_13_wire_logic_cluster/lc_7/out
T_21_13_lc_trk_g1_7
T_21_13_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.b_doZ0Z_3
T_18_11_wire_logic_cluster/lc_7/out
T_17_11_lc_trk_g2_7
T_17_11_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_sump2.b_doZ0Z_35
T_9_17_wire_logic_cluster/lc_5/out
T_9_16_lc_trk_g1_5
T_9_16_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_sump2.b_doZ0Z_36
T_16_7_wire_logic_cluster/lc_0/out
T_16_7_lc_trk_g2_0
T_16_7_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_sump2.b_doZ0Z_39
T_16_7_wire_logic_cluster/lc_6/out
T_16_7_lc_trk_g2_6
T_16_7_wire_logic_cluster/lc_7/in_3

End 

Net : pi_mosi_d_3
T_28_19_wire_logic_cluster/lc_3/out
T_28_20_lc_trk_g0_3
T_28_20_wire_logic_cluster/lc_6/in_3

T_28_19_wire_logic_cluster/lc_3/out
T_28_19_lc_trk_g1_3
T_28_19_wire_logic_cluster/lc_3/in_3

End 

Net : pi_mosi_d_2
T_28_19_wire_logic_cluster/lc_2/out
T_28_20_lc_trk_g1_2
T_28_20_wire_logic_cluster/lc_4/in_3

T_28_19_wire_logic_cluster/lc_2/out
T_28_19_lc_trk_g3_2
T_28_19_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_sump2.b_doZ0Z_45
T_20_12_wire_logic_cluster/lc_4/out
T_20_12_lc_trk_g1_4
T_20_12_wire_logic_cluster/lc_2/in_3

End 

Net : pi_mosi_d_0
T_28_19_wire_logic_cluster/lc_0/out
T_28_20_lc_trk_g1_0
T_28_20_wire_logic_cluster/lc_0/in_3

T_28_19_wire_logic_cluster/lc_0/out
T_28_19_lc_trk_g1_0
T_28_19_wire_logic_cluster/lc_0/in_3

End 

Net : lb_wr_d_9
T_21_25_wire_logic_cluster/lc_3/out
T_20_25_lc_trk_g3_3
T_20_25_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_sump2.b_doZ0Z_47
T_19_11_wire_logic_cluster/lc_5/out
T_19_11_lc_trk_g1_5
T_19_11_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_sump2.b_doZ0Z_5
T_18_17_wire_logic_cluster/lc_2/out
T_18_17_lc_trk_g1_2
T_18_17_wire_logic_cluster/lc_4/in_3

End 

Net : lb_wr_d_6
T_21_25_wire_logic_cluster/lc_0/out
T_20_25_lc_trk_g3_0
T_20_25_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_sump2.b_doZ0Z_6
T_19_15_wire_logic_cluster/lc_4/out
T_19_15_lc_trk_g0_4
T_19_15_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_sump2.b_doZ0Z_7
T_18_14_wire_logic_cluster/lc_0/out
T_17_14_lc_trk_g3_0
T_17_14_wire_logic_cluster/lc_4/in_3

End 

Net : lb_wr_d_31
T_22_26_wire_logic_cluster/lc_7/out
T_21_26_lc_trk_g3_7
T_21_26_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.b_doZ0Z_9
T_19_13_wire_logic_cluster/lc_7/out
T_18_12_lc_trk_g3_7
T_18_12_wire_logic_cluster/lc_5/in_3

End 

Net : lb_wr_d_30
T_21_25_wire_logic_cluster/lc_7/out
T_21_26_lc_trk_g0_7
T_21_26_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.b_do_49
T_21_16_wire_logic_cluster/lc_0/out
T_21_16_lc_trk_g2_0
T_21_16_wire_logic_cluster/lc_7/in_3

End 

Net : lb_wr_d_3
T_21_25_wire_logic_cluster/lc_5/out
T_21_26_lc_trk_g1_5
T_21_26_wire_logic_cluster/lc_3/in_3

End 

Net : lb_wr_d_29
T_22_26_wire_logic_cluster/lc_5/out
T_21_26_lc_trk_g2_5
T_21_26_wire_logic_cluster/lc_2/in_3

End 

Net : lb_wr_d_28
T_22_26_wire_logic_cluster/lc_4/out
T_21_26_lc_trk_g2_4
T_21_26_wire_logic_cluster/lc_1/in_3

End 

Net : lb_wr_d_27
T_22_26_wire_logic_cluster/lc_2/out
T_21_26_lc_trk_g3_2
T_21_26_wire_logic_cluster/lc_0/in_3

End 

Net : lb_wr_d_26
T_21_25_wire_logic_cluster/lc_4/out
T_22_25_lc_trk_g0_4
T_22_25_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_sump2.b_do_51
T_24_18_wire_logic_cluster/lc_4/out
T_24_18_lc_trk_g0_4
T_24_18_wire_logic_cluster/lc_3/in_3

End 

Net : lb_wr_d_24
T_23_22_wire_logic_cluster/lc_6/out
T_22_21_lc_trk_g2_6
T_22_21_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.b_do_52
T_20_19_wire_logic_cluster/lc_5/out
T_20_19_lc_trk_g2_5
T_20_19_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.b_do_56
T_18_18_wire_logic_cluster/lc_5/out
T_18_18_lc_trk_g2_5
T_18_18_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.b_do_58
T_23_17_wire_logic_cluster/lc_4/out
T_23_17_lc_trk_g0_4
T_23_17_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_sump2.b_do_60
T_18_17_wire_logic_cluster/lc_5/out
T_17_17_lc_trk_g3_5
T_17_17_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_sump2.b_do_61
T_17_17_wire_logic_cluster/lc_3/out
T_17_17_lc_trk_g1_3
T_17_17_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.b_do_62
T_18_18_wire_logic_cluster/lc_0/out
T_18_17_lc_trk_g1_0
T_18_17_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_sump2.ctrl_06_regZ0Z_16
T_10_7_wire_logic_cluster/lc_0/out
T_9_7_lc_trk_g2_0
T_9_7_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_sump2.b_do_p1Z0Z_9
T_18_12_wire_logic_cluster/lc_5/out
T_18_13_lc_trk_g1_5
T_18_13_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_sump2.ctrl_06_regZ0Z_22
T_10_7_wire_logic_cluster/lc_6/out
T_9_7_lc_trk_g3_6
T_9_7_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u1_lb_rd_d_19
T_24_18_wire_logic_cluster/lc_1/out
T_24_18_lc_trk_g2_1
T_24_18_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_sump2.b_do_p1Z0Z_55
T_23_17_wire_logic_cluster/lc_7/out
T_24_18_lc_trk_g3_7
T_24_18_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u1_lb_rd_d_31
T_22_16_wire_logic_cluster/lc_6/out
T_22_17_lc_trk_g1_6
T_22_17_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_sump2.ctrl_13_regZ0Z_21
T_11_13_wire_logic_cluster/lc_5/out
T_11_14_lc_trk_g1_5
T_11_14_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_sump2.ctrl_08_regZ0Z_1
T_12_9_wire_logic_cluster/lc_1/out
T_13_8_lc_trk_g2_1
T_13_8_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_sump2.ctrl_13_regZ0Z_23
T_11_13_wire_logic_cluster/lc_0/out
T_10_13_lc_trk_g3_0
T_10_13_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_sump2.ctrl_13_regZ0Z_27
T_11_13_wire_logic_cluster/lc_4/out
T_10_13_lc_trk_g3_4
T_10_13_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_sump2.ctrl_13_regZ0Z_29
T_11_13_wire_logic_cluster/lc_6/out
T_10_13_lc_trk_g2_6
T_10_13_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_sump2.ctrl_13_regZ0Z_30
T_12_14_wire_logic_cluster/lc_0/out
T_11_14_lc_trk_g3_0
T_11_14_wire_logic_cluster/lc_0/in_3

End 

Net : u_core.u_sump2.ctrl_13_regZ0Z_4
T_12_14_wire_logic_cluster/lc_2/out
T_11_14_lc_trk_g3_2
T_11_14_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_sump2.ctrl_13_regZ0Z_8
T_12_14_wire_logic_cluster/lc_6/out
T_12_13_lc_trk_g1_6
T_12_13_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_sump2.ram_rd_dZ0Z_27
T_19_18_wire_logic_cluster/lc_6/out
T_19_18_lc_trk_g2_6
T_19_18_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.events_preZ0Z_0
T_13_8_wire_logic_cluster/lc_7/out
T_13_8_lc_trk_g2_7
T_13_8_wire_logic_cluster/lc_2/in_3

End 

Net : u_core.u_sump2.events_preZ0Z_10
T_13_9_wire_logic_cluster/lc_4/out
T_13_9_lc_trk_g0_4
T_13_9_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_sump2.events_preZ0Z_13
T_14_9_wire_logic_cluster/lc_7/out
T_14_10_lc_trk_g1_7
T_14_10_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_sump2.events_preZ0Z_14
T_13_8_wire_logic_cluster/lc_5/out
T_13_8_lc_trk_g1_5
T_13_8_wire_logic_cluster/lc_1/in_3

End 

Net : lb_rd_d_3
T_23_18_wire_logic_cluster/lc_0/out
T_24_17_lc_trk_g2_0
T_24_17_wire_logic_cluster/lc_5/in_3

End 

Net : u_core.u_sump2.events_preZ0Z_15
T_12_8_wire_logic_cluster/lc_2/out
T_13_8_lc_trk_g1_2
T_13_8_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.events_preZ0Z_3
T_14_10_wire_logic_cluster/lc_4/out
T_14_10_lc_trk_g0_4
T_14_10_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_sump2.events_preZ0Z_4
T_15_11_wire_logic_cluster/lc_5/out
T_15_11_lc_trk_g1_5
T_15_11_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_sump2.events_preZ0Z_5
T_14_11_wire_logic_cluster/lc_7/out
T_15_11_lc_trk_g0_7
T_15_11_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.events_preZ0Z_6
T_13_9_wire_logic_cluster/lc_5/out
T_13_9_lc_trk_g1_5
T_13_9_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_sump2.events_preZ0Z_7
T_13_10_wire_logic_cluster/lc_0/out
T_13_10_lc_trk_g1_0
T_13_10_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.events_preZ0Z_8
T_14_7_wire_logic_cluster/lc_4/out
T_14_7_lc_trk_g0_4
T_14_7_wire_logic_cluster/lc_5/in_3

End 

Net : lb_rd_d_23
T_24_18_wire_logic_cluster/lc_6/out
T_24_17_lc_trk_g1_6
T_24_17_wire_logic_cluster/lc_6/in_3

End 

Net : lb_rd_d_14
T_21_13_wire_logic_cluster/lc_0/out
T_21_12_lc_trk_g1_0
T_21_12_wire_logic_cluster/lc_6/in_3

End 

Net : lb_rd_d_13
T_21_13_wire_logic_cluster/lc_4/out
T_21_12_lc_trk_g0_4
T_21_12_wire_logic_cluster/lc_5/in_3

End 

Net : u_mesa_core.rx_byte_rdy_p1
T_24_23_wire_logic_cluster/lc_2/out
T_24_23_lc_trk_g0_2
T_24_23_wire_logic_cluster/lc_1/in_3

End 

Net : u_mesa_core.u_mesa2lb.rx_byte_stop_p2Z0Z_0
T_26_22_wire_logic_cluster/lc_6/out
T_26_22_lc_trk_g2_6
T_26_22_wire_logic_cluster/lc_3/in_3

End 

Net : lb_rd_d_27
T_23_18_wire_logic_cluster/lc_7/out
T_24_17_lc_trk_g3_7
T_24_17_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_sump2.a_addr_p1Z0Z_2
T_15_15_wire_logic_cluster/lc_2/out
T_15_15_lc_trk_g0_2
T_15_15_wire_logic_cluster/lc_3/in_3

End 

Net : u_core.u_sump2.a_addr_p1Z0Z_3
T_14_15_wire_logic_cluster/lc_1/out
T_15_15_lc_trk_g1_1
T_15_15_wire_logic_cluster/lc_5/in_3

End 

Net : u_mesa_pi_spi.cs_l_metaZ0
T_23_18_wire_logic_cluster/lc_5/out
T_23_18_lc_trk_g2_5
T_23_18_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.a_weZ0
T_11_11_wire_logic_cluster/lc_5/out
T_10_11_lc_trk_g3_5
T_10_11_wire_logic_cluster/lc_1/in_3

End 

Net : u_core.u_sump2.b_doZ0Z_1
T_19_11_wire_logic_cluster/lc_6/out
T_18_12_lc_trk_g0_6
T_18_12_wire_logic_cluster/lc_7/in_3

End 

Net : u_core.u_sump2.b_do_p1Z0Z_57
T_18_18_wire_logic_cluster/lc_7/out
T_18_18_lc_trk_g0_7
T_18_18_wire_logic_cluster/lc_6/in_3

End 

Net : u_core.u_sump2.b_doZ0Z_11
T_22_15_wire_logic_cluster/lc_0/out
T_21_16_lc_trk_g1_0
T_21_16_wire_logic_cluster/lc_4/in_3

End 

Net : u_core.u_sump2.b_doZ0Z_12
T_20_13_wire_logic_cluster/lc_3/out
T_20_13_lc_trk_g3_3
T_20_13_wire_logic_cluster/lc_1/in_3

End 

Net : u_mesa_pi_spi.miso_sr_rstZ0Z_23
T_27_7_wire_logic_cluster/lc_0/out
T_27_5_sp4_v_t_45
T_27_9_sp4_v_t_45
T_27_13_sp4_v_t_45
T_26_17_lc_trk_g2_0
T_26_17_wire_logic_cluster/lc_1/in_3

End 

Net : u_mesa_pi_spi.miso_srZ0Z_7
T_26_17_wire_logic_cluster/lc_1/out
T_26_6_sp12_v_t_22
T_26_8_lc_trk_g2_5
T_26_8_wire_logic_cluster/lc_0/in_1

End 

Net : u_mesa_pi_spi.miso_sr_0_13
T_27_13_wire_logic_cluster/lc_3/out
T_27_13_lc_trk_g2_3
T_27_13_wire_logic_cluster/lc_2/in_1

End 

Net : u_mesa_pi_spi.g0_1_3_cascade_
T_27_10_wire_logic_cluster/lc_5/ltout
T_27_10_wire_logic_cluster/lc_6/in_2

End 

Net : u_mesa_pi_spi.g0_1_4_cascade_
T_27_10_wire_logic_cluster/lc_6/ltout
T_27_10_wire_logic_cluster/lc_7/in_2

End 

Net : u_mesa_pi_spi.m8_0_a2_1_cascade_
T_27_10_wire_logic_cluster/lc_1/ltout
T_27_10_wire_logic_cluster/lc_2/in_2

End 

Net : u_mesa_pi_spi.g0_0_3_cascade_
T_27_15_wire_logic_cluster/lc_2/ltout
T_27_15_wire_logic_cluster/lc_3/in_2

End 

Net : u_mesa_pi_spi.miso_srZ0Z_11
T_26_13_wire_logic_cluster/lc_3/out
T_26_13_sp4_h_l_11
T_25_9_sp4_v_t_41
T_24_11_lc_trk_g1_4
T_24_11_wire_logic_cluster/lc_0/in_1

End 

Net : u_mesa_pi_spi.miso_sr_rstZ0Z_19
T_28_11_wire_logic_cluster/lc_0/out
T_28_9_sp4_v_t_45
T_25_13_sp4_h_l_8
T_26_13_lc_trk_g2_0
T_26_13_wire_logic_cluster/lc_3/in_3

End 

Net : u_mesa_pi_spi.g1_0_3_4_cascade_
T_27_13_wire_logic_cluster/lc_5/ltout
T_27_13_wire_logic_cluster/lc_6/in_2

End 

Net : u_mesa_pi_spi.g1_0_0_4_cascade_
T_27_13_wire_logic_cluster/lc_4/ltout
T_27_13_wire_logic_cluster/lc_5/in_2

End 

Net : u_core.u_sump2.a_di_p2_40
T_9_10_wire_logic_cluster/lc_4/out
T_8_10_lc_trk_g3_4
T_8_10_wire_bram/ram/WDATA_1

End 

Net : u_core.u_sump2.a_di_p2_7
T_9_16_wire_logic_cluster/lc_0/out
T_8_17_lc_trk_g1_0
T_8_17_wire_bram/ram/WDATA_13

End 

Net : u_core.u_sump2.a_di_p2_36
T_9_7_wire_logic_cluster/lc_7/out
T_8_8_lc_trk_g0_7
T_8_8_wire_bram/ram/WDATA_1

End 

Net : u_core.u_sump2.a_di_p2_42
T_9_10_wire_logic_cluster/lc_6/out
T_8_9_lc_trk_g3_6
T_8_9_wire_bram/ram/WDATA_9

End 

Net : u_core.u_sump2.a_di_p2_5
T_7_17_wire_logic_cluster/lc_6/out
T_8_18_lc_trk_g3_6
T_8_18_wire_bram/ram/WDATA_5

End 

Net : u_mesa_pi_spi.miso_sr_0_17
T_21_18_wire_logic_cluster/lc_2/out
T_21_18_lc_trk_g2_2
T_21_18_wire_logic_cluster/lc_1/in_1

End 

Net : u_mesa_pi_spi.miso_sr_rstZ0Z_14
T_24_19_wire_logic_cluster/lc_0/out
T_25_16_sp4_v_t_41
T_22_20_sp4_h_l_9
T_18_20_sp4_h_l_9
T_14_20_sp4_h_l_9
T_10_20_sp4_h_l_0
T_6_20_sp4_h_l_8
T_5_16_sp4_v_t_36
T_5_18_lc_trk_g3_1
T_5_18_input_2_0
T_5_18_wire_logic_cluster/lc_0/in_2

T_24_19_wire_logic_cluster/lc_0/out
T_23_19_sp4_h_l_8
T_22_15_sp4_v_t_36
T_21_18_lc_trk_g2_4
T_21_18_wire_logic_cluster/lc_2/in_0

End 

Net : u_mesa_pi_spi.miso_sr_rstZ0Z_29
T_28_9_wire_logic_cluster/lc_0/out
T_28_6_sp4_v_t_40
T_28_10_sp4_v_t_40
T_27_12_lc_trk_g1_5
T_27_12_wire_logic_cluster/lc_1/in_3

End 

Net : u_mesa_pi_spi.miso_srZ0Z_1
T_27_12_wire_logic_cluster/lc_1/out
T_27_8_sp4_v_t_39
T_27_9_lc_trk_g2_7
T_27_9_wire_logic_cluster/lc_0/in_1

T_27_12_wire_logic_cluster/lc_1/out
T_27_8_sp4_v_t_39
T_27_12_lc_trk_g0_2
T_27_12_input_2_6
T_27_12_wire_logic_cluster/lc_6/in_2

End 

Net : u_mesa_pi_spi.miso_srZ0Z_31
T_27_16_wire_logic_cluster/lc_6/out
T_25_16_sp4_h_l_9
T_24_16_lc_trk_g0_1
T_24_16_wire_logic_cluster/lc_0/in_1

End 

Net : u_mesa_pi_spi.miso_sr_0_23
T_19_19_wire_logic_cluster/lc_2/out
T_19_19_lc_trk_g2_2
T_19_19_wire_logic_cluster/lc_1/in_3

End 

Net : u_mesa_pi_spi.N_5_0
T_27_16_wire_logic_cluster/lc_5/out
T_26_15_lc_trk_g3_5
T_26_15_wire_logic_cluster/lc_0/in_0

End 

Net : u_mesa_pi_spi.miso_sr_rstZ0Z_21
T_23_9_wire_logic_cluster/lc_0/out
T_22_9_lc_trk_g2_0
T_22_9_wire_logic_cluster/lc_1/in_3

End 

Net : u_mesa_pi_spi.miso_srZ0Z_9
T_22_9_wire_logic_cluster/lc_1/out
T_23_9_sp4_h_l_2
T_26_9_sp4_v_t_42
T_26_12_lc_trk_g1_2
T_26_12_wire_logic_cluster/lc_0/in_1

End 

Net : u_mesa_pi_spi.miso_sr_0_11
T_26_13_wire_logic_cluster/lc_4/out
T_26_13_lc_trk_g2_4
T_26_13_wire_logic_cluster/lc_3/in_1

End 

Net : u_mesa_pi_spi.miso_sr_0_9
T_22_9_wire_logic_cluster/lc_2/out
T_22_9_lc_trk_g2_2
T_22_9_wire_logic_cluster/lc_1/in_1

End 

Net : u_mesa_pi_spi.miso_srZ0Z_14
T_15_7_wire_logic_cluster/lc_0/out
T_16_7_sp4_h_l_0
T_19_7_sp4_v_t_40
T_20_11_sp4_h_l_5
T_24_11_sp4_h_l_5
T_27_11_sp4_v_t_40
T_26_14_lc_trk_g3_0
T_26_14_wire_logic_cluster/lc_0/in_1

T_15_7_wire_logic_cluster/lc_0/out
T_15_7_lc_trk_g0_0
T_15_7_input_2_0
T_15_7_wire_logic_cluster/lc_0/in_2

End 

Net : u_mesa_pi_spi.miso_srZ0Z_19_cascade_
T_13_14_wire_logic_cluster/lc_1/ltout
T_13_14_wire_logic_cluster/lc_2/in_2

End 

Net : u_mesa_pi_spi.miso_srZ0Z_16
T_5_18_wire_logic_cluster/lc_0/out
T_5_6_sp12_v_t_23
T_6_18_sp12_h_l_0
T_18_18_sp12_h_l_0
T_21_18_lc_trk_g1_0
T_21_18_wire_logic_cluster/lc_2/in_1

T_5_18_wire_logic_cluster/lc_0/out
T_5_18_lc_trk_g0_0
T_5_18_wire_logic_cluster/lc_0/in_0

End 

Net : u_mesa_pi_spi.miso_srZ0Z_27
T_20_10_wire_logic_cluster/lc_1/out
T_16_10_sp12_h_l_1
T_23_10_lc_trk_g0_1
T_23_10_wire_logic_cluster/lc_0/in_1

End 

Net : u_mesa_pi_spi.miso_sr_rstZ0Z_1
T_23_8_wire_logic_cluster/lc_0/out
T_23_4_sp12_v_t_23
T_23_11_lc_trk_g3_3
T_23_11_wire_logic_cluster/lc_1/in_3

End 

Net : u_mesa_pi_spi.miso_srZ0Z_29
T_23_11_wire_logic_cluster/lc_1/out
T_24_12_lc_trk_g2_1
T_24_12_wire_logic_cluster/lc_0/in_1

End 

Net : u_mesa_pi_spi.miso_sr_rstZ0Z_3
T_19_10_wire_logic_cluster/lc_0/out
T_20_10_lc_trk_g1_0
T_20_10_wire_logic_cluster/lc_1/in_0

End 

Net : u_mesa_pi_spi.miso_sr_0_7
T_26_17_wire_logic_cluster/lc_2/out
T_26_17_lc_trk_g0_2
T_26_17_wire_logic_cluster/lc_1/in_1

End 

Net : u_mesa_pi_spi.miso_sr_0_27
T_20_10_wire_logic_cluster/lc_2/out
T_20_10_lc_trk_g0_2
T_20_10_wire_logic_cluster/lc_1/in_3

End 

Net : u_mesa_pi_spi.miso_sr_rstZ0Z_16
T_20_7_wire_logic_cluster/lc_0/out
T_19_7_sp4_h_l_8
T_22_7_sp4_v_t_45
T_23_11_sp4_h_l_2
T_26_11_sp4_v_t_42
T_26_14_lc_trk_g0_2
T_26_14_wire_logic_cluster/lc_0/in_0

T_20_7_wire_logic_cluster/lc_0/out
T_20_7_sp4_h_l_5
T_16_7_sp4_h_l_5
T_15_7_lc_trk_g1_5
T_15_7_wire_logic_cluster/lc_0/in_0

End 

Net : u_mesa_pi_spi.miso_sr_rstZ0Z_24
T_28_8_wire_logic_cluster/lc_0/out
T_28_5_sp4_v_t_40
T_28_9_sp4_v_t_36
T_28_13_sp4_v_t_41
T_25_17_sp4_h_l_9
T_26_17_lc_trk_g3_1
T_26_17_wire_logic_cluster/lc_2/in_0

T_28_8_wire_logic_cluster/lc_0/out
T_28_5_sp4_v_t_40
T_28_9_sp4_v_t_36
T_25_9_sp4_h_l_1
T_26_9_lc_trk_g3_1
T_26_9_input_2_0
T_26_9_wire_logic_cluster/lc_0/in_2

End 

Net : u_mesa_pi_spi.miso_srZ0Z_3
T_22_10_wire_logic_cluster/lc_1/out
T_23_10_sp4_h_l_2
T_24_10_lc_trk_g3_2
T_24_10_wire_logic_cluster/lc_0/in_1

End 

Net : u_mesa_pi_spi.miso_sr_rstZ0Z_27
T_21_11_wire_logic_cluster/lc_0/out
T_22_10_lc_trk_g2_0
T_22_10_wire_logic_cluster/lc_1/in_3

End 

Net : u_mesa_pi_spi.miso_srZ0Z_7_cascade_
T_26_17_wire_logic_cluster/lc_1/ltout
T_26_17_wire_logic_cluster/lc_2/in_2

End 

Net : u_mesa_pi_spi.miso_sr_0_3
T_22_10_wire_logic_cluster/lc_2/out
T_22_10_lc_trk_g2_2
T_22_10_wire_logic_cluster/lc_1/in_1

End 

Net : u_mesa_pi_spi.miso_sr_rstZ0Z_25
T_24_8_wire_logic_cluster/lc_0/out
T_24_9_lc_trk_g0_0
T_24_9_wire_logic_cluster/lc_1/in_1

End 

Net : u_mesa_pi_spi.miso_sr_0_5
T_24_9_wire_logic_cluster/lc_2/out
T_24_9_lc_trk_g0_2
T_24_9_wire_logic_cluster/lc_1/in_3

End 

Net : u_mesa_pi_spi.miso_sr_0_1
T_27_12_wire_logic_cluster/lc_6/out
T_27_12_lc_trk_g2_6
T_27_12_wire_logic_cluster/lc_1/in_1

End 

Net : u_mesa_pi_spi.miso_srZ0Z_5
T_24_9_wire_logic_cluster/lc_1/out
T_24_9_sp4_h_l_7
T_26_9_lc_trk_g3_2
T_26_9_wire_logic_cluster/lc_0/in_1

End 

Net : u_mesa_pi_spi.miso_sr_rstZ0Z_0
T_28_21_wire_logic_cluster/lc_0/out
T_28_19_sp4_v_t_45
T_25_19_sp4_h_l_8
T_24_15_sp4_v_t_36
T_24_11_sp4_v_t_44
T_24_12_lc_trk_g2_4
T_24_12_input_2_0
T_24_12_wire_logic_cluster/lc_0/in_2

T_28_21_wire_logic_cluster/lc_0/out
T_28_19_sp4_v_t_45
T_25_19_sp4_h_l_8
T_24_15_sp4_v_t_36
T_24_16_lc_trk_g2_4
T_24_16_input_2_0
T_24_16_wire_logic_cluster/lc_0/in_2

End 

Net : u_mesa_pi_spi.miso_sr_rstZ0Z_8
T_27_22_wire_logic_cluster/lc_0/out
T_28_19_sp4_v_t_41
T_25_19_sp4_h_l_10
T_21_19_sp4_h_l_10
T_17_19_sp4_h_l_1
T_19_19_lc_trk_g2_4
T_19_19_wire_logic_cluster/lc_2/in_0

T_27_22_wire_logic_cluster/lc_0/out
T_28_19_sp4_v_t_41
T_28_15_sp4_v_t_42
T_27_17_lc_trk_g1_7
T_27_17_input_2_0
T_27_17_wire_logic_cluster/lc_0/in_2

End 

Net : u_mesa_pi_spi.miso_sr_rstZ0Z_18
T_21_8_wire_logic_cluster/lc_0/out
T_21_5_sp4_v_t_40
T_21_9_sp4_v_t_36
T_22_13_sp4_h_l_7
T_25_9_sp4_v_t_36
T_24_11_lc_trk_g1_1
T_24_11_input_2_0
T_24_11_wire_logic_cluster/lc_0/in_2

T_21_8_wire_logic_cluster/lc_0/out
T_21_5_sp4_v_t_40
T_21_9_sp4_v_t_36
T_22_13_sp4_h_l_7
T_26_13_sp4_h_l_7
T_27_13_lc_trk_g3_7
T_27_13_wire_logic_cluster/lc_3/in_1

End 

Net : u_mesa_pi_spi.miso_sr_rstZ0Z_12
T_22_11_wire_logic_cluster/lc_0/out
T_22_8_sp4_v_t_40
T_19_12_sp4_h_l_10
T_15_12_sp4_h_l_1
T_14_12_sp4_v_t_36
T_13_14_lc_trk_g0_1
T_13_14_wire_logic_cluster/lc_2/in_1

T_22_11_wire_logic_cluster/lc_0/out
T_22_8_sp4_v_t_40
T_19_12_sp4_h_l_10
T_19_12_lc_trk_g1_7
T_19_12_input_2_0
T_19_12_wire_logic_cluster/lc_0/in_2

End 

Net : u_mesa_pi_spi.miso_srZ0Z_23_cascade_
T_19_19_wire_logic_cluster/lc_1/ltout
T_19_19_wire_logic_cluster/lc_2/in_2

End 

Net : u_mesa_pi_spi.id_bit_cnt_cry_6
T_26_11_wire_logic_cluster/lc_6/cout
T_26_11_wire_logic_cluster/lc_7/in_3

End 

Net : u_mesa_pi_spi.miso_sr_rstZ0Z_10
T_28_7_wire_logic_cluster/lc_0/out
T_28_5_sp4_v_t_45
T_28_9_sp4_v_t_46
T_28_13_sp4_v_t_42
T_27_16_lc_trk_g3_2
T_27_16_wire_logic_cluster/lc_2/in_1

T_28_7_wire_logic_cluster/lc_0/out
T_28_5_sp4_v_t_45
T_28_9_sp4_v_t_46
T_28_13_lc_trk_g1_3
T_28_13_input_2_0
T_28_13_wire_logic_cluster/lc_0/in_2

End 

Net : u_mesa_pi_spi.miso_sr_rstZ0Z_9
T_28_17_wire_logic_cluster/lc_0/out
T_27_16_lc_trk_g2_0
T_27_16_wire_logic_cluster/lc_1/in_3

End 

Net : u_mesa_pi_spi.miso_srZ0Z_13_cascade_
T_27_13_wire_logic_cluster/lc_2/ltout
T_27_13_wire_logic_cluster/lc_3/in_2

End 

Net : u_mesa_pi_spi.miso_srZ0Z_21
T_27_16_wire_logic_cluster/lc_1/out
T_27_17_lc_trk_g0_1
T_27_17_wire_logic_cluster/lc_0/in_1

End 

Net : u_mesa_pi_spi.miso_srZ0Z_18
T_19_12_wire_logic_cluster/lc_0/out
T_19_10_sp4_v_t_45
T_16_14_sp4_h_l_1
T_12_14_sp4_h_l_1
T_13_14_lc_trk_g3_1
T_13_14_wire_logic_cluster/lc_2/in_0

T_19_12_wire_logic_cluster/lc_0/out
T_19_12_lc_trk_g0_0
T_19_12_wire_logic_cluster/lc_0/in_0

End 

Net : u_mesa_pi_spi.id_bit_cnt_cry_5
T_26_11_wire_logic_cluster/lc_5/cout
T_26_11_wire_logic_cluster/lc_6/in_3

Net : u_mesa_pi_spi.miso_srZ0Z_2
T_27_9_wire_logic_cluster/lc_0/out
T_28_6_sp4_v_t_41
T_25_10_sp4_h_l_4
T_21_10_sp4_h_l_4
T_22_10_lc_trk_g2_4
T_22_10_wire_logic_cluster/lc_2/in_0

T_27_9_wire_logic_cluster/lc_0/out
T_27_9_lc_trk_g0_0
T_27_9_wire_logic_cluster/lc_0/in_0

End 

Net : u_mesa_pi_spi.miso_sr_rstZ0Z_5
T_19_9_wire_logic_cluster/lc_0/out
T_19_8_lc_trk_g0_0
T_19_8_wire_logic_cluster/lc_1/in_1

End 

Net : u_mesa_pi_spi.miso_sr_0_25
T_19_8_wire_logic_cluster/lc_2/out
T_19_8_lc_trk_g0_2
T_19_8_wire_logic_cluster/lc_1/in_3

End 

Net : u_mesa_pi_spi.miso_srZ0Z_11_cascade_
T_26_13_wire_logic_cluster/lc_3/ltout
T_26_13_wire_logic_cluster/lc_4/in_2

End 

Net : u_mesa_pi_spi.miso_sr_0_21
T_27_16_wire_logic_cluster/lc_2/out
T_27_16_lc_trk_g2_2
T_27_16_wire_logic_cluster/lc_1/in_1

End 

Net : u_mesa_pi_spi.miso_sr_0_29
T_23_11_wire_logic_cluster/lc_2/out
T_23_11_lc_trk_g2_2
T_23_11_wire_logic_cluster/lc_1/in_1

End 

Net : u_mesa_pi_spi.miso_srZ0Z_25
T_19_8_wire_logic_cluster/lc_1/out
T_20_9_lc_trk_g2_1
T_20_9_wire_logic_cluster/lc_0/in_1

End 

Net : u_mesa_pi_spi.miso_srZ0Z_22
T_27_17_wire_logic_cluster/lc_0/out
T_27_15_sp4_v_t_45
T_24_19_sp4_h_l_1
T_20_19_sp4_h_l_1
T_19_19_lc_trk_g0_1
T_19_19_wire_logic_cluster/lc_2/in_1

T_27_17_wire_logic_cluster/lc_0/out
T_27_17_lc_trk_g0_0
T_27_17_wire_logic_cluster/lc_0/in_0

End 

Net : u_mesa_pi_spi.miso_sr_rstZ0Z_28
T_22_7_wire_logic_cluster/lc_0/out
T_23_5_sp4_v_t_44
T_24_9_sp4_h_l_3
T_28_9_sp4_h_l_11
T_27_9_lc_trk_g1_3
T_27_9_input_2_0
T_27_9_wire_logic_cluster/lc_0/in_2

T_22_7_wire_logic_cluster/lc_0/out
T_23_5_sp4_v_t_44
T_23_9_sp4_v_t_44
T_22_10_lc_trk_g3_4
T_22_10_wire_logic_cluster/lc_2/in_1

End 

Net : u_mesa_pi_spi.id_bit_cnt_cry_4
T_26_11_wire_logic_cluster/lc_4/cout
T_26_11_wire_logic_cluster/lc_5/in_3

Net : u_mesa_pi_spi.miso_srZ0Z_29_cascade_
T_23_11_wire_logic_cluster/lc_1/ltout
T_23_11_wire_logic_cluster/lc_2/in_2

End 

Net : u_mesa_pi_spi.miso_srZ0Z_17_cascade_
T_21_18_wire_logic_cluster/lc_1/ltout
T_21_18_wire_logic_cluster/lc_2/in_2

End 

Net : u_mesa_pi_spi.id_bit_cnt_cry_3
T_26_11_wire_logic_cluster/lc_3/cout
T_26_11_wire_logic_cluster/lc_4/in_3

Net : u_mesa_pi_spi.miso_srZ0Z_20
T_28_13_wire_logic_cluster/lc_0/out
T_28_11_sp4_v_t_45
T_28_15_sp4_v_t_41
T_27_16_lc_trk_g3_1
T_27_16_wire_logic_cluster/lc_2/in_0

T_28_13_wire_logic_cluster/lc_0/out
T_28_13_lc_trk_g0_0
T_28_13_wire_logic_cluster/lc_0/in_0

End 

Net : u_mesa_pi_spi.miso_srZ0Z_8
T_26_8_wire_logic_cluster/lc_0/out
T_26_5_sp4_v_t_40
T_23_9_sp4_h_l_5
T_22_9_lc_trk_g1_5
T_22_9_wire_logic_cluster/lc_2/in_0

T_26_8_wire_logic_cluster/lc_0/out
T_26_8_lc_trk_g2_0
T_26_8_input_2_0
T_26_8_wire_logic_cluster/lc_0/in_2

End 

Net : u_mesa_pi_spi.miso_srZ0Z_12
T_24_11_wire_logic_cluster/lc_0/out
T_24_9_sp4_v_t_45
T_25_13_sp4_h_l_2
T_27_13_lc_trk_g2_7
T_27_13_wire_logic_cluster/lc_3/in_0

T_24_11_wire_logic_cluster/lc_0/out
T_24_11_lc_trk_g2_0
T_24_11_wire_logic_cluster/lc_0/in_0

End 

Net : u_mesa_pi_spi.miso_sr_rstZ0Z_6
T_21_7_wire_logic_cluster/lc_0/out
T_21_4_sp4_v_t_40
T_18_8_sp4_h_l_5
T_19_8_lc_trk_g3_5
T_19_8_wire_logic_cluster/lc_2/in_0

T_21_7_wire_logic_cluster/lc_0/out
T_20_8_lc_trk_g0_0
T_20_8_input_2_0
T_20_8_wire_logic_cluster/lc_0/in_2

End 

Net : u_mesa_pi_spi.miso_sr_rstZ0Z_20
T_26_7_wire_logic_cluster/lc_0/out
T_26_5_sp4_v_t_45
T_26_9_sp4_v_t_45
T_26_13_lc_trk_g1_0
T_26_13_wire_logic_cluster/lc_4/in_1

T_26_7_wire_logic_cluster/lc_0/out
T_26_5_sp4_v_t_45
T_26_9_sp4_v_t_45
T_26_12_lc_trk_g1_5
T_26_12_input_2_0
T_26_12_wire_logic_cluster/lc_0/in_2

End 

Net : u_mesa_pi_spi.miso_sr_rstZ0Z_4
T_19_7_wire_logic_cluster/lc_0/out
T_20_5_sp4_v_t_44
T_20_9_sp4_v_t_40
T_20_10_lc_trk_g3_0
T_20_10_wire_logic_cluster/lc_2/in_1

T_19_7_wire_logic_cluster/lc_0/out
T_20_5_sp4_v_t_44
T_20_9_lc_trk_g1_1
T_20_9_input_2_0
T_20_9_wire_logic_cluster/lc_0/in_2

End 

Net : u_mesa_pi_spi.id_bit_cnt_cry_2
T_26_11_wire_logic_cluster/lc_2/cout
T_26_11_wire_logic_cluster/lc_3/in_3

Net : u_mesa_pi_spi.miso_srZ0Z_30
T_24_12_wire_logic_cluster/lc_0/out
T_24_8_sp12_v_t_23
T_24_16_lc_trk_g2_0
T_24_16_wire_logic_cluster/lc_0/in_0

T_24_12_wire_logic_cluster/lc_0/out
T_24_12_lc_trk_g0_0
T_24_12_wire_logic_cluster/lc_0/in_0

End 

Net : u_mesa_pi_spi.miso_sr_rstZ0Z_22
T_22_8_wire_logic_cluster/lc_0/out
T_19_8_sp12_h_l_0
T_26_8_lc_trk_g0_0
T_26_8_wire_logic_cluster/lc_0/in_0

T_22_8_wire_logic_cluster/lc_0/out
T_22_9_lc_trk_g1_0
T_22_9_wire_logic_cluster/lc_2/in_1

End 

Net : u_mesa_pi_spi.miso_srZ0Z_46
T_26_16_wire_logic_cluster/lc_6/out
T_25_16_sp12_h_l_0
T_28_16_lc_trk_g0_0
T_28_16_wire_logic_cluster/lc_0/in_0

End 

Net : u_mesa_pi_spi.miso_sr_rstZ0Z_2
T_23_7_wire_logic_cluster/lc_0/out
T_23_3_sp12_v_t_23
T_23_11_lc_trk_g2_0
T_23_11_wire_logic_cluster/lc_2/in_0

T_23_7_wire_logic_cluster/lc_0/out
T_23_3_sp12_v_t_23
T_23_10_lc_trk_g3_3
T_23_10_input_2_0
T_23_10_wire_logic_cluster/lc_0/in_2

End 

Net : u_mesa_pi_spi.id_bit_cnt_cry_1
T_26_11_wire_logic_cluster/lc_1/cout
T_26_11_wire_logic_cluster/lc_2/in_3

Net : u_mesa_pi_spi.miso_sr_rstZ0Z_30
T_27_8_wire_logic_cluster/lc_0/out
T_27_4_sp12_v_t_23
T_27_12_lc_trk_g3_0
T_27_12_wire_logic_cluster/lc_6/in_1

T_27_8_wire_logic_cluster/lc_0/out
T_27_6_sp4_v_t_45
T_26_10_lc_trk_g2_0
T_26_10_input_2_0
T_26_10_wire_logic_cluster/lc_0/in_2

End 

Net : u_mesa_pi_spi.miso_srZ0Z_6
T_26_9_wire_logic_cluster/lc_0/out
T_26_5_sp12_v_t_23
T_26_17_lc_trk_g3_0
T_26_17_wire_logic_cluster/lc_2/in_1

T_26_9_wire_logic_cluster/lc_0/out
T_26_9_lc_trk_g0_0
T_26_9_wire_logic_cluster/lc_0/in_0

End 

Net : u_mesa_pi_spi.miso_sr_rstZ0Z_26
T_24_7_wire_logic_cluster/lc_0/out
T_24_3_sp12_v_t_23
T_24_10_lc_trk_g3_3
T_24_10_input_2_0
T_24_10_wire_logic_cluster/lc_0/in_2

T_24_7_wire_logic_cluster/lc_0/out
T_24_5_sp4_v_t_45
T_24_9_lc_trk_g1_0
T_24_9_wire_logic_cluster/lc_2/in_1

End 

Net : u_mesa_pi_spi.miso_srZ0Z_0
T_26_10_wire_logic_cluster/lc_0/out
T_27_8_sp4_v_t_44
T_27_12_lc_trk_g1_1
T_27_12_wire_logic_cluster/lc_6/in_0

T_26_10_wire_logic_cluster/lc_0/out
T_26_10_lc_trk_g1_0
T_26_10_wire_logic_cluster/lc_0/in_1

End 

Net : u_mesa_pi_spi.miso_srZ0Z_26
T_20_9_wire_logic_cluster/lc_0/out
T_20_7_sp4_v_t_45
T_20_10_lc_trk_g1_5
T_20_10_wire_logic_cluster/lc_2/in_0

T_20_9_wire_logic_cluster/lc_0/out
T_20_9_lc_trk_g0_0
T_20_9_wire_logic_cluster/lc_0/in_0

End 

Net : u_mesa_pi_spi.miso_srZ0Z_60
T_28_14_wire_logic_cluster/lc_1/out
T_28_14_sp4_h_l_7
T_28_14_lc_trk_g0_2
T_28_14_wire_logic_cluster/lc_2/in_0

End 

Net : u_mesa_pi_spi.miso_srZ0Z_53
T_28_16_wire_logic_cluster/lc_4/out
T_28_14_sp4_v_t_37
T_28_15_lc_trk_g3_5
T_28_15_wire_logic_cluster/lc_2/in_0

End 

Net : u_mesa_pi_spi.miso_srZ0Z_57
T_28_14_wire_logic_cluster/lc_7/out
T_28_14_sp4_h_l_3
T_28_14_lc_trk_g0_6
T_28_14_wire_logic_cluster/lc_6/in_0

End 

Net : u_mesa_pi_spi.miso_srZ0Z_4
T_24_10_wire_logic_cluster/lc_0/out
T_24_7_sp4_v_t_40
T_24_9_lc_trk_g3_5
T_24_9_wire_logic_cluster/lc_2/in_0

T_24_10_wire_logic_cluster/lc_0/out
T_24_10_lc_trk_g0_0
T_24_10_wire_logic_cluster/lc_0/in_0

End 

Net : u_mesa_pi_spi.id_bit_cnt_cry_0
T_26_11_wire_logic_cluster/lc_0/cout
T_26_11_wire_logic_cluster/lc_1/in_3

Net : u_mesa_pi_spi.miso_srZ0Z_3_cascade_
T_22_10_wire_logic_cluster/lc_1/ltout
T_22_10_wire_logic_cluster/lc_2/in_2

End 

Net : u_mesa_pi_spi.miso_srZ0Z_21_cascade_
T_27_16_wire_logic_cluster/lc_1/ltout
T_27_16_wire_logic_cluster/lc_2/in_2

End 

Net : u_mesa_pi_spi.miso_srZ0Z_27_cascade_
T_20_10_wire_logic_cluster/lc_1/ltout
T_20_10_wire_logic_cluster/lc_2/in_2

End 

Net : u_mesa_pi_spi.miso_srZ0Z_9_cascade_
T_22_9_wire_logic_cluster/lc_1/ltout
T_22_9_wire_logic_cluster/lc_2/in_2

End 

Net : u_mesa_pi_spi.nib_srZ0Z_0
T_28_18_wire_logic_cluster/lc_0/out
T_28_16_sp4_v_t_45
T_28_19_lc_trk_g0_5
T_28_19_input_2_1
T_28_19_wire_logic_cluster/lc_1/in_2

T_28_18_wire_logic_cluster/lc_0/out
T_28_18_lc_trk_g2_0
T_28_18_wire_logic_cluster/lc_1/in_3

End 

Net : u_mesa_pi_spi.miso_srZ0Z_5_cascade_
T_24_9_wire_logic_cluster/lc_1/ltout
T_24_9_wire_logic_cluster/lc_2/in_2

End 

Net : u_mesa_pi_spi.miso_srZ0Z_25_cascade_
T_19_8_wire_logic_cluster/lc_1/ltout
T_19_8_wire_logic_cluster/lc_2/in_2

End 

Net : u_mesa_pi_spi.miso_srZ0Z_28
T_23_10_wire_logic_cluster/lc_0/out
T_23_10_lc_trk_g0_0
T_23_10_wire_logic_cluster/lc_0/in_0

T_23_10_wire_logic_cluster/lc_0/out
T_23_11_lc_trk_g1_0
T_23_11_wire_logic_cluster/lc_2/in_1

End 

Net : u_mesa_pi_spi.miso_srZ0Z_24
T_20_8_wire_logic_cluster/lc_0/out
T_20_8_lc_trk_g2_0
T_20_8_wire_logic_cluster/lc_0/in_0

T_20_8_wire_logic_cluster/lc_0/out
T_19_8_lc_trk_g3_0
T_19_8_wire_logic_cluster/lc_2/in_1

End 

Net : u_mesa_pi_spi.miso_srZ0Z_10
T_26_12_wire_logic_cluster/lc_0/out
T_26_12_lc_trk_g0_0
T_26_12_wire_logic_cluster/lc_0/in_0

T_26_12_wire_logic_cluster/lc_0/out
T_26_13_lc_trk_g0_0
T_26_13_wire_logic_cluster/lc_4/in_0

End 

Net : u_mesa_pi_spi.miso_srZ0Z_35
T_26_15_wire_logic_cluster/lc_3/out
T_26_15_lc_trk_g1_3
T_26_15_wire_logic_cluster/lc_4/in_0

End 

Net : u_mesa_pi_spi.miso_srZ0Z_32
T_26_15_wire_logic_cluster/lc_0/out
T_26_15_lc_trk_g1_0
T_26_15_wire_logic_cluster/lc_1/in_0

End 

Net : u_mesa_pi_spi.miso_srZ0Z_33
T_26_15_wire_logic_cluster/lc_1/out
T_26_15_lc_trk_g3_1
T_26_15_wire_logic_cluster/lc_2/in_0

End 

Net : u_mesa_pi_spi.miso_srZ0Z_58
T_28_14_wire_logic_cluster/lc_6/out
T_28_14_lc_trk_g2_6
T_28_14_wire_logic_cluster/lc_4/in_0

End 

Net : u_mesa_pi_spi.miso_srZ0Z_50
T_28_16_wire_logic_cluster/lc_2/out
T_28_16_lc_trk_g3_2
T_28_16_wire_logic_cluster/lc_3/in_0

End 

Net : u_mesa_pi_spi.miso_srZ0Z_54
T_28_15_wire_logic_cluster/lc_2/out
T_28_15_lc_trk_g3_2
T_28_15_wire_logic_cluster/lc_3/in_0

End 

Net : u_mesa_pi_spi.miso_srZ0Z_47
T_28_16_wire_logic_cluster/lc_0/out
T_28_16_lc_trk_g1_0
T_28_16_wire_logic_cluster/lc_5/in_0

End 

Net : u_mesa_pi_spi.miso_srZ0Z_45
T_26_16_wire_logic_cluster/lc_5/out
T_26_16_lc_trk_g3_5
T_26_16_wire_logic_cluster/lc_6/in_0

End 

Net : u_mesa_pi_spi.miso_srZ0Z_39
T_26_15_wire_logic_cluster/lc_7/out
T_26_16_lc_trk_g1_7
T_26_16_wire_logic_cluster/lc_0/in_0

End 

Net : u_mesa_pi_spi.miso_srZ0Z_41
T_26_16_wire_logic_cluster/lc_1/out
T_26_16_lc_trk_g3_1
T_26_16_wire_logic_cluster/lc_2/in_0

End 

Net : u_mesa_pi_spi.miso_srZ0Z_49
T_28_16_wire_logic_cluster/lc_1/out
T_28_16_lc_trk_g1_1
T_28_16_wire_logic_cluster/lc_2/in_0

End 

Net : u_mesa_pi_spi.miso_srZ0Z_61
T_28_14_wire_logic_cluster/lc_2/out
T_28_14_lc_trk_g2_2
T_28_14_wire_logic_cluster/lc_3/in_1

End 

Net : u_mesa_pi_spi.miso_srZ0Z_59
T_28_14_wire_logic_cluster/lc_4/out
T_28_14_lc_trk_g2_4
T_28_14_wire_logic_cluster/lc_1/in_1

End 

Net : u_mesa_pi_spi.miso_srZ0Z_36
T_26_15_wire_logic_cluster/lc_4/out
T_26_15_lc_trk_g0_4
T_26_15_wire_logic_cluster/lc_5/in_1

End 

Net : u_mesa_pi_spi.miso_srZ0Z_44
T_26_16_wire_logic_cluster/lc_4/out
T_26_16_lc_trk_g2_4
T_26_16_wire_logic_cluster/lc_5/in_1

End 

Net : u_mesa_pi_spi.miso_srZ0Z_43
T_26_16_wire_logic_cluster/lc_3/out
T_26_16_lc_trk_g0_3
T_26_16_wire_logic_cluster/lc_4/in_1

End 

Net : u_mesa_pi_spi.miso_srZ0Z_52
T_28_16_wire_logic_cluster/lc_7/out
T_28_16_lc_trk_g2_7
T_28_16_wire_logic_cluster/lc_4/in_1

End 

Net : u_mesa_pi_spi.miso_srZ0Z_51
T_28_16_wire_logic_cluster/lc_3/out
T_28_16_lc_trk_g1_3
T_28_16_wire_logic_cluster/lc_7/in_1

End 

Net : u_mesa_pi_spi.miso_srZ0Z_56
T_28_15_wire_logic_cluster/lc_0/out
T_28_14_lc_trk_g0_0
T_28_14_wire_logic_cluster/lc_7/in_1

End 

Net : u_mesa_pi_spi.miso_srZ0Z_40
T_26_16_wire_logic_cluster/lc_0/out
T_26_16_lc_trk_g0_0
T_26_16_wire_logic_cluster/lc_1/in_1

End 

Net : u_mesa_pi_spi.miso_srZ0Z_34
T_26_15_wire_logic_cluster/lc_2/out
T_26_15_lc_trk_g2_2
T_26_15_wire_logic_cluster/lc_3/in_1

End 

Net : u_mesa_pi_spi.miso_srZ0Z_37
T_26_15_wire_logic_cluster/lc_5/out
T_26_15_lc_trk_g2_5
T_26_15_wire_logic_cluster/lc_6/in_1

End 

Net : u_mesa_pi_spi.miso_srZ0Z_48
T_28_16_wire_logic_cluster/lc_5/out
T_28_16_lc_trk_g3_5
T_28_16_wire_logic_cluster/lc_1/in_1

End 

Net : u_mesa_pi_spi.miso_srZ0Z_38
T_26_15_wire_logic_cluster/lc_6/out
T_26_15_lc_trk_g2_6
T_26_15_wire_logic_cluster/lc_7/in_1

End 

Net : u_mesa_pi_spi.miso_srZ0Z_62
T_28_14_wire_logic_cluster/lc_3/out
T_28_14_lc_trk_g1_3
T_28_14_wire_logic_cluster/lc_5/in_1

End 

Net : u_mesa_pi_spi.miso_srZ0Z_42
T_26_16_wire_logic_cluster/lc_2/out
T_26_16_lc_trk_g2_2
T_26_16_wire_logic_cluster/lc_3/in_1

End 

Net : u_mesa_pi_spi.nib_srZ0Z_1
T_28_18_wire_logic_cluster/lc_1/out
T_28_19_lc_trk_g1_1
T_28_19_input_2_2
T_28_19_wire_logic_cluster/lc_2/in_2

T_28_18_wire_logic_cluster/lc_1/out
T_28_18_lc_trk_g2_1
T_28_18_wire_logic_cluster/lc_2/in_3

End 

Net : u_mesa_pi_spi.nib_srZ0Z_2
T_28_18_wire_logic_cluster/lc_2/out
T_28_19_lc_trk_g1_2
T_28_19_input_2_3
T_28_19_wire_logic_cluster/lc_3/in_2

End 

Net : u_mesa_pi_spi.miso_srZ0Z_55
T_28_15_wire_logic_cluster/lc_3/out
T_28_15_lc_trk_g0_3
T_28_15_wire_logic_cluster/lc_0/in_3

End 

Net : pin_oe_l_10
T_17_7_wire_logic_cluster/lc_1/out
T_16_7_sp4_h_l_10
T_15_7_lc_trk_g0_2
T_15_7_wire_logic_cluster/lc_2/in_0

End 

Net : pin_oe_l_1
T_5_25_wire_logic_cluster/lc_1/out
T_5_14_sp12_v_t_22
T_5_18_lc_trk_g2_1
T_5_18_wire_logic_cluster/lc_4/in_3

End 

Net : pin_oe_l_0
T_5_23_wire_logic_cluster/lc_7/out
T_5_21_sp4_v_t_43
T_5_17_sp4_v_t_44
T_5_18_lc_trk_g2_4
T_5_18_wire_logic_cluster/lc_5/in_3

End 

Net : pin_oe_l
T_5_23_wire_logic_cluster/lc_2/out
T_5_13_sp12_v_t_23
T_5_18_lc_trk_g2_7
T_5_18_wire_logic_cluster/lc_6/in_3

End 

Net : pi_spi_sck_ibuf_gb_io_gb_input
T_33_4_wire_io_cluster/io_0/D_IN_0
T_29_4_sp12_h_l_0
T_17_4_sp12_h_l_0
T_18_4_sp4_h_l_3
T_17_0_span4_vert_45
T_17_0_lc_trk_g0_5
T_17_0_wire_gbuf/in

End 

Net : pi_spi_mosi_c
T_33_15_wire_io_cluster/io_1/D_IN_0
T_30_15_sp4_h_l_1
T_29_15_sp4_v_t_42
T_28_18_lc_trk_g3_2
T_28_18_wire_logic_cluster/lc_0/in_3

T_33_15_wire_io_cluster/io_1/D_IN_0
T_30_15_sp4_h_l_1
T_29_15_sp4_v_t_42
T_28_19_lc_trk_g1_7
T_28_19_input_2_0
T_28_19_wire_logic_cluster/lc_0/in_2

T_33_15_wire_io_cluster/io_1/D_IN_0
T_31_15_sp12_h_l_0
T_19_15_sp12_h_l_0
T_18_15_sp12_v_t_23
T_7_27_sp12_h_l_0
T_6_27_sp4_h_l_1
T_5_23_sp4_v_t_43
T_5_26_lc_trk_g0_3
T_5_26_input_2_5
T_5_26_wire_logic_cluster/lc_5/in_2

End 

Net : pi_spi_ce_c_1
T_33_3_wire_io_cluster/io_1/D_IN_0
T_32_3_sp4_h_l_9
T_31_3_sp4_v_t_38
T_28_7_sp4_h_l_8
T_27_7_sp4_v_t_45
T_26_10_lc_trk_g3_5
T_26_10_wire_logic_cluster/lc_0/in_0

T_33_3_wire_io_cluster/io_1/D_IN_0
T_23_3_sp12_h_l_0
T_22_3_sp4_h_l_1
T_21_3_sp4_v_t_42
T_21_7_sp4_v_t_42
T_20_10_lc_trk_g3_2
T_20_10_wire_logic_cluster/lc_5/in_0

T_33_3_wire_io_cluster/io_1/D_IN_0
T_23_3_sp12_h_l_0
T_22_3_sp4_h_l_1
T_21_3_sp4_v_t_42
T_21_7_sp4_v_t_42
T_20_10_lc_trk_g3_2
T_20_10_wire_logic_cluster/lc_6/in_3

T_33_3_wire_io_cluster/io_1/D_IN_0
T_23_3_sp12_h_l_0
T_22_3_sp4_h_l_1
T_21_3_sp4_v_t_42
T_21_7_sp4_v_t_42
T_18_11_sp4_h_l_0
T_20_11_lc_trk_g3_5
T_20_11_wire_logic_cluster/lc_5/s_r

T_33_3_wire_io_cluster/io_1/D_IN_0
T_23_3_sp12_h_l_0
T_22_3_sp4_h_l_1
T_21_3_sp4_v_t_42
T_21_7_sp4_v_t_42
T_18_11_sp4_h_l_0
T_20_11_lc_trk_g3_5
T_20_11_wire_logic_cluster/lc_5/s_r

T_33_3_wire_io_cluster/io_1/D_IN_0
T_23_3_sp12_h_l_0
T_22_3_sp4_h_l_1
T_21_3_sp4_v_t_42
T_21_7_sp4_v_t_42
T_18_11_sp4_h_l_0
T_20_11_lc_trk_g3_5
T_20_11_wire_logic_cluster/lc_5/s_r

T_33_3_wire_io_cluster/io_1/D_IN_0
T_32_3_sp4_h_l_9
T_31_3_sp4_v_t_38
T_28_7_sp4_h_l_8
T_27_7_sp4_v_t_45
T_27_11_sp4_v_t_46
T_27_15_sp4_v_t_46
T_28_19_sp4_h_l_11
T_28_19_lc_trk_g0_6
T_28_19_wire_logic_cluster/lc_0/in_0

T_33_3_wire_io_cluster/io_1/D_IN_0
T_32_3_sp4_h_l_9
T_31_3_sp4_v_t_38
T_28_7_sp4_h_l_8
T_27_7_sp4_v_t_45
T_27_11_sp4_v_t_46
T_27_15_sp4_v_t_46
T_28_19_sp4_h_l_11
T_28_19_lc_trk_g0_6
T_28_19_wire_logic_cluster/lc_1/in_1

T_33_3_wire_io_cluster/io_1/D_IN_0
T_32_3_sp4_h_l_9
T_31_3_sp4_v_t_38
T_28_7_sp4_h_l_8
T_27_7_sp4_v_t_45
T_27_11_sp4_v_t_46
T_27_15_sp4_v_t_46
T_28_19_sp4_h_l_11
T_28_19_lc_trk_g0_6
T_28_19_wire_logic_cluster/lc_2/in_0

T_33_3_wire_io_cluster/io_1/D_IN_0
T_32_3_sp4_h_l_9
T_31_3_sp4_v_t_38
T_28_7_sp4_h_l_8
T_27_7_sp4_v_t_45
T_27_11_sp4_v_t_46
T_27_15_sp4_v_t_46
T_28_19_sp4_h_l_11
T_28_19_lc_trk_g0_6
T_28_19_wire_logic_cluster/lc_3/in_1

T_33_3_wire_io_cluster/io_1/D_IN_0
T_32_3_sp4_h_l_9
T_31_3_sp4_v_t_38
T_28_7_sp4_h_l_8
T_27_7_sp4_v_t_45
T_24_11_sp4_h_l_1
T_23_11_sp4_v_t_42
T_23_15_sp4_v_t_47
T_23_18_lc_trk_g1_7
T_23_18_wire_logic_cluster/lc_5/in_3

T_33_3_wire_io_cluster/io_1/D_IN_0
T_31_3_sp12_h_l_0
T_19_3_sp12_h_l_0
T_7_3_sp12_h_l_0
T_6_3_sp12_v_t_23
T_6_15_sp12_v_t_23
T_6_19_sp4_v_t_41
T_5_21_lc_trk_g1_4
T_5_21_input_2_3
T_5_21_wire_logic_cluster/lc_3/in_2

End 

Net : N_5840_i
T_15_7_wire_logic_cluster/lc_4/out
T_15_3_sp4_v_t_45
T_12_3_sp4_h_l_8
T_11_0_span4_vert_25
T_7_0_span4_horz_r_0
T_8_0_lc_trk_g1_4
T_8_0_wire_io_cluster/io_0/OUT_ENB

End 

Net : pin_out_9
T_18_11_wire_logic_cluster/lc_3/out
T_16_11_sp4_h_l_3
T_15_7_sp4_v_t_45
T_15_3_sp4_v_t_41
T_15_0_span4_vert_28
T_15_0_lc_trk_g1_4
T_15_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : pin_out_8
T_18_15_wire_logic_cluster/lc_3/out
T_18_15_sp4_h_l_11
T_21_11_sp4_v_t_40
T_21_7_sp4_v_t_40
T_21_3_sp4_v_t_40
T_21_0_span4_vert_25
T_21_0_span4_horz_r_0
T_24_0_lc_trk_g0_4
T_24_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : pin_out_7
T_19_13_wire_logic_cluster/lc_3/out
T_19_4_sp12_v_t_22
T_19_3_sp4_v_t_46
T_19_0_span4_vert_31
T_19_0_span4_horz_r_1
T_22_0_lc_trk_g0_5
T_22_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : clk_100mz
T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_12
T_17_7_sp12_h_l_0
T_28_7_sp12_v_t_23
T_28_13_sp4_v_t_39
T_29_17_sp4_h_l_2
T_33_17_span4_horz_10
T_33_17_lc_trk_g1_2
T_33_17_wire_gbuf/in

End 

Net : clk_100m_tree
T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_27_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_26_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_26_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_26_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_27_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_27_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_27_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_27_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_27_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_27_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_27_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_27_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_26_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_27_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_27_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_25_15_wire_bram/ram/RCLK

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_25_16_wire_bram/ram/WCLK

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_26_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_26_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_26_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_27_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_27_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_27_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_27_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_27_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_27_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_25_13_wire_bram/ram/RCLK

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_25_14_wire_bram/ram/WCLK

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_26_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_26_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_26_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_26_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_26_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_26_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_26_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_25_11_wire_bram/ram/RCLK

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_25_12_wire_bram/ram/WCLK

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_26_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_26_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_26_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_26_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_26_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_26_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_26_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_27_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_27_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_27_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_27_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_27_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_27_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_27_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_27_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_28_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_26_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_26_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_26_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_26_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_26_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_27_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_25_10_wire_bram/ram/WCLK

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_25_9_wire_bram/ram/RCLK

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_26_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_25_7_wire_bram/ram/RCLK

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_25_8_wire_bram/ram/WCLK

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_17_wire_bram/ram/RCLK

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_18_wire_bram/ram/WCLK

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_15_wire_bram/ram/RCLK

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_16_wire_bram/ram/WCLK

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_19_wire_bram/ram/RCLK

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_20_wire_bram/ram/WCLK

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_13_wire_bram/ram/RCLK

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_14_wire_bram/ram/WCLK

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_21_wire_bram/ram/RCLK

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_22_wire_bram/ram/WCLK

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_11_wire_bram/ram/RCLK

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_12_wire_bram/ram/WCLK

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_23_wire_bram/ram/RCLK

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_24_wire_bram/ram/WCLK

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_10_wire_bram/ram/WCLK

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_25_wire_bram/ram/RCLK

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_26_wire_bram/ram/WCLK

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_9_wire_bram/ram/RCLK

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_7_wire_bram/ram/RCLK

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_8_wire_bram/ram/WCLK

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_8_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_33_wire_io_cluster/io_1/inclk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_7_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_33_wire_io_cluster/io_1/inclk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_33_wire_io_cluster/io_1/inclk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_33_wire_io_cluster/io_1/inclk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_33_wire_io_cluster/io_1/inclk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_0_wire_io_cluster/io_1/inclk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_33_wire_io_cluster/io_1/inclk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_0_wire_io_cluster/io_1/inclk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_33_wire_io_cluster/io_1/inclk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_33_wire_io_cluster/io_1/inclk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_3_33_wire_io_cluster/io_1/inclk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_0_wire_io_cluster/io_1/inclk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_0_wire_io_cluster/io_1/inclk

End 

Net : pin_oe_l_18
T_7_25_wire_logic_cluster/lc_1/out
T_7_26_lc_trk_g0_1
T_7_26_wire_logic_cluster/lc_5/in_0

End 

Net : pin_oe_l_17
T_9_26_wire_logic_cluster/lc_6/out
T_10_26_lc_trk_g0_6
T_10_26_wire_logic_cluster/lc_6/in_0

End 

Net : pin_oe_l_16
T_11_26_wire_logic_cluster/lc_6/out
T_11_26_lc_trk_g3_6
T_11_26_wire_logic_cluster/lc_2/in_3

End 

Net : pin_oe_l_15
T_12_26_wire_logic_cluster/lc_1/out
T_12_26_lc_trk_g2_1
T_12_26_wire_logic_cluster/lc_2/in_3

End 

Net : pin_oe_l_14
T_19_16_wire_logic_cluster/lc_6/out
T_18_16_sp12_h_l_0
T_6_16_sp12_h_l_0
T_5_16_sp12_v_t_23
T_5_18_lc_trk_g3_4
T_5_18_wire_logic_cluster/lc_7/in_0

End 

Net : pin_oe_l_13
T_18_15_wire_logic_cluster/lc_7/out
T_19_13_sp4_v_t_42
T_19_9_sp4_v_t_42
T_19_12_lc_trk_g0_2
T_19_12_wire_logic_cluster/lc_1/in_3

End 

Net : pin_oe_l_12
T_18_11_wire_logic_cluster/lc_1/out
T_14_11_sp12_h_l_1
T_24_11_lc_trk_g1_6
T_24_11_wire_logic_cluster/lc_7/in_0

End 

Net : pin_oe_l_11
T_17_9_wire_logic_cluster/lc_1/out
T_17_9_sp4_h_l_7
T_16_5_sp4_v_t_37
T_15_7_lc_trk_g1_0
T_15_7_wire_logic_cluster/lc_1/in_0

End 

Net : bfn_24_17_0_
Net : bfn_22_5_0_
Net : bfn_18_6_0_
Net : bfn_17_15_0_
Net : N_5849_i
T_5_18_wire_logic_cluster/lc_6/out
T_5_18_sp4_h_l_1
T_4_18_sp4_v_t_42
T_4_22_sp4_v_t_42
T_4_26_sp4_v_t_47
T_4_30_sp4_v_t_36
T_4_33_lc_trk_g0_4
T_4_33_wire_io_cluster/io_1/OUT_ENB

End 

Net : N_5848_i
T_5_18_wire_logic_cluster/lc_5/out
T_5_18_sp12_h_l_1
T_4_18_sp12_v_t_22
T_4_30_sp12_v_t_22
T_4_33_lc_trk_g1_2
T_4_33_wire_io_cluster/io_0/OUT_ENB

End 

Net : N_5847_i
T_5_18_wire_logic_cluster/lc_4/out
T_4_18_sp4_h_l_0
T_3_18_sp4_v_t_43
T_3_22_sp4_v_t_39
T_3_26_sp4_v_t_40
T_3_30_sp4_v_t_40
T_3_33_lc_trk_g0_0
T_3_33_wire_io_cluster/io_1/OUT_ENB

End 

Net : N_5846_i
T_5_18_wire_logic_cluster/lc_3/out
T_0_18_span12_horz_5
T_10_18_sp12_v_t_22
T_0_30_span12_horz_5
T_0_30_lc_trk_g1_5
T_0_30_wire_io_cluster/io_1/OUT_ENB

End 

Net : N_5845_i
T_5_18_wire_logic_cluster/lc_2/out
T_5_8_sp12_v_t_23
T_5_0_span12_vert_15
T_5_0_span4_vert_19
T_1_0_span4_horz_r_3
T_4_0_lc_trk_g0_7
T_4_0_wire_io_cluster/io_0/OUT_ENB

End 

Net : N_5844_i
T_5_18_wire_logic_cluster/lc_1/out
T_5_7_sp12_v_t_22
T_5_8_sp4_v_t_44
T_5_4_sp4_v_t_44
T_5_0_span4_vert_37
T_1_0_span4_horz_r_2
T_4_0_lc_trk_g0_6
T_4_0_wire_io_cluster/io_1/OUT_ENB

End 

Net : N_5843_i
T_15_7_wire_logic_cluster/lc_7/out
T_5_7_sp12_h_l_1
T_7_7_sp4_h_l_2
T_6_3_sp4_v_t_42
T_6_0_span4_vert_31
T_6_0_lc_trk_g1_7
T_6_0_wire_io_cluster/io_1/OUT_ENB

End 

Net : N_5842_i
T_9_14_wire_logic_cluster/lc_7/out
T_8_14_sp4_h_l_6
T_7_10_sp4_v_t_43
T_7_6_sp4_v_t_39
T_7_2_sp4_v_t_40
T_7_0_span4_vert_12
T_7_0_lc_trk_g0_4
T_7_0_wire_io_cluster/io_1/OUT_ENB

End 

Net : N_5841_i
T_15_7_wire_logic_cluster/lc_5/out
T_15_3_sp4_v_t_47
T_12_3_sp4_h_l_10
T_11_0_span4_vert_34
T_11_0_lc_trk_g0_2
T_11_0_wire_io_cluster/io_1/OUT_ENB

End 

Net : N_5839_i
T_15_7_wire_logic_cluster/lc_3/out
T_16_4_sp4_v_t_47
T_13_4_sp4_h_l_10
T_12_0_span4_vert_38
T_12_0_lc_trk_g0_6
T_12_0_wire_io_cluster/io_1/OUT_ENB

End 

Net : N_5838_i
T_15_7_wire_logic_cluster/lc_2/out
T_13_7_sp4_h_l_1
T_12_3_sp4_v_t_36
T_12_0_span4_vert_28
T_12_0_lc_trk_g1_4
T_12_0_wire_io_cluster/io_0/OUT_ENB

End 

Net : N_5837_i
T_15_7_wire_logic_cluster/lc_1/out
T_16_4_sp4_v_t_43
T_16_0_span4_vert_39
T_16_0_lc_trk_g0_7
T_16_0_wire_io_cluster/io_0/OUT_ENB

End 

Net : N_5836_i
T_24_11_wire_logic_cluster/lc_7/out
T_23_11_sp4_h_l_6
T_19_11_sp4_h_l_9
T_18_7_sp4_v_t_39
T_18_3_sp4_v_t_40
T_18_0_span4_vert_25
T_14_0_span4_horz_r_0
T_15_0_lc_trk_g0_4
T_15_0_wire_io_cluster/io_1/OUT_ENB

End 

Net : N_5835_i
T_19_12_wire_logic_cluster/lc_1/out
T_20_8_sp4_v_t_38
T_21_8_sp4_h_l_3
T_24_4_sp4_v_t_38
T_24_0_span4_vert_43
T_24_0_lc_trk_g0_3
T_24_0_wire_io_cluster/io_0/OUT_ENB

End 

Net : N_5834_i
T_5_18_wire_logic_cluster/lc_7/out
T_5_13_sp12_v_t_22
T_6_13_sp12_h_l_1
T_17_1_sp12_v_t_22
T_17_4_sp4_v_t_42
T_18_4_sp4_h_l_0
T_21_0_span4_vert_37
T_21_0_span4_horz_r_2
T_22_0_lc_trk_g0_6
T_22_0_wire_io_cluster/io_1/OUT_ENB

End 

Net : N_5833_i
T_12_26_wire_logic_cluster/lc_2/out
T_12_25_sp4_v_t_36
T_12_29_sp4_v_t_36
T_8_33_span4_horz_r_0
T_11_33_lc_trk_g0_4
T_11_33_wire_io_cluster/io_1/OUT_ENB

End 

Net : N_5832_i
T_11_26_wire_logic_cluster/lc_2/out
T_12_25_sp4_v_t_37
T_9_29_sp4_h_l_0
T_8_29_sp4_v_t_37
T_8_33_lc_trk_g0_0
T_8_33_wire_io_cluster/io_1/OUT_ENB

End 

Net : N_5831_i
T_10_26_wire_logic_cluster/lc_6/out
T_9_26_sp12_h_l_0
T_8_26_sp12_v_t_23
T_8_33_lc_trk_g0_3
T_8_33_wire_io_cluster/io_0/OUT_ENB

End 

Net : N_5830_i
T_7_26_wire_logic_cluster/lc_5/out
T_7_25_sp4_v_t_42
T_7_29_sp4_v_t_38
T_7_33_lc_trk_g1_3
T_7_33_wire_io_cluster/io_1/OUT_ENB

End 

Net : N_5829_i
T_6_26_wire_logic_cluster/lc_2/out
T_7_25_sp4_v_t_37
T_7_29_sp4_v_t_37
T_7_33_lc_trk_g1_0
T_7_33_wire_io_cluster/io_0/OUT_ENB

End 

Net : N_5828_i
T_5_26_wire_logic_cluster/lc_2/out
T_6_25_sp4_v_t_37
T_6_29_sp4_v_t_37
T_6_33_lc_trk_g0_0
T_6_33_wire_io_cluster/io_1/OUT_ENB

End 

Net : N_5827_i
T_5_23_wire_logic_cluster/lc_3/out
T_6_22_sp4_v_t_39
T_6_26_sp4_v_t_47
T_6_30_sp4_v_t_43
T_6_33_lc_trk_g0_3
T_6_33_wire_io_cluster/io_0/OUT_ENB

End 

Net : N_5826_i
T_7_26_wire_logic_cluster/lc_2/out
T_7_25_sp4_v_t_36
T_7_29_sp4_v_t_36
T_3_33_span4_horz_r_0
T_5_33_lc_trk_g1_0
T_5_33_wire_io_cluster/io_0/OUT_ENB

End 

Net : pin_out_6
T_12_26_wire_logic_cluster/lc_4/out
T_13_25_sp4_v_t_41
T_13_29_sp4_v_t_42
T_9_33_span4_horz_r_1
T_11_33_lc_trk_g0_1
T_11_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : pin_out_5
T_11_26_wire_logic_cluster/lc_4/out
T_11_25_sp4_v_t_40
T_11_29_sp4_v_t_36
T_7_33_span4_horz_r_0
T_8_33_lc_trk_g1_4
T_8_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : pin_out_4
T_9_26_wire_logic_cluster/lc_4/out
T_9_25_sp4_v_t_40
T_9_29_sp4_v_t_36
T_5_33_span4_horz_r_0
T_8_33_lc_trk_g0_4
T_8_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : pin_out_3
T_7_25_wire_logic_cluster/lc_4/out
T_7_24_sp4_v_t_40
T_7_28_sp4_v_t_36
T_7_32_sp4_v_t_36
T_7_33_lc_trk_g1_4
T_7_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : pin_out_22
T_5_24_wire_logic_cluster/lc_3/out
T_5_24_sp4_h_l_11
T_4_24_sp4_v_t_40
T_4_28_sp4_v_t_40
T_4_32_sp4_v_t_40
T_4_33_lc_trk_g1_0
T_4_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : pin_out_21
T_6_23_wire_logic_cluster/lc_3/out
T_6_22_sp12_v_t_22
T_6_25_sp4_v_t_42
T_6_29_sp4_v_t_42
T_2_33_span4_horz_r_1
T_4_33_lc_trk_g1_1
T_4_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : pin_out_20
T_5_25_wire_logic_cluster/lc_3/out
T_5_25_sp4_h_l_11
T_4_25_sp4_v_t_40
T_4_29_sp4_v_t_36
T_0_29_span4_vert_t_12
T_3_33_lc_trk_g1_4
T_3_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : pin_out_2
T_6_26_wire_logic_cluster/lc_4/out
T_7_25_sp4_v_t_41
T_7_29_sp4_v_t_41
T_7_33_lc_trk_g0_4
T_7_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : pin_out_19
T_5_20_wire_logic_cluster/lc_3/out
T_5_19_sp12_v_t_22
T_5_26_sp4_v_t_38
T_2_30_sp4_h_l_8
T_0_30_span4_horz_41
T_0_30_lc_trk_g0_1
T_0_30_wire_io_cluster/io_1/D_OUT_0

End 

Net : pin_out_18
T_6_16_wire_logic_cluster/lc_1/out
T_5_16_sp4_h_l_10
T_4_12_sp4_v_t_38
T_4_8_sp4_v_t_46
T_4_4_sp4_v_t_39
T_4_0_span4_vert_39
T_4_0_lc_trk_g1_7
T_4_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : pin_out_17
T_5_17_wire_logic_cluster/lc_3/out
T_5_8_sp12_v_t_22
T_5_0_span12_vert_14
T_5_0_span4_vert_31
T_1_0_span4_horz_r_1
T_4_0_lc_trk_g0_5
T_4_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : pin_out_16
T_7_15_wire_logic_cluster/lc_3/out
T_7_15_sp4_h_l_11
T_6_11_sp4_v_t_46
T_6_7_sp4_v_t_39
T_6_3_sp4_v_t_40
T_6_0_span4_vert_32
T_6_0_lc_trk_g1_0
T_6_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : pin_out_15
T_9_15_wire_logic_cluster/lc_3/out
T_9_14_sp12_v_t_22
T_9_2_sp12_v_t_22
T_9_1_sp4_v_t_46
T_9_0_span4_vert_7
T_5_0_span4_horz_r_1
T_7_0_lc_trk_g0_1
T_7_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : pin_out_14
T_16_16_wire_logic_cluster/lc_3/out
T_16_16_sp4_h_l_11
T_12_16_sp4_h_l_11
T_11_12_sp4_v_t_46
T_11_8_sp4_v_t_46
T_11_4_sp4_v_t_42
T_11_0_span4_vert_42
T_11_0_lc_trk_g1_2
T_11_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : pin_out_13
T_16_10_wire_logic_cluster/lc_3/out
T_16_7_sp4_v_t_46
T_16_3_sp4_v_t_46
T_13_3_sp4_h_l_5
T_9_3_sp4_h_l_1
T_8_0_span4_vert_25
T_8_0_lc_trk_g1_1
T_8_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : pin_out_12
T_12_7_wire_logic_cluster/lc_3/out
T_12_0_span12_vert_18
T_12_0_lc_trk_g1_2
T_12_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : pin_out_11
T_17_7_wire_logic_cluster/lc_3/out
T_17_7_sp4_h_l_11
T_16_3_sp4_v_t_41
T_13_3_sp4_h_l_4
T_12_0_span4_vert_33
T_12_0_lc_trk_g1_1
T_12_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : pin_out_10
T_17_9_wire_logic_cluster/lc_6/out
T_17_9_sp4_h_l_1
T_16_5_sp4_v_t_36
T_16_1_sp4_v_t_41
T_16_0_span4_vert_0
T_16_0_lc_trk_g0_0
T_16_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : pin_out_1
T_5_26_wire_logic_cluster/lc_4/out
T_3_26_sp4_h_l_5
T_6_26_sp4_v_t_40
T_6_30_sp4_v_t_40
T_6_33_lc_trk_g1_0
T_6_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : pin_out_0
T_5_22_wire_logic_cluster/lc_4/out
T_3_22_sp4_h_l_5
T_6_22_sp4_v_t_40
T_6_26_sp4_v_t_45
T_6_30_sp4_v_t_45
T_6_33_lc_trk_g1_5
T_6_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : pin_out
T_7_26_wire_logic_cluster/lc_4/out
T_6_26_sp4_h_l_0
T_5_26_sp4_v_t_37
T_5_30_sp4_v_t_45
T_5_33_lc_trk_g1_5
T_5_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : pin_oe_l_9
T_12_7_wire_logic_cluster/lc_1/out
T_12_7_sp4_h_l_7
T_16_7_sp4_h_l_3
T_15_7_lc_trk_g1_3
T_15_7_wire_logic_cluster/lc_3/in_3

End 

Net : pin_oe_l_8
T_16_10_wire_logic_cluster/lc_1/out
T_16_6_sp4_v_t_39
T_15_7_lc_trk_g2_7
T_15_7_wire_logic_cluster/lc_4/in_3

End 

Net : pin_oe_l_7
T_15_15_wire_logic_cluster/lc_7/out
T_15_10_sp12_v_t_22
T_15_0_span12_vert_18
T_15_7_lc_trk_g2_6
T_15_7_wire_logic_cluster/lc_5/in_3

End 

Net : pin_oe_l_6
T_9_15_wire_logic_cluster/lc_1/out
T_9_14_lc_trk_g0_1
T_9_14_wire_logic_cluster/lc_7/in_0

End 

Net : pin_oe_l_5
T_7_15_wire_logic_cluster/lc_1/out
T_7_4_sp12_v_t_22
T_8_4_sp12_h_l_1
T_12_4_sp4_h_l_4
T_15_4_sp4_v_t_44
T_15_7_lc_trk_g1_4
T_15_7_wire_logic_cluster/lc_7/in_0

End 

Net : pin_oe_l_4
T_5_17_wire_logic_cluster/lc_1/out
T_5_18_lc_trk_g0_1
T_5_18_wire_logic_cluster/lc_1/in_0

End 

Net : pin_oe_l_3
T_6_16_wire_logic_cluster/lc_4/out
T_6_15_sp4_v_t_40
T_5_18_lc_trk_g3_0
T_5_18_wire_logic_cluster/lc_2/in_3

End 

Net : pin_oe_l_22
T_7_26_wire_logic_cluster/lc_1/out
T_7_26_lc_trk_g2_1
T_7_26_wire_logic_cluster/lc_2/in_3

End 

Net : pin_oe_l_21
T_5_22_wire_logic_cluster/lc_1/out
T_5_23_lc_trk_g1_1
T_5_23_wire_logic_cluster/lc_3/in_3

End 

Net : pin_oe_l_20
T_5_26_wire_logic_cluster/lc_1/out
T_5_26_lc_trk_g2_1
T_5_26_wire_logic_cluster/lc_2/in_3

End 

Net : pin_oe_l_2
T_5_20_wire_logic_cluster/lc_2/out
T_5_10_sp12_v_t_23
T_5_18_lc_trk_g2_0
T_5_18_wire_logic_cluster/lc_3/in_3

End 

Net : u_mesa_pi_spi.pi_spi_ce_c_0_1
T_20_10_wire_logic_cluster/lc_6/out
T_19_10_sp12_h_l_0
T_26_10_sp4_h_l_9
T_29_10_sp4_v_t_39
T_29_14_sp4_v_t_47
T_28_18_lc_trk_g2_2
T_28_18_wire_logic_cluster/lc_0/cen

T_20_10_wire_logic_cluster/lc_6/out
T_19_10_sp12_h_l_0
T_26_10_sp4_h_l_9
T_29_10_sp4_v_t_39
T_29_14_sp4_v_t_47
T_28_18_lc_trk_g2_2
T_28_18_wire_logic_cluster/lc_0/cen

T_20_10_wire_logic_cluster/lc_6/out
T_19_10_sp12_h_l_0
T_26_10_sp4_h_l_9
T_29_10_sp4_v_t_39
T_29_14_sp4_v_t_47
T_28_18_lc_trk_g2_2
T_28_18_wire_logic_cluster/lc_0/cen

End 

Net : gpio_pin_in_9
T_24_0_wire_io_cluster/io_0/D_IN_0
T_24_0_span12_vert_8
T_13_5_sp12_h_l_0
T_16_5_sp4_h_l_5
T_15_5_sp4_v_t_46
T_15_9_sp4_v_t_42
T_14_13_lc_trk_g1_7
T_14_13_wire_logic_cluster/lc_5/in_3

End 

Net : gpio_pin_in_8
T_22_0_wire_io_cluster/io_1/D_IN_0
T_22_0_span12_vert_20
T_22_7_sp4_v_t_37
T_19_11_sp4_h_l_5
T_15_11_sp4_h_l_1
T_14_11_lc_trk_g0_1
T_14_11_wire_logic_cluster/lc_1/in_0

End 

Net : gpio_pin_in_5
T_8_33_wire_io_cluster/io_0/D_IN_0
T_8_32_sp4_v_t_40
T_8_28_sp4_v_t_40
T_8_24_sp4_v_t_40
T_8_20_sp4_v_t_45
T_8_16_sp4_v_t_41
T_9_16_sp4_h_l_4
T_9_16_lc_trk_g0_1
T_9_16_wire_logic_cluster/lc_5/in_0

End 

Net : gpio_pin_in_3
T_7_33_wire_io_cluster/io_0/D_IN_0
T_7_21_sp12_v_t_23
T_7_19_sp4_v_t_47
T_8_19_sp4_h_l_10
T_11_15_sp4_v_t_47
T_11_11_sp4_v_t_36
T_10_12_lc_trk_g2_4
T_10_12_wire_logic_cluster/lc_0/in_0

End 

Net : gpio_pin_in_20
T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_20
T_2_18_sp12_v_t_23
T_3_18_sp12_h_l_0
T_6_18_sp4_h_l_5
T_9_14_sp4_v_t_40
T_9_17_lc_trk_g1_0
T_9_17_wire_logic_cluster/lc_7/in_0

End 

Net : gpio_pin_in_15
T_11_0_wire_io_cluster/io_1/D_IN_0
T_11_0_span12_vert_4
T_11_3_sp12_v_t_23
T_11_7_sp4_v_t_41
T_12_11_sp4_h_l_4
T_13_11_lc_trk_g3_4
T_13_11_wire_logic_cluster/lc_3/in_0

End 

Net : gpio_pin_in_14
T_8_0_wire_io_cluster/io_0/D_IN_0
T_8_0_span12_vert_0
T_9_1_sp12_h_l_0
T_20_1_sp12_v_t_23
T_21_13_sp12_h_l_0
T_20_13_sp4_h_l_1
T_23_13_sp4_v_t_36
T_22_16_lc_trk_g2_4
T_22_16_wire_logic_cluster/lc_7/in_3

End 

Net : gpio_pin_in_13
T_12_0_wire_io_cluster/io_1/D_IN_0
T_12_0_span4_vert_12
T_12_2_sp4_v_t_41
T_12_6_sp4_v_t_37
T_9_10_sp4_h_l_5
T_10_10_lc_trk_g3_5
T_10_10_wire_logic_cluster/lc_1/in_3

End 

Net : gpio_pin_in_12
T_12_0_wire_io_cluster/io_0/D_IN_0
T_12_0_span4_vert_16
T_12_2_sp4_v_t_45
T_12_6_sp4_v_t_41
T_13_10_sp4_h_l_10
T_13_10_lc_trk_g1_7
T_13_10_wire_logic_cluster/lc_1/in_3

End 

Net : gpio_pin_in_11
T_16_0_wire_io_cluster/io_0/D_IN_0
T_16_0_span4_vert_40
T_16_4_sp4_v_t_36
T_16_8_sp4_v_t_41
T_13_12_sp4_h_l_9
T_12_12_lc_trk_g0_1
T_12_12_wire_logic_cluster/lc_1/in_0

End 

Net : gpio_pin_in_10
T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_20
T_15_7_sp4_v_t_37
T_15_11_sp4_v_t_38
T_14_13_lc_trk_g1_3
T_14_13_wire_logic_cluster/lc_6/in_0

End 

Net : pin_oe_l_19
T_6_26_wire_logic_cluster/lc_1/out
T_6_26_lc_trk_g0_1
T_6_26_wire_logic_cluster/lc_2/in_1

End 

Net : CONSTANT_ONE_NET
T_19_12_wire_logic_cluster/lc_4/out
T_19_8_sp4_v_t_45
T_19_10_lc_trk_g3_0
T_19_10_wire_logic_cluster/lc_0/in_3

T_19_12_wire_logic_cluster/lc_4/out
T_19_8_sp4_v_t_45
T_19_9_lc_trk_g2_5
T_19_9_wire_logic_cluster/lc_0/in_3

T_19_12_wire_logic_cluster/lc_4/out
T_18_12_sp4_h_l_0
T_21_8_sp4_v_t_43
T_21_11_lc_trk_g1_3
T_21_11_wire_logic_cluster/lc_0/in_0

T_19_12_wire_logic_cluster/lc_4/out
T_20_12_sp4_h_l_8
T_23_8_sp4_v_t_45
T_22_11_lc_trk_g3_5
T_22_11_wire_logic_cluster/lc_0/in_0

T_19_12_wire_logic_cluster/lc_4/out
T_18_12_sp4_h_l_0
T_21_8_sp4_v_t_43
T_21_10_lc_trk_g3_6
T_21_10_wire_logic_cluster/lc_0/in_3

T_19_12_wire_logic_cluster/lc_4/out
T_19_4_sp12_v_t_23
T_19_7_lc_trk_g3_3
T_19_7_wire_logic_cluster/lc_0/in_0

T_19_12_wire_logic_cluster/lc_4/out
T_18_12_sp4_h_l_0
T_21_8_sp4_v_t_43
T_21_9_lc_trk_g3_3
T_21_9_wire_logic_cluster/lc_0/in_0

T_19_12_wire_logic_cluster/lc_4/out
T_18_12_sp4_h_l_0
T_21_8_sp4_v_t_43
T_21_4_sp4_v_t_44
T_20_7_lc_trk_g3_4
T_20_7_wire_logic_cluster/lc_0/in_3

T_19_12_wire_logic_cluster/lc_4/out
T_18_12_sp4_h_l_0
T_21_8_sp4_v_t_43
T_21_4_sp4_v_t_44
T_21_8_lc_trk_g0_1
T_21_8_wire_logic_cluster/lc_0/in_1

T_19_12_wire_logic_cluster/lc_4/out
T_18_12_sp4_h_l_0
T_22_12_sp4_h_l_8
T_25_8_sp4_v_t_45
T_25_11_lc_trk_g1_5
T_25_11_wire_bram/ram/RE

T_19_12_wire_logic_cluster/lc_4/out
T_20_12_sp4_h_l_8
T_24_12_sp4_h_l_4
T_25_12_lc_trk_g2_4
T_25_12_wire_bram/ram/WE

T_19_12_wire_logic_cluster/lc_4/out
T_18_12_sp4_h_l_0
T_22_12_sp4_h_l_8
T_25_12_sp4_v_t_36
T_25_13_lc_trk_g2_4
T_25_13_wire_bram/ram/RE

T_19_12_wire_logic_cluster/lc_4/out
T_18_12_sp4_h_l_0
T_22_12_sp4_h_l_0
T_25_12_sp4_v_t_40
T_25_14_lc_trk_g3_5
T_25_14_wire_bram/ram/WE

T_19_12_wire_logic_cluster/lc_4/out
T_20_12_sp4_h_l_8
T_23_8_sp4_v_t_45
T_23_9_lc_trk_g2_5
T_23_9_wire_logic_cluster/lc_0/in_3

T_19_12_wire_logic_cluster/lc_4/out
T_19_8_sp4_v_t_45
T_20_8_sp4_h_l_8
T_22_8_lc_trk_g2_5
T_22_8_wire_logic_cluster/lc_0/in_3

T_19_12_wire_logic_cluster/lc_4/out
T_18_12_sp4_h_l_0
T_21_8_sp4_v_t_43
T_21_4_sp4_v_t_44
T_21_7_lc_trk_g1_4
T_21_7_wire_logic_cluster/lc_0/in_3

T_19_12_wire_logic_cluster/lc_4/out
T_19_8_sp4_v_t_45
T_20_8_sp4_h_l_8
T_24_8_sp4_h_l_11
T_23_8_lc_trk_g1_3
T_23_8_wire_logic_cluster/lc_0/in_0

T_19_12_wire_logic_cluster/lc_4/out
T_19_8_sp4_v_t_45
T_20_8_sp4_h_l_8
T_23_4_sp4_v_t_45
T_22_7_lc_trk_g3_5
T_22_7_wire_logic_cluster/lc_0/in_0

T_19_12_wire_logic_cluster/lc_4/out
T_18_12_sp4_h_l_0
T_22_12_sp4_h_l_8
T_26_12_sp4_h_l_11
T_28_12_lc_trk_g3_6
T_28_12_wire_logic_cluster/lc_0/in_3

T_19_12_wire_logic_cluster/lc_4/out
T_18_12_sp4_h_l_0
T_22_12_sp4_h_l_0
T_25_12_sp4_v_t_40
T_25_8_sp4_v_t_40
T_25_10_lc_trk_g3_5
T_25_10_wire_bram/ram/WE

T_19_12_wire_logic_cluster/lc_4/out
T_18_12_sp4_h_l_0
T_22_12_sp4_h_l_8
T_25_12_sp4_v_t_36
T_25_15_lc_trk_g0_4
T_25_15_wire_bram/ram/RE

T_19_12_wire_logic_cluster/lc_4/out
T_18_12_sp4_h_l_0
T_22_12_sp4_h_l_0
T_25_12_sp4_v_t_40
T_25_16_lc_trk_g1_5
T_25_16_wire_bram/ram/WE

T_19_12_wire_logic_cluster/lc_4/out
T_18_12_sp4_h_l_0
T_22_12_sp4_h_l_8
T_25_8_sp4_v_t_45
T_25_9_lc_trk_g3_5
T_25_9_wire_bram/ram/RE

T_19_12_wire_logic_cluster/lc_4/out
T_19_8_sp4_v_t_45
T_20_8_sp4_h_l_8
T_24_8_sp4_h_l_11
T_24_8_lc_trk_g0_6
T_24_8_wire_logic_cluster/lc_0/in_0

T_19_12_wire_logic_cluster/lc_4/out
T_19_8_sp4_v_t_45
T_20_8_sp4_h_l_8
T_23_4_sp4_v_t_45
T_23_7_lc_trk_g1_5
T_23_7_wire_logic_cluster/lc_0/in_0

T_19_12_wire_logic_cluster/lc_4/out
T_18_12_sp4_h_l_0
T_22_12_sp4_h_l_8
T_26_12_sp4_h_l_11
T_29_8_sp4_v_t_46
T_28_11_lc_trk_g3_6
T_28_11_wire_logic_cluster/lc_0/in_3

T_19_12_wire_logic_cluster/lc_4/out
T_18_12_sp4_h_l_0
T_22_12_sp4_h_l_8
T_25_8_sp4_v_t_45
T_25_4_sp4_v_t_46
T_24_7_lc_trk_g3_6
T_24_7_wire_logic_cluster/lc_0/in_3

T_19_12_wire_logic_cluster/lc_4/out
T_18_12_sp4_h_l_0
T_22_12_sp4_h_l_0
T_25_12_sp4_v_t_40
T_25_8_sp4_v_t_40
T_25_4_sp4_v_t_36
T_25_7_lc_trk_g0_4
T_25_7_wire_bram/ram/RE

T_19_12_wire_logic_cluster/lc_4/out
T_19_8_sp4_v_t_45
T_20_8_sp4_h_l_8
T_24_8_sp4_h_l_4
T_25_8_lc_trk_g2_4
T_25_8_wire_bram/ram/WE

T_19_12_wire_logic_cluster/lc_4/out
T_18_12_sp4_h_l_0
T_22_12_sp4_h_l_8
T_26_12_sp4_h_l_11
T_29_8_sp4_v_t_46
T_28_10_lc_trk_g0_0
T_28_10_wire_logic_cluster/lc_0/in_0

T_19_12_wire_logic_cluster/lc_4/out
T_19_11_sp4_v_t_40
T_16_11_sp4_h_l_5
T_12_11_sp4_h_l_1
T_8_11_sp4_h_l_1
T_8_11_lc_trk_g0_4
T_8_11_wire_bram/ram/RE

T_19_12_wire_logic_cluster/lc_4/out
T_19_8_sp4_v_t_45
T_16_12_sp4_h_l_1
T_12_12_sp4_h_l_1
T_8_12_sp4_h_l_9
T_8_12_lc_trk_g0_4
T_8_12_wire_bram/ram/WE

T_19_12_wire_logic_cluster/lc_4/out
T_18_12_sp4_h_l_0
T_14_12_sp4_h_l_3
T_13_8_sp4_v_t_45
T_10_12_sp4_h_l_8
T_9_12_sp4_v_t_45
T_8_13_lc_trk_g3_5
T_8_13_wire_bram/ram/RE

T_19_12_wire_logic_cluster/lc_4/out
T_18_12_sp4_h_l_0
T_14_12_sp4_h_l_3
T_10_12_sp4_h_l_11
T_9_12_sp4_v_t_40
T_8_14_lc_trk_g1_5
T_8_14_wire_bram/ram/WE

T_19_12_wire_logic_cluster/lc_4/out
T_18_12_sp4_h_l_0
T_22_12_sp4_h_l_0
T_25_12_sp4_v_t_40
T_25_16_sp4_v_t_45
T_24_19_lc_trk_g3_5
T_24_19_wire_logic_cluster/lc_0/in_0

T_19_12_wire_logic_cluster/lc_4/out
T_19_8_sp4_v_t_45
T_20_8_sp4_h_l_8
T_24_8_sp4_h_l_4
T_27_4_sp4_v_t_41
T_26_7_lc_trk_g3_1
T_26_7_wire_logic_cluster/lc_0/in_0

T_19_12_wire_logic_cluster/lc_4/out
T_18_12_sp4_h_l_0
T_22_12_sp4_h_l_8
T_26_12_sp4_h_l_11
T_29_8_sp4_v_t_46
T_28_9_lc_trk_g3_6
T_28_9_wire_logic_cluster/lc_0/in_3

T_19_12_wire_logic_cluster/lc_4/out
T_19_8_sp4_v_t_45
T_20_8_sp4_h_l_8
T_24_8_sp4_h_l_4
T_27_4_sp4_v_t_41
T_27_8_lc_trk_g1_4
T_27_8_wire_logic_cluster/lc_0/in_3

T_19_12_wire_logic_cluster/lc_4/out
T_19_8_sp4_v_t_45
T_20_8_sp4_h_l_8
T_24_8_sp4_h_l_4
T_27_4_sp4_v_t_41
T_27_7_lc_trk_g0_1
T_27_7_wire_logic_cluster/lc_0/in_1

T_19_12_wire_logic_cluster/lc_4/out
T_19_8_sp4_v_t_45
T_20_8_sp4_h_l_8
T_24_8_sp4_h_l_4
T_28_8_sp4_h_l_0
T_28_8_lc_trk_g1_5
T_28_8_wire_logic_cluster/lc_0/in_0

T_19_12_wire_logic_cluster/lc_4/out
T_18_12_sp4_h_l_0
T_14_12_sp4_h_l_3
T_10_12_sp4_h_l_11
T_9_8_sp4_v_t_41
T_8_10_lc_trk_g0_4
T_8_10_wire_bram/ram/WE

T_19_12_wire_logic_cluster/lc_4/out
T_18_12_sp4_h_l_0
T_14_12_sp4_h_l_3
T_13_8_sp4_v_t_45
T_10_12_sp4_h_l_8
T_9_12_sp4_v_t_45
T_8_15_lc_trk_g3_5
T_8_15_wire_bram/ram/RE

T_19_12_wire_logic_cluster/lc_4/out
T_18_12_sp4_h_l_0
T_14_12_sp4_h_l_3
T_10_12_sp4_h_l_11
T_9_12_sp4_v_t_40
T_8_16_lc_trk_g1_5
T_8_16_wire_bram/ram/WE

T_19_12_wire_logic_cluster/lc_4/out
T_18_12_sp4_h_l_0
T_14_12_sp4_h_l_3
T_13_8_sp4_v_t_45
T_10_12_sp4_h_l_8
T_9_8_sp4_v_t_45
T_8_9_lc_trk_g3_5
T_8_9_wire_bram/ram/RE

T_19_12_wire_logic_cluster/lc_4/out
T_18_12_sp4_h_l_0
T_22_12_sp4_h_l_8
T_26_12_sp4_h_l_11
T_29_8_sp4_v_t_46
T_29_4_sp4_v_t_42
T_28_7_lc_trk_g3_2
T_28_7_wire_logic_cluster/lc_0/in_3

T_19_12_wire_logic_cluster/lc_4/out
T_18_12_sp4_h_l_0
T_22_12_sp4_h_l_8
T_25_12_sp4_v_t_36
T_26_16_sp4_h_l_1
T_29_16_sp4_v_t_43
T_28_17_lc_trk_g3_3
T_28_17_wire_logic_cluster/lc_0/in_0

T_19_12_wire_logic_cluster/lc_4/out
T_18_12_sp4_h_l_0
T_14_12_sp4_h_l_3
T_13_8_sp4_v_t_45
T_10_12_sp4_h_l_8
T_9_12_sp4_v_t_45
T_9_16_sp4_v_t_45
T_8_17_lc_trk_g3_5
T_8_17_wire_bram/ram/RE

T_19_12_wire_logic_cluster/lc_4/out
T_18_12_sp4_h_l_0
T_14_12_sp4_h_l_3
T_10_12_sp4_h_l_11
T_9_12_sp4_v_t_40
T_9_16_sp4_v_t_40
T_8_18_lc_trk_g1_5
T_8_18_wire_bram/ram/WE

T_19_12_wire_logic_cluster/lc_4/out
T_19_11_sp4_v_t_40
T_16_11_sp4_h_l_5
T_12_11_sp4_h_l_1
T_11_7_sp4_v_t_43
T_8_7_sp4_h_l_0
T_8_7_lc_trk_g1_5
T_8_7_wire_bram/ram/RE

T_19_12_wire_logic_cluster/lc_4/out
T_19_8_sp4_v_t_45
T_16_12_sp4_h_l_1
T_12_12_sp4_h_l_1
T_8_12_sp4_h_l_9
T_11_8_sp4_v_t_44
T_8_8_sp4_h_l_9
T_8_8_lc_trk_g0_4
T_8_8_wire_bram/ram/WE

T_19_12_wire_logic_cluster/lc_4/out
T_20_12_sp4_h_l_8
T_24_12_sp4_h_l_4
T_27_12_sp4_v_t_44
T_27_16_sp4_v_t_37
T_27_20_sp4_v_t_37
T_26_21_lc_trk_g2_5
T_26_21_wire_logic_cluster/lc_0/in_3

T_19_12_wire_logic_cluster/lc_4/out
T_18_12_sp4_h_l_0
T_14_12_sp4_h_l_3
T_13_8_sp4_v_t_45
T_10_12_sp4_h_l_8
T_9_12_sp4_v_t_45
T_9_16_sp4_v_t_45
T_8_19_lc_trk_g3_5
T_8_19_wire_bram/ram/RE

T_19_12_wire_logic_cluster/lc_4/out
T_18_12_sp4_h_l_0
T_14_12_sp4_h_l_3
T_10_12_sp4_h_l_11
T_9_12_sp4_v_t_40
T_9_16_sp4_v_t_40
T_8_20_lc_trk_g1_5
T_8_20_wire_bram/ram/WE

T_19_12_wire_logic_cluster/lc_4/out
T_18_12_sp4_h_l_0
T_22_12_sp4_h_l_8
T_25_12_sp4_v_t_36
T_26_16_sp4_h_l_1
T_29_16_sp4_v_t_43
T_29_20_sp4_v_t_43
T_28_21_lc_trk_g3_3
T_28_21_wire_logic_cluster/lc_0/in_0

T_19_12_wire_logic_cluster/lc_4/out
T_20_12_sp4_h_l_8
T_24_12_sp4_h_l_4
T_27_12_sp4_v_t_44
T_27_16_sp4_v_t_37
T_27_20_sp4_v_t_37
T_27_22_lc_trk_g3_0
T_27_22_wire_logic_cluster/lc_0/in_3

T_19_12_wire_logic_cluster/lc_4/out
T_18_12_sp4_h_l_0
T_22_12_sp4_h_l_8
T_25_12_sp4_v_t_36
T_26_16_sp4_h_l_1
T_29_16_sp4_v_t_43
T_29_20_sp4_v_t_43
T_28_22_lc_trk_g0_6
T_28_22_wire_logic_cluster/lc_0/in_0

T_19_12_wire_logic_cluster/lc_4/out
T_18_12_sp4_h_l_0
T_14_12_sp4_h_l_3
T_13_8_sp4_v_t_45
T_10_12_sp4_h_l_8
T_9_12_sp4_v_t_45
T_9_16_sp4_v_t_45
T_9_20_sp4_v_t_45
T_8_21_lc_trk_g3_5
T_8_21_wire_bram/ram/RE

T_19_12_wire_logic_cluster/lc_4/out
T_18_12_sp4_h_l_0
T_14_12_sp4_h_l_3
T_10_12_sp4_h_l_11
T_9_12_sp4_v_t_40
T_9_16_sp4_v_t_40
T_9_20_sp4_v_t_40
T_8_22_lc_trk_g1_5
T_8_22_wire_bram/ram/WE

T_19_12_wire_logic_cluster/lc_4/out
T_18_12_sp4_h_l_0
T_14_12_sp4_h_l_3
T_13_8_sp4_v_t_45
T_10_12_sp4_h_l_8
T_9_12_sp4_v_t_45
T_9_16_sp4_v_t_45
T_9_20_sp4_v_t_45
T_8_23_lc_trk_g3_5
T_8_23_wire_bram/ram/RE

T_19_12_wire_logic_cluster/lc_4/out
T_18_12_sp4_h_l_0
T_14_12_sp4_h_l_3
T_10_12_sp4_h_l_11
T_9_12_sp4_v_t_40
T_9_16_sp4_v_t_40
T_9_20_sp4_v_t_40
T_8_24_lc_trk_g1_5
T_8_24_wire_bram/ram/WE

T_19_12_wire_logic_cluster/lc_4/out
T_18_12_sp4_h_l_0
T_14_12_sp4_h_l_3
T_10_12_sp4_h_l_11
T_9_12_sp4_v_t_40
T_9_16_sp4_v_t_40
T_9_20_sp4_v_t_40
T_9_24_sp4_v_t_36
T_8_25_lc_trk_g2_4
T_8_25_wire_bram/ram/RE

T_19_12_wire_logic_cluster/lc_4/out
T_18_12_sp4_h_l_0
T_14_12_sp4_h_l_3
T_13_8_sp4_v_t_45
T_10_12_sp4_h_l_8
T_9_12_sp4_v_t_45
T_9_16_sp4_v_t_45
T_9_20_sp4_v_t_45
T_9_24_sp4_v_t_41
T_8_26_lc_trk_g0_4
T_8_26_wire_bram/ram/WE

End 

