-- VHDL for IBM SMS ALD page 14.17.16.1
-- Title: MEM AR SET 1 AND 2 DRIVERS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/23/2020 9:21:01 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_17_16_1_MEM_AR_SET_1_AND_2_DRIVERS is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_LOGIC_GATE_A_OR_R:	 in STD_LOGIC;
		PS_2ND_CLOCK_PULSE_3_JRJ:	 in STD_LOGIC;
		MS_CE_ADDR_REG_READ_OUT:	 in STD_LOGIC;
		MS_PROGRAM_RESET_1:	 in STD_LOGIC;
		PS_SET_MEM_AR_1_GATED:	 out STD_LOGIC;
		PS_SET_MEM_AR_2_GATED:	 out STD_LOGIC);
end ALD_14_17_16_1_MEM_AR_SET_1_AND_2_DRIVERS;

architecture behavioral of ALD_14_17_16_1_MEM_AR_SET_1_AND_2_DRIVERS is 

	signal OUT_4A_B: STD_LOGIC;
	signal OUT_4B_D: STD_LOGIC;
	signal OUT_2B_A: STD_LOGIC;
	signal OUT_2C_F: STD_LOGIC;
	signal OUT_4E_R: STD_LOGIC;
	signal OUT_4F_C: STD_LOGIC;
	signal OUT_2F_C: STD_LOGIC;
	signal OUT_2G_R: STD_LOGIC;
	signal OUT_4H_P: STD_LOGIC;
	signal OUT_3H_K: STD_LOGIC;
	signal OUT_DOT_4B: STD_LOGIC;
	signal OUT_DOT_4F: STD_LOGIC;

begin

	OUT_4A_B <= NOT PS_LOGIC_GATE_A_OR_R;
	OUT_4B_D <= NOT PS_2ND_CLOCK_PULSE_3_JRJ;

	SMS_AEK_2B: entity SMS_AEK
	    port map (
		IN1 => OUT_DOT_4B,	-- Pin F
		IN2 => OUT_2C_F,	-- Pin G
		OUT1 => OUT_2B_A );

	OUT_2C_F <= NOT OUT_3H_K;
	OUT_4E_R <= NOT PS_LOGIC_GATE_A_OR_R;
	OUT_4F_C <= NOT PS_2ND_CLOCK_PULSE_3_JRJ;

	SMS_AEK_2F: entity SMS_AEK
	    port map (
		IN1 => OUT_DOT_4F,	-- Pin D
		IN2 => OUT_2G_R,	-- Pin E
		OUT1 => OUT_2F_C );

	OUT_2G_R <= NOT OUT_3H_K;

	SingleShot_4H: entity SingleShot
	    generic map(PULSETIME => 25000000, CLOCKPERIOD => 10)
	    port map (
		FPGA_CLK => FPGA_CLK,
		IN2 => MS_CE_ADDR_REG_READ_OUT,	-- Pin K
		IN1 => MS_PROGRAM_RESET_1,	-- Pin B
		OUT1 => OUT_4H_P,
		IN3 => OPEN );

	OUT_3H_K <= OUT_4H_P;
	OUT_DOT_4B <= OUT_4A_B OR OUT_4B_D;
	OUT_DOT_4F <= OUT_4E_R OR OUT_4F_C;

	PS_SET_MEM_AR_1_GATED <= OUT_2B_A;
	PS_SET_MEM_AR_2_GATED <= OUT_2F_C;


end;
