// Copyright (C) 1991-2011 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP2C20F256C7 Package FBGA256
// 

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "Template")
  (DATE "11/08/2012 11:19:47")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 32-bit")
  (VERSION "Version 11.1 Build 173 11/01/2011 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst\|cuenta_180\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1028:1028:1028) (1028:1028:1028))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (455:455:455) (455:455:455))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst\|cuenta_180\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1028:1028:1028) (1028:1028:1028))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (455:455:455) (455:455:455))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst\|cuenta_180\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1028:1028:1028) (1028:1028:1028))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (455:455:455) (455:455:455))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|cuenta_180\[3\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (163:163:163))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|cuenta_180\[6\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (160:160:160))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|cuenta_180\[7\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (152:152:152) (152:152:152))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|cuenta_180\[8\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (160:160:160))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[13\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1033:1033:1033) (1033:1033:1033))
        (PORT sdata (387:387:387) (387:387:387))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[8\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1020:1020:1020) (1020:1020:1020))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (677:677:677) (677:677:677))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1029:1029:1029) (1029:1029:1029))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (354:354:354))
        (PORT datab (351:351:351) (351:351:351))
        (PORT datac (271:271:271) (271:271:271))
        (PORT datad (393:393:393) (393:393:393))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (609:609:609))
        (PORT datab (236:236:236) (236:236:236))
        (PORT datac (364:364:364) (364:364:364))
        (PORT datad (359:359:359) (359:359:359))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (165:165:165) (165:165:165))
        (PORT datac (159:159:159) (159:159:159))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (253:253:253))
        (PORT datab (700:700:700) (700:700:700))
        (PORT datad (474:474:474) (474:474:474))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (175:175:175))
        (PORT datab (247:247:247) (247:247:247))
        (PORT datad (352:352:352) (352:352:352))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (176:176:176))
        (PORT datab (338:338:338) (338:338:338))
        (PORT datad (253:253:253) (253:253:253))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (360:360:360))
        (PORT datab (659:659:659) (659:659:659))
        (PORT datad (451:451:451) (451:451:451))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|Mux3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (183:183:183) (183:183:183))
        (PORT datad (361:361:361) (361:361:361))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|Mux3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (134:134:134))
        (PORT datac (175:175:175) (175:175:175))
        (PORT datad (104:104:104) (104:104:104))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (521:521:521))
        (PORT datab (119:119:119) (119:119:119))
        (PORT datac (390:390:390) (390:390:390))
        (PORT datad (514:514:514) (514:514:514))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|sub_parity12a2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1032:1032:1032) (1032:1032:1032))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (581:581:581) (581:581:581))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity6a1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1031:1031:1031) (1031:1031:1031))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (460:460:460) (460:460:460))
        (PORT ena (842:842:842) (842:842:842))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (203:203:203))
        (PORT datab (650:650:650) (650:650:650))
        (PORT datac (307:307:307) (307:307:307))
        (PORT datad (356:356:356) (356:356:356))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity10a\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1033:1033:1033) (1033:1033:1033))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (666:666:666) (666:666:666))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (396:396:396))
        (PORT datab (586:586:586) (586:586:586))
        (PORT datac (402:402:402) (402:402:402))
        (PORT datad (612:612:612) (612:612:612))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (561:561:561))
        (PORT datab (317:317:317) (317:317:317))
        (PORT datac (319:319:319) (319:319:319))
        (PORT datad (197:197:197) (197:197:197))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (384:384:384) (384:384:384))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\IO_E3\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (454:454:454) (454:454:454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in\[9\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (445:445:445) (445:445:445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in\[8\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (445:445:445) (445:445:445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in\[7\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (445:445:445) (445:445:445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in\[3\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (445:445:445) (445:445:445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in\[2\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (435:435:435) (435:435:435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~4_RESYN60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (312:312:312))
        (PORT datab (478:478:478) (478:478:478))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (184:184:184) (184:184:184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|Mux6\~5_RESYN74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (340:340:340))
        (PORT datab (200:200:200) (200:200:200))
        (PORT datac (2847:2847:2847) (2847:2847:2847))
        (PORT datad (246:246:246) (246:246:246))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|Mux6\~5_RESYN76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (180:180:180))
        (PORT datab (168:168:168) (168:168:168))
        (PORT datac (572:572:572) (572:572:572))
        (PORT datad (104:104:104) (104:104:104))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|cuenta_180\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (157:157:157) (157:157:157))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\IO_E1\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (454:454:454) (454:454:454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|Mux6\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2853:2853:2853) (2853:2853:2853))
        (PORT datac (179:179:179) (179:179:179))
        (PORT datad (350:350:350) (350:350:350))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|Mux6\~5_RESYN78\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (181:181:181) (181:181:181))
        (PORT datad (349:349:349) (349:349:349))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (79:79:79) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|Mux6\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (130:130:130))
        (PORT datab (240:240:240) (240:240:240))
        (PORT datac (128:128:128) (128:128:128))
        (PORT datad (101:101:101) (101:101:101))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst\|EA\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1028:1028:1028) (1028:1028:1028))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|cuenta_180\[1\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (162:162:162) (162:162:162))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst\|cuenta_180\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1028:1028:1028) (1028:1028:1028))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (455:455:455) (455:455:455))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|LessThan0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (372:372:372))
        (PORT datab (355:355:355) (355:355:355))
        (PORT datac (448:448:448) (448:448:448))
        (PORT datad (361:361:361) (361:361:361))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|Mux4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (337:337:337))
        (PORT datab (197:197:197) (197:197:197))
        (PORT datac (206:206:206) (206:206:206))
        (PORT datad (248:248:248) (248:248:248))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|Mux4\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (190:190:190))
        (PORT datab (107:107:107) (107:107:107))
        (PORT datad (192:192:192) (192:192:192))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst\|EA\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1028:1028:1028) (1028:1028:1028))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|Mux2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (186:186:186))
        (PORT datab (183:183:183) (183:183:183))
        (PORT datac (235:235:235) (235:235:235))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst\|cuenta_180\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1028:1028:1028) (1028:1028:1028))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (455:455:455) (455:455:455))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|cuenta_180\[2\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (157:157:157) (157:157:157))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst\|cuenta_180\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1028:1028:1028) (1028:1028:1028))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (455:455:455) (455:455:455))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|cuenta_180\[4\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (163:163:163))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|cuenta_180\[5\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (158:158:158) (158:158:158))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst\|cuenta_180\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1028:1028:1028) (1028:1028:1028))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (455:455:455) (455:455:455))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst\|cuenta_180\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1028:1028:1028) (1028:1028:1028))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (455:455:455) (455:455:455))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst\|cuenta_180\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1028:1028:1028) (1028:1028:1028))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (455:455:455) (455:455:455))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|Mux6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (162:162:162) (162:162:162))
        (PORT datab (153:153:153) (153:153:153))
        (PORT datac (159:159:159) (159:159:159))
        (PORT datad (157:157:157) (157:157:157))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|Mux5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (333:333:333))
        (PORT datab (196:196:196) (196:196:196))
        (PORT datac (208:208:208) (208:208:208))
        (PORT datad (249:249:249) (249:249:249))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|Mux5\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (115:115:115) (115:115:115))
        (PORT datad (197:197:197) (197:197:197))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst\|EA\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1028:1028:1028) (1028:1028:1028))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|Mux1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (189:189:189))
        (PORT datab (180:180:180) (180:180:180))
        (PORT datad (118:118:118) (118:118:118))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|Mux6\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (189:189:189))
        (PORT datac (193:193:193) (193:193:193))
        (PORT datad (160:160:160) (160:160:160))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\ifclk\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (541:541:541) (541:541:541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_pll")
    (INSTANCE \\inst1\|altpll_component\|pll\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1670:1670:1670) (1670:1670:1670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE \\inst1\|altpll_component\|_clk0\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (642:642:642) (642:642:642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE \\inst1\|altpll_component\|_clk0\~clkctrl\\.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (260:260:260) (260:260:260))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (33:33:33))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdaclr\|dffe20a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1031:1031:1031) (1031:1031:1031))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|p0addr\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1027:1027:1027))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (686:686:686) (686:686:686))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (153:153:153) (153:153:153))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1033:1033:1033) (1033:1033:1033))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (666:666:666) (666:666:666))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (135:135:135))
        (PORT datab (246:246:246) (246:246:246))
        (PORT datad (252:252:252) (252:252:252))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1033:1033:1033) (1033:1033:1033))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (258:258:258))
        (PORT datab (247:247:247) (247:247:247))
        (PORT datac (170:170:170) (170:170:170))
        (PORT datad (127:127:127) (127:127:127))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (340:340:340))
        (PORT datab (334:334:334) (334:334:334))
        (PORT datad (290:290:290) (290:290:290))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1034:1034:1034) (1034:1034:1034))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (178:178:178))
        (PORT datab (348:348:348) (348:348:348))
        (PORT datac (164:164:164) (164:164:164))
        (PORT datad (111:111:111) (111:111:111))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (173:173:173))
        (PORT datad (298:298:298) (298:298:298))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1034:1034:1034) (1034:1034:1034))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (181:181:181))
        (PORT datad (181:181:181) (181:181:181))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1033:1033:1033) (1033:1033:1033))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (355:355:355))
        (PORT datab (344:344:344) (344:344:344))
        (PORT datac (343:343:343) (343:343:343))
        (PORT datad (204:204:204) (204:204:204))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (184:184:184) (184:184:184))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1034:1034:1034) (1034:1034:1034))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (345:345:345))
        (PORT datab (245:245:245) (245:245:245))
        (PORT datac (353:353:353) (353:353:353))
        (PORT datad (344:344:344) (344:344:344))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity10a\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1033:1033:1033) (1033:1033:1033))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (666:666:666) (666:666:666))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (174:174:174))
        (PORT datab (167:167:167) (167:167:167))
        (PORT datad (298:298:298) (298:298:298))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1034:1034:1034) (1034:1034:1034))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (177:177:177))
        (PORT datab (173:173:173) (173:173:173))
        (PORT datac (172:172:172) (172:172:172))
        (PORT datad (304:304:304) (304:304:304))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a12\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1034:1034:1034) (1034:1034:1034))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a9\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (177:177:177))
        (PORT datad (465:465:465) (465:465:465))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a12\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1028:1028:1028) (1028:1028:1028))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a8\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (509:509:509))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (184:184:184) (184:184:184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a12\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1028:1028:1028) (1028:1028:1028))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (150:150:150) (150:150:150))
        (PORT datac (450:450:450) (450:450:450))
        (PORT datad (356:356:356) (356:356:356))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a11\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (369:369:369))
        (PORT datab (118:118:118) (118:118:118))
        (PORT datad (156:156:156) (156:156:156))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a12\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1034:1034:1034) (1034:1034:1034))
        (PORT sdata (377:377:377) (377:377:377))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a12\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1034:1034:1034) (1034:1034:1034))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a12\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (374:374:374))
        (PORT datab (158:158:158) (158:158:158))
        (PORT datad (122:122:122) (122:122:122))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a13\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1034:1034:1034) (1034:1034:1034))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a13\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (373:373:373))
        (PORT datab (157:157:157) (157:157:157))
        (PORT datad (121:121:121) (121:121:121))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (197:197:197) (197:197:197))
        (PORT datad (197:197:197) (197:197:197))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity10a\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1033:1033:1033) (1033:1033:1033))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (666:666:666) (666:666:666))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (772:772:772))
        (PORT datab (342:342:342) (342:342:342))
        (PORT datac (343:343:343) (343:343:343))
        (PORT datad (150:150:150) (150:150:150))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity10a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1033:1033:1033) (1033:1033:1033))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (666:666:666) (666:666:666))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (158:158:158) (158:158:158))
        (PORT datab (153:153:153) (153:153:153))
        (PORT datac (152:152:152) (152:152:152))
        (PORT datad (149:149:149) (149:149:149))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|parity9\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1033:1033:1033) (1033:1033:1033))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (666:666:666) (666:666:666))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[10\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1027:1027:1027))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (686:686:686) (686:686:686))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[10\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (341:341:341))
        (PORT datab (331:331:331) (331:331:331))
        (PORT datad (229:229:229) (229:229:229))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (298:298:298) (298:298:298))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1027:1027:1027))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1027:1027:1027))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[11\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1027:1027:1027))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (686:686:686) (686:686:686))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[11\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (332:332:332))
        (PORT datab (162:162:162) (162:162:162))
        (PORT datad (149:149:149) (149:149:149))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (184:184:184))
        (PORT datab (176:176:176) (176:176:176))
        (PORT datac (213:213:213) (213:213:213))
        (PORT datad (166:166:166) (166:166:166))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[4\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (593:593:593))
        (PORT datab (258:258:258) (258:258:258))
        (PORT datad (219:219:219) (219:219:219))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1031:1031:1031) (1031:1031:1031))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (369:369:369))
        (PORT datab (345:345:345) (345:345:345))
        (PORT datac (586:586:586) (586:586:586))
        (PORT datad (217:217:217) (217:217:217))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[6\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (176:176:176) (176:176:176))
        (PORT datad (312:312:312) (312:312:312))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1032:1032:1032) (1032:1032:1032))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (163:163:163))
        (PORT datab (433:433:433) (433:433:433))
        (PORT datac (181:181:181) (181:181:181))
        (PORT datad (175:175:175) (175:175:175))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|sub_parity12a1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1032:1032:1032) (1032:1032:1032))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (581:581:581) (581:581:581))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (171:171:171) (171:171:171))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1032:1032:1032) (1032:1032:1032))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (581:581:581) (581:581:581))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (244:244:244))
        (PORT datab (168:168:168) (168:168:168))
        (PORT datac (176:176:176) (176:176:176))
        (PORT datad (156:156:156) (156:156:156))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|sub_parity12a0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1032:1032:1032) (1032:1032:1032))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (581:581:581) (581:581:581))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[7\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (186:186:186))
        (PORT datab (175:175:175) (175:175:175))
        (PORT datad (311:311:311) (311:311:311))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1032:1032:1032) (1032:1032:1032))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (520:520:520))
        (PORT datab (720:720:720) (720:720:720))
        (PORT datac (507:507:507) (507:507:507))
        (PORT datad (564:564:564) (564:564:564))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1033:1033:1033) (1033:1033:1033))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[10\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (256:256:256))
        (PORT datab (243:243:243) (243:243:243))
        (PORT datac (251:251:251) (251:251:251))
        (PORT datad (356:356:356) (356:356:356))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (296:296:296) (296:296:296))
        (IOPATH datad combout (79:79:79) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1033:1033:1033) (1033:1033:1033))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[9\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (488:488:488) (488:488:488))
        (PORT datac (493:493:493) (493:493:493))
        (PORT datad (500:500:500) (500:500:500))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (573:573:573) (573:573:573))
        (IOPATH datad combout (79:79:79) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1033:1033:1033) (1033:1033:1033))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (164:164:164) (164:164:164))
        (PORT datac (168:168:168) (168:168:168))
        (PORT datad (161:161:161) (161:161:161))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[11\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (398:398:398))
        (PORT datab (167:167:167) (167:167:167))
        (PORT datad (119:119:119) (119:119:119))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1033:1033:1033) (1033:1033:1033))
        (PORT sdata (735:735:735) (735:735:735))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[13\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (254:254:254) (254:254:254))
        (PORT datab (166:166:166) (166:166:166))
        (PORT datac (165:165:165) (165:165:165))
        (PORT datad (121:121:121) (121:121:121))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (163:163:163))
        (PORT datab (165:165:165) (165:165:165))
        (PORT datac (171:171:171) (171:171:171))
        (PORT datad (117:117:117) (117:117:117))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|ram_address_a\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (452:452:452) (452:452:452))
        (PORT datad (439:439:439) (439:439:439))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|sub_parity12a3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1032:1032:1032) (1032:1032:1032))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (581:581:581) (581:581:581))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (172:172:172))
        (PORT datab (161:161:161) (161:161:161))
        (PORT datac (149:149:149) (149:149:149))
        (PORT datad (220:220:220) (220:220:220))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|parity11\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1032:1032:1032) (1032:1032:1032))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (581:581:581) (581:581:581))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (178:178:178))
        (PORT datab (173:173:173) (173:173:173))
        (PORT datac (215:215:215) (215:215:215))
        (PORT datad (161:161:161) (161:161:161))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[2\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (113:113:113))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1032:1032:1032) (1032:1032:1032))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[3\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (258:258:258) (258:258:258))
        (PORT datad (220:220:220) (220:220:220))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1031:1031:1031) (1031:1031:1031))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (355:355:355))
        (PORT datab (580:580:580) (580:580:580))
        (PORT datac (256:256:256) (256:256:256))
        (PORT datad (214:214:214) (214:214:214))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[5\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (191:191:191) (191:191:191))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1032:1032:1032) (1032:1032:1032))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (164:164:164) (164:164:164))
        (PORT datab (175:175:175) (175:175:175))
        (PORT datac (176:176:176) (176:176:176))
        (PORT datad (311:311:311) (311:311:311))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[8\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1032:1032:1032) (1032:1032:1032))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[8\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (172:172:172) (172:172:172))
        (PORT datad (499:499:499) (499:499:499))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (458:458:458) (458:458:458))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1033:1033:1033) (1033:1033:1033))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdempty_eq_comp_msb\|data_wire\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (163:163:163))
        (PORT datad (493:493:493) (493:493:493))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1027:1027:1027))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (686:686:686) (686:686:686))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1027:1027:1027))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (266:266:266))
        (PORT datab (478:478:478) (478:478:478))
        (PORT datac (405:405:405) (405:405:405))
        (PORT datad (163:163:163) (163:163:163))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[2\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (329:329:329) (329:329:329))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1027:1027:1027))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (686:686:686) (686:686:686))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[3\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (339:339:339))
        (PORT datad (153:153:153) (153:153:153))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1027:1027:1027))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (686:686:686) (686:686:686))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (266:266:266))
        (PORT datab (405:405:405) (405:405:405))
        (PORT datac (512:512:512) (512:512:512))
        (PORT datad (515:515:515) (515:515:515))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity6a0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1031:1031:1031) (1031:1031:1031))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (460:460:460) (460:460:460))
        (PORT ena (842:842:842) (842:842:842))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[13\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1027:1027:1027))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (686:686:686) (686:686:686))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[13\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1027:1027:1027))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[13\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (166:166:166) (166:166:166))
        (PORT datac (160:160:160) (160:160:160))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[13\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (328:328:328))
        (PORT datab (153:153:153) (153:153:153))
        (PORT datad (103:103:103) (103:103:103))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|ram_address_b\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (360:360:360) (360:360:360))
        (PORT datac (352:352:352) (352:352:352))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity6a3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1031:1031:1031) (1031:1031:1031))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (460:460:460) (460:460:460))
        (PORT ena (842:842:842) (842:842:842))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (922:922:922) (922:922:922))
        (PORT datab (583:583:583) (583:583:583))
        (PORT datac (602:602:602) (602:602:602))
        (PORT datad (340:340:340) (340:340:340))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity6a2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1031:1031:1031) (1031:1031:1031))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (460:460:460) (460:460:460))
        (PORT ena (842:842:842) (842:842:842))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (154:154:154))
        (PORT datab (152:152:152) (152:152:152))
        (PORT datac (533:533:533) (533:533:533))
        (PORT datad (149:149:149) (149:149:149))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1031:1031:1031) (1031:1031:1031))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (460:460:460) (460:460:460))
        (PORT ena (842:842:842) (842:842:842))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (166:166:166) (166:166:166))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1031:1031:1031) (1031:1031:1031))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (460:460:460) (460:460:460))
        (PORT ena (842:842:842) (842:842:842))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[1\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (386:386:386))
        (PORT datab (425:425:425) (425:425:425))
        (PORT datad (386:386:386) (386:386:386))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1027:1027:1027))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (686:686:686) (686:686:686))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (265:265:265))
        (PORT datab (477:477:477) (477:477:477))
        (PORT datac (406:406:406) (406:406:406))
        (PORT datad (162:162:162) (162:162:162))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[4\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (334:334:334))
        (PORT datab (366:366:366) (366:366:366))
        (PORT datad (366:366:366) (366:366:366))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1020:1020:1020) (1020:1020:1020))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (677:677:677) (677:677:677))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (517:517:517))
        (PORT datab (115:115:115) (115:115:115))
        (PORT datac (389:389:389) (389:389:389))
        (PORT datad (516:516:516) (516:516:516))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[5\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (321:321:321) (321:321:321))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1020:1020:1020) (1020:1020:1020))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (677:677:677) (677:677:677))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[6\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (330:330:330))
        (PORT datad (156:156:156) (156:156:156))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1020:1020:1020) (1020:1020:1020))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (677:677:677) (677:677:677))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (332:332:332))
        (PORT datac (160:160:160) (160:160:160))
        (PORT datad (160:160:160) (160:160:160))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1020:1020:1020) (1020:1020:1020))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1020:1020:1020) (1020:1020:1020))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (677:677:677) (677:677:677))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (276:276:276))
        (PORT datab (375:375:375) (375:375:375))
        (PORT datad (384:384:384) (384:384:384))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (315:315:315) (315:315:315))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1037:1037:1037) (1037:1037:1037))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (329:329:329))
        (PORT datac (156:156:156) (156:156:156))
        (PORT datad (157:157:157) (157:157:157))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1020:1020:1020) (1020:1020:1020))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[8\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (514:514:514))
        (PORT datab (354:354:354) (354:354:354))
        (PORT datac (269:269:269) (269:269:269))
        (PORT datad (391:391:391) (391:391:391))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (423:423:423) (423:423:423))
        (IOPATH datad combout (79:79:79) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1026:1026:1026) (1026:1026:1026))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (354:354:354))
        (PORT datab (351:351:351) (351:351:351))
        (PORT datac (271:271:271) (271:271:271))
        (PORT datad (392:392:392) (392:392:392))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (114:114:114))
        (PORT datab (151:151:151) (151:151:151))
        (PORT datad (322:322:322) (322:322:322))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (354:354:354))
        (PORT datab (463:463:463) (463:463:463))
        (PORT datad (160:160:160) (160:160:160))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (456:456:456) (456:456:456))
        (PORT datac (168:168:168) (168:168:168))
        (PORT datad (111:111:111) (111:111:111))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1028:1028:1028) (1028:1028:1028))
        (PORT sdata (692:692:692) (692:692:692))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (920:920:920))
        (PORT datab (584:584:584) (584:584:584))
        (PORT datac (249:249:249) (249:249:249))
        (PORT datad (379:379:379) (379:379:379))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (163:163:163))
        (PORT datab (345:345:345) (345:345:345))
        (PORT datac (117:117:117) (117:117:117))
        (PORT datad (188:188:188) (188:188:188))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1027:1027:1027))
        (PORT sdata (730:730:730) (730:730:730))
        (PORT ena (943:943:943) (943:943:943))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1033:1033:1033) (1033:1033:1033))
        (PORT sdata (485:485:485) (485:485:485))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (159:159:159) (159:159:159))
        (PORT datab (371:371:371) (371:371:371))
        (PORT datac (386:386:386) (386:386:386))
        (PORT datad (387:387:387) (387:387:387))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1027:1027:1027))
        (PORT sdata (1174:1174:1174) (1174:1174:1174))
        (PORT ena (943:943:943) (943:943:943))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1027:1027:1027))
        (PORT sdata (614:614:614) (614:614:614))
        (PORT ena (943:943:943) (943:943:943))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (246:246:246))
        (PORT datab (152:152:152) (152:152:152))
        (PORT datad (390:390:390) (390:390:390))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (198:198:198))
        (PORT datab (466:466:466) (466:466:466))
        (PORT datac (358:358:358) (358:358:358))
        (PORT datad (349:349:349) (349:349:349))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (201:201:201))
        (PORT datab (345:345:345) (345:345:345))
        (PORT datac (108:108:108) (108:108:108))
        (PORT datad (113:113:113) (113:113:113))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1032:1032:1032) (1032:1032:1032))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\ren\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (454:454:454) (454:454:454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|valid_rdreq\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (245:245:245))
        (PORT datab (508:508:508) (508:508:508))
        (PORT datad (3475:3475:3475) (3475:3475:3475))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1027:1027:1027))
        (PORT sdata (484:484:484) (484:484:484))
        (PORT ena (943:943:943) (943:943:943))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[9\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1020:1020:1020) (1020:1020:1020))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (677:677:677) (677:677:677))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[9\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (354:354:354))
        (PORT datab (352:352:352) (352:352:352))
        (PORT datac (270:270:270) (270:270:270))
        (PORT datad (392:392:392) (392:392:392))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[9\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (365:365:365) (365:365:365))
        (PORT datac (109:109:109) (109:109:109))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1032:1032:1032) (1032:1032:1032))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (680:680:680) (680:680:680))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (174:174:174))
        (PORT datab (170:170:170) (170:170:170))
        (PORT datac (169:169:169) (169:169:169))
        (PORT datad (301:301:301) (301:301:301))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1034:1034:1034) (1034:1034:1034))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1027:1027:1027))
        (PORT sdata (706:706:706) (706:706:706))
        (PORT ena (943:943:943) (943:943:943))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~4_RESYN24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (173:173:173))
        (PORT datac (502:502:502) (502:502:502))
        (PORT datad (157:157:157) (157:157:157))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~4_RESYN28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (121:121:121) (121:121:121))
        (PORT datab (425:425:425) (425:425:425))
        (PORT datac (366:366:366) (366:366:366))
        (PORT datad (104:104:104) (104:104:104))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a12\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1028:1028:1028) (1028:1028:1028))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a10\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (177:177:177))
        (PORT datab (468:468:468) (468:468:468))
        (PORT datad (430:430:430) (430:430:430))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~4_RESYN26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (167:167:167) (167:167:167))
        (PORT datab (113:113:113) (113:113:113))
        (PORT datad (715:715:715) (715:715:715))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (430:430:430))
        (PORT datab (338:338:338) (338:338:338))
        (PORT datac (119:119:119) (119:119:119))
        (PORT datad (191:191:191) (191:191:191))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~7_RESYN70\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (496:496:496) (496:496:496))
        (PORT datad (463:463:463) (463:463:463))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~7_RESYN68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (493:493:493))
        (PORT datab (457:457:457) (457:457:457))
        (PORT datac (166:166:166) (166:166:166))
        (PORT datad (153:153:153) (153:153:153))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~7_RESYN72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (567:567:567))
        (PORT datab (426:426:426) (426:426:426))
        (PORT datad (111:111:111) (111:111:111))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (581:581:581) (581:581:581))
        (PORT datab (192:192:192) (192:192:192))
        (PORT datac (371:371:371) (371:371:371))
        (PORT datad (105:105:105) (105:105:105))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1032:1032:1032) (1032:1032:1032))
        (PORT sdata (829:829:829) (829:829:829))
        (PORT ena (680:680:680) (680:680:680))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (315:315:315))
        (PORT datab (199:199:199) (199:199:199))
        (PORT datad (370:370:370) (370:370:370))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (569:569:569))
        (PORT datab (109:109:109) (109:109:109))
        (PORT datac (109:109:109) (109:109:109))
        (PORT datad (319:319:319) (319:319:319))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1028:1028:1028) (1028:1028:1028))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (257:257:257) (257:257:257))
        (PORT datab (247:247:247) (247:247:247))
        (PORT datac (173:173:173) (173:173:173))
        (PORT datad (355:355:355) (355:355:355))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (181:181:181))
        (PORT datab (113:113:113) (113:113:113))
        (PORT datad (165:165:165) (165:165:165))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1033:1033:1033) (1033:1033:1033))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1032:1032:1032) (1032:1032:1032))
        (PORT sdata (558:558:558) (558:558:558))
        (PORT ena (662:662:662) (662:662:662))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1032:1032:1032) (1032:1032:1032))
        (PORT sdata (554:554:554) (554:554:554))
        (PORT ena (662:662:662) (662:662:662))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (173:173:173))
        (PORT datab (159:159:159) (159:159:159))
        (PORT datad (155:155:155) (155:155:155))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1032:1032:1032) (1032:1032:1032))
        (PORT sdata (851:851:851) (851:851:851))
        (PORT ena (662:662:662) (662:662:662))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1032:1032:1032) (1032:1032:1032))
        (PORT sdata (1073:1073:1073) (1073:1073:1073))
        (PORT ena (662:662:662) (662:662:662))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (682:682:682))
        (PORT datab (246:246:246) (246:246:246))
        (PORT datad (154:154:154) (154:154:154))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (249:249:249))
        (PORT datab (773:773:773) (773:773:773))
        (PORT datad (153:153:153) (153:153:153))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1032:1032:1032) (1032:1032:1032))
        (PORT sdata (973:973:973) (973:973:973))
        (PORT ena (662:662:662) (662:662:662))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1032:1032:1032) (1032:1032:1032))
        (PORT sdata (767:767:767) (767:767:767))
        (PORT ena (680:680:680) (680:680:680))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (249:249:249))
        (PORT datab (351:351:351) (351:351:351))
        (PORT datad (251:251:251) (251:251:251))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (199:199:199))
        (PORT datab (109:109:109) (109:109:109))
        (PORT datac (190:190:190) (190:190:190))
        (PORT datad (116:116:116) (116:116:116))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (360:360:360))
        (PORT datab (342:342:342) (342:342:342))
        (PORT datac (156:156:156) (156:156:156))
        (PORT datad (241:241:241) (241:241:241))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdptr_g\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1032:1032:1032) (1032:1032:1032))
        (PORT sdata (767:767:767) (767:767:767))
        (PORT ena (662:662:662) (662:662:662))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (132:132:132))
        (PORT datab (347:347:347) (347:347:347))
        (PORT datac (192:192:192) (192:192:192))
        (PORT datad (156:156:156) (156:156:156))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (190:190:190))
        (PORT datab (289:289:289) (289:289:289))
        (PORT datac (114:114:114) (114:114:114))
        (PORT datad (110:110:110) (110:110:110))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1033:1033:1033) (1033:1033:1033))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|int_wrfull\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (173:173:173) (173:173:173))
        (PORT datad (355:355:355) (355:355:355))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (79:79:79) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[1\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (178:178:178))
        (PORT datab (219:219:219) (219:219:219))
        (PORT datad (171:171:171) (171:171:171))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1032:1032:1032) (1032:1032:1032))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1031:1031:1031) (1031:1031:1031))
        (PORT sdata (532:532:532) (532:532:532))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1031:1031:1031) (1031:1031:1031))
        (PORT sdata (771:771:771) (771:771:771))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1031:1031:1031) (1031:1031:1031))
        (PORT sdata (536:536:536) (536:536:536))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~4_RESYN64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (648:648:648))
        (PORT datab (154:154:154) (154:154:154))
        (PORT datac (723:723:723) (723:723:723))
        (PORT datad (338:338:338) (338:338:338))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1031:1031:1031) (1031:1031:1031))
        (PORT sdata (534:534:534) (534:534:534))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~4_RESYN62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (480:480:480))
        (PORT datab (635:635:635) (635:635:635))
        (PORT datad (237:237:237) (237:237:237))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1031:1031:1031) (1031:1031:1031))
        (PORT sdata (542:542:542) (542:542:542))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~4_RESYN66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (164:164:164) (164:164:164))
        (PORT datab (582:582:582) (582:582:582))
        (PORT datac (158:158:158) (158:158:158))
        (PORT datad (467:467:467) (467:467:467))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (202:202:202))
        (PORT datab (108:108:108) (108:108:108))
        (PORT datac (109:109:109) (109:109:109))
        (PORT datad (109:109:109) (109:109:109))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1031:1031:1031) (1031:1031:1031))
        (PORT sdata (438:438:438) (438:438:438))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (381:381:381))
        (PORT datab (341:341:341) (341:341:341))
        (PORT datad (153:153:153) (153:153:153))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (788:788:788))
        (PORT datab (345:345:345) (345:345:345))
        (PORT datad (151:151:151) (151:151:151))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1031:1031:1031) (1031:1031:1031))
        (PORT sdata (441:441:441) (441:441:441))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (888:888:888) (888:888:888))
        (PORT datab (871:871:871) (871:871:871))
        (PORT datac (158:158:158) (158:158:158))
        (PORT datad (155:155:155) (155:155:155))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (307:307:307))
        (PORT datab (105:105:105) (105:105:105))
        (PORT datac (108:108:108) (108:108:108))
        (PORT datad (110:110:110) (110:110:110))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (347:347:347))
        (PORT datab (361:361:361) (361:361:361))
        (PORT datac (193:193:193) (193:193:193))
        (PORT datad (106:106:106) (106:106:106))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1030:1030:1030) (1030:1030:1030))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|rdcnt_addr_ena\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3481:3481:3481) (3481:3481:3481))
        (PORT datab (461:461:461) (461:461:461))
        (PORT datac (156:156:156) (156:156:156))
        (PORT datad (507:507:507) (507:507:507))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|addr_store_a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1031:1031:1031) (1031:1031:1031))
        (PORT sdata (289:289:289) (289:289:289))
        (PORT ena (842:842:842) (842:842:842))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|address_reg_a\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (118:118:118) (118:118:118))
        (PORT datab (428:428:428) (428:428:428))
        (PORT datac (381:381:381) (381:381:381))
        (PORT datad (111:111:111) (111:111:111))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|address_reg_a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1027:1027:1027))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|out_address_reg_a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1027:1027:1027))
        (PORT sdata (338:338:338) (338:338:338))
        (PORT ena (795:795:795) (795:795:795))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|decode_b\|eq_node\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (493:493:493))
        (PORT datab (389:389:389) (389:389:389))
        (PORT datac (117:117:117) (117:117:117))
        (PORT datad (107:107:107) (107:107:107))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE \\ifclk\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (186:186:186) (186:186:186))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE \\ifclk\~clkctrl\\.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (260:260:260) (260:260:260))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (33:33:33))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|Mux3\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (181:181:181) (181:181:181))
        (PORT datad (237:237:237) (237:237:237))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|Mux3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (125:125:125) (125:125:125))
        (PORT datac (125:125:125) (125:125:125))
        (PORT datad (166:166:166) (166:166:166))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE \\inst\|Mux3\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (686:686:686) (686:686:686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE \\inst\|Mux3\~clkctrl\\.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (260:260:260) (260:260:260))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (33:33:33))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1094:1094:1094) (1094:1094:1094))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1430:1430:1430) (1430:1430:1430))
        (PORT d[1] (1796:1796:1796) (1796:1796:1796))
        (PORT d[2] (1619:1619:1619) (1619:1619:1619))
        (PORT d[3] (2122:2122:2122) (2122:2122:2122))
        (PORT d[4] (1699:1699:1699) (1699:1699:1699))
        (PORT d[5] (1523:1523:1523) (1523:1523:1523))
        (PORT d[6] (1488:1488:1488) (1488:1488:1488))
        (PORT d[7] (1026:1026:1026) (1026:1026:1026))
        (PORT d[8] (1495:1495:1495) (1495:1495:1495))
        (PORT d[9] (1322:1322:1322) (1322:1322:1322))
        (PORT d[10] (1248:1248:1248) (1248:1248:1248))
        (PORT d[11] (1771:1771:1771) (1771:1771:1771))
        (PORT clk (1095:1095:1095) (1095:1095:1095))
        (PORT stall (2048:2048:2048) (2048:2048:2048))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP stall (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD stall (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1095:1095:1095) (1095:1095:1095))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1095:1095:1095))
        (PORT d[0] (2113:2113:2113) (2113:2113:2113))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1217:1217:1217))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1217:1217:1217))
        (IOPATH (posedge clk) pulse (0:0:0) (1289:1289:1289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1217:1217:1217))
        (IOPATH (posedge clk) pulse (0:0:0) (1838:1838:1838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1077:1077:1077))
        (PORT ena (2104:2104:2104) (2104:2104:2104))
        (IOPATH (posedge clk) q (176:176:176) (176:176:176))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (805:805:805) (805:805:805))
        (PORT clk (1098:1098:1098) (1098:1098:1098))
        (PORT ena (1072:1072:1072) (1072:1072:1072))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1184:1184:1184) (1184:1184:1184))
        (PORT d[1] (1379:1379:1379) (1379:1379:1379))
        (PORT d[2] (1332:1332:1332) (1332:1332:1332))
        (PORT d[3] (1664:1664:1664) (1664:1664:1664))
        (PORT d[4] (1252:1252:1252) (1252:1252:1252))
        (PORT d[5] (1351:1351:1351) (1351:1351:1351))
        (PORT d[6] (1370:1370:1370) (1370:1370:1370))
        (PORT d[7] (1366:1366:1366) (1366:1366:1366))
        (PORT d[8] (953:953:953) (953:953:953))
        (PORT d[9] (935:935:935) (935:935:935))
        (PORT d[10] (1318:1318:1318) (1318:1318:1318))
        (PORT d[11] (981:981:981) (981:981:981))
        (PORT clk (1100:1100:1100) (1100:1100:1100))
        (PORT ena (1074:1074:1074) (1074:1074:1074))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (853:853:853) (853:853:853))
        (PORT clk (1100:1100:1100) (1100:1100:1100))
        (PORT ena (1074:1074:1074) (1074:1074:1074))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1100:1100:1100))
        (PORT d[0] (1074:1074:1074) (1074:1074:1074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1222:1222:1222))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1222:1222:1222))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1222:1222:1222))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|decode_b\|eq_node\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (495:495:495))
        (PORT datab (389:389:389) (389:389:389))
        (PORT datac (115:115:115) (115:115:115))
        (PORT datad (109:109:109) (109:109:109))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1102:1102:1102) (1102:1102:1102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1296:1296:1296) (1296:1296:1296))
        (PORT d[1] (1093:1093:1093) (1093:1093:1093))
        (PORT d[2] (1506:1506:1506) (1506:1506:1506))
        (PORT d[3] (1505:1505:1505) (1505:1505:1505))
        (PORT d[4] (1301:1301:1301) (1301:1301:1301))
        (PORT d[5] (1876:1876:1876) (1876:1876:1876))
        (PORT d[6] (1328:1328:1328) (1328:1328:1328))
        (PORT d[7] (1420:1420:1420) (1420:1420:1420))
        (PORT d[8] (1642:1642:1642) (1642:1642:1642))
        (PORT d[9] (1150:1150:1150) (1150:1150:1150))
        (PORT d[10] (1032:1032:1032) (1032:1032:1032))
        (PORT d[11] (1807:1807:1807) (1807:1807:1807))
        (PORT clk (1103:1103:1103) (1103:1103:1103))
        (PORT stall (1142:1142:1142) (1142:1142:1142))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP stall (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD stall (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1103:1103:1103) (1103:1103:1103))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1103:1103:1103))
        (PORT d[0] (1542:1542:1542) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1225:1225:1225) (1225:1225:1225))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1225:1225:1225) (1225:1225:1225))
        (IOPATH (posedge clk) pulse (0:0:0) (1289:1289:1289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1225:1225:1225) (1225:1225:1225))
        (IOPATH (posedge clk) pulse (0:0:0) (1838:1838:1838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1085:1085:1085) (1085:1085:1085))
        (PORT ena (1533:1533:1533) (1533:1533:1533))
        (IOPATH (posedge clk) q (176:176:176) (176:176:176))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1123:1123:1123) (1123:1123:1123))
        (PORT clk (1106:1106:1106) (1106:1106:1106))
        (PORT ena (987:987:987) (987:987:987))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1468:1468:1468) (1468:1468:1468))
        (PORT d[1] (999:999:999) (999:999:999))
        (PORT d[2] (1549:1549:1549) (1549:1549:1549))
        (PORT d[3] (1591:1591:1591) (1591:1591:1591))
        (PORT d[4] (1264:1264:1264) (1264:1264:1264))
        (PORT d[5] (1128:1128:1128) (1128:1128:1128))
        (PORT d[6] (1558:1558:1558) (1558:1558:1558))
        (PORT d[7] (985:985:985) (985:985:985))
        (PORT d[8] (950:950:950) (950:950:950))
        (PORT d[9] (1099:1099:1099) (1099:1099:1099))
        (PORT d[10] (793:793:793) (793:793:793))
        (PORT d[11] (880:880:880) (880:880:880))
        (PORT clk (1108:1108:1108) (1108:1108:1108))
        (PORT ena (989:989:989) (989:989:989))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (768:768:768) (768:768:768))
        (PORT clk (1108:1108:1108) (1108:1108:1108))
        (PORT ena (989:989:989) (989:989:989))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1108:1108:1108))
        (PORT d[0] (989:989:989) (989:989:989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1230:1230:1230))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1230:1230:1230))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1230:1230:1230))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[15\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (705:705:705) (705:705:705))
        (PORT datac (761:761:761) (761:761:761))
        (PORT datad (631:631:631) (631:631:631))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1089:1089:1089) (1089:1089:1089))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1415:1415:1415) (1415:1415:1415))
        (PORT d[1] (1812:1812:1812) (1812:1812:1812))
        (PORT d[2] (1625:1625:1625) (1625:1625:1625))
        (PORT d[3] (2134:2134:2134) (2134:2134:2134))
        (PORT d[4] (1417:1417:1417) (1417:1417:1417))
        (PORT d[5] (2047:2047:2047) (2047:2047:2047))
        (PORT d[6] (1479:1479:1479) (1479:1479:1479))
        (PORT d[7] (896:896:896) (896:896:896))
        (PORT d[8] (1511:1511:1511) (1511:1511:1511))
        (PORT d[9] (1332:1332:1332) (1332:1332:1332))
        (PORT d[10] (1371:1371:1371) (1371:1371:1371))
        (PORT d[11] (1773:1773:1773) (1773:1773:1773))
        (PORT clk (1090:1090:1090) (1090:1090:1090))
        (PORT stall (2064:2064:2064) (2064:2064:2064))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP stall (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD stall (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1090:1090:1090) (1090:1090:1090))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1090:1090:1090))
        (PORT d[0] (2134:2134:2134) (2134:2134:2134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1212:1212:1212))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1212:1212:1212))
        (IOPATH (posedge clk) pulse (0:0:0) (1289:1289:1289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1212:1212:1212))
        (IOPATH (posedge clk) pulse (0:0:0) (1838:1838:1838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1072:1072:1072))
        (PORT ena (2125:2125:2125) (2125:2125:2125))
        (IOPATH (posedge clk) q (176:176:176) (176:176:176))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (705:705:705) (705:705:705))
        (PORT clk (1093:1093:1093) (1093:1093:1093))
        (PORT ena (1213:1213:1213) (1213:1213:1213))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1205:1205:1205) (1205:1205:1205))
        (PORT d[1] (1065:1065:1065) (1065:1065:1065))
        (PORT d[2] (1334:1334:1334) (1334:1334:1334))
        (PORT d[3] (1290:1290:1290) (1290:1290:1290))
        (PORT d[4] (1383:1383:1383) (1383:1383:1383))
        (PORT d[5] (1420:1420:1420) (1420:1420:1420))
        (PORT d[6] (1227:1227:1227) (1227:1227:1227))
        (PORT d[7] (1126:1126:1126) (1126:1126:1126))
        (PORT d[8] (949:949:949) (949:949:949))
        (PORT d[9] (1051:1051:1051) (1051:1051:1051))
        (PORT d[10] (1299:1299:1299) (1299:1299:1299))
        (PORT d[11] (1059:1059:1059) (1059:1059:1059))
        (PORT clk (1095:1095:1095) (1095:1095:1095))
        (PORT ena (1215:1215:1215) (1215:1215:1215))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (994:994:994) (994:994:994))
        (PORT clk (1095:1095:1095) (1095:1095:1095))
        (PORT ena (1215:1215:1215) (1215:1215:1215))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1095:1095:1095))
        (PORT d[0] (1215:1215:1215) (1215:1215:1215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1217:1217:1217))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1217:1217:1217))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1217:1217:1217))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1102:1102:1102) (1102:1102:1102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1102:1102:1102) (1102:1102:1102))
        (PORT d[1] (1454:1454:1454) (1454:1454:1454))
        (PORT d[2] (1413:1413:1413) (1413:1413:1413))
        (PORT d[3] (1307:1307:1307) (1307:1307:1307))
        (PORT d[4] (1343:1343:1343) (1343:1343:1343))
        (PORT d[5] (1490:1490:1490) (1490:1490:1490))
        (PORT d[6] (1242:1242:1242) (1242:1242:1242))
        (PORT d[7] (1229:1229:1229) (1229:1229:1229))
        (PORT d[8] (1442:1442:1442) (1442:1442:1442))
        (PORT d[9] (1342:1342:1342) (1342:1342:1342))
        (PORT d[10] (1009:1009:1009) (1009:1009:1009))
        (PORT d[11] (1322:1322:1322) (1322:1322:1322))
        (PORT clk (1103:1103:1103) (1103:1103:1103))
        (PORT stall (1549:1549:1549) (1549:1549:1549))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP stall (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD stall (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1103:1103:1103) (1103:1103:1103))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1103:1103:1103))
        (PORT d[0] (1579:1579:1579) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1225:1225:1225) (1225:1225:1225))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1225:1225:1225) (1225:1225:1225))
        (IOPATH (posedge clk) pulse (0:0:0) (1289:1289:1289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1225:1225:1225) (1225:1225:1225))
        (IOPATH (posedge clk) pulse (0:0:0) (1838:1838:1838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1085:1085:1085) (1085:1085:1085))
        (PORT ena (1570:1570:1570) (1570:1570:1570))
        (IOPATH (posedge clk) q (176:176:176) (176:176:176))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1111:1111:1111) (1111:1111:1111))
        (PORT clk (1106:1106:1106) (1106:1106:1106))
        (PORT ena (1167:1167:1167) (1167:1167:1167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1342:1342:1342) (1342:1342:1342))
        (PORT d[1] (1357:1357:1357) (1357:1357:1357))
        (PORT d[2] (1125:1125:1125) (1125:1125:1125))
        (PORT d[3] (1280:1280:1280) (1280:1280:1280))
        (PORT d[4] (1345:1345:1345) (1345:1345:1345))
        (PORT d[5] (1332:1332:1332) (1332:1332:1332))
        (PORT d[6] (1773:1773:1773) (1773:1773:1773))
        (PORT d[7] (1296:1296:1296) (1296:1296:1296))
        (PORT d[8] (1146:1146:1146) (1146:1146:1146))
        (PORT d[9] (1168:1168:1168) (1168:1168:1168))
        (PORT d[10] (1100:1100:1100) (1100:1100:1100))
        (PORT d[11] (1080:1080:1080) (1080:1080:1080))
        (PORT clk (1108:1108:1108) (1108:1108:1108))
        (PORT ena (1169:1169:1169) (1169:1169:1169))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (948:948:948) (948:948:948))
        (PORT clk (1108:1108:1108) (1108:1108:1108))
        (PORT ena (1169:1169:1169) (1169:1169:1169))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1108:1108:1108))
        (PORT d[0] (1169:1169:1169) (1169:1169:1169))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1230:1230:1230))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1230:1230:1230))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1230:1230:1230))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[14\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (703:703:703) (703:703:703))
        (PORT datac (790:790:790) (790:790:790))
        (PORT datad (793:793:793) (793:793:793))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1102:1102:1102) (1102:1102:1102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1784:1784:1784) (1784:1784:1784))
        (PORT d[1] (1493:1493:1493) (1493:1493:1493))
        (PORT d[2] (1417:1417:1417) (1417:1417:1417))
        (PORT d[3] (1767:1767:1767) (1767:1767:1767))
        (PORT d[4] (1505:1505:1505) (1505:1505:1505))
        (PORT d[5] (1469:1469:1469) (1469:1469:1469))
        (PORT d[6] (1233:1233:1233) (1233:1233:1233))
        (PORT d[7] (1437:1437:1437) (1437:1437:1437))
        (PORT d[8] (1221:1221:1221) (1221:1221:1221))
        (PORT d[9] (1205:1205:1205) (1205:1205:1205))
        (PORT d[10] (1208:1208:1208) (1208:1208:1208))
        (PORT d[11] (1386:1386:1386) (1386:1386:1386))
        (PORT clk (1103:1103:1103) (1103:1103:1103))
        (PORT stall (1344:1344:1344) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP stall (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD stall (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1103:1103:1103) (1103:1103:1103))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1103:1103:1103))
        (PORT d[0] (1831:1831:1831) (1831:1831:1831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1225:1225:1225) (1225:1225:1225))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1225:1225:1225) (1225:1225:1225))
        (IOPATH (posedge clk) pulse (0:0:0) (1289:1289:1289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1225:1225:1225) (1225:1225:1225))
        (IOPATH (posedge clk) pulse (0:0:0) (1838:1838:1838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1085:1085:1085) (1085:1085:1085))
        (PORT ena (1822:1822:1822) (1822:1822:1822))
        (IOPATH (posedge clk) q (176:176:176) (176:176:176))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (662:662:662) (662:662:662))
        (PORT clk (1106:1106:1106) (1106:1106:1106))
        (PORT ena (1412:1412:1412) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1386:1386:1386) (1386:1386:1386))
        (PORT d[1] (1472:1472:1472) (1472:1472:1472))
        (PORT d[2] (1308:1308:1308) (1308:1308:1308))
        (PORT d[3] (1471:1471:1471) (1471:1471:1471))
        (PORT d[4] (1448:1448:1448) (1448:1448:1448))
        (PORT d[5] (1676:1676:1676) (1676:1676:1676))
        (PORT d[6] (1329:1329:1329) (1329:1329:1329))
        (PORT d[7] (1387:1387:1387) (1387:1387:1387))
        (PORT d[8] (1084:1084:1084) (1084:1084:1084))
        (PORT d[9] (1130:1130:1130) (1130:1130:1130))
        (PORT d[10] (1108:1108:1108) (1108:1108:1108))
        (PORT d[11] (1016:1016:1016) (1016:1016:1016))
        (PORT clk (1108:1108:1108) (1108:1108:1108))
        (PORT ena (1414:1414:1414) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1193:1193:1193) (1193:1193:1193))
        (PORT clk (1108:1108:1108) (1108:1108:1108))
        (PORT ena (1414:1414:1414) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1108:1108:1108))
        (PORT d[0] (1414:1414:1414) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1230:1230:1230))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1230:1230:1230))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1230:1230:1230))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1099:1099:1099) (1099:1099:1099))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1899:1899:1899) (1899:1899:1899))
        (PORT d[1] (1597:1597:1597) (1597:1597:1597))
        (PORT d[2] (1434:1434:1434) (1434:1434:1434))
        (PORT d[3] (1646:1646:1646) (1646:1646:1646))
        (PORT d[4] (1363:1363:1363) (1363:1363:1363))
        (PORT d[5] (1421:1421:1421) (1421:1421:1421))
        (PORT d[6] (1225:1225:1225) (1225:1225:1225))
        (PORT d[7] (1237:1237:1237) (1237:1237:1237))
        (PORT d[8] (1238:1238:1238) (1238:1238:1238))
        (PORT d[9] (1211:1211:1211) (1211:1211:1211))
        (PORT d[10] (1213:1213:1213) (1213:1213:1213))
        (PORT d[11] (1426:1426:1426) (1426:1426:1426))
        (PORT clk (1100:1100:1100) (1100:1100:1100))
        (PORT stall (1570:1570:1570) (1570:1570:1570))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP stall (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD stall (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1100:1100:1100) (1100:1100:1100))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1100:1100:1100))
        (PORT d[0] (1830:1830:1830) (1830:1830:1830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1222:1222:1222))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1222:1222:1222))
        (IOPATH (posedge clk) pulse (0:0:0) (1289:1289:1289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1222:1222:1222))
        (IOPATH (posedge clk) pulse (0:0:0) (1838:1838:1838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1082:1082:1082) (1082:1082:1082))
        (PORT ena (1821:1821:1821) (1821:1821:1821))
        (IOPATH (posedge clk) q (176:176:176) (176:176:176))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (560:560:560) (560:560:560))
        (PORT clk (1103:1103:1103) (1103:1103:1103))
        (PORT ena (1221:1221:1221) (1221:1221:1221))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1392:1392:1392) (1392:1392:1392))
        (PORT d[1] (1483:1483:1483) (1483:1483:1483))
        (PORT d[2] (1201:1201:1201) (1201:1201:1201))
        (PORT d[3] (1334:1334:1334) (1334:1334:1334))
        (PORT d[4] (1298:1298:1298) (1298:1298:1298))
        (PORT d[5] (1554:1554:1554) (1554:1554:1554))
        (PORT d[6] (1459:1459:1459) (1459:1459:1459))
        (PORT d[7] (1363:1363:1363) (1363:1363:1363))
        (PORT d[8] (1122:1122:1122) (1122:1122:1122))
        (PORT d[9] (1172:1172:1172) (1172:1172:1172))
        (PORT d[10] (1411:1411:1411) (1411:1411:1411))
        (PORT d[11] (1027:1027:1027) (1027:1027:1027))
        (PORT clk (1105:1105:1105) (1105:1105:1105))
        (PORT ena (1223:1223:1223) (1223:1223:1223))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1002:1002:1002) (1002:1002:1002))
        (PORT clk (1105:1105:1105) (1105:1105:1105))
        (PORT ena (1223:1223:1223) (1223:1223:1223))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1105:1105:1105))
        (PORT d[0] (1223:1223:1223) (1223:1223:1223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1227:1227:1227) (1227:1227:1227))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1227:1227:1227) (1227:1227:1227))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1227:1227:1227) (1227:1227:1227))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[13\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (914:914:914) (914:914:914))
        (PORT datac (934:934:934) (934:934:934))
        (PORT datad (703:703:703) (703:703:703))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1101:1101:1101) (1101:1101:1101))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1584:1584:1584) (1584:1584:1584))
        (PORT d[1] (1646:1646:1646) (1646:1646:1646))
        (PORT d[2] (1459:1459:1459) (1459:1459:1459))
        (PORT d[3] (1977:1977:1977) (1977:1977:1977))
        (PORT d[4] (1690:1690:1690) (1690:1690:1690))
        (PORT d[5] (1492:1492:1492) (1492:1492:1492))
        (PORT d[6] (1401:1401:1401) (1401:1401:1401))
        (PORT d[7] (1047:1047:1047) (1047:1047:1047))
        (PORT d[8] (1462:1462:1462) (1462:1462:1462))
        (PORT d[9] (1186:1186:1186) (1186:1186:1186))
        (PORT d[10] (1291:1291:1291) (1291:1291:1291))
        (PORT d[11] (1768:1768:1768) (1768:1768:1768))
        (PORT clk (1102:1102:1102) (1102:1102:1102))
        (PORT stall (1900:1900:1900) (1900:1900:1900))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP stall (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD stall (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1102:1102:1102) (1102:1102:1102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1102:1102:1102))
        (PORT d[0] (1975:1975:1975) (1975:1975:1975))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1224:1224:1224) (1224:1224:1224))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1224:1224:1224) (1224:1224:1224))
        (IOPATH (posedge clk) pulse (0:0:0) (1289:1289:1289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1224:1224:1224) (1224:1224:1224))
        (IOPATH (posedge clk) pulse (0:0:0) (1838:1838:1838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1084:1084:1084))
        (PORT ena (1966:1966:1966) (1966:1966:1966))
        (IOPATH (posedge clk) q (176:176:176) (176:176:176))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (551:551:551) (551:551:551))
        (PORT clk (1105:1105:1105) (1105:1105:1105))
        (PORT ena (1215:1215:1215) (1215:1215:1215))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1301:1301:1301) (1301:1301:1301))
        (PORT d[1] (1201:1201:1201) (1201:1201:1201))
        (PORT d[2] (1296:1296:1296) (1296:1296:1296))
        (PORT d[3] (1528:1528:1528) (1528:1528:1528))
        (PORT d[4] (1530:1530:1530) (1530:1530:1530))
        (PORT d[5] (1555:1555:1555) (1555:1555:1555))
        (PORT d[6] (1401:1401:1401) (1401:1401:1401))
        (PORT d[7] (1334:1334:1334) (1334:1334:1334))
        (PORT d[8] (972:972:972) (972:972:972))
        (PORT d[9] (1083:1083:1083) (1083:1083:1083))
        (PORT d[10] (1271:1271:1271) (1271:1271:1271))
        (PORT d[11] (1033:1033:1033) (1033:1033:1033))
        (PORT clk (1107:1107:1107) (1107:1107:1107))
        (PORT ena (1217:1217:1217) (1217:1217:1217))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (996:996:996) (996:996:996))
        (PORT clk (1107:1107:1107) (1107:1107:1107))
        (PORT ena (1217:1217:1217) (1217:1217:1217))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1107:1107:1107))
        (PORT d[0] (1217:1217:1217) (1217:1217:1217))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1229:1229:1229))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1229:1229:1229))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1229:1229:1229))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1107:1107:1107) (1107:1107:1107))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1266:1266:1266) (1266:1266:1266))
        (PORT d[1] (1002:1002:1002) (1002:1002:1002))
        (PORT d[2] (1373:1373:1373) (1373:1373:1373))
        (PORT d[3] (1361:1361:1361) (1361:1361:1361))
        (PORT d[4] (1663:1663:1663) (1663:1663:1663))
        (PORT d[5] (1854:1854:1854) (1854:1854:1854))
        (PORT d[6] (1414:1414:1414) (1414:1414:1414))
        (PORT d[7] (1282:1282:1282) (1282:1282:1282))
        (PORT d[8] (1485:1485:1485) (1485:1485:1485))
        (PORT d[9] (1176:1176:1176) (1176:1176:1176))
        (PORT d[10] (849:849:849) (849:849:849))
        (PORT d[11] (1664:1664:1664) (1664:1664:1664))
        (PORT clk (1108:1108:1108) (1108:1108:1108))
        (PORT stall (1561:1561:1561) (1561:1561:1561))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP stall (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD stall (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1108:1108:1108) (1108:1108:1108))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1108:1108:1108))
        (PORT d[0] (1749:1749:1749) (1749:1749:1749))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1230:1230:1230))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1230:1230:1230))
        (IOPATH (posedge clk) pulse (0:0:0) (1289:1289:1289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1230:1230:1230))
        (IOPATH (posedge clk) pulse (0:0:0) (1838:1838:1838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1090:1090:1090))
        (PORT ena (1740:1740:1740) (1740:1740:1740))
        (IOPATH (posedge clk) q (176:176:176) (176:176:176))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1110:1110:1110) (1110:1110:1110))
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT ena (993:993:993) (993:993:993))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1308:1308:1308) (1308:1308:1308))
        (PORT d[1] (1003:1003:1003) (1003:1003:1003))
        (PORT d[2] (1282:1282:1282) (1282:1282:1282))
        (PORT d[3] (1454:1454:1454) (1454:1454:1454))
        (PORT d[4] (1633:1633:1633) (1633:1633:1633))
        (PORT d[5] (1156:1156:1156) (1156:1156:1156))
        (PORT d[6] (1692:1692:1692) (1692:1692:1692))
        (PORT d[7] (1003:1003:1003) (1003:1003:1003))
        (PORT d[8] (972:972:972) (972:972:972))
        (PORT d[9] (995:995:995) (995:995:995))
        (PORT d[10] (924:924:924) (924:924:924))
        (PORT d[11] (900:900:900) (900:900:900))
        (PORT clk (1113:1113:1113) (1113:1113:1113))
        (PORT ena (995:995:995) (995:995:995))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (774:774:774) (774:774:774))
        (PORT clk (1113:1113:1113) (1113:1113:1113))
        (PORT ena (995:995:995) (995:995:995))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1113:1113:1113))
        (PORT d[0] (995:995:995) (995:995:995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1235:1235:1235))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1235:1235:1235))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1235:1235:1235))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[12\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (702:702:702) (702:702:702))
        (PORT datac (633:633:633) (633:633:633))
        (PORT datad (628:628:628) (628:628:628))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in\[11\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (445:445:445) (445:445:445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|dataOut\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (104:104:104) (104:104:104))
        (PORT datac (3245:3245:3245) (3245:3245:3245))
        (PORT datad (859:859:859) (859:859:859))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1098:1098:1098) (1098:1098:1098))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1455:1455:1455) (1455:1455:1455))
        (PORT d[1] (1779:1779:1779) (1779:1779:1779))
        (PORT d[2] (1592:1592:1592) (1592:1592:1592))
        (PORT d[3] (1984:1984:1984) (1984:1984:1984))
        (PORT d[4] (1704:1704:1704) (1704:1704:1704))
        (PORT d[5] (1507:1507:1507) (1507:1507:1507))
        (PORT d[6] (1505:1505:1505) (1505:1505:1505))
        (PORT d[7] (1036:1036:1036) (1036:1036:1036))
        (PORT d[8] (1600:1600:1600) (1600:1600:1600))
        (PORT d[9] (1191:1191:1191) (1191:1191:1191))
        (PORT d[10] (1294:1294:1294) (1294:1294:1294))
        (PORT d[11] (1780:1780:1780) (1780:1780:1780))
        (PORT clk (1099:1099:1099) (1099:1099:1099))
        (PORT stall (1913:1913:1913) (1913:1913:1913))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP stall (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD stall (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1099:1099:1099) (1099:1099:1099))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1099:1099:1099))
        (PORT d[0] (2087:2087:2087) (2087:2087:2087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) pulse (0:0:0) (1289:1289:1289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) pulse (0:0:0) (1838:1838:1838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1081:1081:1081) (1081:1081:1081))
        (PORT ena (2078:2078:2078) (2078:2078:2078))
        (IOPATH (posedge clk) q (176:176:176) (176:176:176))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (419:419:419) (419:419:419))
        (PORT clk (1102:1102:1102) (1102:1102:1102))
        (PORT ena (1186:1186:1186) (1186:1186:1186))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1153:1153:1153) (1153:1153:1153))
        (PORT d[1] (1066:1066:1066) (1066:1066:1066))
        (PORT d[2] (1203:1203:1203) (1203:1203:1203))
        (PORT d[3] (1644:1644:1644) (1644:1644:1644))
        (PORT d[4] (1534:1534:1534) (1534:1534:1534))
        (PORT d[5] (1291:1291:1291) (1291:1291:1291))
        (PORT d[6] (1500:1500:1500) (1500:1500:1500))
        (PORT d[7] (1265:1265:1265) (1265:1265:1265))
        (PORT d[8] (1026:1026:1026) (1026:1026:1026))
        (PORT d[9] (1078:1078:1078) (1078:1078:1078))
        (PORT d[10] (1323:1323:1323) (1323:1323:1323))
        (PORT d[11] (1043:1043:1043) (1043:1043:1043))
        (PORT clk (1104:1104:1104) (1104:1104:1104))
        (PORT ena (1188:1188:1188) (1188:1188:1188))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (967:967:967) (967:967:967))
        (PORT clk (1104:1104:1104) (1104:1104:1104))
        (PORT ena (1188:1188:1188) (1188:1188:1188))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1104:1104:1104) (1104:1104:1104))
        (PORT d[0] (1188:1188:1188) (1188:1188:1188))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1226:1226:1226) (1226:1226:1226))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1226:1226:1226) (1226:1226:1226))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1226:1226:1226) (1226:1226:1226))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1083:1083:1083) (1083:1083:1083))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1402:1402:1402) (1402:1402:1402))
        (PORT d[1] (1813:1813:1813) (1813:1813:1813))
        (PORT d[2] (1632:1632:1632) (1632:1632:1632))
        (PORT d[3] (2150:2150:2150) (2150:2150:2150))
        (PORT d[4] (1409:1409:1409) (1409:1409:1409))
        (PORT d[5] (1648:1648:1648) (1648:1648:1648))
        (PORT d[6] (1489:1489:1489) (1489:1489:1489))
        (PORT d[7] (885:885:885) (885:885:885))
        (PORT d[8] (1484:1484:1484) (1484:1484:1484))
        (PORT d[9] (1346:1346:1346) (1346:1346:1346))
        (PORT d[10] (1374:1374:1374) (1374:1374:1374))
        (PORT d[11] (1768:1768:1768) (1768:1768:1768))
        (PORT clk (1084:1084:1084) (1084:1084:1084))
        (PORT stall (2064:2064:2064) (2064:2064:2064))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP stall (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD stall (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1084:1084:1084) (1084:1084:1084))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1084:1084:1084))
        (PORT d[0] (2251:2251:2251) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1206:1206:1206))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1206:1206:1206))
        (IOPATH (posedge clk) pulse (0:0:0) (1289:1289:1289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1206:1206:1206))
        (IOPATH (posedge clk) pulse (0:0:0) (1838:1838:1838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1066:1066:1066) (1066:1066:1066))
        (PORT ena (2242:2242:2242) (2242:2242:2242))
        (IOPATH (posedge clk) q (176:176:176) (176:176:176))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (515:515:515) (515:515:515))
        (PORT clk (1087:1087:1087) (1087:1087:1087))
        (PORT ena (1234:1234:1234) (1234:1234:1234))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1216:1216:1216) (1216:1216:1216))
        (PORT d[1] (1093:1093:1093) (1093:1093:1093))
        (PORT d[2] (1337:1337:1337) (1337:1337:1337))
        (PORT d[3] (1283:1283:1283) (1283:1283:1283))
        (PORT d[4] (1294:1294:1294) (1294:1294:1294))
        (PORT d[5] (1419:1419:1419) (1419:1419:1419))
        (PORT d[6] (1087:1087:1087) (1087:1087:1087))
        (PORT d[7] (1119:1119:1119) (1119:1119:1119))
        (PORT d[8] (1016:1016:1016) (1016:1016:1016))
        (PORT d[9] (931:931:931) (931:931:931))
        (PORT d[10] (1168:1168:1168) (1168:1168:1168))
        (PORT d[11] (1187:1187:1187) (1187:1187:1187))
        (PORT clk (1089:1089:1089) (1089:1089:1089))
        (PORT ena (1236:1236:1236) (1236:1236:1236))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1015:1015:1015) (1015:1015:1015))
        (PORT clk (1089:1089:1089) (1089:1089:1089))
        (PORT ena (1236:1236:1236) (1236:1236:1236))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1089:1089:1089))
        (PORT d[0] (1236:1236:1236) (1236:1236:1236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1211:1211:1211))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1211:1211:1211))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1211:1211:1211))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[11\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (796:796:796))
        (PORT datab (765:765:765) (765:765:765))
        (PORT datad (779:779:779) (779:779:779))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in\[10\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (445:445:445) (445:445:445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|dataOut\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3433:3433:3433) (3433:3433:3433))
        (PORT datac (880:880:880) (880:880:880))
        (PORT datad (105:105:105) (105:105:105))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1106:1106:1106) (1106:1106:1106))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1102:1102:1102) (1102:1102:1102))
        (PORT d[1] (1429:1429:1429) (1429:1429:1429))
        (PORT d[2] (1708:1708:1708) (1708:1708:1708))
        (PORT d[3] (1831:1831:1831) (1831:1831:1831))
        (PORT d[4] (1111:1111:1111) (1111:1111:1111))
        (PORT d[5] (2082:2082:2082) (2082:2082:2082))
        (PORT d[6] (1415:1415:1415) (1415:1415:1415))
        (PORT d[7] (1725:1725:1725) (1725:1725:1725))
        (PORT d[8] (1959:1959:1959) (1959:1959:1959))
        (PORT d[9] (1423:1423:1423) (1423:1423:1423))
        (PORT d[10] (1409:1409:1409) (1409:1409:1409))
        (PORT d[11] (1407:1407:1407) (1407:1407:1407))
        (PORT clk (1107:1107:1107) (1107:1107:1107))
        (PORT stall (900:900:900) (900:900:900))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP stall (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD stall (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1107:1107:1107) (1107:1107:1107))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1107:1107:1107))
        (PORT d[0] (1348:1348:1348) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1229:1229:1229))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1229:1229:1229))
        (IOPATH (posedge clk) pulse (0:0:0) (1289:1289:1289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1229:1229:1229))
        (IOPATH (posedge clk) pulse (0:0:0) (1838:1838:1838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1089:1089:1089))
        (PORT ena (1339:1339:1339) (1339:1339:1339))
        (IOPATH (posedge clk) q (176:176:176) (176:176:176))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (405:405:405) (405:405:405))
        (PORT clk (1110:1110:1110) (1110:1110:1110))
        (PORT ena (1236:1236:1236) (1236:1236:1236))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1125:1125:1125) (1125:1125:1125))
        (PORT d[1] (959:959:959) (959:959:959))
        (PORT d[2] (929:929:929) (929:929:929))
        (PORT d[3] (813:813:813) (813:813:813))
        (PORT d[4] (1070:1070:1070) (1070:1070:1070))
        (PORT d[5] (943:943:943) (943:943:943))
        (PORT d[6] (1098:1098:1098) (1098:1098:1098))
        (PORT d[7] (975:975:975) (975:975:975))
        (PORT d[8] (922:922:922) (922:922:922))
        (PORT d[9] (817:817:817) (817:817:817))
        (PORT d[10] (1061:1061:1061) (1061:1061:1061))
        (PORT d[11] (930:930:930) (930:930:930))
        (PORT clk (1112:1112:1112) (1112:1112:1112))
        (PORT ena (1238:1238:1238) (1238:1238:1238))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1017:1017:1017) (1017:1017:1017))
        (PORT clk (1112:1112:1112) (1112:1112:1112))
        (PORT ena (1238:1238:1238) (1238:1238:1238))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1112:1112:1112))
        (PORT d[0] (1238:1238:1238) (1238:1238:1238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1234:1234:1234) (1234:1234:1234))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1234:1234:1234) (1234:1234:1234))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1234:1234:1234) (1234:1234:1234))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1108:1108:1108) (1108:1108:1108))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (981:981:981) (981:981:981))
        (PORT d[1] (1438:1438:1438) (1438:1438:1438))
        (PORT d[2] (1722:1722:1722) (1722:1722:1722))
        (PORT d[3] (1833:1833:1833) (1833:1833:1833))
        (PORT d[4] (986:986:986) (986:986:986))
        (PORT d[5] (2102:2102:2102) (2102:2102:2102))
        (PORT d[6] (1742:1742:1742) (1742:1742:1742))
        (PORT d[7] (1862:1862:1862) (1862:1862:1862))
        (PORT d[8] (1969:1969:1969) (1969:1969:1969))
        (PORT d[9] (1320:1320:1320) (1320:1320:1320))
        (PORT d[10] (1301:1301:1301) (1301:1301:1301))
        (PORT d[11] (1412:1412:1412) (1412:1412:1412))
        (PORT clk (1109:1109:1109) (1109:1109:1109))
        (PORT stall (904:904:904) (904:904:904))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP stall (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD stall (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1109:1109:1109) (1109:1109:1109))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1109:1109:1109))
        (PORT d[0] (1285:1285:1285) (1285:1285:1285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1231:1231:1231))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1231:1231:1231))
        (IOPATH (posedge clk) pulse (0:0:0) (1289:1289:1289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1231:1231:1231))
        (IOPATH (posedge clk) pulse (0:0:0) (1838:1838:1838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1091:1091:1091) (1091:1091:1091))
        (PORT ena (1276:1276:1276) (1276:1276:1276))
        (IOPATH (posedge clk) q (176:176:176) (176:176:176))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (278:278:278) (278:278:278))
        (PORT clk (1112:1112:1112) (1112:1112:1112))
        (PORT ena (1244:1244:1244) (1244:1244:1244))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1165:1165:1165) (1165:1165:1165))
        (PORT d[1] (826:826:826) (826:826:826))
        (PORT d[2] (942:942:942) (942:942:942))
        (PORT d[3] (955:955:955) (955:955:955))
        (PORT d[4] (835:835:835) (835:835:835))
        (PORT d[5] (985:985:985) (985:985:985))
        (PORT d[6] (849:849:849) (849:849:849))
        (PORT d[7] (1226:1226:1226) (1226:1226:1226))
        (PORT d[8] (802:802:802) (802:802:802))
        (PORT d[9] (828:828:828) (828:828:828))
        (PORT d[10] (1079:1079:1079) (1079:1079:1079))
        (PORT d[11] (940:940:940) (940:940:940))
        (PORT clk (1114:1114:1114) (1114:1114:1114))
        (PORT ena (1246:1246:1246) (1246:1246:1246))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1025:1025:1025) (1025:1025:1025))
        (PORT clk (1114:1114:1114) (1114:1114:1114))
        (PORT ena (1246:1246:1246) (1246:1246:1246))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1114:1114:1114))
        (PORT d[0] (1246:1246:1246) (1246:1246:1246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1236:1236:1236))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1236:1236:1236))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1236:1236:1236))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[10\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (553:553:553) (553:553:553))
        (PORT datad (723:723:723) (723:723:723))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|dataOut\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3355:3355:3355) (3355:3355:3355))
        (PORT datac (875:875:875) (875:875:875))
        (PORT datad (102:102:102) (102:102:102))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1099:1099:1099) (1099:1099:1099))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1253:1253:1253) (1253:1253:1253))
        (PORT d[1] (1293:1293:1293) (1293:1293:1293))
        (PORT d[2] (1732:1732:1732) (1732:1732:1732))
        (PORT d[3] (1793:1793:1793) (1793:1793:1793))
        (PORT d[4] (1138:1138:1138) (1138:1138:1138))
        (PORT d[5] (2044:2044:2044) (2044:2044:2044))
        (PORT d[6] (1447:1447:1447) (1447:1447:1447))
        (PORT d[7] (1724:1724:1724) (1724:1724:1724))
        (PORT d[8] (2052:2052:2052) (2052:2052:2052))
        (PORT d[9] (1169:1169:1169) (1169:1169:1169))
        (PORT d[10] (1040:1040:1040) (1040:1040:1040))
        (PORT d[11] (1380:1380:1380) (1380:1380:1380))
        (PORT clk (1100:1100:1100) (1100:1100:1100))
        (PORT stall (661:661:661) (661:661:661))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP stall (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD stall (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1100:1100:1100) (1100:1100:1100))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1100:1100:1100))
        (PORT d[0] (1188:1188:1188) (1188:1188:1188))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1222:1222:1222))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1222:1222:1222))
        (IOPATH (posedge clk) pulse (0:0:0) (1289:1289:1289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1222:1222:1222))
        (IOPATH (posedge clk) pulse (0:0:0) (1838:1838:1838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1082:1082:1082) (1082:1082:1082))
        (PORT ena (1179:1179:1179) (1179:1179:1179))
        (IOPATH (posedge clk) q (176:176:176) (176:176:176))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (526:526:526) (526:526:526))
        (PORT clk (1103:1103:1103) (1103:1103:1103))
        (PORT ena (1101:1101:1101) (1101:1101:1101))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1257:1257:1257) (1257:1257:1257))
        (PORT d[1] (687:687:687) (687:687:687))
        (PORT d[2] (1112:1112:1112) (1112:1112:1112))
        (PORT d[3] (1268:1268:1268) (1268:1268:1268))
        (PORT d[4] (1126:1126:1126) (1126:1126:1126))
        (PORT d[5] (964:964:964) (964:964:964))
        (PORT d[6] (1121:1121:1121) (1121:1121:1121))
        (PORT d[7] (1057:1057:1057) (1057:1057:1057))
        (PORT d[8] (952:952:952) (952:952:952))
        (PORT d[9] (776:776:776) (776:776:776))
        (PORT d[10] (936:936:936) (936:936:936))
        (PORT d[11] (1015:1015:1015) (1015:1015:1015))
        (PORT clk (1105:1105:1105) (1105:1105:1105))
        (PORT ena (1103:1103:1103) (1103:1103:1103))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (882:882:882) (882:882:882))
        (PORT clk (1105:1105:1105) (1105:1105:1105))
        (PORT ena (1103:1103:1103) (1103:1103:1103))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1105:1105:1105))
        (PORT d[0] (1103:1103:1103) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1227:1227:1227) (1227:1227:1227))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1227:1227:1227) (1227:1227:1227))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1227:1227:1227) (1227:1227:1227))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1103:1103:1103) (1103:1103:1103))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1117:1117:1117) (1117:1117:1117))
        (PORT d[1] (1293:1293:1293) (1293:1293:1293))
        (PORT d[2] (1692:1692:1692) (1692:1692:1692))
        (PORT d[3] (1812:1812:1812) (1812:1812:1812))
        (PORT d[4] (1117:1117:1117) (1117:1117:1117))
        (PORT d[5] (2191:2191:2191) (2191:2191:2191))
        (PORT d[6] (1442:1442:1442) (1442:1442:1442))
        (PORT d[7] (1715:1715:1715) (1715:1715:1715))
        (PORT d[8] (1955:1955:1955) (1955:1955:1955))
        (PORT d[9] (1412:1412:1412) (1412:1412:1412))
        (PORT d[10] (1166:1166:1166) (1166:1166:1166))
        (PORT d[11] (1184:1184:1184) (1184:1184:1184))
        (PORT clk (1104:1104:1104) (1104:1104:1104))
        (PORT stall (899:899:899) (899:899:899))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP stall (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD stall (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1104:1104:1104) (1104:1104:1104))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1104:1104:1104) (1104:1104:1104))
        (PORT d[0] (1328:1328:1328) (1328:1328:1328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1226:1226:1226) (1226:1226:1226))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1226:1226:1226) (1226:1226:1226))
        (IOPATH (posedge clk) pulse (0:0:0) (1289:1289:1289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1226:1226:1226) (1226:1226:1226))
        (IOPATH (posedge clk) pulse (0:0:0) (1838:1838:1838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1086:1086:1086))
        (PORT ena (1319:1319:1319) (1319:1319:1319))
        (IOPATH (posedge clk) q (176:176:176) (176:176:176))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (272:272:272) (272:272:272))
        (PORT clk (1107:1107:1107) (1107:1107:1107))
        (PORT ena (1222:1222:1222) (1222:1222:1222))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1257:1257:1257) (1257:1257:1257))
        (PORT d[1] (806:806:806) (806:806:806))
        (PORT d[2] (814:814:814) (814:814:814))
        (PORT d[3] (1269:1269:1269) (1269:1269:1269))
        (PORT d[4] (983:983:983) (983:983:983))
        (PORT d[5] (825:825:825) (825:825:825))
        (PORT d[6] (1115:1115:1115) (1115:1115:1115))
        (PORT d[7] (1094:1094:1094) (1094:1094:1094))
        (PORT d[8] (764:764:764) (764:764:764))
        (PORT d[9] (801:801:801) (801:801:801))
        (PORT d[10] (934:934:934) (934:934:934))
        (PORT d[11] (917:917:917) (917:917:917))
        (PORT clk (1109:1109:1109) (1109:1109:1109))
        (PORT ena (1224:1224:1224) (1224:1224:1224))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1003:1003:1003) (1003:1003:1003))
        (PORT clk (1109:1109:1109) (1109:1109:1109))
        (PORT ena (1224:1224:1224) (1224:1224:1224))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1109:1109:1109))
        (PORT d[0] (1224:1224:1224) (1224:1224:1224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1231:1231:1231))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1231:1231:1231))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1231:1231:1231))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[9\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (789:789:789) (789:789:789))
        (PORT datab (705:705:705) (705:705:705))
        (PORT datad (843:843:843) (843:843:843))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|dataOut\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3244:3244:3244) (3244:3244:3244))
        (PORT datac (105:105:105) (105:105:105))
        (PORT datad (879:879:879) (879:879:879))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1104:1104:1104) (1104:1104:1104))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1626:1626:1626) (1626:1626:1626))
        (PORT d[1] (1628:1628:1628) (1628:1628:1628))
        (PORT d[2] (1451:1451:1451) (1451:1451:1451))
        (PORT d[3] (1829:1829:1829) (1829:1829:1829))
        (PORT d[4] (1548:1548:1548) (1548:1548:1548))
        (PORT d[5] (1567:1567:1567) (1567:1567:1567))
        (PORT d[6] (1515:1515:1515) (1515:1515:1515))
        (PORT d[7] (1070:1070:1070) (1070:1070:1070))
        (PORT d[8] (1246:1246:1246) (1246:1246:1246))
        (PORT d[9] (1156:1156:1156) (1156:1156:1156))
        (PORT d[10] (1169:1169:1169) (1169:1169:1169))
        (PORT d[11] (1616:1616:1616) (1616:1616:1616))
        (PORT clk (1105:1105:1105) (1105:1105:1105))
        (PORT stall (1845:1845:1845) (1845:1845:1845))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP stall (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD stall (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1105:1105:1105) (1105:1105:1105))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1105:1105:1105))
        (PORT d[0] (1953:1953:1953) (1953:1953:1953))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1227:1227:1227) (1227:1227:1227))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1227:1227:1227) (1227:1227:1227))
        (IOPATH (posedge clk) pulse (0:0:0) (1289:1289:1289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1227:1227:1227) (1227:1227:1227))
        (IOPATH (posedge clk) pulse (0:0:0) (1838:1838:1838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1087:1087:1087) (1087:1087:1087))
        (PORT ena (1944:1944:1944) (1944:1944:1944))
        (IOPATH (posedge clk) q (176:176:176) (176:176:176))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (399:399:399) (399:399:399))
        (PORT clk (1108:1108:1108) (1108:1108:1108))
        (PORT ena (1150:1150:1150) (1150:1150:1150))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1224:1224:1224) (1224:1224:1224))
        (PORT d[1] (1231:1231:1231) (1231:1231:1231))
        (PORT d[2] (1156:1156:1156) (1156:1156:1156))
        (PORT d[3] (1516:1516:1516) (1516:1516:1516))
        (PORT d[4] (1371:1371:1371) (1371:1371:1371))
        (PORT d[5] (1365:1365:1365) (1365:1365:1365))
        (PORT d[6] (1472:1472:1472) (1472:1472:1472))
        (PORT d[7] (1360:1360:1360) (1360:1360:1360))
        (PORT d[8] (1078:1078:1078) (1078:1078:1078))
        (PORT d[9] (1102:1102:1102) (1102:1102:1102))
        (PORT d[10] (1250:1250:1250) (1250:1250:1250))
        (PORT d[11] (1196:1196:1196) (1196:1196:1196))
        (PORT clk (1110:1110:1110) (1110:1110:1110))
        (PORT ena (1152:1152:1152) (1152:1152:1152))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (931:931:931) (931:931:931))
        (PORT clk (1110:1110:1110) (1110:1110:1110))
        (PORT ena (1152:1152:1152) (1152:1152:1152))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1110:1110:1110))
        (PORT d[0] (1152:1152:1152) (1152:1152:1152))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1232:1232:1232) (1232:1232:1232))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1232:1232:1232) (1232:1232:1232))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1232:1232:1232) (1232:1232:1232))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1102:1102:1102) (1102:1102:1102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1611:1611:1611) (1611:1611:1611))
        (PORT d[1] (1640:1640:1640) (1640:1640:1640))
        (PORT d[2] (1452:1452:1452) (1452:1452:1452))
        (PORT d[3] (1970:1970:1970) (1970:1970:1970))
        (PORT d[4] (1681:1681:1681) (1681:1681:1681))
        (PORT d[5] (1476:1476:1476) (1476:1476:1476))
        (PORT d[6] (1403:1403:1403) (1403:1403:1403))
        (PORT d[7] (1068:1068:1068) (1068:1068:1068))
        (PORT d[8] (1353:1353:1353) (1353:1353:1353))
        (PORT d[9] (1172:1172:1172) (1172:1172:1172))
        (PORT d[10] (1202:1202:1202) (1202:1202:1202))
        (PORT d[11] (1519:1519:1519) (1519:1519:1519))
        (PORT clk (1103:1103:1103) (1103:1103:1103))
        (PORT stall (1892:1892:1892) (1892:1892:1892))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP stall (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD stall (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1103:1103:1103) (1103:1103:1103))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1103:1103:1103))
        (PORT d[0] (1971:1971:1971) (1971:1971:1971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1225:1225:1225) (1225:1225:1225))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1225:1225:1225) (1225:1225:1225))
        (IOPATH (posedge clk) pulse (0:0:0) (1289:1289:1289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1225:1225:1225) (1225:1225:1225))
        (IOPATH (posedge clk) pulse (0:0:0) (1838:1838:1838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1085:1085:1085) (1085:1085:1085))
        (PORT ena (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) q (176:176:176) (176:176:176))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (398:398:398) (398:398:398))
        (PORT clk (1106:1106:1106) (1106:1106:1106))
        (PORT ena (1252:1252:1252) (1252:1252:1252))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1215:1215:1215) (1215:1215:1215))
        (PORT d[1] (1211:1211:1211) (1211:1211:1211))
        (PORT d[2] (1167:1167:1167) (1167:1167:1167))
        (PORT d[3] (1518:1518:1518) (1518:1518:1518))
        (PORT d[4] (1511:1511:1511) (1511:1511:1511))
        (PORT d[5] (1540:1540:1540) (1540:1540:1540))
        (PORT d[6] (1408:1408:1408) (1408:1408:1408))
        (PORT d[7] (1350:1350:1350) (1350:1350:1350))
        (PORT d[8] (1063:1063:1063) (1063:1063:1063))
        (PORT d[9] (1081:1081:1081) (1081:1081:1081))
        (PORT d[10] (1265:1265:1265) (1265:1265:1265))
        (PORT d[11] (921:921:921) (921:921:921))
        (PORT clk (1108:1108:1108) (1108:1108:1108))
        (PORT ena (1254:1254:1254) (1254:1254:1254))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1033:1033:1033) (1033:1033:1033))
        (PORT clk (1108:1108:1108) (1108:1108:1108))
        (PORT ena (1254:1254:1254) (1254:1254:1254))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1108:1108:1108))
        (PORT d[0] (1254:1254:1254) (1254:1254:1254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1230:1230:1230))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1230:1230:1230))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1230:1230:1230))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[8\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (765:765:765) (765:765:765))
        (PORT datac (758:758:758) (758:758:758))
        (PORT datad (701:701:701) (701:701:701))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|dataOut\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3148:3148:3148) (3148:3148:3148))
        (PORT datac (880:880:880) (880:880:880))
        (PORT datad (102:102:102) (102:102:102))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1102:1102:1102) (1102:1102:1102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1110:1110:1110) (1110:1110:1110))
        (PORT d[1] (1980:1980:1980) (1980:1980:1980))
        (PORT d[2] (1799:1799:1799) (1799:1799:1799))
        (PORT d[3] (2312:2312:2312) (2312:2312:2312))
        (PORT d[4] (1224:1224:1224) (1224:1224:1224))
        (PORT d[5] (1870:1870:1870) (1870:1870:1870))
        (PORT d[6] (1495:1495:1495) (1495:1495:1495))
        (PORT d[7] (876:876:876) (876:876:876))
        (PORT d[8] (1793:1793:1793) (1793:1793:1793))
        (PORT d[9] (1723:1723:1723) (1723:1723:1723))
        (PORT d[10] (1584:1584:1584) (1584:1584:1584))
        (PORT d[11] (1593:1593:1593) (1593:1593:1593))
        (PORT clk (1103:1103:1103) (1103:1103:1103))
        (PORT stall (2234:2234:2234) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP stall (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD stall (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1103:1103:1103) (1103:1103:1103))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1103:1103:1103))
        (PORT d[0] (2307:2307:2307) (2307:2307:2307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1225:1225:1225) (1225:1225:1225))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1225:1225:1225) (1225:1225:1225))
        (IOPATH (posedge clk) pulse (0:0:0) (1289:1289:1289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1225:1225:1225) (1225:1225:1225))
        (IOPATH (posedge clk) pulse (0:0:0) (1838:1838:1838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1085:1085:1085) (1085:1085:1085))
        (PORT ena (2298:2298:2298) (2298:2298:2298))
        (IOPATH (posedge clk) q (176:176:176) (176:176:176))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (395:395:395) (395:395:395))
        (PORT clk (1106:1106:1106) (1106:1106:1106))
        (PORT ena (1313:1313:1313) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1367:1367:1367) (1367:1367:1367))
        (PORT d[1] (1087:1087:1087) (1087:1087:1087))
        (PORT d[2] (1664:1664:1664) (1664:1664:1664))
        (PORT d[3] (1114:1114:1114) (1114:1114:1114))
        (PORT d[4] (1447:1447:1447) (1447:1447:1447))
        (PORT d[5] (960:960:960) (960:960:960))
        (PORT d[6] (1123:1123:1123) (1123:1123:1123))
        (PORT d[7] (1198:1198:1198) (1198:1198:1198))
        (PORT d[8] (973:973:973) (973:973:973))
        (PORT d[9] (1040:1040:1040) (1040:1040:1040))
        (PORT d[10] (1114:1114:1114) (1114:1114:1114))
        (PORT d[11] (1155:1155:1155) (1155:1155:1155))
        (PORT clk (1108:1108:1108) (1108:1108:1108))
        (PORT ena (1315:1315:1315) (1315:1315:1315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1094:1094:1094) (1094:1094:1094))
        (PORT clk (1108:1108:1108) (1108:1108:1108))
        (PORT ena (1315:1315:1315) (1315:1315:1315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1108:1108:1108))
        (PORT d[0] (1315:1315:1315) (1315:1315:1315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1230:1230:1230))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1230:1230:1230))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1230:1230:1230))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1104:1104:1104) (1104:1104:1104))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1229:1229:1229) (1229:1229:1229))
        (PORT d[1] (2091:2091:2091) (2091:2091:2091))
        (PORT d[2] (1905:1905:1905) (1905:1905:1905))
        (PORT d[3] (2312:2312:2312) (2312:2312:2312))
        (PORT d[4] (1084:1084:1084) (1084:1084:1084))
        (PORT d[5] (1746:1746:1746) (1746:1746:1746))
        (PORT d[6] (1521:1521:1521) (1521:1521:1521))
        (PORT d[7] (890:890:890) (890:890:890))
        (PORT d[8] (1810:1810:1810) (1810:1810:1810))
        (PORT d[9] (1627:1627:1627) (1627:1627:1627))
        (PORT d[10] (1544:1544:1544) (1544:1544:1544))
        (PORT d[11] (1751:1751:1751) (1751:1751:1751))
        (PORT clk (1105:1105:1105) (1105:1105:1105))
        (PORT stall (2235:2235:2235) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP stall (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD stall (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1105:1105:1105) (1105:1105:1105))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1105:1105:1105))
        (PORT d[0] (2312:2312:2312) (2312:2312:2312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1227:1227:1227) (1227:1227:1227))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1227:1227:1227) (1227:1227:1227))
        (IOPATH (posedge clk) pulse (0:0:0) (1289:1289:1289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1227:1227:1227) (1227:1227:1227))
        (IOPATH (posedge clk) pulse (0:0:0) (1838:1838:1838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1087:1087:1087) (1087:1087:1087))
        (PORT ena (2303:2303:2303) (2303:2303:2303))
        (IOPATH (posedge clk) q (176:176:176) (176:176:176))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (404:404:404) (404:404:404))
        (PORT clk (1108:1108:1108) (1108:1108:1108))
        (PORT ena (1305:1305:1305) (1305:1305:1305))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1353:1353:1353) (1353:1353:1353))
        (PORT d[1] (1092:1092:1092) (1092:1092:1092))
        (PORT d[2] (1435:1435:1435) (1435:1435:1435))
        (PORT d[3] (972:972:972) (972:972:972))
        (PORT d[4] (1451:1451:1451) (1451:1451:1451))
        (PORT d[5] (1116:1116:1116) (1116:1116:1116))
        (PORT d[6] (1115:1115:1115) (1115:1115:1115))
        (PORT d[7] (1212:1212:1212) (1212:1212:1212))
        (PORT d[8] (834:834:834) (834:834:834))
        (PORT d[9] (925:925:925) (925:925:925))
        (PORT d[10] (1116:1116:1116) (1116:1116:1116))
        (PORT d[11] (1137:1137:1137) (1137:1137:1137))
        (PORT clk (1110:1110:1110) (1110:1110:1110))
        (PORT ena (1307:1307:1307) (1307:1307:1307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1086:1086:1086) (1086:1086:1086))
        (PORT clk (1110:1110:1110) (1110:1110:1110))
        (PORT ena (1307:1307:1307) (1307:1307:1307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1110:1110:1110))
        (PORT d[0] (1307:1307:1307) (1307:1307:1307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1232:1232:1232) (1232:1232:1232))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1232:1232:1232) (1232:1232:1232))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1232:1232:1232) (1232:1232:1232))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[7\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (965:965:965) (965:965:965))
        (PORT datab (1043:1043:1043) (1043:1043:1043))
        (PORT datad (701:701:701) (701:701:701))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in\[6\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (445:445:445) (445:445:445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|dataOut\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3033:3033:3033) (3033:3033:3033))
        (PORT datac (108:108:108) (108:108:108))
        (PORT datad (873:873:873) (873:873:873))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1093:1093:1093) (1093:1093:1093))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1282:1282:1282) (1282:1282:1282))
        (PORT d[1] (1121:1121:1121) (1121:1121:1121))
        (PORT d[2] (1655:1655:1655) (1655:1655:1655))
        (PORT d[3] (1651:1651:1651) (1651:1651:1651))
        (PORT d[4] (1285:1285:1285) (1285:1285:1285))
        (PORT d[5] (2024:2024:2024) (2024:2024:2024))
        (PORT d[6] (1400:1400:1400) (1400:1400:1400))
        (PORT d[7] (1570:1570:1570) (1570:1570:1570))
        (PORT d[8] (1792:1792:1792) (1792:1792:1792))
        (PORT d[9] (1259:1259:1259) (1259:1259:1259))
        (PORT d[10] (904:904:904) (904:904:904))
        (PORT d[11] (1841:1841:1841) (1841:1841:1841))
        (PORT clk (1094:1094:1094) (1094:1094:1094))
        (PORT stall (1726:1726:1726) (1726:1726:1726))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP stall (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD stall (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1094:1094:1094) (1094:1094:1094))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1094:1094:1094))
        (PORT d[0] (1572:1572:1572) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1216:1216:1216))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1216:1216:1216))
        (IOPATH (posedge clk) pulse (0:0:0) (1289:1289:1289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1216:1216:1216))
        (IOPATH (posedge clk) pulse (0:0:0) (1838:1838:1838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1076:1076:1076) (1076:1076:1076))
        (PORT ena (1563:1563:1563) (1563:1563:1563))
        (IOPATH (posedge clk) q (176:176:176) (176:176:176))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (524:524:524) (524:524:524))
        (PORT clk (1097:1097:1097) (1097:1097:1097))
        (PORT ena (1066:1066:1066) (1066:1066:1066))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1475:1475:1475) (1475:1475:1475))
        (PORT d[1] (962:962:962) (962:962:962))
        (PORT d[2] (1109:1109:1109) (1109:1109:1109))
        (PORT d[3] (1214:1214:1214) (1214:1214:1214))
        (PORT d[4] (1145:1145:1145) (1145:1145:1145))
        (PORT d[5] (978:978:978) (978:978:978))
        (PORT d[6] (1277:1277:1277) (1277:1277:1277))
        (PORT d[7] (1256:1256:1256) (1256:1256:1256))
        (PORT d[8] (811:811:811) (811:811:811))
        (PORT d[9] (842:842:842) (842:842:842))
        (PORT d[10] (770:770:770) (770:770:770))
        (PORT d[11] (871:871:871) (871:871:871))
        (PORT clk (1099:1099:1099) (1099:1099:1099))
        (PORT ena (1068:1068:1068) (1068:1068:1068))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (847:847:847) (847:847:847))
        (PORT clk (1099:1099:1099) (1099:1099:1099))
        (PORT ena (1068:1068:1068) (1068:1068:1068))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1099:1099:1099))
        (PORT d[0] (1068:1068:1068) (1068:1068:1068))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1103:1103:1103) (1103:1103:1103))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1765:1765:1765) (1765:1765:1765))
        (PORT d[1] (1483:1483:1483) (1483:1483:1483))
        (PORT d[2] (1281:1281:1281) (1281:1281:1281))
        (PORT d[3] (1798:1798:1798) (1798:1798:1798))
        (PORT d[4] (1638:1638:1638) (1638:1638:1638))
        (PORT d[5] (1323:1323:1323) (1323:1323:1323))
        (PORT d[6] (1240:1240:1240) (1240:1240:1240))
        (PORT d[7] (1223:1223:1223) (1223:1223:1223))
        (PORT d[8] (1306:1306:1306) (1306:1306:1306))
        (PORT d[9] (1196:1196:1196) (1196:1196:1196))
        (PORT d[10] (1194:1194:1194) (1194:1194:1194))
        (PORT d[11] (1386:1386:1386) (1386:1386:1386))
        (PORT clk (1104:1104:1104) (1104:1104:1104))
        (PORT stall (1729:1729:1729) (1729:1729:1729))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP stall (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD stall (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1104:1104:1104) (1104:1104:1104))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1104:1104:1104) (1104:1104:1104))
        (PORT d[0] (1817:1817:1817) (1817:1817:1817))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1226:1226:1226) (1226:1226:1226))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1226:1226:1226) (1226:1226:1226))
        (IOPATH (posedge clk) pulse (0:0:0) (1289:1289:1289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1226:1226:1226) (1226:1226:1226))
        (IOPATH (posedge clk) pulse (0:0:0) (1838:1838:1838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1086:1086:1086))
        (PORT ena (1808:1808:1808) (1808:1808:1808))
        (IOPATH (posedge clk) q (176:176:176) (176:176:176))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (978:978:978) (978:978:978))
        (PORT clk (1107:1107:1107) (1107:1107:1107))
        (PORT ena (1200:1200:1200) (1200:1200:1200))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1377:1377:1377) (1377:1377:1377))
        (PORT d[1] (1236:1236:1236) (1236:1236:1236))
        (PORT d[2] (1302:1302:1302) (1302:1302:1302))
        (PORT d[3] (1364:1364:1364) (1364:1364:1364))
        (PORT d[4] (1355:1355:1355) (1355:1355:1355))
        (PORT d[5] (1395:1395:1395) (1395:1395:1395))
        (PORT d[6] (1442:1442:1442) (1442:1442:1442))
        (PORT d[7] (1379:1379:1379) (1379:1379:1379))
        (PORT d[8] (1195:1195:1195) (1195:1195:1195))
        (PORT d[9] (1129:1129:1129) (1129:1129:1129))
        (PORT d[10] (1101:1101:1101) (1101:1101:1101))
        (PORT d[11] (1120:1120:1120) (1120:1120:1120))
        (PORT clk (1109:1109:1109) (1109:1109:1109))
        (PORT ena (1202:1202:1202) (1202:1202:1202))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (981:981:981) (981:981:981))
        (PORT clk (1109:1109:1109) (1109:1109:1109))
        (PORT ena (1202:1202:1202) (1202:1202:1202))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1109:1109:1109))
        (PORT d[0] (1202:1202:1202) (1202:1202:1202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1231:1231:1231))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1231:1231:1231))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1231:1231:1231))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[6\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (640:640:640) (640:640:640))
        (PORT datac (826:826:826) (826:826:826))
        (PORT datad (702:702:702) (702:702:702))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in\[5\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (445:445:445) (445:445:445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|dataOut\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (104:104:104) (104:104:104))
        (PORT datac (3269:3269:3269) (3269:3269:3269))
        (PORT datad (865:865:865) (865:865:865))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1089:1089:1089) (1089:1089:1089))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1275:1275:1275) (1275:1275:1275))
        (PORT d[1] (1946:1946:1946) (1946:1946:1946))
        (PORT d[2] (1760:1760:1760) (1760:1760:1760))
        (PORT d[3] (2152:2152:2152) (2152:2152:2152))
        (PORT d[4] (1266:1266:1266) (1266:1266:1266))
        (PORT d[5] (1899:1899:1899) (1899:1899:1899))
        (PORT d[6] (1658:1658:1658) (1658:1658:1658))
        (PORT d[7] (874:874:874) (874:874:874))
        (PORT d[8] (1654:1654:1654) (1654:1654:1654))
        (PORT d[9] (1480:1480:1480) (1480:1480:1480))
        (PORT d[10] (1441:1441:1441) (1441:1441:1441))
        (PORT d[11] (1762:1762:1762) (1762:1762:1762))
        (PORT clk (1090:1090:1090) (1090:1090:1090))
        (PORT stall (2077:2077:2077) (2077:2077:2077))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP stall (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD stall (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1090:1090:1090) (1090:1090:1090))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1090:1090:1090))
        (PORT d[0] (2257:2257:2257) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1212:1212:1212))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1212:1212:1212))
        (IOPATH (posedge clk) pulse (0:0:0) (1289:1289:1289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1212:1212:1212))
        (IOPATH (posedge clk) pulse (0:0:0) (1838:1838:1838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1072:1072:1072))
        (PORT ena (2248:2248:2248) (2248:2248:2248))
        (IOPATH (posedge clk) q (176:176:176) (176:176:176))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (572:572:572) (572:572:572))
        (PORT clk (1093:1093:1093) (1093:1093:1093))
        (PORT ena (1247:1247:1247) (1247:1247:1247))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1221:1221:1221) (1221:1221:1221))
        (PORT d[1] (930:930:930) (930:930:930))
        (PORT d[2] (1358:1358:1358) (1358:1358:1358))
        (PORT d[3] (1272:1272:1272) (1272:1272:1272))
        (PORT d[4] (1300:1300:1300) (1300:1300:1300))
        (PORT d[5] (1226:1226:1226) (1226:1226:1226))
        (PORT d[6] (1086:1086:1086) (1086:1086:1086))
        (PORT d[7] (1108:1108:1108) (1108:1108:1108))
        (PORT d[8] (941:941:941) (941:941:941))
        (PORT d[9] (1077:1077:1077) (1077:1077:1077))
        (PORT d[10] (1161:1161:1161) (1161:1161:1161))
        (PORT d[11] (1205:1205:1205) (1205:1205:1205))
        (PORT clk (1095:1095:1095) (1095:1095:1095))
        (PORT ena (1249:1249:1249) (1249:1249:1249))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1028:1028:1028) (1028:1028:1028))
        (PORT clk (1095:1095:1095) (1095:1095:1095))
        (PORT ena (1249:1249:1249) (1249:1249:1249))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1095:1095:1095))
        (PORT d[0] (1249:1249:1249) (1249:1249:1249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1217:1217:1217))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1217:1217:1217))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1217:1217:1217))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1105:1105:1105) (1105:1105:1105))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1749:1749:1749) (1749:1749:1749))
        (PORT d[1] (1605:1605:1605) (1605:1605:1605))
        (PORT d[2] (1417:1417:1417) (1417:1417:1417))
        (PORT d[3] (1811:1811:1811) (1811:1811:1811))
        (PORT d[4] (1539:1539:1539) (1539:1539:1539))
        (PORT d[5] (1463:1463:1463) (1463:1463:1463))
        (PORT d[6] (1373:1373:1373) (1373:1373:1373))
        (PORT d[7] (1210:1210:1210) (1210:1210:1210))
        (PORT d[8] (1228:1228:1228) (1228:1228:1228))
        (PORT d[9] (1176:1176:1176) (1176:1176:1176))
        (PORT d[10] (1190:1190:1190) (1190:1190:1190))
        (PORT d[11] (1605:1605:1605) (1605:1605:1605))
        (PORT clk (1106:1106:1106) (1106:1106:1106))
        (PORT stall (1730:1730:1730) (1730:1730:1730))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP stall (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD stall (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1106:1106:1106) (1106:1106:1106))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1106:1106:1106))
        (PORT d[0] (1814:1814:1814) (1814:1814:1814))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1228:1228:1228))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1228:1228:1228))
        (IOPATH (posedge clk) pulse (0:0:0) (1289:1289:1289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1228:1228:1228))
        (IOPATH (posedge clk) pulse (0:0:0) (1838:1838:1838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1088:1088:1088))
        (PORT ena (1805:1805:1805) (1805:1805:1805))
        (IOPATH (posedge clk) q (176:176:176) (176:176:176))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (684:684:684) (684:684:684))
        (PORT clk (1109:1109:1109) (1109:1109:1109))
        (PORT ena (1396:1396:1396) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1231:1231:1231) (1231:1231:1231))
        (PORT d[1] (1364:1364:1364) (1364:1364:1364))
        (PORT d[2] (1288:1288:1288) (1288:1288:1288))
        (PORT d[3] (1480:1480:1480) (1480:1480:1480))
        (PORT d[4] (1368:1368:1368) (1368:1368:1368))
        (PORT d[5] (1519:1519:1519) (1519:1519:1519))
        (PORT d[6] (1323:1323:1323) (1323:1323:1323))
        (PORT d[7] (1367:1367:1367) (1367:1367:1367))
        (PORT d[8] (1087:1087:1087) (1087:1087:1087))
        (PORT d[9] (1124:1124:1124) (1124:1124:1124))
        (PORT d[10] (1227:1227:1227) (1227:1227:1227))
        (PORT d[11] (1154:1154:1154) (1154:1154:1154))
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT ena (1398:1398:1398) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1177:1177:1177) (1177:1177:1177))
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT ena (1398:1398:1398) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT d[0] (1398:1398:1398) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1233:1233:1233))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1233:1233:1233))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1233:1233:1233))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[5\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (922:922:922) (922:922:922))
        (PORT datac (790:790:790) (790:790:790))
        (PORT datad (813:813:813) (813:813:813))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in\[4\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (445:445:445) (445:445:445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|dataOut\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3238:3238:3238) (3238:3238:3238))
        (PORT datac (881:881:881) (881:881:881))
        (PORT datad (102:102:102) (102:102:102))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1099:1099:1099) (1099:1099:1099))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1246:1246:1246) (1246:1246:1246))
        (PORT d[1] (1979:1979:1979) (1979:1979:1979))
        (PORT d[2] (1793:1793:1793) (1793:1793:1793))
        (PORT d[3] (2297:2297:2297) (2297:2297:2297))
        (PORT d[4] (1356:1356:1356) (1356:1356:1356))
        (PORT d[5] (1888:1888:1888) (1888:1888:1888))
        (PORT d[6] (1521:1521:1521) (1521:1521:1521))
        (PORT d[7] (868:868:868) (868:868:868))
        (PORT d[8] (1663:1663:1663) (1663:1663:1663))
        (PORT d[9] (1501:1501:1501) (1501:1501:1501))
        (PORT d[10] (1522:1522:1522) (1522:1522:1522))
        (PORT d[11] (1615:1615:1615) (1615:1615:1615))
        (PORT clk (1100:1100:1100) (1100:1100:1100))
        (PORT stall (2226:2226:2226) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP stall (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD stall (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1100:1100:1100) (1100:1100:1100))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1100:1100:1100))
        (PORT d[0] (2407:2407:2407) (2407:2407:2407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1222:1222:1222))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1222:1222:1222))
        (IOPATH (posedge clk) pulse (0:0:0) (1289:1289:1289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1222:1222:1222))
        (IOPATH (posedge clk) pulse (0:0:0) (1838:1838:1838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1082:1082:1082) (1082:1082:1082))
        (PORT ena (2398:2398:2398) (2398:2398:2398))
        (IOPATH (posedge clk) q (176:176:176) (176:176:176))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (520:520:520) (520:520:520))
        (PORT clk (1103:1103:1103) (1103:1103:1103))
        (PORT ena (1288:1288:1288) (1288:1288:1288))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1367:1367:1367) (1367:1367:1367))
        (PORT d[1] (1082:1082:1082) (1082:1082:1082))
        (PORT d[2] (1573:1573:1573) (1573:1573:1573))
        (PORT d[3] (1127:1127:1127) (1127:1127:1127))
        (PORT d[4] (929:929:929) (929:929:929))
        (PORT d[5] (1233:1233:1233) (1233:1233:1233))
        (PORT d[6] (1047:1047:1047) (1047:1047:1047))
        (PORT d[7] (1089:1089:1089) (1089:1089:1089))
        (PORT d[8] (968:968:968) (968:968:968))
        (PORT d[9] (906:906:906) (906:906:906))
        (PORT d[10] (1128:1128:1128) (1128:1128:1128))
        (PORT d[11] (1173:1173:1173) (1173:1173:1173))
        (PORT clk (1105:1105:1105) (1105:1105:1105))
        (PORT ena (1290:1290:1290) (1290:1290:1290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1069:1069:1069) (1069:1069:1069))
        (PORT clk (1105:1105:1105) (1105:1105:1105))
        (PORT ena (1290:1290:1290) (1290:1290:1290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1105:1105:1105))
        (PORT d[0] (1290:1290:1290) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1227:1227:1227) (1227:1227:1227))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1227:1227:1227) (1227:1227:1227))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1227:1227:1227) (1227:1227:1227))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1094:1094:1094) (1094:1094:1094))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1273:1273:1273) (1273:1273:1273))
        (PORT d[1] (1962:1962:1962) (1962:1962:1962))
        (PORT d[2] (1776:1776:1776) (1776:1776:1776))
        (PORT d[3] (2282:2282:2282) (2282:2282:2282))
        (PORT d[4] (1258:1258:1258) (1258:1258:1258))
        (PORT d[5] (1669:1669:1669) (1669:1669:1669))
        (PORT d[6] (1516:1516:1516) (1516:1516:1516))
        (PORT d[7] (853:853:853) (853:853:853))
        (PORT d[8] (1663:1663:1663) (1663:1663:1663))
        (PORT d[9] (1501:1501:1501) (1501:1501:1501))
        (PORT d[10] (1515:1515:1515) (1515:1515:1515))
        (PORT d[11] (1843:1843:1843) (1843:1843:1843))
        (PORT clk (1095:1095:1095) (1095:1095:1095))
        (PORT stall (2201:2201:2201) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP stall (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD stall (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1095:1095:1095) (1095:1095:1095))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1095:1095:1095))
        (PORT d[0] (2278:2278:2278) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1217:1217:1217))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1217:1217:1217))
        (IOPATH (posedge clk) pulse (0:0:0) (1289:1289:1289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1217:1217:1217))
        (IOPATH (posedge clk) pulse (0:0:0) (1838:1838:1838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1077:1077:1077))
        (PORT ena (2269:2269:2269) (2269:2269:2269))
        (IOPATH (posedge clk) q (176:176:176) (176:176:176))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (538:538:538) (538:538:538))
        (PORT clk (1098:1098:1098) (1098:1098:1098))
        (PORT ena (1257:1257:1257) (1257:1257:1257))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (798:798:798) (798:798:798))
        (PORT d[1] (1058:1058:1058) (1058:1058:1058))
        (PORT d[2] (1493:1493:1493) (1493:1493:1493))
        (PORT d[3] (1260:1260:1260) (1260:1260:1260))
        (PORT d[4] (1312:1312:1312) (1312:1312:1312))
        (PORT d[5] (1209:1209:1209) (1209:1209:1209))
        (PORT d[6] (1069:1069:1069) (1069:1069:1069))
        (PORT d[7] (1086:1086:1086) (1086:1086:1086))
        (PORT d[8] (869:869:869) (869:869:869))
        (PORT d[9] (790:790:790) (790:790:790))
        (PORT d[10] (1149:1149:1149) (1149:1149:1149))
        (PORT d[11] (1209:1209:1209) (1209:1209:1209))
        (PORT clk (1100:1100:1100) (1100:1100:1100))
        (PORT ena (1259:1259:1259) (1259:1259:1259))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1038:1038:1038) (1038:1038:1038))
        (PORT clk (1100:1100:1100) (1100:1100:1100))
        (PORT ena (1259:1259:1259) (1259:1259:1259))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1100:1100:1100))
        (PORT d[0] (1259:1259:1259) (1259:1259:1259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1222:1222:1222))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1222:1222:1222))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1222:1222:1222))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[4\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1200:1200:1200) (1200:1200:1200))
        (PORT datac (789:789:789) (789:789:789))
        (PORT datad (901:901:901) (901:901:901))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|dataOut\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3107:3107:3107) (3107:3107:3107))
        (PORT datac (883:883:883) (883:883:883))
        (PORT datad (105:105:105) (105:105:105))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1107:1107:1107) (1107:1107:1107))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1106:1106:1106) (1106:1106:1106))
        (PORT d[1] (1175:1175:1175) (1175:1175:1175))
        (PORT d[2] (1294:1294:1294) (1294:1294:1294))
        (PORT d[3] (1174:1174:1174) (1174:1174:1174))
        (PORT d[4] (1513:1513:1513) (1513:1513:1513))
        (PORT d[5] (1672:1672:1672) (1672:1672:1672))
        (PORT d[6] (1153:1153:1153) (1153:1153:1153))
        (PORT d[7] (1236:1236:1236) (1236:1236:1236))
        (PORT d[8] (1599:1599:1599) (1599:1599:1599))
        (PORT d[9] (1335:1335:1335) (1335:1335:1335))
        (PORT d[10] (1262:1262:1262) (1262:1262:1262))
        (PORT d[11] (1080:1080:1080) (1080:1080:1080))
        (PORT clk (1108:1108:1108) (1108:1108:1108))
        (PORT stall (1411:1411:1411) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP stall (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD stall (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1108:1108:1108) (1108:1108:1108))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1108:1108:1108))
        (PORT d[0] (1603:1603:1603) (1603:1603:1603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1230:1230:1230))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1230:1230:1230))
        (IOPATH (posedge clk) pulse (0:0:0) (1289:1289:1289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1230:1230:1230))
        (IOPATH (posedge clk) pulse (0:0:0) (1838:1838:1838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1090:1090:1090))
        (PORT ena (1594:1594:1594) (1594:1594:1594))
        (IOPATH (posedge clk) q (176:176:176) (176:176:176))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (566:566:566) (566:566:566))
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT ena (1165:1165:1165) (1165:1165:1165))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1499:1499:1499) (1499:1499:1499))
        (PORT d[1] (1599:1599:1599) (1599:1599:1599))
        (PORT d[2] (1113:1113:1113) (1113:1113:1113))
        (PORT d[3] (1402:1402:1402) (1402:1402:1402))
        (PORT d[4] (1485:1485:1485) (1485:1485:1485))
        (PORT d[5] (1316:1316:1316) (1316:1316:1316))
        (PORT d[6] (1618:1618:1618) (1618:1618:1618))
        (PORT d[7] (1257:1257:1257) (1257:1257:1257))
        (PORT d[8] (1132:1132:1132) (1132:1132:1132))
        (PORT d[9] (1153:1153:1153) (1153:1153:1153))
        (PORT d[10] (953:953:953) (953:953:953))
        (PORT d[11] (944:944:944) (944:944:944))
        (PORT clk (1113:1113:1113) (1113:1113:1113))
        (PORT ena (1167:1167:1167) (1167:1167:1167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (946:946:946) (946:946:946))
        (PORT clk (1113:1113:1113) (1113:1113:1113))
        (PORT ena (1167:1167:1167) (1167:1167:1167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1113:1113:1113))
        (PORT d[0] (1167:1167:1167) (1167:1167:1167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1235:1235:1235))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1235:1235:1235))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1235:1235:1235))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1105:1105:1105) (1105:1105:1105))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1265:1265:1265) (1265:1265:1265))
        (PORT d[1] (970:970:970) (970:970:970))
        (PORT d[2] (1498:1498:1498) (1498:1498:1498))
        (PORT d[3] (1359:1359:1359) (1359:1359:1359))
        (PORT d[4] (1439:1439:1439) (1439:1439:1439))
        (PORT d[5] (1872:1872:1872) (1872:1872:1872))
        (PORT d[6] (1422:1422:1422) (1422:1422:1422))
        (PORT d[7] (1424:1424:1424) (1424:1424:1424))
        (PORT d[8] (1632:1632:1632) (1632:1632:1632))
        (PORT d[9] (1283:1283:1283) (1283:1283:1283))
        (PORT d[10] (1411:1411:1411) (1411:1411:1411))
        (PORT d[11] (1677:1677:1677) (1677:1677:1677))
        (PORT clk (1106:1106:1106) (1106:1106:1106))
        (PORT stall (1584:1584:1584) (1584:1584:1584))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP stall (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD stall (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1106:1106:1106) (1106:1106:1106))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1106:1106:1106))
        (PORT d[0] (1399:1399:1399) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1228:1228:1228))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1228:1228:1228))
        (IOPATH (posedge clk) pulse (0:0:0) (1289:1289:1289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1228:1228:1228))
        (IOPATH (posedge clk) pulse (0:0:0) (1838:1838:1838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1088:1088:1088))
        (PORT ena (1390:1390:1390) (1390:1390:1390))
        (IOPATH (posedge clk) q (176:176:176) (176:176:176))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (392:392:392) (392:392:392))
        (PORT clk (1109:1109:1109) (1109:1109:1109))
        (PORT ena (983:983:983) (983:983:983))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1452:1452:1452) (1452:1452:1452))
        (PORT d[1] (1004:1004:1004) (1004:1004:1004))
        (PORT d[2] (1418:1418:1418) (1418:1418:1418))
        (PORT d[3] (1574:1574:1574) (1574:1574:1574))
        (PORT d[4] (1265:1265:1265) (1265:1265:1265))
        (PORT d[5] (1150:1150:1150) (1150:1150:1150))
        (PORT d[6] (1421:1421:1421) (1421:1421:1421))
        (PORT d[7] (1253:1253:1253) (1253:1253:1253))
        (PORT d[8] (961:961:961) (961:961:961))
        (PORT d[9] (984:984:984) (984:984:984))
        (PORT d[10] (810:810:810) (810:810:810))
        (PORT d[11] (897:897:897) (897:897:897))
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT ena (985:985:985) (985:985:985))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (764:764:764) (764:764:764))
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT ena (985:985:985) (985:985:985))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT d[0] (985:985:985) (985:985:985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1233:1233:1233))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1233:1233:1233))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1233:1233:1233))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[3\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (697:697:697))
        (PORT datab (704:704:704) (704:704:704))
        (PORT datad (507:507:507) (507:507:507))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|dataOut\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3008:3008:3008) (3008:3008:3008))
        (PORT datac (873:873:873) (873:873:873))
        (PORT datad (102:102:102) (102:102:102))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1094:1094:1094) (1094:1094:1094))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1135:1135:1135) (1135:1135:1135))
        (PORT d[1] (1271:1271:1271) (1271:1271:1271))
        (PORT d[2] (1666:1666:1666) (1666:1666:1666))
        (PORT d[3] (1671:1671:1671) (1671:1671:1671))
        (PORT d[4] (1134:1134:1134) (1134:1134:1134))
        (PORT d[5] (2033:2033:2033) (2033:2033:2033))
        (PORT d[6] (1429:1429:1429) (1429:1429:1429))
        (PORT d[7] (1596:1596:1596) (1596:1596:1596))
        (PORT d[8] (1810:1810:1810) (1810:1810:1810))
        (PORT d[9] (1162:1162:1162) (1162:1162:1162))
        (PORT d[10] (1148:1148:1148) (1148:1148:1148))
        (PORT d[11] (1159:1159:1159) (1159:1159:1159))
        (PORT clk (1095:1095:1095) (1095:1095:1095))
        (PORT stall (999:999:999) (999:999:999))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP stall (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD stall (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1095:1095:1095) (1095:1095:1095))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1095:1095:1095))
        (PORT d[0] (1707:1707:1707) (1707:1707:1707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1217:1217:1217))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1217:1217:1217))
        (IOPATH (posedge clk) pulse (0:0:0) (1289:1289:1289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1217:1217:1217))
        (IOPATH (posedge clk) pulse (0:0:0) (1838:1838:1838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1077:1077:1077))
        (PORT ena (1698:1698:1698) (1698:1698:1698))
        (IOPATH (posedge clk) q (176:176:176) (176:176:176))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (398:398:398) (398:398:398))
        (PORT clk (1098:1098:1098) (1098:1098:1098))
        (PORT ena (1091:1091:1091) (1091:1091:1091))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1232:1232:1232) (1232:1232:1232))
        (PORT d[1] (824:824:824) (824:824:824))
        (PORT d[2] (1094:1094:1094) (1094:1094:1094))
        (PORT d[3] (1248:1248:1248) (1248:1248:1248))
        (PORT d[4] (1134:1134:1134) (1134:1134:1134))
        (PORT d[5] (833:833:833) (833:833:833))
        (PORT d[6] (1121:1121:1121) (1121:1121:1121))
        (PORT d[7] (831:831:831) (831:831:831))
        (PORT d[8] (957:957:957) (957:957:957))
        (PORT d[9] (811:811:811) (811:811:811))
        (PORT d[10] (931:931:931) (931:931:931))
        (PORT d[11] (898:898:898) (898:898:898))
        (PORT clk (1100:1100:1100) (1100:1100:1100))
        (PORT ena (1093:1093:1093) (1093:1093:1093))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (872:872:872) (872:872:872))
        (PORT clk (1100:1100:1100) (1100:1100:1100))
        (PORT ena (1093:1093:1093) (1093:1093:1093))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1100:1100:1100))
        (PORT d[0] (1093:1093:1093) (1093:1093:1093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1222:1222:1222))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1222:1222:1222))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1222:1222:1222))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1098:1098:1098) (1098:1098:1098))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1422:1422:1422) (1422:1422:1422))
        (PORT d[1] (1109:1109:1109) (1109:1109:1109))
        (PORT d[2] (1520:1520:1520) (1520:1520:1520))
        (PORT d[3] (1511:1511:1511) (1511:1511:1511))
        (PORT d[4] (1301:1301:1301) (1301:1301:1301))
        (PORT d[5] (1888:1888:1888) (1888:1888:1888))
        (PORT d[6] (1440:1440:1440) (1440:1440:1440))
        (PORT d[7] (1435:1435:1435) (1435:1435:1435))
        (PORT d[8] (1771:1771:1771) (1771:1771:1771))
        (PORT d[9] (1471:1471:1471) (1471:1471:1471))
        (PORT d[10] (688:688:688) (688:688:688))
        (PORT d[11] (792:792:792) (792:792:792))
        (PORT clk (1099:1099:1099) (1099:1099:1099))
        (PORT stall (1723:1723:1723) (1723:1723:1723))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP stall (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD stall (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1099:1099:1099) (1099:1099:1099))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1099:1099:1099))
        (PORT d[0] (1560:1560:1560) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) pulse (0:0:0) (1289:1289:1289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1221:1221:1221))
        (IOPATH (posedge clk) pulse (0:0:0) (1838:1838:1838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1081:1081:1081) (1081:1081:1081))
        (PORT ena (1551:1551:1551) (1551:1551:1551))
        (IOPATH (posedge clk) q (176:176:176) (176:176:176))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (551:551:551) (551:551:551))
        (PORT clk (1102:1102:1102) (1102:1102:1102))
        (PORT ena (945:945:945) (945:945:945))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1470:1470:1470) (1470:1470:1470))
        (PORT d[1] (856:856:856) (856:856:856))
        (PORT d[2] (1436:1436:1436) (1436:1436:1436))
        (PORT d[3] (1220:1220:1220) (1220:1220:1220))
        (PORT d[4] (1275:1275:1275) (1275:1275:1275))
        (PORT d[5] (1120:1120:1120) (1120:1120:1120))
        (PORT d[6] (1583:1583:1583) (1583:1583:1583))
        (PORT d[7] (1241:1241:1241) (1241:1241:1241))
        (PORT d[8] (817:817:817) (817:817:817))
        (PORT d[9] (849:849:849) (849:849:849))
        (PORT d[10] (925:925:925) (925:925:925))
        (PORT d[11] (962:962:962) (962:962:962))
        (PORT clk (1104:1104:1104) (1104:1104:1104))
        (PORT ena (947:947:947) (947:947:947))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (726:726:726) (726:726:726))
        (PORT clk (1104:1104:1104) (1104:1104:1104))
        (PORT ena (947:947:947) (947:947:947))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1104:1104:1104) (1104:1104:1104))
        (PORT d[0] (947:947:947) (947:947:947))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1226:1226:1226) (1226:1226:1226))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1226:1226:1226) (1226:1226:1226))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1226:1226:1226) (1226:1226:1226))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[2\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (702:702:702) (702:702:702))
        (PORT datac (765:765:765) (765:765:765))
        (PORT datad (628:628:628) (628:628:628))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in\[1\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (445:445:445) (445:445:445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|dataOut\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3223:3223:3223) (3223:3223:3223))
        (PORT datac (872:872:872) (872:872:872))
        (PORT datad (102:102:102) (102:102:102))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1105:1105:1105) (1105:1105:1105))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (993:993:993) (993:993:993))
        (PORT d[1] (1184:1184:1184) (1184:1184:1184))
        (PORT d[2] (1158:1158:1158) (1158:1158:1158))
        (PORT d[3] (1174:1174:1174) (1174:1174:1174))
        (PORT d[4] (1484:1484:1484) (1484:1484:1484))
        (PORT d[5] (1649:1649:1649) (1649:1649:1649))
        (PORT d[6] (1253:1253:1253) (1253:1253:1253))
        (PORT d[7] (1095:1095:1095) (1095:1095:1095))
        (PORT d[8] (1319:1319:1319) (1319:1319:1319))
        (PORT d[9] (1346:1346:1346) (1346:1346:1346))
        (PORT d[10] (1009:1009:1009) (1009:1009:1009))
        (PORT d[11] (1501:1501:1501) (1501:1501:1501))
        (PORT clk (1106:1106:1106) (1106:1106:1106))
        (PORT stall (1541:1541:1541) (1541:1541:1541))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP stall (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD stall (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1106:1106:1106) (1106:1106:1106))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1106:1106:1106))
        (PORT d[0] (1587:1587:1587) (1587:1587:1587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1228:1228:1228))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1228:1228:1228))
        (IOPATH (posedge clk) pulse (0:0:0) (1289:1289:1289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1228:1228:1228))
        (IOPATH (posedge clk) pulse (0:0:0) (1838:1838:1838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1088:1088:1088))
        (PORT ena (1578:1578:1578) (1578:1578:1578))
        (IOPATH (posedge clk) q (176:176:176) (176:176:176))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (811:811:811) (811:811:811))
        (PORT clk (1109:1109:1109) (1109:1109:1109))
        (PORT ena (1144:1144:1144) (1144:1144:1144))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1482:1482:1482) (1482:1482:1482))
        (PORT d[1] (1158:1158:1158) (1158:1158:1158))
        (PORT d[2] (1233:1233:1233) (1233:1233:1233))
        (PORT d[3] (1277:1277:1277) (1277:1277:1277))
        (PORT d[4] (1484:1484:1484) (1484:1484:1484))
        (PORT d[5] (1445:1445:1445) (1445:1445:1445))
        (PORT d[6] (1753:1753:1753) (1753:1753:1753))
        (PORT d[7] (1287:1287:1287) (1287:1287:1287))
        (PORT d[8] (1141:1141:1141) (1141:1141:1141))
        (PORT d[9] (1155:1155:1155) (1155:1155:1155))
        (PORT d[10] (1089:1089:1089) (1089:1089:1089))
        (PORT d[11] (955:955:955) (955:955:955))
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT ena (1146:1146:1146) (1146:1146:1146))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (925:925:925) (925:925:925))
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT ena (1146:1146:1146) (1146:1146:1146))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT d[0] (1146:1146:1146) (1146:1146:1146))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1233:1233:1233))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1233:1233:1233))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1233:1233:1233))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1087:1087:1087) (1087:1087:1087))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1267:1267:1267) (1267:1267:1267))
        (PORT d[1] (1126:1126:1126) (1126:1126:1126))
        (PORT d[2] (1665:1665:1665) (1665:1665:1665))
        (PORT d[3] (1668:1668:1668) (1668:1668:1668))
        (PORT d[4] (1269:1269:1269) (1269:1269:1269))
        (PORT d[5] (2029:2029:2029) (2029:2029:2029))
        (PORT d[6] (1410:1410:1410) (1410:1410:1410))
        (PORT d[7] (1595:1595:1595) (1595:1595:1595))
        (PORT d[8] (1803:1803:1803) (1803:1803:1803))
        (PORT d[9] (1156:1156:1156) (1156:1156:1156))
        (PORT d[10] (1184:1184:1184) (1184:1184:1184))
        (PORT d[11] (1846:1846:1846) (1846:1846:1846))
        (PORT clk (1088:1088:1088) (1088:1088:1088))
        (PORT stall (908:908:908) (908:908:908))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP stall (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD stall (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1088:1088:1088) (1088:1088:1088))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1088:1088:1088))
        (PORT d[0] (1577:1577:1577) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1210:1210:1210))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1210:1210:1210))
        (IOPATH (posedge clk) pulse (0:0:0) (1289:1289:1289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1210:1210:1210))
        (IOPATH (posedge clk) pulse (0:0:0) (1838:1838:1838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1070:1070:1070))
        (PORT ena (1568:1568:1568) (1568:1568:1568))
        (IOPATH (posedge clk) q (176:176:176) (176:176:176))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (537:537:537) (537:537:537))
        (PORT clk (1091:1091:1091) (1091:1091:1091))
        (PORT ena (1088:1088:1088) (1088:1088:1088))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1093:1093:1093) (1093:1093:1093))
        (PORT d[1] (837:837:837) (837:837:837))
        (PORT d[2] (1124:1124:1124) (1124:1124:1124))
        (PORT d[3] (1232:1232:1232) (1232:1232:1232))
        (PORT d[4] (1147:1147:1147) (1147:1147:1147))
        (PORT d[5] (1128:1128:1128) (1128:1128:1128))
        (PORT d[6] (1594:1594:1594) (1594:1594:1594))
        (PORT d[7] (843:843:843) (843:843:843))
        (PORT d[8] (800:800:800) (800:800:800))
        (PORT d[9] (829:829:829) (829:829:829))
        (PORT d[10] (905:905:905) (905:905:905))
        (PORT d[11] (876:876:876) (876:876:876))
        (PORT clk (1093:1093:1093) (1093:1093:1093))
        (PORT ena (1090:1090:1090) (1090:1090:1090))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (869:869:869) (869:869:869))
        (PORT clk (1093:1093:1093) (1093:1093:1093))
        (PORT ena (1090:1090:1090) (1090:1090:1090))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1093:1093:1093))
        (PORT d[0] (1090:1090:1090) (1090:1090:1090))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1215:1215:1215))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1215:1215:1215))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1215:1215:1215))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[1\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (789:789:789) (789:789:789))
        (PORT datac (789:789:789) (789:789:789))
        (PORT datad (637:637:637) (637:637:637))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in\[0\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (444:444:444) (444:444:444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|dataOut\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3130:3130:3130) (3130:3130:3130))
        (PORT datac (883:883:883) (883:883:883))
        (PORT datad (105:105:105) (105:105:105))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1109:1109:1109) (1109:1109:1109))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1254:1254:1254) (1254:1254:1254))
        (PORT d[1] (1162:1162:1162) (1162:1162:1162))
        (PORT d[2] (1329:1329:1329) (1329:1329:1329))
        (PORT d[3] (1317:1317:1317) (1317:1317:1317))
        (PORT d[4] (1555:1555:1555) (1555:1555:1555))
        (PORT d[5] (1699:1699:1699) (1699:1699:1699))
        (PORT d[6] (1274:1274:1274) (1274:1274:1274))
        (PORT d[7] (1260:1260:1260) (1260:1260:1260))
        (PORT d[8] (1473:1473:1473) (1473:1473:1473))
        (PORT d[9] (1445:1445:1445) (1445:1445:1445))
        (PORT d[10] (1248:1248:1248) (1248:1248:1248))
        (PORT d[11] (1792:1792:1792) (1792:1792:1792))
        (PORT clk (1110:1110:1110) (1110:1110:1110))
        (PORT stall (1532:1532:1532) (1532:1532:1532))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP stall (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD stall (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1110:1110:1110) (1110:1110:1110))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1110:1110:1110))
        (PORT d[0] (1732:1732:1732) (1732:1732:1732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1232:1232:1232) (1232:1232:1232))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1232:1232:1232) (1232:1232:1232))
        (IOPATH (posedge clk) pulse (0:0:0) (1289:1289:1289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1232:1232:1232) (1232:1232:1232))
        (IOPATH (posedge clk) pulse (0:0:0) (1838:1838:1838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1092:1092:1092))
        (PORT ena (1723:1723:1723) (1723:1723:1723))
        (IOPATH (posedge clk) q (176:176:176) (176:176:176))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (648:648:648) (648:648:648))
        (PORT clk (1113:1113:1113) (1113:1113:1113))
        (PORT ena (1114:1114:1114) (1114:1114:1114))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1507:1507:1507) (1507:1507:1507))
        (PORT d[1] (1613:1613:1613) (1613:1613:1613))
        (PORT d[2] (1260:1260:1260) (1260:1260:1260))
        (PORT d[3] (1421:1421:1421) (1421:1421:1421))
        (PORT d[4] (1481:1481:1481) (1481:1481:1481))
        (PORT d[5] (1302:1302:1302) (1302:1302:1302))
        (PORT d[6] (1614:1614:1614) (1614:1614:1614))
        (PORT d[7] (1148:1148:1148) (1148:1148:1148))
        (PORT d[8] (1117:1117:1117) (1117:1117:1117))
        (PORT d[9] (1142:1142:1142) (1142:1142:1142))
        (PORT d[10] (958:958:958) (958:958:958))
        (PORT d[11] (962:962:962) (962:962:962))
        (PORT clk (1115:1115:1115) (1115:1115:1115))
        (PORT ena (1116:1116:1116) (1116:1116:1116))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (895:895:895) (895:895:895))
        (PORT clk (1115:1115:1115) (1115:1115:1115))
        (PORT ena (1116:1116:1116) (1116:1116:1116))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1115:1115:1115))
        (PORT d[0] (1116:1116:1116) (1116:1116:1116))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1237:1237:1237) (1237:1237:1237))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1237:1237:1237) (1237:1237:1237))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1237:1237:1237) (1237:1237:1237))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1109:1109:1109) (1109:1109:1109))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1382:1382:1382) (1382:1382:1382))
        (PORT d[1] (1132:1132:1132) (1132:1132:1132))
        (PORT d[2] (1356:1356:1356) (1356:1356:1356))
        (PORT d[3] (1341:1341:1341) (1341:1341:1341))
        (PORT d[4] (1534:1534:1534) (1534:1534:1534))
        (PORT d[5] (1709:1709:1709) (1709:1709:1709))
        (PORT d[6] (1303:1303:1303) (1303:1303:1303))
        (PORT d[7] (1276:1276:1276) (1276:1276:1276))
        (PORT d[8] (1484:1484:1484) (1484:1484:1484))
        (PORT d[9] (1178:1178:1178) (1178:1178:1178))
        (PORT d[10] (1078:1078:1078) (1078:1078:1078))
        (PORT d[11] (1658:1658:1658) (1658:1658:1658))
        (PORT clk (1110:1110:1110) (1110:1110:1110))
        (PORT stall (1568:1568:1568) (1568:1568:1568))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP stall (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD stall (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1110:1110:1110) (1110:1110:1110))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1110:1110:1110))
        (PORT d[0] (1416:1416:1416) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1232:1232:1232) (1232:1232:1232))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1232:1232:1232) (1232:1232:1232))
        (IOPATH (posedge clk) pulse (0:0:0) (1289:1289:1289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1232:1232:1232) (1232:1232:1232))
        (IOPATH (posedge clk) pulse (0:0:0) (1838:1838:1838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1092:1092:1092))
        (PORT ena (1407:1407:1407) (1407:1407:1407))
        (IOPATH (posedge clk) q (176:176:176) (176:176:176))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (641:641:641) (641:641:641))
        (PORT clk (1113:1113:1113) (1113:1113:1113))
        (PORT ena (1123:1123:1123) (1123:1123:1123))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1514:1514:1514) (1514:1514:1514))
        (PORT d[1] (1012:1012:1012) (1012:1012:1012))
        (PORT d[2] (1273:1273:1273) (1273:1273:1273))
        (PORT d[3] (1550:1550:1550) (1550:1550:1550))
        (PORT d[4] (1506:1506:1506) (1506:1506:1506))
        (PORT d[5] (1158:1158:1158) (1158:1158:1158))
        (PORT d[6] (1593:1593:1593) (1593:1593:1593))
        (PORT d[7] (1125:1125:1125) (1125:1125:1125))
        (PORT d[8] (984:984:984) (984:984:984))
        (PORT d[9] (1010:1010:1010) (1010:1010:1010))
        (PORT d[10] (941:941:941) (941:941:941))
        (PORT d[11] (1033:1033:1033) (1033:1033:1033))
        (PORT clk (1115:1115:1115) (1115:1115:1115))
        (PORT ena (1125:1125:1125) (1125:1125:1125))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (768:768:768) (768:768:768))
        (PORT clk (1115:1115:1115) (1115:1115:1115))
        (PORT ena (1125:1125:1125) (1125:1125:1125))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1115:1115:1115))
        (PORT d[0] (1125:1125:1125) (1125:1125:1125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1237:1237:1237) (1237:1237:1237))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1237:1237:1237) (1237:1237:1237))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1237:1237:1237) (1237:1237:1237))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[0\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (318:318:318) (318:318:318))
        (PORT datac (997:997:997) (997:997:997))
        (PORT datad (433:433:433) (433:433:433))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\IO_D2\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (442:442:442) (442:442:442))
        (IOPATH datain padio (1398:1398:1398) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\IO_C1\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (509:509:509) (509:509:509))
        (IOPATH datain padio (1398:1398:1398) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\pa4\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (917:917:917) (917:917:917))
        (IOPATH datain padio (1513:1513:1513) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[15\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1246:1246:1246) (1246:1246:1246))
        (IOPATH datain padio (1513:1513:1513) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[14\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1624:1624:1624) (1624:1624:1624))
        (IOPATH datain padio (1513:1513:1513) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[13\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1503:1503:1503) (1503:1503:1503))
        (IOPATH datain padio (1503:1503:1503) (1503:1503:1503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[12\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1364:1364:1364) (1364:1364:1364))
        (IOPATH datain padio (1503:1503:1503) (1503:1503:1503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[11\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1588:1588:1588) (1588:1588:1588))
        (IOPATH datain padio (1513:1513:1513) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[10\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1217:1217:1217) (1217:1217:1217))
        (IOPATH datain padio (1513:1513:1513) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[9\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1320:1320:1320) (1320:1320:1320))
        (IOPATH datain padio (1513:1513:1513) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[8\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1405:1405:1405) (1405:1405:1405))
        (IOPATH datain padio (1513:1513:1513) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[7\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1339:1339:1339) (1339:1339:1339))
        (IOPATH datain padio (1503:1503:1503) (1503:1503:1503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[6\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1231:1231:1231) (1231:1231:1231))
        (IOPATH datain padio (1503:1503:1503) (1503:1503:1503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[5\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (760:760:760) (760:760:760))
        (IOPATH datain padio (1513:1513:1513) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[4\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (759:759:759) (759:759:759))
        (IOPATH datain padio (1523:1523:1523) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[3\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (677:677:677) (677:677:677))
        (IOPATH datain padio (1503:1503:1503) (1503:1503:1503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[2\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (961:961:961) (961:961:961))
        (IOPATH datain padio (1513:1513:1513) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[1\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1070:1070:1070) (1070:1070:1070))
        (IOPATH datain padio (1513:1513:1513) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[0\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (702:702:702) (702:702:702))
        (IOPATH datain padio (1513:1513:1513) (1513:1513:1513))
      )
    )
  )
)
