//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_cat_13 // -- Begin function triton_poi_fused_cat_13
                                        // @triton_poi_fused_cat_13
.visible .entry triton_poi_fused_cat_13(
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_13_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_13_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_13_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_13_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_13_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_13_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_13_param_6,
	.param .u32 triton_poi_fused_cat_13_param_7
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<17>;
	.reg .b16 	%rs<15>;
	.reg .b32 	%r<55>;
	.reg .f32 	%f<13>;
	.reg .b64 	%rd<20>;
	.loc	1 19 0                          // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:19:0

// %bb.0:
	ld.param.u64 	%rd8, [triton_poi_fused_cat_13_param_0];
	ld.param.u64 	%rd9, [triton_poi_fused_cat_13_param_1];
$L__tmp0:
	.loc	1 21 28                         // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:21:33
	shl.b32 	%r15, %r1, 7;
	ld.param.u64 	%rd10, [triton_poi_fused_cat_13_param_2];
	ld.param.u64 	%rd11, [triton_poi_fused_cat_13_param_3];
	.loc	1 22 36                         // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:22:36
	mov.u32 	%r16, %tid.x;
	and.b32  	%r17, %r16, 127;
	ld.param.u64 	%rd12, [triton_poi_fused_cat_13_param_4];
	.loc	1 22 23                         // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:22:23
	or.b32  	%r18, %r15, %r17;
	ld.param.u64 	%rd13, [triton_poi_fused_cat_13_param_5];
	.loc	1 23 21                         // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:23:21
	setp.lt.s32 	%p13, %r18, 1376;
	ld.param.u64 	%rd14, [triton_poi_fused_cat_13_param_6];
	.loc	1 24 21                         // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:24:21
	shr.s32 	%r20, %r18, 31;
	shr.u32 	%r21, %r20, 30;
	add.s32 	%r22, %r18, %r21;
	shr.s32 	%r23, %r22, 2;
	.loc	1 24 26                         // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:24:26
	mul.hi.s32 	%r24, %r23, 799063683;
	shr.u32 	%r25, %r24, 31;
	shr.s32 	%r26, %r24, 4;
	add.s32 	%r27, %r26, %r25;
	mul.lo.s32 	%r28, %r27, 86;
	sub.s32 	%r29, %r23, %r28;
	.loc	1 25 19                         // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:25:19
	and.b32  	%r30, %r22, -4;
	sub.s32 	%r31, %r18, %r30;
	.loc	1 26 19                         // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:26:19
	mul.hi.s32 	%r32, %r18, 799063683;
	shr.u32 	%r33, %r32, 31;
	shr.s32 	%r34, %r32, 6;
	add.s32 	%r35, %r34, %r33;
	.loc	1 32 18                         // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:32:18
	setp.lt.s32 	%p14, %r29, 84;
	.loc	1 33 40                         // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:33:40
	mul.lo.s32 	%r36, %r35, 344;
	sub.s32 	%r37, %r18, %r36;
	.loc	1 33 50                         // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:33:50
	cvt.u16.u32 	%rs1, %r37;
	.loc	1 33 123                        // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:33:123
	mul.hi.s16 	%rs2, %rs1, -15603;
	add.s16 	%rs3, %rs2, %rs1;
	shr.u16 	%rs4, %rs3, 15;
	shr.s16 	%rs5, %rs3, 6;
	add.s16 	%rs6, %rs5, %rs4;
	.loc	1 33 50                         // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:33:50
	mul.lo.s16 	%rs7, %rs6, 84;
	sub.s16 	%rs8, %rs1, %rs7;
	cvt.s32.s16 	%r38, %rs8;
	.loc	1 33 34                         // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:33:34
	mul.wide.s16 	%r39, %rs8, 4;
	.loc	1 33 79                         // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:33:79
	mad.lo.s32 	%r40, %r35, 336, %r37;
	.loc	1 33 90                         // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:33:90
	mul.hi.s32 	%r41, %r40, 818089009;
	shr.u32 	%r42, %r41, 31;
	shr.s32 	%r43, %r41, 6;
	add.s32 	%r44, %r43, %r42;
	.loc	1 33 97                         // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:33:97
	shr.u32 	%r45, %r44, 30;
	add.s32 	%r46, %r44, %r45;
	and.b32  	%r47, %r46, -4;
	sub.s32 	%r48, %r44, %r47;
	.loc	1 33 57                         // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:33:57
	mad.lo.s32 	%r49, %r48, 336, %r39;
	.loc	1 33 129                        // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:33:129
	cvt.s16.s8 	%rs9, %rs6;
	shr.u16 	%rs10, %rs9, 13;
	and.b16  	%rs11, %rs10, 3;
	add.s16 	%rs12, %rs6, %rs11;
	and.b16  	%rs13, %rs12, 252;
	sub.s16 	%rs14, %rs6, %rs13;
	cvt.u32.u16 	%r50, %rs14;
	cvt.s32.s8 	%r51, %r50;
	.loc	1 33 105                        // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:33:105
	add.s32 	%r52, %r49, %r51;
	.loc	1 33 30                         // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:33:30
	mul.wide.s32 	%rd15, %r52, 4;
	add.s64 	%rd1, %rd8, %rd15;
	.loc	1 33 142                        // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:33:142
	and.pred  	%p1, %p13, %p14;
	mov.b32 	%r3, 0;
	.loc	1 33 135                        // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:33:135
	// begin inline asm
	mov.u32 %r2, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r2 }, [ %rd1 + 0 ];
	@!%p1 mov.u32 %r2, %r3;
	// end inline asm
	mov.b32 	%f1, %r2;
	.loc	1 34 31                         // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:34:31
	mul.wide.s32 	%rd16, %r38, 4;
	add.s64 	%rd2, %rd9, %rd16;
	.loc	1 34 53                         // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:34:53
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r4 }, [ %rd2 + 0 ];
	@!%p1 mov.u32 %r4, %r3;
	// end inline asm
	mov.b32 	%f2, %r4;
	.loc	1 35 18                         // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:35:18
	add.f32 	%f3, %f1, %f2;
	.loc	1 41 20                         // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:41:20
	setp.eq.s32 	%p15, %r29, 84;
	.loc	1 42 38                         // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:42:38
	shl.b32 	%r53, %r35, 2;
	.loc	1 42 36                         // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:42:36
	add.s32 	%r54, %r53, %r31;
	.loc	1 42 31                         // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:42:31
	mul.wide.s32 	%rd17, %r54, 4;
	add.s64 	%rd3, %rd10, %rd17;
	.loc	1 42 51                         // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:42:51
	and.pred  	%p5, %p13, %p15;
	.loc	1 42 43                         // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:42:43
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r6 }, [ %rd3 + 0 ];
	@!%p5 mov.u32 %r6, %r3;
	// end inline asm
	mov.b32 	%f4, %r6;
	.loc	1 43 31                         // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:43:31
	mul.wide.s32 	%rd18, %r31, 4;
	add.s64 	%rd4, %rd11, %rd18;
	.loc	1 43 36                         // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:43:36
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r8 }, [ %rd4 + 0 ];
	@!%p5 mov.u32 %r8, %r3;
	// end inline asm
	mov.b32 	%f5, %r8;
	.loc	1 44 20                         // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:44:20
	add.f32 	%f6, %f4, %f5;
	.loc	1 47 20                         // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:47:20
	setp.gt.s32 	%p16, %r29, 84;
	.loc	1 50 31                         // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:50:31
	add.s64 	%rd5, %rd12, %rd17;
	.loc	1 50 51                         // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:50:51
	and.pred  	%p9, %p13, %p16;
	.loc	1 50 43                         // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:50:43
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r10 }, [ %rd5 + 0 ];
	@!%p9 mov.u32 %r10, %r3;
	// end inline asm
	mov.b32 	%f7, %r10;
	.loc	1 51 31                         // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:51:31
	add.s64 	%rd6, %rd13, %rd18;
	.loc	1 51 36                         // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:51:36
	// begin inline asm
	mov.u32 %r12, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r12 }, [ %rd6 + 0 ];
	@!%p9 mov.u32 %r12, %r3;
	// end inline asm
	mov.b32 	%f8, %r12;
	.loc	1 52 20                         // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:52:20
	add.f32 	%f9, %f7, %f8;
	.loc	1 54 35                         // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:54:35
	selp.f32 	%f10, %f9, 0f00000000, %p16;
	.loc	1 0 0                           // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:0:0
	selp.f32 	%f11, %f6, %f10, %p15;
	selp.f32 	%f12, %f3, %f11, %p14;
	.loc	1 57 25                         // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:57:25
	mul.wide.s32 	%rd19, %r18, 4;
	add.s64 	%rd7, %rd14, %rd19;
	.loc	1 57 37                         // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:57:37
	mov.b32 	%r14, %f12;
	// begin inline asm
	@%p13 st.global.b32 [ %rd7 + 0 ], { %r14 };
	// end inline asm
	.loc	1 57 4                          // cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py:57:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/sk/cskur3774xvrbfmyvywczafbnve74xgqczbyzgbqhvjf2pv4ybde.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 115
.b8 107
.b8 117
.b8 114
.b8 51
.b8 55
.b8 55
.b8 52
.b8 120
.b8 118
.b8 114
.b8 98
.b8 102
.b8 109
.b8 121
.b8 118
.b8 121
.b8 119
.b8 99
.b8 122
.b8 97
.b8 102
.b8 98
.b8 110
.b8 118
.b8 101
.b8 55
.b8 52
.b8 120
.b8 103
.b8 113
.b8 99
.b8 122
.b8 98
.b8 121
.b8 122
.b8 103
.b8 98
.b8 113
.b8 104
.b8 118
.b8 106
.b8 102
.b8 50
.b8 112
.b8 118
.b8 52
.b8 121
.b8 98
.b8 100
.b8 101
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 115
.b8 107
.b8 0
	}
	.section	.debug_macinfo	{	}
