Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb 14 16:28:16 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                             Path #1                                                                             |      WorstPath from Dst     |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
| Requirement               |               12.500 |                                                                                                                                                          12.500 |                      12.500 |
| Path Delay                |                0.701 |                                                                                                                                                          12.322 |                       0.499 |
| Logic Delay               | 0.093(14%)           | 3.328(28%)                                                                                                                                                      | 0.209(42%)                  |
| Net Delay                 | 0.608(86%)           | 8.994(72%)                                                                                                                                                      | 0.290(58%)                  |
| Clock Skew                |               -0.172 |                                                                                                                                                          -0.017 |                      -0.105 |
| Slack                     |               11.619 |                                                                                                                                                           0.153 |                      11.888 |
| Timing Exception          |                      |                                                                                                                                                                 |                             |
| Bounding Box Size         | 3% x 0%              | 12% x 2%                                                                                                                                                        | 0% x 0%                     |
| Clock Region Distance     | (1, 0)               | (1, 1)                                                                                                                                                          | (0, 0)                      |
| Cumulative Fanout         |                    1 |                                                                                                                                                             258 |                           2 |
| Fixed Loc                 |                    0 |                                                                                                                                                               0 |                           0 |
| Fixed Route               |                    0 |                                                                                                                                                               0 |                           0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                               0 |                           0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                               0 |                           0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                    | Safely Timed                |
| Logic Levels              |                    0 |                                                                                                                                                              30 |                           1 |
| Routes                    |                    1 |                                                                                                                                                              30 |                           1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT4 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 FDRE              |
| Start Point Clock         | clk                  | clk                                                                                                                                                             | clk                         |
| End Point Clock           | clk                  | clk                                                                                                                                                             | clk                         |
| DSP Block                 | None                 | None                                                                                                                                                            | None                        |
| BRAM                      | None                 | None                                                                                                                                                            | None                        |
| IO Crossings              |                    0 |                                                                                                                                                               0 |                           0 |
| SLR Crossings             |                    0 |                                                                                                                                                               0 |                           0 |
| PBlocks                   |                    0 |                                                                                                                                                               0 |                           0 |
| High Fanout               |                    1 |                                                                                                                                                              32 |                           1 |
| Dont Touch                |                    0 |                                                                                                                                                               0 |                           0 |
| Mark Debug                |                    0 |                                                                                                                                                               0 |                           0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                          | FDRE/C                      |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                          | FDRE/D                      |
| Start Point Pin           | sr_p.sr_3[228]/C     | muon_cand_14.pt[0]/C                                                                                                                                            | sr_p.sr_1_8.sector_ret_23/C |
| End Point Pin             | muon_cand_14.pt[0]/D | sr_p.sr_1_8.sector_ret_23/D                                                                                                                                     | sr_p.sr_2_8.sector[0]/D     |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                             Path #2                                                                             |    WorstPath from Dst    |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |               12.500 |                                                                                                                                                          12.500 |                   12.500 |
| Path Delay                |                0.701 |                                                                                                                                                          12.294 |                    0.346 |
| Logic Delay               | 0.093(14%)           | 3.377(28%)                                                                                                                                                      | 0.160(47%)               |
| Net Delay                 | 0.608(86%)           | 8.917(72%)                                                                                                                                                      | 0.186(53%)               |
| Clock Skew                |               -0.172 |                                                                                                                                                          -0.017 |                   -0.043 |
| Slack                     |               11.619 |                                                                                                                                                           0.181 |                   12.103 |
| Timing Exception          |                      |                                                                                                                                                                 |                          |
| Bounding Box Size         | 3% x 0%              | 12% x 2%                                                                                                                                                        | 0% x 0%                  |
| Clock Region Distance     | (1, 0)               | (1, 1)                                                                                                                                                          | (0, 0)                   |
| Cumulative Fanout         |                    1 |                                                                                                                                                             258 |                        2 |
| Fixed Loc                 |                    0 |                                                                                                                                                               0 |                        0 |
| Fixed Route               |                    0 |                                                                                                                                                               0 |                        0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                               0 |                        0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                               0 |                        0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                    | Safely Timed             |
| Logic Levels              |                    0 |                                                                                                                                                              30 |                        1 |
| Routes                    |                    1 |                                                                                                                                                              30 |                        1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT4 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 FDRE           |
| Start Point Clock         | clk                  | clk                                                                                                                                                             | clk                      |
| End Point Clock           | clk                  | clk                                                                                                                                                             | clk                      |
| DSP Block                 | None                 | None                                                                                                                                                            | None                     |
| BRAM                      | None                 | None                                                                                                                                                            | None                     |
| IO Crossings              |                    0 |                                                                                                                                                               0 |                        0 |
| SLR Crossings             |                    0 |                                                                                                                                                               0 |                        0 |
| PBlocks                   |                    0 |                                                                                                                                                               0 |                        0 |
| High Fanout               |                    1 |                                                                                                                                                              32 |                        1 |
| Dont Touch                |                    0 |                                                                                                                                                               0 |                        0 |
| Mark Debug                |                    0 |                                                                                                                                                               0 |                        0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                          | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                          | FDRE/D                   |
| Start Point Pin           | sr_p.sr_3[228]/C     | muon_cand_14.pt[0]/C                                                                                                                                            | sr_p.sr_1_8.roi_ret_23/C |
| End Point Pin             | muon_cand_14.pt[0]/D | sr_p.sr_1_8.roi_ret_23/D                                                                                                                                        | sr_p.sr_2_8.roi[3]/D     |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                             Path #3                                                                             |    WorstPath from Dst    |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |               12.500 |                                                                                                                                                          12.500 |                   12.500 |
| Path Delay                |                0.701 |                                                                                                                                                          12.291 |                    0.498 |
| Logic Delay               | 0.093(14%)           | 3.377(28%)                                                                                                                                                      | 0.195(40%)               |
| Net Delay                 | 0.608(86%)           | 8.914(72%)                                                                                                                                                      | 0.303(60%)               |
| Clock Skew                |               -0.172 |                                                                                                                                                          -0.017 |                   -0.099 |
| Slack                     |               11.619 |                                                                                                                                                           0.184 |                   11.895 |
| Timing Exception          |                      |                                                                                                                                                                 |                          |
| Bounding Box Size         | 3% x 0%              | 12% x 2%                                                                                                                                                        | 1% x 0%                  |
| Clock Region Distance     | (1, 0)               | (1, 1)                                                                                                                                                          | (0, 0)                   |
| Cumulative Fanout         |                    1 |                                                                                                                                                             258 |                        2 |
| Fixed Loc                 |                    0 |                                                                                                                                                               0 |                        0 |
| Fixed Route               |                    0 |                                                                                                                                                               0 |                        0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                               0 |                        0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                               0 |                        0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                    | Safely Timed             |
| Logic Levels              |                    0 |                                                                                                                                                              30 |                        1 |
| Routes                    |                    1 |                                                                                                                                                              30 |                        1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT4 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 FDRE           |
| Start Point Clock         | clk                  | clk                                                                                                                                                             | clk                      |
| End Point Clock           | clk                  | clk                                                                                                                                                             | clk                      |
| DSP Block                 | None                 | None                                                                                                                                                            | None                     |
| BRAM                      | None                 | None                                                                                                                                                            | None                     |
| IO Crossings              |                    0 |                                                                                                                                                               0 |                        0 |
| SLR Crossings             |                    0 |                                                                                                                                                               0 |                        0 |
| PBlocks                   |                    0 |                                                                                                                                                               0 |                        0 |
| High Fanout               |                    1 |                                                                                                                                                              32 |                        1 |
| Dont Touch                |                    0 |                                                                                                                                                               0 |                        0 |
| Mark Debug                |                    0 |                                                                                                                                                               0 |                        0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                          | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                          | FDRE/D                   |
| Start Point Pin           | sr_p.sr_3[228]/C     | muon_cand_14.pt[0]/C                                                                                                                                            | sr_p.sr_1_8.roi_ret_41/C |
| End Point Pin             | muon_cand_14.pt[0]/D | sr_p.sr_1_8.roi_ret_41/D                                                                                                                                        | sr_p.sr_2_8.roi[4]/D     |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                        Path #4                                                                        |    WorstPath from Dst    |
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |               12.500 |                                                                                                                                                12.500 |                   12.500 |
| Path Delay                |                0.701 |                                                                                                                                                12.217 |                    0.451 |
| Logic Delay               | 0.093(14%)           | 3.137(26%)                                                                                                                                            | 0.270(60%)               |
| Net Delay                 | 0.608(86%)           | 9.080(74%)                                                                                                                                            | 0.181(40%)               |
| Clock Skew                |               -0.172 |                                                                                                                                                -0.037 |                   -0.028 |
| Slack                     |               11.619 |                                                                                                                                                 0.238 |                   12.013 |
| Timing Exception          |                      |                                                                                                                                                       |                          |
| Bounding Box Size         | 3% x 0%              | 11% x 2%                                                                                                                                              | 0% x 0%                  |
| Clock Region Distance     | (1, 0)               | (1, 1)                                                                                                                                                | (0, 0)                   |
| Cumulative Fanout         |                    1 |                                                                                                                                                   247 |                        2 |
| Fixed Loc                 |                    0 |                                                                                                                                                     0 |                        0 |
| Fixed Route               |                    0 |                                                                                                                                                     0 |                        0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                     0 |                        0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                     0 |                        0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                          | Safely Timed             |
| Logic Levels              |                    0 |                                                                                                                                                    28 |                        1 |
| Routes                    |                    1 |                                                                                                                                                    28 |                        1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT6 LUT5 LUT3 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 FDRE           |
| Start Point Clock         | clk                  | clk                                                                                                                                                   | clk                      |
| End Point Clock           | clk                  | clk                                                                                                                                                   | clk                      |
| DSP Block                 | None                 | None                                                                                                                                                  | None                     |
| BRAM                      | None                 | None                                                                                                                                                  | None                     |
| IO Crossings              |                    0 |                                                                                                                                                     0 |                        0 |
| SLR Crossings             |                    0 |                                                                                                                                                     0 |                        0 |
| PBlocks                   |                    0 |                                                                                                                                                     0 |                        0 |
| High Fanout               |                    1 |                                                                                                                                                    25 |                        1 |
| Dont Touch                |                    0 |                                                                                                                                                     0 |                        0 |
| Mark Debug                |                    0 |                                                                                                                                                     0 |                        0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                | FDRE/D                   |
| Start Point Pin           | sr_p.sr_3[228]/C     | muon_cand_14.pt[0]/C                                                                                                                                  | sr_p.sr_1_8.roi_ret_34/C |
| End Point Pin             | muon_cand_14.pt[0]/D | sr_p.sr_1_8.roi_ret_34/D                                                                                                                              | sr_p.sr_2_8.roi[0]/D     |
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                        Path #5                                                                        |    WorstPath from Dst    |
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |               12.500 |                                                                                                                                                12.500 |                   12.500 |
| Path Delay                |                0.701 |                                                                                                                                                12.217 |                    0.451 |
| Logic Delay               | 0.093(14%)           | 3.136(26%)                                                                                                                                            | 0.137(31%)               |
| Net Delay                 | 0.608(86%)           | 9.081(74%)                                                                                                                                            | 0.314(69%)               |
| Clock Skew                |               -0.172 |                                                                                                                                                -0.037 |                   -0.080 |
| Slack                     |               11.619 |                                                                                                                                                 0.238 |                   11.961 |
| Timing Exception          |                      |                                                                                                                                                       |                          |
| Bounding Box Size         | 3% x 0%              | 11% x 2%                                                                                                                                              | 0% x 0%                  |
| Clock Region Distance     | (1, 0)               | (1, 1)                                                                                                                                                | (0, 0)                   |
| Cumulative Fanout         |                    1 |                                                                                                                                                   247 |                        2 |
| Fixed Loc                 |                    0 |                                                                                                                                                     0 |                        0 |
| Fixed Route               |                    0 |                                                                                                                                                     0 |                        0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                     0 |                        0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                     0 |                        0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                          | Safely Timed             |
| Logic Levels              |                    0 |                                                                                                                                                    28 |                        1 |
| Routes                    |                    1 |                                                                                                                                                    28 |                        1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT6 LUT5 LUT3 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 FDRE           |
| Start Point Clock         | clk                  | clk                                                                                                                                                   | clk                      |
| End Point Clock           | clk                  | clk                                                                                                                                                   | clk                      |
| DSP Block                 | None                 | None                                                                                                                                                  | None                     |
| BRAM                      | None                 | None                                                                                                                                                  | None                     |
| IO Crossings              |                    0 |                                                                                                                                                     0 |                        0 |
| SLR Crossings             |                    0 |                                                                                                                                                     0 |                        0 |
| PBlocks                   |                    0 |                                                                                                                                                     0 |                        0 |
| High Fanout               |                    1 |                                                                                                                                                    25 |                        1 |
| Dont Touch                |                    0 |                                                                                                                                                     0 |                        0 |
| Mark Debug                |                    0 |                                                                                                                                                     0 |                        0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                | FDRE/D                   |
| Start Point Pin           | sr_p.sr_3[228]/C     | muon_cand_14.pt[0]/C                                                                                                                                  | sr_p.sr_1_8.roi_ret_46/C |
| End Point Pin             | muon_cand_14.pt[0]/D | sr_p.sr_1_8.roi_ret_46/D                                                                                                                              | sr_p.sr_2_8.roi[6]/D     |
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                        Path #6                                                                        |      WorstPath from Dst     |
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
| Requirement               |               12.500 |                                                                                                                                                12.500 |                      12.500 |
| Path Delay                |                0.701 |                                                                                                                                                12.215 |                       0.578 |
| Logic Delay               | 0.093(14%)           | 3.138(26%)                                                                                                                                            | 0.274(48%)                  |
| Net Delay                 | 0.608(86%)           | 9.077(74%)                                                                                                                                            | 0.304(52%)                  |
| Clock Skew                |               -0.172 |                                                                                                                                                -0.037 |                      -0.081 |
| Slack                     |               11.619 |                                                                                                                                                 0.240 |                      11.833 |
| Timing Exception          |                      |                                                                                                                                                       |                             |
| Bounding Box Size         | 3% x 0%              | 11% x 2%                                                                                                                                              | 0% x 0%                     |
| Clock Region Distance     | (1, 0)               | (1, 1)                                                                                                                                                | (0, 0)                      |
| Cumulative Fanout         |                    1 |                                                                                                                                                   247 |                           2 |
| Fixed Loc                 |                    0 |                                                                                                                                                     0 |                           0 |
| Fixed Route               |                    0 |                                                                                                                                                     0 |                           0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                     0 |                           0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                     0 |                           0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                          | Safely Timed                |
| Logic Levels              |                    0 |                                                                                                                                                    28 |                           1 |
| Routes                    |                    1 |                                                                                                                                                    28 |                           1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT6 LUT5 LUT3 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 FDRE              |
| Start Point Clock         | clk                  | clk                                                                                                                                                   | clk                         |
| End Point Clock           | clk                  | clk                                                                                                                                                   | clk                         |
| DSP Block                 | None                 | None                                                                                                                                                  | None                        |
| BRAM                      | None                 | None                                                                                                                                                  | None                        |
| IO Crossings              |                    0 |                                                                                                                                                     0 |                           0 |
| SLR Crossings             |                    0 |                                                                                                                                                     0 |                           0 |
| PBlocks                   |                    0 |                                                                                                                                                     0 |                           0 |
| High Fanout               |                    1 |                                                                                                                                                    25 |                           1 |
| Dont Touch                |                    0 |                                                                                                                                                     0 |                           0 |
| Mark Debug                |                    0 |                                                                                                                                                     0 |                           0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                | FDRE/C                      |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                | FDRE/D                      |
| Start Point Pin           | sr_p.sr_3[228]/C     | muon_cand_14.pt[0]/C                                                                                                                                  | sr_p.sr_1_8.sector_ret_22/C |
| End Point Pin             | muon_cand_14.pt[0]/D | sr_p.sr_1_8.sector_ret_22/D                                                                                                                           | sr_p.sr_2_8.sector[0]/D     |
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                        Path #7                                                                        |      WorstPath from Dst     |
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
| Requirement               |               12.500 |                                                                                                                                                12.500 |                      12.500 |
| Path Delay                |                0.701 |                                                                                                                                                12.231 |                       0.859 |
| Logic Delay               | 0.093(14%)           | 3.138(26%)                                                                                                                                            | 0.195(23%)                  |
| Net Delay                 | 0.608(86%)           | 9.093(74%)                                                                                                                                            | 0.664(77%)                  |
| Clock Skew                |               -0.172 |                                                                                                                                                -0.020 |                      -0.045 |
| Slack                     |               11.619 |                                                                                                                                                 0.241 |                      11.588 |
| Timing Exception          |                      |                                                                                                                                                       |                             |
| Bounding Box Size         | 3% x 0%              | 11% x 2%                                                                                                                                              | 0% x 0%                     |
| Clock Region Distance     | (1, 0)               | (1, 1)                                                                                                                                                | (0, 0)                      |
| Cumulative Fanout         |                    1 |                                                                                                                                                   247 |                           2 |
| Fixed Loc                 |                    0 |                                                                                                                                                     0 |                           0 |
| Fixed Route               |                    0 |                                                                                                                                                     0 |                           0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                     0 |                           0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                     0 |                           0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                          | Safely Timed                |
| Logic Levels              |                    0 |                                                                                                                                                    28 |                           1 |
| Routes                    |                    1 |                                                                                                                                                    28 |                           1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT6 LUT5 LUT3 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 FDRE              |
| Start Point Clock         | clk                  | clk                                                                                                                                                   | clk                         |
| End Point Clock           | clk                  | clk                                                                                                                                                   | clk                         |
| DSP Block                 | None                 | None                                                                                                                                                  | None                        |
| BRAM                      | None                 | None                                                                                                                                                  | None                        |
| IO Crossings              |                    0 |                                                                                                                                                     0 |                           0 |
| SLR Crossings             |                    0 |                                                                                                                                                     0 |                           0 |
| PBlocks                   |                    0 |                                                                                                                                                     0 |                           0 |
| High Fanout               |                    1 |                                                                                                                                                    25 |                           1 |
| Dont Touch                |                    0 |                                                                                                                                                     0 |                           0 |
| Mark Debug                |                    0 |                                                                                                                                                     0 |                           0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                | FDRE/C                      |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                | FDRE/D                      |
| Start Point Pin           | sr_p.sr_3[228]/C     | muon_cand_14.pt[0]/C                                                                                                                                  | sr_p.sr_1_8.sector_ret_16/C |
| End Point Pin             | muon_cand_14.pt[0]/D | sr_p.sr_1_8.sector_ret_16/D                                                                                                                           | sr_p.sr_2_8.sector[3]/D     |
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                        Path #8                                                                        |    WorstPath from Dst   |
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
| Requirement               |               12.500 |                                                                                                                                                12.500 |                  12.500 |
| Path Delay                |                0.701 |                                                                                                                                                12.222 |                   0.374 |
| Logic Delay               | 0.093(14%)           | 3.185(27%)                                                                                                                                            | 0.195(53%)              |
| Net Delay                 | 0.608(86%)           | 9.037(73%)                                                                                                                                            | 0.179(47%)              |
| Clock Skew                |               -0.172 |                                                                                                                                                -0.019 |                  -0.047 |
| Slack                     |               11.619 |                                                                                                                                                 0.251 |                  12.071 |
| Timing Exception          |                      |                                                                                                                                                       |                         |
| Bounding Box Size         | 3% x 0%              | 11% x 2%                                                                                                                                              | 0% x 0%                 |
| Clock Region Distance     | (1, 0)               | (1, 1)                                                                                                                                                | (0, 0)                  |
| Cumulative Fanout         |                    1 |                                                                                                                                                   247 |                       2 |
| Fixed Loc                 |                    0 |                                                                                                                                                     0 |                       0 |
| Fixed Route               |                    0 |                                                                                                                                                     0 |                       0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                     0 |                       0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                     0 |                       0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                          | Safely Timed            |
| Logic Levels              |                    0 |                                                                                                                                                    28 |                       1 |
| Routes                    |                    1 |                                                                                                                                                    28 |                       1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT6 LUT5 LUT3 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 FDRE          |
| Start Point Clock         | clk                  | clk                                                                                                                                                   | clk                     |
| End Point Clock           | clk                  | clk                                                                                                                                                   | clk                     |
| DSP Block                 | None                 | None                                                                                                                                                  | None                    |
| BRAM                      | None                 | None                                                                                                                                                  | None                    |
| IO Crossings              |                    0 |                                                                                                                                                     0 |                       0 |
| SLR Crossings             |                    0 |                                                                                                                                                     0 |                       0 |
| PBlocks                   |                    0 |                                                                                                                                                     0 |                       0 |
| High Fanout               |                    1 |                                                                                                                                                    25 |                       1 |
| Dont Touch                |                    0 |                                                                                                                                                     0 |                       0 |
| Mark Debug                |                    0 |                                                                                                                                                     0 |                       0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                | FDRE/C                  |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                | FDRE/D                  |
| Start Point Pin           | sr_p.sr_3[228]/C     | muon_cand_14.pt[0]/C                                                                                                                                  | sr_p.sr_1_8.pt_ret_16/C |
| End Point Pin             | muon_cand_14.pt[0]/D | sr_p.sr_1_8.pt_ret_16/D                                                                                                                               | sr_p.sr_2_8.pt[1]/D     |
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                             Path #9                                                                             |      WorstPath from Dst     |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
| Requirement               |               12.500 |                                                                                                                                                          12.500 |                      12.500 |
| Path Delay                |                0.701 |                                                                                                                                                          12.219 |                       0.480 |
| Logic Delay               | 0.093(14%)           | 3.283(27%)                                                                                                                                                      | 0.133(28%)                  |
| Net Delay                 | 0.608(86%)           | 8.936(73%)                                                                                                                                                      | 0.347(72%)                  |
| Clock Skew                |               -0.172 |                                                                                                                                                          -0.017 |                      -0.099 |
| Slack                     |               11.619 |                                                                                                                                                           0.256 |                      11.913 |
| Timing Exception          |                      |                                                                                                                                                                 |                             |
| Bounding Box Size         | 3% x 0%              | 12% x 2%                                                                                                                                                        | 1% x 0%                     |
| Clock Region Distance     | (1, 0)               | (1, 1)                                                                                                                                                          | (0, 0)                      |
| Cumulative Fanout         |                    1 |                                                                                                                                                             258 |                           2 |
| Fixed Loc                 |                    0 |                                                                                                                                                               0 |                           0 |
| Fixed Route               |                    0 |                                                                                                                                                               0 |                           0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                               0 |                           0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                               0 |                           0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                    | Safely Timed                |
| Logic Levels              |                    0 |                                                                                                                                                              30 |                           1 |
| Routes                    |                    1 |                                                                                                                                                              30 |                           1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT4 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 FDRE              |
| Start Point Clock         | clk                  | clk                                                                                                                                                             | clk                         |
| End Point Clock           | clk                  | clk                                                                                                                                                             | clk                         |
| DSP Block                 | None                 | None                                                                                                                                                            | None                        |
| BRAM                      | None                 | None                                                                                                                                                            | None                        |
| IO Crossings              |                    0 |                                                                                                                                                               0 |                           0 |
| SLR Crossings             |                    0 |                                                                                                                                                               0 |                           0 |
| PBlocks                   |                    0 |                                                                                                                                                               0 |                           0 |
| High Fanout               |                    1 |                                                                                                                                                              32 |                           1 |
| Dont Touch                |                    0 |                                                                                                                                                               0 |                           0 |
| Mark Debug                |                    0 |                                                                                                                                                               0 |                           0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                          | FDRE/C                      |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                          | FDRE/D                      |
| Start Point Pin           | sr_p.sr_3[228]/C     | muon_cand_14.pt[0]/C                                                                                                                                            | sr_p.sr_1_8.sector_ret_11/C |
| End Point Pin             | muon_cand_14.pt[0]/D | sr_p.sr_1_8.sector_ret_11/D                                                                                                                                     | sr_p.sr_2_8.sector[2]/D     |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                             Path #10                                                                            |    WorstPath from Dst    |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |               12.500 |                                                                                                                                                          12.500 |                   12.500 |
| Path Delay                |                0.701 |                                                                                                                                                          12.206 |                    0.450 |
| Logic Delay               | 0.093(14%)           | 3.339(28%)                                                                                                                                                      | 0.159(36%)               |
| Net Delay                 | 0.608(86%)           | 8.867(72%)                                                                                                                                                      | 0.291(64%)               |
| Clock Skew                |               -0.172 |                                                                                                                                                          -0.017 |                   -0.105 |
| Slack                     |               11.619 |                                                                                                                                                           0.269 |                   11.937 |
| Timing Exception          |                      |                                                                                                                                                                 |                          |
| Bounding Box Size         | 3% x 0%              | 12% x 2%                                                                                                                                                        | 1% x 0%                  |
| Clock Region Distance     | (1, 0)               | (1, 1)                                                                                                                                                          | (0, 0)                   |
| Cumulative Fanout         |                    1 |                                                                                                                                                             258 |                        2 |
| Fixed Loc                 |                    0 |                                                                                                                                                               0 |                        0 |
| Fixed Route               |                    0 |                                                                                                                                                               0 |                        0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                               0 |                        0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                               0 |                        0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                    | Safely Timed             |
| Logic Levels              |                    0 |                                                                                                                                                              30 |                        1 |
| Routes                    |                    1 |                                                                                                                                                              30 |                        1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT4 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 FDRE           |
| Start Point Clock         | clk                  | clk                                                                                                                                                             | clk                      |
| End Point Clock           | clk                  | clk                                                                                                                                                             | clk                      |
| DSP Block                 | None                 | None                                                                                                                                                            | None                     |
| BRAM                      | None                 | None                                                                                                                                                            | None                     |
| IO Crossings              |                    0 |                                                                                                                                                               0 |                        0 |
| SLR Crossings             |                    0 |                                                                                                                                                               0 |                        0 |
| PBlocks                   |                    0 |                                                                                                                                                               0 |                        0 |
| High Fanout               |                    1 |                                                                                                                                                              32 |                        1 |
| Dont Touch                |                    0 |                                                                                                                                                               0 |                        0 |
| Mark Debug                |                    0 |                                                                                                                                                               0 |                        0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                          | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                          | FDRE/D                   |
| Start Point Pin           | sr_p.sr_3[228]/C     | muon_cand_14.pt[0]/C                                                                                                                                            | sr_p.sr_1_8.roi_ret_29/C |
| End Point Pin             | muon_cand_14.pt[0]/D | sr_p.sr_1_8.roi_ret_29/D                                                                                                                                        | sr_p.sr_2_8.roi[7]/D     |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+---+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  |  1 | 4 |  5 | 6 |  7 |  8 |  9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 |
+-----------------+-------------+-----+----+---+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 12.500ns    | 456 | 16 | 4 | 11 | 3 | 18 | 10 | 14 |  3 |  5 | 22 |  6 |  5 | 18 | 14 | 11 |  5 | 18 |  4 | 12 |  9 | 37 | 50 | 44 | 50 | 54 | 62 | 39 |
+-----------------+-------------+-----+----+---+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+----------------+------------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
|    Instance    |                           Module                           | Rent | Average Fanout | Total Instances |   LUT1  |   LUT2   |    LUT3   |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+----------------+------------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)          |                                                    wrapper | 0.73 |           3.74 |            8606 | 0(0.0%) | 86(1.6%) | 114(2.1%) | 579(10.8%) | 1320(24.6%) | 3256(60.8%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1 | muon_sorter_I016_O016_D002_SHORTSR-freq80retfan10000_rev_1 | 0.65 |           4.22 |            6127 | 0(0.0%) | 85(1.6%) | 114(2.2%) |  494(9.4%) | 1320(25.1%) | 3256(61.8%) |          0 |   0 |    0 |    0 |    0 |
+----------------+------------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                1 |       116% | (CLEL_R_X53Y358,CLEM_X54Y359) | wrapper(100%) |            0% |       5.53125 | 93%          | 0%         |  31% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                1 |       108% | (CLEL_R_X55Y353,CLEM_X56Y354) | wrapper(100%) |            0% |          5.25 | 100%         | 0%         |   7% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                1 |       105% | (CLEM_X54Y356,CLEL_R_X54Y357) | wrapper(100%) |            0% |       5.65625 | 96%          | 0%         |  14% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        93% | (CLEM_X60Y382,CLEM_X60Y382)   | wrapper(100%) |            0% |          6.75 | 87%          | 0%         |   6% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                1 |           0.005% | (CLEM_X54Y353,CLEM_X54Y358)   | wrapper(100%) |            0% |        5.8125 | 93%          | 0%         |  15% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Global |                1 |           0.006% | (CLEM_X57Y353,CLEM_X57Y354)   | wrapper(100%) |            0% |         5.375 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Global |                2 |           0.016% | (CLEM_X54Y352,CLEM_X57Y355)   | wrapper(100%) |            0% |       5.33125 | 96%          | 0%         |  10% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| West      | Global |                1 |           0.015% | (CLEM_X63Y366,CLEM_X64Y370)   | wrapper(100%) |            0% |         5.475 | 98%          | 0%         |   2% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Long   |                0 |           0.001% | (CLEM_X59Y383,CLEM_X59Y383)   | wrapper(100%) |            0% |           5.5 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                2 |           0.022% | (CLEM_X54Y352,CLEL_R_X55Y359) | wrapper(100%) |            0% |       5.36979 | 95%          | 0%         |  15% |   0% | 0%   | NA   | NA  |    0% |  0% |
| South     | Short  |                3 |           0.127% | (CLEM_X56Y363,CLEM_X63Y370)   | wrapper(100%) |            0% |        5.0071 | 86%          | 0%         |  22% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      | Short  |                4 |           0.138% | (CLEM_X52Y348,CLEM_X59Y363)   | wrapper(100%) |            0% |       4.02917 | 72%          | 0%         |  28% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| West      | Short  |                3 |           0.132% | (CLEM_X56Y364,CLEM_X67Y383)   | wrapper(100%) |            0% |       4.36736 | 75%          | 0%         |  14% |   0% | NA   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion | Congestion Window | Cell Names | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* No router congested regions found.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X55Y366 | 343             | 552          | 32%                  | wrapper(100%) | N                   |
| CLEL_R_X55Y367 | 343             | 551          | 30%                  | wrapper(100%) | N                   |
| CLEL_R_X55Y368 | 343             | 550          | 29%                  | wrapper(100%) | N                   |
| CLEM_X58Y366   | 354             | 552          | 29%                  | wrapper(100%) | N                   |
| CLEL_R_X57Y380 | 352             | 538          | 29%                  | wrapper(100%) | N                   |
| CLEM_X58Y367   | 354             | 551          | 29%                  | wrapper(100%) | N                   |
| CLEM_X57Y366   | 350             | 552          | 29%                  | wrapper(100%) | N                   |
| CLEM_X56Y355   | 346             | 564          | 29%                  | wrapper(100%) | Y                   |
| CLEL_R_X53Y374 | 334             | 544          | 28%                  | wrapper(100%) | N                   |
| CLEM_X56Y366   | 346             | 552          | 28%                  | wrapper(100%) | N                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X58Y366   | 354             | 552          | 34%                  | wrapper(100%) | N                   |
| CLEL_R_X55Y366 | 343             | 552          | 33%                  | wrapper(100%) | N                   |
| CLEM_X63Y374   | 377             | 544          | 33%                  | wrapper(100%) | Y                   |
| CLEL_R_X58Y366 | 356             | 552          | 33%                  | wrapper(100%) | Y                   |
| CLEL_R_X57Y370 | 352             | 548          | 32%                  | wrapper(100%) | N                   |
| CLEL_R_X55Y368 | 343             | 550          | 32%                  | wrapper(100%) | N                   |
| CLEL_R_X54Y379 | 339             | 539          | 31%                  | wrapper(100%) | N                   |
| CLEM_X63Y373   | 377             | 545          | 31%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y375 | 374             | 543          | 31%                  | wrapper(100%) | Y                   |
| CLEM_X58Y367   | 354             | 551          | 31%                  | wrapper(100%) | N                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


