Timing Analyzer report for filter_test
Tue Dec  5 19:18:02 2023
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll1|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'clk50'
 14. Slow 1200mV 85C Model Hold: 'pll1|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'clk50'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'pll1|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 0C Model Setup: 'clk50'
 25. Slow 1200mV 0C Model Hold: 'pll1|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Hold: 'clk50'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'pll1|altpll_component|auto_generated|pll1|clk[0]'
 34. Fast 1200mV 0C Model Setup: 'clk50'
 35. Fast 1200mV 0C Model Hold: 'pll1|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV 0C Model Hold: 'clk50'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; filter_test                                         ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.21        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  21.5%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; clk50                                            ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { clk50 }                                            ;
; pll1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; clk50  ; pll1|altpll_component|auto_generated|pll1|inclk[0] ; { pll1|altpll_component|auto_generated|pll1|clk[0] } ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                             ;
+-----------+-----------------+--------------------------------------------------+---------------------------------------------------------------+
; Fmax      ; Restricted Fmax ; Clock Name                                       ; Note                                                          ;
+-----------+-----------------+--------------------------------------------------+---------------------------------------------------------------+
; 76.18 MHz ; 76.18 MHz       ; pll1|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 777.6 MHz ; 250.0 MHz       ; clk50                                            ; limit due to minimum period restriction (max I/O toggle rate) ;
+-----------+-----------------+--------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll1|altpll_component|auto_generated|pll1|clk[0] ; -3.127 ; -69.381       ;
; clk50                                            ; 18.714 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.330 ; 0.000         ;
; clk50                                            ; 0.759 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll1|altpll_component|auto_generated|pll1|clk[0] ; 4.615 ; 0.000         ;
; clk50                                            ; 9.744 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                             ;
+--------+-----------+---------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -3.127 ; data_1[1] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.475     ;
; -3.124 ; data_2[1] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.472     ;
; -3.121 ; data_1[1] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.469     ;
; -3.118 ; data_2[1] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.466     ;
; -3.053 ; data_1[2] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.401     ;
; -3.047 ; data_1[2] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.395     ;
; -3.042 ; data_2[0] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.390     ;
; -3.037 ; data_1[0] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.385     ;
; -3.036 ; data_2[0] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.384     ;
; -3.031 ; data_1[0] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.379     ;
; -2.997 ; data_2[3] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.345     ;
; -2.996 ; data_1[1] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.344     ;
; -2.995 ; data_1[1] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.343     ;
; -2.993 ; data_2[1] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.341     ;
; -2.992 ; data_1[3] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.340     ;
; -2.992 ; data_2[1] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.340     ;
; -2.991 ; data_2[3] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.339     ;
; -2.986 ; data_1[3] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.334     ;
; -2.922 ; data_1[2] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.270     ;
; -2.921 ; data_1[2] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.269     ;
; -2.912 ; data_1[1] ; sum[28] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 12.816     ;
; -2.911 ; data_2[0] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.259     ;
; -2.910 ; data_2[0] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.258     ;
; -2.909 ; data_2[1] ; sum[28] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 12.813     ;
; -2.906 ; data_2[2] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.254     ;
; -2.906 ; data_1[0] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.254     ;
; -2.905 ; data_1[0] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.253     ;
; -2.900 ; data_2[2] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.248     ;
; -2.866 ; data_2[3] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.214     ;
; -2.865 ; data_2[5] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.213     ;
; -2.865 ; data_2[3] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.213     ;
; -2.864 ; data_1[1] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.212     ;
; -2.863 ; data_1[1] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.211     ;
; -2.861 ; data_1[3] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.209     ;
; -2.861 ; data_2[1] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.209     ;
; -2.860 ; data_1[3] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.208     ;
; -2.860 ; data_2[1] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.208     ;
; -2.859 ; data_1[5] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.207     ;
; -2.859 ; data_2[5] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.207     ;
; -2.853 ; data_1[5] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.201     ;
; -2.838 ; data_1[2] ; sum[28] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 12.742     ;
; -2.827 ; data_2[0] ; sum[28] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 12.731     ;
; -2.822 ; data_1[0] ; sum[28] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 12.726     ;
; -2.790 ; data_1[2] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.138     ;
; -2.789 ; data_1[6] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.137     ;
; -2.789 ; data_1[2] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.137     ;
; -2.783 ; data_1[6] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.131     ;
; -2.782 ; data_2[3] ; sum[28] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 12.686     ;
; -2.779 ; data_2[4] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.127     ;
; -2.779 ; data_2[0] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.127     ;
; -2.778 ; data_2[0] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.126     ;
; -2.777 ; data_1[3] ; sum[28] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 12.681     ;
; -2.775 ; data_2[2] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.123     ;
; -2.774 ; data_2[2] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.122     ;
; -2.774 ; data_1[0] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.122     ;
; -2.773 ; data_2[4] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.121     ;
; -2.773 ; data_1[0] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.121     ;
; -2.772 ; data_1[4] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.120     ;
; -2.766 ; data_1[4] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.114     ;
; -2.734 ; data_2[7] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.082     ;
; -2.734 ; data_2[5] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.082     ;
; -2.734 ; data_2[3] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.082     ;
; -2.733 ; data_2[5] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.081     ;
; -2.733 ; data_2[3] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.081     ;
; -2.732 ; data_1[1] ; sum[32] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.080     ;
; -2.731 ; data_1[1] ; sum[31] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.079     ;
; -2.729 ; data_1[3] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.077     ;
; -2.729 ; data_2[1] ; sum[32] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.077     ;
; -2.728 ; data_2[7] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.076     ;
; -2.728 ; data_1[5] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.076     ;
; -2.728 ; data_1[3] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.076     ;
; -2.728 ; data_2[1] ; sum[31] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.076     ;
; -2.727 ; data_1[5] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.075     ;
; -2.726 ; data_1[7] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.074     ;
; -2.720 ; data_1[7] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.068     ;
; -2.691 ; data_2[2] ; sum[28] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 12.595     ;
; -2.658 ; data_1[6] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.006     ;
; -2.658 ; data_1[2] ; sum[32] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.006     ;
; -2.657 ; data_1[6] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.005     ;
; -2.657 ; data_1[2] ; sum[31] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 13.005     ;
; -2.650 ; data_2[5] ; sum[28] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 12.554     ;
; -2.648 ; data_2[4] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 12.996     ;
; -2.647 ; data_2[4] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 12.995     ;
; -2.647 ; data_2[0] ; sum[32] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 12.995     ;
; -2.646 ; data_2[0] ; sum[31] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 12.994     ;
; -2.644 ; data_1[5] ; sum[28] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 12.548     ;
; -2.643 ; data_2[2] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 12.991     ;
; -2.642 ; data_2[6] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 12.990     ;
; -2.642 ; data_2[2] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 12.990     ;
; -2.642 ; data_1[0] ; sum[32] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 12.990     ;
; -2.641 ; data_1[4] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 12.989     ;
; -2.641 ; data_1[0] ; sum[31] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 12.989     ;
; -2.640 ; data_1[4] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 12.988     ;
; -2.636 ; data_2[6] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 12.984     ;
; -2.603 ; data_2[7] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 12.951     ;
; -2.602 ; data_2[7] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 12.950     ;
; -2.602 ; data_2[5] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 12.950     ;
; -2.602 ; data_2[3] ; sum[32] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 12.950     ;
; -2.601 ; data_2[5] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 12.949     ;
; -2.601 ; data_2[3] ; sum[31] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 12.949     ;
+--------+-----------+---------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk50'                                                               ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 18.714 ; pll_on    ; pll_on  ; clk50        ; clk50       ; 20.000       ; -0.127     ; 1.177      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                    ;
+-------+-------------------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.330 ; sum_ram_data_in[6]      ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a6~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 0.995      ;
; 0.332 ; filter_test:ff1|out[23] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a23~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 0.996      ;
; 0.332 ; filter_test:ff1|out[32] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a0~porta_datain_reg0   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.001      ;
; 0.334 ; sum_ram_data_in[13]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.004      ;
; 0.335 ; sum_ram_data_in[38]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a6~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.000      ;
; 0.335 ; filter_test:ff1|out[31] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a31~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 0.998      ;
; 0.335 ; filter_test:ff1|out[45] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a14~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 0.999      ;
; 0.337 ; filter_test:ff1|out[12] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a12~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.001      ;
; 0.339 ; output_ram_data_in[5]   ; output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a5~porta_datain_reg0     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.006      ;
; 0.340 ; filter_test:ff1|out[21] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a20~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.004      ;
; 0.340 ; sum_write_addr[0]       ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a0~porta_address_reg0       ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 0.999      ;
; 0.340 ; filter_test:ff1|out[55] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a23~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.004      ;
; 0.341 ; filt_write_addr[4]      ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a18~porta_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.000      ;
; 0.341 ; sum_ram_data_in[20]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a3~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.003      ;
; 0.341 ; sum_ram_data_in[8]      ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.006      ;
; 0.342 ; output_ram_data_in[24]  ; output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a24~porta_datain_reg0    ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.017      ;
; 0.343 ; sum_ram_data_in[37]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.013      ;
; 0.344 ; sum_ram_data_in[29]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.014      ;
; 0.345 ; filter_test:ff1|out[94] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a31~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.013      ;
; 0.345 ; filter_test:ff1|out[46] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a14~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.009      ;
; 0.345 ; filter_test:ff1|out[64] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a0~porta_datain_reg0   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.014      ;
; 0.346 ; filter_test:ff1|out[3]  ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a3~porta_datain_reg0   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.010      ;
; 0.347 ; filter_test:ff1|out[85] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a22~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.011      ;
; 0.347 ; sum_ram_data_in[17]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.017      ;
; 0.348 ; filter_test:ff1|out[0]  ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a0~porta_datain_reg0   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.017      ;
; 0.349 ; filter_test:ff1|out[20] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a20~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.013      ;
; 0.349 ; output_ram_data_in[25]  ; output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a25~porta_datain_reg0    ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.013      ;
; 0.349 ; filter_test:ff1|out[92] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a28~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.018      ;
; 0.349 ; filter_test:ff1|out[87] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a23~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.013      ;
; 0.350 ; sum_ram_data_in[30]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a6~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.015      ;
; 0.350 ; filter_test:ff1|out[9]  ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a8~porta_datain_reg0   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.014      ;
; 0.351 ; filter_test:ff1|out[36] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a4~porta_datain_reg0   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.016      ;
; 0.351 ; filter_test:ff1|out[91] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a27~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.020      ;
; 0.352 ; filt_write_addr[0]      ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a18~porta_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.011      ;
; 0.352 ; filter_test:ff1|out[13] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a12~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.016      ;
; 0.354 ; filter_test:ff1|out[54] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a22~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.018      ;
; 0.354 ; filter_test:ff1|out[95] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a31~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.022      ;
; 0.355 ; sum_ram_data_in[11]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a3~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.017      ;
; 0.358 ; sum_ram_data_in[22]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a6~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.023      ;
; 0.358 ; filter_test:ff1|out[22] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a22~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.022      ;
; 0.358 ; filter_test:ff1|out[84] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a20~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.022      ;
; 0.358 ; output_write_addr[1]    ; output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a3~porta_address_reg0    ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.016      ;
; 0.359 ; filter_test:ff1|out[53] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a22~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.023      ;
; 0.359 ; filter_test:ff1|out[8]  ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a8~porta_datain_reg0   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.026      ;
; 0.359 ; sum_ram_data_in[16]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.024      ;
; 0.363 ; sum_ram_data_in[0]      ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.464      ; 1.049      ;
; 0.363 ; sum_ram_data_in[15]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.028      ;
; 0.366 ; sum_ram_data_in[5]      ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.036      ;
; 0.368 ; sum_ram_data_in[21]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.038      ;
; 0.369 ; sum_ram_data_in[7]      ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.034      ;
; 0.374 ; filter_test:ff1|out[24] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a24~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.033      ;
; 0.374 ; sum_ram_data_in[23]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.039      ;
; 0.374 ; output_ram_data_in[21]  ; output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a21~porta_datain_reg0    ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.038      ;
; 0.375 ; sum_ram_data_in[34]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a1~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.041      ;
; 0.375 ; sum_ram_data_in[12]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.045      ;
; 0.377 ; filter_test:ff1|out[52] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a20~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.041      ;
; 0.380 ; filter_test:ff1|out[63] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a31~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.048      ;
; 0.382 ; output_write_addr[7]    ; output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a6~porta_address_reg0    ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.045      ;
; 0.383 ; sum_ram_data_in[2]      ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a1~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.049      ;
; 0.384 ; output_ram_data_in[11]  ; output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a11~porta_datain_reg0    ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 1.069      ;
; 0.385 ; filter_test:ff1|out[90] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a27~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.054      ;
; 0.386 ; sum_ram_data_in[26]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a1~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.052      ;
; 0.386 ; filt_write_addr[1]      ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a18~porta_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.045      ;
; 0.389 ; sum_ram_data_in[18]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a1~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.055      ;
; 0.389 ; filter_test:ff1|out[77] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a14~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.058      ;
; 0.389 ; filter_test:ff1|out[65] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a2~porta_datain_reg0   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 1.068      ;
; 0.393 ; sum_ram_data_in[14]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a3~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.068      ;
; 0.393 ; output_write_addr[4]    ; output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a3~porta_address_reg0    ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.051      ;
; 0.394 ; output_ram_data_in[7]   ; output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a7~porta_datain_reg0     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 1.075      ;
; 0.395 ; sum_ram_data_in[3]      ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a3~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.070      ;
; 0.395 ; filter_test:ff1|out[72] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a8~porta_datain_reg0   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.059      ;
; 0.399 ; output_write_addr[7]    ; output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a14~porta_address_reg0   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.067      ;
; 0.400 ; filter_test:ff1|out[40] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a8~porta_datain_reg0   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.062      ;
; 0.400 ; sum_ram_data_in[24]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.065      ;
; 0.401 ; sum_ram_data_in[27]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a3~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.076      ;
; 0.401 ; filter_test:ff1|out[5]  ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a4~porta_datain_reg0   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.074      ;
; 0.401 ; proc_write_addr[0]      ; proc_write_addr[0]                                                                                               ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; processing_state[0]     ; processing_state[0]                                                                                              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; processing_state[1]     ; processing_state[1]                                                                                              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; processing_state[2]     ; processing_state[2]                                                                                              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; p[17]                   ; p[17]                                                                                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; p[18]                   ; p[18]                                                                                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; p[19]                   ; p[19]                                                                                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; p[20]                   ; p[20]                                                                                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; p[21]                   ; p[21]                                                                                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; p[22]                   ; p[22]                                                                                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; p[23]                   ; p[23]                                                                                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; p[24]                   ; p[24]                                                                                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; p[25]                   ; p[25]                                                                                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; p[26]                   ; p[26]                                                                                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; p[27]                   ; p[27]                                                                                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; p[28]                   ; p[28]                                                                                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; p[29]                   ; p[29]                                                                                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; p[30]                   ; p[30]                                                                                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; p[11]                   ; p[11]                                                                                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; p[13]                   ; p[13]                                                                                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; p[15]                   ; p[15]                                                                                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; p[16]                   ; p[16]                                                                                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; j[0]                    ; j[0]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sum_write_en            ; sum_write_en                                                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
+-------+-------------------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk50'                                                               ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.759 ; pll_on    ; pll_on  ; clk50        ; clk50       ; 0.000        ; 0.127      ; 1.072      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                               ;
+------------+-----------------+--------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note                                                          ;
+------------+-----------------+--------------------------------------------------+---------------------------------------------------------------+
; 84.75 MHz  ; 84.75 MHz       ; pll1|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 866.55 MHz ; 250.0 MHz       ; clk50                                            ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll1|altpll_component|auto_generated|pll1|clk[0] ; -1.799 ; -31.690       ;
; clk50                                            ; 18.846 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.334 ; 0.000         ;
; clk50                                            ; 0.702 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll1|altpll_component|auto_generated|pll1|clk[0] ; 4.633 ; 0.000         ;
; clk50                                            ; 9.674 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                              ;
+--------+-----------+---------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -1.799 ; data_1[1] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 12.124     ;
; -1.795 ; data_2[1] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 12.120     ;
; -1.786 ; data_1[1] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 12.111     ;
; -1.782 ; data_2[1] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 12.107     ;
; -1.744 ; data_1[2] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 12.069     ;
; -1.731 ; data_1[2] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 12.056     ;
; -1.726 ; data_2[0] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 12.051     ;
; -1.720 ; data_1[0] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 12.045     ;
; -1.713 ; data_2[0] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 12.038     ;
; -1.707 ; data_1[0] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 12.032     ;
; -1.698 ; data_1[1] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 12.023     ;
; -1.694 ; data_2[1] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 12.019     ;
; -1.685 ; data_2[3] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 12.010     ;
; -1.679 ; data_1[3] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 12.004     ;
; -1.672 ; data_2[3] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.997     ;
; -1.670 ; data_1[1] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.995     ;
; -1.666 ; data_1[3] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.991     ;
; -1.666 ; data_2[1] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.991     ;
; -1.644 ; data_1[1] ; sum[28] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 11.559     ;
; -1.643 ; data_1[2] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.968     ;
; -1.640 ; data_2[1] ; sum[28] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 11.555     ;
; -1.625 ; data_2[0] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.950     ;
; -1.619 ; data_1[0] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.944     ;
; -1.615 ; data_1[2] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.940     ;
; -1.605 ; data_2[2] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.930     ;
; -1.597 ; data_2[0] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.922     ;
; -1.592 ; data_2[2] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.917     ;
; -1.591 ; data_1[0] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.916     ;
; -1.589 ; data_1[2] ; sum[28] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 11.504     ;
; -1.584 ; data_2[3] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.909     ;
; -1.582 ; data_1[1] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.907     ;
; -1.578 ; data_1[3] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.903     ;
; -1.578 ; data_2[1] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.903     ;
; -1.571 ; data_2[0] ; sum[28] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 11.486     ;
; -1.569 ; data_2[5] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.894     ;
; -1.565 ; data_1[0] ; sum[28] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 11.480     ;
; -1.562 ; data_1[5] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.887     ;
; -1.556 ; data_2[5] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.881     ;
; -1.556 ; data_2[3] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.881     ;
; -1.554 ; data_1[1] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.879     ;
; -1.550 ; data_1[3] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.875     ;
; -1.550 ; data_2[1] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.875     ;
; -1.549 ; data_1[5] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.874     ;
; -1.530 ; data_2[3] ; sum[28] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 11.445     ;
; -1.527 ; data_1[2] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.852     ;
; -1.524 ; data_1[3] ; sum[28] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 11.439     ;
; -1.509 ; data_2[0] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.834     ;
; -1.504 ; data_2[2] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.829     ;
; -1.503 ; data_1[0] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.828     ;
; -1.499 ; data_1[6] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.824     ;
; -1.499 ; data_1[2] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.824     ;
; -1.495 ; data_2[4] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.820     ;
; -1.487 ; data_1[4] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.812     ;
; -1.486 ; data_1[6] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.811     ;
; -1.482 ; data_2[4] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.807     ;
; -1.481 ; data_2[0] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.806     ;
; -1.476 ; data_2[2] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.801     ;
; -1.475 ; data_1[0] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.800     ;
; -1.474 ; data_1[4] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.799     ;
; -1.468 ; data_2[5] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.793     ;
; -1.468 ; data_2[3] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.793     ;
; -1.466 ; data_1[1] ; sum[32] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.791     ;
; -1.462 ; data_1[3] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.787     ;
; -1.462 ; data_2[1] ; sum[32] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.787     ;
; -1.461 ; data_1[5] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.786     ;
; -1.454 ; data_2[7] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.779     ;
; -1.450 ; data_2[2] ; sum[28] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 11.365     ;
; -1.445 ; data_1[7] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.770     ;
; -1.441 ; data_2[7] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.766     ;
; -1.440 ; data_2[5] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.765     ;
; -1.440 ; data_2[3] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.765     ;
; -1.438 ; data_1[1] ; sum[31] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.763     ;
; -1.434 ; data_1[3] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.759     ;
; -1.434 ; data_2[1] ; sum[31] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.759     ;
; -1.433 ; data_1[5] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.758     ;
; -1.432 ; data_1[7] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.757     ;
; -1.414 ; data_2[5] ; sum[28] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 11.329     ;
; -1.411 ; data_1[2] ; sum[32] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.736     ;
; -1.407 ; data_1[5] ; sum[28] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 11.322     ;
; -1.398 ; data_1[6] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.723     ;
; -1.394 ; data_2[4] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.719     ;
; -1.393 ; data_2[0] ; sum[32] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.718     ;
; -1.388 ; data_2[2] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.713     ;
; -1.387 ; data_1[0] ; sum[32] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.712     ;
; -1.386 ; data_1[4] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.711     ;
; -1.383 ; data_1[2] ; sum[31] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.708     ;
; -1.373 ; data_2[6] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.698     ;
; -1.370 ; data_1[6] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.695     ;
; -1.366 ; data_2[4] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.691     ;
; -1.365 ; data_2[0] ; sum[31] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.690     ;
; -1.360 ; data_2[6] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.685     ;
; -1.360 ; data_2[2] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.685     ;
; -1.359 ; data_1[0] ; sum[31] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.684     ;
; -1.358 ; data_1[4] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.683     ;
; -1.353 ; data_2[7] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.678     ;
; -1.352 ; data_2[5] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.677     ;
; -1.352 ; data_2[3] ; sum[32] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.677     ;
; -1.350 ; data_1[1] ; sum[30] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.675     ;
; -1.346 ; data_1[3] ; sum[32] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.671     ;
; -1.346 ; data_2[1] ; sum[30] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.671     ;
+--------+-----------+---------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk50'                                                                ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 18.846 ; pll_on    ; pll_on  ; clk50        ; clk50       ; 20.000       ; -0.114     ; 1.059      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                     ;
+-------+-------------------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.334 ; sum_ram_data_in[6]      ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a6~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 0.931      ;
; 0.335 ; filter_test:ff1|out[32] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a0~porta_datain_reg0   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.936      ;
; 0.337 ; sum_ram_data_in[37]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.939      ;
; 0.339 ; sum_ram_data_in[38]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a6~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 0.936      ;
; 0.341 ; filt_write_addr[4]      ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a18~porta_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 0.932      ;
; 0.341 ; sum_write_addr[0]       ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a0~porta_address_reg0       ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 0.932      ;
; 0.341 ; output_ram_data_in[24]  ; output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a24~porta_datain_reg0    ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.948      ;
; 0.341 ; filter_test:ff1|out[94] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a31~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 0.940      ;
; 0.341 ; filter_test:ff1|out[64] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a0~porta_datain_reg0   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.942      ;
; 0.342 ; output_ram_data_in[5]   ; output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a5~porta_datain_reg0     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 0.941      ;
; 0.342 ; filter_test:ff1|out[0]  ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a0~porta_datain_reg0   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.943      ;
; 0.343 ; filter_test:ff1|out[21] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a20~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.938      ;
; 0.343 ; filter_test:ff1|out[9]  ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a8~porta_datain_reg0   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.939      ;
; 0.343 ; sum_ram_data_in[13]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.945      ;
; 0.343 ; output_ram_data_in[25]  ; output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a25~porta_datain_reg0    ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.938      ;
; 0.343 ; filter_test:ff1|out[92] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a28~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.944      ;
; 0.343 ; filter_test:ff1|out[23] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a23~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.938      ;
; 0.343 ; filter_test:ff1|out[46] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a14~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.939      ;
; 0.344 ; filter_test:ff1|out[20] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a20~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.939      ;
; 0.344 ; sum_ram_data_in[17]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.946      ;
; 0.344 ; sum_ram_data_in[8]      ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.940      ;
; 0.344 ; filter_test:ff1|out[31] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a31~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.938      ;
; 0.344 ; filter_test:ff1|out[12] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a12~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.940      ;
; 0.345 ; filter_test:ff1|out[36] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a4~porta_datain_reg0   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.941      ;
; 0.345 ; sum_ram_data_in[20]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a3~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.939      ;
; 0.346 ; sum_ram_data_in[30]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a6~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 0.943      ;
; 0.346 ; filter_test:ff1|out[91] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a27~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 0.945      ;
; 0.346 ; filter_test:ff1|out[45] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a14~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.942      ;
; 0.347 ; filter_test:ff1|out[54] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a22~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.943      ;
; 0.347 ; filter_test:ff1|out[87] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a23~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.942      ;
; 0.348 ; filt_write_addr[0]      ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a18~porta_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 0.939      ;
; 0.348 ; sum_ram_data_in[11]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a3~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.942      ;
; 0.348 ; filter_test:ff1|out[13] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a12~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.944      ;
; 0.349 ; filter_test:ff1|out[85] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a22~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.945      ;
; 0.349 ; filter_test:ff1|out[55] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a23~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.944      ;
; 0.351 ; sum_ram_data_in[29]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.953      ;
; 0.352 ; p[11]                   ; p[11]                                                                                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; proc_write_addr[0]      ; proc_write_addr[0]                                                                                               ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; p[31]                   ; p[31]                                                                                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; processing_state[0]     ; processing_state[0]                                                                                              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; processing_state[1]     ; processing_state[1]                                                                                              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; processing_state[2]     ; processing_state[2]                                                                                              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; p[17]                   ; p[17]                                                                                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; p[18]                   ; p[18]                                                                                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; p[19]                   ; p[19]                                                                                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; p[20]                   ; p[20]                                                                                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; p[21]                   ; p[21]                                                                                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; p[22]                   ; p[22]                                                                                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; p[23]                   ; p[23]                                                                                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; p[24]                   ; p[24]                                                                                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; p[25]                   ; p[25]                                                                                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; p[26]                   ; p[26]                                                                                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; p[27]                   ; p[27]                                                                                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; p[28]                   ; p[28]                                                                                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; p[29]                   ; p[29]                                                                                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; p[30]                   ; p[30]                                                                                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; p[12]                   ; p[12]                                                                                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; p[13]                   ; p[13]                                                                                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; p[14]                   ; p[14]                                                                                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; p[15]                   ; p[15]                                                                                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; p[16]                   ; p[16]                                                                                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; j[0]                    ; j[0]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; debug.0000              ; debug.0000                                                                                                       ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sum_write_en            ; sum_write_en                                                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; filtering               ; filtering                                                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; state.done_s            ; state.done_s                                                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sum_read_addr[8]        ; sum_read_addr[8]                                                                                                 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sum_read_addr[9]        ; sum_read_addr[9]                                                                                                 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TX_START                ; TX_START                                                                                                         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; summing_state[3]        ; summing_state[3]                                                                                                 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; summing_state[1]        ; summing_state[1]                                                                                                 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; summing_state[2]        ; summing_state[2]                                                                                                 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; j[11]                   ; j[11]                                                                                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; debug.0110              ; debug.0110                                                                                                       ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; state.sending_s         ; state.sending_s                                                                                                  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; state.indexing_s        ; state.indexing_s                                                                                                 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; state.receiving_s       ; state.receiving_s                                                                                                ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; state.processing_s      ; state.processing_s                                                                                               ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; TX:tt1|INDEX[1]         ; TX:tt1|INDEX[1]                                                                                                  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; TX:tt1|INDEX[3]         ; TX:tt1|INDEX[3]                                                                                                  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; TX:tt1|INDEX[2]         ; TX:tt1|INDEX[2]                                                                                                  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; state.summing_s         ; state.summing_s                                                                                                  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; start                   ; start                                                                                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; k[0]                    ; k[0]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; k[8]                    ; k[8]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; k[9]                    ; k[9]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; filter_test:ff1|out[3]  ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a3~porta_datain_reg0   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.951      ;
; 0.356 ; filter_test:ff1|out[84] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a20~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.951      ;
; 0.357 ; filter_test:ff1|out[8]  ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a8~porta_datain_reg0   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 0.956      ;
; 0.358 ; sum_ram_data_in[22]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a6~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 0.955      ;
; 0.358 ; sum_ram_data_in[15]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.954      ;
; 0.358 ; filter_test:ff1|out[95] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a31~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 0.957      ;
; 0.359 ; filter_test:ff1|out[53] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a22~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.955      ;
; 0.359 ; sum_ram_data_in[16]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.955      ;
; 0.361 ; filter_test:ff1|out[22] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a22~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.957      ;
; 0.361 ; sum_ram_data_in[21]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.963      ;
; 0.362 ; output_write_addr[1]    ; output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a3~porta_address_reg0    ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.952      ;
; 0.364 ; summing_state[0]        ; summing_state[0]                                                                                                 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.608      ;
; 0.365 ; TX:tt1|INDEX[0]         ; TX:tt1|INDEX[0]                                                                                                  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; sum_ram_data_in[0]      ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 0.981      ;
+-------+-------------------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk50'                                                                ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.702 ; pll_on    ; pll_on  ; clk50        ; clk50       ; 0.000        ; 0.114      ; 0.987      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll1|altpll_component|auto_generated|pll1|clk[0] ; 3.551  ; 0.000         ;
; clk50                                            ; 19.375 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.132 ; 0.000         ;
; clk50                                            ; 0.328 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll1|altpll_component|auto_generated|pll1|clk[0] ; 4.750 ; 0.000         ;
; clk50                                            ; 9.400 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                             ;
+-------+-----------+---------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 3.551 ; data_1[1] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.594      ;
; 3.553 ; data_2[1] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.592      ;
; 3.562 ; data_1[2] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.583      ;
; 3.563 ; data_2[0] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.582      ;
; 3.564 ; data_1[0] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.581      ;
; 3.611 ; data_1[1] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.534      ;
; 3.613 ; data_2[1] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.532      ;
; 3.615 ; data_2[3] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.530      ;
; 3.619 ; data_1[1] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.526      ;
; 3.621 ; data_2[1] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.524      ;
; 3.622 ; data_1[2] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.523      ;
; 3.623 ; data_1[3] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.522      ;
; 3.623 ; data_2[0] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.522      ;
; 3.624 ; data_1[0] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.521      ;
; 3.630 ; data_2[2] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.515      ;
; 3.630 ; data_1[2] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.515      ;
; 3.631 ; data_2[0] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.514      ;
; 3.632 ; data_1[0] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.513      ;
; 3.675 ; data_2[3] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.470      ;
; 3.679 ; data_1[1] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.466      ;
; 3.681 ; data_2[1] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.464      ;
; 3.683 ; data_1[3] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.462      ;
; 3.683 ; data_2[3] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.462      ;
; 3.685 ; data_1[1] ; sum[28] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 6.254      ;
; 3.687 ; data_1[1] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.458      ;
; 3.687 ; data_2[1] ; sum[28] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 6.252      ;
; 3.689 ; data_2[1] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.456      ;
; 3.690 ; data_2[2] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.455      ;
; 3.690 ; data_1[2] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.455      ;
; 3.691 ; data_2[5] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.454      ;
; 3.691 ; data_1[3] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.454      ;
; 3.691 ; data_2[0] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.454      ;
; 3.692 ; data_1[0] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.453      ;
; 3.696 ; data_1[2] ; sum[28] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 6.243      ;
; 3.697 ; data_2[0] ; sum[28] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 6.242      ;
; 3.698 ; data_1[5] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.447      ;
; 3.698 ; data_2[2] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.447      ;
; 3.698 ; data_1[2] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.447      ;
; 3.698 ; data_1[0] ; sum[28] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 6.241      ;
; 3.699 ; data_2[4] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.446      ;
; 3.699 ; data_2[0] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.446      ;
; 3.700 ; data_1[4] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.445      ;
; 3.700 ; data_1[0] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.445      ;
; 3.733 ; data_1[6] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.412      ;
; 3.743 ; data_2[3] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.402      ;
; 3.747 ; data_1[1] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.398      ;
; 3.749 ; data_2[3] ; sum[28] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 6.190      ;
; 3.749 ; data_2[1] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.396      ;
; 3.751 ; data_2[5] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.394      ;
; 3.751 ; data_1[3] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.394      ;
; 3.751 ; data_2[3] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.394      ;
; 3.755 ; data_1[1] ; sum[32] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.390      ;
; 3.757 ; data_1[3] ; sum[28] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 6.182      ;
; 3.757 ; data_2[1] ; sum[32] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.388      ;
; 3.758 ; data_1[5] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.387      ;
; 3.758 ; data_2[2] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.387      ;
; 3.758 ; data_1[2] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.387      ;
; 3.759 ; data_2[4] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.386      ;
; 3.759 ; data_2[5] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.386      ;
; 3.759 ; data_1[3] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.386      ;
; 3.759 ; data_2[0] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.386      ;
; 3.760 ; data_1[4] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.385      ;
; 3.760 ; data_1[0] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.385      ;
; 3.761 ; data_2[7] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.384      ;
; 3.764 ; data_2[2] ; sum[28] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 6.175      ;
; 3.766 ; data_1[5] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.379      ;
; 3.766 ; data_2[2] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.379      ;
; 3.766 ; data_1[2] ; sum[32] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.379      ;
; 3.767 ; data_2[4] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.378      ;
; 3.767 ; data_2[0] ; sum[32] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.378      ;
; 3.768 ; data_1[4] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.377      ;
; 3.768 ; data_1[0] ; sum[32] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.377      ;
; 3.769 ; data_1[7] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.376      ;
; 3.793 ; data_1[6] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.352      ;
; 3.801 ; data_2[6] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.344      ;
; 3.801 ; data_1[6] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.344      ;
; 3.811 ; data_2[3] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.334      ;
; 3.815 ; data_1[1] ; sum[31] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.330      ;
; 3.817 ; data_2[1] ; sum[31] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.328      ;
; 3.819 ; data_2[5] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.326      ;
; 3.819 ; data_1[3] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.326      ;
; 3.819 ; data_2[3] ; sum[32] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.326      ;
; 3.821 ; data_2[7] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.324      ;
; 3.823 ; data_1[1] ; sum[30] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.322      ;
; 3.825 ; data_2[5] ; sum[28] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 6.114      ;
; 3.825 ; data_2[1] ; sum[30] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.320      ;
; 3.826 ; data_1[5] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.319      ;
; 3.826 ; data_2[2] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.319      ;
; 3.826 ; data_1[2] ; sum[31] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.319      ;
; 3.827 ; data_2[4] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.318      ;
; 3.827 ; data_2[5] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.318      ;
; 3.827 ; data_1[3] ; sum[32] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.318      ;
; 3.827 ; data_2[0] ; sum[31] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.318      ;
; 3.828 ; data_1[4] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.317      ;
; 3.828 ; data_1[0] ; sum[31] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.317      ;
; 3.829 ; data_1[7] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.316      ;
; 3.829 ; data_2[7] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.316      ;
; 3.832 ; data_1[5] ; sum[28] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 6.107      ;
; 3.833 ; data_2[4] ; sum[28] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 6.106      ;
; 3.834 ; data_1[5] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 6.311      ;
+-------+-----------+---------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk50'                                                                ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 19.375 ; pll_on    ; pll_on  ; clk50        ; clk50       ; 20.000       ; -0.070     ; 0.562      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                     ;
+-------+-------------------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.132 ; sum_ram_data_in[6]      ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a6~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.463      ;
; 0.133 ; sum_ram_data_in[38]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a6~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.464      ;
; 0.133 ; output_ram_data_in[5]   ; output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a5~porta_datain_reg0     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.470      ;
; 0.133 ; filter_test:ff1|out[32] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a0~porta_datain_reg0   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.465      ;
; 0.134 ; sum_ram_data_in[13]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.468      ;
; 0.134 ; output_ram_data_in[24]  ; output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a24~porta_datain_reg0    ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.475      ;
; 0.134 ; filter_test:ff1|out[31] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a31~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.464      ;
; 0.134 ; filter_test:ff1|out[45] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a14~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.465      ;
; 0.134 ; filter_test:ff1|out[12] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a12~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.465      ;
; 0.135 ; filter_test:ff1|out[23] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a23~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.464      ;
; 0.136 ; sum_ram_data_in[37]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.470      ;
; 0.137 ; sum_ram_data_in[20]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a3~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.467      ;
; 0.138 ; filter_test:ff1|out[21] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a20~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.468      ;
; 0.138 ; filter_test:ff1|out[8]  ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a8~porta_datain_reg0   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.473      ;
; 0.138 ; filter_test:ff1|out[55] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a23~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.467      ;
; 0.138 ; filter_test:ff1|out[46] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a14~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.469      ;
; 0.139 ; sum_ram_data_in[8]      ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.470      ;
; 0.140 ; filter_test:ff1|out[20] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a20~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.470      ;
; 0.140 ; filter_test:ff1|out[9]  ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a8~porta_datain_reg0   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.471      ;
; 0.140 ; sum_ram_data_in[17]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.474      ;
; 0.140 ; filter_test:ff1|out[94] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a31~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.472      ;
; 0.141 ; sum_write_addr[0]       ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a0~porta_address_reg0       ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.470      ;
; 0.141 ; output_ram_data_in[25]  ; output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a25~porta_datain_reg0    ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.470      ;
; 0.141 ; filter_test:ff1|out[95] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a31~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.473      ;
; 0.141 ; filter_test:ff1|out[3]  ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a3~porta_datain_reg0   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.471      ;
; 0.141 ; filter_test:ff1|out[64] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a0~porta_datain_reg0   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.473      ;
; 0.142 ; filter_test:ff1|out[36] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a4~porta_datain_reg0   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.472      ;
; 0.142 ; filt_write_addr[4]      ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a18~porta_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.471      ;
; 0.142 ; filter_test:ff1|out[92] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a28~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.475      ;
; 0.142 ; filter_test:ff1|out[13] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a12~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.473      ;
; 0.142 ; filter_test:ff1|out[0]  ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a0~porta_datain_reg0   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.474      ;
; 0.143 ; sum_ram_data_in[30]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a6~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.474      ;
; 0.143 ; filter_test:ff1|out[22] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a22~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.473      ;
; 0.143 ; sum_ram_data_in[29]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.477      ;
; 0.143 ; filter_test:ff1|out[91] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a27~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.475      ;
; 0.143 ; filter_test:ff1|out[87] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a23~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.472      ;
; 0.144 ; filter_test:ff1|out[54] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a22~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.474      ;
; 0.144 ; filter_test:ff1|out[85] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a22~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.474      ;
; 0.145 ; sum_ram_data_in[11]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a3~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.475      ;
; 0.146 ; filt_write_addr[0]      ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a18~porta_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.475      ;
; 0.146 ; sum_ram_data_in[5]      ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.480      ;
; 0.146 ; output_ram_data_in[11]  ; output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a11~porta_datain_reg0    ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 0.498      ;
; 0.147 ; sum_ram_data_in[22]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a6~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.478      ;
; 0.147 ; sum_ram_data_in[21]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.481      ;
; 0.148 ; sum_ram_data_in[34]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a1~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.479      ;
; 0.148 ; filter_test:ff1|out[53] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a22~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.478      ;
; 0.148 ; filter_test:ff1|out[84] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a20~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.478      ;
; 0.148 ; sum_ram_data_in[16]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.479      ;
; 0.149 ; sum_ram_data_in[0]      ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.492      ;
; 0.149 ; filter_test:ff1|out[24] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a24~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.475      ;
; 0.149 ; sum_ram_data_in[15]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.480      ;
; 0.149 ; output_write_addr[1]    ; output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a3~porta_address_reg0    ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.477      ;
; 0.150 ; sum_ram_data_in[7]      ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.481      ;
; 0.151 ; output_ram_data_in[21]  ; output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a21~porta_datain_reg0    ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.481      ;
; 0.152 ; sum_ram_data_in[2]      ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a1~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.483      ;
; 0.152 ; sum_ram_data_in[26]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a1~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.483      ;
; 0.152 ; filter_test:ff1|out[52] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a20~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.482      ;
; 0.152 ; sum_ram_data_in[12]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.486      ;
; 0.152 ; sum_ram_data_in[23]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.483      ;
; 0.154 ; sum_ram_data_in[18]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a1~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.485      ;
; 0.154 ; output_ram_data_in[7]   ; output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a7~porta_datain_reg0     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.501      ;
; 0.154 ; filter_test:ff1|out[63] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a31~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.486      ;
; 0.155 ; output_write_addr[7]    ; output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a6~porta_address_reg0    ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.487      ;
; 0.155 ; filter_test:ff1|out[77] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a14~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.488      ;
; 0.157 ; filter_test:ff1|out[65] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a2~porta_datain_reg0   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.499      ;
; 0.158 ; filter_test:ff1|out[90] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a27~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.490      ;
; 0.159 ; filter_test:ff1|out[72] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a8~porta_datain_reg0   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.490      ;
; 0.160 ; filter_test:ff1|out[40] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a8~porta_datain_reg0   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.490      ;
; 0.160 ; filt_write_addr[1]      ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a18~porta_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.489      ;
; 0.160 ; filter_test:ff1|out[93] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a30~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.507      ;
; 0.161 ; sum_ram_data_in[14]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a3~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.498      ;
; 0.162 ; sum_ram_data_in[3]      ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a3~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.499      ;
; 0.162 ; filter_test:ff1|out[5]  ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a4~porta_datain_reg0   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.501      ;
; 0.162 ; sum_ram_data_in[36]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a3~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.492      ;
; 0.164 ; sum_ram_data_in[27]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a3~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.501      ;
; 0.164 ; filter_test:ff1|out[4]  ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a4~porta_datain_reg0   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.503      ;
; 0.166 ; sum_ram_data_in[24]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.497      ;
; 0.167 ; output_write_addr[4]    ; output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a3~porta_address_reg0    ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.495      ;
; 0.168 ; sum_write_addr[0]       ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_address_reg0       ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.498      ;
; 0.169 ; output_write_addr[7]    ; output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a14~porta_address_reg0   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.507      ;
; 0.170 ; filter_test:ff1|out[25] ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a24~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.496      ;
; 0.170 ; output_write_addr[5]    ; output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a6~porta_address_reg0    ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.502      ;
; 0.171 ; filt_write_addr[2]      ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a18~porta_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.500      ;
; 0.171 ; output_write_addr[7]    ; output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a2~porta_address_reg0    ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.500      ;
; 0.174 ; output_write_addr[5]    ; output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a14~porta_address_reg0   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.512      ;
; 0.175 ; sum_ram_data_in[19]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a3~porta_datain_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.512      ;
; 0.176 ; filt_write_addr[0]      ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a10~porta_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.504      ;
; 0.176 ; sum_write_addr[7]       ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a0~porta_address_reg0       ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.505      ;
; 0.176 ; output_write_addr[5]    ; output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a2~porta_address_reg0    ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.505      ;
; 0.177 ; output_write_addr[11]   ; output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a6~porta_address_reg0    ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.509      ;
; 0.178 ; output_write_addr[5]    ; output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a8~porta_address_reg0    ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.513      ;
; 0.180 ; filt_write_addr[1]      ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a10~porta_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.508      ;
; 0.180 ; proc_write_addr[0]      ; proc_write_addr[0]                                                                                               ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; p[31]                   ; p[31]                                                                                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; processing_state[0]     ; processing_state[0]                                                                                              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; processing_state[1]     ; processing_state[1]                                                                                              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; processing_state[2]     ; processing_state[2]                                                                                              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; p[27]                   ; p[27]                                                                                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; p[28]                   ; p[28]                                                                                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; p[29]                   ; p[29]                                                                                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
+-------+-------------------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk50'                                                                ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.328 ; pll_on    ; pll_on  ; clk50        ; clk50       ; 0.000        ; 0.070      ; 0.482      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+---------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                             ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                  ; -3.127  ; 0.132 ; N/A      ; N/A     ; 4.615               ;
;  clk50                                            ; 18.714  ; 0.328 ; N/A      ; N/A     ; 9.400               ;
;  pll1|altpll_component|auto_generated|pll1|clk[0] ; -3.127  ; 0.132 ; N/A      ; N/A     ; 4.615               ;
; Design-wide TNS                                   ; -69.381 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk50                                            ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll1|altpll_component|auto_generated|pll1|clk[0] ; -69.381 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; seg[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; com_UART_TXD  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; com_UART_RXD            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk50                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; tx_key                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; start_key               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; seg[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; seg[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; seg[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; seg[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; seg[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; seg[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; seg1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; seg1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; seg2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; com_UART_TXD  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; seg[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; seg[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; seg[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; seg[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; seg[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; seg[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; seg1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; seg1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; seg2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; com_UART_TXD  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; seg[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; seg[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; seg[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; seg[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; seg[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; seg[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; seg1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; seg1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; seg2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; com_UART_TXD  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+-----------+----------+----------+----------+
; clk50                                            ; clk50                                            ; 1         ; 0        ; 0        ; 0        ;
; clk50                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 814       ; 0        ; 0        ; 0        ;
; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 555348277 ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                   ;
+--------------------------------------------------+--------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+-----------+----------+----------+----------+
; clk50                                            ; clk50                                            ; 1         ; 0        ; 0        ; 0        ;
; clk50                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 814       ; 0        ; 0        ; 0        ;
; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 555348277 ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 7     ; 7    ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 14    ; 14   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                          ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; Target                                           ; Clock                                            ; Type      ; Status      ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; clk50                                            ; clk50                                            ; Base      ; Constrained ;
; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; start_key  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_key     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; com_UART_TXD ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; start_key  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_key     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; com_UART_TXD ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Tue Dec  5 19:17:59 2023
Info: Command: quartus_sta filter_test -c filter_test
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'filter_test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk50 clk50
    Info (332110): create_generated_clock -source {pll1|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {pll1|altpll_component|auto_generated|pll1|clk[0]} {pll1|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.127
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.127             -69.381 pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    18.714               0.000 clk50 
Info (332146): Worst-case hold slack is 0.330
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.330               0.000 pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.759               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.615
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.615               0.000 pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.744               0.000 clk50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.799
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.799             -31.690 pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    18.846               0.000 clk50 
Info (332146): Worst-case hold slack is 0.334
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.334               0.000 pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.702               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.633
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.633               0.000 pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.674               0.000 clk50 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.551
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.551               0.000 pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    19.375               0.000 clk50 
Info (332146): Worst-case hold slack is 0.132
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.132               0.000 pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.328               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.750
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.750               0.000 pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.400               0.000 clk50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 544 megabytes
    Info: Processing ended: Tue Dec  5 19:18:02 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


