TimeQuest Timing Analyzer report for DDS
Mon Mar 04 11:03:06 2013
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk_system'
 12. Slow Model Setup: 'PLL|altpll_component|pll|clk[0]'
 13. Slow Model Setup: 'clk_25'
 14. Slow Model Setup: 'dds_ram_wrclock'
 15. Slow Model Setup: 'bus_in_step_to_next_value'
 16. Slow Model Hold: 'clk_25'
 17. Slow Model Hold: 'clk_system'
 18. Slow Model Hold: 'PLL|altpll_component|pll|clk[0]'
 19. Slow Model Hold: 'bus_in_step_to_next_value'
 20. Slow Model Hold: 'dds_ram_wrclock'
 21. Slow Model Recovery: 'bus_in_step_to_next_value'
 22. Slow Model Removal: 'bus_in_step_to_next_value'
 23. Slow Model Minimum Pulse Width: 'dds_ram_wrclock'
 24. Slow Model Minimum Pulse Width: 'bus_in_step_to_next_value'
 25. Slow Model Minimum Pulse Width: 'clk_system'
 26. Slow Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'
 27. Slow Model Minimum Pulse Width: 'clk_25'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Propagation Delay
 33. Minimum Propagation Delay
 34. Fast Model Setup Summary
 35. Fast Model Hold Summary
 36. Fast Model Recovery Summary
 37. Fast Model Removal Summary
 38. Fast Model Minimum Pulse Width Summary
 39. Fast Model Setup: 'dds_ram_wrclock'
 40. Fast Model Setup: 'clk_system'
 41. Fast Model Setup: 'clk_25'
 42. Fast Model Setup: 'bus_in_step_to_next_value'
 43. Fast Model Setup: 'PLL|altpll_component|pll|clk[0]'
 44. Fast Model Hold: 'clk_25'
 45. Fast Model Hold: 'clk_system'
 46. Fast Model Hold: 'PLL|altpll_component|pll|clk[0]'
 47. Fast Model Hold: 'bus_in_step_to_next_value'
 48. Fast Model Hold: 'dds_ram_wrclock'
 49. Fast Model Recovery: 'bus_in_step_to_next_value'
 50. Fast Model Removal: 'bus_in_step_to_next_value'
 51. Fast Model Minimum Pulse Width: 'dds_ram_wrclock'
 52. Fast Model Minimum Pulse Width: 'bus_in_step_to_next_value'
 53. Fast Model Minimum Pulse Width: 'clk_system'
 54. Fast Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'
 55. Fast Model Minimum Pulse Width: 'clk_25'
 56. Setup Times
 57. Hold Times
 58. Clock to Output Times
 59. Minimum Clock to Output Times
 60. Propagation Delay
 61. Minimum Propagation Delay
 62. Multicorner Timing Analysis Summary
 63. Setup Times
 64. Hold Times
 65. Clock to Output Times
 66. Minimum Clock to Output Times
 67. Progagation Delay
 68. Minimum Progagation Delay
 69. Setup Transfers
 70. Hold Transfers
 71. Recovery Transfers
 72. Removal Transfers
 73. Report TCCS
 74. Report RSKM
 75. Unconstrained Paths
 76. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name      ; DDS                                              ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C5T144C6                                      ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------+-------------------------------------+
; Clock Name                      ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                            ; Targets                             ;
+---------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------+-------------------------------------+
; bus_in_step_to_next_value       ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { bus_in_step_to_next_value }       ;
; clk_25                          ; Base      ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { clk_25 }                          ;
; clk_system                      ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { clk_system }                      ;
; dds_ram_wrclock                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { dds_ram_wrclock }                 ;
; PLL|altpll_component|pll|clk[0] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; clk_25 ; PLL|altpll_component|pll|inclk[0] ; { PLL|altpll_component|pll|clk[0] } ;
+---------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                        ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                      ; Note                                                          ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
; 68.79 MHz  ; 68.79 MHz       ; clk_25                          ;                                                               ;
; 196.39 MHz ; 196.39 MHz      ; PLL|altpll_component|pll|clk[0] ;                                                               ;
; 343.05 MHz ; 210.08 MHz      ; dds_ram_wrclock                 ; limit due to low minimum pulse width violation (tcl)          ;
; 353.36 MHz ; 353.36 MHz      ; clk_system                      ;                                                               ;
; 485.67 MHz ; 450.05 MHz      ; bus_in_step_to_next_value       ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------+
; Slow Model Setup Summary                                 ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_system                      ; -2.560 ; -65.896       ;
; PLL|altpll_component|pll|clk[0] ; -2.487 ; -74.769       ;
; clk_25                          ; -1.941 ; -265.870      ;
; dds_ram_wrclock                 ; -1.915 ; -180.541      ;
; bus_in_step_to_next_value       ; -1.059 ; -6.395        ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow Model Hold Summary                                  ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_25                          ; -2.209 ; -2.209        ;
; clk_system                      ; -1.683 ; -1.683        ;
; PLL|altpll_component|pll|clk[0] ; 0.391  ; 0.000         ;
; bus_in_step_to_next_value       ; 0.391  ; 0.000         ;
; dds_ram_wrclock                 ; 0.601  ; 0.000         ;
+---------------------------------+--------+---------------+


+----------------------------------------------------+
; Slow Model Recovery Summary                        ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; bus_in_step_to_next_value ; -0.657 ; -6.570        ;
+---------------------------+--------+---------------+


+---------------------------------------------------+
; Slow Model Removal Summary                        ;
+---------------------------+-------+---------------+
; Clock                     ; Slack ; End Point TNS ;
+---------------------------+-------+---------------+
; bus_in_step_to_next_value ; 1.427 ; 0.000         ;
+---------------------------+-------+---------------+


+----------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; dds_ram_wrclock                 ; -1.880 ; -902.400      ;
; bus_in_step_to_next_value       ; -1.222 ; -11.222       ;
; clk_system                      ; -0.500 ; -56.000       ;
; PLL|altpll_component|pll|clk[0] ; 4.000  ; 0.000         ;
; clk_25                          ; 17.620 ; 0.000         ;
+---------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_system'                                                                                                           ;
+--------+----------------------+-----------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node               ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+-----------------------+---------------------------+-------------+--------------+------------+------------+
; -2.560 ; dds_step_count[3]    ; LED_SDI[0]~reg0       ; bus_in_step_to_next_value ; clk_system  ; 1.000        ; -1.456     ; 2.140      ;
; -2.470 ; dds_step_count[1]    ; LED_SDI[0]~reg0       ; bus_in_step_to_next_value ; clk_system  ; 1.000        ; -1.456     ; 2.050      ;
; -2.433 ; dds_step_count[0]    ; LED_SDI[0]~reg0       ; bus_in_step_to_next_value ; clk_system  ; 1.000        ; -1.456     ; 2.013      ;
; -2.337 ; dds_step_count[2]    ; LED_SDI[0]~reg0       ; bus_in_step_to_next_value ; clk_system  ; 1.000        ; -1.456     ; 1.917      ;
; -1.830 ; ram_process_count[1] ; dds_ram_data_in[13]   ; clk_system                ; clk_system  ; 1.000        ; -0.004     ; 2.862      ;
; -1.830 ; ram_process_count[1] ; dds_ram_data_in[5]    ; clk_system                ; clk_system  ; 1.000        ; -0.004     ; 2.862      ;
; -1.790 ; ram_process_count[1] ; dds_ram_data_in[15]   ; clk_system                ; clk_system  ; 1.000        ; 0.004      ; 2.830      ;
; -1.790 ; ram_process_count[1] ; dds_ram_data_in[14]   ; clk_system                ; clk_system  ; 1.000        ; 0.004      ; 2.830      ;
; -1.692 ; ram_process_count[2] ; dds_ram_data_in[13]   ; clk_system                ; clk_system  ; 1.000        ; -0.004     ; 2.724      ;
; -1.692 ; ram_process_count[2] ; dds_ram_data_in[5]    ; clk_system                ; clk_system  ; 1.000        ; -0.004     ; 2.724      ;
; -1.652 ; ram_process_count[2] ; dds_ram_data_in[15]   ; clk_system                ; clk_system  ; 1.000        ; 0.004      ; 2.692      ;
; -1.652 ; ram_process_count[2] ; dds_ram_data_in[14]   ; clk_system                ; clk_system  ; 1.000        ; 0.004      ; 2.692      ;
; -1.605 ; ram_process_count[1] ; dds_ram_data_in[0]    ; clk_system                ; clk_system  ; 1.000        ; 0.025      ; 2.666      ;
; -1.599 ; ram_process_count[1] ; dds_ram_data_in[11]   ; clk_system                ; clk_system  ; 1.000        ; 0.019      ; 2.654      ;
; -1.598 ; ram_process_count[1] ; dds_ram_data_in[10]   ; clk_system                ; clk_system  ; 1.000        ; 0.030      ; 2.664      ;
; -1.577 ; ram_process_count[1] ; dds_ram_data_in[4]    ; clk_system                ; clk_system  ; 1.000        ; 0.020      ; 2.633      ;
; -1.574 ; ram_process_count[1] ; dds_ram_data_in[3]    ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 2.626      ;
; -1.559 ; ram_process_count[0] ; dds_ram_data_in[13]   ; clk_system                ; clk_system  ; 1.000        ; -0.004     ; 2.591      ;
; -1.559 ; ram_process_count[0] ; dds_ram_data_in[5]    ; clk_system                ; clk_system  ; 1.000        ; -0.004     ; 2.591      ;
; -1.555 ; ram_process_count[1] ; dds_ram_wraddress[5]  ; clk_system                ; clk_system  ; 1.000        ; -0.009     ; 2.582      ;
; -1.555 ; ram_process_count[1] ; dds_ram_wraddress[3]  ; clk_system                ; clk_system  ; 1.000        ; -0.009     ; 2.582      ;
; -1.549 ; ram_process_count[1] ; dds_ram_data_in[8]    ; clk_system                ; clk_system  ; 1.000        ; 0.008      ; 2.593      ;
; -1.519 ; ram_process_count[0] ; dds_ram_data_in[15]   ; clk_system                ; clk_system  ; 1.000        ; 0.004      ; 2.559      ;
; -1.519 ; ram_process_count[0] ; dds_ram_data_in[14]   ; clk_system                ; clk_system  ; 1.000        ; 0.004      ; 2.559      ;
; -1.477 ; ram_process_count[1] ; dds_ram_wren          ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 2.513      ;
; -1.467 ; ram_process_count[2] ; dds_ram_data_in[0]    ; clk_system                ; clk_system  ; 1.000        ; 0.025      ; 2.528      ;
; -1.461 ; ram_process_count[2] ; dds_ram_data_in[11]   ; clk_system                ; clk_system  ; 1.000        ; 0.019      ; 2.516      ;
; -1.460 ; ram_process_count[2] ; dds_ram_data_in[10]   ; clk_system                ; clk_system  ; 1.000        ; 0.030      ; 2.526      ;
; -1.449 ; ram_process_count[1] ; fifo_dds_rd_en        ; clk_system                ; clk_system  ; 1.000        ; 0.008      ; 2.493      ;
; -1.439 ; ram_process_count[2] ; dds_ram_data_in[4]    ; clk_system                ; clk_system  ; 1.000        ; 0.020      ; 2.495      ;
; -1.436 ; ram_process_count[2] ; dds_ram_data_in[3]    ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 2.488      ;
; -1.434 ; ram_process_count[1] ; fifo_dds_rd_clk       ; clk_system                ; clk_system  ; 1.000        ; 0.008      ; 2.478      ;
; -1.417 ; ram_process_count[2] ; dds_ram_wraddress[5]  ; clk_system                ; clk_system  ; 1.000        ; -0.009     ; 2.444      ;
; -1.417 ; ram_process_count[2] ; dds_ram_wraddress[3]  ; clk_system                ; clk_system  ; 1.000        ; -0.009     ; 2.444      ;
; -1.411 ; count_serial[3]      ; LED_SDI[0]~reg0       ; clk_system                ; clk_system  ; 1.000        ; 0.001      ; 2.448      ;
; -1.411 ; ram_process_count[2] ; dds_ram_data_in[8]    ; clk_system                ; clk_system  ; 1.000        ; 0.008      ; 2.455      ;
; -1.406 ; ram_process_count[1] ; dds_ram_wrclock       ; clk_system                ; clk_system  ; 1.000        ; 0.008      ; 2.450      ;
; -1.379 ; ram_process_count[0] ; fifo_dds_rd_en        ; clk_system                ; clk_system  ; 1.000        ; 0.008      ; 2.423      ;
; -1.371 ; ram_process_count[1] ; dds_ram_data_in[1]    ; clk_system                ; clk_system  ; 1.000        ; 0.026      ; 2.433      ;
; -1.370 ; ram_process_count[1] ; dds_ram_data_in[7]    ; clk_system                ; clk_system  ; 1.000        ; 0.021      ; 2.427      ;
; -1.356 ; ram_process_count[1] ; dds_ram_data_in[12]   ; clk_system                ; clk_system  ; 1.000        ; 0.002      ; 2.394      ;
; -1.344 ; ram_process_count[0] ; dds_ram_wren          ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 2.380      ;
; -1.334 ; ram_process_count[0] ; dds_ram_data_in[0]    ; clk_system                ; clk_system  ; 1.000        ; 0.025      ; 2.395      ;
; -1.328 ; ram_process_count[0] ; dds_ram_data_in[11]   ; clk_system                ; clk_system  ; 1.000        ; 0.019      ; 2.383      ;
; -1.327 ; ram_process_count[0] ; dds_ram_data_in[10]   ; clk_system                ; clk_system  ; 1.000        ; 0.030      ; 2.393      ;
; -1.306 ; ram_process_count[0] ; dds_ram_data_in[4]    ; clk_system                ; clk_system  ; 1.000        ; 0.020      ; 2.362      ;
; -1.305 ; ram_process_count[1] ; dds_ram_data_in[6]    ; clk_system                ; clk_system  ; 1.000        ; 0.002      ; 2.343      ;
; -1.303 ; ram_process_count[0] ; dds_ram_data_in[3]    ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 2.355      ;
; -1.300 ; ram_process_count[1] ; dds_ram_data_in[2]    ; clk_system                ; clk_system  ; 1.000        ; 0.003      ; 2.339      ;
; -1.291 ; count_serial[1]      ; LED_SDI[0]~reg0       ; clk_system                ; clk_system  ; 1.000        ; 0.001      ; 2.328      ;
; -1.284 ; ram_process_count[0] ; dds_ram_wraddress[5]  ; clk_system                ; clk_system  ; 1.000        ; -0.009     ; 2.311      ;
; -1.284 ; ram_process_count[0] ; dds_ram_wraddress[3]  ; clk_system                ; clk_system  ; 1.000        ; -0.009     ; 2.311      ;
; -1.278 ; ram_process_count[0] ; dds_ram_data_in[8]    ; clk_system                ; clk_system  ; 1.000        ; 0.008      ; 2.322      ;
; -1.273 ; ram_process_count[0] ; dds_ram_wrclock       ; clk_system                ; clk_system  ; 1.000        ; 0.008      ; 2.317      ;
; -1.252 ; write_ram_address[0] ; write_ram_address[11] ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 2.288      ;
; -1.233 ; ram_process_count[2] ; dds_ram_data_in[1]    ; clk_system                ; clk_system  ; 1.000        ; 0.026      ; 2.295      ;
; -1.232 ; ram_process_count[2] ; dds_ram_data_in[7]    ; clk_system                ; clk_system  ; 1.000        ; 0.021      ; 2.289      ;
; -1.218 ; ram_process_count[2] ; dds_ram_data_in[12]   ; clk_system                ; clk_system  ; 1.000        ; 0.002      ; 2.256      ;
; -1.181 ; write_ram_address[0] ; write_ram_address[10] ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 2.217      ;
; -1.178 ; ram_process_count[2] ; fifo_dds_rd_en        ; clk_system                ; clk_system  ; 1.000        ; 0.008      ; 2.222      ;
; -1.167 ; ram_process_count[2] ; dds_ram_data_in[6]    ; clk_system                ; clk_system  ; 1.000        ; 0.002      ; 2.205      ;
; -1.162 ; ram_process_count[2] ; dds_ram_data_in[2]    ; clk_system                ; clk_system  ; 1.000        ; 0.003      ; 2.201      ;
; -1.142 ; write_ram_address[1] ; write_ram_address[11] ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 2.178      ;
; -1.131 ; ram_process_count[0] ; write_ram_address[0]  ; clk_system                ; clk_system  ; 1.000        ; -0.002     ; 2.165      ;
; -1.131 ; ram_process_count[0] ; write_ram_address[1]  ; clk_system                ; clk_system  ; 1.000        ; -0.002     ; 2.165      ;
; -1.131 ; ram_process_count[0] ; write_ram_address[2]  ; clk_system                ; clk_system  ; 1.000        ; -0.002     ; 2.165      ;
; -1.131 ; ram_process_count[0] ; write_ram_address[3]  ; clk_system                ; clk_system  ; 1.000        ; -0.002     ; 2.165      ;
; -1.131 ; ram_process_count[0] ; write_ram_address[4]  ; clk_system                ; clk_system  ; 1.000        ; -0.002     ; 2.165      ;
; -1.131 ; ram_process_count[0] ; write_ram_address[5]  ; clk_system                ; clk_system  ; 1.000        ; -0.002     ; 2.165      ;
; -1.131 ; ram_process_count[0] ; write_ram_address[6]  ; clk_system                ; clk_system  ; 1.000        ; -0.002     ; 2.165      ;
; -1.131 ; ram_process_count[0] ; write_ram_address[7]  ; clk_system                ; clk_system  ; 1.000        ; -0.002     ; 2.165      ;
; -1.131 ; ram_process_count[0] ; write_ram_address[8]  ; clk_system                ; clk_system  ; 1.000        ; -0.002     ; 2.165      ;
; -1.131 ; ram_process_count[0] ; write_ram_address[9]  ; clk_system                ; clk_system  ; 1.000        ; -0.002     ; 2.165      ;
; -1.131 ; ram_process_count[0] ; write_ram_address[10] ; clk_system                ; clk_system  ; 1.000        ; -0.002     ; 2.165      ;
; -1.131 ; ram_process_count[0] ; write_ram_address[11] ; clk_system                ; clk_system  ; 1.000        ; -0.002     ; 2.165      ;
; -1.127 ; ram_process_count[1] ; ram_process_count[1]  ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 2.163      ;
; -1.111 ; write_ram_address[2] ; write_ram_address[11] ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 2.147      ;
; -1.110 ; write_ram_address[0] ; write_ram_address[9]  ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 2.146      ;
; -1.100 ; ram_process_count[0] ; dds_ram_data_in[1]    ; clk_system                ; clk_system  ; 1.000        ; 0.026      ; 2.162      ;
; -1.099 ; ram_process_count[0] ; dds_ram_data_in[7]    ; clk_system                ; clk_system  ; 1.000        ; 0.021      ; 2.156      ;
; -1.085 ; ram_process_count[0] ; dds_ram_data_in[12]   ; clk_system                ; clk_system  ; 1.000        ; 0.002      ; 2.123      ;
; -1.071 ; write_ram_address[1] ; write_ram_address[10] ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 2.107      ;
; -1.057 ; count_serial[3]      ; LED_LE~reg0           ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 2.093      ;
; -1.045 ; ram_process_count[2] ; dds_ram_wren          ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 2.081      ;
; -1.040 ; write_ram_address[3] ; write_ram_address[11] ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 2.076      ;
; -1.040 ; write_ram_address[2] ; write_ram_address[10] ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 2.076      ;
; -1.039 ; write_ram_address[0] ; write_ram_address[8]  ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 2.075      ;
; -1.038 ; ram_process_count[1] ; dds_ram_wraddress[11] ; clk_system                ; clk_system  ; 1.000        ; 0.012      ; 2.086      ;
; -1.038 ; ram_process_count[1] ; dds_ram_wraddress[0]  ; clk_system                ; clk_system  ; 1.000        ; 0.012      ; 2.086      ;
; -1.038 ; ram_process_count[1] ; dds_ram_data_in[9]    ; clk_system                ; clk_system  ; 1.000        ; 0.012      ; 2.086      ;
; -1.034 ; ram_process_count[0] ; dds_ram_data_in[6]    ; clk_system                ; clk_system  ; 1.000        ; 0.002      ; 2.072      ;
; -1.034 ; count_serial[2]      ; LED_LE~reg0           ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 2.070      ;
; -1.029 ; ram_process_count[0] ; dds_ram_data_in[2]    ; clk_system                ; clk_system  ; 1.000        ; 0.003      ; 2.068      ;
; -1.000 ; write_ram_address[1] ; write_ram_address[9]  ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 2.036      ;
; -0.993 ; ram_process_count[3] ; write_ram_address[0]  ; clk_system                ; clk_system  ; 1.000        ; -0.003     ; 2.026      ;
; -0.993 ; ram_process_count[3] ; write_ram_address[1]  ; clk_system                ; clk_system  ; 1.000        ; -0.003     ; 2.026      ;
; -0.993 ; ram_process_count[3] ; write_ram_address[2]  ; clk_system                ; clk_system  ; 1.000        ; -0.003     ; 2.026      ;
; -0.993 ; ram_process_count[3] ; write_ram_address[3]  ; clk_system                ; clk_system  ; 1.000        ; -0.003     ; 2.026      ;
; -0.993 ; ram_process_count[3] ; write_ram_address[4]  ; clk_system                ; clk_system  ; 1.000        ; -0.003     ; 2.026      ;
; -0.993 ; ram_process_count[3] ; write_ram_address[5]  ; clk_system                ; clk_system  ; 1.000        ; -0.003     ; 2.026      ;
+--------+----------------------+-----------------------+---------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+---------------------------------+--------------+------------+------------+
; -2.487 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.330     ; 5.193      ;
; -2.487 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.330     ; 5.193      ;
; -2.487 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.330     ; 5.193      ;
; -2.487 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.330     ; 5.193      ;
; -2.487 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ; main_phase_var[6]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.330     ; 5.193      ;
; -2.487 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ; main_phase_var[8]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.330     ; 5.193      ;
; -2.487 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ; main_phase_var[9]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.330     ; 5.193      ;
; -2.487 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.330     ; 5.193      ;
; -2.487 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.330     ; 5.193      ;
; -2.487 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ; main_amplitude_var[10] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.330     ; 5.193      ;
; -2.487 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ; main_amplitude_var[11] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.330     ; 5.193      ;
; -2.404 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.317     ; 5.123      ;
; -2.404 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.317     ; 5.123      ;
; -2.404 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.317     ; 5.123      ;
; -2.404 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.317     ; 5.123      ;
; -2.404 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_phase_var[6]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.317     ; 5.123      ;
; -2.404 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_phase_var[8]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.317     ; 5.123      ;
; -2.404 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_phase_var[9]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.317     ; 5.123      ;
; -2.404 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.317     ; 5.123      ;
; -2.404 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.317     ; 5.123      ;
; -2.404 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_amplitude_var[10] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.317     ; 5.123      ;
; -2.404 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_amplitude_var[11] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.317     ; 5.123      ;
; -2.399 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[28] ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.318     ; 5.117      ;
; -2.399 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[28] ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.318     ; 5.117      ;
; -2.399 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[28] ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.318     ; 5.117      ;
; -2.399 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[28] ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.318     ; 5.117      ;
; -2.399 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[28] ; main_phase_var[6]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.318     ; 5.117      ;
; -2.399 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[28] ; main_phase_var[8]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.318     ; 5.117      ;
; -2.399 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[28] ; main_phase_var[9]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.318     ; 5.117      ;
; -2.399 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[28] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.318     ; 5.117      ;
; -2.399 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[28] ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.318     ; 5.117      ;
; -2.399 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[28] ; main_amplitude_var[10] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.318     ; 5.117      ;
; -2.399 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[28] ; main_amplitude_var[11] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.318     ; 5.117      ;
; -2.380 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.328     ; 5.088      ;
; -2.380 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.328     ; 5.088      ;
; -2.380 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.328     ; 5.088      ;
; -2.380 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.328     ; 5.088      ;
; -2.380 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_phase_var[6]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.328     ; 5.088      ;
; -2.380 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_phase_var[8]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.328     ; 5.088      ;
; -2.380 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_phase_var[9]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.328     ; 5.088      ;
; -2.380 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.328     ; 5.088      ;
; -2.380 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.328     ; 5.088      ;
; -2.380 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_amplitude_var[10] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.328     ; 5.088      ;
; -2.380 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_amplitude_var[11] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.328     ; 5.088      ;
; -2.374 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.334     ; 5.076      ;
; -2.374 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.334     ; 5.076      ;
; -2.374 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.334     ; 5.076      ;
; -2.374 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.334     ; 5.076      ;
; -2.374 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ; main_phase_var[6]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.334     ; 5.076      ;
; -2.374 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ; main_phase_var[8]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.334     ; 5.076      ;
; -2.374 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ; main_phase_var[9]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.334     ; 5.076      ;
; -2.374 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.334     ; 5.076      ;
; -2.374 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.334     ; 5.076      ;
; -2.374 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ; main_amplitude_var[10] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.334     ; 5.076      ;
; -2.374 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ; main_amplitude_var[11] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.334     ; 5.076      ;
; -2.372 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.339     ; 5.069      ;
; -2.372 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.339     ; 5.069      ;
; -2.372 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.339     ; 5.069      ;
; -2.372 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.339     ; 5.069      ;
; -2.372 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[6]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.339     ; 5.069      ;
; -2.372 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[8]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.339     ; 5.069      ;
; -2.372 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[9]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.339     ; 5.069      ;
; -2.372 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.339     ; 5.069      ;
; -2.372 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.339     ; 5.069      ;
; -2.372 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_amplitude_var[10] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.339     ; 5.069      ;
; -2.372 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_amplitude_var[11] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.339     ; 5.069      ;
; -2.359 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.326     ; 5.069      ;
; -2.359 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.326     ; 5.069      ;
; -2.359 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.326     ; 5.069      ;
; -2.359 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.326     ; 5.069      ;
; -2.359 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[6]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.326     ; 5.069      ;
; -2.359 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[8]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.326     ; 5.069      ;
; -2.359 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[9]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.326     ; 5.069      ;
; -2.359 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.326     ; 5.069      ;
; -2.359 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.326     ; 5.069      ;
; -2.359 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_amplitude_var[10] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.326     ; 5.069      ;
; -2.359 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_amplitude_var[11] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.326     ; 5.069      ;
; -2.348 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.322     ; 5.062      ;
; -2.348 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.322     ; 5.062      ;
; -2.348 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.322     ; 5.062      ;
; -2.348 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.322     ; 5.062      ;
; -2.348 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_phase_var[6]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.322     ; 5.062      ;
; -2.348 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_phase_var[8]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.322     ; 5.062      ;
; -2.348 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_phase_var[9]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.322     ; 5.062      ;
; -2.348 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.322     ; 5.062      ;
; -2.348 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.322     ; 5.062      ;
; -2.348 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_amplitude_var[10] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.322     ; 5.062      ;
; -2.348 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_amplitude_var[11] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.322     ; 5.062      ;
; -2.297 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[24] ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.340     ; 4.993      ;
; -2.297 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[24] ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.340     ; 4.993      ;
; -2.297 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[24] ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.340     ; 4.993      ;
; -2.297 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[24] ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.340     ; 4.993      ;
; -2.297 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[24] ; main_phase_var[6]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.340     ; 4.993      ;
; -2.297 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[24] ; main_phase_var[8]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.340     ; 4.993      ;
; -2.297 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[24] ; main_phase_var[9]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.340     ; 4.993      ;
; -2.297 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[24] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.340     ; 4.993      ;
; -2.297 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[24] ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.340     ; 4.993      ;
; -2.297 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[24] ; main_amplitude_var[10] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.340     ; 4.993      ;
; -2.297 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[24] ; main_amplitude_var[11] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.340     ; 4.993      ;
; -2.288 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[30] ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.313     ; 5.011      ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_25'                                                                                                                                                                                                                               ;
+--------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node                                                                                                                                  ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -1.941 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.841     ; 2.065      ;
; -1.855 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg3 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.863     ; 1.957      ;
; -1.802 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.851     ; 1.916      ;
; -1.801 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.864     ; 1.902      ;
; -1.794 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.852     ; 1.907      ;
; -1.784 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg1 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.863     ; 1.886      ;
; -1.778 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.841     ; 1.902      ;
; -1.776 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.855     ; 1.886      ;
; -1.774 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg3 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.868     ; 1.871      ;
; -1.767 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.841     ; 1.891      ;
; -1.767 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.852     ; 1.880      ;
; -1.764 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.847     ; 1.882      ;
; -1.760 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.844     ; 1.881      ;
; -1.757 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.853     ; 1.869      ;
; -1.755 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~porta_address_reg4 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.848     ; 1.872      ;
; -1.751 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.841     ; 1.875      ;
; -1.750 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg2 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.868     ; 1.847      ;
; -1.747 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.847     ; 1.865      ;
; -1.746 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.852     ; 1.859      ;
; -1.745 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg8 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.868     ; 1.842      ;
; -1.744 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.844     ; 1.865      ;
; -1.744 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.852     ; 1.857      ;
; -1.743 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.847     ; 1.861      ;
; -1.741 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.841     ; 1.865      ;
; -1.741 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.847     ; 1.859      ;
; -1.739 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg0 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.868     ; 1.836      ;
; -1.739 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.852     ; 1.852      ;
; -1.738 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~porta_address_reg3 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.859     ; 1.844      ;
; -1.738 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.847     ; 1.856      ;
; -1.737 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.855     ; 1.847      ;
; -1.737 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.855     ; 1.847      ;
; -1.737 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.847     ; 1.855      ;
; -1.736 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~porta_address_reg2 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.859     ; 1.842      ;
; -1.736 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.847     ; 1.854      ;
; -1.735 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg9 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.868     ; 1.832      ;
; -1.735 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.841     ; 1.859      ;
; -1.734 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg1 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.868     ; 1.831      ;
; -1.734 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.852     ; 1.847      ;
; -1.734 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.842     ; 1.857      ;
; -1.732 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.855     ; 1.842      ;
; -1.731 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.853     ; 1.843      ;
; -1.731 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.855     ; 1.841      ;
; -1.731 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.852     ; 1.844      ;
; -1.730 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.852     ; 1.843      ;
; -1.726 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.855     ; 1.836      ;
; -1.726 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.852     ; 1.839      ;
; -1.725 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~porta_address_reg1 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.859     ; 1.831      ;
; -1.724 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.864     ; 1.825      ;
; -1.723 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.841     ; 1.847      ;
; -1.723 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.864     ; 1.824      ;
; -1.722 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.844     ; 1.843      ;
; -1.722 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.853     ; 1.834      ;
; -1.722 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.851     ; 1.836      ;
; -1.720 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.852     ; 1.833      ;
; -1.719 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.841     ; 1.843      ;
; -1.719 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.841     ; 1.843      ;
; -1.719 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.847     ; 1.837      ;
; -1.719 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.847     ; 1.837      ;
; -1.718 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.855     ; 1.828      ;
; -1.718 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.864     ; 1.819      ;
; -1.718 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.847     ; 1.836      ;
; -1.717 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg5 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.868     ; 1.814      ;
; -1.717 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.844     ; 1.838      ;
; -1.717 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.853     ; 1.829      ;
; -1.716 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.853     ; 1.828      ;
; -1.716 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.851     ; 1.830      ;
; -1.716 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.842     ; 1.839      ;
; -1.715 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.847     ; 1.833      ;
; -1.714 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.844     ; 1.835      ;
; -1.714 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.853     ; 1.826      ;
; -1.714 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.855     ; 1.824      ;
; -1.714 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.855     ; 1.824      ;
; -1.714 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.847     ; 1.832      ;
; -1.713 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.844     ; 1.834      ;
; -1.712 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg7 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.868     ; 1.809      ;
; -1.711 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~porta_address_reg5 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.837     ; 1.839      ;
; -1.711 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.847     ; 1.829      ;
; -1.710 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~porta_address_reg6 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.837     ; 1.838      ;
; -1.709 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.853     ; 1.821      ;
; -1.709 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.851     ; 1.823      ;
; -1.707 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.844     ; 1.828      ;
; -1.707 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.847     ; 1.825      ;
; -1.706 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.864     ; 1.807      ;
; -1.706 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.851     ; 1.820      ;
; -1.704 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~porta_address_reg9 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.873     ; 1.796      ;
; -1.704 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg4 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.868     ; 1.801      ;
; -1.704 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.842     ; 1.827      ;
; -1.703 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.853     ; 1.815      ;
; -1.702 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg6 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.868     ; 1.799      ;
; -1.702 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.855     ; 1.812      ;
; -1.701 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.853     ; 1.813      ;
; -1.701 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.847     ; 1.819      ;
; -1.701 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.842     ; 1.824      ;
; -1.700 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~porta_address_reg5 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.859     ; 1.806      ;
; -1.700 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.841     ; 1.824      ;
; -1.700 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.851     ; 1.814      ;
; -1.699 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.847     ; 1.817      ;
; -1.697 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.853     ; 1.809      ;
; -1.695 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.851     ; 1.809      ;
; -1.694 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~porta_address_reg3 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.873     ; 1.786      ;
+--------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'dds_ram_wrclock'                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                   ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.126 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.618      ; 2.209      ;
; -1.021 ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg11 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.613      ; 2.099      ;
; -1.011 ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg11 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.598      ; 2.074      ;
; -1.007 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.609      ; 2.081      ;
; -1.006 ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg11  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.597      ; 2.068      ;
; -0.989 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.593      ; 2.047      ;
; -0.986 ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg11  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.614      ; 2.065      ;
; -0.984 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.645      ; 2.094      ;
; -0.975 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.618      ; 2.058      ;
; -0.972 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.638      ; 2.075      ;
; -0.956 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.629      ; 2.050      ;
; -0.955 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.640      ; 2.060      ;
; -0.952 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.620      ; 2.037      ;
; -0.947 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.641      ; 2.053      ;
; -0.941 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.609      ; 2.015      ;
; -0.937 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.631      ; 2.033      ;
; -0.936 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.618      ; 2.019      ;
; -0.935 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.600      ; 2.000      ;
; -0.935 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.626      ; 2.026      ;
; -0.932 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.614      ; 2.011      ;
; -0.912 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.621      ; 1.998      ;
; -0.891 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.610      ; 1.966      ;
; -0.891 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.629      ; 1.985      ;
; -0.888 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.631      ; 1.984      ;
; -0.885 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.636      ; 1.986      ;
; -0.885 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.625      ; 1.975      ;
; -0.882 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.623      ; 1.970      ;
; -0.876 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.632      ; 1.973      ;
; -0.870 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.631      ; 1.966      ;
; -0.869 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.626      ; 1.960      ;
; -0.868 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.629      ; 1.962      ;
; -0.846 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.622      ; 1.933      ;
; -0.835 ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg11  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.608      ; 1.908      ;
; -0.834 ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg11 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.588      ; 1.887      ;
; -0.834 ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg11 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.602      ; 1.901      ;
; -0.830 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.623      ; 1.918      ;
; -0.819 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.614      ; 1.898      ;
; -0.792 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.627      ; 1.884      ;
; -0.788 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.627      ; 1.880      ;
; -0.782 ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg11 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.593      ; 1.840      ;
; -0.781 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.610      ; 1.856      ;
; -0.781 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.626      ; 1.872      ;
; -0.772 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.620      ; 1.857      ;
; -0.772 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.608      ; 1.845      ;
; -0.772 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.614      ; 1.851      ;
; -0.770 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.625      ; 1.860      ;
; -0.768 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.614      ; 1.847      ;
; -0.767 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.618      ; 1.850      ;
; -0.766 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.600      ; 1.831      ;
; -0.766 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.620      ; 1.851      ;
; -0.766 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.626      ; 1.857      ;
; -0.765 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.600      ; 1.830      ;
; -0.765 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.636      ; 1.866      ;
; -0.765 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.626      ; 1.856      ;
; -0.764 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.631      ; 1.860      ;
; -0.763 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.588      ; 1.816      ;
; -0.763 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.614      ; 1.842      ;
; -0.763 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.614      ; 1.842      ;
; -0.762 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.631      ; 1.858      ;
; -0.760 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.625      ; 1.850      ;
; -0.760 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.631      ; 1.856      ;
; -0.758 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.600      ; 1.823      ;
; -0.757 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.610      ; 1.832      ;
; -0.757 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.629      ; 1.851      ;
; -0.756 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.626      ; 1.847      ;
; -0.754 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.600      ; 1.819      ;
; -0.754 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.629      ; 1.848      ;
; -0.752 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.609      ; 1.826      ;
; -0.751 ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg11 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.624      ; 1.840      ;
; -0.751 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.610      ; 1.826      ;
; -0.750 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.626      ; 1.841      ;
; -0.750 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.626      ; 1.841      ;
; -0.747 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.620      ; 1.832      ;
; -0.742 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.600      ; 1.807      ;
; -0.741 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.636      ; 1.842      ;
; -0.741 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.620      ; 1.826      ;
; -0.739 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.618      ; 1.822      ;
; -0.738 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.610      ; 1.813      ;
; -0.738 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.620      ; 1.823      ;
; -0.738 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.632      ; 1.835      ;
; -0.738 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.632      ; 1.835      ;
; -0.738 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.621      ; 1.824      ;
; -0.738 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.626      ; 1.829      ;
; -0.737 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.614      ; 1.816      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'bus_in_step_to_next_value'                                                                                                   ;
+--------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; -1.059 ; dds_step_count[1] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 2.095      ;
; -1.021 ; dds_step_count[0] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 2.057      ;
; -0.988 ; dds_step_count[1] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 2.024      ;
; -0.987 ; dds_step_count[2] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 2.023      ;
; -0.950 ; dds_step_count[0] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.986      ;
; -0.917 ; dds_step_count[1] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.953      ;
; -0.916 ; dds_step_count[2] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.952      ;
; -0.879 ; dds_step_count[0] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.915      ;
; -0.877 ; dds_step_count[3] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.913      ;
; -0.846 ; dds_step_count[1] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.882      ;
; -0.845 ; dds_step_count[2] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.881      ;
; -0.808 ; dds_step_count[0] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.844      ;
; -0.806 ; dds_step_count[3] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.842      ;
; -0.775 ; dds_step_count[1] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.811      ;
; -0.774 ; dds_step_count[2] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.810      ;
; -0.746 ; dds_step_count[4] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.782      ;
; -0.737 ; dds_step_count[0] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.773      ;
; -0.735 ; dds_step_count[3] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.771      ;
; -0.704 ; dds_step_count[1] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.740      ;
; -0.703 ; dds_step_count[2] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.739      ;
; -0.675 ; dds_step_count[4] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.711      ;
; -0.666 ; dds_step_count[0] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.702      ;
; -0.664 ; dds_step_count[3] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.700      ;
; -0.644 ; dds_step_count[5] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.680      ;
; -0.632 ; dds_step_count[2] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.668      ;
; -0.604 ; dds_step_count[6] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.640      ;
; -0.604 ; dds_step_count[4] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.640      ;
; -0.593 ; dds_step_count[3] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.629      ;
; -0.573 ; dds_step_count[5] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.609      ;
; -0.545 ; dds_step_count[1] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.581      ;
; -0.533 ; dds_step_count[6] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.569      ;
; -0.533 ; dds_step_count[4] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.569      ;
; -0.522 ; dds_step_count[3] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.558      ;
; -0.507 ; dds_step_count[0] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.543      ;
; -0.502 ; dds_step_count[7] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.538      ;
; -0.502 ; dds_step_count[5] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.538      ;
; -0.474 ; dds_step_count[1] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.510      ;
; -0.473 ; dds_step_count[2] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.509      ;
; -0.462 ; dds_step_count[8] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.498      ;
; -0.462 ; dds_step_count[6] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.498      ;
; -0.462 ; dds_step_count[4] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.498      ;
; -0.436 ; dds_step_count[0] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.472      ;
; -0.431 ; dds_step_count[7] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.467      ;
; -0.431 ; dds_step_count[5] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.467      ;
; -0.087 ; dds_step_count[1] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.123      ;
; -0.087 ; dds_step_count[2] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.123      ;
; -0.076 ; dds_step_count[8] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.112      ;
; -0.076 ; dds_step_count[6] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.112      ;
; -0.076 ; dds_step_count[4] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.112      ;
; -0.053 ; dds_step_count[0] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.089      ;
; -0.048 ; dds_step_count[7] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.084      ;
; -0.048 ; dds_step_count[5] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.084      ;
; -0.047 ; dds_step_count[3] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.083      ;
; 0.232  ; dds_step_count[9] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.804      ;
; 0.379  ; dds_step_count[0] ; dds_step_count[0] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.657      ;
+--------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_25'                                                                                                          ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -2.209 ; clk_system               ; clk_system               ; clk_system   ; clk_25      ; 0.000        ; 2.350      ; 0.657      ;
; -1.709 ; clk_system               ; clk_system               ; clk_system   ; clk_25      ; -0.500       ; 2.350      ; 0.657      ;
; 0.391  ; count[0]                 ; count[0]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count[2]                 ; count[2]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count[4]                 ; count[4]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; \process_5:main_count[2] ; \process_5:main_count[2] ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; int_bit_count[0]         ; int_bit_count[0]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; int_bit_count[1]         ; int_bit_count[1]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; int_bit_count[2]         ; int_bit_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; \process_5:main_count[3] ; \process_5:main_count[3] ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; sub_count                ; sub_count                ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; sdio_pin~reg0            ; sdio_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ioreset_pin~reg0         ; ioreset_pin~reg0         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; dds_reset_pin~reg0       ; dds_reset_pin~reg0       ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ioup_pin~reg0            ; ioup_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.520  ; main_frequency_var[1]    ; data_to_write[1]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.786      ;
; 0.522  ; main_frequency_var[3]    ; data_to_write[3]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.788      ;
; 0.523  ; main_frequency_var[16]   ; data_to_write[16]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.789      ;
; 0.524  ; main_frequency_var[24]   ; data_to_write[24]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.790      ;
; 0.526  ; main_frequency_var[12]   ; data_to_write[12]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.792      ;
; 0.527  ; main_frequency_var[28]   ; data_to_write[28]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.793      ;
; 0.527  ; main_frequency_var[10]   ; data_to_write[10]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.793      ;
; 0.527  ; main_frequency_var[2]    ; data_to_write[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.793      ;
; 0.533  ; main_frequency_var[14]   ; data_to_write[14]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.799      ;
; 0.534  ; main_frequency_var[27]   ; data_to_write[27]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.800      ;
; 0.539  ; main_frequency_var[30]   ; data_to_write[30]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.805      ;
; 0.540  ; main_frequency_var[0]    ; data_to_write[0]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.806      ;
; 0.543  ; int_bit_count[0]         ; int_bit_count[1]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.809      ;
; 0.543  ; int_bit_count[0]         ; int_bit_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.809      ;
; 0.568  ; count[0]                 ; count[4]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.834      ;
; 0.655  ; main_frequency_var[15]   ; data_to_write[15]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.921      ;
; 0.655  ; main_frequency_var[7]    ; data_to_write[7]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.921      ;
; 0.720  ; main_frequency_var[26]   ; data_to_write[26]        ; clk_25       ; clk_25      ; 0.000        ; 0.015      ; 1.001      ;
; 0.726  ; main_frequency_var[25]   ; data_to_write[25]        ; clk_25       ; clk_25      ; 0.000        ; 0.015      ; 1.007      ;
; 0.782  ; \process_5:main_count[4] ; ioup_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; -0.001     ; 1.047      ;
; 0.794  ; main_frequency_var[9]    ; data_to_write[9]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.060      ;
; 0.796  ; main_frequency_var[20]   ; data_to_write[20]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.062      ;
; 0.804  ; int_bit_count[1]         ; int_bit_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.070      ;
; 0.805  ; main_frequency_var[4]    ; data_to_write[4]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.071      ;
; 0.813  ; main_frequency_var[6]    ; data_to_write[6]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.079      ;
; 0.813  ; main_frequency_var[5]    ; data_to_write[5]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.079      ;
; 0.818  ; \process_5:main_count[0] ; dds_reset_pin~reg0       ; clk_25       ; clk_25      ; 0.000        ; 0.001      ; 1.085      ;
; 0.824  ; sub_count                ; sclk_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.090      ;
; 0.833  ; main_frequency_var[23]   ; data_to_write[23]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.099      ;
; 0.843  ; main_frequency_var[8]    ; data_to_write[8]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.109      ;
; 0.846  ; count[0]                 ; count[2]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.112      ;
; 0.879  ; count[1]                 ; count[2]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.145      ;
; 0.962  ; data_bit_count[5]        ; data_bit_count[5]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.228      ;
; 0.978  ; count[0]                 ; count[1]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.244      ;
; 0.978  ; main_frequency_var[17]   ; data_to_write[17]        ; clk_25       ; clk_25      ; 0.000        ; -0.014     ; 1.230      ;
; 0.983  ; main_frequency_var[18]   ; data_to_write[18]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.249      ;
; 0.983  ; main_frequency_var[19]   ; data_to_write[19]        ; clk_25       ; clk_25      ; 0.000        ; 0.001      ; 1.250      ;
; 0.991  ; main_frequency_var[29]   ; data_to_write[29]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.257      ;
; 1.005  ; \process_5:main_count[3] ; command_count[0]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.271      ;
; 1.008  ; \process_5:main_count[3] ; command_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.274      ;
; 1.008  ; \process_5:main_count[3] ; command_count[5]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.274      ;
; 1.010  ; \process_5:main_count[3] ; command_count[3]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.276      ;
; 1.010  ; \process_5:main_count[3] ; command_count[4]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.276      ;
; 1.011  ; \process_5:main_count[3] ; command_count[6]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.277      ;
; 1.020  ; main_frequency_var[22]   ; data_to_write[22]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.286      ;
; 1.066  ; \process_5:main_count[0] ; data_bit_count[1]        ; clk_25       ; clk_25      ; 0.000        ; 0.005      ; 1.337      ;
; 1.067  ; \process_5:main_count[0] ; command_count[2]         ; clk_25       ; clk_25      ; 0.000        ; -0.002     ; 1.331      ;
; 1.067  ; \process_5:main_count[0] ; command_count[5]         ; clk_25       ; clk_25      ; 0.000        ; -0.002     ; 1.331      ;
; 1.069  ; \process_5:main_count[0] ; data_bit_count[3]        ; clk_25       ; clk_25      ; 0.000        ; 0.005      ; 1.340      ;
; 1.069  ; \process_5:main_count[0] ; command_count[4]         ; clk_25       ; clk_25      ; 0.000        ; -0.002     ; 1.333      ;
; 1.070  ; \process_5:main_count[0] ; command_count[0]         ; clk_25       ; clk_25      ; 0.000        ; -0.002     ; 1.334      ;
; 1.070  ; \process_5:main_count[0] ; command_count[3]         ; clk_25       ; clk_25      ; 0.000        ; -0.002     ; 1.334      ;
; 1.070  ; \process_5:main_count[0] ; command_count[6]         ; clk_25       ; clk_25      ; 0.000        ; -0.002     ; 1.334      ;
; 1.071  ; main_frequency_var[13]   ; data_to_write[13]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.337      ;
; 1.102  ; main_frequency_var[11]   ; data_to_write[11]        ; clk_25       ; clk_25      ; 0.000        ; 0.004      ; 1.372      ;
; 1.110  ; count[4]                 ; clk_system               ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.376      ;
; 1.111  ; count[1]                 ; count[1]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.377      ;
; 1.117  ; sclk_pin~reg0            ; sclk_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.383      ;
; 1.131  ; count[2]                 ; count[3]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.397      ;
; 1.215  ; data_bit_count[4]        ; data_bit_count[4]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.481      ;
; 1.227  ; data_bit_count[2]        ; data_bit_count[2]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.493      ;
; 1.236  ; command_count[6]         ; command_count[6]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.502      ;
; 1.244  ; count[3]                 ; count[3]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.510      ;
; 1.254  ; count[2]                 ; count[4]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.520      ;
; 1.260  ; count[2]                 ; clk_system               ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.526      ;
; 1.271  ; main_frequency_var[21]   ; data_to_write[21]        ; clk_25       ; clk_25      ; 0.000        ; -0.003     ; 1.534      ;
; 1.330  ; command_count[0]         ; command_count[0]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.596      ;
; 1.340  ; \process_5:main_count[0] ; data_bit_count[2]        ; clk_25       ; clk_25      ; 0.000        ; 0.005      ; 1.611      ;
; 1.342  ; \process_5:main_count[0] ; data_bit_count[0]        ; clk_25       ; clk_25      ; 0.000        ; 0.005      ; 1.613      ;
; 1.342  ; command_count[4]         ; command_count[4]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.608      ;
; 1.343  ; \process_5:main_count[0] ; data_bit_count[4]        ; clk_25       ; clk_25      ; 0.000        ; 0.005      ; 1.614      ;
; 1.344  ; \process_5:main_count[0] ; data_bit_count[5]        ; clk_25       ; clk_25      ; 0.000        ; 0.005      ; 1.615      ;
; 1.346  ; command_count[2]         ; command_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.612      ;
; 1.352  ; data_bit_count[1]        ; data_bit_count[1]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.618      ;
; 1.367  ; count[3]                 ; count[4]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.633      ;
; 1.373  ; count[3]                 ; clk_system               ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.639      ;
; 1.383  ; command_count[2]         ; instruction[1]           ; clk_25       ; clk_25      ; 0.000        ; 0.008      ; 1.657      ;
; 1.388  ; data_bit_count[3]        ; data_bit_count[3]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.654      ;
; 1.407  ; command_count[2]         ; data_to_write[18]        ; clk_25       ; clk_25      ; 0.000        ; 0.008      ; 1.681      ;
; 1.414  ; count[0]                 ; count[3]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.680      ;
; 1.418  ; data_bit_count[0]        ; data_bit_count[0]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.684      ;
; 1.431  ; \process_5:main_count[4] ; dds_reset_pin~reg0       ; clk_25       ; clk_25      ; 0.000        ; 0.001      ; 1.698      ;
; 1.448  ; count[1]                 ; count[3]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.714      ;
; 1.454  ; \process_5:main_count[4] ; sub_count                ; clk_25       ; clk_25      ; 0.000        ; -0.002     ; 1.718      ;
; 1.473  ; command_count[2]         ; data_to_write[13]        ; clk_25       ; clk_25      ; 0.000        ; 0.008      ; 1.747      ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_system'                                                                                                   ;
+--------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+
; -1.683 ; dds_ram_wrclock       ; dds_ram_wrclock       ; dds_ram_wrclock ; clk_system  ; 0.000        ; 1.824      ; 0.657      ;
; -1.183 ; dds_ram_wrclock       ; dds_ram_wrclock       ; dds_ram_wrclock ; clk_system  ; -0.500       ; 1.824      ; 0.657      ;
; 0.391  ; ram_process_count[2]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ram_process_count[3]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ram_process_count[0]  ; ram_process_count[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; dds_ram_wren          ; dds_ram_wren          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[0]       ; count_serial[0]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[2]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[4]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[1]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[3]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LED_SDI[0]~reg0       ; LED_SDI[0]~reg0       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LED_LE~reg0           ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; fifo_dds_rd_en        ; fifo_dds_rd_en        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.527  ; write_ram_address[11] ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.793      ;
; 0.540  ; ram_process_count[0]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.806      ;
; 0.560  ; count_serial[4]       ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.826      ;
; 0.680  ; write_ram_address[4]  ; dds_ram_wraddress[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.002      ; 0.948      ;
; 0.701  ; write_ram_address[2]  ; dds_ram_wraddress[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.002      ; 0.969      ;
; 0.714  ; write_ram_address[10] ; dds_ram_wraddress[10] ; clk_system      ; clk_system  ; 0.000        ; 0.002      ; 0.982      ;
; 0.714  ; write_ram_address[9]  ; dds_ram_wraddress[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.002      ; 0.982      ;
; 0.714  ; write_ram_address[6]  ; dds_ram_wraddress[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.002      ; 0.982      ;
; 0.746  ; ram_process_count[0]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 1.013      ;
; 0.751  ; count_serial[0]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.017      ;
; 0.753  ; count_serial[0]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.019      ;
; 0.802  ; write_ram_address[1]  ; write_ram_address[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; write_ram_address[4]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; write_ram_address[10] ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.068      ;
; 0.805  ; write_ram_address[6]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.071      ;
; 0.805  ; count_serial[4]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; write_ram_address[8]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.072      ;
; 0.838  ; write_ram_address[0]  ; write_ram_address[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; write_ram_address[5]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; write_ram_address[7]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; write_ram_address[9]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; write_ram_address[2]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; write_ram_address[3]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.105      ;
; 0.862  ; write_ram_address[7]  ; dds_ram_wraddress[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.002      ; 1.130      ;
; 0.868  ; ram_process_count[0]  ; ram_process_count[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.134      ;
; 0.877  ; count_serial[0]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.143      ;
; 0.879  ; count_serial[2]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.145      ;
; 0.941  ; write_ram_address[1]  ; dds_ram_wraddress[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.002      ; 1.209      ;
; 0.976  ; write_ram_address[0]  ; dds_ram_wraddress[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.014      ; 1.256      ;
; 0.978  ; ram_process_count[3]  ; ram_process_count[1]  ; clk_system      ; clk_system  ; 0.000        ; -0.001     ; 1.243      ;
; 0.999  ; count_serial[4]       ; LED_SDI[0]~reg0       ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 1.266      ;
; 1.025  ; count_serial[1]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.291      ;
; 1.030  ; count_serial[1]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.296      ;
; 1.032  ; count_serial[1]       ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.298      ;
; 1.036  ; count_serial[3]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.302      ;
; 1.067  ; write_ram_address[8]  ; dds_ram_wraddress[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.002      ; 1.335      ;
; 1.080  ; write_ram_address[3]  ; dds_ram_wraddress[3]  ; clk_system      ; clk_system  ; 0.000        ; -0.007     ; 1.339      ;
; 1.098  ; write_ram_address[5]  ; dds_ram_wraddress[5]  ; clk_system      ; clk_system  ; 0.000        ; -0.007     ; 1.357      ;
; 1.106  ; count_serial[2]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.372      ;
; 1.106  ; count_serial[2]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.372      ;
; 1.122  ; write_ram_address[11] ; dds_ram_wraddress[11] ; clk_system      ; clk_system  ; 0.000        ; 0.014      ; 1.402      ;
; 1.129  ; count_serial[3]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.395      ;
; 1.185  ; write_ram_address[10] ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.451      ;
; 1.185  ; write_ram_address[1]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.451      ;
; 1.188  ; write_ram_address[6]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.454      ;
; 1.189  ; fifo_dds_rd_clk       ; fifo_dds_rd_clk       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; write_ram_address[8]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.455      ;
; 1.191  ; count_serial[1]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.457      ;
; 1.210  ; count_serial[4]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.476      ;
; 1.217  ; ram_process_count[2]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 1.484      ;
; 1.224  ; write_ram_address[0]  ; write_ram_address[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.490      ;
; 1.224  ; write_ram_address[9]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.490      ;
; 1.224  ; write_ram_address[5]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.490      ;
; 1.224  ; write_ram_address[7]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.490      ;
; 1.225  ; write_ram_address[3]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.491      ;
; 1.225  ; write_ram_address[2]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.491      ;
; 1.234  ; count_serial[0]       ; LED_SDI[0]~reg0       ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 1.501      ;
; 1.236  ; ram_process_count[1]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.502      ;
; 1.247  ; ram_process_count[3]  ; ram_process_count[0]  ; clk_system      ; clk_system  ; 0.000        ; -0.001     ; 1.512      ;
; 1.247  ; ram_process_count[3]  ; dds_ram_wren          ; clk_system      ; clk_system  ; 0.000        ; -0.001     ; 1.512      ;
; 1.255  ; ram_process_count[1]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 1.522      ;
; 1.256  ; write_ram_address[1]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.522      ;
; 1.259  ; write_ram_address[6]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.525      ;
; 1.260  ; write_ram_address[8]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.526      ;
; 1.277  ; write_ram_address[4]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.543      ;
; 1.284  ; count_serial[0]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.550      ;
; 1.289  ; count_serial[0]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.555      ;
; 1.295  ; write_ram_address[9]  ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.561      ;
; 1.295  ; write_ram_address[0]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.561      ;
; 1.295  ; write_ram_address[5]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.561      ;
; 1.295  ; write_ram_address[7]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.561      ;
; 1.296  ; write_ram_address[2]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.562      ;
; 1.327  ; write_ram_address[1]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.593      ;
; 1.330  ; write_ram_address[6]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.596      ;
; 1.331  ; write_ram_address[8]  ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.597      ;
; 1.346  ; ram_process_count[0]  ; dds_ram_wren          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.612      ;
; 1.348  ; write_ram_address[4]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.614      ;
; 1.357  ; ram_process_count[0]  ; dds_ram_wraddress[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.623      ;
; 1.357  ; ram_process_count[0]  ; dds_ram_wraddress[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.623      ;
; 1.357  ; ram_process_count[0]  ; dds_ram_wraddress[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.623      ;
; 1.357  ; ram_process_count[0]  ; dds_ram_wraddress[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.623      ;
; 1.357  ; ram_process_count[0]  ; dds_ram_wraddress[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.623      ;
; 1.357  ; ram_process_count[0]  ; dds_ram_wraddress[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.623      ;
; 1.357  ; ram_process_count[0]  ; dds_ram_wraddress[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.623      ;
; 1.357  ; ram_process_count[0]  ; dds_ram_wraddress[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.623      ;
; 1.366  ; write_ram_address[0]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.632      ;
+--------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'PLL|altpll_component|pll|clk[0]'                                                                                                                   ;
+-------+------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.391 ; main_count[0]          ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; main_count[1]          ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; main_count[2]          ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; txen_pin~reg0          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dac_wr_pin~reg0        ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.563 ; main_count[0]          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.829      ;
; 0.567 ; main_count[0]          ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.833      ;
; 0.573 ; main_count[1]          ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.839      ;
; 0.715 ; main_amplitude_var[0]  ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.981      ;
; 0.809 ; main_amplitude_var[6]  ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.075      ;
; 0.819 ; main_count[1]          ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.085      ;
; 0.821 ; main_count[1]          ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.087      ;
; 0.836 ; main_phase_var[10]     ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.102      ;
; 0.837 ; main_count[0]          ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.103      ;
; 0.837 ; main_phase_var[14]     ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.103      ;
; 0.844 ; main_count[0]          ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.110      ;
; 0.846 ; main_count[1]          ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; main_count[2]          ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.112      ;
; 0.848 ; main_count[2]          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.114      ;
; 0.851 ; main_count[2]          ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.117      ;
; 0.856 ; main_amplitude_var[3]  ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 1.137      ;
; 0.978 ; main_count[1]          ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.244      ;
; 0.997 ; main_amplitude_var[11] ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 1.279      ;
; 1.005 ; main_amplitude_var[2]  ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 1.286      ;
; 1.008 ; main_amplitude_var[7]  ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 1.290      ;
; 1.046 ; main_amplitude_var[1]  ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 1.327      ;
; 1.050 ; main_count[2]          ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.316      ;
; 1.085 ; main_count[1]          ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.351      ;
; 1.089 ; main_count[1]          ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.355      ;
; 1.089 ; main_count[1]          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.355      ;
; 1.263 ; main_count[0]          ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.529      ;
; 1.274 ; main_phase_var[8]      ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 1.553      ;
; 1.285 ; main_amplitude_var[9]  ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.018      ; 1.569      ;
; 1.342 ; main_amplitude_var[4]  ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 1.624      ;
; 1.354 ; main_phase_var[15]     ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 1.634      ;
; 1.361 ; main_count[1]          ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.629      ;
; 1.382 ; main_count[1]          ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.650      ;
; 1.383 ; main_count[1]          ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.651      ;
; 1.384 ; main_count[1]          ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.652      ;
; 1.384 ; main_count[1]          ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.652      ;
; 1.384 ; main_count[1]          ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.652      ;
; 1.406 ; main_count[2]          ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.672      ;
; 1.454 ; aux_amplitude_var[0]   ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.721      ;
; 1.467 ; main_count[1]          ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.732      ;
; 1.468 ; main_count[1]          ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.733      ;
; 1.472 ; aux_amplitude_var[0]   ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.741      ;
; 1.473 ; aux_amplitude_var[0]   ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.742      ;
; 1.473 ; aux_amplitude_var[0]   ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.742      ;
; 1.476 ; aux_amplitude_var[0]   ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.745      ;
; 1.476 ; aux_amplitude_var[0]   ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.745      ;
; 1.494 ; parallel_data[14]~reg0 ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.760      ;
; 1.526 ; main_amplitude_var[13] ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.795      ;
; 1.570 ; aux_amplitude_var[0]   ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.839      ;
; 1.578 ; main_amplitude_var[5]  ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 1.860      ;
; 1.580 ; main_amplitude_var[12] ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.849      ;
; 1.607 ; main_count[1]          ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.872      ;
; 1.613 ; main_count[1]          ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.878      ;
; 1.614 ; main_count[1]          ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.879      ;
; 1.674 ; main_phase_var[9]      ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 1.953      ;
; 1.731 ; main_count[2]          ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.999      ;
; 1.731 ; main_count[2]          ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.999      ;
; 1.731 ; main_count[2]          ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.999      ;
; 1.731 ; main_count[2]          ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.999      ;
; 1.731 ; main_count[2]          ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.999      ;
; 1.731 ; main_count[2]          ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.999      ;
; 1.743 ; main_count[2]          ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.009      ;
; 1.743 ; main_count[2]          ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.009      ;
; 1.743 ; main_count[2]          ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.009      ;
; 1.764 ; main_amplitude_var[8]  ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.033      ;
; 1.798 ; main_phase_var[13]     ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 2.080      ;
; 1.823 ; main_amplitude_var[10] ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 2.105      ;
; 1.836 ; main_count[0]          ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.104      ;
; 1.836 ; main_count[0]          ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.104      ;
; 1.836 ; main_count[0]          ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.104      ;
; 1.836 ; main_count[0]          ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.104      ;
; 1.836 ; main_count[0]          ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.104      ;
; 1.836 ; main_count[0]          ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.104      ;
; 1.838 ; main_count[0]          ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.104      ;
; 1.838 ; main_count[0]          ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.104      ;
; 1.838 ; main_count[0]          ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.104      ;
; 1.934 ; main_phase_var[12]     ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 2.214      ;
; 2.265 ; main_count[2]          ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.530      ;
; 2.265 ; main_count[2]          ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.530      ;
; 2.265 ; main_count[2]          ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.530      ;
; 2.265 ; main_count[2]          ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.530      ;
; 2.265 ; main_count[2]          ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.530      ;
; 2.305 ; main_phase_var[11]     ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 2.584      ;
; 2.341 ; main_amplitude_var[9]  ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 2.623      ;
; 2.345 ; main_amplitude_var[9]  ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 2.627      ;
; 2.345 ; main_amplitude_var[9]  ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 2.627      ;
; 2.360 ; main_count[0]          ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.625      ;
; 2.360 ; main_count[0]          ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.625      ;
; 2.360 ; main_count[0]          ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.625      ;
; 2.360 ; main_count[0]          ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.625      ;
; 2.360 ; main_count[0]          ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.625      ;
; 2.411 ; main_count[1]          ; main_phase_var[13]     ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.016     ; 2.661      ;
; 2.411 ; main_count[1]          ; main_phase_var[5]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.016     ; 2.661      ;
; 2.411 ; main_count[1]          ; main_phase_var[4]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.016     ; 2.661      ;
; 2.411 ; main_count[1]          ; main_phase_var[3]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.016     ; 2.661      ;
; 2.411 ; main_count[1]          ; main_phase_var[2]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.016     ; 2.661      ;
+-------+------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'bus_in_step_to_next_value'                                                                                                   ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.391 ; dds_step_count[0] ; dds_step_count[0] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.657      ;
; 0.538 ; dds_step_count[9] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.804      ;
; 0.817 ; dds_step_count[3] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.083      ;
; 0.818 ; dds_step_count[5] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.084      ;
; 0.818 ; dds_step_count[7] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.084      ;
; 0.823 ; dds_step_count[0] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.089      ;
; 0.846 ; dds_step_count[4] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; dds_step_count[6] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; dds_step_count[8] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.112      ;
; 0.857 ; dds_step_count[2] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.123      ;
; 0.857 ; dds_step_count[1] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.123      ;
; 1.201 ; dds_step_count[5] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.467      ;
; 1.201 ; dds_step_count[7] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.467      ;
; 1.206 ; dds_step_count[0] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.472      ;
; 1.232 ; dds_step_count[8] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.498      ;
; 1.232 ; dds_step_count[4] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.498      ;
; 1.232 ; dds_step_count[6] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.498      ;
; 1.243 ; dds_step_count[2] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.509      ;
; 1.244 ; dds_step_count[1] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.510      ;
; 1.272 ; dds_step_count[7] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.538      ;
; 1.272 ; dds_step_count[5] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.538      ;
; 1.277 ; dds_step_count[0] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.543      ;
; 1.292 ; dds_step_count[3] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.558      ;
; 1.303 ; dds_step_count[4] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.569      ;
; 1.303 ; dds_step_count[6] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.569      ;
; 1.315 ; dds_step_count[1] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.581      ;
; 1.343 ; dds_step_count[5] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.609      ;
; 1.363 ; dds_step_count[3] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.629      ;
; 1.374 ; dds_step_count[6] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.640      ;
; 1.374 ; dds_step_count[4] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.640      ;
; 1.402 ; dds_step_count[2] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.668      ;
; 1.414 ; dds_step_count[5] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.680      ;
; 1.434 ; dds_step_count[3] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.700      ;
; 1.436 ; dds_step_count[0] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.702      ;
; 1.445 ; dds_step_count[4] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.711      ;
; 1.473 ; dds_step_count[2] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.739      ;
; 1.474 ; dds_step_count[1] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.740      ;
; 1.505 ; dds_step_count[3] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.771      ;
; 1.507 ; dds_step_count[0] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.773      ;
; 1.516 ; dds_step_count[4] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.782      ;
; 1.544 ; dds_step_count[2] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.810      ;
; 1.545 ; dds_step_count[1] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.811      ;
; 1.576 ; dds_step_count[3] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.842      ;
; 1.578 ; dds_step_count[0] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.844      ;
; 1.615 ; dds_step_count[2] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.881      ;
; 1.616 ; dds_step_count[1] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.882      ;
; 1.647 ; dds_step_count[3] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.913      ;
; 1.649 ; dds_step_count[0] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.915      ;
; 1.686 ; dds_step_count[2] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.952      ;
; 1.687 ; dds_step_count[1] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.953      ;
; 1.720 ; dds_step_count[0] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.986      ;
; 1.757 ; dds_step_count[2] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 2.023      ;
; 1.758 ; dds_step_count[1] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 2.024      ;
; 1.791 ; dds_step_count[0] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 2.057      ;
; 1.829 ; dds_step_count[1] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 2.095      ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'dds_ram_wrclock'                                                                                                                                                                                                                  ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; 0.601 ; dds_ram_data_in[2]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.590      ; 0.925      ;
; 0.602 ; dds_ram_data_in[10]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.590      ; 0.926      ;
; 0.602 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.590      ; 0.926      ;
; 0.611 ; dds_ram_data_in[11]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.590      ; 0.935      ;
; 0.614 ; dds_ram_data_in[3]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.590      ; 0.938      ;
; 0.620 ; dds_ram_data_in[4]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.590      ; 0.944      ;
; 0.853 ; dds_ram_data_in[12]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.592      ; 1.179      ;
; 0.860 ; dds_ram_data_in[14]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.585      ; 1.179      ;
; 0.908 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.609      ; 1.251      ;
; 0.923 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.609      ; 1.266      ;
; 0.928 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.609      ; 1.271      ;
; 0.934 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.597      ; 1.265      ;
; 1.120 ; dds_ram_data_in[1]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.584      ; 1.438      ;
; 1.125 ; dds_ram_data_in[9]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.590      ; 1.449      ;
; 1.127 ; dds_ram_data_in[7]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.583      ; 1.444      ;
; 1.130 ; dds_ram_data_in[13]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.602      ; 1.466      ;
; 1.133 ; dds_ram_data_in[6]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.611      ; 1.478      ;
; 1.140 ; dds_ram_data_in[5]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.609      ; 1.483      ;
; 1.146 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.608      ; 1.488      ;
; 1.152 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.609      ; 1.495      ;
; 1.157 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg11  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.610      ; 1.501      ;
; 1.159 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.605      ; 1.498      ;
; 1.163 ; dds_ram_data_in[15]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.580      ; 1.477      ;
; 1.166 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.626      ; 1.526      ;
; 1.175 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.622      ; 1.531      ;
; 1.177 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.622      ; 1.533      ;
; 1.185 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.629      ; 1.548      ;
; 1.185 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.620      ; 1.539      ;
; 1.187 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.609      ; 1.530      ;
; 1.189 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.622      ; 1.545      ;
; 1.190 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.622      ; 1.546      ;
; 1.191 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.605      ; 1.530      ;
; 1.194 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.626      ; 1.554      ;
; 1.200 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.632      ; 1.566      ;
; 1.201 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.605      ; 1.540      ;
; 1.201 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.610      ; 1.545      ;
; 1.205 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.636      ; 1.575      ;
; 1.206 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.610      ; 1.550      ;
; 1.206 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.631      ; 1.571      ;
; 1.210 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.631      ; 1.575      ;
; 1.211 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.631      ; 1.576      ;
; 1.212 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.636      ; 1.582      ;
; 1.213 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.636      ; 1.583      ;
; 1.215 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.629      ; 1.578      ;
; 1.219 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.626      ; 1.579      ;
; 1.220 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.629      ; 1.583      ;
; 1.222 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.625      ; 1.581      ;
; 1.223 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.610      ; 1.567      ;
; 1.223 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.632      ; 1.589      ;
; 1.227 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.631      ; 1.592      ;
; 1.229 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.636      ; 1.599      ;
; 1.229 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.630      ; 1.593      ;
; 1.234 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.598      ; 1.566      ;
; 1.234 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg11  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.619      ; 1.587      ;
; 1.237 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.619      ; 1.590      ;
; 1.238 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.624      ; 1.596      ;
; 1.247 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.613      ; 1.594      ;
; 1.260 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.614      ; 1.608      ;
; 1.294 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.630      ; 1.658      ;
; 1.301 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.609      ; 1.644      ;
; 1.324 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.609      ; 1.667      ;
; 1.342 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.618      ; 1.694      ;
; 1.348 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_we_reg        ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.605      ; 1.687      ;
; 1.356 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.635      ; 1.725      ;
; 1.396 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.609      ; 1.739      ;
; 1.400 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.605      ; 1.739      ;
; 1.410 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.605      ; 1.749      ;
; 1.410 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg11  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.620      ; 1.764      ;
; 1.411 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.625      ; 1.770      ;
; 1.420 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.635      ; 1.789      ;
; 1.423 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.605      ; 1.762      ;
; 1.423 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.634      ; 1.791      ;
; 1.425 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.619      ; 1.778      ;
; 1.425 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.641      ; 1.800      ;
; 1.426 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.634      ; 1.794      ;
; 1.426 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.640      ; 1.800      ;
; 1.427 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.619      ; 1.780      ;
; 1.429 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.629      ; 1.792      ;
; 1.429 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.618      ; 1.781      ;
; 1.429 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.606      ; 1.769      ;
; 1.431 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.645      ; 1.810      ;
; 1.431 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.635      ; 1.800      ;
; 1.432 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.626      ; 1.792      ;
; 1.434 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.605      ; 1.773      ;
; 1.434 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.638      ; 1.806      ;
; 1.434 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.618      ; 1.786      ;
; 1.435 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.605      ; 1.774      ;
; 1.435 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.618      ; 1.787      ;
; 1.436 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.618      ; 1.788      ;
; 1.437 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.625      ; 1.796      ;
; 1.438 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.621      ; 1.793      ;
; 1.439 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.632      ; 1.805      ;
; 1.439 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.622      ; 1.795      ;
; 1.440 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.621      ; 1.795      ;
; 1.441 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.621      ; 1.796      ;
; 1.441 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.635      ; 1.810      ;
; 1.442 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg11  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.614      ; 1.790      ;
; 1.443 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.625      ; 1.802      ;
; 1.444 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg11  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.606      ; 1.784      ;
; 1.445 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.625      ; 1.804      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'bus_in_step_to_next_value'                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node           ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+---------------------------+--------------+------------+------------+
; -0.657 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[2] ; clk_25       ; bus_in_step_to_next_value ; 1.000        ; 0.899      ; 2.592      ;
; -0.657 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[3] ; clk_25       ; bus_in_step_to_next_value ; 1.000        ; 0.899      ; 2.592      ;
; -0.657 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[4] ; clk_25       ; bus_in_step_to_next_value ; 1.000        ; 0.899      ; 2.592      ;
; -0.657 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[5] ; clk_25       ; bus_in_step_to_next_value ; 1.000        ; 0.899      ; 2.592      ;
; -0.657 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[6] ; clk_25       ; bus_in_step_to_next_value ; 1.000        ; 0.899      ; 2.592      ;
; -0.657 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[7] ; clk_25       ; bus_in_step_to_next_value ; 1.000        ; 0.899      ; 2.592      ;
; -0.657 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[8] ; clk_25       ; bus_in_step_to_next_value ; 1.000        ; 0.899      ; 2.592      ;
; -0.657 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[9] ; clk_25       ; bus_in_step_to_next_value ; 1.000        ; 0.899      ; 2.592      ;
; -0.657 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[0] ; clk_25       ; bus_in_step_to_next_value ; 1.000        ; 0.899      ; 2.592      ;
; -0.657 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[1] ; clk_25       ; bus_in_step_to_next_value ; 1.000        ; 0.899      ; 2.592      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'bus_in_step_to_next_value'                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node           ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+---------------------------+--------------+------------+------------+
; 1.427 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[2] ; clk_25       ; bus_in_step_to_next_value ; 0.000        ; 0.899      ; 2.592      ;
; 1.427 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[3] ; clk_25       ; bus_in_step_to_next_value ; 0.000        ; 0.899      ; 2.592      ;
; 1.427 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[4] ; clk_25       ; bus_in_step_to_next_value ; 0.000        ; 0.899      ; 2.592      ;
; 1.427 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[5] ; clk_25       ; bus_in_step_to_next_value ; 0.000        ; 0.899      ; 2.592      ;
; 1.427 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[6] ; clk_25       ; bus_in_step_to_next_value ; 0.000        ; 0.899      ; 2.592      ;
; 1.427 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[7] ; clk_25       ; bus_in_step_to_next_value ; 0.000        ; 0.899      ; 2.592      ;
; 1.427 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[8] ; clk_25       ; bus_in_step_to_next_value ; 0.000        ; 0.899      ; 2.592      ;
; 1.427 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[9] ; clk_25       ; bus_in_step_to_next_value ; 0.000        ; 0.899      ; 2.592      ;
; 1.427 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[0] ; clk_25       ; bus_in_step_to_next_value ; 0.000        ; 0.899      ; 2.592      ;
; 1.427 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[1] ; clk_25       ; bus_in_step_to_next_value ; 0.000        ; 0.899      ; 2.592      ;
+-------+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'dds_ram_wrclock'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'bus_in_step_to_next_value'                                                                            ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[9]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[9]                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value|combout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[9]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[9]|clk             ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_system'                                                                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; LED_CLK~reg0          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; LED_CLK~reg0          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; LED_LE~reg0           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; LED_LE~reg0           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; LED_SDI[0]~reg0       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; LED_SDI[0]~reg0       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[10]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[10]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[11]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[11]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[12]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[12]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[13]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[13]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[14]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[14]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[15]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[15]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[6]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[7]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[7]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[8]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[8]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[9]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[9]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wrclock       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wrclock       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wren          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wren          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; fifo_dds_rd_clk       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; fifo_dds_rd_clk       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; fifo_dds_rd_en        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; fifo_dds_rd_en        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; ram_process_count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; ram_process_count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; ram_process_count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; ram_process_count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; ram_process_count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; ram_process_count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; ram_process_count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; ram_process_count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[3]  ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'                                                                ;
+-------+--------------+----------------+------------------+---------------------------------+------------+------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                 ;
+-------+--------------+----------------+------------------+---------------------------------+------------+------------------------+
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; aux_amplitude_var[0]   ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; aux_amplitude_var[0]   ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; dac_wr_pin~reg0        ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; dac_wr_pin~reg0        ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[0]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[0]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[10] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[10] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[11] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[11] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[12] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[12] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[13] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[13] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[1]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[1]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[2]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[2]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[3]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[3]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[4]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[4]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[5]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[5]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[6]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[6]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[7]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[7]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[8]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[8]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[9]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[9]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[0]          ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[0]          ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[1]          ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[1]          ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[2]          ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[2]          ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[0]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[0]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[10]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[10]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[11]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[11]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[12]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[12]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[13]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[13]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[14]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[14]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[15]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[15]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[1]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[1]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[2]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[2]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[3]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[3]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[4]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[4]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[5]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[5]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[6]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[6]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[7]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[7]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[8]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[8]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[9]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[9]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[0]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[0]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[10]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[10]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[11]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[11]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[12]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[12]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[13]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[13]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[14]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[14]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[1]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[1]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[2]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[2]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[3]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[3]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[4]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[4]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[5]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[5]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[6]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[6]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[7]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[7]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[8]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[8]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[9]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[9]~reg0  ;
+-------+--------------+----------------+------------------+---------------------------------+------------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_25'                                                                                                                                                          ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                          ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------+
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[10] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[10] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[11] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[11] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[12] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[12] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[13] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[13] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[14] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[14] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[15] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[15] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[1]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[1]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[22] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[22] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[24] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[24] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[26] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[26] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[27] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[27] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[28] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[28] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[2]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[2]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[30] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[30] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[31] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[31] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[32] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[32] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[33] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[33] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[34] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[34] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[35] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[35] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[36] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[36] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[37] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[37] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[38] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[38] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[39] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[39] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[3]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[3]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[40] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[40] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[41] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[41] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[42] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[42] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[43] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[43] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[44] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[44] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[45] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[45] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[46] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[46] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[47] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[47] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[48] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[48] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[49] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[49] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[4]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[4]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[50] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[50] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[51] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[51] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[52] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[52] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[53] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[53] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[54] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[54] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[55] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[55] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[56] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[56] ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; bus_in_reset_dds_chip ; clk_25     ; 6.768 ; 6.768 ; Fall       ; clk_25          ;
; bus_in_address[*]     ; clk_system ; 8.522 ; 8.522 ; Rise       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; 8.522 ; 8.522 ; Rise       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; 8.236 ; 8.236 ; Rise       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; 6.892 ; 6.892 ; Rise       ; clk_system      ;
; bus_in_data[*]        ; clk_system ; 4.812 ; 4.812 ; Rise       ; clk_system      ;
;  bus_in_data[0]       ; clk_system ; 4.474 ; 4.474 ; Rise       ; clk_system      ;
;  bus_in_data[1]       ; clk_system ; 4.499 ; 4.499 ; Rise       ; clk_system      ;
;  bus_in_data[2]       ; clk_system ; 4.606 ; 4.606 ; Rise       ; clk_system      ;
;  bus_in_data[3]       ; clk_system ; 4.662 ; 4.662 ; Rise       ; clk_system      ;
;  bus_in_data[4]       ; clk_system ; 4.407 ; 4.407 ; Rise       ; clk_system      ;
;  bus_in_data[5]       ; clk_system ; 4.788 ; 4.788 ; Rise       ; clk_system      ;
;  bus_in_data[6]       ; clk_system ; 4.357 ; 4.357 ; Rise       ; clk_system      ;
;  bus_in_data[7]       ; clk_system ; 4.328 ; 4.328 ; Rise       ; clk_system      ;
;  bus_in_data[8]       ; clk_system ; 4.643 ; 4.643 ; Rise       ; clk_system      ;
;  bus_in_data[9]       ; clk_system ; 4.404 ; 4.404 ; Rise       ; clk_system      ;
;  bus_in_data[10]      ; clk_system ; 4.464 ; 4.464 ; Rise       ; clk_system      ;
;  bus_in_data[11]      ; clk_system ; 4.592 ; 4.592 ; Rise       ; clk_system      ;
;  bus_in_data[12]      ; clk_system ; 4.812 ; 4.812 ; Rise       ; clk_system      ;
;  bus_in_data[13]      ; clk_system ; 4.622 ; 4.622 ; Rise       ; clk_system      ;
;  bus_in_data[14]      ; clk_system ; 4.522 ; 4.522 ; Rise       ; clk_system      ;
;  bus_in_data[15]      ; clk_system ; 4.637 ; 4.637 ; Rise       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; 7.159 ; 7.159 ; Rise       ; clk_system      ;
; bus_in_ram_reset      ; clk_system ; 7.250 ; 7.250 ; Rise       ; clk_system      ;
; dip_in[*]             ; clk_system ; 8.132 ; 8.132 ; Rise       ; clk_system      ;
;  dip_in[0]            ; clk_system ; 8.132 ; 8.132 ; Rise       ; clk_system      ;
;  dip_in[1]            ; clk_system ; 7.998 ; 7.998 ; Rise       ; clk_system      ;
;  dip_in[2]            ; clk_system ; 6.574 ; 6.574 ; Rise       ; clk_system      ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Hold Times                                                                          ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; bus_in_reset_dds_chip ; clk_25     ; -4.291 ; -4.291 ; Fall       ; clk_25          ;
; bus_in_address[*]     ; clk_system ; -5.696 ; -5.696 ; Rise       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; -6.472 ; -6.472 ; Rise       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; -5.696 ; -5.696 ; Rise       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; -6.493 ; -6.493 ; Rise       ; clk_system      ;
; bus_in_data[*]        ; clk_system ; -4.098 ; -4.098 ; Rise       ; clk_system      ;
;  bus_in_data[0]       ; clk_system ; -4.244 ; -4.244 ; Rise       ; clk_system      ;
;  bus_in_data[1]       ; clk_system ; -4.269 ; -4.269 ; Rise       ; clk_system      ;
;  bus_in_data[2]       ; clk_system ; -4.376 ; -4.376 ; Rise       ; clk_system      ;
;  bus_in_data[3]       ; clk_system ; -4.432 ; -4.432 ; Rise       ; clk_system      ;
;  bus_in_data[4]       ; clk_system ; -4.177 ; -4.177 ; Rise       ; clk_system      ;
;  bus_in_data[5]       ; clk_system ; -4.558 ; -4.558 ; Rise       ; clk_system      ;
;  bus_in_data[6]       ; clk_system ; -4.127 ; -4.127 ; Rise       ; clk_system      ;
;  bus_in_data[7]       ; clk_system ; -4.098 ; -4.098 ; Rise       ; clk_system      ;
;  bus_in_data[8]       ; clk_system ; -4.413 ; -4.413 ; Rise       ; clk_system      ;
;  bus_in_data[9]       ; clk_system ; -4.174 ; -4.174 ; Rise       ; clk_system      ;
;  bus_in_data[10]      ; clk_system ; -4.234 ; -4.234 ; Rise       ; clk_system      ;
;  bus_in_data[11]      ; clk_system ; -4.362 ; -4.362 ; Rise       ; clk_system      ;
;  bus_in_data[12]      ; clk_system ; -4.582 ; -4.582 ; Rise       ; clk_system      ;
;  bus_in_data[13]      ; clk_system ; -4.392 ; -4.392 ; Rise       ; clk_system      ;
;  bus_in_data[14]      ; clk_system ; -4.292 ; -4.292 ; Rise       ; clk_system      ;
;  bus_in_data[15]      ; clk_system ; -4.407 ; -4.407 ; Rise       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; -4.943 ; -4.943 ; Rise       ; clk_system      ;
; bus_in_ram_reset      ; clk_system ; -5.801 ; -5.801 ; Rise       ; clk_system      ;
; dip_in[*]             ; clk_system ; -6.206 ; -6.206 ; Rise       ; clk_system      ;
;  dip_in[0]            ; clk_system ; -7.764 ; -7.764 ; Rise       ; clk_system      ;
;  dip_in[1]            ; clk_system ; -7.630 ; -7.630 ; Rise       ; clk_system      ;
;  dip_in[2]            ; clk_system ; -6.206 ; -6.206 ; Rise       ; clk_system      ;
+-----------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 4.676 ; 4.676 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 4.814 ; 4.814 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 4.632 ; 4.632 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 4.639 ; 4.639 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 4.609 ; 4.609 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 4.430 ; 4.430 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 4.122 ; 4.122 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 4.116 ; 4.116 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 4.665 ; 4.665 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 3.880 ; 3.880 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 4.306 ; 4.306 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 4.330 ; 4.330 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 4.301 ; 4.301 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 4.541 ; 4.541 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 4.550 ; 4.550 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 4.559 ; 4.559 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 4.814 ; 4.814 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 4.804 ; 4.804 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 4.201 ; 4.201 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; dds_reset_pin      ; clk_25     ; 6.961 ; 6.961 ; Fall       ; clk_25                          ;
; ioreset_pin        ; clk_25     ; 7.231 ; 7.231 ; Fall       ; clk_25                          ;
; ioup_pin           ; clk_25     ; 6.548 ; 6.548 ; Fall       ; clk_25                          ;
; sclk_pin           ; clk_25     ; 6.168 ; 6.168 ; Fall       ; clk_25                          ;
; sdio_pin           ; clk_25     ; 6.187 ; 6.187 ; Fall       ; clk_25                          ;
; LED_CLK            ; clk_system ; 6.174 ; 6.174 ; Rise       ; clk_system                      ;
; LED_LE             ; clk_system ; 6.186 ; 6.186 ; Rise       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 6.233 ; 6.233 ; Rise       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 6.233 ; 6.233 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 5.442 ; 5.442 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 5.742 ; 5.742 ; Rise       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 4.676 ; 4.676 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 3.880 ; 3.880 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 4.632 ; 4.632 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 4.639 ; 4.639 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 4.609 ; 4.609 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 4.430 ; 4.430 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 4.122 ; 4.122 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 4.116 ; 4.116 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 4.665 ; 4.665 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 3.880 ; 3.880 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 4.306 ; 4.306 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 4.330 ; 4.330 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 4.301 ; 4.301 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 4.541 ; 4.541 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 4.550 ; 4.550 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 4.559 ; 4.559 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 4.814 ; 4.814 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 4.804 ; 4.804 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 4.201 ; 4.201 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; dds_reset_pin      ; clk_25     ; 6.961 ; 6.961 ; Fall       ; clk_25                          ;
; ioreset_pin        ; clk_25     ; 7.231 ; 7.231 ; Fall       ; clk_25                          ;
; ioup_pin           ; clk_25     ; 6.548 ; 6.548 ; Fall       ; clk_25                          ;
; sclk_pin           ; clk_25     ; 6.168 ; 6.168 ; Fall       ; clk_25                          ;
; sdio_pin           ; clk_25     ; 6.187 ; 6.187 ; Fall       ; clk_25                          ;
; LED_CLK            ; clk_system ; 6.174 ; 6.174 ; Rise       ; clk_system                      ;
; LED_LE             ; clk_system ; 6.186 ; 6.186 ; Rise       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 6.233 ; 6.233 ; Rise       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 6.233 ; 6.233 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 5.442 ; 5.442 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 5.742 ; 5.742 ; Rise       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+-------------------------------------------------------------------------------+
; Propagation Delay                                                             ;
+-------------------+-----------------------+--------+--------+--------+--------+
; Input Port        ; Output Port           ; RR     ; RF     ; FR     ; FF     ;
+-------------------+-----------------------+--------+--------+--------+--------+
; bus_in_address[0] ; bus_in_fifo_rd_clk    ; 12.836 ; 12.836 ; 12.836 ; 12.836 ;
; bus_in_address[0] ; bus_in_fifo_rd_en     ; 12.868 ; 12.868 ; 12.868 ; 12.868 ;
; bus_in_address[0] ; bus_transmitter_en[0] ; 12.926 ; 12.926 ; 12.926 ; 12.926 ;
; bus_in_address[0] ; bus_transmitter_en[1] ; 13.251 ; 13.251 ; 13.251 ; 13.251 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk    ; 12.550 ; 12.550 ; 12.550 ; 12.550 ;
; bus_in_address[1] ; bus_in_fifo_rd_en     ; 12.582 ; 12.582 ; 12.582 ; 12.582 ;
; bus_in_address[1] ; bus_transmitter_en[0] ; 12.640 ; 12.640 ; 12.640 ; 12.640 ;
; bus_in_address[1] ; bus_transmitter_en[1] ; 12.965 ; 12.965 ; 12.965 ; 12.965 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk    ; 11.251 ; 11.251 ; 11.251 ; 11.251 ;
; bus_in_address[2] ; bus_in_fifo_rd_en     ; 11.283 ; 11.283 ; 11.283 ; 11.283 ;
; bus_in_address[2] ; bus_transmitter_en[0] ; 11.341 ; 11.341 ; 11.341 ; 11.341 ;
; bus_in_address[2] ; bus_transmitter_en[1] ; 11.666 ; 11.666 ; 11.666 ; 11.666 ;
; dip_in[0]         ; bus_in_fifo_rd_clk    ; 12.446 ; 12.446 ; 12.446 ; 12.446 ;
; dip_in[0]         ; bus_in_fifo_rd_en     ; 12.478 ; 12.478 ; 12.478 ; 12.478 ;
; dip_in[0]         ; bus_transmitter_en[0] ; 12.536 ; 12.536 ; 12.536 ; 12.536 ;
; dip_in[0]         ; bus_transmitter_en[1] ; 12.861 ; 12.861 ; 12.861 ; 12.861 ;
; dip_in[1]         ; bus_in_fifo_rd_clk    ; 12.312 ; 12.312 ; 12.312 ; 12.312 ;
; dip_in[1]         ; bus_in_fifo_rd_en     ; 12.344 ; 12.344 ; 12.344 ; 12.344 ;
; dip_in[1]         ; bus_transmitter_en[0] ; 12.402 ; 12.402 ; 12.402 ; 12.402 ;
; dip_in[1]         ; bus_transmitter_en[1] ; 12.727 ; 12.727 ; 12.727 ; 12.727 ;
; dip_in[2]         ; bus_in_fifo_rd_clk    ; 11.608 ; 11.608 ; 11.608 ; 11.608 ;
; dip_in[2]         ; bus_in_fifo_rd_en     ; 11.640 ; 11.640 ; 11.640 ; 11.640 ;
; dip_in[2]         ; bus_transmitter_en[0] ; 11.698 ; 11.698 ; 11.698 ; 11.698 ;
; dip_in[2]         ; bus_transmitter_en[1] ; 12.023 ; 12.023 ; 12.023 ; 12.023 ;
+-------------------+-----------------------+--------+--------+--------+--------+


+-------------------------------------------------------------------------------+
; Minimum Propagation Delay                                                     ;
+-------------------+-----------------------+--------+--------+--------+--------+
; Input Port        ; Output Port           ; RR     ; RF     ; FR     ; FF     ;
+-------------------+-----------------------+--------+--------+--------+--------+
; bus_in_address[0] ; bus_in_fifo_rd_clk    ; 12.836 ; 12.836 ; 12.836 ; 12.836 ;
; bus_in_address[0] ; bus_in_fifo_rd_en     ; 12.868 ; 12.868 ; 12.868 ; 12.868 ;
; bus_in_address[0] ; bus_transmitter_en[0] ; 12.926 ; 12.926 ; 12.926 ; 12.926 ;
; bus_in_address[0] ; bus_transmitter_en[1] ; 13.251 ; 13.251 ; 13.251 ; 13.251 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk    ; 12.550 ; 12.550 ; 12.550 ; 12.550 ;
; bus_in_address[1] ; bus_in_fifo_rd_en     ; 12.582 ; 12.582 ; 12.582 ; 12.582 ;
; bus_in_address[1] ; bus_transmitter_en[0] ; 12.640 ; 12.640 ; 12.640 ; 12.640 ;
; bus_in_address[1] ; bus_transmitter_en[1] ; 12.965 ; 12.965 ; 12.965 ; 12.965 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk    ; 11.251 ; 11.251 ; 11.251 ; 11.251 ;
; bus_in_address[2] ; bus_in_fifo_rd_en     ; 11.283 ; 11.283 ; 11.283 ; 11.283 ;
; bus_in_address[2] ; bus_transmitter_en[0] ; 11.341 ; 11.341 ; 11.341 ; 11.341 ;
; bus_in_address[2] ; bus_transmitter_en[1] ; 11.666 ; 11.666 ; 11.666 ; 11.666 ;
; dip_in[0]         ; bus_in_fifo_rd_clk    ; 12.446 ; 12.446 ; 12.446 ; 12.446 ;
; dip_in[0]         ; bus_in_fifo_rd_en     ; 12.478 ; 12.478 ; 12.478 ; 12.478 ;
; dip_in[0]         ; bus_transmitter_en[0] ; 12.536 ; 12.536 ; 12.536 ; 12.536 ;
; dip_in[0]         ; bus_transmitter_en[1] ; 12.861 ; 12.861 ; 12.861 ; 12.861 ;
; dip_in[1]         ; bus_in_fifo_rd_clk    ; 12.312 ; 12.312 ; 12.312 ; 12.312 ;
; dip_in[1]         ; bus_in_fifo_rd_en     ; 12.344 ; 12.344 ; 12.344 ; 12.344 ;
; dip_in[1]         ; bus_transmitter_en[0] ; 12.402 ; 12.402 ; 12.402 ; 12.402 ;
; dip_in[1]         ; bus_transmitter_en[1] ; 12.727 ; 12.727 ; 12.727 ; 12.727 ;
; dip_in[2]         ; bus_in_fifo_rd_clk    ; 11.608 ; 11.608 ; 11.608 ; 11.608 ;
; dip_in[2]         ; bus_in_fifo_rd_en     ; 11.640 ; 11.640 ; 11.640 ; 11.640 ;
; dip_in[2]         ; bus_transmitter_en[0] ; 11.698 ; 11.698 ; 11.698 ; 11.698 ;
; dip_in[2]         ; bus_transmitter_en[1] ; 12.023 ; 12.023 ; 12.023 ; 12.023 ;
+-------------------+-----------------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Fast Model Setup Summary                                 ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; dds_ram_wrclock                 ; -1.457 ; -39.042       ;
; clk_system                      ; -0.592 ; -5.727        ;
; clk_25                          ; -0.273 ; -25.021       ;
; bus_in_step_to_next_value       ; 0.055  ; 0.000         ;
; PLL|altpll_component|pll|clk[0] ; 0.982  ; 0.000         ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast Model Hold Summary                                  ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_25                          ; -1.346 ; -1.346        ;
; clk_system                      ; -1.037 ; -1.037        ;
; PLL|altpll_component|pll|clk[0] ; 0.215  ; 0.000         ;
; bus_in_step_to_next_value       ; 0.215  ; 0.000         ;
; dds_ram_wrclock                 ; 0.520  ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------+
; Fast Model Recovery Summary                       ;
+---------------------------+-------+---------------+
; Clock                     ; Slack ; End Point TNS ;
+---------------------------+-------+---------------+
; bus_in_step_to_next_value ; 0.036 ; 0.000         ;
+---------------------------+-------+---------------+


+---------------------------------------------------+
; Fast Model Removal Summary                        ;
+---------------------------+-------+---------------+
; Clock                     ; Slack ; End Point TNS ;
+---------------------------+-------+---------------+
; bus_in_step_to_next_value ; 0.844 ; 0.000         ;
+---------------------------+-------+---------------+


+----------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; dds_ram_wrclock                 ; -1.880 ; -902.400      ;
; bus_in_step_to_next_value       ; -1.222 ; -11.222       ;
; clk_system                      ; -0.500 ; -56.000       ;
; PLL|altpll_component|pll|clk[0] ; 4.000  ; 0.000         ;
; clk_25                          ; 17.620 ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'dds_ram_wrclock'                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                   ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -0.254 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.306      ; 1.059      ;
; -0.220 ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg11 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.287      ; 1.006      ;
; -0.211 ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg11  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.286      ; 0.996      ;
; -0.210 ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg11 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.301      ; 1.010      ;
; -0.207 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.283      ; 0.989      ;
; -0.205 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.298      ; 1.002      ;
; -0.202 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.307      ; 1.008      ;
; -0.195 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.331      ; 1.025      ;
; -0.194 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.311      ; 1.004      ;
; -0.192 ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg11  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.303      ; 0.994      ;
; -0.182 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.291      ; 0.972      ;
; -0.180 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.327      ; 1.006      ;
; -0.180 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.315      ; 0.994      ;
; -0.175 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.305      ; 0.979      ;
; -0.171 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.327      ; 0.997      ;
; -0.169 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.319      ; 0.987      ;
; -0.168 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.300      ; 0.967      ;
; -0.167 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.312      ; 0.978      ;
; -0.166 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.329      ; 0.994      ;
; -0.166 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.307      ; 0.972      ;
; -0.162 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.313      ; 0.974      ;
; -0.160 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.319      ; 0.978      ;
; -0.156 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.319      ; 0.974      ;
; -0.153 ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg11 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.279      ; 0.931      ;
; -0.152 ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg11  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.299      ; 0.950      ;
; -0.151 ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg11 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.293      ; 0.943      ;
; -0.149 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.323      ; 0.971      ;
; -0.149 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.319      ; 0.967      ;
; -0.148 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.299      ; 0.946      ;
; -0.145 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.313      ; 0.957      ;
; -0.138 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.321      ; 0.958      ;
; -0.136 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.313      ; 0.948      ;
; -0.131 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.319      ; 0.949      ;
; -0.129 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.315      ; 0.943      ;
; -0.128 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.303      ; 0.930      ;
; -0.120 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.315      ; 0.934      ;
; -0.116 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.311      ; 0.926      ;
; -0.115 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.303      ; 0.917      ;
; -0.113 ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg11 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.283      ; 0.895      ;
; -0.113 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.299      ; 0.911      ;
; -0.112 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.315      ; 0.926      ;
; -0.110 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.299      ; 0.908      ;
; -0.110 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.319      ; 0.928      ;
; -0.105 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.279      ; 0.883      ;
; -0.105 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.311      ; 0.915      ;
; -0.102 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.305      ; 0.906      ;
; -0.102 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.305      ; 0.906      ;
; -0.101 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.315      ; 0.915      ;
; -0.100 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.291      ; 0.890      ;
; -0.100 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.291      ; 0.890      ;
; -0.100 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.307      ; 0.906      ;
; -0.100 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.315      ; 0.914      ;
; -0.099 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.323      ; 0.921      ;
; -0.098 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.311      ; 0.908      ;
; -0.098 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.319      ; 0.916      ;
; -0.097 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.291      ; 0.887      ;
; -0.096 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.305      ; 0.900      ;
; -0.094 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.291      ; 0.884      ;
; -0.093 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.313      ; 0.905      ;
; -0.093 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.315      ; 0.907      ;
; -0.093 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.319      ; 0.911      ;
; -0.092 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.299      ; 0.890      ;
; -0.092 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.315      ; 0.906      ;
; -0.092 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.319      ; 0.910      ;
; -0.089 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.313      ; 0.901      ;
; -0.089 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.319      ; 0.907      ;
; -0.088 ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg11 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.311      ; 0.898      ;
; -0.088 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.311      ; 0.898      ;
; -0.088 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.315      ; 0.902      ;
; -0.087 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.299      ; 0.885      ;
; -0.086 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.311      ; 0.896      ;
; -0.086 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.315      ; 0.900      ;
; -0.086 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.315      ; 0.900      ;
; -0.086 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.315      ; 0.900      ;
; -0.085 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.319      ; 0.903      ;
; -0.085 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.311      ; 0.895      ;
; -0.084 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.293      ; 0.876      ;
; -0.084 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.315      ; 0.898      ;
; -0.084 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.312      ; 0.895      ;
; -0.083 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.291      ; 0.873      ;
; -0.081 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.291      ; 0.871      ;
; -0.081 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.305      ; 0.885      ;
; -0.081 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.311      ; 0.891      ;
; -0.080 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.299      ; 0.878      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_system'                                                                                                           ;
+--------+----------------------+-----------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node               ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+-----------------------+---------------------------+-------------+--------------+------------+------------+
; -0.592 ; dds_step_count[3]    ; LED_SDI[0]~reg0       ; bus_in_step_to_next_value ; clk_system  ; 1.000        ; -0.672     ; 0.952      ;
; -0.558 ; dds_step_count[1]    ; LED_SDI[0]~reg0       ; bus_in_step_to_next_value ; clk_system  ; 1.000        ; -0.672     ; 0.918      ;
; -0.544 ; dds_step_count[0]    ; LED_SDI[0]~reg0       ; bus_in_step_to_next_value ; clk_system  ; 1.000        ; -0.672     ; 0.904      ;
; -0.507 ; dds_step_count[2]    ; LED_SDI[0]~reg0       ; bus_in_step_to_next_value ; clk_system  ; 1.000        ; -0.672     ; 0.867      ;
; -0.372 ; ram_process_count[1] ; dds_ram_data_in[13]   ; clk_system                ; clk_system  ; 1.000        ; -0.002     ; 1.402      ;
; -0.372 ; ram_process_count[1] ; dds_ram_data_in[5]    ; clk_system                ; clk_system  ; 1.000        ; -0.002     ; 1.402      ;
; -0.351 ; ram_process_count[1] ; dds_ram_data_in[15]   ; clk_system                ; clk_system  ; 1.000        ; 0.003      ; 1.386      ;
; -0.351 ; ram_process_count[1] ; dds_ram_data_in[14]   ; clk_system                ; clk_system  ; 1.000        ; 0.003      ; 1.386      ;
; -0.326 ; ram_process_count[2] ; dds_ram_data_in[13]   ; clk_system                ; clk_system  ; 1.000        ; -0.002     ; 1.356      ;
; -0.326 ; ram_process_count[2] ; dds_ram_data_in[5]    ; clk_system                ; clk_system  ; 1.000        ; -0.002     ; 1.356      ;
; -0.305 ; ram_process_count[2] ; dds_ram_data_in[15]   ; clk_system                ; clk_system  ; 1.000        ; 0.003      ; 1.340      ;
; -0.305 ; ram_process_count[2] ; dds_ram_data_in[14]   ; clk_system                ; clk_system  ; 1.000        ; 0.003      ; 1.340      ;
; -0.271 ; ram_process_count[1] ; dds_ram_data_in[0]    ; clk_system                ; clk_system  ; 1.000        ; 0.023      ; 1.326      ;
; -0.266 ; ram_process_count[1] ; dds_ram_data_in[10]   ; clk_system                ; clk_system  ; 1.000        ; 0.027      ; 1.325      ;
; -0.263 ; ram_process_count[1] ; dds_ram_data_in[11]   ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.312      ;
; -0.249 ; ram_process_count[1] ; dds_ram_data_in[4]    ; clk_system                ; clk_system  ; 1.000        ; 0.019      ; 1.300      ;
; -0.248 ; ram_process_count[1] ; dds_ram_wraddress[5]  ; clk_system                ; clk_system  ; 1.000        ; -0.008     ; 1.272      ;
; -0.248 ; ram_process_count[1] ; dds_ram_wraddress[3]  ; clk_system                ; clk_system  ; 1.000        ; -0.008     ; 1.272      ;
; -0.247 ; ram_process_count[0] ; dds_ram_data_in[13]   ; clk_system                ; clk_system  ; 1.000        ; -0.002     ; 1.277      ;
; -0.247 ; ram_process_count[0] ; dds_ram_data_in[5]    ; clk_system                ; clk_system  ; 1.000        ; -0.002     ; 1.277      ;
; -0.244 ; ram_process_count[1] ; dds_ram_data_in[8]    ; clk_system                ; clk_system  ; 1.000        ; 0.006      ; 1.282      ;
; -0.244 ; ram_process_count[1] ; dds_ram_data_in[3]    ; clk_system                ; clk_system  ; 1.000        ; 0.014      ; 1.290      ;
; -0.226 ; ram_process_count[0] ; dds_ram_data_in[15]   ; clk_system                ; clk_system  ; 1.000        ; 0.003      ; 1.261      ;
; -0.226 ; ram_process_count[0] ; dds_ram_data_in[14]   ; clk_system                ; clk_system  ; 1.000        ; 0.003      ; 1.261      ;
; -0.225 ; ram_process_count[2] ; dds_ram_data_in[0]    ; clk_system                ; clk_system  ; 1.000        ; 0.023      ; 1.280      ;
; -0.220 ; ram_process_count[2] ; dds_ram_data_in[10]   ; clk_system                ; clk_system  ; 1.000        ; 0.027      ; 1.279      ;
; -0.217 ; ram_process_count[2] ; dds_ram_data_in[11]   ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.266      ;
; -0.203 ; ram_process_count[2] ; dds_ram_data_in[4]    ; clk_system                ; clk_system  ; 1.000        ; 0.019      ; 1.254      ;
; -0.202 ; ram_process_count[2] ; dds_ram_wraddress[5]  ; clk_system                ; clk_system  ; 1.000        ; -0.008     ; 1.226      ;
; -0.202 ; ram_process_count[2] ; dds_ram_wraddress[3]  ; clk_system                ; clk_system  ; 1.000        ; -0.008     ; 1.226      ;
; -0.198 ; ram_process_count[2] ; dds_ram_data_in[8]    ; clk_system                ; clk_system  ; 1.000        ; 0.006      ; 1.236      ;
; -0.198 ; ram_process_count[2] ; dds_ram_data_in[3]    ; clk_system                ; clk_system  ; 1.000        ; 0.014      ; 1.244      ;
; -0.164 ; ram_process_count[1] ; dds_ram_data_in[1]    ; clk_system                ; clk_system  ; 1.000        ; 0.024      ; 1.220      ;
; -0.163 ; ram_process_count[1] ; dds_ram_data_in[7]    ; clk_system                ; clk_system  ; 1.000        ; 0.020      ; 1.215      ;
; -0.156 ; ram_process_count[1] ; dds_ram_data_in[12]   ; clk_system                ; clk_system  ; 1.000        ; 0.001      ; 1.189      ;
; -0.146 ; ram_process_count[0] ; dds_ram_data_in[0]    ; clk_system                ; clk_system  ; 1.000        ; 0.023      ; 1.201      ;
; -0.141 ; ram_process_count[0] ; dds_ram_data_in[10]   ; clk_system                ; clk_system  ; 1.000        ; 0.027      ; 1.200      ;
; -0.138 ; ram_process_count[0] ; dds_ram_data_in[11]   ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.187      ;
; -0.130 ; ram_process_count[1] ; dds_ram_data_in[6]    ; clk_system                ; clk_system  ; 1.000        ; 0.002      ; 1.164      ;
; -0.130 ; ram_process_count[1] ; dds_ram_data_in[2]    ; clk_system                ; clk_system  ; 1.000        ; 0.003      ; 1.165      ;
; -0.128 ; ram_process_count[1] ; fifo_dds_rd_clk       ; clk_system                ; clk_system  ; 1.000        ; 0.006      ; 1.166      ;
; -0.124 ; ram_process_count[0] ; dds_ram_data_in[4]    ; clk_system                ; clk_system  ; 1.000        ; 0.019      ; 1.175      ;
; -0.123 ; ram_process_count[0] ; dds_ram_wraddress[5]  ; clk_system                ; clk_system  ; 1.000        ; -0.008     ; 1.147      ;
; -0.123 ; ram_process_count[0] ; dds_ram_wraddress[3]  ; clk_system                ; clk_system  ; 1.000        ; -0.008     ; 1.147      ;
; -0.119 ; ram_process_count[0] ; dds_ram_data_in[8]    ; clk_system                ; clk_system  ; 1.000        ; 0.006      ; 1.157      ;
; -0.119 ; ram_process_count[0] ; dds_ram_data_in[3]    ; clk_system                ; clk_system  ; 1.000        ; 0.014      ; 1.165      ;
; -0.118 ; ram_process_count[2] ; dds_ram_data_in[1]    ; clk_system                ; clk_system  ; 1.000        ; 0.024      ; 1.174      ;
; -0.117 ; ram_process_count[2] ; dds_ram_data_in[7]    ; clk_system                ; clk_system  ; 1.000        ; 0.020      ; 1.169      ;
; -0.110 ; ram_process_count[2] ; dds_ram_data_in[12]   ; clk_system                ; clk_system  ; 1.000        ; 0.001      ; 1.143      ;
; -0.107 ; ram_process_count[1] ; dds_ram_wren          ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 1.139      ;
; -0.102 ; ram_process_count[1] ; fifo_dds_rd_en        ; clk_system                ; clk_system  ; 1.000        ; 0.006      ; 1.140      ;
; -0.093 ; ram_process_count[1] ; dds_ram_wrclock       ; clk_system                ; clk_system  ; 1.000        ; 0.006      ; 1.131      ;
; -0.084 ; ram_process_count[2] ; dds_ram_data_in[6]    ; clk_system                ; clk_system  ; 1.000        ; 0.002      ; 1.118      ;
; -0.084 ; ram_process_count[2] ; dds_ram_data_in[2]    ; clk_system                ; clk_system  ; 1.000        ; 0.003      ; 1.119      ;
; -0.077 ; ram_process_count[0] ; dds_ram_wren          ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 1.109      ;
; -0.072 ; count_serial[3]      ; LED_SDI[0]~reg0       ; clk_system                ; clk_system  ; 1.000        ; 0.001      ; 1.105      ;
; -0.066 ; ram_process_count[0] ; fifo_dds_rd_en        ; clk_system                ; clk_system  ; 1.000        ; 0.006      ; 1.104      ;
; -0.063 ; ram_process_count[0] ; dds_ram_wrclock       ; clk_system                ; clk_system  ; 1.000        ; 0.006      ; 1.101      ;
; -0.040 ; ram_process_count[0] ; write_ram_address[0]  ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 1.071      ;
; -0.040 ; ram_process_count[0] ; write_ram_address[1]  ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 1.071      ;
; -0.040 ; ram_process_count[0] ; write_ram_address[2]  ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 1.071      ;
; -0.040 ; ram_process_count[0] ; write_ram_address[3]  ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 1.071      ;
; -0.040 ; ram_process_count[0] ; write_ram_address[4]  ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 1.071      ;
; -0.040 ; ram_process_count[0] ; write_ram_address[5]  ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 1.071      ;
; -0.040 ; ram_process_count[0] ; write_ram_address[6]  ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 1.071      ;
; -0.040 ; ram_process_count[0] ; write_ram_address[7]  ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 1.071      ;
; -0.040 ; ram_process_count[0] ; write_ram_address[8]  ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 1.071      ;
; -0.040 ; ram_process_count[0] ; write_ram_address[9]  ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 1.071      ;
; -0.040 ; ram_process_count[0] ; write_ram_address[10] ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 1.071      ;
; -0.040 ; write_ram_address[0] ; write_ram_address[11] ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 1.072      ;
; -0.040 ; ram_process_count[0] ; write_ram_address[11] ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 1.071      ;
; -0.039 ; ram_process_count[0] ; dds_ram_data_in[1]    ; clk_system                ; clk_system  ; 1.000        ; 0.024      ; 1.095      ;
; -0.038 ; ram_process_count[0] ; dds_ram_data_in[7]    ; clk_system                ; clk_system  ; 1.000        ; 0.020      ; 1.090      ;
; -0.031 ; ram_process_count[0] ; dds_ram_data_in[12]   ; clk_system                ; clk_system  ; 1.000        ; 0.001      ; 1.064      ;
; -0.006 ; count_serial[1]      ; LED_SDI[0]~reg0       ; clk_system                ; clk_system  ; 1.000        ; 0.001      ; 1.039      ;
; -0.005 ; write_ram_address[0] ; write_ram_address[10] ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 1.037      ;
; -0.005 ; ram_process_count[0] ; dds_ram_data_in[6]    ; clk_system                ; clk_system  ; 1.000        ; 0.002      ; 1.039      ;
; -0.005 ; ram_process_count[0] ; dds_ram_data_in[2]    ; clk_system                ; clk_system  ; 1.000        ; 0.003      ; 1.040      ;
; -0.001 ; ram_process_count[1] ; dds_ram_wraddress[11] ; clk_system                ; clk_system  ; 1.000        ; 0.012      ; 1.045      ;
; -0.001 ; ram_process_count[1] ; dds_ram_wraddress[0]  ; clk_system                ; clk_system  ; 1.000        ; 0.012      ; 1.045      ;
; -0.001 ; ram_process_count[1] ; dds_ram_data_in[9]    ; clk_system                ; clk_system  ; 1.000        ; 0.012      ; 1.045      ;
; 0.004  ; ram_process_count[2] ; fifo_dds_rd_en        ; clk_system                ; clk_system  ; 1.000        ; 0.006      ; 1.034      ;
; 0.010  ; write_ram_address[1] ; write_ram_address[11] ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 1.022      ;
; 0.011  ; ram_process_count[3] ; write_ram_address[0]  ; clk_system                ; clk_system  ; 1.000        ; -0.002     ; 1.019      ;
; 0.011  ; ram_process_count[3] ; write_ram_address[1]  ; clk_system                ; clk_system  ; 1.000        ; -0.002     ; 1.019      ;
; 0.011  ; ram_process_count[3] ; write_ram_address[2]  ; clk_system                ; clk_system  ; 1.000        ; -0.002     ; 1.019      ;
; 0.011  ; ram_process_count[3] ; write_ram_address[3]  ; clk_system                ; clk_system  ; 1.000        ; -0.002     ; 1.019      ;
; 0.011  ; ram_process_count[3] ; write_ram_address[4]  ; clk_system                ; clk_system  ; 1.000        ; -0.002     ; 1.019      ;
; 0.011  ; ram_process_count[3] ; write_ram_address[5]  ; clk_system                ; clk_system  ; 1.000        ; -0.002     ; 1.019      ;
; 0.011  ; ram_process_count[3] ; write_ram_address[6]  ; clk_system                ; clk_system  ; 1.000        ; -0.002     ; 1.019      ;
; 0.011  ; ram_process_count[3] ; write_ram_address[7]  ; clk_system                ; clk_system  ; 1.000        ; -0.002     ; 1.019      ;
; 0.011  ; ram_process_count[3] ; write_ram_address[8]  ; clk_system                ; clk_system  ; 1.000        ; -0.002     ; 1.019      ;
; 0.011  ; ram_process_count[3] ; write_ram_address[9]  ; clk_system                ; clk_system  ; 1.000        ; -0.002     ; 1.019      ;
; 0.011  ; ram_process_count[3] ; write_ram_address[10] ; clk_system                ; clk_system  ; 1.000        ; -0.002     ; 1.019      ;
; 0.011  ; ram_process_count[3] ; write_ram_address[11] ; clk_system                ; clk_system  ; 1.000        ; -0.002     ; 1.019      ;
; 0.029  ; write_ram_address[2] ; write_ram_address[11] ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 1.003      ;
; 0.030  ; write_ram_address[0] ; write_ram_address[9]  ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 1.002      ;
; 0.044  ; ram_process_count[1] ; ram_process_count[1]  ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 0.988      ;
; 0.045  ; write_ram_address[1] ; write_ram_address[10] ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 0.987      ;
; 0.045  ; ram_process_count[2] ; dds_ram_wraddress[11] ; clk_system                ; clk_system  ; 1.000        ; 0.012      ; 0.999      ;
+--------+----------------------+-----------------------+---------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_25'                                                                                                                                                                                                                               ;
+--------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node                                                                                                                                  ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -0.273 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.277     ; 0.995      ;
; -0.240 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg3 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.299     ; 0.940      ;
; -0.232 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.286     ; 0.945      ;
; -0.231 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.300     ; 0.930      ;
; -0.228 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.287     ; 0.940      ;
; -0.221 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.291     ; 0.929      ;
; -0.220 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.286     ; 0.933      ;
; -0.217 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg3 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.303     ; 0.913      ;
; -0.217 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.277     ; 0.939      ;
; -0.215 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg1 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.299     ; 0.915      ;
; -0.207 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg2 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.303     ; 0.903      ;
; -0.207 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.283     ; 0.923      ;
; -0.205 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~porta_address_reg4 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.285     ; 0.919      ;
; -0.205 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.279     ; 0.925      ;
; -0.205 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.277     ; 0.927      ;
; -0.204 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.286     ; 0.917      ;
; -0.203 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.287     ; 0.915      ;
; -0.200 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.286     ; 0.913      ;
; -0.199 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg1 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.303     ; 0.895      ;
; -0.199 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.291     ; 0.907      ;
; -0.199 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.291     ; 0.907      ;
; -0.198 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg0 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.303     ; 0.894      ;
; -0.198 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.277     ; 0.920      ;
; -0.198 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.283     ; 0.914      ;
; -0.198 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.283     ; 0.914      ;
; -0.196 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg8 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.303     ; 0.892      ;
; -0.196 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.291     ; 0.904      ;
; -0.196 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.286     ; 0.909      ;
; -0.194 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.279     ; 0.914      ;
; -0.194 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.283     ; 0.910      ;
; -0.193 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.283     ; 0.909      ;
; -0.192 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~porta_address_reg2 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.293     ; 0.898      ;
; -0.192 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.291     ; 0.900      ;
; -0.192 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.283     ; 0.908      ;
; -0.192 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.286     ; 0.905      ;
; -0.192 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.283     ; 0.908      ;
; -0.191 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~porta_address_reg3 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.293     ; 0.897      ;
; -0.189 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.277     ; 0.911      ;
; -0.189 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.286     ; 0.902      ;
; -0.188 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg9 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.303     ; 0.884      ;
; -0.188 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.287     ; 0.900      ;
; -0.188 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.286     ; 0.901      ;
; -0.187 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.287     ; 0.899      ;
; -0.187 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.287     ; 0.899      ;
; -0.187 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.279     ; 0.907      ;
; -0.186 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.277     ; 0.908      ;
; -0.186 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.286     ; 0.899      ;
; -0.185 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~porta_address_reg9 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.307     ; 0.877      ;
; -0.185 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.291     ; 0.893      ;
; -0.185 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.287     ; 0.897      ;
; -0.184 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~porta_address_reg1 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.293     ; 0.890      ;
; -0.184 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.300     ; 0.883      ;
; -0.183 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.279     ; 0.903      ;
; -0.183 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.283     ; 0.899      ;
; -0.182 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~porta_address_reg3 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.307     ; 0.874      ;
; -0.182 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.283     ; 0.898      ;
; -0.182 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.283     ; 0.898      ;
; -0.181 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.286     ; 0.894      ;
; -0.181 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.283     ; 0.897      ;
; -0.180 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.277     ; 0.902      ;
; -0.180 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.291     ; 0.888      ;
; -0.180 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.300     ; 0.879      ;
; -0.180 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.300     ; 0.879      ;
; -0.179 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.291     ; 0.887      ;
; -0.179 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.283     ; 0.895      ;
; -0.178 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg5 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.303     ; 0.874      ;
; -0.178 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.279     ; 0.898      ;
; -0.178 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.291     ; 0.886      ;
; -0.177 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.287     ; 0.889      ;
; -0.177 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.287     ; 0.889      ;
; -0.176 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg7 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.303     ; 0.872      ;
; -0.176 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.287     ; 0.888      ;
; -0.176 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.277     ; 0.898      ;
; -0.176 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.283     ; 0.892      ;
; -0.175 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.279     ; 0.895      ;
; -0.174 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~porta_address_reg8 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.307     ; 0.866      ;
; -0.174 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~porta_address_reg5 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.275     ; 0.898      ;
; -0.174 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.279     ; 0.894      ;
; -0.174 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.277     ; 0.896      ;
; -0.173 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg4 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.303     ; 0.869      ;
; -0.173 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.300     ; 0.872      ;
; -0.173 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.287     ; 0.885      ;
; -0.172 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg6 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.303     ; 0.868      ;
; -0.172 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~porta_address_reg6 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.275     ; 0.896      ;
; -0.172 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.279     ; 0.892      ;
; -0.172 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.279     ; 0.892      ;
; -0.172 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.287     ; 0.884      ;
; -0.172 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.287     ; 0.884      ;
; -0.172 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.283     ; 0.888      ;
; -0.171 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.291     ; 0.879      ;
; -0.171 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.283     ; 0.887      ;
; -0.169 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.287     ; 0.881      ;
; -0.168 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.287     ; 0.880      ;
; -0.166 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.287     ; 0.878      ;
; -0.166 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.277     ; 0.888      ;
; -0.166 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.283     ; 0.882      ;
; -0.166 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.300     ; 0.865      ;
; -0.166 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.279     ; 0.886      ;
; -0.165 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.279     ; 0.885      ;
; -0.164 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~porta_address_reg4 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.275     ; 0.888      ;
+--------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'bus_in_step_to_next_value'                                                                                                  ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.055 ; dds_step_count[1] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.977      ;
; 0.069 ; dds_step_count[0] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.963      ;
; 0.090 ; dds_step_count[1] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.942      ;
; 0.090 ; dds_step_count[2] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.942      ;
; 0.104 ; dds_step_count[0] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.928      ;
; 0.125 ; dds_step_count[1] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.907      ;
; 0.125 ; dds_step_count[2] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.907      ;
; 0.139 ; dds_step_count[0] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.893      ;
; 0.146 ; dds_step_count[3] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.886      ;
; 0.160 ; dds_step_count[1] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.872      ;
; 0.160 ; dds_step_count[2] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.872      ;
; 0.174 ; dds_step_count[0] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.858      ;
; 0.181 ; dds_step_count[3] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.851      ;
; 0.195 ; dds_step_count[1] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.837      ;
; 0.195 ; dds_step_count[2] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.837      ;
; 0.209 ; dds_step_count[0] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.823      ;
; 0.216 ; dds_step_count[3] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.816      ;
; 0.226 ; dds_step_count[4] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.806      ;
; 0.230 ; dds_step_count[1] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.802      ;
; 0.230 ; dds_step_count[2] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.802      ;
; 0.244 ; dds_step_count[0] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.788      ;
; 0.251 ; dds_step_count[3] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.781      ;
; 0.261 ; dds_step_count[4] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.771      ;
; 0.265 ; dds_step_count[2] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.767      ;
; 0.272 ; dds_step_count[5] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.760      ;
; 0.286 ; dds_step_count[3] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.746      ;
; 0.296 ; dds_step_count[6] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.736      ;
; 0.296 ; dds_step_count[4] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.736      ;
; 0.307 ; dds_step_count[5] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.725      ;
; 0.321 ; dds_step_count[3] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.711      ;
; 0.324 ; dds_step_count[1] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.708      ;
; 0.331 ; dds_step_count[6] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.701      ;
; 0.331 ; dds_step_count[4] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.701      ;
; 0.338 ; dds_step_count[0] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.694      ;
; 0.341 ; dds_step_count[7] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.691      ;
; 0.342 ; dds_step_count[5] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.690      ;
; 0.359 ; dds_step_count[1] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.673      ;
; 0.359 ; dds_step_count[2] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.673      ;
; 0.365 ; dds_step_count[8] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.667      ;
; 0.366 ; dds_step_count[6] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.666      ;
; 0.366 ; dds_step_count[4] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.666      ;
; 0.373 ; dds_step_count[0] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.659      ;
; 0.376 ; dds_step_count[7] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.656      ;
; 0.377 ; dds_step_count[5] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.655      ;
; 0.499 ; dds_step_count[1] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.533      ;
; 0.499 ; dds_step_count[2] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.533      ;
; 0.505 ; dds_step_count[8] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.527      ;
; 0.506 ; dds_step_count[6] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.526      ;
; 0.506 ; dds_step_count[4] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.526      ;
; 0.508 ; dds_step_count[0] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.524      ;
; 0.514 ; dds_step_count[7] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.518      ;
; 0.514 ; dds_step_count[3] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.518      ;
; 0.515 ; dds_step_count[5] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.517      ;
; 0.634 ; dds_step_count[9] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.398      ;
; 0.665 ; dds_step_count[0] ; dds_step_count[0] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.367      ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+---------------------------------+--------------+------------+------------+
; 0.982 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.622     ; 2.428      ;
; 0.982 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.622     ; 2.428      ;
; 0.982 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.622     ; 2.428      ;
; 0.982 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.622     ; 2.428      ;
; 0.982 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ; main_phase_var[6]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.622     ; 2.428      ;
; 0.982 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ; main_phase_var[8]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.622     ; 2.428      ;
; 0.982 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ; main_phase_var[9]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.622     ; 2.428      ;
; 0.982 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.622     ; 2.428      ;
; 0.982 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.622     ; 2.428      ;
; 0.982 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ; main_amplitude_var[10] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.622     ; 2.428      ;
; 0.982 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ; main_amplitude_var[11] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.622     ; 2.428      ;
; 0.999 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.630     ; 2.403      ;
; 0.999 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.622     ; 2.411      ;
; 0.999 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.630     ; 2.403      ;
; 0.999 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.622     ; 2.411      ;
; 0.999 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.630     ; 2.403      ;
; 0.999 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.622     ; 2.411      ;
; 0.999 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.630     ; 2.403      ;
; 0.999 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.622     ; 2.411      ;
; 0.999 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[6]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.630     ; 2.403      ;
; 0.999 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_phase_var[6]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.622     ; 2.411      ;
; 0.999 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[8]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.630     ; 2.403      ;
; 0.999 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_phase_var[8]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.622     ; 2.411      ;
; 0.999 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[9]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.630     ; 2.403      ;
; 0.999 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_phase_var[9]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.622     ; 2.411      ;
; 0.999 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.630     ; 2.403      ;
; 0.999 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.622     ; 2.411      ;
; 0.999 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.630     ; 2.403      ;
; 0.999 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.622     ; 2.411      ;
; 0.999 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_amplitude_var[10] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.630     ; 2.403      ;
; 0.999 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_amplitude_var[10] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.622     ; 2.411      ;
; 0.999 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_amplitude_var[11] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.630     ; 2.403      ;
; 0.999 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_amplitude_var[11] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.622     ; 2.411      ;
; 1.007 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.626     ; 2.399      ;
; 1.007 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.626     ; 2.399      ;
; 1.007 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.626     ; 2.399      ;
; 1.007 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.626     ; 2.399      ;
; 1.007 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ; main_phase_var[6]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.626     ; 2.399      ;
; 1.007 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ; main_phase_var[8]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.626     ; 2.399      ;
; 1.007 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ; main_phase_var[9]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.626     ; 2.399      ;
; 1.007 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.626     ; 2.399      ;
; 1.007 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.626     ; 2.399      ;
; 1.007 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ; main_amplitude_var[10] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.626     ; 2.399      ;
; 1.007 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ; main_amplitude_var[11] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.626     ; 2.399      ;
; 1.014 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.618     ; 2.400      ;
; 1.014 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.618     ; 2.400      ;
; 1.014 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.618     ; 2.400      ;
; 1.014 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.618     ; 2.400      ;
; 1.014 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[6]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.618     ; 2.400      ;
; 1.014 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[8]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.618     ; 2.400      ;
; 1.014 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[9]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.618     ; 2.400      ;
; 1.014 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.618     ; 2.400      ;
; 1.014 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.618     ; 2.400      ;
; 1.014 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_amplitude_var[10] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.618     ; 2.400      ;
; 1.014 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_amplitude_var[11] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.618     ; 2.400      ;
; 1.015 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.616     ; 2.401      ;
; 1.015 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.616     ; 2.401      ;
; 1.015 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.616     ; 2.401      ;
; 1.015 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.616     ; 2.401      ;
; 1.015 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_phase_var[6]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.616     ; 2.401      ;
; 1.015 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_phase_var[8]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.616     ; 2.401      ;
; 1.015 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_phase_var[9]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.616     ; 2.401      ;
; 1.015 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.616     ; 2.401      ;
; 1.015 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.616     ; 2.401      ;
; 1.015 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_amplitude_var[10] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.616     ; 2.401      ;
; 1.015 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_amplitude_var[11] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.616     ; 2.401      ;
; 1.015 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[28] ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.610     ; 2.407      ;
; 1.015 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[28] ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.610     ; 2.407      ;
; 1.015 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[28] ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.610     ; 2.407      ;
; 1.015 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[28] ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.610     ; 2.407      ;
; 1.015 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[28] ; main_phase_var[6]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.610     ; 2.407      ;
; 1.015 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[28] ; main_phase_var[8]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.610     ; 2.407      ;
; 1.015 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[28] ; main_phase_var[9]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.610     ; 2.407      ;
; 1.015 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[28] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.610     ; 2.407      ;
; 1.015 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[28] ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.610     ; 2.407      ;
; 1.015 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[28] ; main_amplitude_var[10] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.610     ; 2.407      ;
; 1.015 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[28] ; main_amplitude_var[11] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.610     ; 2.407      ;
; 1.023 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.609     ; 2.400      ;
; 1.023 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.609     ; 2.400      ;
; 1.023 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.609     ; 2.400      ;
; 1.023 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.609     ; 2.400      ;
; 1.023 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_phase_var[6]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.609     ; 2.400      ;
; 1.023 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_phase_var[8]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.609     ; 2.400      ;
; 1.023 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_phase_var[9]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.609     ; 2.400      ;
; 1.023 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.609     ; 2.400      ;
; 1.023 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.609     ; 2.400      ;
; 1.023 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_amplitude_var[10] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.609     ; 2.400      ;
; 1.023 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_amplitude_var[11] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.609     ; 2.400      ;
; 1.040 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[24] ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.632     ; 2.360      ;
; 1.040 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[24] ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.632     ; 2.360      ;
; 1.040 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[24] ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.632     ; 2.360      ;
; 1.040 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[24] ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.632     ; 2.360      ;
; 1.040 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[24] ; main_phase_var[6]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.632     ; 2.360      ;
; 1.040 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[24] ; main_phase_var[8]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.632     ; 2.360      ;
; 1.040 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[24] ; main_phase_var[9]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.632     ; 2.360      ;
; 1.040 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[24] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.632     ; 2.360      ;
; 1.040 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[24] ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.632     ; 2.360      ;
; 1.040 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[24] ; main_amplitude_var[10] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.632     ; 2.360      ;
; 1.040 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[24] ; main_amplitude_var[11] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.632     ; 2.360      ;
; 1.045 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[22] ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.630     ; 2.357      ;
+-------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_25'                                                                                                          ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -1.346 ; clk_system               ; clk_system               ; clk_system   ; clk_25      ; 0.000        ; 1.420      ; 0.367      ;
; -0.846 ; clk_system               ; clk_system               ; clk_system   ; clk_25      ; -0.500       ; 1.420      ; 0.367      ;
; 0.215  ; count[0]                 ; count[0]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count[2]                 ; count[2]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count[4]                 ; count[4]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; \process_5:main_count[2] ; \process_5:main_count[2] ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; int_bit_count[0]         ; int_bit_count[0]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; int_bit_count[1]         ; int_bit_count[1]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; int_bit_count[2]         ; int_bit_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; \process_5:main_count[3] ; \process_5:main_count[3] ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sub_count                ; sub_count                ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sdio_pin~reg0            ; sdio_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ioreset_pin~reg0         ; ioreset_pin~reg0         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; dds_reset_pin~reg0       ; dds_reset_pin~reg0       ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ioup_pin~reg0            ; ioup_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.240  ; main_frequency_var[1]    ; data_to_write[1]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.392      ;
; 0.241  ; main_frequency_var[16]   ; data_to_write[16]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.393      ;
; 0.242  ; main_frequency_var[24]   ; data_to_write[24]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; main_frequency_var[12]   ; data_to_write[12]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; main_frequency_var[3]    ; data_to_write[3]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; main_frequency_var[2]    ; data_to_write[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.394      ;
; 0.243  ; main_frequency_var[28]   ; data_to_write[28]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; main_frequency_var[10]   ; data_to_write[10]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.395      ;
; 0.247  ; main_frequency_var[27]   ; data_to_write[27]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.399      ;
; 0.247  ; main_frequency_var[14]   ; data_to_write[14]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.399      ;
; 0.252  ; main_frequency_var[30]   ; data_to_write[30]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.404      ;
; 0.252  ; main_frequency_var[0]    ; data_to_write[0]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.404      ;
; 0.253  ; int_bit_count[0]         ; int_bit_count[1]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.405      ;
; 0.253  ; int_bit_count[0]         ; int_bit_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.405      ;
; 0.265  ; count[0]                 ; count[4]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.417      ;
; 0.293  ; main_frequency_var[15]   ; data_to_write[15]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.445      ;
; 0.317  ; main_frequency_var[7]    ; data_to_write[7]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.469      ;
; 0.328  ; main_frequency_var[26]   ; data_to_write[26]        ; clk_25       ; clk_25      ; 0.000        ; 0.013      ; 0.493      ;
; 0.328  ; main_frequency_var[25]   ; data_to_write[25]        ; clk_25       ; clk_25      ; 0.000        ; 0.013      ; 0.493      ;
; 0.362  ; main_frequency_var[20]   ; data_to_write[20]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; main_frequency_var[9]    ; data_to_write[9]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.514      ;
; 0.364  ; int_bit_count[1]         ; int_bit_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; main_frequency_var[4]    ; data_to_write[4]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.517      ;
; 0.368  ; main_frequency_var[5]    ; data_to_write[5]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; \process_5:main_count[4] ; ioup_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; -0.001     ; 0.519      ;
; 0.369  ; main_frequency_var[6]    ; data_to_write[6]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.521      ;
; 0.372  ; sub_count                ; sclk_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.524      ;
; 0.377  ; main_frequency_var[23]   ; data_to_write[23]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.529      ;
; 0.386  ; main_frequency_var[8]    ; data_to_write[8]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.538      ;
; 0.386  ; \process_5:main_count[0] ; dds_reset_pin~reg0       ; clk_25       ; clk_25      ; 0.000        ; 0.001      ; 0.539      ;
; 0.392  ; count[0]                 ; count[2]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.544      ;
; 0.400  ; count[1]                 ; count[2]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.552      ;
; 0.432  ; data_bit_count[5]        ; data_bit_count[5]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.584      ;
; 0.440  ; main_frequency_var[19]   ; data_to_write[19]        ; clk_25       ; clk_25      ; 0.000        ; 0.001      ; 0.593      ;
; 0.443  ; count[0]                 ; count[1]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.595      ;
; 0.453  ; main_frequency_var[18]   ; data_to_write[18]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.605      ;
; 0.454  ; main_frequency_var[22]   ; data_to_write[22]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.606      ;
; 0.456  ; main_frequency_var[17]   ; data_to_write[17]        ; clk_25       ; clk_25      ; 0.000        ; -0.012     ; 0.596      ;
; 0.459  ; main_frequency_var[29]   ; data_to_write[29]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.611      ;
; 0.481  ; \process_5:main_count[3] ; command_count[0]         ; clk_25       ; clk_25      ; 0.000        ; -0.002     ; 0.631      ;
; 0.483  ; \process_5:main_count[3] ; command_count[5]         ; clk_25       ; clk_25      ; 0.000        ; -0.002     ; 0.633      ;
; 0.484  ; \process_5:main_count[3] ; command_count[2]         ; clk_25       ; clk_25      ; 0.000        ; -0.002     ; 0.634      ;
; 0.484  ; \process_5:main_count[3] ; command_count[4]         ; clk_25       ; clk_25      ; 0.000        ; -0.002     ; 0.634      ;
; 0.485  ; \process_5:main_count[3] ; command_count[3]         ; clk_25       ; clk_25      ; 0.000        ; -0.002     ; 0.635      ;
; 0.485  ; \process_5:main_count[3] ; command_count[6]         ; clk_25       ; clk_25      ; 0.000        ; -0.002     ; 0.635      ;
; 0.489  ; \process_5:main_count[0] ; data_bit_count[1]        ; clk_25       ; clk_25      ; 0.000        ; 0.005      ; 0.646      ;
; 0.491  ; \process_5:main_count[0] ; data_bit_count[3]        ; clk_25       ; clk_25      ; 0.000        ; 0.005      ; 0.648      ;
; 0.492  ; count[4]                 ; clk_system               ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.644      ;
; 0.495  ; count[1]                 ; count[1]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.647      ;
; 0.498  ; main_frequency_var[11]   ; data_to_write[11]        ; clk_25       ; clk_25      ; 0.000        ; 0.003      ; 0.653      ;
; 0.498  ; sclk_pin~reg0            ; sclk_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.650      ;
; 0.504  ; main_frequency_var[13]   ; data_to_write[13]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.656      ;
; 0.505  ; \process_5:main_count[0] ; command_count[5]         ; clk_25       ; clk_25      ; 0.000        ; -0.004     ; 0.653      ;
; 0.505  ; \process_5:main_count[0] ; command_count[2]         ; clk_25       ; clk_25      ; 0.000        ; -0.004     ; 0.653      ;
; 0.507  ; \process_5:main_count[0] ; command_count[0]         ; clk_25       ; clk_25      ; 0.000        ; -0.004     ; 0.655      ;
; 0.507  ; \process_5:main_count[0] ; command_count[4]         ; clk_25       ; clk_25      ; 0.000        ; -0.004     ; 0.655      ;
; 0.508  ; \process_5:main_count[0] ; command_count[3]         ; clk_25       ; clk_25      ; 0.000        ; -0.004     ; 0.656      ;
; 0.508  ; \process_5:main_count[0] ; command_count[6]         ; clk_25       ; clk_25      ; 0.000        ; -0.004     ; 0.656      ;
; 0.536  ; count[2]                 ; count[3]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.688      ;
; 0.537  ; data_bit_count[4]        ; data_bit_count[4]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.689      ;
; 0.544  ; data_bit_count[2]        ; data_bit_count[2]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.696      ;
; 0.560  ; count[2]                 ; count[4]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.712      ;
; 0.565  ; count[2]                 ; clk_system               ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.717      ;
; 0.566  ; command_count[6]         ; command_count[6]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.718      ;
; 0.573  ; main_frequency_var[21]   ; data_to_write[21]        ; clk_25       ; clk_25      ; 0.000        ; -0.004     ; 0.721      ;
; 0.579  ; count[3]                 ; count[3]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.731      ;
; 0.587  ; data_bit_count[1]        ; data_bit_count[1]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.739      ;
; 0.602  ; command_count[0]         ; command_count[0]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.754      ;
; 0.602  ; data_bit_count[3]        ; data_bit_count[3]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.754      ;
; 0.605  ; count[3]                 ; clk_system               ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.757      ;
; 0.610  ; \process_5:main_count[0] ; data_bit_count[5]        ; clk_25       ; clk_25      ; 0.000        ; 0.005      ; 0.767      ;
; 0.612  ; command_count[2]         ; command_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.764      ;
; 0.613  ; \process_5:main_count[0] ; data_bit_count[2]        ; clk_25       ; clk_25      ; 0.000        ; 0.005      ; 0.770      ;
; 0.614  ; \process_5:main_count[0] ; data_bit_count[0]        ; clk_25       ; clk_25      ; 0.000        ; 0.005      ; 0.771      ;
; 0.614  ; command_count[4]         ; command_count[4]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.766      ;
; 0.615  ; \process_5:main_count[0] ; data_bit_count[4]        ; clk_25       ; clk_25      ; 0.000        ; 0.005      ; 0.772      ;
; 0.628  ; count[3]                 ; count[4]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.780      ;
; 0.632  ; \process_5:main_count[4] ; dds_reset_pin~reg0       ; clk_25       ; clk_25      ; 0.000        ; 0.001      ; 0.785      ;
; 0.644  ; command_count[2]         ; data_to_write[18]        ; clk_25       ; clk_25      ; 0.000        ; 0.008      ; 0.804      ;
; 0.645  ; data_bit_count[0]        ; data_bit_count[0]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.797      ;
; 0.646  ; \process_5:main_count[0] ; \process_5:main_count[1] ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.798      ;
; 0.650  ; command_count[2]         ; instruction[1]           ; clk_25       ; clk_25      ; 0.000        ; 0.008      ; 0.810      ;
; 0.651  ; command_count[1]         ; command_count[1]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.803      ;
; 0.659  ; count[0]                 ; count[3]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.811      ;
; 0.661  ; command_count[2]         ; data_to_write[13]        ; clk_25       ; clk_25      ; 0.000        ; 0.010      ; 0.823      ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_system'                                                                                                   ;
+--------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+
; -1.037 ; dds_ram_wrclock       ; dds_ram_wrclock       ; dds_ram_wrclock ; clk_system  ; 0.000        ; 1.111      ; 0.367      ;
; -0.537 ; dds_ram_wrclock       ; dds_ram_wrclock       ; dds_ram_wrclock ; clk_system  ; -0.500       ; 1.111      ; 0.367      ;
; 0.215  ; ram_process_count[2]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ram_process_count[3]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ram_process_count[0]  ; ram_process_count[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; dds_ram_wren          ; dds_ram_wren          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[0]       ; count_serial[0]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[2]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[4]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[1]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[3]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LED_SDI[0]~reg0       ; LED_SDI[0]~reg0       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LED_LE~reg0           ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo_dds_rd_en        ; fifo_dds_rd_en        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.241  ; write_ram_address[11] ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.393      ;
; 0.248  ; ram_process_count[0]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.400      ;
; 0.261  ; count_serial[4]       ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.413      ;
; 0.318  ; write_ram_address[2]  ; dds_ram_wraddress[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 0.471      ;
; 0.320  ; write_ram_address[4]  ; dds_ram_wraddress[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 0.473      ;
; 0.326  ; write_ram_address[6]  ; dds_ram_wraddress[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 0.479      ;
; 0.327  ; write_ram_address[10] ; dds_ram_wraddress[10] ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 0.480      ;
; 0.327  ; write_ram_address[9]  ; dds_ram_wraddress[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 0.480      ;
; 0.341  ; ram_process_count[0]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 0.494      ;
; 0.345  ; count_serial[0]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.497      ;
; 0.348  ; count_serial[0]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.500      ;
; 0.358  ; write_ram_address[1]  ; write_ram_address[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; write_ram_address[4]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; write_ram_address[10] ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.510      ;
; 0.360  ; write_ram_address[6]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; write_ram_address[8]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.513      ;
; 0.371  ; write_ram_address[0]  ; write_ram_address[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; write_ram_address[5]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; write_ram_address[7]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; write_ram_address[2]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; write_ram_address[3]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; write_ram_address[9]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.524      ;
; 0.376  ; count_serial[4]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.528      ;
; 0.391  ; ram_process_count[0]  ; ram_process_count[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.543      ;
; 0.399  ; count_serial[0]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.551      ;
; 0.400  ; count_serial[2]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.552      ;
; 0.417  ; write_ram_address[7]  ; dds_ram_wraddress[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 0.570      ;
; 0.425  ; write_ram_address[1]  ; dds_ram_wraddress[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 0.578      ;
; 0.435  ; write_ram_address[0]  ; dds_ram_wraddress[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.013      ; 0.600      ;
; 0.447  ; ram_process_count[3]  ; ram_process_count[1]  ; clk_system      ; clk_system  ; 0.000        ; -0.001     ; 0.598      ;
; 0.450  ; count_serial[4]       ; LED_SDI[0]~reg0       ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 0.603      ;
; 0.460  ; count_serial[1]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.612      ;
; 0.465  ; count_serial[1]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.617      ;
; 0.467  ; count_serial[1]       ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.619      ;
; 0.480  ; count_serial[3]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.632      ;
; 0.489  ; count_serial[2]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.641      ;
; 0.496  ; write_ram_address[10] ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; write_ram_address[1]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; count_serial[2]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.648      ;
; 0.498  ; write_ram_address[6]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.650      ;
; 0.499  ; write_ram_address[8]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.651      ;
; 0.503  ; write_ram_address[8]  ; dds_ram_wraddress[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 0.656      ;
; 0.511  ; write_ram_address[0]  ; write_ram_address[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; write_ram_address[5]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; write_ram_address[7]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.663      ;
; 0.512  ; write_ram_address[3]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; write_ram_address[9]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; write_ram_address[2]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.664      ;
; 0.513  ; count_serial[3]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.665      ;
; 0.517  ; write_ram_address[3]  ; dds_ram_wraddress[3]  ; clk_system      ; clk_system  ; 0.000        ; -0.007     ; 0.662      ;
; 0.523  ; fifo_dds_rd_clk       ; fifo_dds_rd_clk       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.675      ;
; 0.526  ; write_ram_address[11] ; dds_ram_wraddress[11] ; clk_system      ; clk_system  ; 0.000        ; 0.013      ; 0.691      ;
; 0.527  ; write_ram_address[5]  ; dds_ram_wraddress[5]  ; clk_system      ; clk_system  ; 0.000        ; -0.007     ; 0.672      ;
; 0.531  ; write_ram_address[1]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.683      ;
; 0.533  ; write_ram_address[6]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.685      ;
; 0.534  ; write_ram_address[8]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.686      ;
; 0.545  ; count_serial[0]       ; LED_SDI[0]~reg0       ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 0.698      ;
; 0.546  ; write_ram_address[0]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.698      ;
; 0.546  ; write_ram_address[5]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.698      ;
; 0.546  ; write_ram_address[7]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.698      ;
; 0.547  ; write_ram_address[9]  ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.699      ;
; 0.547  ; write_ram_address[2]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.699      ;
; 0.548  ; ram_process_count[3]  ; dds_ram_wren          ; clk_system      ; clk_system  ; 0.000        ; -0.001     ; 0.699      ;
; 0.549  ; count_serial[1]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.701      ;
; 0.550  ; count_serial[4]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.702      ;
; 0.551  ; write_ram_address[4]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.703      ;
; 0.552  ; ram_process_count[1]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.704      ;
; 0.560  ; ram_process_count[3]  ; ram_process_count[0]  ; clk_system      ; clk_system  ; 0.000        ; -0.001     ; 0.711      ;
; 0.566  ; write_ram_address[1]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.718      ;
; 0.568  ; write_ram_address[6]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.720      ;
; 0.569  ; write_ram_address[8]  ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.721      ;
; 0.570  ; count_serial[0]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.722      ;
; 0.571  ; count_serial[0]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.723      ;
; 0.578  ; ram_process_count[2]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 0.731      ;
; 0.581  ; ram_process_count[1]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 0.734      ;
; 0.581  ; write_ram_address[0]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.733      ;
; 0.581  ; write_ram_address[5]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.733      ;
; 0.581  ; write_ram_address[7]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.733      ;
; 0.586  ; write_ram_address[4]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.738      ;
; 0.596  ; ram_process_count[0]  ; dds_ram_wren          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.748      ;
; 0.603  ; write_ram_address[6]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.755      ;
; 0.606  ; write_ram_address[3]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.758      ;
; 0.606  ; count_serial[1]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.758      ;
; 0.616  ; write_ram_address[0]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.768      ;
; 0.616  ; write_ram_address[5]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.768      ;
; 0.616  ; write_ram_address[7]  ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.768      ;
+--------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'PLL|altpll_component|pll|clk[0]'                                                                                                                   ;
+-------+------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.215 ; main_count[0]          ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; main_count[1]          ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; main_count[2]          ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; txen_pin~reg0          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dac_wr_pin~reg0        ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.263 ; main_count[0]          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.415      ;
; 0.267 ; main_count[1]          ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.419      ;
; 0.267 ; main_count[0]          ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.419      ;
; 0.341 ; main_amplitude_var[0]  ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.493      ;
; 0.367 ; main_amplitude_var[6]  ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.371 ; main_phase_var[10]     ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; main_phase_var[14]     ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.381 ; main_amplitude_var[3]  ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 0.546      ;
; 0.381 ; main_count[0]          ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.533      ;
; 0.384 ; main_count[1]          ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.536      ;
; 0.385 ; main_count[1]          ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.537      ;
; 0.386 ; main_count[1]          ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.538      ;
; 0.386 ; main_count[2]          ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.538      ;
; 0.386 ; main_count[2]          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.538      ;
; 0.387 ; main_count[0]          ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.539      ;
; 0.388 ; main_count[2]          ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.540      ;
; 0.449 ; main_amplitude_var[11] ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 0.618      ;
; 0.455 ; main_amplitude_var[7]  ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 0.624      ;
; 0.462 ; main_amplitude_var[2]  ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 0.627      ;
; 0.471 ; main_count[2]          ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.623      ;
; 0.490 ; main_amplitude_var[1]  ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 0.655      ;
; 0.494 ; main_count[1]          ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.646      ;
; 0.496 ; main_count[1]          ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; main_count[1]          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.501 ; main_count[1]          ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.653      ;
; 0.568 ; main_count[0]          ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.720      ;
; 0.571 ; main_phase_var[8]      ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 0.734      ;
; 0.580 ; main_amplitude_var[9]  ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.019      ; 0.751      ;
; 0.601 ; main_phase_var[15]     ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 0.768      ;
; 0.621 ; main_count[2]          ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.773      ;
; 0.635 ; main_count[1]          ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.789      ;
; 0.635 ; main_count[1]          ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.789      ;
; 0.636 ; main_count[1]          ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.790      ;
; 0.636 ; main_count[1]          ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.790      ;
; 0.636 ; main_amplitude_var[4]  ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 0.805      ;
; 0.637 ; main_count[1]          ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.791      ;
; 0.637 ; main_count[1]          ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.791      ;
; 0.662 ; parallel_data[14]~reg0 ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.814      ;
; 0.679 ; aux_amplitude_var[0]   ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 0.835      ;
; 0.697 ; aux_amplitude_var[0]   ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.855      ;
; 0.697 ; aux_amplitude_var[0]   ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.855      ;
; 0.697 ; aux_amplitude_var[0]   ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.855      ;
; 0.697 ; aux_amplitude_var[0]   ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.855      ;
; 0.697 ; aux_amplitude_var[0]   ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.855      ;
; 0.700 ; main_amplitude_var[13] ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.858      ;
; 0.702 ; main_count[1]          ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.850      ;
; 0.703 ; main_count[1]          ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.851      ;
; 0.717 ; aux_amplitude_var[0]   ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.875      ;
; 0.730 ; main_amplitude_var[12] ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.888      ;
; 0.749 ; main_amplitude_var[5]  ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 0.918      ;
; 0.753 ; main_phase_var[9]      ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 0.916      ;
; 0.765 ; main_count[1]          ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.913      ;
; 0.772 ; main_count[1]          ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.920      ;
; 0.772 ; main_count[1]          ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.920      ;
; 0.831 ; main_amplitude_var[10] ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 1.000      ;
; 0.848 ; main_amplitude_var[8]  ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 1.006      ;
; 0.853 ; main_phase_var[13]     ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 1.022      ;
; 0.853 ; main_count[2]          ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.007      ;
; 0.853 ; main_count[2]          ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.007      ;
; 0.853 ; main_count[2]          ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.007      ;
; 0.853 ; main_count[2]          ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.007      ;
; 0.853 ; main_count[2]          ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.007      ;
; 0.853 ; main_count[2]          ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.007      ;
; 0.860 ; main_count[2]          ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.012      ;
; 0.860 ; main_count[2]          ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.012      ;
; 0.860 ; main_count[2]          ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.012      ;
; 0.923 ; main_count[0]          ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.077      ;
; 0.923 ; main_count[0]          ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.077      ;
; 0.923 ; main_count[0]          ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.077      ;
; 0.923 ; main_count[0]          ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.077      ;
; 0.923 ; main_count[0]          ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.077      ;
; 0.923 ; main_count[0]          ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.077      ;
; 0.926 ; main_count[0]          ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.078      ;
; 0.926 ; main_count[0]          ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.078      ;
; 0.926 ; main_count[0]          ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.078      ;
; 0.934 ; main_phase_var[12]     ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 1.101      ;
; 1.051 ; main_phase_var[11]     ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.214      ;
; 1.062 ; main_amplitude_var[9]  ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 1.231      ;
; 1.064 ; main_amplitude_var[9]  ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 1.233      ;
; 1.065 ; main_amplitude_var[9]  ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 1.234      ;
; 1.099 ; main_phase_var[7]      ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 1.266      ;
; 1.101 ; main_phase_var[7]      ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 1.268      ;
; 1.102 ; main_phase_var[7]      ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 1.269      ;
; 1.121 ; main_count[2]          ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.269      ;
; 1.121 ; main_count[2]          ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.269      ;
; 1.121 ; main_count[2]          ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.269      ;
; 1.121 ; main_count[2]          ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.269      ;
; 1.121 ; main_count[2]          ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.269      ;
; 1.137 ; main_phase_var[5]      ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 1.306      ;
; 1.139 ; main_phase_var[5]      ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 1.308      ;
; 1.140 ; main_phase_var[5]      ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 1.309      ;
; 1.151 ; main_phase_var[3]      ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 1.320      ;
; 1.153 ; main_phase_var[3]      ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 1.322      ;
; 1.154 ; main_phase_var[3]      ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 1.323      ;
; 1.172 ; main_amplitude_var[1]  ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 1.341      ;
+-------+------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'bus_in_step_to_next_value'                                                                                                   ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.215 ; dds_step_count[0] ; dds_step_count[0] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.367      ;
; 0.246 ; dds_step_count[9] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.398      ;
; 0.365 ; dds_step_count[5] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; dds_step_count[3] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; dds_step_count[7] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.518      ;
; 0.372 ; dds_step_count[0] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; dds_step_count[4] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; dds_step_count[6] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; dds_step_count[8] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.527      ;
; 0.381 ; dds_step_count[2] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.533      ;
; 0.381 ; dds_step_count[1] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.533      ;
; 0.503 ; dds_step_count[5] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.655      ;
; 0.504 ; dds_step_count[7] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.656      ;
; 0.507 ; dds_step_count[0] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.659      ;
; 0.514 ; dds_step_count[4] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.666      ;
; 0.514 ; dds_step_count[6] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.666      ;
; 0.515 ; dds_step_count[8] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.667      ;
; 0.521 ; dds_step_count[2] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.673      ;
; 0.521 ; dds_step_count[1] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.673      ;
; 0.538 ; dds_step_count[5] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.690      ;
; 0.539 ; dds_step_count[7] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.691      ;
; 0.542 ; dds_step_count[0] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.694      ;
; 0.549 ; dds_step_count[4] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.701      ;
; 0.549 ; dds_step_count[6] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.701      ;
; 0.556 ; dds_step_count[1] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.708      ;
; 0.559 ; dds_step_count[3] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.711      ;
; 0.573 ; dds_step_count[5] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.725      ;
; 0.584 ; dds_step_count[4] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.736      ;
; 0.584 ; dds_step_count[6] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.736      ;
; 0.594 ; dds_step_count[3] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.746      ;
; 0.608 ; dds_step_count[5] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.760      ;
; 0.615 ; dds_step_count[2] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.767      ;
; 0.619 ; dds_step_count[4] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.771      ;
; 0.629 ; dds_step_count[3] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.781      ;
; 0.636 ; dds_step_count[0] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.788      ;
; 0.650 ; dds_step_count[2] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.802      ;
; 0.650 ; dds_step_count[1] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.802      ;
; 0.654 ; dds_step_count[4] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.806      ;
; 0.664 ; dds_step_count[3] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.816      ;
; 0.671 ; dds_step_count[0] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.823      ;
; 0.685 ; dds_step_count[2] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.837      ;
; 0.685 ; dds_step_count[1] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.837      ;
; 0.699 ; dds_step_count[3] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.851      ;
; 0.706 ; dds_step_count[0] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.858      ;
; 0.720 ; dds_step_count[2] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.872      ;
; 0.720 ; dds_step_count[1] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.872      ;
; 0.734 ; dds_step_count[3] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.886      ;
; 0.741 ; dds_step_count[0] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.893      ;
; 0.755 ; dds_step_count[2] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.907      ;
; 0.755 ; dds_step_count[1] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.907      ;
; 0.776 ; dds_step_count[0] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.928      ;
; 0.790 ; dds_step_count[2] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.942      ;
; 0.790 ; dds_step_count[1] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.942      ;
; 0.811 ; dds_step_count[0] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.963      ;
; 0.825 ; dds_step_count[1] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.977      ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'dds_ram_wrclock'                                                                                                                                                                                                                  ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; 0.520 ; dds_ram_data_in[10]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.294      ; 0.452      ;
; 0.520 ; dds_ram_data_in[2]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.293      ; 0.451      ;
; 0.520 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.294      ; 0.452      ;
; 0.525 ; dds_ram_data_in[11]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.294      ; 0.457      ;
; 0.525 ; dds_ram_data_in[3]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.295      ; 0.458      ;
; 0.529 ; dds_ram_data_in[4]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.294      ; 0.461      ;
; 0.640 ; dds_ram_data_in[12]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.296      ; 0.574      ;
; 0.643 ; dds_ram_data_in[14]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.290      ; 0.571      ;
; 0.685 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.298      ; 0.621      ;
; 0.691 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.298      ; 0.627      ;
; 0.696 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.298      ; 0.632      ;
; 0.704 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.286      ; 0.628      ;
; 0.756 ; dds_ram_data_in[13]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.305      ; 0.699      ;
; 0.763 ; dds_ram_data_in[6]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.315      ; 0.716      ;
; 0.768 ; dds_ram_data_in[5]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.312      ; 0.718      ;
; 0.770 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.313      ; 0.721      ;
; 0.770 ; dds_ram_data_in[1]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.289      ; 0.697      ;
; 0.774 ; dds_ram_data_in[9]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.293      ; 0.705      ;
; 0.776 ; dds_ram_data_in[7]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.289      ; 0.703      ;
; 0.785 ; dds_ram_data_in[15]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.286      ; 0.709      ;
; 0.793 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.315      ; 0.746      ;
; 0.794 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.311      ; 0.743      ;
; 0.795 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.298      ; 0.731      ;
; 0.797 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg11  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.299      ; 0.734      ;
; 0.797 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.311      ; 0.746      ;
; 0.800 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.311      ; 0.749      ;
; 0.803 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.311      ; 0.752      ;
; 0.805 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.319      ; 0.762      ;
; 0.806 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.295      ; 0.739      ;
; 0.808 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.309      ; 0.755      ;
; 0.808 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.315      ; 0.761      ;
; 0.814 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.321      ; 0.773      ;
; 0.816 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.299      ; 0.753      ;
; 0.816 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.298      ; 0.752      ;
; 0.817 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.323      ; 0.778      ;
; 0.817 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.299      ; 0.754      ;
; 0.819 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.319      ; 0.776      ;
; 0.819 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.319      ; 0.776      ;
; 0.819 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.319      ; 0.776      ;
; 0.820 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.323      ; 0.781      ;
; 0.822 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.319      ; 0.779      ;
; 0.822 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.319      ; 0.779      ;
; 0.823 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.323      ; 0.784      ;
; 0.823 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.315      ; 0.776      ;
; 0.825 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.321      ; 0.784      ;
; 0.826 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.295      ; 0.759      ;
; 0.827 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.299      ; 0.764      ;
; 0.828 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.313      ; 0.779      ;
; 0.831 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.320      ; 0.789      ;
; 0.832 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.295      ; 0.765      ;
; 0.832 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.319      ; 0.789      ;
; 0.834 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.323      ; 0.795      ;
; 0.837 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.287      ; 0.762      ;
; 0.839 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg11  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.307      ; 0.784      ;
; 0.841 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.307      ; 0.786      ;
; 0.843 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.311      ; 0.792      ;
; 0.846 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.301      ; 0.785      ;
; 0.860 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.298      ; 0.796      ;
; 0.868 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.303      ; 0.809      ;
; 0.871 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.306      ; 0.815      ;
; 0.874 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.320      ; 0.832      ;
; 0.894 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_we_reg        ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.295      ; 0.827      ;
; 0.899 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.299      ; 0.836      ;
; 0.904 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.313      ; 0.855      ;
; 0.907 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg11  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.309      ; 0.854      ;
; 0.907 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.323      ; 0.868      ;
; 0.907 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.298      ; 0.843      ;
; 0.911 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.295      ; 0.844      ;
; 0.911 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.331      ; 0.880      ;
; 0.911 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.307      ; 0.856      ;
; 0.912 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.321      ; 0.871      ;
; 0.912 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.319      ; 0.869      ;
; 0.913 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.329      ; 0.880      ;
; 0.914 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.327      ; 0.879      ;
; 0.915 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.295      ; 0.848      ;
; 0.915 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.327      ; 0.880      ;
; 0.915 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.307      ; 0.860      ;
; 0.915 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.311      ; 0.864      ;
; 0.916 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.321      ; 0.875      ;
; 0.916 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.321      ; 0.875      ;
; 0.916 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.323      ; 0.877      ;
; 0.917 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.307      ; 0.862      ;
; 0.918 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.313      ; 0.869      ;
; 0.918 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.307      ; 0.863      ;
; 0.918 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.312      ; 0.868      ;
; 0.919 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.307      ; 0.864      ;
; 0.919 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.315      ; 0.872      ;
; 0.920 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.307      ; 0.865      ;
; 0.921 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.323      ; 0.882      ;
; 0.922 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg11  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.303      ; 0.863      ;
; 0.923 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.313      ; 0.874      ;
; 0.923 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.299      ; 0.860      ;
; 0.923 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg11  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.307      ; 0.868      ;
; 0.923 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.321      ; 0.882      ;
; 0.923 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.311      ; 0.872      ;
; 0.924 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.313      ; 0.875      ;
; 0.925 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.323      ; 0.886      ;
; 0.925 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.321      ; 0.884      ;
; 0.925 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.315      ; 0.878      ;
; 0.925 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.303      ; 0.866      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'bus_in_step_to_next_value'                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node           ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+---------------------------+--------------+------------+------------+
; 0.036 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[2] ; clk_25       ; bus_in_step_to_next_value ; 1.000        ; 0.325      ; 1.321      ;
; 0.036 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[3] ; clk_25       ; bus_in_step_to_next_value ; 1.000        ; 0.325      ; 1.321      ;
; 0.036 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[4] ; clk_25       ; bus_in_step_to_next_value ; 1.000        ; 0.325      ; 1.321      ;
; 0.036 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[5] ; clk_25       ; bus_in_step_to_next_value ; 1.000        ; 0.325      ; 1.321      ;
; 0.036 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[6] ; clk_25       ; bus_in_step_to_next_value ; 1.000        ; 0.325      ; 1.321      ;
; 0.036 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[7] ; clk_25       ; bus_in_step_to_next_value ; 1.000        ; 0.325      ; 1.321      ;
; 0.036 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[8] ; clk_25       ; bus_in_step_to_next_value ; 1.000        ; 0.325      ; 1.321      ;
; 0.036 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[9] ; clk_25       ; bus_in_step_to_next_value ; 1.000        ; 0.325      ; 1.321      ;
; 0.036 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[0] ; clk_25       ; bus_in_step_to_next_value ; 1.000        ; 0.325      ; 1.321      ;
; 0.036 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[1] ; clk_25       ; bus_in_step_to_next_value ; 1.000        ; 0.325      ; 1.321      ;
+-------+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'bus_in_step_to_next_value'                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node           ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+---------------------------+--------------+------------+------------+
; 0.844 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[2] ; clk_25       ; bus_in_step_to_next_value ; 0.000        ; 0.325      ; 1.321      ;
; 0.844 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[3] ; clk_25       ; bus_in_step_to_next_value ; 0.000        ; 0.325      ; 1.321      ;
; 0.844 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[4] ; clk_25       ; bus_in_step_to_next_value ; 0.000        ; 0.325      ; 1.321      ;
; 0.844 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[5] ; clk_25       ; bus_in_step_to_next_value ; 0.000        ; 0.325      ; 1.321      ;
; 0.844 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[6] ; clk_25       ; bus_in_step_to_next_value ; 0.000        ; 0.325      ; 1.321      ;
; 0.844 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[7] ; clk_25       ; bus_in_step_to_next_value ; 0.000        ; 0.325      ; 1.321      ;
; 0.844 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[8] ; clk_25       ; bus_in_step_to_next_value ; 0.000        ; 0.325      ; 1.321      ;
; 0.844 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[9] ; clk_25       ; bus_in_step_to_next_value ; 0.000        ; 0.325      ; 1.321      ;
; 0.844 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[0] ; clk_25       ; bus_in_step_to_next_value ; 0.000        ; 0.325      ; 1.321      ;
; 0.844 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[1] ; clk_25       ; bus_in_step_to_next_value ; 0.000        ; 0.325      ; 1.321      ;
+-------+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'dds_ram_wrclock'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'bus_in_step_to_next_value'                                                                            ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[9]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[9]                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value|combout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[9]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[9]|clk             ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_system'                                                                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; LED_CLK~reg0          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; LED_CLK~reg0          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; LED_LE~reg0           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; LED_LE~reg0           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; LED_SDI[0]~reg0       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; LED_SDI[0]~reg0       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[10]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[10]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[11]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[11]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[12]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[12]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[13]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[13]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[14]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[14]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[15]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[15]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[6]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[7]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[7]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[8]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[8]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[9]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[9]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wrclock       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wrclock       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wren          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wren          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; fifo_dds_rd_clk       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; fifo_dds_rd_clk       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; fifo_dds_rd_en        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; fifo_dds_rd_en        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; ram_process_count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; ram_process_count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; ram_process_count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; ram_process_count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; ram_process_count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; ram_process_count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; ram_process_count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; ram_process_count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[3]  ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'                                                                ;
+-------+--------------+----------------+------------------+---------------------------------+------------+------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                 ;
+-------+--------------+----------------+------------------+---------------------------------+------------+------------------------+
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; aux_amplitude_var[0]   ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; aux_amplitude_var[0]   ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; dac_wr_pin~reg0        ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; dac_wr_pin~reg0        ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[0]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[0]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[10] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[10] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[11] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[11] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[12] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[12] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[13] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[13] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[1]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[1]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[2]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[2]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[3]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[3]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[4]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[4]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[5]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[5]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[6]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[6]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[7]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[7]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[8]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[8]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[9]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[9]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[0]          ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[0]          ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[1]          ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[1]          ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[2]          ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[2]          ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[0]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[0]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[10]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[10]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[11]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[11]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[12]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[12]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[13]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[13]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[14]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[14]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[15]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[15]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[1]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[1]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[2]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[2]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[3]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[3]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[4]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[4]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[5]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[5]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[6]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[6]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[7]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[7]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[8]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[8]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[9]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[9]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[0]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[0]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[10]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[10]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[11]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[11]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[12]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[12]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[13]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[13]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[14]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[14]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[1]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[1]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[2]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[2]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[3]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[3]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[4]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[4]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[5]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[5]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[6]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[6]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[7]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[7]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[8]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[8]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[9]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[9]~reg0  ;
+-------+--------------+----------------+------------------+---------------------------------+------------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_25'                                                                                                                                                          ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                          ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------+
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[10] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[10] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[11] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[11] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[12] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[12] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[13] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[13] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[14] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[14] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[15] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[15] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[1]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[1]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[22] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[22] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[24] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[24] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[26] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[26] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[27] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[27] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[28] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[28] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[2]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[2]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[30] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[30] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[31] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[31] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[32] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[32] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[33] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[33] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[34] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[34] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[35] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[35] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[36] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[36] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[37] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[37] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[38] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[38] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[39] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[39] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[3]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[3]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[40] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[40] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[41] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[41] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[42] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[42] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[43] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[43] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[44] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[44] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[45] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[45] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[46] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[46] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[47] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[47] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[48] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[48] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[49] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[49] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[4]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[4]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[50] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[50] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[51] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[51] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[52] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[52] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[53] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[53] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[54] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[54] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[55] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[55] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[56] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[56] ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; bus_in_reset_dds_chip ; clk_25     ; 3.549 ; 3.549 ; Fall       ; clk_25          ;
; bus_in_address[*]     ; clk_system ; 4.335 ; 4.335 ; Rise       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; 4.335 ; 4.335 ; Rise       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; 4.209 ; 4.209 ; Rise       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; 3.635 ; 3.635 ; Rise       ; clk_system      ;
; bus_in_data[*]        ; clk_system ; 2.666 ; 2.666 ; Rise       ; clk_system      ;
;  bus_in_data[0]       ; clk_system ; 2.523 ; 2.523 ; Rise       ; clk_system      ;
;  bus_in_data[1]       ; clk_system ; 2.481 ; 2.481 ; Rise       ; clk_system      ;
;  bus_in_data[2]       ; clk_system ; 2.551 ; 2.551 ; Rise       ; clk_system      ;
;  bus_in_data[3]       ; clk_system ; 2.581 ; 2.581 ; Rise       ; clk_system      ;
;  bus_in_data[4]       ; clk_system ; 2.466 ; 2.466 ; Rise       ; clk_system      ;
;  bus_in_data[5]       ; clk_system ; 2.648 ; 2.648 ; Rise       ; clk_system      ;
;  bus_in_data[6]       ; clk_system ; 2.434 ; 2.434 ; Rise       ; clk_system      ;
;  bus_in_data[7]       ; clk_system ; 2.405 ; 2.405 ; Rise       ; clk_system      ;
;  bus_in_data[8]       ; clk_system ; 2.576 ; 2.576 ; Rise       ; clk_system      ;
;  bus_in_data[9]       ; clk_system ; 2.478 ; 2.478 ; Rise       ; clk_system      ;
;  bus_in_data[10]      ; clk_system ; 2.453 ; 2.453 ; Rise       ; clk_system      ;
;  bus_in_data[11]      ; clk_system ; 2.537 ; 2.537 ; Rise       ; clk_system      ;
;  bus_in_data[12]      ; clk_system ; 2.666 ; 2.666 ; Rise       ; clk_system      ;
;  bus_in_data[13]      ; clk_system ; 2.559 ; 2.559 ; Rise       ; clk_system      ;
;  bus_in_data[14]      ; clk_system ; 2.543 ; 2.543 ; Rise       ; clk_system      ;
;  bus_in_data[15]      ; clk_system ; 2.570 ; 2.570 ; Rise       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; 3.746 ; 3.746 ; Rise       ; clk_system      ;
; bus_in_ram_reset      ; clk_system ; 3.908 ; 3.908 ; Rise       ; clk_system      ;
; dip_in[*]             ; clk_system ; 4.160 ; 4.160 ; Rise       ; clk_system      ;
;  dip_in[0]            ; clk_system ; 4.160 ; 4.160 ; Rise       ; clk_system      ;
;  dip_in[1]            ; clk_system ; 4.103 ; 4.103 ; Rise       ; clk_system      ;
;  dip_in[2]            ; clk_system ; 3.485 ; 3.485 ; Rise       ; clk_system      ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Hold Times                                                                          ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; bus_in_reset_dds_chip ; clk_25     ; -2.394 ; -2.394 ; Fall       ; clk_25          ;
; bus_in_address[*]     ; clk_system ; -3.077 ; -3.077 ; Rise       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; -3.368 ; -3.368 ; Rise       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; -3.077 ; -3.077 ; Rise       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; -3.428 ; -3.428 ; Rise       ; clk_system      ;
; bus_in_data[*]        ; clk_system ; -2.285 ; -2.285 ; Rise       ; clk_system      ;
;  bus_in_data[0]       ; clk_system ; -2.403 ; -2.403 ; Rise       ; clk_system      ;
;  bus_in_data[1]       ; clk_system ; -2.361 ; -2.361 ; Rise       ; clk_system      ;
;  bus_in_data[2]       ; clk_system ; -2.431 ; -2.431 ; Rise       ; clk_system      ;
;  bus_in_data[3]       ; clk_system ; -2.461 ; -2.461 ; Rise       ; clk_system      ;
;  bus_in_data[4]       ; clk_system ; -2.346 ; -2.346 ; Rise       ; clk_system      ;
;  bus_in_data[5]       ; clk_system ; -2.528 ; -2.528 ; Rise       ; clk_system      ;
;  bus_in_data[6]       ; clk_system ; -2.314 ; -2.314 ; Rise       ; clk_system      ;
;  bus_in_data[7]       ; clk_system ; -2.285 ; -2.285 ; Rise       ; clk_system      ;
;  bus_in_data[8]       ; clk_system ; -2.456 ; -2.456 ; Rise       ; clk_system      ;
;  bus_in_data[9]       ; clk_system ; -2.358 ; -2.358 ; Rise       ; clk_system      ;
;  bus_in_data[10]      ; clk_system ; -2.333 ; -2.333 ; Rise       ; clk_system      ;
;  bus_in_data[11]      ; clk_system ; -2.417 ; -2.417 ; Rise       ; clk_system      ;
;  bus_in_data[12]      ; clk_system ; -2.546 ; -2.546 ; Rise       ; clk_system      ;
;  bus_in_data[13]      ; clk_system ; -2.439 ; -2.439 ; Rise       ; clk_system      ;
;  bus_in_data[14]      ; clk_system ; -2.423 ; -2.423 ; Rise       ; clk_system      ;
;  bus_in_data[15]      ; clk_system ; -2.450 ; -2.450 ; Rise       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; -2.744 ; -2.744 ; Rise       ; clk_system      ;
; bus_in_ram_reset      ; clk_system ; -3.136 ; -3.136 ; Rise       ; clk_system      ;
; dip_in[*]             ; clk_system ; -3.278 ; -3.278 ; Rise       ; clk_system      ;
;  dip_in[0]            ; clk_system ; -3.953 ; -3.953 ; Rise       ; clk_system      ;
;  dip_in[1]            ; clk_system ; -3.896 ; -3.896 ; Rise       ; clk_system      ;
;  dip_in[2]            ; clk_system ; -3.278 ; -3.278 ; Rise       ; clk_system      ;
+-----------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 2.237 ; 2.237 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 2.358 ; 2.358 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 2.276 ; 2.276 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 2.277 ; 2.277 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 2.258 ; 2.258 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 2.177 ; 2.177 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 2.049 ; 2.049 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 2.047 ; 2.047 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 2.300 ; 2.300 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 1.923 ; 1.923 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 2.115 ; 2.115 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 2.131 ; 2.131 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 2.113 ; 2.113 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 2.221 ; 2.221 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 2.231 ; 2.231 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 2.239 ; 2.239 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 2.358 ; 2.358 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 2.348 ; 2.348 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 2.076 ; 2.076 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; dds_reset_pin      ; clk_25     ; 3.834 ; 3.834 ; Fall       ; clk_25                          ;
; ioreset_pin        ; clk_25     ; 3.965 ; 3.965 ; Fall       ; clk_25                          ;
; ioup_pin           ; clk_25     ; 3.659 ; 3.659 ; Fall       ; clk_25                          ;
; sclk_pin           ; clk_25     ; 3.428 ; 3.428 ; Fall       ; clk_25                          ;
; sdio_pin           ; clk_25     ; 3.445 ; 3.445 ; Fall       ; clk_25                          ;
; LED_CLK            ; clk_system ; 3.360 ; 3.360 ; Rise       ; clk_system                      ;
; LED_LE             ; clk_system ; 3.369 ; 3.369 ; Rise       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 3.399 ; 3.399 ; Rise       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 3.399 ; 3.399 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 3.027 ; 3.027 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 3.170 ; 3.170 ; Rise       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 2.237 ; 2.237 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 1.923 ; 1.923 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 2.276 ; 2.276 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 2.277 ; 2.277 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 2.258 ; 2.258 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 2.177 ; 2.177 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 2.049 ; 2.049 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 2.047 ; 2.047 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 2.300 ; 2.300 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 1.923 ; 1.923 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 2.115 ; 2.115 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 2.131 ; 2.131 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 2.113 ; 2.113 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 2.221 ; 2.221 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 2.231 ; 2.231 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 2.239 ; 2.239 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 2.358 ; 2.358 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 2.348 ; 2.348 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 2.076 ; 2.076 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; dds_reset_pin      ; clk_25     ; 3.834 ; 3.834 ; Fall       ; clk_25                          ;
; ioreset_pin        ; clk_25     ; 3.965 ; 3.965 ; Fall       ; clk_25                          ;
; ioup_pin           ; clk_25     ; 3.659 ; 3.659 ; Fall       ; clk_25                          ;
; sclk_pin           ; clk_25     ; 3.428 ; 3.428 ; Fall       ; clk_25                          ;
; sdio_pin           ; clk_25     ; 3.445 ; 3.445 ; Fall       ; clk_25                          ;
; LED_CLK            ; clk_system ; 3.360 ; 3.360 ; Rise       ; clk_system                      ;
; LED_LE             ; clk_system ; 3.369 ; 3.369 ; Rise       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 3.399 ; 3.399 ; Rise       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 3.399 ; 3.399 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 3.027 ; 3.027 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 3.170 ; 3.170 ; Rise       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+---------------------------------------------------------------------------+
; Propagation Delay                                                         ;
+-------------------+-----------------------+-------+-------+-------+-------+
; Input Port        ; Output Port           ; RR    ; RF    ; FR    ; FF    ;
+-------------------+-----------------------+-------+-------+-------+-------+
; bus_in_address[0] ; bus_in_fifo_rd_clk    ; 6.809 ; 6.809 ; 6.809 ; 6.809 ;
; bus_in_address[0] ; bus_in_fifo_rd_en     ; 6.839 ; 6.839 ; 6.839 ; 6.839 ;
; bus_in_address[0] ; bus_transmitter_en[0] ; 6.900 ; 6.900 ; 6.900 ; 6.900 ;
; bus_in_address[0] ; bus_transmitter_en[1] ; 7.058 ; 7.058 ; 7.058 ; 7.058 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk    ; 6.683 ; 6.683 ; 6.683 ; 6.683 ;
; bus_in_address[1] ; bus_in_fifo_rd_en     ; 6.713 ; 6.713 ; 6.713 ; 6.713 ;
; bus_in_address[1] ; bus_transmitter_en[0] ; 6.774 ; 6.774 ; 6.774 ; 6.774 ;
; bus_in_address[1] ; bus_transmitter_en[1] ; 6.932 ; 6.932 ; 6.932 ; 6.932 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk    ; 6.118 ; 6.118 ; 6.118 ; 6.118 ;
; bus_in_address[2] ; bus_in_fifo_rd_en     ; 6.148 ; 6.148 ; 6.148 ; 6.148 ;
; bus_in_address[2] ; bus_transmitter_en[0] ; 6.209 ; 6.209 ; 6.209 ; 6.209 ;
; bus_in_address[2] ; bus_transmitter_en[1] ; 6.367 ; 6.367 ; 6.367 ; 6.367 ;
; dip_in[0]         ; bus_in_fifo_rd_clk    ; 6.634 ; 6.634 ; 6.634 ; 6.634 ;
; dip_in[0]         ; bus_in_fifo_rd_en     ; 6.664 ; 6.664 ; 6.664 ; 6.664 ;
; dip_in[0]         ; bus_transmitter_en[0] ; 6.725 ; 6.725 ; 6.725 ; 6.725 ;
; dip_in[0]         ; bus_transmitter_en[1] ; 6.883 ; 6.883 ; 6.883 ; 6.883 ;
; dip_in[1]         ; bus_in_fifo_rd_clk    ; 6.577 ; 6.577 ; 6.577 ; 6.577 ;
; dip_in[1]         ; bus_in_fifo_rd_en     ; 6.607 ; 6.607 ; 6.607 ; 6.607 ;
; dip_in[1]         ; bus_transmitter_en[0] ; 6.668 ; 6.668 ; 6.668 ; 6.668 ;
; dip_in[1]         ; bus_transmitter_en[1] ; 6.826 ; 6.826 ; 6.826 ; 6.826 ;
; dip_in[2]         ; bus_in_fifo_rd_clk    ; 6.276 ; 6.276 ; 6.276 ; 6.276 ;
; dip_in[2]         ; bus_in_fifo_rd_en     ; 6.306 ; 6.306 ; 6.306 ; 6.306 ;
; dip_in[2]         ; bus_transmitter_en[0] ; 6.367 ; 6.367 ; 6.367 ; 6.367 ;
; dip_in[2]         ; bus_transmitter_en[1] ; 6.525 ; 6.525 ; 6.525 ; 6.525 ;
+-------------------+-----------------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------+
; Minimum Propagation Delay                                                 ;
+-------------------+-----------------------+-------+-------+-------+-------+
; Input Port        ; Output Port           ; RR    ; RF    ; FR    ; FF    ;
+-------------------+-----------------------+-------+-------+-------+-------+
; bus_in_address[0] ; bus_in_fifo_rd_clk    ; 6.809 ; 6.809 ; 6.809 ; 6.809 ;
; bus_in_address[0] ; bus_in_fifo_rd_en     ; 6.839 ; 6.839 ; 6.839 ; 6.839 ;
; bus_in_address[0] ; bus_transmitter_en[0] ; 6.900 ; 6.900 ; 6.900 ; 6.900 ;
; bus_in_address[0] ; bus_transmitter_en[1] ; 7.058 ; 7.058 ; 7.058 ; 7.058 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk    ; 6.683 ; 6.683 ; 6.683 ; 6.683 ;
; bus_in_address[1] ; bus_in_fifo_rd_en     ; 6.713 ; 6.713 ; 6.713 ; 6.713 ;
; bus_in_address[1] ; bus_transmitter_en[0] ; 6.774 ; 6.774 ; 6.774 ; 6.774 ;
; bus_in_address[1] ; bus_transmitter_en[1] ; 6.932 ; 6.932 ; 6.932 ; 6.932 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk    ; 6.118 ; 6.118 ; 6.118 ; 6.118 ;
; bus_in_address[2] ; bus_in_fifo_rd_en     ; 6.148 ; 6.148 ; 6.148 ; 6.148 ;
; bus_in_address[2] ; bus_transmitter_en[0] ; 6.209 ; 6.209 ; 6.209 ; 6.209 ;
; bus_in_address[2] ; bus_transmitter_en[1] ; 6.367 ; 6.367 ; 6.367 ; 6.367 ;
; dip_in[0]         ; bus_in_fifo_rd_clk    ; 6.634 ; 6.634 ; 6.634 ; 6.634 ;
; dip_in[0]         ; bus_in_fifo_rd_en     ; 6.664 ; 6.664 ; 6.664 ; 6.664 ;
; dip_in[0]         ; bus_transmitter_en[0] ; 6.725 ; 6.725 ; 6.725 ; 6.725 ;
; dip_in[0]         ; bus_transmitter_en[1] ; 6.883 ; 6.883 ; 6.883 ; 6.883 ;
; dip_in[1]         ; bus_in_fifo_rd_clk    ; 6.577 ; 6.577 ; 6.577 ; 6.577 ;
; dip_in[1]         ; bus_in_fifo_rd_en     ; 6.607 ; 6.607 ; 6.607 ; 6.607 ;
; dip_in[1]         ; bus_transmitter_en[0] ; 6.668 ; 6.668 ; 6.668 ; 6.668 ;
; dip_in[1]         ; bus_transmitter_en[1] ; 6.826 ; 6.826 ; 6.826 ; 6.826 ;
; dip_in[2]         ; bus_in_fifo_rd_clk    ; 6.276 ; 6.276 ; 6.276 ; 6.276 ;
; dip_in[2]         ; bus_in_fifo_rd_en     ; 6.306 ; 6.306 ; 6.306 ; 6.306 ;
; dip_in[2]         ; bus_transmitter_en[0] ; 6.367 ; 6.367 ; 6.367 ; 6.367 ;
; dip_in[2]         ; bus_transmitter_en[1] ; 6.525 ; 6.525 ; 6.525 ; 6.525 ;
+-------------------+-----------------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                             ;
+----------------------------------+----------+--------+----------+---------+---------------------+
; Clock                            ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                 ; -2.560   ; -2.209 ; -0.657   ; 0.844   ; -1.880              ;
;  PLL|altpll_component|pll|clk[0] ; -2.487   ; 0.215  ; N/A      ; N/A     ; 4.000               ;
;  bus_in_step_to_next_value       ; -1.059   ; 0.215  ; -0.657   ; 0.844   ; -1.222              ;
;  clk_25                          ; -1.941   ; -2.209 ; N/A      ; N/A     ; 17.620              ;
;  clk_system                      ; -2.560   ; -1.683 ; N/A      ; N/A     ; -0.500              ;
;  dds_ram_wrclock                 ; -1.915   ; 0.520  ; N/A      ; N/A     ; -1.880              ;
; Design-wide TNS                  ; -593.471 ; -3.892 ; -6.57    ; 0.0     ; -969.622            ;
;  PLL|altpll_component|pll|clk[0] ; -74.769  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  bus_in_step_to_next_value       ; -6.395   ; 0.000  ; -6.570   ; 0.000   ; -11.222             ;
;  clk_25                          ; -265.870 ; -2.209 ; N/A      ; N/A     ; 0.000               ;
;  clk_system                      ; -65.896  ; -1.683 ; N/A      ; N/A     ; -56.000             ;
;  dds_ram_wrclock                 ; -180.541 ; 0.000  ; N/A      ; N/A     ; -902.400            ;
+----------------------------------+----------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; bus_in_reset_dds_chip ; clk_25     ; 6.768 ; 6.768 ; Fall       ; clk_25          ;
; bus_in_address[*]     ; clk_system ; 8.522 ; 8.522 ; Rise       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; 8.522 ; 8.522 ; Rise       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; 8.236 ; 8.236 ; Rise       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; 6.892 ; 6.892 ; Rise       ; clk_system      ;
; bus_in_data[*]        ; clk_system ; 4.812 ; 4.812 ; Rise       ; clk_system      ;
;  bus_in_data[0]       ; clk_system ; 4.474 ; 4.474 ; Rise       ; clk_system      ;
;  bus_in_data[1]       ; clk_system ; 4.499 ; 4.499 ; Rise       ; clk_system      ;
;  bus_in_data[2]       ; clk_system ; 4.606 ; 4.606 ; Rise       ; clk_system      ;
;  bus_in_data[3]       ; clk_system ; 4.662 ; 4.662 ; Rise       ; clk_system      ;
;  bus_in_data[4]       ; clk_system ; 4.407 ; 4.407 ; Rise       ; clk_system      ;
;  bus_in_data[5]       ; clk_system ; 4.788 ; 4.788 ; Rise       ; clk_system      ;
;  bus_in_data[6]       ; clk_system ; 4.357 ; 4.357 ; Rise       ; clk_system      ;
;  bus_in_data[7]       ; clk_system ; 4.328 ; 4.328 ; Rise       ; clk_system      ;
;  bus_in_data[8]       ; clk_system ; 4.643 ; 4.643 ; Rise       ; clk_system      ;
;  bus_in_data[9]       ; clk_system ; 4.404 ; 4.404 ; Rise       ; clk_system      ;
;  bus_in_data[10]      ; clk_system ; 4.464 ; 4.464 ; Rise       ; clk_system      ;
;  bus_in_data[11]      ; clk_system ; 4.592 ; 4.592 ; Rise       ; clk_system      ;
;  bus_in_data[12]      ; clk_system ; 4.812 ; 4.812 ; Rise       ; clk_system      ;
;  bus_in_data[13]      ; clk_system ; 4.622 ; 4.622 ; Rise       ; clk_system      ;
;  bus_in_data[14]      ; clk_system ; 4.522 ; 4.522 ; Rise       ; clk_system      ;
;  bus_in_data[15]      ; clk_system ; 4.637 ; 4.637 ; Rise       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; 7.159 ; 7.159 ; Rise       ; clk_system      ;
; bus_in_ram_reset      ; clk_system ; 7.250 ; 7.250 ; Rise       ; clk_system      ;
; dip_in[*]             ; clk_system ; 8.132 ; 8.132 ; Rise       ; clk_system      ;
;  dip_in[0]            ; clk_system ; 8.132 ; 8.132 ; Rise       ; clk_system      ;
;  dip_in[1]            ; clk_system ; 7.998 ; 7.998 ; Rise       ; clk_system      ;
;  dip_in[2]            ; clk_system ; 6.574 ; 6.574 ; Rise       ; clk_system      ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Hold Times                                                                          ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; bus_in_reset_dds_chip ; clk_25     ; -2.394 ; -2.394 ; Fall       ; clk_25          ;
; bus_in_address[*]     ; clk_system ; -3.077 ; -3.077 ; Rise       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; -3.368 ; -3.368 ; Rise       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; -3.077 ; -3.077 ; Rise       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; -3.428 ; -3.428 ; Rise       ; clk_system      ;
; bus_in_data[*]        ; clk_system ; -2.285 ; -2.285 ; Rise       ; clk_system      ;
;  bus_in_data[0]       ; clk_system ; -2.403 ; -2.403 ; Rise       ; clk_system      ;
;  bus_in_data[1]       ; clk_system ; -2.361 ; -2.361 ; Rise       ; clk_system      ;
;  bus_in_data[2]       ; clk_system ; -2.431 ; -2.431 ; Rise       ; clk_system      ;
;  bus_in_data[3]       ; clk_system ; -2.461 ; -2.461 ; Rise       ; clk_system      ;
;  bus_in_data[4]       ; clk_system ; -2.346 ; -2.346 ; Rise       ; clk_system      ;
;  bus_in_data[5]       ; clk_system ; -2.528 ; -2.528 ; Rise       ; clk_system      ;
;  bus_in_data[6]       ; clk_system ; -2.314 ; -2.314 ; Rise       ; clk_system      ;
;  bus_in_data[7]       ; clk_system ; -2.285 ; -2.285 ; Rise       ; clk_system      ;
;  bus_in_data[8]       ; clk_system ; -2.456 ; -2.456 ; Rise       ; clk_system      ;
;  bus_in_data[9]       ; clk_system ; -2.358 ; -2.358 ; Rise       ; clk_system      ;
;  bus_in_data[10]      ; clk_system ; -2.333 ; -2.333 ; Rise       ; clk_system      ;
;  bus_in_data[11]      ; clk_system ; -2.417 ; -2.417 ; Rise       ; clk_system      ;
;  bus_in_data[12]      ; clk_system ; -2.546 ; -2.546 ; Rise       ; clk_system      ;
;  bus_in_data[13]      ; clk_system ; -2.439 ; -2.439 ; Rise       ; clk_system      ;
;  bus_in_data[14]      ; clk_system ; -2.423 ; -2.423 ; Rise       ; clk_system      ;
;  bus_in_data[15]      ; clk_system ; -2.450 ; -2.450 ; Rise       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; -2.744 ; -2.744 ; Rise       ; clk_system      ;
; bus_in_ram_reset      ; clk_system ; -3.136 ; -3.136 ; Rise       ; clk_system      ;
; dip_in[*]             ; clk_system ; -3.278 ; -3.278 ; Rise       ; clk_system      ;
;  dip_in[0]            ; clk_system ; -3.953 ; -3.953 ; Rise       ; clk_system      ;
;  dip_in[1]            ; clk_system ; -3.896 ; -3.896 ; Rise       ; clk_system      ;
;  dip_in[2]            ; clk_system ; -3.278 ; -3.278 ; Rise       ; clk_system      ;
+-----------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 4.676 ; 4.676 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 4.814 ; 4.814 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 4.632 ; 4.632 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 4.639 ; 4.639 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 4.609 ; 4.609 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 4.430 ; 4.430 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 4.122 ; 4.122 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 4.116 ; 4.116 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 4.665 ; 4.665 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 3.880 ; 3.880 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 4.306 ; 4.306 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 4.330 ; 4.330 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 4.301 ; 4.301 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 4.541 ; 4.541 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 4.550 ; 4.550 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 4.559 ; 4.559 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 4.814 ; 4.814 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 4.804 ; 4.804 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 4.201 ; 4.201 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; dds_reset_pin      ; clk_25     ; 6.961 ; 6.961 ; Fall       ; clk_25                          ;
; ioreset_pin        ; clk_25     ; 7.231 ; 7.231 ; Fall       ; clk_25                          ;
; ioup_pin           ; clk_25     ; 6.548 ; 6.548 ; Fall       ; clk_25                          ;
; sclk_pin           ; clk_25     ; 6.168 ; 6.168 ; Fall       ; clk_25                          ;
; sdio_pin           ; clk_25     ; 6.187 ; 6.187 ; Fall       ; clk_25                          ;
; LED_CLK            ; clk_system ; 6.174 ; 6.174 ; Rise       ; clk_system                      ;
; LED_LE             ; clk_system ; 6.186 ; 6.186 ; Rise       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 6.233 ; 6.233 ; Rise       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 6.233 ; 6.233 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 5.442 ; 5.442 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 5.742 ; 5.742 ; Rise       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 2.237 ; 2.237 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 1.923 ; 1.923 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 2.276 ; 2.276 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 2.277 ; 2.277 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 2.258 ; 2.258 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 2.177 ; 2.177 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 2.049 ; 2.049 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 2.047 ; 2.047 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 2.300 ; 2.300 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 1.923 ; 1.923 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 2.115 ; 2.115 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 2.131 ; 2.131 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 2.113 ; 2.113 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 2.221 ; 2.221 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 2.231 ; 2.231 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 2.239 ; 2.239 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 2.358 ; 2.358 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 2.348 ; 2.348 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 2.076 ; 2.076 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; dds_reset_pin      ; clk_25     ; 3.834 ; 3.834 ; Fall       ; clk_25                          ;
; ioreset_pin        ; clk_25     ; 3.965 ; 3.965 ; Fall       ; clk_25                          ;
; ioup_pin           ; clk_25     ; 3.659 ; 3.659 ; Fall       ; clk_25                          ;
; sclk_pin           ; clk_25     ; 3.428 ; 3.428 ; Fall       ; clk_25                          ;
; sdio_pin           ; clk_25     ; 3.445 ; 3.445 ; Fall       ; clk_25                          ;
; LED_CLK            ; clk_system ; 3.360 ; 3.360 ; Rise       ; clk_system                      ;
; LED_LE             ; clk_system ; 3.369 ; 3.369 ; Rise       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 3.399 ; 3.399 ; Rise       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 3.399 ; 3.399 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 3.027 ; 3.027 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 3.170 ; 3.170 ; Rise       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+-------------------------------------------------------------------------------+
; Progagation Delay                                                             ;
+-------------------+-----------------------+--------+--------+--------+--------+
; Input Port        ; Output Port           ; RR     ; RF     ; FR     ; FF     ;
+-------------------+-----------------------+--------+--------+--------+--------+
; bus_in_address[0] ; bus_in_fifo_rd_clk    ; 12.836 ; 12.836 ; 12.836 ; 12.836 ;
; bus_in_address[0] ; bus_in_fifo_rd_en     ; 12.868 ; 12.868 ; 12.868 ; 12.868 ;
; bus_in_address[0] ; bus_transmitter_en[0] ; 12.926 ; 12.926 ; 12.926 ; 12.926 ;
; bus_in_address[0] ; bus_transmitter_en[1] ; 13.251 ; 13.251 ; 13.251 ; 13.251 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk    ; 12.550 ; 12.550 ; 12.550 ; 12.550 ;
; bus_in_address[1] ; bus_in_fifo_rd_en     ; 12.582 ; 12.582 ; 12.582 ; 12.582 ;
; bus_in_address[1] ; bus_transmitter_en[0] ; 12.640 ; 12.640 ; 12.640 ; 12.640 ;
; bus_in_address[1] ; bus_transmitter_en[1] ; 12.965 ; 12.965 ; 12.965 ; 12.965 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk    ; 11.251 ; 11.251 ; 11.251 ; 11.251 ;
; bus_in_address[2] ; bus_in_fifo_rd_en     ; 11.283 ; 11.283 ; 11.283 ; 11.283 ;
; bus_in_address[2] ; bus_transmitter_en[0] ; 11.341 ; 11.341 ; 11.341 ; 11.341 ;
; bus_in_address[2] ; bus_transmitter_en[1] ; 11.666 ; 11.666 ; 11.666 ; 11.666 ;
; dip_in[0]         ; bus_in_fifo_rd_clk    ; 12.446 ; 12.446 ; 12.446 ; 12.446 ;
; dip_in[0]         ; bus_in_fifo_rd_en     ; 12.478 ; 12.478 ; 12.478 ; 12.478 ;
; dip_in[0]         ; bus_transmitter_en[0] ; 12.536 ; 12.536 ; 12.536 ; 12.536 ;
; dip_in[0]         ; bus_transmitter_en[1] ; 12.861 ; 12.861 ; 12.861 ; 12.861 ;
; dip_in[1]         ; bus_in_fifo_rd_clk    ; 12.312 ; 12.312 ; 12.312 ; 12.312 ;
; dip_in[1]         ; bus_in_fifo_rd_en     ; 12.344 ; 12.344 ; 12.344 ; 12.344 ;
; dip_in[1]         ; bus_transmitter_en[0] ; 12.402 ; 12.402 ; 12.402 ; 12.402 ;
; dip_in[1]         ; bus_transmitter_en[1] ; 12.727 ; 12.727 ; 12.727 ; 12.727 ;
; dip_in[2]         ; bus_in_fifo_rd_clk    ; 11.608 ; 11.608 ; 11.608 ; 11.608 ;
; dip_in[2]         ; bus_in_fifo_rd_en     ; 11.640 ; 11.640 ; 11.640 ; 11.640 ;
; dip_in[2]         ; bus_transmitter_en[0] ; 11.698 ; 11.698 ; 11.698 ; 11.698 ;
; dip_in[2]         ; bus_transmitter_en[1] ; 12.023 ; 12.023 ; 12.023 ; 12.023 ;
+-------------------+-----------------------+--------+--------+--------+--------+


+---------------------------------------------------------------------------+
; Minimum Progagation Delay                                                 ;
+-------------------+-----------------------+-------+-------+-------+-------+
; Input Port        ; Output Port           ; RR    ; RF    ; FR    ; FF    ;
+-------------------+-----------------------+-------+-------+-------+-------+
; bus_in_address[0] ; bus_in_fifo_rd_clk    ; 6.809 ; 6.809 ; 6.809 ; 6.809 ;
; bus_in_address[0] ; bus_in_fifo_rd_en     ; 6.839 ; 6.839 ; 6.839 ; 6.839 ;
; bus_in_address[0] ; bus_transmitter_en[0] ; 6.900 ; 6.900 ; 6.900 ; 6.900 ;
; bus_in_address[0] ; bus_transmitter_en[1] ; 7.058 ; 7.058 ; 7.058 ; 7.058 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk    ; 6.683 ; 6.683 ; 6.683 ; 6.683 ;
; bus_in_address[1] ; bus_in_fifo_rd_en     ; 6.713 ; 6.713 ; 6.713 ; 6.713 ;
; bus_in_address[1] ; bus_transmitter_en[0] ; 6.774 ; 6.774 ; 6.774 ; 6.774 ;
; bus_in_address[1] ; bus_transmitter_en[1] ; 6.932 ; 6.932 ; 6.932 ; 6.932 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk    ; 6.118 ; 6.118 ; 6.118 ; 6.118 ;
; bus_in_address[2] ; bus_in_fifo_rd_en     ; 6.148 ; 6.148 ; 6.148 ; 6.148 ;
; bus_in_address[2] ; bus_transmitter_en[0] ; 6.209 ; 6.209 ; 6.209 ; 6.209 ;
; bus_in_address[2] ; bus_transmitter_en[1] ; 6.367 ; 6.367 ; 6.367 ; 6.367 ;
; dip_in[0]         ; bus_in_fifo_rd_clk    ; 6.634 ; 6.634 ; 6.634 ; 6.634 ;
; dip_in[0]         ; bus_in_fifo_rd_en     ; 6.664 ; 6.664 ; 6.664 ; 6.664 ;
; dip_in[0]         ; bus_transmitter_en[0] ; 6.725 ; 6.725 ; 6.725 ; 6.725 ;
; dip_in[0]         ; bus_transmitter_en[1] ; 6.883 ; 6.883 ; 6.883 ; 6.883 ;
; dip_in[1]         ; bus_in_fifo_rd_clk    ; 6.577 ; 6.577 ; 6.577 ; 6.577 ;
; dip_in[1]         ; bus_in_fifo_rd_en     ; 6.607 ; 6.607 ; 6.607 ; 6.607 ;
; dip_in[1]         ; bus_transmitter_en[0] ; 6.668 ; 6.668 ; 6.668 ; 6.668 ;
; dip_in[1]         ; bus_transmitter_en[1] ; 6.826 ; 6.826 ; 6.826 ; 6.826 ;
; dip_in[2]         ; bus_in_fifo_rd_clk    ; 6.276 ; 6.276 ; 6.276 ; 6.276 ;
; dip_in[2]         ; bus_in_fifo_rd_en     ; 6.306 ; 6.306 ; 6.306 ; 6.306 ;
; dip_in[2]         ; bus_transmitter_en[0] ; 6.367 ; 6.367 ; 6.367 ; 6.367 ;
; dip_in[2]         ; bus_transmitter_en[1] ; 6.525 ; 6.525 ; 6.525 ; 6.525 ;
+-------------------+-----------------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                               ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; bus_in_step_to_next_value       ; bus_in_step_to_next_value       ; 55       ; 0        ; 0        ; 0        ;
; bus_in_step_to_next_value       ; clk_25                          ; 160      ; 0        ; 0        ; 0        ;
; clk_25                          ; clk_25                          ; 691      ; 0        ; 1440     ; 3350     ;
; clk_system                      ; clk_25                          ; 1        ; 1        ; 0        ; 0        ;
; bus_in_step_to_next_value       ; clk_system                      ; 4        ; 0        ; 0        ; 0        ;
; clk_system                      ; clk_system                      ; 298      ; 0        ; 0        ; 0        ;
; dds_ram_wrclock                 ; clk_system                      ; 1        ; 1        ; 0        ; 0        ;
; clk_system                      ; dds_ram_wrclock                 ; 0        ; 0        ; 224      ; 0        ;
; dds_ram_wrclock                 ; dds_ram_wrclock                 ; 0        ; 0        ; 0        ; 16       ;
; clk_25                          ; PLL|altpll_component|pll|clk[0] ; 0        ; 0        ; 1064     ; 0        ;
; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0        ; 0        ; 0        ; 1193     ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; bus_in_step_to_next_value       ; bus_in_step_to_next_value       ; 55       ; 0        ; 0        ; 0        ;
; bus_in_step_to_next_value       ; clk_25                          ; 160      ; 0        ; 0        ; 0        ;
; clk_25                          ; clk_25                          ; 691      ; 0        ; 1440     ; 3350     ;
; clk_system                      ; clk_25                          ; 1        ; 1        ; 0        ; 0        ;
; bus_in_step_to_next_value       ; clk_system                      ; 4        ; 0        ; 0        ; 0        ;
; clk_system                      ; clk_system                      ; 298      ; 0        ; 0        ; 0        ;
; dds_ram_wrclock                 ; clk_system                      ; 1        ; 1        ; 0        ; 0        ;
; clk_system                      ; dds_ram_wrclock                 ; 0        ; 0        ; 224      ; 0        ;
; dds_ram_wrclock                 ; dds_ram_wrclock                 ; 0        ; 0        ; 0        ; 16       ;
; clk_25                          ; PLL|altpll_component|pll|clk[0] ; 0        ; 0        ; 1064     ; 0        ;
; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0        ; 0        ; 0        ; 1193     ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------+
; Recovery Transfers                                                                 ;
+------------+---------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+---------------------------+----------+----------+----------+----------+
; clk_25     ; bus_in_step_to_next_value ; 10       ; 0        ; 0        ; 0        ;
+------------+---------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------+
; Removal Transfers                                                                  ;
+------------+---------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+---------------------------+----------+----------+----------+----------+
; clk_25     ; bus_in_step_to_next_value ; 10       ; 0        ; 0        ; 0        ;
+------------+---------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 25    ; 25   ;
; Unconstrained Input Port Paths  ; 208   ; 208  ;
; Unconstrained Output Ports      ; 30    ; 30   ;
; Unconstrained Output Port Paths ; 52    ; 52   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Mon Mar 04 11:03:04 2013
Info: Command: quartus_sta DDS -c DDS
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "dds_controller" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity dds_controller -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity dds_controller -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity dds_controller -section_id Top was ignored
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DDS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 40.000 -waveform {0.000 20.000} -name clk_25 clk_25
    Info (332110): create_generated_clock -source {PLL|altpll_component|pll|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {PLL|altpll_component|pll|clk[0]} {PLL|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name bus_in_step_to_next_value bus_in_step_to_next_value
    Info (332105): create_clock -period 1.000 -name dds_ram_wrclock dds_ram_wrclock
    Info (332105): create_clock -period 1.000 -name clk_system clk_system
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.560
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.560       -65.896 clk_system 
    Info (332119):    -2.487       -74.769 PLL|altpll_component|pll|clk[0] 
    Info (332119):    -1.941      -265.870 clk_25 
    Info (332119):    -1.915      -180.541 dds_ram_wrclock 
    Info (332119):    -1.059        -6.395 bus_in_step_to_next_value 
Info (332146): Worst-case hold slack is -2.209
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.209        -2.209 clk_25 
    Info (332119):    -1.683        -1.683 clk_system 
    Info (332119):     0.391         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):     0.391         0.000 bus_in_step_to_next_value 
    Info (332119):     0.601         0.000 dds_ram_wrclock 
Info (332146): Worst-case recovery slack is -0.657
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.657        -6.570 bus_in_step_to_next_value 
Info (332146): Worst-case removal slack is 1.427
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.427         0.000 bus_in_step_to_next_value 
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -902.400 dds_ram_wrclock 
    Info (332119):    -1.222       -11.222 bus_in_step_to_next_value 
    Info (332119):    -0.500       -56.000 clk_system 
    Info (332119):     4.000         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):    17.620         0.000 clk_25 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.457
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.457       -39.042 dds_ram_wrclock 
    Info (332119):    -0.592        -5.727 clk_system 
    Info (332119):    -0.273       -25.021 clk_25 
    Info (332119):     0.055         0.000 bus_in_step_to_next_value 
    Info (332119):     0.982         0.000 PLL|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -1.346
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.346        -1.346 clk_25 
    Info (332119):    -1.037        -1.037 clk_system 
    Info (332119):     0.215         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):     0.215         0.000 bus_in_step_to_next_value 
    Info (332119):     0.520         0.000 dds_ram_wrclock 
Info (332146): Worst-case recovery slack is 0.036
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.036         0.000 bus_in_step_to_next_value 
Info (332146): Worst-case removal slack is 0.844
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.844         0.000 bus_in_step_to_next_value 
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -902.400 dds_ram_wrclock 
    Info (332119):    -1.222       -11.222 bus_in_step_to_next_value 
    Info (332119):    -0.500       -56.000 clk_system 
    Info (332119):     4.000         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):    17.620         0.000 clk_25 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 324 megabytes
    Info: Processing ended: Mon Mar 04 11:03:06 2013
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


