# ======================================================
# HLS Configuration for Horn-Schunck Optical Flow
# ======================================================

# Top-level function
syn.top=horn_schunck_hls

# Target device
part=xc7k160tfbg484-1

# Target clock period
clock=10ns

# Flow target
flow_target=vivado

# Output format
package.output.format=ip_catalog

# Source files
syn.file=../hsl/src/horn_schunck_hsl.cpp
syn.file=../hsl/src/horn_schunck_hsl.h

# Testbench file
tb.file=../hsl/src/main_tb.cpp

# Clock uncertainty (optional)
clock_uncertainty=2.7ns

# Simulation setup (0 = no C simulation)
csim.setup=0
