// Seed: 1515699931
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  assign module_1.id_6 = 0;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(posedge 1);
endmodule
module module_1 #(
    parameter id_2 = 32'd42,
    parameter id_6 = 32'd29,
    parameter id_7 = 32'd73
) (
    output tri1 id_0
    , id_11,
    input tri0 id_1,
    input tri0 _id_2,
    inout tri id_3,
    input tri0 id_4,
    output supply1 id_5,
    input supply0 _id_6,
    input supply1 _id_7,
    output tri0 id_8,
    input wire id_9
);
  wire [id_7  -  id_2 : id_6] id_12;
  assign id_3 = id_11;
  wire id_13, id_14;
  always @(1 or negedge id_6) begin : LABEL_0
    id_11 = -1;
  end
  module_0 modCall_1 (
      id_12,
      id_13,
      id_12,
      id_12,
      id_14,
      id_12,
      id_14,
      id_12,
      id_13,
      id_12,
      id_13,
      id_12,
      id_14,
      id_13
  );
endmodule
