{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port eth_rgmii -pg 1 -y 1190 -defaultsOSRD
preplace port ext_ram -pg 1 -y 530 -defaultsOSRD
preplace port eth_spi_sck -pg 1 -y 1550 -defaultsOSRD
preplace port flash -pg 1 -y 690 -defaultsOSRD
preplace port eth_spi_mosi -pg 1 -y 1570 -defaultsOSRD
preplace port uart -pg 1 -y 830 -defaultsOSRD
preplace port base_ram -pg 1 -y 370 -defaultsOSRD
preplace port clk -pg 1 -y 1380 -defaultsOSRD
preplace port eth_spi_ss_n -pg 1 -y 1590 -defaultsOSRD
preplace port eth_spi_miso -pg 1 -y 1510 -defaultsOSRD
preplace port reset -pg 1 -y 1030 -defaultsOSRD
preplace portBus eth_rst_n -pg 1 -y 1350 -defaultsOSRD
preplace inst axi_bram_ctrl_2 -pg 1 -lvl 8 -y 1150 -defaultsOSRD
preplace inst vio_0 -pg 1 -lvl 3 -y 1440 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 6 -y 1220 -defaultsOSRD
preplace inst clk_wiz -pg 1 -lvl 2 -y 1370 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -y 1320 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 10 -y 80 -defaultsOSRD
preplace inst router_0 -pg 1 -lvl 9 -y 1220 -defaultsOSRD
preplace inst jtag_axi_0 -pg 1 -lvl 6 -y 1020 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 7 -y 1680 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 7 -y 1440 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 5 -y 1010 -defaultsOSRD
preplace inst rst_clk_50M -pg 1 -lvl 4 -y 1050 -defaultsOSRD
preplace inst eth_conf_0 -pg 1 -lvl 9 -y 1510 -defaultsOSRD
preplace inst axi_emc_flash -pg 1 -lvl 9 -y 690 -defaultsOSRD
preplace inst axi_emc_ext -pg 1 -lvl 9 -y 530 -defaultsOSRD
preplace inst rst_clk_wiz_50M -pg 1 -lvl 3 -y 1210 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 8 -y 920 -defaultsOSRD
preplace inst axi_bram_ctrl_1_bram -pg 1 -lvl 10 -y 220 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 9 -y 840 -defaultsOSRD
preplace inst system_ila_1 -pg 1 -lvl 10 -y 1450 -defaultsOSRD
preplace inst axi_emc_base -pg 1 -lvl 9 -y 370 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 8 -y 350 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 9 -y 80 -defaultsOSRD
preplace inst mycpu_top_0 -pg 1 -lvl 6 -y 810 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 9 -y 220 -defaultsOSRD
preplace netloc axi_mem_intercon_M01_AXI 1 8 1 3140
preplace netloc eth_spi_miso_0_1 1 0 10 NJ 1510 NJ 1510 NJ 1510 NJ 1510 NJ 1510 NJ 1510 2220J 1520 N 1520 3190 1420 3570
preplace netloc clk_wiz_locked 1 2 2 410J 1100 810
preplace netloc clk_wiz_clk_out2 1 2 8 400 1340 820 1350 NJ 1350 NJ 1350 2270 1320 2620 1300 3170 1410 NJ
preplace netloc rst_clk_50M_mb_reset 1 4 1 NJ
preplace netloc cp0_epc_o 1 6 2 N 880 2610
preplace netloc axi_emc_base_EMC_INTF 1 9 2 NJ 370 NJ
preplace netloc cp0_cause_o 1 6 2 N 860 2630
preplace netloc axi_mem_intercon_M06_AXI 1 5 4 1820 1090 NJ 1090 2610 1230 3070
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 9 1 NJ
preplace netloc axi_mem_intercon_M03_AXI 1 8 1 3170
preplace netloc clk_wiz_clk_200M 1 2 7 NJ 1360 NJ 1360 NJ 1360 NJ 1360 2290J 1350 2720 1330 3180
preplace netloc axi_mem_intercon_M09_AXI 1 6 3 2320 1270 NJ 1270 3050
preplace netloc axi_mem_intercon_M05_AXI 1 8 1 3120
preplace netloc axi_emc_ext_EMC_INTF 1 9 2 NJ 530 NJ
preplace netloc util_vector_logic_0_Res 1 5 1 1780
preplace netloc rst_clk_50M_interconnect_aresetn 1 4 4 1210J 670 NJ 670 N 670 2610
preplace netloc axi_bram_ctrl_2_BRAM_PORTA 1 8 1 3090
preplace netloc axi_mem_intercon_M00_AXI 1 8 1 3050
preplace netloc jtag_axi_0_M_AXI 1 6 2 2220 10 N
preplace netloc axi_dma_0_M_AXI_SG 1 6 2 2240 70 N
preplace netloc eth_conf_0_eth_spi_sck 1 9 2 3590 1340 3880J
preplace netloc rst_clk_50M_peripheral_aresetn 1 4 7 NJ 1090 1800 1390 2310 1360 2660 1340 3150 1340 3570J 1320 3890J
preplace netloc axi_mem_intercon_M02_AXI 1 8 1 3060
preplace netloc rst_clk_wiz_50M_peripheral_aresetn 1 3 5 800J 680 NJ 680 NJ 680 NJ 680 2720J
preplace netloc vio_0_probe_out0 1 3 1 830
preplace netloc cp0_status_o 1 6 2 N 840 2640
preplace netloc axi_dma_0_M_AXI_MM2S 1 6 2 2230 30 N
preplace netloc mycpu_top_0_interface_aximm 1 6 2 N 740 2730
preplace netloc axi_emc_0_EMC_INTF 1 9 2 NJ 690 NJ
preplace netloc axi_mem_intercon_M08_AXI 1 6 3 2330 1290 NJ 1290 3080
preplace netloc axi_gpio_0_gpio_io_o 1 7 2 2730 1350 3190J
preplace netloc xlconstant_0_dout 1 1 2 120J 1260 400
preplace netloc debug_wb_rf_data 1 6 2 N 820 2680
preplace netloc debug_wb_pc 1 6 2 N 760 2720
preplace netloc axi_mem_intercon_M07_AXI 1 7 2 2730 1240 3060
preplace netloc clk_2 1 0 2 NJ 1380 NJ
preplace netloc router_0_axis_txd 1 5 5 1810 950 NJ 950 2670J 1250 3100J 1100 3570
preplace netloc axi_dma_0_M_AXI_S2MM 1 6 2 2250 50 N
preplace netloc axi_uartlite_0_UART 1 9 2 NJ 830 NJ
preplace netloc clk_wiz_clk_cpu 1 2 7 390J 1110 810J 1150 NJ 1150 1790 940 2260 940 2650 1280 3110
preplace netloc clk_wiz_clk_125M 1 2 7 NJ 1380 NJ 1380 NJ 1380 NJ 1380 2300J 1340 2640 1320 3160
preplace netloc eth_conf_0_eth_spi_ss_n 1 9 2 3580 1330 3870J
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 9 1 NJ
preplace netloc axi_dma_0_M_AXIS_MM2S 1 6 3 N 1210 2710J 1260 3130J
preplace netloc debug_wb_rf_wnum 1 6 2 N 800 2690
preplace netloc reset_1 1 0 4 NJ 1030 NJ 1030 NJ 1030 NJ
preplace netloc axi_mem_intercon_M04_AXI 1 8 1 3130
preplace netloc router_0_rgmii 1 9 2 NJ 1190 NJ
preplace netloc clk_wiz_clk_router 1 2 7 420J 1370 NJ 1370 NJ 1370 NJ 1370 2280J 1330 2700 1310 3140
preplace netloc eth_conf_0_eth_spi_mosi 1 9 2 3600 1350 3860J
preplace netloc debug_wb_rf_wen 1 6 2 N 780 2700
levelinfo -pg 1 -180 40 290 620 1030 1630 2020 2470 2900 3380 3730 3910 -top -70 -bot 1790
"
}
{
   "da_aeth_cnt":"3",
   "da_axi4_cnt":"27",
   "da_board_cnt":"15",
   "da_bram_cntlr_cnt":"1",
   "da_clkrst_cnt":"2"
}
