|BA1533_RX
clk => clk.IN1
UART_RXD => _.IN1
UART_RXD => _.IN1
UART_TXD <= uart_mcu:uart_mcu_c.UART_TXD
rx_bit_data => rx_bit_data_s1.DATAIN
led1 <= rx:rx_c.rx_started_flag
led2 <= rx:rx_c.rx_started_flag
led3 <= rx:rx_c.rx_started_flag
led4 <= <VCC>


|BA1533_RX|rx_pll:rx_pll_c
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk


|BA1533_RX|rx_pll:rx_pll_c|altpll:altpll_component
inclk[0] => rx_pll_altpll1:auto_generated.inclk[0]
inclk[1] => rx_pll_altpll1:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|BA1533_RX|rx_pll:rx_pll_c|altpll:altpll_component|rx_pll_altpll1:auto_generated
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= generic_pll2.O_OUTCLK
clk[2] <= generic_pll3.O_OUTCLK
clk[3] <= generic_pll4.O_OUTCLK
clk[4] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[0] => generic_pll2.I_REFCLK
inclk[0] => generic_pll3.I_REFCLK
inclk[0] => generic_pll4.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|BA1533_RX|uart_mcu:uart_mcu_c
from_uart_ready => from_uart_ready.IN1
from_uart_data[0] <= uart_mcu_rs232_0:rs232_0.from_uart_data
from_uart_data[1] <= uart_mcu_rs232_0:rs232_0.from_uart_data
from_uart_data[2] <= uart_mcu_rs232_0:rs232_0.from_uart_data
from_uart_data[3] <= uart_mcu_rs232_0:rs232_0.from_uart_data
from_uart_data[4] <= uart_mcu_rs232_0:rs232_0.from_uart_data
from_uart_data[5] <= uart_mcu_rs232_0:rs232_0.from_uart_data
from_uart_data[6] <= uart_mcu_rs232_0:rs232_0.from_uart_data
from_uart_data[7] <= uart_mcu_rs232_0:rs232_0.from_uart_data
from_uart_error <= uart_mcu_rs232_0:rs232_0.from_uart_error
from_uart_valid <= uart_mcu_rs232_0:rs232_0.from_uart_valid
to_uart_data[0] => to_uart_data[0].IN1
to_uart_data[1] => to_uart_data[1].IN1
to_uart_data[2] => to_uart_data[2].IN1
to_uart_data[3] => to_uart_data[3].IN1
to_uart_data[4] => to_uart_data[4].IN1
to_uart_data[5] => to_uart_data[5].IN1
to_uart_data[6] => to_uart_data[6].IN1
to_uart_data[7] => to_uart_data[7].IN1
to_uart_error => to_uart_error.IN1
to_uart_valid => to_uart_valid.IN1
to_uart_ready <= uart_mcu_rs232_0:rs232_0.to_uart_ready
clk => clk.IN1
UART_RXD => UART_RXD.IN1
UART_TXD <= uart_mcu_rs232_0:rs232_0.UART_TXD
reset => reset.IN1


|BA1533_RX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0
clk => clk.IN2
reset => reset.IN2
from_uart_ready => from_uart_ready.IN1
to_uart_data[0] => to_uart_data[0].IN1
to_uart_data[1] => to_uart_data[1].IN1
to_uart_data[2] => to_uart_data[2].IN1
to_uart_data[3] => to_uart_data[3].IN1
to_uart_data[4] => to_uart_data[4].IN1
to_uart_data[5] => to_uart_data[5].IN1
to_uart_data[6] => to_uart_data[6].IN1
to_uart_data[7] => to_uart_data[7].IN1
to_uart_error => ~NO_FANOUT~
to_uart_valid => comb.IN1
UART_RXD => UART_RXD.IN1
from_uart_data[0] <= altera_up_rs232_in_deserializer:RS232_In_Deserializer.received_data
from_uart_data[1] <= altera_up_rs232_in_deserializer:RS232_In_Deserializer.received_data
from_uart_data[2] <= altera_up_rs232_in_deserializer:RS232_In_Deserializer.received_data
from_uart_data[3] <= altera_up_rs232_in_deserializer:RS232_In_Deserializer.received_data
from_uart_data[4] <= altera_up_rs232_in_deserializer:RS232_In_Deserializer.received_data
from_uart_data[5] <= altera_up_rs232_in_deserializer:RS232_In_Deserializer.received_data
from_uart_data[6] <= altera_up_rs232_in_deserializer:RS232_In_Deserializer.received_data
from_uart_data[7] <= altera_up_rs232_in_deserializer:RS232_In_Deserializer.received_data
from_uart_error <= <GND>
from_uart_valid <= altera_up_rs232_in_deserializer:RS232_In_Deserializer.received_data_valid
to_uart_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
UART_TXD <= altera_up_rs232_out_serializer:RS232_Out_Serializer.serial_data_out


|BA1533_RX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer
clk => clk.IN2
reset => reset.IN2
serial_data_in => data_in_shift_reg.DATAB
serial_data_in => receiving_data.OUTPUTSELECT
receive_data_en => comb.IN1
fifo_read_available[0] <= fifo_read_available[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_read_available[1] <= fifo_read_available[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_read_available[2] <= fifo_read_available[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_read_available[3] <= fifo_read_available[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_read_available[4] <= fifo_read_available[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_read_available[5] <= fifo_read_available[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_read_available[6] <= fifo_read_available[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_read_available[7] <= fifo_read_available[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_valid <= altera_up_sync_fifo:RS232_In_FIFO.fifo_is_empty
received_data[0] <= altera_up_sync_fifo:RS232_In_FIFO.read_data
received_data[1] <= altera_up_sync_fifo:RS232_In_FIFO.read_data
received_data[2] <= altera_up_sync_fifo:RS232_In_FIFO.read_data
received_data[3] <= altera_up_sync_fifo:RS232_In_FIFO.read_data
received_data[4] <= altera_up_sync_fifo:RS232_In_FIFO.read_data
received_data[5] <= altera_up_sync_fifo:RS232_In_FIFO.read_data
received_data[6] <= altera_up_sync_fifo:RS232_In_FIFO.read_data
received_data[7] <= altera_up_sync_fifo:RS232_In_FIFO.read_data


|BA1533_RX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters
clk => all_bits_transmitted~reg0.CLK
clk => bit_counter[0].CLK
clk => bit_counter[1].CLK
clk => bit_counter[2].CLK
clk => bit_counter[3].CLK
clk => baud_clock_falling_edge~reg0.CLK
clk => baud_clock_rising_edge~reg0.CLK
clk => baud_counter[0].CLK
clk => baud_counter[1].CLK
clk => baud_counter[2].CLK
clk => baud_counter[3].CLK
clk => baud_counter[4].CLK
clk => baud_counter[5].CLK
clk => baud_counter[6].CLK
clk => baud_counter[7].CLK
clk => baud_counter[8].CLK
clk => baud_counter[9].CLK
clk => baud_counter[10].CLK
clk => baud_counter[11].CLK
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_clock_rising_edge.OUTPUTSELECT
reset => baud_clock_falling_edge.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => all_bits_transmitted.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => bit_counter.OUTPUTSELECT
reset_counters => bit_counter.OUTPUTSELECT
reset_counters => bit_counter.OUTPUTSELECT
reset_counters => bit_counter.OUTPUTSELECT
baud_clock_rising_edge <= baud_clock_rising_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
baud_clock_falling_edge <= baud_clock_falling_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
all_bits_transmitted <= all_bits_transmitted~reg0.DB_MAX_OUTPUT_PORT_TYPE


|BA1533_RX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[0] <= scfifo:Sync_FIFO.usedw
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
read_data[0] <= scfifo:Sync_FIFO.q
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q


|BA1533_RX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_q9a1:auto_generated.data[0]
data[1] => scfifo_q9a1:auto_generated.data[1]
data[2] => scfifo_q9a1:auto_generated.data[2]
data[3] => scfifo_q9a1:auto_generated.data[3]
data[4] => scfifo_q9a1:auto_generated.data[4]
data[5] => scfifo_q9a1:auto_generated.data[5]
data[6] => scfifo_q9a1:auto_generated.data[6]
data[7] => scfifo_q9a1:auto_generated.data[7]
q[0] <= scfifo_q9a1:auto_generated.q[0]
q[1] <= scfifo_q9a1:auto_generated.q[1]
q[2] <= scfifo_q9a1:auto_generated.q[2]
q[3] <= scfifo_q9a1:auto_generated.q[3]
q[4] <= scfifo_q9a1:auto_generated.q[4]
q[5] <= scfifo_q9a1:auto_generated.q[5]
q[6] <= scfifo_q9a1:auto_generated.q[6]
q[7] <= scfifo_q9a1:auto_generated.q[7]
wrreq => scfifo_q9a1:auto_generated.wrreq
rdreq => scfifo_q9a1:auto_generated.rdreq
clock => scfifo_q9a1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_q9a1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_q9a1:auto_generated.empty
full <= scfifo_q9a1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_q9a1:auto_generated.usedw[0]
usedw[1] <= scfifo_q9a1:auto_generated.usedw[1]
usedw[2] <= scfifo_q9a1:auto_generated.usedw[2]
usedw[3] <= scfifo_q9a1:auto_generated.usedw[3]
usedw[4] <= scfifo_q9a1:auto_generated.usedw[4]
usedw[5] <= scfifo_q9a1:auto_generated.usedw[5]
usedw[6] <= scfifo_q9a1:auto_generated.usedw[6]


|BA1533_RX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated
clock => a_dpfifo_d1a1:dpfifo.clock
data[0] => a_dpfifo_d1a1:dpfifo.data[0]
data[1] => a_dpfifo_d1a1:dpfifo.data[1]
data[2] => a_dpfifo_d1a1:dpfifo.data[2]
data[3] => a_dpfifo_d1a1:dpfifo.data[3]
data[4] => a_dpfifo_d1a1:dpfifo.data[4]
data[5] => a_dpfifo_d1a1:dpfifo.data[5]
data[6] => a_dpfifo_d1a1:dpfifo.data[6]
data[7] => a_dpfifo_d1a1:dpfifo.data[7]
empty <= a_dpfifo_d1a1:dpfifo.empty
full <= a_dpfifo_d1a1:dpfifo.full
q[0] <= a_dpfifo_d1a1:dpfifo.q[0]
q[1] <= a_dpfifo_d1a1:dpfifo.q[1]
q[2] <= a_dpfifo_d1a1:dpfifo.q[2]
q[3] <= a_dpfifo_d1a1:dpfifo.q[3]
q[4] <= a_dpfifo_d1a1:dpfifo.q[4]
q[5] <= a_dpfifo_d1a1:dpfifo.q[5]
q[6] <= a_dpfifo_d1a1:dpfifo.q[6]
q[7] <= a_dpfifo_d1a1:dpfifo.q[7]
rdreq => a_dpfifo_d1a1:dpfifo.rreq
sclr => a_dpfifo_d1a1:dpfifo.sclr
usedw[0] <= a_dpfifo_d1a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_d1a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_d1a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_d1a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_d1a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_d1a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_d1a1:dpfifo.usedw[6]
wrreq => a_dpfifo_d1a1:dpfifo.wreq


|BA1533_RX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo
clock => altsyncram_t0i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_t0i1:FIFOram.data_a[0]
data[1] => altsyncram_t0i1:FIFOram.data_a[1]
data[2] => altsyncram_t0i1:FIFOram.data_a[2]
data[3] => altsyncram_t0i1:FIFOram.data_a[3]
data[4] => altsyncram_t0i1:FIFOram.data_a[4]
data[5] => altsyncram_t0i1:FIFOram.data_a[5]
data[6] => altsyncram_t0i1:FIFOram.data_a[6]
data[7] => altsyncram_t0i1:FIFOram.data_a[7]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_t0i1:FIFOram.q_b[0]
q[1] <= altsyncram_t0i1:FIFOram.q_b[1]
q[2] <= altsyncram_t0i1:FIFOram.q_b[2]
q[3] <= altsyncram_t0i1:FIFOram.q_b[3]
q[4] <= altsyncram_t0i1:FIFOram.q_b[4]
q[5] <= altsyncram_t0i1:FIFOram.q_b[5]
q[6] <= altsyncram_t0i1:FIFOram.q_b[6]
q[7] <= altsyncram_t0i1:FIFOram.q_b[7]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_t0i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|BA1533_RX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|BA1533_RX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|BA1533_RX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|BA1533_RX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|BA1533_RX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|BA1533_RX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|BA1533_RX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer
clk => clk.IN2
reset => reset.IN2
transmit_data[0] => transmit_data[0].IN1
transmit_data[1] => transmit_data[1].IN1
transmit_data[2] => transmit_data[2].IN1
transmit_data[3] => transmit_data[3].IN1
transmit_data[4] => transmit_data[4].IN1
transmit_data[5] => transmit_data[5].IN1
transmit_data[6] => transmit_data[6].IN1
transmit_data[7] => transmit_data[7].IN1
transmit_data_en => comb.IN1
fifo_write_space[0] <= fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_write_space[1] <= fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_write_space[2] <= fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_write_space[3] <= fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_write_space[4] <= fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_write_space[5] <= fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_write_space[6] <= fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_write_space[7] <= fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_data_out <= serial_data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|BA1533_RX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters
clk => all_bits_transmitted~reg0.CLK
clk => bit_counter[0].CLK
clk => bit_counter[1].CLK
clk => bit_counter[2].CLK
clk => bit_counter[3].CLK
clk => baud_clock_falling_edge~reg0.CLK
clk => baud_clock_rising_edge~reg0.CLK
clk => baud_counter[0].CLK
clk => baud_counter[1].CLK
clk => baud_counter[2].CLK
clk => baud_counter[3].CLK
clk => baud_counter[4].CLK
clk => baud_counter[5].CLK
clk => baud_counter[6].CLK
clk => baud_counter[7].CLK
clk => baud_counter[8].CLK
clk => baud_counter[9].CLK
clk => baud_counter[10].CLK
clk => baud_counter[11].CLK
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_clock_rising_edge.OUTPUTSELECT
reset => baud_clock_falling_edge.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => all_bits_transmitted.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => bit_counter.OUTPUTSELECT
reset_counters => bit_counter.OUTPUTSELECT
reset_counters => bit_counter.OUTPUTSELECT
reset_counters => bit_counter.OUTPUTSELECT
baud_clock_rising_edge <= baud_clock_rising_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
baud_clock_falling_edge <= baud_clock_falling_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
all_bits_transmitted <= all_bits_transmitted~reg0.DB_MAX_OUTPUT_PORT_TYPE


|BA1533_RX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[0] <= scfifo:Sync_FIFO.usedw
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
read_data[0] <= scfifo:Sync_FIFO.q
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q


|BA1533_RX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_q9a1:auto_generated.data[0]
data[1] => scfifo_q9a1:auto_generated.data[1]
data[2] => scfifo_q9a1:auto_generated.data[2]
data[3] => scfifo_q9a1:auto_generated.data[3]
data[4] => scfifo_q9a1:auto_generated.data[4]
data[5] => scfifo_q9a1:auto_generated.data[5]
data[6] => scfifo_q9a1:auto_generated.data[6]
data[7] => scfifo_q9a1:auto_generated.data[7]
q[0] <= scfifo_q9a1:auto_generated.q[0]
q[1] <= scfifo_q9a1:auto_generated.q[1]
q[2] <= scfifo_q9a1:auto_generated.q[2]
q[3] <= scfifo_q9a1:auto_generated.q[3]
q[4] <= scfifo_q9a1:auto_generated.q[4]
q[5] <= scfifo_q9a1:auto_generated.q[5]
q[6] <= scfifo_q9a1:auto_generated.q[6]
q[7] <= scfifo_q9a1:auto_generated.q[7]
wrreq => scfifo_q9a1:auto_generated.wrreq
rdreq => scfifo_q9a1:auto_generated.rdreq
clock => scfifo_q9a1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_q9a1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_q9a1:auto_generated.empty
full <= scfifo_q9a1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_q9a1:auto_generated.usedw[0]
usedw[1] <= scfifo_q9a1:auto_generated.usedw[1]
usedw[2] <= scfifo_q9a1:auto_generated.usedw[2]
usedw[3] <= scfifo_q9a1:auto_generated.usedw[3]
usedw[4] <= scfifo_q9a1:auto_generated.usedw[4]
usedw[5] <= scfifo_q9a1:auto_generated.usedw[5]
usedw[6] <= scfifo_q9a1:auto_generated.usedw[6]


|BA1533_RX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated
clock => a_dpfifo_d1a1:dpfifo.clock
data[0] => a_dpfifo_d1a1:dpfifo.data[0]
data[1] => a_dpfifo_d1a1:dpfifo.data[1]
data[2] => a_dpfifo_d1a1:dpfifo.data[2]
data[3] => a_dpfifo_d1a1:dpfifo.data[3]
data[4] => a_dpfifo_d1a1:dpfifo.data[4]
data[5] => a_dpfifo_d1a1:dpfifo.data[5]
data[6] => a_dpfifo_d1a1:dpfifo.data[6]
data[7] => a_dpfifo_d1a1:dpfifo.data[7]
empty <= a_dpfifo_d1a1:dpfifo.empty
full <= a_dpfifo_d1a1:dpfifo.full
q[0] <= a_dpfifo_d1a1:dpfifo.q[0]
q[1] <= a_dpfifo_d1a1:dpfifo.q[1]
q[2] <= a_dpfifo_d1a1:dpfifo.q[2]
q[3] <= a_dpfifo_d1a1:dpfifo.q[3]
q[4] <= a_dpfifo_d1a1:dpfifo.q[4]
q[5] <= a_dpfifo_d1a1:dpfifo.q[5]
q[6] <= a_dpfifo_d1a1:dpfifo.q[6]
q[7] <= a_dpfifo_d1a1:dpfifo.q[7]
rdreq => a_dpfifo_d1a1:dpfifo.rreq
sclr => a_dpfifo_d1a1:dpfifo.sclr
usedw[0] <= a_dpfifo_d1a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_d1a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_d1a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_d1a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_d1a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_d1a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_d1a1:dpfifo.usedw[6]
wrreq => a_dpfifo_d1a1:dpfifo.wreq


|BA1533_RX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo
clock => altsyncram_t0i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_t0i1:FIFOram.data_a[0]
data[1] => altsyncram_t0i1:FIFOram.data_a[1]
data[2] => altsyncram_t0i1:FIFOram.data_a[2]
data[3] => altsyncram_t0i1:FIFOram.data_a[3]
data[4] => altsyncram_t0i1:FIFOram.data_a[4]
data[5] => altsyncram_t0i1:FIFOram.data_a[5]
data[6] => altsyncram_t0i1:FIFOram.data_a[6]
data[7] => altsyncram_t0i1:FIFOram.data_a[7]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_t0i1:FIFOram.q_b[0]
q[1] <= altsyncram_t0i1:FIFOram.q_b[1]
q[2] <= altsyncram_t0i1:FIFOram.q_b[2]
q[3] <= altsyncram_t0i1:FIFOram.q_b[3]
q[4] <= altsyncram_t0i1:FIFOram.q_b[4]
q[5] <= altsyncram_t0i1:FIFOram.q_b[5]
q[6] <= altsyncram_t0i1:FIFOram.q_b[6]
q[7] <= altsyncram_t0i1:FIFOram.q_b[7]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_t0i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|BA1533_RX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|BA1533_RX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|BA1533_RX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|BA1533_RX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|BA1533_RX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|BA1533_RX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|BA1533_RX|uart_control:uart_control_c
rst => state~10.DATAIN
rst => reg_data[0]~reg0.ENA
rst => new_reg_data[7].ENA
rst => new_reg_data[6].ENA
rst => new_reg_data[5].ENA
rst => new_reg_data[4].ENA
rst => new_reg_data[3].ENA
rst => new_reg_data[2].ENA
rst => new_reg_data[1].ENA
rst => new_reg_data[0].ENA
rst => reg_data[7]~reg0.ENA
rst => reg_data[6]~reg0.ENA
rst => reg_data[5]~reg0.ENA
rst => reg_data[4]~reg0.ENA
rst => reg_data[3]~reg0.ENA
rst => reg_data[2]~reg0.ENA
rst => reg_data[1]~reg0.ENA
clk => reg_data[0]~reg0.CLK
clk => reg_data[1]~reg0.CLK
clk => reg_data[2]~reg0.CLK
clk => reg_data[3]~reg0.CLK
clk => reg_data[4]~reg0.CLK
clk => reg_data[5]~reg0.CLK
clk => reg_data[6]~reg0.CLK
clk => reg_data[7]~reg0.CLK
clk => new_reg_data[0].CLK
clk => new_reg_data[1].CLK
clk => new_reg_data[2].CLK
clk => new_reg_data[3].CLK
clk => new_reg_data[4].CLK
clk => new_reg_data[5].CLK
clk => new_reg_data[6].CLK
clk => new_reg_data[7].CLK
clk => state~8.DATAIN
from_uart_valid => state.OUTPUTSELECT
from_uart_valid => state.OUTPUTSELECT
from_uart_valid => state.OUTPUTSELECT
from_uart_valid => state.OUTPUTSELECT
from_uart_valid => state.OUTPUTSELECT
from_uart_valid => state.OUTPUTSELECT
from_uart_valid => state.OUTPUTSELECT
from_uart_valid => state.OUTPUTSELECT
from_uart_valid => state.OUTPUTSELECT
from_uart_valid => state.OUTPUTSELECT
from_uart_valid => state.OUTPUTSELECT
from_uart_valid => new_reg_data.OUTPUTSELECT
from_uart_valid => new_reg_data.OUTPUTSELECT
from_uart_valid => new_reg_data.OUTPUTSELECT
from_uart_valid => new_reg_data.OUTPUTSELECT
from_uart_valid => new_reg_data.OUTPUTSELECT
from_uart_valid => new_reg_data.OUTPUTSELECT
from_uart_valid => new_reg_data.OUTPUTSELECT
from_uart_valid => new_reg_data.OUTPUTSELECT
from_uart_valid => new_reg_data.OUTPUTSELECT
from_uart_valid => new_reg_data.OUTPUTSELECT
from_uart_valid => new_reg_data.OUTPUTSELECT
from_uart_valid => new_reg_data.OUTPUTSELECT
from_uart_valid => new_reg_data.OUTPUTSELECT
from_uart_valid => new_reg_data.OUTPUTSELECT
from_uart_valid => new_reg_data.OUTPUTSELECT
from_uart_valid => new_reg_data.OUTPUTSELECT
from_uart_data[0] => LessThan0.IN16
from_uart_data[0] => LessThan1.IN16
from_uart_data[0] => Add1.IN16
from_uart_data[0] => new_reg_data.DATAB
from_uart_data[0] => Add2.IN8
from_uart_data[0] => Equal0.IN7
from_uart_data[0] => Equal1.IN2
from_uart_data[0] => Equal2.IN7
from_uart_data[1] => LessThan0.IN15
from_uart_data[1] => LessThan1.IN15
from_uart_data[1] => Add1.IN15
from_uart_data[1] => new_reg_data.DATAB
from_uart_data[1] => Add2.IN7
from_uart_data[1] => Equal0.IN6
from_uart_data[1] => Equal1.IN1
from_uart_data[1] => Equal2.IN6
from_uart_data[2] => LessThan0.IN14
from_uart_data[2] => LessThan1.IN14
from_uart_data[2] => Add1.IN13
from_uart_data[2] => Add1.IN14
from_uart_data[2] => Add2.IN6
from_uart_data[2] => Equal0.IN1
from_uart_data[2] => Equal1.IN7
from_uart_data[2] => Equal2.IN5
from_uart_data[3] => LessThan0.IN13
from_uart_data[3] => LessThan1.IN13
from_uart_data[3] => Add1.IN11
from_uart_data[3] => Add1.IN12
from_uart_data[3] => Add2.IN5
from_uart_data[3] => Equal0.IN5
from_uart_data[3] => Equal1.IN6
from_uart_data[3] => Equal2.IN4
from_uart_data[4] => LessThan0.IN12
from_uart_data[4] => LessThan1.IN12
from_uart_data[4] => Add0.IN8
from_uart_data[4] => Equal0.IN4
from_uart_data[4] => Equal1.IN5
from_uart_data[4] => Equal2.IN3
from_uart_data[5] => LessThan0.IN11
from_uart_data[5] => LessThan1.IN11
from_uart_data[5] => Add0.IN7
from_uart_data[5] => Equal0.IN0
from_uart_data[5] => Equal1.IN0
from_uart_data[5] => Equal2.IN0
from_uart_data[6] => LessThan0.IN10
from_uart_data[6] => LessThan1.IN10
from_uart_data[6] => Add0.IN6
from_uart_data[6] => Equal0.IN3
from_uart_data[6] => Equal1.IN4
from_uart_data[6] => Equal2.IN2
from_uart_data[7] => LessThan0.IN9
from_uart_data[7] => LessThan1.IN9
from_uart_data[7] => Add0.IN5
from_uart_data[7] => Equal0.IN2
from_uart_data[7] => Equal1.IN3
from_uart_data[7] => Equal2.IN1
reg_data[0] <= reg_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data[1] <= reg_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data[2] <= reg_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data[3] <= reg_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data[4] <= reg_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data[5] <= reg_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data[6] <= reg_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data[7] <= reg_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|BA1533_RX|rx:rx_c
clk9MHz => detect_end_flag_deru.CLK
clk9MHz => detect_end_flag_s1.CLK
clk9MHz => rx_bit_data_shift_reg_d[0]~reg0.CLK
clk9MHz => rx_bit_data_shift_reg_d[1]~reg0.CLK
clk9MHz => rx_bit_data_shift_reg_d[2]~reg0.CLK
clk9MHz => rx_bit_data_shift_reg_d[3]~reg0.CLK
clk9MHz => rx_bit_data_shift_reg_d[4]~reg0.CLK
clk9MHz => rx_bit_data_shift_reg_d[5]~reg0.CLK
clk9MHz => rx_bit_data_shift_reg_d[6]~reg0.CLK
clk9MHz => rx_bit_data_shift_reg_d[7]~reg0.CLK
clk9MHz => no_change_cnt[0].CLK
clk9MHz => no_change_cnt[1].CLK
clk9MHz => no_change_cnt[2].CLK
clk9MHz => no_change_cnt[3].CLK
clk9MHz => no_change_cnt[4].CLK
clk9MHz => no_change_cnt[5].CLK
clk9MHz => no_change_cnt[6].CLK
clk9MHz => no_change_cnt[7].CLK
clk9MHz => detect_end_flag.CLK
clk9MHz => shift_temp[0]~reg0.CLK
clk9MHz => shift_temp[1]~reg0.CLK
clk9MHz => shift_temp[2]~reg0.CLK
clk9MHz => shift_temp[3]~reg0.CLK
clk9MHz => shift_temp[4]~reg0.CLK
clk9MHz => shift_temp[5]~reg0.CLK
clk9MHz => shift_temp[6]~reg0.CLK
clk9MHz => shift_temp[7]~reg0.CLK
clk9MHz => shift_temp[8]~reg0.CLK
clk9MHz => shift_temp[9]~reg0.CLK
clk9MHz => shift_temp[10]~reg0.CLK
clk9MHz => shift_temp[11]~reg0.CLK
clk9MHz => shift_temp[12]~reg0.CLK
clk9MHz => shift_temp[13]~reg0.CLK
clk9MHz => shift_temp[14]~reg0.CLK
clk9MHz => shift_temp[15]~reg0.CLK
clk9MHz => to_uart_data[0]~reg0.CLK
clk9MHz => to_uart_data[1]~reg0.CLK
clk9MHz => to_uart_data[2]~reg0.CLK
clk9MHz => to_uart_data[3]~reg0.CLK
clk9MHz => to_uart_data[4]~reg0.CLK
clk9MHz => to_uart_data[5]~reg0.CLK
clk9MHz => to_uart_data[6]~reg0.CLK
clk9MHz => to_uart_data[7]~reg0.CLK
clk9MHz => to_uart_valid~reg0.CLK
rx_bit_data => rx_bit_data_shift_reg.DATAB
rx_bit_data => shift_temp[0]~reg0.DATAIN
rst => detect_end_flag_deru.ACLR
rst => detect_end_flag_s1.ACLR
rst => rx_bit_data_shift_reg_d[0]~reg0.ACLR
rst => rx_bit_data_shift_reg_d[1]~reg0.PRESET
rst => rx_bit_data_shift_reg_d[2]~reg0.ACLR
rst => rx_bit_data_shift_reg_d[3]~reg0.PRESET
rst => rx_bit_data_shift_reg_d[4]~reg0.ACLR
rst => rx_bit_data_shift_reg_d[5]~reg0.PRESET
rst => rx_bit_data_shift_reg_d[6]~reg0.ACLR
rst => rx_bit_data_shift_reg_d[7]~reg0.PRESET
rst => no_change_cnt[0].ACLR
rst => no_change_cnt[1].ACLR
rst => no_change_cnt[2].ACLR
rst => no_change_cnt[3].ACLR
rst => no_change_cnt[4].ACLR
rst => no_change_cnt[5].ACLR
rst => no_change_cnt[6].ACLR
rst => no_change_cnt[7].ACLR
rst => detect_end_flag.ACLR
rst => shift_temp[0]~reg0.ACLR
rst => shift_temp[1]~reg0.ACLR
rst => shift_temp[2]~reg0.ACLR
rst => shift_temp[3]~reg0.ACLR
rst => shift_temp[4]~reg0.ACLR
rst => shift_temp[5]~reg0.ACLR
rst => shift_temp[6]~reg0.ACLR
rst => shift_temp[7]~reg0.ACLR
rst => shift_temp[8]~reg0.ACLR
rst => shift_temp[9]~reg0.ACLR
rst => shift_temp[10]~reg0.ACLR
rst => shift_temp[11]~reg0.ACLR
rst => shift_temp[12]~reg0.ACLR
rst => shift_temp[13]~reg0.ACLR
rst => shift_temp[14]~reg0.ACLR
rst => shift_temp[15]~reg0.ACLR
rst => to_uart_data[0]~reg0.ACLR
rst => to_uart_data[1]~reg0.ACLR
rst => to_uart_data[2]~reg0.ACLR
rst => to_uart_data[3]~reg0.ACLR
rst => to_uart_data[4]~reg0.ACLR
rst => to_uart_data[5]~reg0.ACLR
rst => to_uart_data[6]~reg0.ACLR
rst => to_uart_data[7]~reg0.ACLR
rst => to_uart_valid~reg0.ACLR
rst => pass_percentage[0]~reg0.ACLR
rst => pass_percentage[1]~reg0.ACLR
rst => pass_percentage[2]~reg0.ACLR
rst => pass_percentage[3]~reg0.ACLR
rst => pass_percentage[4]~reg0.ACLR
rst => pass_percentage[5]~reg0.ACLR
rst => pass_percentage[6]~reg0.ACLR
rst => pass_percentage[7]~reg0.ACLR
rst => pass_percentage[8]~reg0.ACLR
rst => pass_percentage[9]~reg0.ACLR
rst => pass_percentage[10]~reg0.ACLR
rst => pass_percentage[11]~reg0.ACLR
rst => pass_percentage[12]~reg0.ACLR
rst => pass_percentage[13]~reg0.ACLR
rst => pass_percentage[14]~reg0.ACLR
rst => pass_percentage[15]~reg0.ACLR
rst => pass_percentage[16]~reg0.ACLR
rst => pass_percentage[17]~reg0.ACLR
rst => pass_percentage[18]~reg0.ACLR
rst => pass_percentage[19]~reg0.ACLR
rst => pass_percentage[20]~reg0.ACLR
rst => pass_percentage[21]~reg0.ACLR
rst => pass_percentage[22]~reg0.ACLR
rst => pass_percentage[23]~reg0.ACLR
rst => pass_percentage[24]~reg0.ACLR
rst => pass_percentage[25]~reg0.ACLR
rst => pass_percentage[26]~reg0.ACLR
rst => pass_percentage[27]~reg0.ACLR
rst => pass_percentage[28]~reg0.ACLR
rst => pass_percentage[29]~reg0.ACLR
rst => pass_percentage[30]~reg0.ACLR
rst => pass_percentage[31]~reg0.ACLR
rst => pass_percentage[32]~reg0.ACLR
rst => pass_percentage[33]~reg0.ACLR
rst => pass_percentage[34]~reg0.ACLR
rst => pass_percentage[35]~reg0.ACLR
rst => total_rx_counter[0].ACLR
rst => total_rx_counter[1].ACLR
rst => total_rx_counter[2].PRESET
rst => total_rx_counter[3].PRESET
rst => total_rx_counter[4].PRESET
rst => total_rx_counter[5].ACLR
rst => total_rx_counter[6].ACLR
rst => total_rx_counter[7].ACLR
rst => total_rx_counter[8].ACLR
rst => total_rx_counter[9].ACLR
rst => total_rx_counter[10].ACLR
rst => total_rx_counter[11].ACLR
rst => total_rx_counter[12].ACLR
rst => total_rx_counter[13].ACLR
rst => total_rx_counter[14].ACLR
rst => total_rx_counter[15].ACLR
rst => total_rx_counter[16].ACLR
rst => total_rx_counter[17].ACLR
rst => total_rx_counter[18].ACLR
rst => total_rx_counter[19].ACLR
rst => total_rx_counter[20].ACLR
rst => total_rx_counter[21].ACLR
rst => total_rx_counter[22].ACLR
rst => total_rx_counter[23].ACLR
rst => total_rx_counter[24].ACLR
rst => total_rx_counter[25].ACLR
rst => total_rx_counter[26].ACLR
rst => total_rx_counter[27].ACLR
rst => total_rx_counter[28].ACLR
rst => total_rx_counter[29].ACLR
rst => total_rx_counter[30].ACLR
rst => total_rx_counter[31].ACLR
rst => fail[0]~reg0.ACLR
rst => fail[1]~reg0.ACLR
rst => fail[2]~reg0.ACLR
rst => fail[3]~reg0.ACLR
rst => fail[4]~reg0.ACLR
rst => fail[5]~reg0.ACLR
rst => fail[6]~reg0.ACLR
rst => fail[7]~reg0.ACLR
rst => fail[8]~reg0.ACLR
rst => fail[9]~reg0.ACLR
rst => fail[10]~reg0.ACLR
rst => fail[11]~reg0.ACLR
rst => fail[12]~reg0.ACLR
rst => fail[13]~reg0.ACLR
rst => fail[14]~reg0.ACLR
rst => fail[15]~reg0.ACLR
rst => fail[16]~reg0.ACLR
rst => fail[17]~reg0.ACLR
rst => fail[18]~reg0.ACLR
rst => fail[19]~reg0.ACLR
rst => fail[20]~reg0.ACLR
rst => fail[21]~reg0.ACLR
rst => fail[22]~reg0.ACLR
rst => fail[23]~reg0.ACLR
rst => fail[24]~reg0.ACLR
rst => fail[25]~reg0.ACLR
rst => fail[26]~reg0.ACLR
rst => fail[27]~reg0.ACLR
rst => fail[28]~reg0.ACLR
rst => fail[29]~reg0.ACLR
rst => fail[30]~reg0.ACLR
rst => fail[31]~reg0.ACLR
rst => pass[0].ACLR
rst => pass[1].ACLR
rst => pass[2].PRESET
rst => pass[3].PRESET
rst => pass[4].PRESET
rst => pass[5].ACLR
rst => pass[6].ACLR
rst => pass[7].ACLR
rst => pass[8].ACLR
rst => pass[9].ACLR
rst => pass[10].ACLR
rst => pass[11].ACLR
rst => pass[12].ACLR
rst => pass[13].ACLR
rst => pass[14].ACLR
rst => pass[15].ACLR
rst => pass[16].ACLR
rst => pass[17].ACLR
rst => pass[18].ACLR
rst => pass[19].ACLR
rst => pass[20].ACLR
rst => pass[21].ACLR
rst => pass[22].ACLR
rst => pass[23].ACLR
rst => pass[24].ACLR
rst => pass[25].ACLR
rst => pass[26].ACLR
rst => pass[27].ACLR
rst => pass[28].ACLR
rst => pass[29].ACLR
rst => pass[30].ACLR
rst => pass[31].ACLR
rst => rx_bit_data_shift_reg[0]~reg0.ACLR
rst => rx_bit_data_shift_reg[1]~reg0.PRESET
rst => rx_bit_data_shift_reg[2]~reg0.ACLR
rst => rx_bit_data_shift_reg[3]~reg0.PRESET
rst => rx_bit_data_shift_reg[4]~reg0.ACLR
rst => rx_bit_data_shift_reg[5]~reg0.PRESET
rst => rx_bit_data_shift_reg[6]~reg0.ACLR
rst => rx_bit_data_shift_reg[7]~reg0.PRESET
rst => rx_started_flag~reg0.ACLR
to_uart_valid <= to_uart_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_uart_data[0] <= to_uart_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_uart_data[1] <= to_uart_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_uart_data[2] <= to_uart_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_uart_data[3] <= to_uart_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_uart_data[4] <= to_uart_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_uart_data[5] <= to_uart_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_uart_data[6] <= to_uart_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_uart_data[7] <= to_uart_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_started_flag <= rx_started_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk9MHz_offset10 => ~NO_FANOUT~
clk9MHz_offset20 => ~NO_FANOUT~
clk9MHz_offset30 => ~NO_FANOUT~
clk9MHz_offset60 => ~NO_FANOUT~
fail[0] <= fail[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fail[1] <= fail[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fail[2] <= fail[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fail[3] <= fail[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fail[4] <= fail[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fail[5] <= fail[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fail[6] <= fail[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fail[7] <= fail[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fail[8] <= fail[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fail[9] <= fail[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fail[10] <= fail[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fail[11] <= fail[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fail[12] <= fail[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fail[13] <= fail[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fail[14] <= fail[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fail[15] <= fail[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fail[16] <= fail[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fail[17] <= fail[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fail[18] <= fail[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fail[19] <= fail[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fail[20] <= fail[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fail[21] <= fail[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fail[22] <= fail[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fail[23] <= fail[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fail[24] <= fail[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fail[25] <= fail[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fail[26] <= fail[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fail[27] <= fail[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fail[28] <= fail[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fail[29] <= fail[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fail[30] <= fail[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fail[31] <= fail[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pass_percentage[0] <= pass_percentage[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pass_percentage[1] <= pass_percentage[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pass_percentage[2] <= pass_percentage[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pass_percentage[3] <= pass_percentage[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pass_percentage[4] <= pass_percentage[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pass_percentage[5] <= pass_percentage[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pass_percentage[6] <= pass_percentage[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pass_percentage[7] <= pass_percentage[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pass_percentage[8] <= pass_percentage[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pass_percentage[9] <= pass_percentage[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pass_percentage[10] <= pass_percentage[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pass_percentage[11] <= pass_percentage[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pass_percentage[12] <= pass_percentage[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pass_percentage[13] <= pass_percentage[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pass_percentage[14] <= pass_percentage[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pass_percentage[15] <= pass_percentage[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pass_percentage[16] <= pass_percentage[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pass_percentage[17] <= pass_percentage[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pass_percentage[18] <= pass_percentage[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pass_percentage[19] <= pass_percentage[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pass_percentage[20] <= pass_percentage[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pass_percentage[21] <= pass_percentage[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pass_percentage[22] <= pass_percentage[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pass_percentage[23] <= pass_percentage[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pass_percentage[24] <= pass_percentage[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pass_percentage[25] <= pass_percentage[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pass_percentage[26] <= pass_percentage[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pass_percentage[27] <= pass_percentage[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pass_percentage[28] <= pass_percentage[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pass_percentage[29] <= pass_percentage[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pass_percentage[30] <= pass_percentage[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pass_percentage[31] <= pass_percentage[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pass_percentage[32] <= pass_percentage[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pass_percentage[33] <= pass_percentage[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pass_percentage[34] <= pass_percentage[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pass_percentage[35] <= pass_percentage[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_temp[0] <= shift_temp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_temp[1] <= shift_temp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_temp[2] <= shift_temp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_temp[3] <= shift_temp[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_temp[4] <= shift_temp[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_temp[5] <= shift_temp[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_temp[6] <= shift_temp[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_temp[7] <= shift_temp[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_temp[8] <= shift_temp[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_temp[9] <= shift_temp[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_temp[10] <= shift_temp[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_temp[11] <= shift_temp[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_temp[12] <= shift_temp[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_temp[13] <= shift_temp[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_temp[14] <= shift_temp[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_temp[15] <= shift_temp[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_bit_data_shift_reg[0] <= rx_bit_data_shift_reg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_bit_data_shift_reg[1] <= rx_bit_data_shift_reg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_bit_data_shift_reg[2] <= rx_bit_data_shift_reg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_bit_data_shift_reg[3] <= rx_bit_data_shift_reg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_bit_data_shift_reg[4] <= rx_bit_data_shift_reg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_bit_data_shift_reg[5] <= rx_bit_data_shift_reg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_bit_data_shift_reg[6] <= rx_bit_data_shift_reg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_bit_data_shift_reg[7] <= rx_bit_data_shift_reg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_bit_data_shift_reg_d[0] <= rx_bit_data_shift_reg_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_bit_data_shift_reg_d[1] <= rx_bit_data_shift_reg_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_bit_data_shift_reg_d[2] <= rx_bit_data_shift_reg_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_bit_data_shift_reg_d[3] <= rx_bit_data_shift_reg_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_bit_data_shift_reg_d[4] <= rx_bit_data_shift_reg_d[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_bit_data_shift_reg_d[5] <= rx_bit_data_shift_reg_d[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_bit_data_shift_reg_d[6] <= rx_bit_data_shift_reg_d[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_bit_data_shift_reg_d[7] <= rx_bit_data_shift_reg_d[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_bit_data_deru => ~NO_FANOUT~
rx_bit_data_derl => ~NO_FANOUT~
clk90MHz => ~NO_FANOUT~
clk_der => pass_percentage[0]~reg0.CLK
clk_der => pass_percentage[1]~reg0.CLK
clk_der => pass_percentage[2]~reg0.CLK
clk_der => pass_percentage[3]~reg0.CLK
clk_der => pass_percentage[4]~reg0.CLK
clk_der => pass_percentage[5]~reg0.CLK
clk_der => pass_percentage[6]~reg0.CLK
clk_der => pass_percentage[7]~reg0.CLK
clk_der => pass_percentage[8]~reg0.CLK
clk_der => pass_percentage[9]~reg0.CLK
clk_der => pass_percentage[10]~reg0.CLK
clk_der => pass_percentage[11]~reg0.CLK
clk_der => pass_percentage[12]~reg0.CLK
clk_der => pass_percentage[13]~reg0.CLK
clk_der => pass_percentage[14]~reg0.CLK
clk_der => pass_percentage[15]~reg0.CLK
clk_der => pass_percentage[16]~reg0.CLK
clk_der => pass_percentage[17]~reg0.CLK
clk_der => pass_percentage[18]~reg0.CLK
clk_der => pass_percentage[19]~reg0.CLK
clk_der => pass_percentage[20]~reg0.CLK
clk_der => pass_percentage[21]~reg0.CLK
clk_der => pass_percentage[22]~reg0.CLK
clk_der => pass_percentage[23]~reg0.CLK
clk_der => pass_percentage[24]~reg0.CLK
clk_der => pass_percentage[25]~reg0.CLK
clk_der => pass_percentage[26]~reg0.CLK
clk_der => pass_percentage[27]~reg0.CLK
clk_der => pass_percentage[28]~reg0.CLK
clk_der => pass_percentage[29]~reg0.CLK
clk_der => pass_percentage[30]~reg0.CLK
clk_der => pass_percentage[31]~reg0.CLK
clk_der => pass_percentage[32]~reg0.CLK
clk_der => pass_percentage[33]~reg0.CLK
clk_der => pass_percentage[34]~reg0.CLK
clk_der => pass_percentage[35]~reg0.CLK
clk_der => total_rx_counter[0].CLK
clk_der => total_rx_counter[1].CLK
clk_der => total_rx_counter[2].CLK
clk_der => total_rx_counter[3].CLK
clk_der => total_rx_counter[4].CLK
clk_der => total_rx_counter[5].CLK
clk_der => total_rx_counter[6].CLK
clk_der => total_rx_counter[7].CLK
clk_der => total_rx_counter[8].CLK
clk_der => total_rx_counter[9].CLK
clk_der => total_rx_counter[10].CLK
clk_der => total_rx_counter[11].CLK
clk_der => total_rx_counter[12].CLK
clk_der => total_rx_counter[13].CLK
clk_der => total_rx_counter[14].CLK
clk_der => total_rx_counter[15].CLK
clk_der => total_rx_counter[16].CLK
clk_der => total_rx_counter[17].CLK
clk_der => total_rx_counter[18].CLK
clk_der => total_rx_counter[19].CLK
clk_der => total_rx_counter[20].CLK
clk_der => total_rx_counter[21].CLK
clk_der => total_rx_counter[22].CLK
clk_der => total_rx_counter[23].CLK
clk_der => total_rx_counter[24].CLK
clk_der => total_rx_counter[25].CLK
clk_der => total_rx_counter[26].CLK
clk_der => total_rx_counter[27].CLK
clk_der => total_rx_counter[28].CLK
clk_der => total_rx_counter[29].CLK
clk_der => total_rx_counter[30].CLK
clk_der => total_rx_counter[31].CLK
clk_der => fail[0]~reg0.CLK
clk_der => fail[1]~reg0.CLK
clk_der => fail[2]~reg0.CLK
clk_der => fail[3]~reg0.CLK
clk_der => fail[4]~reg0.CLK
clk_der => fail[5]~reg0.CLK
clk_der => fail[6]~reg0.CLK
clk_der => fail[7]~reg0.CLK
clk_der => fail[8]~reg0.CLK
clk_der => fail[9]~reg0.CLK
clk_der => fail[10]~reg0.CLK
clk_der => fail[11]~reg0.CLK
clk_der => fail[12]~reg0.CLK
clk_der => fail[13]~reg0.CLK
clk_der => fail[14]~reg0.CLK
clk_der => fail[15]~reg0.CLK
clk_der => fail[16]~reg0.CLK
clk_der => fail[17]~reg0.CLK
clk_der => fail[18]~reg0.CLK
clk_der => fail[19]~reg0.CLK
clk_der => fail[20]~reg0.CLK
clk_der => fail[21]~reg0.CLK
clk_der => fail[22]~reg0.CLK
clk_der => fail[23]~reg0.CLK
clk_der => fail[24]~reg0.CLK
clk_der => fail[25]~reg0.CLK
clk_der => fail[26]~reg0.CLK
clk_der => fail[27]~reg0.CLK
clk_der => fail[28]~reg0.CLK
clk_der => fail[29]~reg0.CLK
clk_der => fail[30]~reg0.CLK
clk_der => fail[31]~reg0.CLK
clk_der => pass[0].CLK
clk_der => pass[1].CLK
clk_der => pass[2].CLK
clk_der => pass[3].CLK
clk_der => pass[4].CLK
clk_der => pass[5].CLK
clk_der => pass[6].CLK
clk_der => pass[7].CLK
clk_der => pass[8].CLK
clk_der => pass[9].CLK
clk_der => pass[10].CLK
clk_der => pass[11].CLK
clk_der => pass[12].CLK
clk_der => pass[13].CLK
clk_der => pass[14].CLK
clk_der => pass[15].CLK
clk_der => pass[16].CLK
clk_der => pass[17].CLK
clk_der => pass[18].CLK
clk_der => pass[19].CLK
clk_der => pass[20].CLK
clk_der => pass[21].CLK
clk_der => pass[22].CLK
clk_der => pass[23].CLK
clk_der => pass[24].CLK
clk_der => pass[25].CLK
clk_der => pass[26].CLK
clk_der => pass[27].CLK
clk_der => pass[28].CLK
clk_der => pass[29].CLK
clk_der => pass[30].CLK
clk_der => pass[31].CLK
clk_der => rx_bit_data_shift_reg[0]~reg0.CLK
clk_der => rx_bit_data_shift_reg[1]~reg0.CLK
clk_der => rx_bit_data_shift_reg[2]~reg0.CLK
clk_der => rx_bit_data_shift_reg[3]~reg0.CLK
clk_der => rx_bit_data_shift_reg[4]~reg0.CLK
clk_der => rx_bit_data_shift_reg[5]~reg0.CLK
clk_der => rx_bit_data_shift_reg[6]~reg0.CLK
clk_der => rx_bit_data_shift_reg[7]~reg0.CLK
clk_der => rx_started_flag~reg0.CLK


