
---------- Begin Simulation Statistics ----------
final_tick                               1259967333000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  65210                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702036                       # Number of bytes of host memory used
host_op_rate                                    65400                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 22030.88                       # Real time elapsed on the host
host_tick_rate                               57190974                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436625001                       # Number of instructions simulated
sim_ops                                    1440828773                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.259967                       # Number of seconds simulated
sim_ticks                                1259967333000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.340891                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              176962384                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           202611150                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13402473                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        272435139                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21609517                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       23080665                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1471148                       # Number of indirect misses.
system.cpu0.branchPred.lookups              345010470                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2187848                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100298                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8744208                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329546557                       # Number of branches committed
system.cpu0.commit.bw_lim_events             34924270                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309803                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       63400289                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316554081                       # Number of instructions committed
system.cpu0.commit.committedOps            1318657670                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2340828223                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.563330                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.306457                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1682557716     71.88%     71.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    407838075     17.42%     89.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     85563407      3.66%     92.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     88295657      3.77%     96.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     24943769      1.07%     97.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8788578      0.38%     98.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3723573      0.16%     98.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4193178      0.18%     98.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     34924270      1.49%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2340828223                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143539                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273925724                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171749                       # Number of loads committed
system.cpu0.commit.membars                    4203747                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203753      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742065589     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831786      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407272039     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151184622     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318657670                       # Class of committed instruction
system.cpu0.commit.refs                     558456685                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316554081                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318657670                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.909910                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.909910                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            419890379                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4710077                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           176174377                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1403685851                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               944353363                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                975406904                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8755952                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8110288                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5886066                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  345010470                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                248207148                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1405043083                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5010574                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          168                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1420247354                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            9                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26828436                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.137208                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         935835160                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         198571901                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.564823                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2354292664                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.604152                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.876849                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1337683423     56.82%     56.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               753676315     32.01%     88.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               156450473      6.65%     95.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                89792855      3.81%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7671186      0.33%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4709076      0.20%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  103684      0.00%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2101590      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2104062      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2354292664                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      160207108                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8860704                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               335885185                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.544203                       # Inst execution rate
system.cpu0.iew.exec_refs                   586164830                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 155844362                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              349604246                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            430580441                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106229                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3214331                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           157940693                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1381996154                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            430320468                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9001910                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1368397063                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1683001                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              7100224                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8755952                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             11154137                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       148078                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        19916178                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        32576                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        11866                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4788611                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     25408692                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4655757                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         11866                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       726540                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8134164                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                575683939                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1357213745                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.900401                       # average fanout of values written-back
system.cpu0.iew.wb_producers                518346128                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.539755                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1357284049                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1679060163                       # number of integer regfile reads
system.cpu0.int_regfile_writes              875174499                       # number of integer regfile writes
system.cpu0.ipc                              0.523585                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.523585                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205630      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            768897716     55.82%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11833037      0.86%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100432      0.15%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           434934005     31.58%     88.72% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          155428107     11.28%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1377398974                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     49                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 96                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           47                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                48                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2818145                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002046                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 520303     18.46%     18.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1921643     68.19%     86.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               376197     13.35%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1376011440                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5112062728                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1357213698                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1445346024                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1375686024                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1377398974                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310130                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       63338480                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           154068                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           327                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     25378802                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2354292664                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.585059                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.803257                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1349486772     57.32%     57.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          703140796     29.87%     87.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          250180163     10.63%     97.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           39465095      1.68%     99.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7068418      0.30%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3200515      0.14%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1199917      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             381086      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             169902      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2354292664                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.547783                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         17919163                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1728497                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           430580441                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          157940693                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1909                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2514499772                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     5435384                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              376398054                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845199820                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14738492                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               956272404                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              11717023                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                17922                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1711826515                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1394037323                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          904231721                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                967828695                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              17519916                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8755952                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             44871459                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                59031893                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1711826475                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        166100                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5907                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 31623160                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5892                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3687937641                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2777600541                       # The number of ROB writes
system.cpu0.timesIdled                       29810803                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1876                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.725247                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20248390                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            22318363                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2743248                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         30022787                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1039337                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1055896                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           16559                       # Number of indirect misses.
system.cpu1.branchPred.lookups               34491619                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48110                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100002                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1952254                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28120298                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3650148                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300697                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14695640                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120070920                       # Number of instructions committed
system.cpu1.commit.committedOps             122171103                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    441098734                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.276970                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.034218                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    390030633     88.42%     88.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     25586113      5.80%     94.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9255824      2.10%     96.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7403812      1.68%     98.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2011554      0.46%     98.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       680107      0.15%     98.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2149830      0.49%     99.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       330713      0.07%     99.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3650148      0.83%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    441098734                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1798123                       # Number of function calls committed.
system.cpu1.commit.int_insts                116608137                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30176780                       # Number of loads committed
system.cpu1.commit.membars                    4200127                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200127      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76671557     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32276782     26.42%     92.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9022493      7.39%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122171103                       # Class of committed instruction
system.cpu1.commit.refs                      41299287                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120070920                       # Number of Instructions Simulated
system.cpu1.committedOps                    122171103                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.703933                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.703933                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            348630341                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               869020                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19418598                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             143452202                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                23031803                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 65516638                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1953436                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1988959                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5061380                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   34491619                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 21148091                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    418681133                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               195368                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           21                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     148141230                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5488860                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.077556                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          22768012                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21287727                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.333100                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         444193598                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.338236                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.762029                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               348718891     78.51%     78.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                60457753     13.61%     92.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19374049      4.36%     96.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12101784      2.72%     99.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3037910      0.68%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  440923      0.10%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   61527      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     543      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     218      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           444193598                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         541062                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2044844                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30224406                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.297186                       # Inst execution rate
system.cpu1.iew.exec_refs                    45181665                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11481875                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              294611711                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34469535                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100687                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1929040                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11818424                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          136826162                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             33699790                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1989581                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            132168793                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1415360                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              5228601                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1953436                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              9164752                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        69960                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          855649                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        25566                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1536                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         9455                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4292755                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       695917                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1536                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       527336                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1517508                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 74661353                       # num instructions consuming a value
system.cpu1.iew.wb_count                    130696543                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.855692                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 63887118                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.293875                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     130746429                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               167772849                       # number of integer regfile reads
system.cpu1.int_regfile_writes               87938846                       # number of integer regfile writes
system.cpu1.ipc                              0.269983                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.269983                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200240      3.13%      3.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             84239348     62.79%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36254889     27.02%     92.95% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9463752      7.05%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             134158374                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2780313                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020724                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 556057     20.00%     20.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1824612     65.63%     85.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               399642     14.37%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             132738433                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         715440275                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    130696531                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        151482381                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 130525154                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                134158374                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6301008                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14655058                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           149642                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           311                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6091611                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    444193598                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.302027                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.786410                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          362674719     81.65%     81.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           50409372     11.35%     93.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           19448553      4.38%     97.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5783271      1.30%     98.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3703769      0.83%     99.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             922922      0.21%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             804897      0.18%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             325745      0.07%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             120350      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      444193598                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.301659                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13353244                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1197901                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34469535                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11818424                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    113                       # number of misc regfile reads
system.cpu1.numCycles                       444734660                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2075194139                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              319630498                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81692855                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14330589                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                26498022                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3551760                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                34051                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            179578384                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             141253235                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           95215393                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 65545727                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              11960038                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1953436                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             30544919                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                13522538                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       179578372                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         20996                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               628                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 29208431                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           623                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   574315030                       # The number of ROB reads
system.cpu1.rob.rob_writes                  276835063                       # The number of ROB writes
system.cpu1.timesIdled                           8969                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3399383                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                18034                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3548660                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              12699224                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6921717                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13756044                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2359127                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        80582                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     69817490                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4978117                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    139634954                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5058699                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1259967333000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4017106                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3748418                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3085784                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              332                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            261                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2904032                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2904026                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4017106                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           111                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     20677176                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               20677176                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    682851200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               682851200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              535                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6921842                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6921842    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6921842                       # Request fanout histogram
system.membus.respLayer1.occupancy        36675563844                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         30545820743                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1259967333000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1259967333000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1259967333000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1259967333000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1259967333000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1259967333000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1259967333000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1259967333000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1259967333000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1259967333000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 20                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       271769700                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   463778853.862257                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       133500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1131654000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1257249636000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2717697000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1259967333000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    211575844                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       211575844                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    211575844                       # number of overall hits
system.cpu0.icache.overall_hits::total      211575844                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36631303                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36631303                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36631303                       # number of overall misses
system.cpu0.icache.overall_misses::total     36631303                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 479877580497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 479877580497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 479877580497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 479877580497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    248207147                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    248207147                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    248207147                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    248207147                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.147584                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.147584                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.147584                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.147584                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13100.205049                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13100.205049                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13100.205049                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13100.205049                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2996                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          837                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               70                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    42.800000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets   119.571429                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34531471                       # number of writebacks
system.cpu0.icache.writebacks::total         34531471                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2099799                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2099799                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2099799                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2099799                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34531504                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34531504                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34531504                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34531504                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 425055794500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 425055794500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 425055794500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 425055794500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.139124                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.139124                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.139124                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.139124                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12309.217534                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12309.217534                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12309.217534                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12309.217534                       # average overall mshr miss latency
system.cpu0.icache.replacements              34531471                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    211575844                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      211575844                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36631303                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36631303                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 479877580497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 479877580497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    248207147                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    248207147                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.147584                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.147584                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13100.205049                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13100.205049                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2099799                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2099799                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34531504                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34531504                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 425055794500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 425055794500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.139124                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.139124                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12309.217534                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12309.217534                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1259967333000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999960                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          246107116                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34531471                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.127038                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999960                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        530945797                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       530945797                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1259967333000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    499712779                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       499712779                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    499712779                       # number of overall hits
system.cpu0.dcache.overall_hits::total      499712779                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     56603313                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      56603313                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     56603313                       # number of overall misses
system.cpu0.dcache.overall_misses::total     56603313                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1411120402019                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1411120402019                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1411120402019                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1411120402019                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    556316092                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    556316092                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    556316092                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    556316092                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.101747                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.101747                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.101747                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.101747                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24929.996624                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24929.996624                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24929.996624                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24929.996624                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      8128986                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       289529                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           174924                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3559                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.471530                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    81.351222                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32608467                       # number of writebacks
system.cpu0.dcache.writebacks::total         32608467                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     24905705                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     24905705                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     24905705                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     24905705                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31697608                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31697608                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31697608                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31697608                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 552037599820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 552037599820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 552037599820                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 552037599820                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056978                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056978                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056978                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056978                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17415.749473                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17415.749473                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17415.749473                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17415.749473                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32608467                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    364390185                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      364390185                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     40745145                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     40745145                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 889629961000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 889629961000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    405135330                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    405135330                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.100572                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.100572                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 21834.011414                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21834.011414                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     15123853                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     15123853                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     25621292                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     25621292                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 392385163000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 392385163000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.063241                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.063241                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15314.807817                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15314.807817                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    135322594                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     135322594                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     15858168                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     15858168                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 521490441019                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 521490441019                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151180762                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151180762                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.104895                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.104895                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 32884.658620                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32884.658620                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      9781852                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      9781852                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      6076316                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      6076316                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 159652436820                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 159652436820                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040192                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040192                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26274.544777                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26274.544777                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2204                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2204                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1755                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1755                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10972500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10972500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3959                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3959                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.443294                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.443294                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6252.136752                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6252.136752                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1735                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1735                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           20                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           20                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       637500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       637500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005052                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005052                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        31875                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        31875                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3719                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3719                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          148                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          148                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       746500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       746500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3867                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3867                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.038273                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.038273                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5043.918919                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5043.918919                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          148                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          148                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       598500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       598500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.038273                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.038273                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4043.918919                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4043.918919                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188587                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188587                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       911711                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       911711                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92269703000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92269703000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100298                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100298                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434086                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434086                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101204.990397                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101204.990397                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       911711                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       911711                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91357992000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91357992000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434086                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434086                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100204.990397                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100204.990397                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1259967333000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999438                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          533516024                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32609088                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.360961                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999438                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999982                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1149457552                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1149457552                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1259967333000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34443650                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            30022995                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5481                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              873502                       # number of demand (read+write) hits
system.l2.demand_hits::total                 65345628                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34443650                       # number of overall hits
system.l2.overall_hits::.cpu0.data           30022995                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5481                       # number of overall hits
system.l2.overall_hits::.cpu1.data             873502                       # number of overall hits
system.l2.overall_hits::total                65345628                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             87850                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2585032                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4329                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1793205                       # number of demand (read+write) misses
system.l2.demand_misses::total                4470416                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            87850                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2585032                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4329                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1793205                       # number of overall misses
system.l2.overall_misses::total               4470416                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7619556000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 263387314465                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    390341500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 190222297962                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     461619509927                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7619556000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 263387314465                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    390341500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 190222297962                       # number of overall miss cycles
system.l2.overall_miss_latency::total    461619509927                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34531500                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32608027                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            9810                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2666707                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             69816044                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34531500                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32608027                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           9810                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2666707                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            69816044                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002544                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.079276                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.441284                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.672442                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.064031                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002544                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.079276                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.441284                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.672442                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.064031                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86733.705179                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 101889.382594                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90168.976669                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 106079.504553                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103260.973906                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86733.705179                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 101889.382594                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90168.976669                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 106079.504553                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103260.973906                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              44794                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       354                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     126.536723                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1032807                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3748418                       # number of writebacks
system.l2.writebacks::total                   3748418                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             37                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          98558                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          59895                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              158504                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            37                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         98558                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         59895                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             158504                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        87813                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2486474                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4315                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1733310                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4311912                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        87813                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2486474                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4315                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1733310                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2616603                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6928515                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6738757501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 230502903471                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    346369500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 167507894971                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 405095925443                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6738757501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 230502903471                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    346369500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 167507894971                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 239431269026                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 644527194469                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002543                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.076253                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.439857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.649981                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.061761                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002543                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.076253                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.439857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.649981                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.099240                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76739.861991                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92702.720186                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80271.031286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 96640.471105                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93948.096678                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76739.861991                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92702.720186                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80271.031286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 96640.471105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 91504.622224                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93025.301160                       # average overall mshr miss latency
system.l2.replacements                       11874927                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8994901                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8994901                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8994901                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8994901                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     60563640                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         60563640                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     60563640                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     60563640                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2616603                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2616603                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 239431269026                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 239431269026                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 91504.622224                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 91504.622224                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              20                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   34                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 39                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       243000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       272500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           40                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               73                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.650000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.393939                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.534247                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  9346.153846                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2269.230769                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6987.179487                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            39                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       524500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       246500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       771000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.650000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.393939                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.534247                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20173.076923                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 18961.538462                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19769.230769                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.818182                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.733333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           22                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        79500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       358000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       437500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.818182                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.733333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19875                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19888.888889                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19886.363636                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          5243541                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           323111                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               5566652                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1752983                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1271254                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3024237                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 180700242482                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 135596362474                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  316296604956                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6996524                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1594365                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8590889                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.250551                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.797342                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.352028                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 103081.571517                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 106663.469672                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104587.241329                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        77024                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        45137                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           122161                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1675959                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1226117                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2902076                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 157092378486                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 118875740481                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 275968118967                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.239542                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.769032                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.337809                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 93732.829076                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 96953.015480                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95093.346614                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34443650                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5481                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34449131                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        87850                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4329                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            92179                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7619556000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    390341500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8009897500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34531500                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         9810                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34541310                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002544                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.441284                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002669                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86733.705179                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90168.976669                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86895.035746                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           37                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           14                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            51                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        87813                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4315                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        92128                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6738757501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    346369500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7085127001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002543                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.439857                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76739.861991                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80271.031286                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76905.251400                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     24779454                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       550391                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          25329845                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       832049                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       521951                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1354000                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  82687071983                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  54625935488                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 137313007471                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     25611503                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1072342                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26683845                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.032487                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.486739                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.050742                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 99377.647209                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 104657.210137                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101412.856330                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        21534                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        14758                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        36292                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       810515                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       507193                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1317708                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  73410524985                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  48632154490                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 122042679475                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.031647                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.472977                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.049382                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 90572.691418                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 95884.908684                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92617.392833                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           48                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           35                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                83                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          101                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           43                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             144                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      1336000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       721000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      2057000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          149                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           78                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           227                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.677852                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.551282                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.634361                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 13227.722772                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 16767.441860                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 14284.722222                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           22                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           11                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           33                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           79                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           32                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          111                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1541999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       640498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2182497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.530201                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.410256                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.488987                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19518.974684                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20015.562500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19662.135135                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1259967333000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1259967333000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999928                       # Cycle average of tags in use
system.l2.tags.total_refs                   141825282                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  11875043                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.943138                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.840476                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.077979                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.315397                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.010806                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.393321                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.361950                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.481882                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.063718                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.176803                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000169                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.037396                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.240030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1126874427                       # Number of tag accesses
system.l2.tags.data_accesses               1126874427                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1259967333000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5619968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     159207104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        276160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     110985472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    166863744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          442952448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5619968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       276160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5896128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    239898752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       239898752                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          87812                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2487611                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4315                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1734148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2607246                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6921132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3748418                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3748418                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4460408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        126358120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           219180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         88085992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    132434976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             351558676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4460408                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       219180                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4679588                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      190400771                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            190400771                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      190400771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4460408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       126358120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          219180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        88085992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    132434976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            541959448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3712613.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     87811.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2439131.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4315.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1727731.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2606948.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005590172250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       227165                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       227165                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14949757                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3497610                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6921132                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3748418                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6921132                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3748418                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  55196                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 35805                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            396796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            395848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            429396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            717511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            416586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            436637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            400252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            393179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            466684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            393457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           406998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           400677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           416986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           394942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           393486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           406501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            231160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            227178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            228405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            231182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            231988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            230337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            228339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            245243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            230773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           233862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           231966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           233216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           232320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           231773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           232803                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.98                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 254180993434                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                34329680000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            382917293434                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     37020.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                55770.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3808308                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1715209                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 55.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.20                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6921132                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3748418                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2549819                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1642795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  694391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  553812                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  453465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  241807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  178915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  136825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  107144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   86081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  67167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  56483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  38629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  22972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  14336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   9967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   6358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   3939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  24513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  28484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  81681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 156139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 198285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 217437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 227404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 233065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 240238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 246324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 254403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 264466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 255886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 252917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 249503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 242377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 239662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 241302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  18766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5054990                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    133.931615                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    90.321051                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   191.536266                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3809070     75.35%     75.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       628388     12.43%     87.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       222866      4.41%     92.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       147657      2.92%     95.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        42869      0.85%     95.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        21629      0.43%     96.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        16919      0.33%     96.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        14963      0.30%     97.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       150629      2.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5054990                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       227165                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.223648                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.975509                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    299.576203                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       227160    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        227165                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       227165                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.343107                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.320084                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.912452                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           193762     85.30%     85.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4422      1.95%     87.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18809      8.28%     95.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6791      2.99%     98.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2207      0.97%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              703      0.31%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              275      0.12%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              106      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               48      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               21      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               14      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        227165                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              439419904                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3532544                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               237605248                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               442952448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            239898752                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       348.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       188.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    351.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    190.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1259967224000                       # Total gap between requests
system.mem_ctrls.avgGap                     118090.01                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5619904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    156104384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       276160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    110574784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    166844672                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    237605248                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4460356.909904107451                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 123895580.394384711981                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 219180.285684438451                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 87760040.362887725234                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 132419839.491187810898                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 188580482.824311435223                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        87812                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2487611                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4315                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1734148                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2607246                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3748418                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3092670864                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 127473436673                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    165266521                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  95334024639                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 156851894737                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 30141027472349                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35219.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     51243.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38300.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54974.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     60159.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8040999.56                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    52.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          17937343620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           9533905260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         23417279340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9771610320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     99460430160.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     233829169980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     286918681440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       680868420120                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        540.385772                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 743288750716                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  42072940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 474605642284                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          18155363520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           9649781790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         25605503700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9608067720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     99460430160.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     338594182170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     198695513280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       699768842340                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        555.386496                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 512754559828                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  42072940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 705139833172                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                179                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           90                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean     11525047850                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   59111016513.029404                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           86     95.56%     95.56% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.11%     96.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.11%     97.78% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.11%     98.89% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.11%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        12500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 494205616500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             90                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   222713026500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1037254306500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1259967333000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     21137011                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        21137011                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     21137011                       # number of overall hits
system.cpu1.icache.overall_hits::total       21137011                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11080                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11080                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11080                       # number of overall misses
system.cpu1.icache.overall_misses::total        11080                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    547877499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    547877499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    547877499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    547877499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     21148091                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21148091                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     21148091                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21148091                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000524                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000524                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000524                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000524                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 49447.427708                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 49447.427708                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 49447.427708                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 49447.427708                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          119                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          119                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         9778                       # number of writebacks
system.cpu1.icache.writebacks::total             9778                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1270                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1270                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1270                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1270                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         9810                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         9810                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         9810                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         9810                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    466500500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    466500500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    466500500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    466500500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000464                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000464                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000464                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000464                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 47553.567788                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 47553.567788                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 47553.567788                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 47553.567788                       # average overall mshr miss latency
system.cpu1.icache.replacements                  9778                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     21137011                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       21137011                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11080                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11080                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    547877499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    547877499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     21148091                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21148091                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000524                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000524                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 49447.427708                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 49447.427708                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1270                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1270                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         9810                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         9810                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    466500500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    466500500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000464                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000464                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 47553.567788                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 47553.567788                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1259967333000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.991189                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20959478                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             9778                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2143.534261                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        345756000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.991189                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999725                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999725                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         42305992                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        42305992                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1259967333000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32804769                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32804769                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32804769                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32804769                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8784530                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8784530                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8784530                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8784530                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 588339556072                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 588339556072                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 588339556072                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 588339556072                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41589299                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41589299                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41589299                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41589299                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.211221                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.211221                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.211221                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.211221                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 66974.505872                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 66974.505872                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 66974.505872                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 66974.505872                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4686538                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       246041                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            78921                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3432                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    59.382648                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    71.690268                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2666499                       # number of writebacks
system.cpu1.dcache.writebacks::total          2666499                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6890173                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6890173                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6890173                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6890173                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1894357                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1894357                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1894357                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1894357                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 130844168152                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 130844168152                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 130844168152                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 130844168152                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.045549                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.045549                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.045549                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.045549                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 69070.491017                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 69070.491017                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 69070.491017                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 69070.491017                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2666499                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27560693                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27560693                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5006556                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5006556                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 326850198000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 326850198000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32567249                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32567249                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.153730                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.153730                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 65284.438644                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 65284.438644                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3933973                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3933973                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1072583                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1072583                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  62826350500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  62826350500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032934                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032934                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 58574.814723                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 58574.814723                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5244076                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5244076                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3777974                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3777974                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 261489358072                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 261489358072                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9022050                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9022050                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.418749                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.418749                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 69214.176189                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 69214.176189                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2956200                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2956200                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       821774                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       821774                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  68017817652                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  68017817652                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.091085                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.091085                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 82769.493379                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 82769.493379                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          324                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          324                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          163                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          163                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7188500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7188500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          487                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          487                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.334702                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.334702                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 44101.226994                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 44101.226994                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          112                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          112                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           51                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           51                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3571000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3571000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.104723                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.104723                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 70019.607843                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70019.607843                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          327                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          327                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          123                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          123                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1036000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1036000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.273333                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.273333                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8422.764228                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8422.764228                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          122                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          122                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       915000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       915000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.271111                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.271111                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data         7500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         7500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326840                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326840                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773162                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773162                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  74871201000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  74871201000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100002                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100002                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368172                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368172                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 96837.662741                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 96837.662741                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773162                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773162                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  74098039000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  74098039000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368172                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368172                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 95837.662741                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 95837.662741                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1259967333000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.752525                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36798321                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2667401                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.795571                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        345767500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.752525                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.898516                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.898516                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         90047906                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        90047906                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1259967333000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          61225924                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12743319                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     60821314                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8126509                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4510840                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             363                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           269                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            632                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8591711                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8591711                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34541314                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26684611                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          227                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          227                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    103594474                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     97826178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        29398                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8001034                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             209451084                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4420030080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4173855616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1253632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    341325184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8936464512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        16387889                       # Total snoops (count)
system.tol2bus.snoopTraffic                 240000704                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         86204406                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.087001                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.285155                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               78785490     91.39%     91.39% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7338065      8.51%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  80731      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    120      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           86204406                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139633798786                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48917778857                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       51839196448                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4003731427                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          14731467                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3132364312500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  73977                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703760                       # Number of bytes of host memory used
host_op_rate                                    74091                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 36880.37                       # Real time elapsed on the host
host_tick_rate                               50769479                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2728315381                       # Number of instructions simulated
sim_ops                                    2732521565                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.872397                       # Number of seconds simulated
sim_ticks                                1872396979500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.556252                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              330573054                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           335415611                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         28856281                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        451729830                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             13602                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         108926                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           95324                       # Number of indirect misses.
system.cpu0.branchPred.lookups              471267169                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1828                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1249                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         28853576                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 198884299                       # Number of branches committed
system.cpu0.commit.bw_lim_events             41286367                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           4566                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      711032738                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           842735050                       # Number of instructions committed
system.cpu0.commit.committedOps             842736070                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3546732326                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.237609                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.133854                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3301990462     93.10%     93.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     80647015      2.27%     95.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     68398273      1.93%     97.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     14579612      0.41%     97.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4144758      0.12%     97.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      6911778      0.19%     98.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1293612      0.04%     98.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     27480449      0.77%     98.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     41286367      1.16%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3546732326                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               15312                       # Number of function calls committed.
system.cpu0.commit.int_insts                829100339                       # Number of committed integer instructions.
system.cpu0.commit.loads                    230588161                       # Number of loads committed
system.cpu0.commit.membars                       1568                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1619      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       602837910     71.53%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           1199      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             366      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      230589354     27.36%     98.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       9305307      1.10%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        842736070                       # Class of committed instruction
system.cpu0.commit.refs                     239894755                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  842735050                       # Number of Instructions Simulated
system.cpu0.committedOps                    842736070                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.343543                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.343543                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           2598124260                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2787                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           272702673                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1703635483                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               257997336                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                715380268                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              28854884                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 6020                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             58024547                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  471267169                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                362065277                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   3257005298                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              9442821                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles            3                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2027126642                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               57715178                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.128745                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         372518404                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         330586656                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.553791                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3658381295                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.554105                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.904913                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2340366925     63.97%     63.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               824810992     22.55%     86.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               360564081      9.86%     96.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                74490026      2.04%     98.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                45521562      1.24%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  137469      0.00%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                12487666      0.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     527      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2047      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3658381295                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      310                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     213                       # number of floating regfile writes
system.cpu0.idleCycles                        2074250                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            31392675                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               270313546                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.416942                       # Inst execution rate
system.cpu0.iew.exec_refs                   655863208                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  10541960                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              924179446                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            419120863                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              3229                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         22228635                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            19220329                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1546245709                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            645321248                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         28048344                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1526196326                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               5698061                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1047671202                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              28854884                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1057849407                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     34969370                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          153270                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         2876                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          960                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           50                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    188532702                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9913735                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           960                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect     12492229                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      18900446                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                952862033                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1164554994                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.742345                       # average fanout of values written-back
system.cpu0.iew.wb_producers                707352506                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.318145                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1170885914                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1910411624                       # number of integer regfile reads
system.cpu0.int_regfile_writes              890040284                       # number of integer regfile writes
system.cpu0.ipc                              0.230227                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.230227                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             2065      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            880912619     56.68%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               11081      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  400      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                52      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           661683114     42.57%     99.25% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           11635070      0.75%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1554244669                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    320                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                640                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          319                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               341                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   65937085                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.042424                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                4022257      6.10%      6.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      6.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      6.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      6.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      6.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      6.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      6.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      6.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      6.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      6.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      6.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      6.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      6.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      6.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      6.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      6.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      6.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      6.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      6.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      6.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      6.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      6.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      6.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      6.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      6.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      6.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      6.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      6.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      6.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      6.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      6.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      6.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      6.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      6.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      6.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      6.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      6.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      6.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      6.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      6.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      6.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      6.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      6.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              61912465     93.90%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 2363      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1620179369                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        6846697536                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1164554675                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2249755904                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1546240789                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1554244669                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               4920                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      703509642                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         13890457                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           354                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    522753250                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3658381295                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.424845                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.051536                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2896027147     79.16%     79.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          388616083     10.62%     89.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          180277319      4.93%     94.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           60506434      1.65%     96.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           74551588      2.04%     98.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           37356881      1.02%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           12281469      0.34%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            5239917      0.14%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            3524457      0.10%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3658381295                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.424604                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         38725931                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         8854380                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           419120863                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           19220329                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    770                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      3660455545                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    84338415                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2090451208                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            634554111                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              65942260                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               296853472                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             468318041                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              5938388                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2203463620                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1633059443                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1237101151                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                718676405                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               5763808                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              28854884                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            523419633                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               602547048                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              320                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2203463300                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        125693                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1985                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                293232822                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1972                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5059209606                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3219370320                       # The number of ROB writes
system.cpu0.timesIdled                          23769                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  446                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.917429                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              152644906                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           152771050                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         16004512                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        204414589                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             28893                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          70127                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           41234                       # Number of indirect misses.
system.cpu1.branchPred.lookups              223997391                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          581                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           816                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         16003671                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 108386451                       # Number of branches committed
system.cpu1.commit.bw_lim_events             28709143                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           4642                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      316615228                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           448955330                       # Number of instructions committed
system.cpu1.commit.committedOps             448956722                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1392628403                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.322381                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.313058                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1258169347     90.34%     90.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     50513251      3.63%     93.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     32441578      2.33%     96.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9300204      0.67%     96.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1854986      0.13%     97.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      6129640      0.44%     97.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       653363      0.05%     97.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      4856891      0.35%     97.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     28709143      2.06%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1392628403                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                7490                       # Number of function calls committed.
system.cpu1.commit.int_insts                435322739                       # Number of committed integer instructions.
system.cpu1.commit.loads                    109600800                       # Number of loads committed
system.cpu1.commit.membars                       2012                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         2012      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       331611533     73.86%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            144      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             288      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      109601616     24.41%     98.28% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       7741129      1.72%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        448956722                       # Class of committed instruction
system.cpu1.commit.refs                     117342745                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  448955330                       # Number of Instructions Simulated
system.cpu1.committedOps                    448956722                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.218155                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.218155                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            870223324                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  905                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           129640669                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             844194244                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               146073825                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                390354948                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              16006597                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1695                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             21772265                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  223997391                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                173434591                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1250137558                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              6209068                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     972651230                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               32014876                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.155036                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         178285963                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         152673799                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.673205                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1444430959                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.673385                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.002586                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               843785750     58.42%     58.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               354305157     24.53%     82.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               160975594     11.14%     94.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                64515797      4.47%     98.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11048005      0.76%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  143918      0.01%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 9655763      0.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     151      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     824      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1444430959                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         376835                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            17582991                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               144633152                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.459352                       # Inst execution rate
system.cpu1.iew.exec_refs                   192597509                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   8765570                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              435518646                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            190862774                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              3075                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         15578838                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            13680579                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          762519535                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            183831939                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         16542583                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            663674696                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2439729                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            209992942                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              16006597                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            214520174                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      4308487                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           87155                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5506                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2585                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     81261974                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      5938634                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2585                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      7867341                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9715650                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                454373367                       # num instructions consuming a value
system.cpu1.iew.wb_count                    613522588                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.787641                       # average fanout of values written-back
system.cpu1.iew.wb_producers                357882941                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.424640                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     617418025                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               866208331                       # number of integer regfile reads
system.cpu1.int_regfile_writes              464028786                       # number of integer regfile writes
system.cpu1.ipc                              0.310737                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.310737                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             2382      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            477699080     70.23%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                4793      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  288      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           193573067     28.46%     98.69% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8937669      1.31%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             680217279                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    7804602                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.011474                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1805449     23.13%     23.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     23.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     23.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     23.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     23.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     23.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     23.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     23.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     23.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     23.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     23.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     23.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     23.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     23.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     23.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     23.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     23.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     23.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     23.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     23.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     23.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     23.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     23.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     23.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     23.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     23.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     23.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     23.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     23.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     23.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     23.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     23.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     23.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     23.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     23.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     23.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     23.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     23.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     23.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     23.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     23.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     23.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     23.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               5998825     76.86%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  328      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             688019499                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        2815293143                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    613522588                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1076084910                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 762514237                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                680217279                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               5298                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      313562813                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          2623024                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           656                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    198131814                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1444430959                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.470924                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.008072                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1071245208     74.16%     74.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          196665218     13.62%     87.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          111663014      7.73%     95.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           28959078      2.00%     97.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           19880070      1.38%     98.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            7777539      0.54%     99.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            4539514      0.31%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1906804      0.13%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            1794514      0.12%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1444430959                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.470801                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         20667555                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         6860854                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           190862774                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           13680579                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    370                       # number of misc regfile reads
system.cpu1.numCycles                      1444807794                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2299870187                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              700157640                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            332832463                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              26511733                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               162899802                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             144420639                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              2727848                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1087920652                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             810754153                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          610813254                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                388725321                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5777928                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              16006597                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            176522856                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               277980791                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups      1087920652                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        118743                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              3159                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 88524648                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          3156                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  2129490131                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1583006093                       # The number of ROB writes
system.cpu1.timesIdled                           4376                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         24452709                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                50374                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            26290417                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage             212224663                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     79645615                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     158523381                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1214474                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       663759                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     67946039                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     43776999                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    135892385                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       44440758                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1872396979500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           79439929                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5019740                       # Transaction distribution
system.membus.trans_dist::CleanEvict         73858574                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1645                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            841                       # Transaction distribution
system.membus.trans_dist::ReadExReq            202650                       # Transaction distribution
system.membus.trans_dist::ReadExResp           202643                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      79439931                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    238165953                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              238165953                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   5418387968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              5418387968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2162                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          79645067                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                79645067    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            79645067                       # Request fanout histogram
system.membus.respLayer1.occupancy       427414152966                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             22.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        200604585621                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              10.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1872396979500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1872396979500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1872396979500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1872396979500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1872396979500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1872396979500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1872396979500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1872396979500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1872396979500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1872396979500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 96                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           48                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    878525656.250000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1246968360.088627                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           48    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        25500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2650581000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             48                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1830227748000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  42169231500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1872396979500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    362041521                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       362041521                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    362041521                       # number of overall hits
system.cpu0.icache.overall_hits::total      362041521                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        23756                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         23756                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        23756                       # number of overall misses
system.cpu0.icache.overall_misses::total        23756                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1681811000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1681811000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1681811000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1681811000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    362065277                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    362065277                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    362065277                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    362065277                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000066                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000066                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000066                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000066                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 70795.209631                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 70795.209631                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 70795.209631                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 70795.209631                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2417                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               36                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    67.138889                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        21415                       # number of writebacks
system.cpu0.icache.writebacks::total            21415                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         2340                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         2340                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         2340                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         2340                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        21416                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        21416                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        21416                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        21416                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1514103000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1514103000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1514103000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1514103000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000059                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000059                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000059                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000059                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 70699.617109                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 70699.617109                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 70699.617109                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 70699.617109                       # average overall mshr miss latency
system.cpu0.icache.replacements                 21415                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    362041521                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      362041521                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        23756                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        23756                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1681811000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1681811000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    362065277                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    362065277                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000066                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000066                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 70795.209631                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 70795.209631                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         2340                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         2340                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        21416                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        21416                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1514103000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1514103000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000059                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000059                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 70699.617109                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 70699.617109                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1872396979500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          362063167                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            21447                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         16881.762811                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        724151969                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       724151969                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1872396979500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    227203496                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       227203496                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    227203496                       # number of overall hits
system.cpu0.dcache.overall_hits::total      227203496                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     98050853                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      98050853                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     98050853                       # number of overall misses
system.cpu0.dcache.overall_misses::total     98050853                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 7818691634572                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 7818691634572                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 7818691634572                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 7818691634572                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    325254349                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    325254349                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    325254349                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    325254349                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.301459                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.301459                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.301459                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.301459                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 79741.189346                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 79741.189346                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 79741.189346                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 79741.189346                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   1868065352                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       814125                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         35889335                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          12793                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    52.050710                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    63.638318                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     53457359                       # number of writebacks
system.cpu0.dcache.writebacks::total         53457359                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     44590937                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     44590937                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     44590937                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     44590937                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     53459916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     53459916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     53459916                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     53459916                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 5144217267816                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 5144217267816                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 5144217267816                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 5144217267816                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.164363                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.164363                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.164363                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.164363                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 96225.689315                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 96225.689315                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 96225.689315                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 96225.689315                       # average overall mshr miss latency
system.cpu0.dcache.replacements              53457359                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    220140150                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      220140150                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     95810106                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     95810106                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 7668710561500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 7668710561500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    315950256                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    315950256                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.303244                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.303244                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 80040.727243                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 80040.727243                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     42586138                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     42586138                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     53223968                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     53223968                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 5129911512500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 5129911512500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.168457                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.168457                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 96383.484833                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 96383.484833                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      7063346                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7063346                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2240747                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2240747                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 149981073072                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 149981073072                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      9304093                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      9304093                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.240835                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.240835                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 66933.515061                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 66933.515061                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2004799                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2004799                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       235948                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       235948                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  14305755316                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  14305755316                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.025360                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025360                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 60630.966637                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 60630.966637                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1243                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1243                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          196                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          196                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9296500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9296500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1439                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1439                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.136206                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.136206                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 47431.122449                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 47431.122449                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          170                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          170                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           26                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           26                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       217000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       217000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.018068                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.018068                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  8346.153846                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8346.153846                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          802                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          802                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          444                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          444                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2043000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2043000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1246                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1246                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.356340                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.356340                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4601.351351                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4601.351351                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          444                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          444                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1599000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1599000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.356340                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.356340                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3601.351351                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3601.351351                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1073                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1073                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          176                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          176                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       733500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       733500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1249                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1249                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.140913                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.140913                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4167.613636                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4167.613636                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          174                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          174                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       557500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       557500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.139311                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.139311                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3204.022989                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3204.022989                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1872396979500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999481                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          280669667                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         53458656                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.250219                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999481                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999984                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        703975190                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       703975190                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1872396979500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                3427                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             5238528                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1392                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             2260307                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7503654                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               3427                       # number of overall hits
system.l2.overall_hits::.cpu0.data            5238528                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1392                       # number of overall hits
system.l2.overall_hits::.cpu1.data            2260307                       # number of overall hits
system.l2.overall_hits::total                 7503654                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             17989                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          48218087                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3663                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          12198215                       # number of demand (read+write) misses
system.l2.demand_misses::total               60437954                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            17989                       # number of overall misses
system.l2.overall_misses::.cpu0.data         48218087                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3663                       # number of overall misses
system.l2.overall_misses::.cpu1.data         12198215                       # number of overall misses
system.l2.overall_misses::total              60437954                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1441844500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 4983495823984                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    319323500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1293313542939                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     6278570534923                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1441844500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 4983495823984                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    319323500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1293313542939                       # number of overall miss cycles
system.l2.overall_miss_latency::total    6278570534923                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           21416                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        53456615                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5055                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        14458522                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             67941608                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          21416                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       53456615                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5055                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       14458522                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            67941608                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.839979                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.902004                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.724629                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.843670                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.889557                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.839979                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.902004                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.724629                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.843670                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.889557                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80151.453666                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103353.246345                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87175.402675                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 106024.819446                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103884.564572                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80151.453666                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103353.246345                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87175.402675                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 106024.819446                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103884.564572                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              38653                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      1148                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      33.669861                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  15903969                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5019740                       # number of writebacks
system.l2.writebacks::total                   5019740                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             81                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         196581                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             33                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         159649                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              356344                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            81                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        196581                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            33                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        159649                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             356344                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        17908                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     48021506                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3630                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     12038566                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          60081610                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        17908                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     48021506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3630                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     12038566                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     19632686                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         79714296                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1258624000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 4493133790485                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    280969500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1164028450442                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 5658701834427                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1258624000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 4493133790485                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    280969500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1164028450442                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1649900764939                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 7308602599366                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.836197                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.898327                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.718101                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.832628                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.884312                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.836197                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.898327                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.718101                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.832628                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.173277                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70282.778646                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 93565.032935                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77402.066116                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 96691.620118                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94183.591858                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70282.778646                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 93565.032935                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77402.066116                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 96691.620118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 84038.463455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91684.967015                       # average overall mshr miss latency
system.l2.replacements                      123218389                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5163570                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5163570                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5163570                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5163570                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     61570263                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         61570263                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     61570263                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     61570263                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     19632686                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       19632686                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1649900764939                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1649900764939                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 84038.463455                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 84038.463455                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             478                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             104                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  582                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           196                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            98                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                294                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      5465000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      2733000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      8198000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          674                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          202                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              876                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.290801                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.485149                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.335616                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 27882.653061                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 27887.755102                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 27884.353741                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data          196                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           98                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           294                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      3959500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1961500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      5921000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.290801                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.485149                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.335616                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20201.530612                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20015.306122                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20139.455782                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           28                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               37                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             42                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.900000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.875000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.880952                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           28                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           37                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       175500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       562000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       737500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.900000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.875000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.880952                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20071.428571                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19932.432432                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            99779                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            84688                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                184467                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         134951                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         131306                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              266257                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  12734635000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  12481859000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   25216494000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       234730                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       215994                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            450724                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.574920                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.607915                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.590732                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94364.880586                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 95059.319452                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94707.346661                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        31816                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        31798                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            63614                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       103135                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        99508                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         202643                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  10054265500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   9832310500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19886576000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.439377                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.460698                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.449594                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 97486.454647                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98809.246493                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98136.012594                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          3427                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1392                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4819                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        17989                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3663                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            21652                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1441844500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    319323500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1761168000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        21416                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5055                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          26471                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.839979                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.724629                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.817952                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80151.453666                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87175.402675                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81339.737669                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           81                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           33                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           114                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        17908                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3630                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        21538                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1258624000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    280969500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1539593500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.836197                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.718101                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.813645                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70282.778646                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77402.066116                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71482.658557                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      5138749                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      2175619                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7314368                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     48083136                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     12066909                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        60150045                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 4970761188984                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1280831683939                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 6251592872923                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     53221885                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     14242528                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      67464413                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.903447                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.847245                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.891582                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 103378.473255                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 106144.140470                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103933.303340                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       164765                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       127851                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       292616                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     47918371                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     11939058                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     59857429                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 4483079524985                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1154196139942                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 5637275664927                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.900351                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.838268                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.887244                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 93556.592835                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96673.970421                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94178.379511                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1872396979500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1872396979500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   153881075                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 123218453                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.248848                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.129356                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.016454                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       27.468281                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.002839                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        5.692016                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    10.691054                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.314521                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.429192                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.088938                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.167048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1200630013                       # Number of tag accesses
system.l2.tags.data_accesses               1200630013                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1872396979500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1146112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3073417984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        232320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     770486784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1251841472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         5097124672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1146112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       232320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1378432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    321263360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       321263360                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          17908                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       48022156                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3630                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       12038856                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     19560023                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            79642573                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5019740                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5019740                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           612110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1641435026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           124076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        411497558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    668576955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2722245724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       612110                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       124076                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           736186                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      171578657                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            171578657                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      171578657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          612110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1641435026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          124076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       411497558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    668576955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2893824382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5015733.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     17909.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  47984533.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3630.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  12017391.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  19554238.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.083738935250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       307795                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       307795                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           132222555                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4723104                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    79642574                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5019740                       # Number of write requests accepted
system.mem_ctrls.readBursts                  79642574                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5019740                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  64873                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4007                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           4697050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           4686019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           4463672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           4560900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           6414853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           5946883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           4973138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           4772550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           5273213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           4704535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          5006456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          4855536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          4765016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          4809826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          4783052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          4865002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            317629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            306480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            286135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            293908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            320931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            326736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            307941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            310926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            313245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            312435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           327544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           318748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           316592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           315237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           318797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           322448                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.21                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 2702092070940                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               397888505000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            4194173964690                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33955.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52705.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 32548053                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2240387                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 40.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                44.67                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              79642574                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5019740                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                13962842                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                16701972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                14883126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                11208561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 7594744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 5652933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 3780753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2358096                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1427635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  891054                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 508471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 290842                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 162575                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  84190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  40580                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  18781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   7776                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  22003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  29937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 168261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 251437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 292089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 313006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 325040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 331812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 334519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 335929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 337347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 344190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 330463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 326099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 320738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 315885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 313438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 313446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     49804996                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    108.703556                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    85.399850                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   116.349196                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     37582808     75.46%     75.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      7409169     14.88%     90.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      2654420      5.33%     95.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1157317      2.32%     97.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       495551      0.99%     98.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       162704      0.33%     99.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        87160      0.18%     99.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        48839      0.10%     99.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       207028      0.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     49804996                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       307795                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     258.541533                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     63.250782                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  11407.735223                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-65535       307676     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-131071           71      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-196607           16      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.04858e+06-1.11411e+06           32      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        307795                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       307795                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.295690                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.269963                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.009672                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           271219     88.12%     88.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7245      2.35%     90.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            17716      5.76%     96.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6581      2.14%     98.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2346      0.76%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1101      0.36%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              582      0.19%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              313      0.10%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              200      0.06%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               94      0.03%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               61      0.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               46      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               34      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               43      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               52      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               42      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32               26      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33               27      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34               26      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35               31      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        307795                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             5092972864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4151872                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               321006848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              5097124736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            321263360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2720.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       171.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2722.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    171.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1872397065000                       # Total gap between requests
system.mem_ctrls.avgGap                      22116.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1146176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3071010112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       232320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    769113024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1251471232                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    321006848                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 612143.692042310373                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1640149041.908876895905                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 124076.252281734691                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 410763867.075550377369                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 668379219.632254242897                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 171441660.884178966284                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        17909                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     48022156                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3630                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     12038856                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     19560023                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5019740                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    517071007                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 2498383737802                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    129972268                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 664916760776                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1030226422837                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 46997441579458                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28872.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     52025.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35805.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     55230.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     52670.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9362525.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    41.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         178853765580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          95063038455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        278907221040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13285140120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     147805554000.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     846112078350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6485005440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1566511802985                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        836.634442                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9693951350                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  62523500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1800179528150                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         176753884440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          93946921365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        289277564100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        12896980920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     147805554000.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     846919623570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5804967360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1573405495755                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        840.316190                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7930628720                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  62523500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1801942850780                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                574                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          288                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3993032034.722222                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8071042314.747302                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          288    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        77000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  29147936500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            288                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   722403753500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1149993226000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1872396979500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    173429012                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       173429012                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    173429012                       # number of overall hits
system.cpu1.icache.overall_hits::total      173429012                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5579                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5579                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5579                       # number of overall misses
system.cpu1.icache.overall_misses::total         5579                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    375035000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    375035000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    375035000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    375035000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    173434591                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    173434591                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    173434591                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    173434591                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000032                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000032                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 67222.620541                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 67222.620541                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 67222.620541                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 67222.620541                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5055                       # number of writebacks
system.cpu1.icache.writebacks::total             5055                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          524                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          524                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          524                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          524                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5055                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5055                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5055                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5055                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    343569000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    343569000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    343569000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    343569000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 67966.172107                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 67966.172107                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 67966.172107                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 67966.172107                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5055                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    173429012                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      173429012                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5579                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5579                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    375035000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    375035000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    173434591                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    173434591                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 67222.620541                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 67222.620541                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          524                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          524                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5055                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5055                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    343569000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    343569000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 67966.172107                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 67966.172107                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1872396979500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          173621410                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5087                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         34130.412817                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        346874237                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       346874237                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1872396979500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    114958302                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       114958302                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    114958302                       # number of overall hits
system.cpu1.dcache.overall_hits::total      114958302                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     43349237                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      43349237                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     43349237                       # number of overall misses
system.cpu1.dcache.overall_misses::total     43349237                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 3177767213416                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 3177767213416                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 3177767213416                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 3177767213416                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    158307539                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    158307539                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    158307539                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    158307539                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.273829                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.273829                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.273829                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.273829                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 73306.185606                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 73306.185606                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 73306.185606                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 73306.185606                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    275024376                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1886418                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          4557294                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          26085                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.348175                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    72.318114                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     14458990                       # number of writebacks
system.cpu1.dcache.writebacks::total         14458990                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     28887630                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     28887630                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     28887630                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     28887630                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     14461607                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     14461607                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     14461607                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     14461607                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1343742809921                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1343742809921                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1343742809921                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1343742809921                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.091351                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.091351                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.091351                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.091351                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 92917.945421                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92917.945421                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 92917.945421                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92917.945421                       # average overall mshr miss latency
system.cpu1.dcache.replacements              14458990                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    109431980                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      109431980                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     41135874                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     41135874                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 3028544155500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 3028544155500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    150567854                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    150567854                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.273205                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.273205                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 73622.944185                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 73622.944185                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     26890715                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     26890715                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     14245159                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     14245159                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1330007681000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1330007681000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.094610                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.094610                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 93365.590444                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93365.590444                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5526322                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5526322                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2213363                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2213363                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 149223057916                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 149223057916                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      7739685                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7739685                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.285976                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.285976                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 67419.152627                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67419.152627                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1996915                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1996915                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       216448                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       216448                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  13735128921                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  13735128921                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.027966                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.027966                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 63456.945414                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 63456.945414                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         1254                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1254                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          278                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          278                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     20355000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     20355000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         1532                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1532                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.181462                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.181462                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 73219.424460                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 73219.424460                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          127                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          127                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          151                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          151                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     11662500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     11662500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.098564                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.098564                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 77235.099338                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77235.099338                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         1037                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1037                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          402                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          402                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2455500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2455500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         1439                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1439                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.279361                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.279361                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6108.208955                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6108.208955                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          402                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          402                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      2053500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2053500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.279361                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.279361                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5108.208955                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5108.208955                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          561                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            561                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          255                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          255                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      1170000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      1170000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          816                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          816                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.312500                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.312500                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4588.235294                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4588.235294                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          255                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          255                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       915000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       915000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.312500                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.312500                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3588.235294                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3588.235294                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1872396979500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.818625                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          129425438                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         14461310                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.949773                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.818625                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.994332                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.994332                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        331083933                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       331083933                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1872396979500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          67495378                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10183310                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     62779249                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       118198649                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         33020219                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2227                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           846                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3073                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           450997                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          450997                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         26471                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     67468909                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        64246                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    160375220                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        15165                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     43380163                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             203834794                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2741120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   6842494272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       647040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1850720832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8696603264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       156245533                       # Total snoops (count)
system.tol2bus.snoopTraffic                 321568640                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        224188110                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.206619                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.412127                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              178530457     79.63%     79.63% # Request fanout histogram
system.tol2bus.snoop_fanout::1               44993894     20.07%     99.70% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 663759      0.30%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          224188110                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       135889074374                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       80202467322                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          32167410                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       21698903646                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7600464                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
