// Seed: 2294391020
module module_0;
  wire id_1;
endmodule
module module_1 (
    input logic id_0,
    input uwire id_1,
    input tri id_2,
    output logic id_3,
    output logic id_4,
    output wor id_5,
    output supply1 id_6,
    input tri0 id_7
);
  module_0();
  always @(posedge id_1 - 1 or posedge id_1) begin
    if (id_2) id_4 = id_0;
    else id_3 <= id_0;
    id_4 <= 1;
  end
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1[1] = 1;
  module_0();
endmodule
