// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _DWT_Accel_HH_
#define _DWT_Accel_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "IDWT.h"
#include "DWT_color.h"
#include "DWT_IR.h"
#include "Filter.h"
#include "write_image.h"
#include "read_color.h"
#include "read_IR.h"
#include "DWT_Accel_A_buffelbW.h"
#include "DWT_Accel_CTL_s_axi.h"
#include "DWT_Accel_DATA_A_m_axi.h"
#include "DWT_Accel_DATA_B_m_axi.h"
#include "DWT_Accel_DATA_C_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_DATA_A_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA_A_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA_A_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_A_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA_A_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_A_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_A_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_A_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_B_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA_B_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA_B_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_B_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA_B_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_B_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_B_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_B_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_C_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA_C_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA_C_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_C_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA_C_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_C_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_C_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_C_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_CTL_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_CTL_DATA_WIDTH = 32>
struct DWT_Accel : public sc_module {
    // Port declarations 155
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_DATA_A_AWVALID;
    sc_in< sc_logic > m_axi_DATA_A_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA_A_ADDR_WIDTH> > m_axi_DATA_A_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA_A_ID_WIDTH> > m_axi_DATA_A_AWID;
    sc_out< sc_lv<8> > m_axi_DATA_A_AWLEN;
    sc_out< sc_lv<3> > m_axi_DATA_A_AWSIZE;
    sc_out< sc_lv<2> > m_axi_DATA_A_AWBURST;
    sc_out< sc_lv<2> > m_axi_DATA_A_AWLOCK;
    sc_out< sc_lv<4> > m_axi_DATA_A_AWCACHE;
    sc_out< sc_lv<3> > m_axi_DATA_A_AWPROT;
    sc_out< sc_lv<4> > m_axi_DATA_A_AWQOS;
    sc_out< sc_lv<4> > m_axi_DATA_A_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA_A_AWUSER_WIDTH> > m_axi_DATA_A_AWUSER;
    sc_out< sc_logic > m_axi_DATA_A_WVALID;
    sc_in< sc_logic > m_axi_DATA_A_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA_A_DATA_WIDTH> > m_axi_DATA_A_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA_A_DATA_WIDTH/8> > m_axi_DATA_A_WSTRB;
    sc_out< sc_logic > m_axi_DATA_A_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA_A_ID_WIDTH> > m_axi_DATA_A_WID;
    sc_out< sc_uint<C_M_AXI_DATA_A_WUSER_WIDTH> > m_axi_DATA_A_WUSER;
    sc_out< sc_logic > m_axi_DATA_A_ARVALID;
    sc_in< sc_logic > m_axi_DATA_A_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA_A_ADDR_WIDTH> > m_axi_DATA_A_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA_A_ID_WIDTH> > m_axi_DATA_A_ARID;
    sc_out< sc_lv<8> > m_axi_DATA_A_ARLEN;
    sc_out< sc_lv<3> > m_axi_DATA_A_ARSIZE;
    sc_out< sc_lv<2> > m_axi_DATA_A_ARBURST;
    sc_out< sc_lv<2> > m_axi_DATA_A_ARLOCK;
    sc_out< sc_lv<4> > m_axi_DATA_A_ARCACHE;
    sc_out< sc_lv<3> > m_axi_DATA_A_ARPROT;
    sc_out< sc_lv<4> > m_axi_DATA_A_ARQOS;
    sc_out< sc_lv<4> > m_axi_DATA_A_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA_A_ARUSER_WIDTH> > m_axi_DATA_A_ARUSER;
    sc_in< sc_logic > m_axi_DATA_A_RVALID;
    sc_out< sc_logic > m_axi_DATA_A_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA_A_DATA_WIDTH> > m_axi_DATA_A_RDATA;
    sc_in< sc_logic > m_axi_DATA_A_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA_A_ID_WIDTH> > m_axi_DATA_A_RID;
    sc_in< sc_uint<C_M_AXI_DATA_A_RUSER_WIDTH> > m_axi_DATA_A_RUSER;
    sc_in< sc_lv<2> > m_axi_DATA_A_RRESP;
    sc_in< sc_logic > m_axi_DATA_A_BVALID;
    sc_out< sc_logic > m_axi_DATA_A_BREADY;
    sc_in< sc_lv<2> > m_axi_DATA_A_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA_A_ID_WIDTH> > m_axi_DATA_A_BID;
    sc_in< sc_uint<C_M_AXI_DATA_A_BUSER_WIDTH> > m_axi_DATA_A_BUSER;
    sc_out< sc_logic > m_axi_DATA_B_AWVALID;
    sc_in< sc_logic > m_axi_DATA_B_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA_B_ADDR_WIDTH> > m_axi_DATA_B_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA_B_ID_WIDTH> > m_axi_DATA_B_AWID;
    sc_out< sc_lv<8> > m_axi_DATA_B_AWLEN;
    sc_out< sc_lv<3> > m_axi_DATA_B_AWSIZE;
    sc_out< sc_lv<2> > m_axi_DATA_B_AWBURST;
    sc_out< sc_lv<2> > m_axi_DATA_B_AWLOCK;
    sc_out< sc_lv<4> > m_axi_DATA_B_AWCACHE;
    sc_out< sc_lv<3> > m_axi_DATA_B_AWPROT;
    sc_out< sc_lv<4> > m_axi_DATA_B_AWQOS;
    sc_out< sc_lv<4> > m_axi_DATA_B_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA_B_AWUSER_WIDTH> > m_axi_DATA_B_AWUSER;
    sc_out< sc_logic > m_axi_DATA_B_WVALID;
    sc_in< sc_logic > m_axi_DATA_B_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA_B_DATA_WIDTH> > m_axi_DATA_B_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA_B_DATA_WIDTH/8> > m_axi_DATA_B_WSTRB;
    sc_out< sc_logic > m_axi_DATA_B_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA_B_ID_WIDTH> > m_axi_DATA_B_WID;
    sc_out< sc_uint<C_M_AXI_DATA_B_WUSER_WIDTH> > m_axi_DATA_B_WUSER;
    sc_out< sc_logic > m_axi_DATA_B_ARVALID;
    sc_in< sc_logic > m_axi_DATA_B_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA_B_ADDR_WIDTH> > m_axi_DATA_B_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA_B_ID_WIDTH> > m_axi_DATA_B_ARID;
    sc_out< sc_lv<8> > m_axi_DATA_B_ARLEN;
    sc_out< sc_lv<3> > m_axi_DATA_B_ARSIZE;
    sc_out< sc_lv<2> > m_axi_DATA_B_ARBURST;
    sc_out< sc_lv<2> > m_axi_DATA_B_ARLOCK;
    sc_out< sc_lv<4> > m_axi_DATA_B_ARCACHE;
    sc_out< sc_lv<3> > m_axi_DATA_B_ARPROT;
    sc_out< sc_lv<4> > m_axi_DATA_B_ARQOS;
    sc_out< sc_lv<4> > m_axi_DATA_B_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA_B_ARUSER_WIDTH> > m_axi_DATA_B_ARUSER;
    sc_in< sc_logic > m_axi_DATA_B_RVALID;
    sc_out< sc_logic > m_axi_DATA_B_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA_B_DATA_WIDTH> > m_axi_DATA_B_RDATA;
    sc_in< sc_logic > m_axi_DATA_B_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA_B_ID_WIDTH> > m_axi_DATA_B_RID;
    sc_in< sc_uint<C_M_AXI_DATA_B_RUSER_WIDTH> > m_axi_DATA_B_RUSER;
    sc_in< sc_lv<2> > m_axi_DATA_B_RRESP;
    sc_in< sc_logic > m_axi_DATA_B_BVALID;
    sc_out< sc_logic > m_axi_DATA_B_BREADY;
    sc_in< sc_lv<2> > m_axi_DATA_B_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA_B_ID_WIDTH> > m_axi_DATA_B_BID;
    sc_in< sc_uint<C_M_AXI_DATA_B_BUSER_WIDTH> > m_axi_DATA_B_BUSER;
    sc_out< sc_logic > m_axi_DATA_C_AWVALID;
    sc_in< sc_logic > m_axi_DATA_C_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA_C_ADDR_WIDTH> > m_axi_DATA_C_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA_C_ID_WIDTH> > m_axi_DATA_C_AWID;
    sc_out< sc_lv<8> > m_axi_DATA_C_AWLEN;
    sc_out< sc_lv<3> > m_axi_DATA_C_AWSIZE;
    sc_out< sc_lv<2> > m_axi_DATA_C_AWBURST;
    sc_out< sc_lv<2> > m_axi_DATA_C_AWLOCK;
    sc_out< sc_lv<4> > m_axi_DATA_C_AWCACHE;
    sc_out< sc_lv<3> > m_axi_DATA_C_AWPROT;
    sc_out< sc_lv<4> > m_axi_DATA_C_AWQOS;
    sc_out< sc_lv<4> > m_axi_DATA_C_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA_C_AWUSER_WIDTH> > m_axi_DATA_C_AWUSER;
    sc_out< sc_logic > m_axi_DATA_C_WVALID;
    sc_in< sc_logic > m_axi_DATA_C_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA_C_DATA_WIDTH> > m_axi_DATA_C_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA_C_DATA_WIDTH/8> > m_axi_DATA_C_WSTRB;
    sc_out< sc_logic > m_axi_DATA_C_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA_C_ID_WIDTH> > m_axi_DATA_C_WID;
    sc_out< sc_uint<C_M_AXI_DATA_C_WUSER_WIDTH> > m_axi_DATA_C_WUSER;
    sc_out< sc_logic > m_axi_DATA_C_ARVALID;
    sc_in< sc_logic > m_axi_DATA_C_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA_C_ADDR_WIDTH> > m_axi_DATA_C_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA_C_ID_WIDTH> > m_axi_DATA_C_ARID;
    sc_out< sc_lv<8> > m_axi_DATA_C_ARLEN;
    sc_out< sc_lv<3> > m_axi_DATA_C_ARSIZE;
    sc_out< sc_lv<2> > m_axi_DATA_C_ARBURST;
    sc_out< sc_lv<2> > m_axi_DATA_C_ARLOCK;
    sc_out< sc_lv<4> > m_axi_DATA_C_ARCACHE;
    sc_out< sc_lv<3> > m_axi_DATA_C_ARPROT;
    sc_out< sc_lv<4> > m_axi_DATA_C_ARQOS;
    sc_out< sc_lv<4> > m_axi_DATA_C_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA_C_ARUSER_WIDTH> > m_axi_DATA_C_ARUSER;
    sc_in< sc_logic > m_axi_DATA_C_RVALID;
    sc_out< sc_logic > m_axi_DATA_C_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA_C_DATA_WIDTH> > m_axi_DATA_C_RDATA;
    sc_in< sc_logic > m_axi_DATA_C_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA_C_ID_WIDTH> > m_axi_DATA_C_RID;
    sc_in< sc_uint<C_M_AXI_DATA_C_RUSER_WIDTH> > m_axi_DATA_C_RUSER;
    sc_in< sc_lv<2> > m_axi_DATA_C_RRESP;
    sc_in< sc_logic > m_axi_DATA_C_BVALID;
    sc_out< sc_logic > m_axi_DATA_C_BREADY;
    sc_in< sc_lv<2> > m_axi_DATA_C_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA_C_ID_WIDTH> > m_axi_DATA_C_BID;
    sc_in< sc_uint<C_M_AXI_DATA_C_BUSER_WIDTH> > m_axi_DATA_C_BUSER;
    sc_in< sc_logic > s_axi_CTL_AWVALID;
    sc_out< sc_logic > s_axi_CTL_AWREADY;
    sc_in< sc_uint<C_S_AXI_CTL_ADDR_WIDTH> > s_axi_CTL_AWADDR;
    sc_in< sc_logic > s_axi_CTL_WVALID;
    sc_out< sc_logic > s_axi_CTL_WREADY;
    sc_in< sc_uint<C_S_AXI_CTL_DATA_WIDTH> > s_axi_CTL_WDATA;
    sc_in< sc_uint<C_S_AXI_CTL_DATA_WIDTH/8> > s_axi_CTL_WSTRB;
    sc_in< sc_logic > s_axi_CTL_ARVALID;
    sc_out< sc_logic > s_axi_CTL_ARREADY;
    sc_in< sc_uint<C_S_AXI_CTL_ADDR_WIDTH> > s_axi_CTL_ARADDR;
    sc_out< sc_logic > s_axi_CTL_RVALID;
    sc_in< sc_logic > s_axi_CTL_RREADY;
    sc_out< sc_uint<C_S_AXI_CTL_DATA_WIDTH> > s_axi_CTL_RDATA;
    sc_out< sc_lv<2> > s_axi_CTL_RRESP;
    sc_out< sc_logic > s_axi_CTL_BVALID;
    sc_in< sc_logic > s_axi_CTL_BREADY;
    sc_out< sc_lv<2> > s_axi_CTL_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<1> > ap_var_for_const3;
    sc_signal< sc_lv<3> > ap_var_for_const4;
    sc_signal< sc_lv<2> > ap_var_for_const5;
    sc_signal< sc_lv<4> > ap_var_for_const6;
    sc_signal< sc_lv<16> > ap_var_for_const7;


    // Module declarations
    DWT_Accel(sc_module_name name);
    SC_HAS_PROCESS(DWT_Accel);

    ~DWT_Accel();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    DWT_Accel_CTL_s_axi<C_S_AXI_CTL_ADDR_WIDTH,C_S_AXI_CTL_DATA_WIDTH>* DWT_Accel_CTL_s_axi_U;
    DWT_Accel_DATA_A_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA_A_ID_WIDTH,C_M_AXI_DATA_A_ADDR_WIDTH,C_M_AXI_DATA_A_DATA_WIDTH,C_M_AXI_DATA_A_AWUSER_WIDTH,C_M_AXI_DATA_A_ARUSER_WIDTH,C_M_AXI_DATA_A_WUSER_WIDTH,C_M_AXI_DATA_A_RUSER_WIDTH,C_M_AXI_DATA_A_BUSER_WIDTH,C_M_AXI_DATA_A_USER_VALUE,C_M_AXI_DATA_A_PROT_VALUE,C_M_AXI_DATA_A_CACHE_VALUE>* DWT_Accel_DATA_A_m_axi_U;
    DWT_Accel_DATA_B_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA_B_ID_WIDTH,C_M_AXI_DATA_B_ADDR_WIDTH,C_M_AXI_DATA_B_DATA_WIDTH,C_M_AXI_DATA_B_AWUSER_WIDTH,C_M_AXI_DATA_B_ARUSER_WIDTH,C_M_AXI_DATA_B_WUSER_WIDTH,C_M_AXI_DATA_B_RUSER_WIDTH,C_M_AXI_DATA_B_BUSER_WIDTH,C_M_AXI_DATA_B_USER_VALUE,C_M_AXI_DATA_B_PROT_VALUE,C_M_AXI_DATA_B_CACHE_VALUE>* DWT_Accel_DATA_B_m_axi_U;
    DWT_Accel_DATA_C_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA_C_ID_WIDTH,C_M_AXI_DATA_C_ADDR_WIDTH,C_M_AXI_DATA_C_DATA_WIDTH,C_M_AXI_DATA_C_AWUSER_WIDTH,C_M_AXI_DATA_C_ARUSER_WIDTH,C_M_AXI_DATA_C_WUSER_WIDTH,C_M_AXI_DATA_C_RUSER_WIDTH,C_M_AXI_DATA_C_BUSER_WIDTH,C_M_AXI_DATA_C_USER_VALUE,C_M_AXI_DATA_C_PROT_VALUE,C_M_AXI_DATA_C_CACHE_VALUE>* DWT_Accel_DATA_C_m_axi_U;
    DWT_Accel_A_buffelbW* A_buffer_0_U;
    DWT_Accel_A_buffelbW* A_buffer_1_U;
    DWT_Accel_A_buffelbW* A_buffer_2_U;
    DWT_Accel_A_buffelbW* A_buffer_3_U;
    DWT_Accel_A_buffelbW* A_buffer_4_U;
    DWT_Accel_A_buffelbW* A_buffer_5_U;
    DWT_Accel_A_buffelbW* A_buffer_6_U;
    DWT_Accel_A_buffelbW* A_buffer_7_U;
    DWT_Accel_A_buffelbW* B_buffer_0_U;
    DWT_Accel_A_buffelbW* B_buffer_1_U;
    DWT_Accel_A_buffelbW* B_buffer_2_U;
    DWT_Accel_A_buffelbW* B_buffer_3_U;
    DWT_Accel_A_buffelbW* B_buffer_4_U;
    DWT_Accel_A_buffelbW* B_buffer_5_U;
    DWT_Accel_A_buffelbW* B_buffer_6_U;
    DWT_Accel_A_buffelbW* B_buffer_7_U;
    DWT_Accel_A_buffelbW* C_buffer_0_U;
    DWT_Accel_A_buffelbW* C_buffer_1_U;
    DWT_Accel_A_buffelbW* C_buffer_2_U;
    DWT_Accel_A_buffelbW* C_buffer_3_U;
    DWT_Accel_A_buffelbW* C_buffer_4_U;
    DWT_Accel_A_buffelbW* C_buffer_5_U;
    DWT_Accel_A_buffelbW* C_buffer_6_U;
    DWT_Accel_A_buffelbW* C_buffer_7_U;
    IDWT* grp_IDWT_fu_192;
    DWT_color* grp_DWT_color_fu_204;
    DWT_IR* grp_DWT_IR_fu_216;
    Filter* grp_Filter_fu_228;
    write_image* grp_write_image_fu_256;
    read_color* grp_read_color_fu_271;
    read_IR* grp_read_IR_fu_294;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<10> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<32> > a;
    sc_signal< sc_lv<32> > b;
    sc_signal< sc_lv<32> > c;
    sc_signal< sc_logic > DATA_A_AWREADY;
    sc_signal< sc_logic > DATA_A_WREADY;
    sc_signal< sc_logic > DATA_A_ARVALID;
    sc_signal< sc_logic > DATA_A_ARREADY;
    sc_signal< sc_logic > DATA_A_RVALID;
    sc_signal< sc_logic > DATA_A_RREADY;
    sc_signal< sc_lv<16> > DATA_A_RDATA;
    sc_signal< sc_logic > DATA_A_RLAST;
    sc_signal< sc_lv<1> > DATA_A_RID;
    sc_signal< sc_lv<1> > DATA_A_RUSER;
    sc_signal< sc_lv<2> > DATA_A_RRESP;
    sc_signal< sc_logic > DATA_A_BVALID;
    sc_signal< sc_lv<2> > DATA_A_BRESP;
    sc_signal< sc_lv<1> > DATA_A_BID;
    sc_signal< sc_lv<1> > DATA_A_BUSER;
    sc_signal< sc_logic > DATA_B_AWREADY;
    sc_signal< sc_logic > DATA_B_WREADY;
    sc_signal< sc_logic > DATA_B_ARVALID;
    sc_signal< sc_logic > DATA_B_ARREADY;
    sc_signal< sc_logic > DATA_B_RVALID;
    sc_signal< sc_logic > DATA_B_RREADY;
    sc_signal< sc_lv<16> > DATA_B_RDATA;
    sc_signal< sc_logic > DATA_B_RLAST;
    sc_signal< sc_lv<1> > DATA_B_RID;
    sc_signal< sc_lv<1> > DATA_B_RUSER;
    sc_signal< sc_lv<2> > DATA_B_RRESP;
    sc_signal< sc_logic > DATA_B_BVALID;
    sc_signal< sc_lv<2> > DATA_B_BRESP;
    sc_signal< sc_lv<1> > DATA_B_BID;
    sc_signal< sc_lv<1> > DATA_B_BUSER;
    sc_signal< sc_logic > DATA_C_AWVALID;
    sc_signal< sc_logic > DATA_C_AWREADY;
    sc_signal< sc_logic > DATA_C_WVALID;
    sc_signal< sc_logic > DATA_C_WREADY;
    sc_signal< sc_logic > DATA_C_ARREADY;
    sc_signal< sc_logic > DATA_C_RVALID;
    sc_signal< sc_lv<16> > DATA_C_RDATA;
    sc_signal< sc_logic > DATA_C_RLAST;
    sc_signal< sc_lv<1> > DATA_C_RID;
    sc_signal< sc_lv<1> > DATA_C_RUSER;
    sc_signal< sc_lv<2> > DATA_C_RRESP;
    sc_signal< sc_logic > DATA_C_BVALID;
    sc_signal< sc_logic > DATA_C_BREADY;
    sc_signal< sc_lv<2> > DATA_C_BRESP;
    sc_signal< sc_lv<1> > DATA_C_BID;
    sc_signal< sc_lv<1> > DATA_C_BUSER;
    sc_signal< sc_lv<31> > c5_reg_349;
    sc_signal< sc_lv<31> > b3_reg_354;
    sc_signal< sc_lv<31> > a1_reg_359;
    sc_signal< sc_lv<12> > A_buffer_0_address0;
    sc_signal< sc_logic > A_buffer_0_ce0;
    sc_signal< sc_logic > A_buffer_0_we0;
    sc_signal< sc_lv<16> > A_buffer_0_d0;
    sc_signal< sc_lv<16> > A_buffer_0_q0;
    sc_signal< sc_lv<12> > A_buffer_1_address0;
    sc_signal< sc_logic > A_buffer_1_ce0;
    sc_signal< sc_logic > A_buffer_1_we0;
    sc_signal< sc_lv<16> > A_buffer_1_d0;
    sc_signal< sc_lv<16> > A_buffer_1_q0;
    sc_signal< sc_lv<12> > A_buffer_2_address0;
    sc_signal< sc_logic > A_buffer_2_ce0;
    sc_signal< sc_logic > A_buffer_2_we0;
    sc_signal< sc_lv<16> > A_buffer_2_d0;
    sc_signal< sc_lv<16> > A_buffer_2_q0;
    sc_signal< sc_lv<12> > A_buffer_3_address0;
    sc_signal< sc_logic > A_buffer_3_ce0;
    sc_signal< sc_logic > A_buffer_3_we0;
    sc_signal< sc_lv<16> > A_buffer_3_d0;
    sc_signal< sc_lv<16> > A_buffer_3_q0;
    sc_signal< sc_lv<12> > A_buffer_4_address0;
    sc_signal< sc_logic > A_buffer_4_ce0;
    sc_signal< sc_logic > A_buffer_4_we0;
    sc_signal< sc_lv<16> > A_buffer_4_d0;
    sc_signal< sc_lv<16> > A_buffer_4_q0;
    sc_signal< sc_lv<12> > A_buffer_5_address0;
    sc_signal< sc_logic > A_buffer_5_ce0;
    sc_signal< sc_logic > A_buffer_5_we0;
    sc_signal< sc_lv<16> > A_buffer_5_d0;
    sc_signal< sc_lv<16> > A_buffer_5_q0;
    sc_signal< sc_lv<12> > A_buffer_6_address0;
    sc_signal< sc_logic > A_buffer_6_ce0;
    sc_signal< sc_logic > A_buffer_6_we0;
    sc_signal< sc_lv<16> > A_buffer_6_d0;
    sc_signal< sc_lv<16> > A_buffer_6_q0;
    sc_signal< sc_lv<12> > A_buffer_7_address0;
    sc_signal< sc_logic > A_buffer_7_ce0;
    sc_signal< sc_logic > A_buffer_7_we0;
    sc_signal< sc_lv<16> > A_buffer_7_d0;
    sc_signal< sc_lv<16> > A_buffer_7_q0;
    sc_signal< sc_lv<12> > B_buffer_0_address0;
    sc_signal< sc_logic > B_buffer_0_ce0;
    sc_signal< sc_logic > B_buffer_0_we0;
    sc_signal< sc_lv<16> > B_buffer_0_d0;
    sc_signal< sc_lv<16> > B_buffer_0_q0;
    sc_signal< sc_lv<12> > B_buffer_1_address0;
    sc_signal< sc_logic > B_buffer_1_ce0;
    sc_signal< sc_logic > B_buffer_1_we0;
    sc_signal< sc_lv<16> > B_buffer_1_d0;
    sc_signal< sc_lv<16> > B_buffer_1_q0;
    sc_signal< sc_lv<12> > B_buffer_2_address0;
    sc_signal< sc_logic > B_buffer_2_ce0;
    sc_signal< sc_logic > B_buffer_2_we0;
    sc_signal< sc_lv<16> > B_buffer_2_d0;
    sc_signal< sc_lv<16> > B_buffer_2_q0;
    sc_signal< sc_lv<12> > B_buffer_3_address0;
    sc_signal< sc_logic > B_buffer_3_ce0;
    sc_signal< sc_logic > B_buffer_3_we0;
    sc_signal< sc_lv<16> > B_buffer_3_d0;
    sc_signal< sc_lv<16> > B_buffer_3_q0;
    sc_signal< sc_lv<12> > B_buffer_4_address0;
    sc_signal< sc_logic > B_buffer_4_ce0;
    sc_signal< sc_logic > B_buffer_4_we0;
    sc_signal< sc_lv<16> > B_buffer_4_d0;
    sc_signal< sc_lv<16> > B_buffer_4_q0;
    sc_signal< sc_lv<12> > B_buffer_5_address0;
    sc_signal< sc_logic > B_buffer_5_ce0;
    sc_signal< sc_logic > B_buffer_5_we0;
    sc_signal< sc_lv<16> > B_buffer_5_d0;
    sc_signal< sc_lv<16> > B_buffer_5_q0;
    sc_signal< sc_lv<12> > B_buffer_6_address0;
    sc_signal< sc_logic > B_buffer_6_ce0;
    sc_signal< sc_logic > B_buffer_6_we0;
    sc_signal< sc_lv<16> > B_buffer_6_d0;
    sc_signal< sc_lv<16> > B_buffer_6_q0;
    sc_signal< sc_lv<12> > B_buffer_7_address0;
    sc_signal< sc_logic > B_buffer_7_ce0;
    sc_signal< sc_logic > B_buffer_7_we0;
    sc_signal< sc_lv<16> > B_buffer_7_d0;
    sc_signal< sc_lv<16> > B_buffer_7_q0;
    sc_signal< sc_lv<12> > C_buffer_0_address0;
    sc_signal< sc_logic > C_buffer_0_ce0;
    sc_signal< sc_logic > C_buffer_0_we0;
    sc_signal< sc_lv<16> > C_buffer_0_d0;
    sc_signal< sc_lv<16> > C_buffer_0_q0;
    sc_signal< sc_lv<12> > C_buffer_1_address0;
    sc_signal< sc_logic > C_buffer_1_ce0;
    sc_signal< sc_logic > C_buffer_1_we0;
    sc_signal< sc_lv<16> > C_buffer_1_d0;
    sc_signal< sc_lv<16> > C_buffer_1_q0;
    sc_signal< sc_lv<12> > C_buffer_2_address0;
    sc_signal< sc_logic > C_buffer_2_ce0;
    sc_signal< sc_logic > C_buffer_2_we0;
    sc_signal< sc_lv<16> > C_buffer_2_d0;
    sc_signal< sc_lv<16> > C_buffer_2_q0;
    sc_signal< sc_lv<12> > C_buffer_3_address0;
    sc_signal< sc_logic > C_buffer_3_ce0;
    sc_signal< sc_logic > C_buffer_3_we0;
    sc_signal< sc_lv<16> > C_buffer_3_d0;
    sc_signal< sc_lv<16> > C_buffer_3_q0;
    sc_signal< sc_lv<12> > C_buffer_4_address0;
    sc_signal< sc_logic > C_buffer_4_ce0;
    sc_signal< sc_logic > C_buffer_4_we0;
    sc_signal< sc_lv<16> > C_buffer_4_d0;
    sc_signal< sc_lv<16> > C_buffer_4_q0;
    sc_signal< sc_lv<12> > C_buffer_5_address0;
    sc_signal< sc_logic > C_buffer_5_ce0;
    sc_signal< sc_logic > C_buffer_5_we0;
    sc_signal< sc_lv<16> > C_buffer_5_d0;
    sc_signal< sc_lv<16> > C_buffer_5_q0;
    sc_signal< sc_lv<12> > C_buffer_6_address0;
    sc_signal< sc_logic > C_buffer_6_ce0;
    sc_signal< sc_logic > C_buffer_6_we0;
    sc_signal< sc_lv<16> > C_buffer_6_d0;
    sc_signal< sc_lv<16> > C_buffer_6_q0;
    sc_signal< sc_lv<12> > C_buffer_7_address0;
    sc_signal< sc_logic > C_buffer_7_ce0;
    sc_signal< sc_logic > C_buffer_7_we0;
    sc_signal< sc_lv<16> > C_buffer_7_d0;
    sc_signal< sc_lv<16> > C_buffer_7_q0;
    sc_signal< sc_logic > grp_IDWT_fu_192_ap_start;
    sc_signal< sc_logic > grp_IDWT_fu_192_ap_done;
    sc_signal< sc_logic > grp_IDWT_fu_192_ap_idle;
    sc_signal< sc_logic > grp_IDWT_fu_192_ap_ready;
    sc_signal< sc_lv<12> > grp_IDWT_fu_192_C_0_address0;
    sc_signal< sc_logic > grp_IDWT_fu_192_C_0_ce0;
    sc_signal< sc_logic > grp_IDWT_fu_192_C_0_we0;
    sc_signal< sc_lv<16> > grp_IDWT_fu_192_C_0_d0;
    sc_signal< sc_lv<12> > grp_IDWT_fu_192_C_1_address0;
    sc_signal< sc_logic > grp_IDWT_fu_192_C_1_ce0;
    sc_signal< sc_logic > grp_IDWT_fu_192_C_1_we0;
    sc_signal< sc_lv<16> > grp_IDWT_fu_192_C_1_d0;
    sc_signal< sc_lv<12> > grp_IDWT_fu_192_C_2_address0;
    sc_signal< sc_logic > grp_IDWT_fu_192_C_2_ce0;
    sc_signal< sc_logic > grp_IDWT_fu_192_C_2_we0;
    sc_signal< sc_lv<16> > grp_IDWT_fu_192_C_2_d0;
    sc_signal< sc_lv<12> > grp_IDWT_fu_192_C_3_address0;
    sc_signal< sc_logic > grp_IDWT_fu_192_C_3_ce0;
    sc_signal< sc_logic > grp_IDWT_fu_192_C_3_we0;
    sc_signal< sc_lv<16> > grp_IDWT_fu_192_C_3_d0;
    sc_signal< sc_lv<12> > grp_IDWT_fu_192_C_4_address0;
    sc_signal< sc_logic > grp_IDWT_fu_192_C_4_ce0;
    sc_signal< sc_logic > grp_IDWT_fu_192_C_4_we0;
    sc_signal< sc_lv<16> > grp_IDWT_fu_192_C_4_d0;
    sc_signal< sc_lv<12> > grp_IDWT_fu_192_C_5_address0;
    sc_signal< sc_logic > grp_IDWT_fu_192_C_5_ce0;
    sc_signal< sc_logic > grp_IDWT_fu_192_C_5_we0;
    sc_signal< sc_lv<16> > grp_IDWT_fu_192_C_5_d0;
    sc_signal< sc_lv<12> > grp_IDWT_fu_192_C_6_address0;
    sc_signal< sc_logic > grp_IDWT_fu_192_C_6_ce0;
    sc_signal< sc_logic > grp_IDWT_fu_192_C_6_we0;
    sc_signal< sc_lv<16> > grp_IDWT_fu_192_C_6_d0;
    sc_signal< sc_lv<12> > grp_IDWT_fu_192_C_7_address0;
    sc_signal< sc_logic > grp_IDWT_fu_192_C_7_ce0;
    sc_signal< sc_logic > grp_IDWT_fu_192_C_7_we0;
    sc_signal< sc_lv<16> > grp_IDWT_fu_192_C_7_d0;
    sc_signal< sc_logic > grp_DWT_color_fu_204_ap_start;
    sc_signal< sc_logic > grp_DWT_color_fu_204_ap_done;
    sc_signal< sc_logic > grp_DWT_color_fu_204_ap_idle;
    sc_signal< sc_logic > grp_DWT_color_fu_204_ap_ready;
    sc_signal< sc_lv<12> > grp_DWT_color_fu_204_A_0_address0;
    sc_signal< sc_logic > grp_DWT_color_fu_204_A_0_ce0;
    sc_signal< sc_logic > grp_DWT_color_fu_204_A_0_we0;
    sc_signal< sc_lv<16> > grp_DWT_color_fu_204_A_0_d0;
    sc_signal< sc_lv<12> > grp_DWT_color_fu_204_A_1_address0;
    sc_signal< sc_logic > grp_DWT_color_fu_204_A_1_ce0;
    sc_signal< sc_logic > grp_DWT_color_fu_204_A_1_we0;
    sc_signal< sc_lv<16> > grp_DWT_color_fu_204_A_1_d0;
    sc_signal< sc_lv<12> > grp_DWT_color_fu_204_A_2_address0;
    sc_signal< sc_logic > grp_DWT_color_fu_204_A_2_ce0;
    sc_signal< sc_logic > grp_DWT_color_fu_204_A_2_we0;
    sc_signal< sc_lv<16> > grp_DWT_color_fu_204_A_2_d0;
    sc_signal< sc_lv<12> > grp_DWT_color_fu_204_A_3_address0;
    sc_signal< sc_logic > grp_DWT_color_fu_204_A_3_ce0;
    sc_signal< sc_logic > grp_DWT_color_fu_204_A_3_we0;
    sc_signal< sc_lv<16> > grp_DWT_color_fu_204_A_3_d0;
    sc_signal< sc_lv<12> > grp_DWT_color_fu_204_A_4_address0;
    sc_signal< sc_logic > grp_DWT_color_fu_204_A_4_ce0;
    sc_signal< sc_logic > grp_DWT_color_fu_204_A_4_we0;
    sc_signal< sc_lv<16> > grp_DWT_color_fu_204_A_4_d0;
    sc_signal< sc_lv<12> > grp_DWT_color_fu_204_A_5_address0;
    sc_signal< sc_logic > grp_DWT_color_fu_204_A_5_ce0;
    sc_signal< sc_logic > grp_DWT_color_fu_204_A_5_we0;
    sc_signal< sc_lv<16> > grp_DWT_color_fu_204_A_5_d0;
    sc_signal< sc_lv<12> > grp_DWT_color_fu_204_A_6_address0;
    sc_signal< sc_logic > grp_DWT_color_fu_204_A_6_ce0;
    sc_signal< sc_logic > grp_DWT_color_fu_204_A_6_we0;
    sc_signal< sc_lv<16> > grp_DWT_color_fu_204_A_6_d0;
    sc_signal< sc_lv<12> > grp_DWT_color_fu_204_A_7_address0;
    sc_signal< sc_logic > grp_DWT_color_fu_204_A_7_ce0;
    sc_signal< sc_logic > grp_DWT_color_fu_204_A_7_we0;
    sc_signal< sc_lv<16> > grp_DWT_color_fu_204_A_7_d0;
    sc_signal< sc_logic > grp_DWT_IR_fu_216_ap_start;
    sc_signal< sc_logic > grp_DWT_IR_fu_216_ap_done;
    sc_signal< sc_logic > grp_DWT_IR_fu_216_ap_idle;
    sc_signal< sc_logic > grp_DWT_IR_fu_216_ap_ready;
    sc_signal< sc_lv<12> > grp_DWT_IR_fu_216_B_0_address0;
    sc_signal< sc_logic > grp_DWT_IR_fu_216_B_0_ce0;
    sc_signal< sc_logic > grp_DWT_IR_fu_216_B_0_we0;
    sc_signal< sc_lv<16> > grp_DWT_IR_fu_216_B_0_d0;
    sc_signal< sc_lv<12> > grp_DWT_IR_fu_216_B_1_address0;
    sc_signal< sc_logic > grp_DWT_IR_fu_216_B_1_ce0;
    sc_signal< sc_logic > grp_DWT_IR_fu_216_B_1_we0;
    sc_signal< sc_lv<16> > grp_DWT_IR_fu_216_B_1_d0;
    sc_signal< sc_lv<12> > grp_DWT_IR_fu_216_B_2_address0;
    sc_signal< sc_logic > grp_DWT_IR_fu_216_B_2_ce0;
    sc_signal< sc_logic > grp_DWT_IR_fu_216_B_2_we0;
    sc_signal< sc_lv<16> > grp_DWT_IR_fu_216_B_2_d0;
    sc_signal< sc_lv<12> > grp_DWT_IR_fu_216_B_3_address0;
    sc_signal< sc_logic > grp_DWT_IR_fu_216_B_3_ce0;
    sc_signal< sc_logic > grp_DWT_IR_fu_216_B_3_we0;
    sc_signal< sc_lv<16> > grp_DWT_IR_fu_216_B_3_d0;
    sc_signal< sc_lv<12> > grp_DWT_IR_fu_216_B_4_address0;
    sc_signal< sc_logic > grp_DWT_IR_fu_216_B_4_ce0;
    sc_signal< sc_logic > grp_DWT_IR_fu_216_B_4_we0;
    sc_signal< sc_lv<16> > grp_DWT_IR_fu_216_B_4_d0;
    sc_signal< sc_lv<12> > grp_DWT_IR_fu_216_B_5_address0;
    sc_signal< sc_logic > grp_DWT_IR_fu_216_B_5_ce0;
    sc_signal< sc_logic > grp_DWT_IR_fu_216_B_5_we0;
    sc_signal< sc_lv<16> > grp_DWT_IR_fu_216_B_5_d0;
    sc_signal< sc_lv<12> > grp_DWT_IR_fu_216_B_6_address0;
    sc_signal< sc_logic > grp_DWT_IR_fu_216_B_6_ce0;
    sc_signal< sc_logic > grp_DWT_IR_fu_216_B_6_we0;
    sc_signal< sc_lv<16> > grp_DWT_IR_fu_216_B_6_d0;
    sc_signal< sc_lv<12> > grp_DWT_IR_fu_216_B_7_address0;
    sc_signal< sc_logic > grp_DWT_IR_fu_216_B_7_ce0;
    sc_signal< sc_logic > grp_DWT_IR_fu_216_B_7_we0;
    sc_signal< sc_lv<16> > grp_DWT_IR_fu_216_B_7_d0;
    sc_signal< sc_logic > grp_Filter_fu_228_ap_start;
    sc_signal< sc_logic > grp_Filter_fu_228_ap_done;
    sc_signal< sc_logic > grp_Filter_fu_228_ap_idle;
    sc_signal< sc_logic > grp_Filter_fu_228_ap_ready;
    sc_signal< sc_lv<12> > grp_Filter_fu_228_A_0_address0;
    sc_signal< sc_logic > grp_Filter_fu_228_A_0_ce0;
    sc_signal< sc_lv<12> > grp_Filter_fu_228_A_1_address0;
    sc_signal< sc_logic > grp_Filter_fu_228_A_1_ce0;
    sc_signal< sc_lv<12> > grp_Filter_fu_228_A_2_address0;
    sc_signal< sc_logic > grp_Filter_fu_228_A_2_ce0;
    sc_signal< sc_lv<12> > grp_Filter_fu_228_A_3_address0;
    sc_signal< sc_logic > grp_Filter_fu_228_A_3_ce0;
    sc_signal< sc_lv<12> > grp_Filter_fu_228_A_4_address0;
    sc_signal< sc_logic > grp_Filter_fu_228_A_4_ce0;
    sc_signal< sc_lv<12> > grp_Filter_fu_228_A_5_address0;
    sc_signal< sc_logic > grp_Filter_fu_228_A_5_ce0;
    sc_signal< sc_lv<12> > grp_Filter_fu_228_A_6_address0;
    sc_signal< sc_logic > grp_Filter_fu_228_A_6_ce0;
    sc_signal< sc_lv<12> > grp_Filter_fu_228_A_7_address0;
    sc_signal< sc_logic > grp_Filter_fu_228_A_7_ce0;
    sc_signal< sc_lv<12> > grp_Filter_fu_228_B_0_address0;
    sc_signal< sc_logic > grp_Filter_fu_228_B_0_ce0;
    sc_signal< sc_lv<12> > grp_Filter_fu_228_B_1_address0;
    sc_signal< sc_logic > grp_Filter_fu_228_B_1_ce0;
    sc_signal< sc_lv<12> > grp_Filter_fu_228_B_2_address0;
    sc_signal< sc_logic > grp_Filter_fu_228_B_2_ce0;
    sc_signal< sc_lv<12> > grp_Filter_fu_228_B_3_address0;
    sc_signal< sc_logic > grp_Filter_fu_228_B_3_ce0;
    sc_signal< sc_lv<12> > grp_Filter_fu_228_B_4_address0;
    sc_signal< sc_logic > grp_Filter_fu_228_B_4_ce0;
    sc_signal< sc_lv<12> > grp_Filter_fu_228_B_5_address0;
    sc_signal< sc_logic > grp_Filter_fu_228_B_5_ce0;
    sc_signal< sc_lv<12> > grp_Filter_fu_228_B_6_address0;
    sc_signal< sc_logic > grp_Filter_fu_228_B_6_ce0;
    sc_signal< sc_lv<12> > grp_Filter_fu_228_B_7_address0;
    sc_signal< sc_logic > grp_Filter_fu_228_B_7_ce0;
    sc_signal< sc_lv<12> > grp_Filter_fu_228_C_0_address0;
    sc_signal< sc_logic > grp_Filter_fu_228_C_0_ce0;
    sc_signal< sc_logic > grp_Filter_fu_228_C_0_we0;
    sc_signal< sc_lv<16> > grp_Filter_fu_228_C_0_d0;
    sc_signal< sc_lv<12> > grp_Filter_fu_228_C_1_address0;
    sc_signal< sc_logic > grp_Filter_fu_228_C_1_ce0;
    sc_signal< sc_logic > grp_Filter_fu_228_C_1_we0;
    sc_signal< sc_lv<16> > grp_Filter_fu_228_C_1_d0;
    sc_signal< sc_lv<12> > grp_Filter_fu_228_C_2_address0;
    sc_signal< sc_logic > grp_Filter_fu_228_C_2_ce0;
    sc_signal< sc_logic > grp_Filter_fu_228_C_2_we0;
    sc_signal< sc_lv<16> > grp_Filter_fu_228_C_2_d0;
    sc_signal< sc_lv<12> > grp_Filter_fu_228_C_3_address0;
    sc_signal< sc_logic > grp_Filter_fu_228_C_3_ce0;
    sc_signal< sc_logic > grp_Filter_fu_228_C_3_we0;
    sc_signal< sc_lv<16> > grp_Filter_fu_228_C_3_d0;
    sc_signal< sc_lv<12> > grp_Filter_fu_228_C_4_address0;
    sc_signal< sc_logic > grp_Filter_fu_228_C_4_ce0;
    sc_signal< sc_logic > grp_Filter_fu_228_C_4_we0;
    sc_signal< sc_lv<16> > grp_Filter_fu_228_C_4_d0;
    sc_signal< sc_lv<12> > grp_Filter_fu_228_C_5_address0;
    sc_signal< sc_logic > grp_Filter_fu_228_C_5_ce0;
    sc_signal< sc_logic > grp_Filter_fu_228_C_5_we0;
    sc_signal< sc_lv<16> > grp_Filter_fu_228_C_5_d0;
    sc_signal< sc_lv<12> > grp_Filter_fu_228_C_6_address0;
    sc_signal< sc_logic > grp_Filter_fu_228_C_6_ce0;
    sc_signal< sc_logic > grp_Filter_fu_228_C_6_we0;
    sc_signal< sc_lv<16> > grp_Filter_fu_228_C_6_d0;
    sc_signal< sc_lv<12> > grp_Filter_fu_228_C_7_address0;
    sc_signal< sc_logic > grp_Filter_fu_228_C_7_ce0;
    sc_signal< sc_logic > grp_Filter_fu_228_C_7_we0;
    sc_signal< sc_lv<16> > grp_Filter_fu_228_C_7_d0;
    sc_signal< sc_logic > grp_write_image_fu_256_ap_start;
    sc_signal< sc_logic > grp_write_image_fu_256_ap_done;
    sc_signal< sc_logic > grp_write_image_fu_256_ap_idle;
    sc_signal< sc_logic > grp_write_image_fu_256_ap_ready;
    sc_signal< sc_lv<12> > grp_write_image_fu_256_C_buffer_0_address0;
    sc_signal< sc_logic > grp_write_image_fu_256_C_buffer_0_ce0;
    sc_signal< sc_lv<12> > grp_write_image_fu_256_C_buffer_1_address0;
    sc_signal< sc_logic > grp_write_image_fu_256_C_buffer_1_ce0;
    sc_signal< sc_lv<12> > grp_write_image_fu_256_C_buffer_2_address0;
    sc_signal< sc_logic > grp_write_image_fu_256_C_buffer_2_ce0;
    sc_signal< sc_lv<12> > grp_write_image_fu_256_C_buffer_3_address0;
    sc_signal< sc_logic > grp_write_image_fu_256_C_buffer_3_ce0;
    sc_signal< sc_lv<12> > grp_write_image_fu_256_C_buffer_4_address0;
    sc_signal< sc_logic > grp_write_image_fu_256_C_buffer_4_ce0;
    sc_signal< sc_lv<12> > grp_write_image_fu_256_C_buffer_5_address0;
    sc_signal< sc_logic > grp_write_image_fu_256_C_buffer_5_ce0;
    sc_signal< sc_lv<12> > grp_write_image_fu_256_C_buffer_6_address0;
    sc_signal< sc_logic > grp_write_image_fu_256_C_buffer_6_ce0;
    sc_signal< sc_lv<12> > grp_write_image_fu_256_C_buffer_7_address0;
    sc_signal< sc_logic > grp_write_image_fu_256_C_buffer_7_ce0;
    sc_signal< sc_logic > grp_write_image_fu_256_m_axi_c_AWVALID;
    sc_signal< sc_lv<32> > grp_write_image_fu_256_m_axi_c_AWADDR;
    sc_signal< sc_lv<1> > grp_write_image_fu_256_m_axi_c_AWID;
    sc_signal< sc_lv<32> > grp_write_image_fu_256_m_axi_c_AWLEN;
    sc_signal< sc_lv<3> > grp_write_image_fu_256_m_axi_c_AWSIZE;
    sc_signal< sc_lv<2> > grp_write_image_fu_256_m_axi_c_AWBURST;
    sc_signal< sc_lv<2> > grp_write_image_fu_256_m_axi_c_AWLOCK;
    sc_signal< sc_lv<4> > grp_write_image_fu_256_m_axi_c_AWCACHE;
    sc_signal< sc_lv<3> > grp_write_image_fu_256_m_axi_c_AWPROT;
    sc_signal< sc_lv<4> > grp_write_image_fu_256_m_axi_c_AWQOS;
    sc_signal< sc_lv<4> > grp_write_image_fu_256_m_axi_c_AWREGION;
    sc_signal< sc_lv<1> > grp_write_image_fu_256_m_axi_c_AWUSER;
    sc_signal< sc_logic > grp_write_image_fu_256_m_axi_c_WVALID;
    sc_signal< sc_lv<16> > grp_write_image_fu_256_m_axi_c_WDATA;
    sc_signal< sc_lv<2> > grp_write_image_fu_256_m_axi_c_WSTRB;
    sc_signal< sc_logic > grp_write_image_fu_256_m_axi_c_WLAST;
    sc_signal< sc_lv<1> > grp_write_image_fu_256_m_axi_c_WID;
    sc_signal< sc_lv<1> > grp_write_image_fu_256_m_axi_c_WUSER;
    sc_signal< sc_logic > grp_write_image_fu_256_m_axi_c_ARVALID;
    sc_signal< sc_lv<32> > grp_write_image_fu_256_m_axi_c_ARADDR;
    sc_signal< sc_lv<1> > grp_write_image_fu_256_m_axi_c_ARID;
    sc_signal< sc_lv<32> > grp_write_image_fu_256_m_axi_c_ARLEN;
    sc_signal< sc_lv<3> > grp_write_image_fu_256_m_axi_c_ARSIZE;
    sc_signal< sc_lv<2> > grp_write_image_fu_256_m_axi_c_ARBURST;
    sc_signal< sc_lv<2> > grp_write_image_fu_256_m_axi_c_ARLOCK;
    sc_signal< sc_lv<4> > grp_write_image_fu_256_m_axi_c_ARCACHE;
    sc_signal< sc_lv<3> > grp_write_image_fu_256_m_axi_c_ARPROT;
    sc_signal< sc_lv<4> > grp_write_image_fu_256_m_axi_c_ARQOS;
    sc_signal< sc_lv<4> > grp_write_image_fu_256_m_axi_c_ARREGION;
    sc_signal< sc_lv<1> > grp_write_image_fu_256_m_axi_c_ARUSER;
    sc_signal< sc_logic > grp_write_image_fu_256_m_axi_c_RREADY;
    sc_signal< sc_logic > grp_write_image_fu_256_m_axi_c_BREADY;
    sc_signal< sc_logic > grp_read_color_fu_271_ap_start;
    sc_signal< sc_logic > grp_read_color_fu_271_ap_done;
    sc_signal< sc_logic > grp_read_color_fu_271_ap_idle;
    sc_signal< sc_logic > grp_read_color_fu_271_ap_ready;
    sc_signal< sc_logic > grp_read_color_fu_271_m_axi_a_AWVALID;
    sc_signal< sc_lv<32> > grp_read_color_fu_271_m_axi_a_AWADDR;
    sc_signal< sc_lv<1> > grp_read_color_fu_271_m_axi_a_AWID;
    sc_signal< sc_lv<32> > grp_read_color_fu_271_m_axi_a_AWLEN;
    sc_signal< sc_lv<3> > grp_read_color_fu_271_m_axi_a_AWSIZE;
    sc_signal< sc_lv<2> > grp_read_color_fu_271_m_axi_a_AWBURST;
    sc_signal< sc_lv<2> > grp_read_color_fu_271_m_axi_a_AWLOCK;
    sc_signal< sc_lv<4> > grp_read_color_fu_271_m_axi_a_AWCACHE;
    sc_signal< sc_lv<3> > grp_read_color_fu_271_m_axi_a_AWPROT;
    sc_signal< sc_lv<4> > grp_read_color_fu_271_m_axi_a_AWQOS;
    sc_signal< sc_lv<4> > grp_read_color_fu_271_m_axi_a_AWREGION;
    sc_signal< sc_lv<1> > grp_read_color_fu_271_m_axi_a_AWUSER;
    sc_signal< sc_logic > grp_read_color_fu_271_m_axi_a_WVALID;
    sc_signal< sc_lv<16> > grp_read_color_fu_271_m_axi_a_WDATA;
    sc_signal< sc_lv<2> > grp_read_color_fu_271_m_axi_a_WSTRB;
    sc_signal< sc_logic > grp_read_color_fu_271_m_axi_a_WLAST;
    sc_signal< sc_lv<1> > grp_read_color_fu_271_m_axi_a_WID;
    sc_signal< sc_lv<1> > grp_read_color_fu_271_m_axi_a_WUSER;
    sc_signal< sc_logic > grp_read_color_fu_271_m_axi_a_ARVALID;
    sc_signal< sc_lv<32> > grp_read_color_fu_271_m_axi_a_ARADDR;
    sc_signal< sc_lv<1> > grp_read_color_fu_271_m_axi_a_ARID;
    sc_signal< sc_lv<32> > grp_read_color_fu_271_m_axi_a_ARLEN;
    sc_signal< sc_lv<3> > grp_read_color_fu_271_m_axi_a_ARSIZE;
    sc_signal< sc_lv<2> > grp_read_color_fu_271_m_axi_a_ARBURST;
    sc_signal< sc_lv<2> > grp_read_color_fu_271_m_axi_a_ARLOCK;
    sc_signal< sc_lv<4> > grp_read_color_fu_271_m_axi_a_ARCACHE;
    sc_signal< sc_lv<3> > grp_read_color_fu_271_m_axi_a_ARPROT;
    sc_signal< sc_lv<4> > grp_read_color_fu_271_m_axi_a_ARQOS;
    sc_signal< sc_lv<4> > grp_read_color_fu_271_m_axi_a_ARREGION;
    sc_signal< sc_lv<1> > grp_read_color_fu_271_m_axi_a_ARUSER;
    sc_signal< sc_logic > grp_read_color_fu_271_m_axi_a_RREADY;
    sc_signal< sc_logic > grp_read_color_fu_271_m_axi_a_BREADY;
    sc_signal< sc_lv<12> > grp_read_color_fu_271_A_buffer_0_address0;
    sc_signal< sc_logic > grp_read_color_fu_271_A_buffer_0_ce0;
    sc_signal< sc_logic > grp_read_color_fu_271_A_buffer_0_we0;
    sc_signal< sc_lv<16> > grp_read_color_fu_271_A_buffer_0_d0;
    sc_signal< sc_lv<12> > grp_read_color_fu_271_A_buffer_1_address0;
    sc_signal< sc_logic > grp_read_color_fu_271_A_buffer_1_ce0;
    sc_signal< sc_logic > grp_read_color_fu_271_A_buffer_1_we0;
    sc_signal< sc_lv<16> > grp_read_color_fu_271_A_buffer_1_d0;
    sc_signal< sc_lv<12> > grp_read_color_fu_271_A_buffer_2_address0;
    sc_signal< sc_logic > grp_read_color_fu_271_A_buffer_2_ce0;
    sc_signal< sc_logic > grp_read_color_fu_271_A_buffer_2_we0;
    sc_signal< sc_lv<16> > grp_read_color_fu_271_A_buffer_2_d0;
    sc_signal< sc_lv<12> > grp_read_color_fu_271_A_buffer_3_address0;
    sc_signal< sc_logic > grp_read_color_fu_271_A_buffer_3_ce0;
    sc_signal< sc_logic > grp_read_color_fu_271_A_buffer_3_we0;
    sc_signal< sc_lv<16> > grp_read_color_fu_271_A_buffer_3_d0;
    sc_signal< sc_lv<12> > grp_read_color_fu_271_A_buffer_4_address0;
    sc_signal< sc_logic > grp_read_color_fu_271_A_buffer_4_ce0;
    sc_signal< sc_logic > grp_read_color_fu_271_A_buffer_4_we0;
    sc_signal< sc_lv<16> > grp_read_color_fu_271_A_buffer_4_d0;
    sc_signal< sc_lv<12> > grp_read_color_fu_271_A_buffer_5_address0;
    sc_signal< sc_logic > grp_read_color_fu_271_A_buffer_5_ce0;
    sc_signal< sc_logic > grp_read_color_fu_271_A_buffer_5_we0;
    sc_signal< sc_lv<16> > grp_read_color_fu_271_A_buffer_5_d0;
    sc_signal< sc_lv<12> > grp_read_color_fu_271_A_buffer_6_address0;
    sc_signal< sc_logic > grp_read_color_fu_271_A_buffer_6_ce0;
    sc_signal< sc_logic > grp_read_color_fu_271_A_buffer_6_we0;
    sc_signal< sc_lv<16> > grp_read_color_fu_271_A_buffer_6_d0;
    sc_signal< sc_lv<12> > grp_read_color_fu_271_A_buffer_7_address0;
    sc_signal< sc_logic > grp_read_color_fu_271_A_buffer_7_ce0;
    sc_signal< sc_logic > grp_read_color_fu_271_A_buffer_7_we0;
    sc_signal< sc_lv<16> > grp_read_color_fu_271_A_buffer_7_d0;
    sc_signal< sc_logic > grp_read_IR_fu_294_ap_start;
    sc_signal< sc_logic > grp_read_IR_fu_294_ap_done;
    sc_signal< sc_logic > grp_read_IR_fu_294_ap_idle;
    sc_signal< sc_logic > grp_read_IR_fu_294_ap_ready;
    sc_signal< sc_logic > grp_read_IR_fu_294_m_axi_b_AWVALID;
    sc_signal< sc_lv<32> > grp_read_IR_fu_294_m_axi_b_AWADDR;
    sc_signal< sc_lv<1> > grp_read_IR_fu_294_m_axi_b_AWID;
    sc_signal< sc_lv<32> > grp_read_IR_fu_294_m_axi_b_AWLEN;
    sc_signal< sc_lv<3> > grp_read_IR_fu_294_m_axi_b_AWSIZE;
    sc_signal< sc_lv<2> > grp_read_IR_fu_294_m_axi_b_AWBURST;
    sc_signal< sc_lv<2> > grp_read_IR_fu_294_m_axi_b_AWLOCK;
    sc_signal< sc_lv<4> > grp_read_IR_fu_294_m_axi_b_AWCACHE;
    sc_signal< sc_lv<3> > grp_read_IR_fu_294_m_axi_b_AWPROT;
    sc_signal< sc_lv<4> > grp_read_IR_fu_294_m_axi_b_AWQOS;
    sc_signal< sc_lv<4> > grp_read_IR_fu_294_m_axi_b_AWREGION;
    sc_signal< sc_lv<1> > grp_read_IR_fu_294_m_axi_b_AWUSER;
    sc_signal< sc_logic > grp_read_IR_fu_294_m_axi_b_WVALID;
    sc_signal< sc_lv<16> > grp_read_IR_fu_294_m_axi_b_WDATA;
    sc_signal< sc_lv<2> > grp_read_IR_fu_294_m_axi_b_WSTRB;
    sc_signal< sc_logic > grp_read_IR_fu_294_m_axi_b_WLAST;
    sc_signal< sc_lv<1> > grp_read_IR_fu_294_m_axi_b_WID;
    sc_signal< sc_lv<1> > grp_read_IR_fu_294_m_axi_b_WUSER;
    sc_signal< sc_logic > grp_read_IR_fu_294_m_axi_b_ARVALID;
    sc_signal< sc_lv<32> > grp_read_IR_fu_294_m_axi_b_ARADDR;
    sc_signal< sc_lv<1> > grp_read_IR_fu_294_m_axi_b_ARID;
    sc_signal< sc_lv<32> > grp_read_IR_fu_294_m_axi_b_ARLEN;
    sc_signal< sc_lv<3> > grp_read_IR_fu_294_m_axi_b_ARSIZE;
    sc_signal< sc_lv<2> > grp_read_IR_fu_294_m_axi_b_ARBURST;
    sc_signal< sc_lv<2> > grp_read_IR_fu_294_m_axi_b_ARLOCK;
    sc_signal< sc_lv<4> > grp_read_IR_fu_294_m_axi_b_ARCACHE;
    sc_signal< sc_lv<3> > grp_read_IR_fu_294_m_axi_b_ARPROT;
    sc_signal< sc_lv<4> > grp_read_IR_fu_294_m_axi_b_ARQOS;
    sc_signal< sc_lv<4> > grp_read_IR_fu_294_m_axi_b_ARREGION;
    sc_signal< sc_lv<1> > grp_read_IR_fu_294_m_axi_b_ARUSER;
    sc_signal< sc_logic > grp_read_IR_fu_294_m_axi_b_RREADY;
    sc_signal< sc_logic > grp_read_IR_fu_294_m_axi_b_BREADY;
    sc_signal< sc_lv<12> > grp_read_IR_fu_294_B_buffer_0_address0;
    sc_signal< sc_logic > grp_read_IR_fu_294_B_buffer_0_ce0;
    sc_signal< sc_logic > grp_read_IR_fu_294_B_buffer_0_we0;
    sc_signal< sc_lv<16> > grp_read_IR_fu_294_B_buffer_0_d0;
    sc_signal< sc_lv<12> > grp_read_IR_fu_294_B_buffer_1_address0;
    sc_signal< sc_logic > grp_read_IR_fu_294_B_buffer_1_ce0;
    sc_signal< sc_logic > grp_read_IR_fu_294_B_buffer_1_we0;
    sc_signal< sc_lv<16> > grp_read_IR_fu_294_B_buffer_1_d0;
    sc_signal< sc_lv<12> > grp_read_IR_fu_294_B_buffer_2_address0;
    sc_signal< sc_logic > grp_read_IR_fu_294_B_buffer_2_ce0;
    sc_signal< sc_logic > grp_read_IR_fu_294_B_buffer_2_we0;
    sc_signal< sc_lv<16> > grp_read_IR_fu_294_B_buffer_2_d0;
    sc_signal< sc_lv<12> > grp_read_IR_fu_294_B_buffer_3_address0;
    sc_signal< sc_logic > grp_read_IR_fu_294_B_buffer_3_ce0;
    sc_signal< sc_logic > grp_read_IR_fu_294_B_buffer_3_we0;
    sc_signal< sc_lv<16> > grp_read_IR_fu_294_B_buffer_3_d0;
    sc_signal< sc_lv<12> > grp_read_IR_fu_294_B_buffer_4_address0;
    sc_signal< sc_logic > grp_read_IR_fu_294_B_buffer_4_ce0;
    sc_signal< sc_logic > grp_read_IR_fu_294_B_buffer_4_we0;
    sc_signal< sc_lv<16> > grp_read_IR_fu_294_B_buffer_4_d0;
    sc_signal< sc_lv<12> > grp_read_IR_fu_294_B_buffer_5_address0;
    sc_signal< sc_logic > grp_read_IR_fu_294_B_buffer_5_ce0;
    sc_signal< sc_logic > grp_read_IR_fu_294_B_buffer_5_we0;
    sc_signal< sc_lv<16> > grp_read_IR_fu_294_B_buffer_5_d0;
    sc_signal< sc_lv<12> > grp_read_IR_fu_294_B_buffer_6_address0;
    sc_signal< sc_logic > grp_read_IR_fu_294_B_buffer_6_ce0;
    sc_signal< sc_logic > grp_read_IR_fu_294_B_buffer_6_we0;
    sc_signal< sc_lv<16> > grp_read_IR_fu_294_B_buffer_6_d0;
    sc_signal< sc_lv<12> > grp_read_IR_fu_294_B_buffer_7_address0;
    sc_signal< sc_logic > grp_read_IR_fu_294_B_buffer_7_ce0;
    sc_signal< sc_logic > grp_read_IR_fu_294_B_buffer_7_we0;
    sc_signal< sc_lv<16> > grp_read_IR_fu_294_B_buffer_7_d0;
    sc_signal< sc_logic > grp_IDWT_fu_192_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > grp_DWT_color_fu_204_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > grp_DWT_IR_fu_216_ap_start_reg;
    sc_signal< sc_logic > grp_Filter_fu_228_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > grp_write_image_fu_256_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > grp_read_color_fu_271_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > grp_read_IR_fu_294_ap_start_reg;
    sc_signal< sc_lv<10> > ap_NS_fsm;
    sc_signal< bool > ap_block_state2_on_subcall_done;
    sc_signal< bool > ap_block_state4_on_subcall_done;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<10> ap_ST_fsm_state1;
    static const sc_lv<10> ap_ST_fsm_state2;
    static const sc_lv<10> ap_ST_fsm_state3;
    static const sc_lv<10> ap_ST_fsm_state4;
    static const sc_lv<10> ap_ST_fsm_state5;
    static const sc_lv<10> ap_ST_fsm_state6;
    static const sc_lv<10> ap_ST_fsm_state7;
    static const sc_lv<10> ap_ST_fsm_state8;
    static const sc_lv<10> ap_ST_fsm_state9;
    static const sc_lv<10> ap_ST_fsm_state10;
    static const sc_lv<32> ap_const_lv32_0;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_DATA_A_USER_VALUE;
    static const int C_M_AXI_DATA_A_PROT_VALUE;
    static const int C_M_AXI_DATA_A_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const int C_M_AXI_DATA_B_USER_VALUE;
    static const int C_M_AXI_DATA_B_PROT_VALUE;
    static const int C_M_AXI_DATA_B_CACHE_VALUE;
    static const int C_M_AXI_DATA_C_USER_VALUE;
    static const int C_M_AXI_DATA_C_PROT_VALUE;
    static const int C_M_AXI_DATA_C_CACHE_VALUE;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_1F;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const7();
    void thread_ap_clk_no_reset_();
    void thread_A_buffer_0_address0();
    void thread_A_buffer_0_ce0();
    void thread_A_buffer_0_d0();
    void thread_A_buffer_0_we0();
    void thread_A_buffer_1_address0();
    void thread_A_buffer_1_ce0();
    void thread_A_buffer_1_d0();
    void thread_A_buffer_1_we0();
    void thread_A_buffer_2_address0();
    void thread_A_buffer_2_ce0();
    void thread_A_buffer_2_d0();
    void thread_A_buffer_2_we0();
    void thread_A_buffer_3_address0();
    void thread_A_buffer_3_ce0();
    void thread_A_buffer_3_d0();
    void thread_A_buffer_3_we0();
    void thread_A_buffer_4_address0();
    void thread_A_buffer_4_ce0();
    void thread_A_buffer_4_d0();
    void thread_A_buffer_4_we0();
    void thread_A_buffer_5_address0();
    void thread_A_buffer_5_ce0();
    void thread_A_buffer_5_d0();
    void thread_A_buffer_5_we0();
    void thread_A_buffer_6_address0();
    void thread_A_buffer_6_ce0();
    void thread_A_buffer_6_d0();
    void thread_A_buffer_6_we0();
    void thread_A_buffer_7_address0();
    void thread_A_buffer_7_ce0();
    void thread_A_buffer_7_d0();
    void thread_A_buffer_7_we0();
    void thread_B_buffer_0_address0();
    void thread_B_buffer_0_ce0();
    void thread_B_buffer_0_d0();
    void thread_B_buffer_0_we0();
    void thread_B_buffer_1_address0();
    void thread_B_buffer_1_ce0();
    void thread_B_buffer_1_d0();
    void thread_B_buffer_1_we0();
    void thread_B_buffer_2_address0();
    void thread_B_buffer_2_ce0();
    void thread_B_buffer_2_d0();
    void thread_B_buffer_2_we0();
    void thread_B_buffer_3_address0();
    void thread_B_buffer_3_ce0();
    void thread_B_buffer_3_d0();
    void thread_B_buffer_3_we0();
    void thread_B_buffer_4_address0();
    void thread_B_buffer_4_ce0();
    void thread_B_buffer_4_d0();
    void thread_B_buffer_4_we0();
    void thread_B_buffer_5_address0();
    void thread_B_buffer_5_ce0();
    void thread_B_buffer_5_d0();
    void thread_B_buffer_5_we0();
    void thread_B_buffer_6_address0();
    void thread_B_buffer_6_ce0();
    void thread_B_buffer_6_d0();
    void thread_B_buffer_6_we0();
    void thread_B_buffer_7_address0();
    void thread_B_buffer_7_ce0();
    void thread_B_buffer_7_d0();
    void thread_B_buffer_7_we0();
    void thread_C_buffer_0_address0();
    void thread_C_buffer_0_ce0();
    void thread_C_buffer_0_d0();
    void thread_C_buffer_0_we0();
    void thread_C_buffer_1_address0();
    void thread_C_buffer_1_ce0();
    void thread_C_buffer_1_d0();
    void thread_C_buffer_1_we0();
    void thread_C_buffer_2_address0();
    void thread_C_buffer_2_ce0();
    void thread_C_buffer_2_d0();
    void thread_C_buffer_2_we0();
    void thread_C_buffer_3_address0();
    void thread_C_buffer_3_ce0();
    void thread_C_buffer_3_d0();
    void thread_C_buffer_3_we0();
    void thread_C_buffer_4_address0();
    void thread_C_buffer_4_ce0();
    void thread_C_buffer_4_d0();
    void thread_C_buffer_4_we0();
    void thread_C_buffer_5_address0();
    void thread_C_buffer_5_ce0();
    void thread_C_buffer_5_d0();
    void thread_C_buffer_5_we0();
    void thread_C_buffer_6_address0();
    void thread_C_buffer_6_ce0();
    void thread_C_buffer_6_d0();
    void thread_C_buffer_6_we0();
    void thread_C_buffer_7_address0();
    void thread_C_buffer_7_ce0();
    void thread_C_buffer_7_d0();
    void thread_C_buffer_7_we0();
    void thread_DATA_A_ARVALID();
    void thread_DATA_A_RREADY();
    void thread_DATA_B_ARVALID();
    void thread_DATA_B_RREADY();
    void thread_DATA_C_AWVALID();
    void thread_DATA_C_BREADY();
    void thread_DATA_C_WVALID();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_state2_on_subcall_done();
    void thread_ap_block_state4_on_subcall_done();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_grp_DWT_IR_fu_216_ap_start();
    void thread_grp_DWT_color_fu_204_ap_start();
    void thread_grp_Filter_fu_228_ap_start();
    void thread_grp_IDWT_fu_192_ap_start();
    void thread_grp_read_IR_fu_294_ap_start();
    void thread_grp_read_color_fu_271_ap_start();
    void thread_grp_write_image_fu_256_ap_start();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
