// Seed: 3590583381
module module_0 (
    input tri0 id_0
);
  tri id_2;
  assign id_3 = id_2.id_0 - id_0;
  bit id_4, id_5;
  wire id_6, id_7;
  assign id_5 = 1;
  wire id_8;
  assign id_7 = id_6;
  always id_4 <= id_4;
endmodule
module module_1 (
    output tri0 id_0,
    output uwire id_1,
    output uwire id_2,
    input tri1 id_3,
    output tri0 id_4,
    input supply1 id_5,
    input wor id_6,
    output supply1 id_7,
    output tri0 id_8,
    output wor id_9
);
  assign id_9 = id_3;
  tri1 id_11 = 1, id_12, id_13, id_14, id_15 = id_5;
  module_0 modCall_1 (id_6);
  assign modCall_1.type_0 = 0;
  wire id_16;
  wire id_17;
endmodule
