@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Running 'C:/Xilinx/Vivado_HLS/2014.4/bin/unwrapped/win64.o/vivado_hls.exe'
            for user 'Fynn' on host 'esit044' (Windows NT_amd64 version 6.1) on Fri Jun 26 18:13:33 +0200 2015
            in directory 'C:/Xilinx/Projects/threshold_IP_hls'
@I [HLS-10] Opening project 'C:/Xilinx/Projects/threshold_IP_hls/threshold_IP'.
@I [HLS-10] Opening solution 'C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1'.
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.

****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'c:/Xilinx/Vivado/2014.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'c:/Xilinx/Vivado/2014.4/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'toThreshold_ap_dadd_3_full_dsp_64'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toThreshold_ap_dadd_3_full_dsp_64' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'toThreshold_ap_dadd_3_full_dsp_64'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toThreshold_ap_dadd_3_full_dsp_64' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'toThreshold_ap_dcmp_0_no_dsp_64'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toThreshold_ap_dcmp_0_no_dsp_64' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'toThreshold_ap_dcmp_0_no_dsp_64'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toThreshold_ap_dcmp_0_no_dsp_64' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'toThreshold_ap_ddiv_29_no_dsp_64'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toThreshold_ap_ddiv_29_no_dsp_64' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'toThreshold_ap_ddiv_29_no_dsp_64'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toThreshold_ap_ddiv_29_no_dsp_64' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'toThreshold_ap_dmul_4_max_dsp_64'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toThreshold_ap_dmul_4_max_dsp_64' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'toThreshold_ap_dmul_4_max_dsp_64'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toThreshold_ap_dmul_4_max_dsp_64' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'toThreshold_ap_dsub_3_full_dsp_64'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toThreshold_ap_dsub_3_full_dsp_64' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'toThreshold_ap_dsub_3_full_dsp_64'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toThreshold_ap_dsub_3_full_dsp_64' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'toThreshold_ap_sitodp_4_no_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toThreshold_ap_sitodp_4_no_dsp_32' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'toThreshold_ap_sitodp_4_no_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toThreshold_ap_sitodp_4_no_dsp_32' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'toThreshold_ap_uitodp_4_no_dsp_8'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toThreshold_ap_uitodp_4_no_dsp_8' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'toThreshold_ap_uitodp_4_no_dsp_8'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toThreshold_ap_uitodp_4_no_dsp_8' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [Common 17-206] Exiting Vivado at Fri Jun 26 18:14:11 2015...
@I [IMPL-8] Starting RTL evaluation using Vivado ...

C:\Xilinx\Projects\threshold_IP_hls\threshold_IP\solution1\impl\verilog>vivado  -notrace -mode batch -source run_vivado.tcl   || exit $? 

****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'c:/Xilinx/Vivado/2014.4/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'toThreshold_ap_dadd_3_full_dsp_64'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toThreshold_ap_dadd_3_full_dsp_64' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'toThreshold_ap_dadd_3_full_dsp_64'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toThreshold_ap_dadd_3_full_dsp_64' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'toThreshold_ap_dcmp_0_no_dsp_64'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toThreshold_ap_dcmp_0_no_dsp_64' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'toThreshold_ap_dcmp_0_no_dsp_64'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toThreshold_ap_dcmp_0_no_dsp_64' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'toThreshold_ap_ddiv_29_no_dsp_64'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toThreshold_ap_ddiv_29_no_dsp_64' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'toThreshold_ap_ddiv_29_no_dsp_64'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toThreshold_ap_ddiv_29_no_dsp_64' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'toThreshold_ap_dmul_4_max_dsp_64'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toThreshold_ap_dmul_4_max_dsp_64' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'toThreshold_ap_dmul_4_max_dsp_64'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toThreshold_ap_dmul_4_max_dsp_64' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'toThreshold_ap_dsub_3_full_dsp_64'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toThreshold_ap_dsub_3_full_dsp_64' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'toThreshold_ap_dsub_3_full_dsp_64'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toThreshold_ap_dsub_3_full_dsp_64' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'toThreshold_ap_sitodp_4_no_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toThreshold_ap_sitodp_4_no_dsp_32' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'toThreshold_ap_sitodp_4_no_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toThreshold_ap_sitodp_4_no_dsp_32' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'toThreshold_ap_uitodp_4_no_dsp_8'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toThreshold_ap_uitodp_4_no_dsp_8' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'toThreshold_ap_uitodp_4_no_dsp_8'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toThreshold_ap_uitodp_4_no_dsp_8' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
[Fri Jun 26 18:14:24 2015] Launched synth_1...
Run output will be captured here: C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.runs/synth_1/runme.log
[Fri Jun 26 18:14:24 2015] Waiting for synth_1 to finish...

*** Running vivado
    with args -log toThreshold.vds -m64 -mode batch -messageDb vivado.pb -source toThreshold.tcl


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source toThreshold.tcl
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg484-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.cache/wt [current_project]
# set_property parent.project_path C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# read_ip c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/toThreshold_ap_dadd_3_full_dsp_64.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'c:/Xilinx/Vivado/2014.4/data/ip'.
# set_property is_locked true [get_files c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/toThreshold_ap_dadd_3_full_dsp_64.xci]
# read_ip c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dcmp_0_no_dsp_64/toThreshold_ap_dcmp_0_no_dsp_64.xci
# set_property is_locked true [get_files c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dcmp_0_no_dsp_64/toThreshold_ap_dcmp_0_no_dsp_64.xci]
# read_ip c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_ddiv_29_no_dsp_64/toThreshold_ap_ddiv_29_no_dsp_64.xci
# set_property is_locked true [get_files c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_ddiv_29_no_dsp_64/toThreshold_ap_ddiv_29_no_dsp_64.xci]
# read_ip c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dmul_4_max_dsp_64/toThreshold_ap_dmul_4_max_dsp_64.xci
# set_property is_locked true [get_files c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dmul_4_max_dsp_64/toThreshold_ap_dmul_4_max_dsp_64.xci]
# read_ip c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dsub_3_full_dsp_64/toThreshold_ap_dsub_3_full_dsp_64.xci
# set_property is_locked true [get_files c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dsub_3_full_dsp_64/toThreshold_ap_dsub_3_full_dsp_64.xci]
# read_ip c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_sitodp_4_no_dsp_32/toThreshold_ap_sitodp_4_no_dsp_32.xci
# set_property is_locked true [get_files c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_sitodp_4_no_dsp_32/toThreshold_ap_sitodp_4_no_dsp_32.xci]
# read_ip c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_uitodp_4_no_dsp_8/toThreshold_ap_uitodp_4_no_dsp_8.xci
# set_property is_locked true [get_files c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_uitodp_4_no_dsp_8/toThreshold_ap_uitodp_4_no_dsp_8.xci]
# read_verilog -library xil_defaultlib {
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_borderInterpolate.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_dadd_64ns_64ns_64_5_full_dsp.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_dcmp_64ns_64ns_1_1.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_ddiv_64ns_64ns_64_31.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_dmul_64ns_64ns_64_6_max_dsp.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_dsub_64ns_64ns_64_5_full_dsp.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D_1.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Loop_LineBufferLoop_proc_lineBuffer_val_0.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_sitodp_32ns_64_6.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_uitodp_8ns_64_6.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_absvalueMat_data_stream_0_V.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_angleMat_data_stream_0_V.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blurMat_cols_V.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blurMat_data_stream_0_V.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blurMat_rows_V.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelxMat_cols_V.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelxMat_cols_V_channel.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelxMat_data_stream_0_V.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelxMat_rows_V.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelxMat_rows_V_channel.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelyMat_cols_V.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelyMat_cols_V_channel.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelyMat_data_stream_0_V.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelyMat_rows_V.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelyMat_rows_V_channel.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_dilateMat_cols_V.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_dilateMat_cols_V_channel.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_dilateMat_data_stream_0_V.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_dilateMat_rows_V.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_dilateMat_rows_V_channel.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_grayMat_cols_V.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_grayMat_data_stream_0_V.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_grayMat_rows_V.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_inMat_cols_V_channel.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_inMat_cols_V_channel1.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_inMat_data_stream_0_V.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_inMat_data_stream_1_V.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_inMat_data_stream_2_V.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_inMat_rows_V_channel.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_inMat_rows_V_channel1.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_nmsupressionMat_cols_V.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_nmsupressionMat_data_stream_0.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_nmsupressionMat_rows_V.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_outMat_cols_V.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_outMat_data_stream_0_V.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_outMat_rows_V.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_sobelxMat_data_stream_0_V.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_sobelyMat_data_stream_0_V.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_threshMat_cols_V.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_threshMat_data_stream_0_V.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_threshMat_rows_V.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_AXIvideo2Mat.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Block_proc.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_CvtColor.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Dilate_0_0_1080_1920_1.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Dilate_0_0_1080_1920_s.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Duplicate_1080_1920_0_0_s.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_GaussianBlur.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Loop_GradientLoop_proc.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Loop_LineBufferLoop_proc.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Mat2AXIvideo_8_1080_1920_0_s.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Sobel.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Sobel_1.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Threshold_1080_1920_0_0_s.v
#   C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold.v
# }
# read_xdc C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold.xdc
# set_property used_in_implementation false [get_files C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file toThreshold.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top toThreshold -part xc7z020clg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top toThreshold -part xc7z020clg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.02' and will expire in -118 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:43 ; elapsed = 00:02:47 . Memory (MB): peak = 261.563 ; gain = 99.863
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'toThreshold' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold.v:12]
INFO: [Synth 8-638] synthesizing module 'toThreshold_Block_proc' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Block_proc.v:10]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Block_proc.v:122]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_Block_proc' (1#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Block_proc.v:10]
INFO: [Synth 8-638] synthesizing module 'toThreshold_AXIvideo2Mat' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_AXIvideo2Mat.v:10]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_AXIvideo2Mat.v:102]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_AXIvideo2Mat' (2#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_AXIvideo2Mat.v:10]
INFO: [Synth 8-638] synthesizing module 'toThreshold_CvtColor' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_CvtColor.v:10]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_CvtColor.v:88]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_CvtColor' (3#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_CvtColor.v:10]
INFO: [Synth 8-638] synthesizing module 'toThreshold_Threshold_1080_1920_0_0_s' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Threshold_1080_1920_0_0_s.v:10]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Threshold_1080_1920_0_0_s.v:73]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_Threshold_1080_1920_0_0_s' (4#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Threshold_1080_1920_0_0_s.v:10]
INFO: [Synth 8-638] synthesizing module 'toThreshold_Dilate_0_0_1080_1920_s' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Dilate_0_0_1080_1920_s.v:10]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Dilate_0_0_1080_1920_s.v:82]
INFO: [Synth 8-638] synthesizing module 'toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0.v:54]
INFO: [Synth 8-638] synthesizing module 'toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0.v:9]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0.v:24]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram' (5#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0' (6#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0.v:54]
INFO: [Synth 8-638] synthesizing module 'toThreshold_borderInterpolate' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_borderInterpolate.v:10]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_borderInterpolate' (7#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_borderInterpolate.v:10]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_Dilate_0_0_1080_1920_s' (8#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Dilate_0_0_1080_1920_s.v:10]
INFO: [Synth 8-638] synthesizing module 'toThreshold_GaussianBlur' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_GaussianBlur.v:10]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_GaussianBlur.v:59]
INFO: [Synth 8-638] synthesizing module 'toThreshold_Filter2D' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:10]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:96]
INFO: [Synth 8-4472] Detected and applied attribute use_dsp48 = no [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:316]
INFO: [Synth 8-4472] Detected and applied attribute use_dsp48 = no [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:337]
INFO: [Synth 8-4472] Detected and applied attribute use_dsp48 = no [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:347]
INFO: [Synth 8-4472] Detected and applied attribute use_dsp48 = no [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:616]
INFO: [Synth 8-4472] Detected and applied attribute use_dsp48 = no [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:641]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_Filter2D' (9#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:10]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_GaussianBlur' (10#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_GaussianBlur.v:10]
INFO: [Synth 8-638] synthesizing module 'toThreshold_Duplicate_1080_1920_0_0_s' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Duplicate_1080_1920_0_0_s.v:10]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Duplicate_1080_1920_0_0_s.v:81]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_Duplicate_1080_1920_0_0_s' (11#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Duplicate_1080_1920_0_0_s.v:10]
INFO: [Synth 8-638] synthesizing module 'toThreshold_Sobel' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Sobel.v:10]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Sobel.v:71]
INFO: [Synth 8-638] synthesizing module 'toThreshold_Filter2D_1' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D_1.v:10]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D_1.v:128]
INFO: [Synth 8-4472] Detected and applied attribute use_dsp48 = no [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D_1.v:677]
INFO: [Synth 8-4472] Detected and applied attribute use_dsp48 = no [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D_1.v:695]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_Filter2D_1' (12#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_Sobel' (13#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Sobel.v:10]
INFO: [Synth 8-638] synthesizing module 'toThreshold_Sobel_1' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Sobel_1.v:10]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Sobel_1.v:69]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_Sobel_1' (14#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Sobel_1.v:10]
INFO: [Synth 8-638] synthesizing module 'toThreshold_Loop_GradientLoop_proc' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Loop_GradientLoop_proc.v:10]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Loop_GradientLoop_proc.v:103]
INFO: [Synth 8-638] synthesizing module 'toThreshold_dsub_64ns_64ns_64_5_full_dsp' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_dsub_64ns_64ns_64_5_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'toThreshold_ap_dsub_3_full_dsp_64' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dsub_3_full_dsp_64/synth/toThreshold_ap_dsub_3_full_dsp_64.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:84893' bound to instance 'U0' of component 'floating_point_v7_0' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dsub_3_full_dsp_64/synth/toThreshold_ap_dsub_3_full_dsp_64.vhd:195]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized0' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83233' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85018]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized0' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv' (15#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_add' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:55913]
INFO: [Synth 8-638] synthesizing module 'flt_add_logic' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:50836]
INFO: [Synth 8-638] synthesizing module 'delay' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' (15#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay' (16#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized0' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' (16#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized0' (16#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'align_add' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:37218]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized1' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' (16#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized1' (16#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized2' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' (16#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized2' (16#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized3' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' (16#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized3' (16#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized4' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' (16#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized4' (16#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized5' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' (16#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized5' (16#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'alignment' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:36185]
INFO: [Synth 8-638] synthesizing module 'zero_det_sel' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:29489]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized6' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized6' (16#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain' (17#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im' (18#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized7' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' (18#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized7' (18#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized8' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' (18#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized8' (18#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-113] binding component instance 'MUX0' to cell 'MUXF7' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:29713]
INFO: [Synth 8-113] binding component instance 'MUX1' to cell 'MUXF7' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:29720]
INFO: [Synth 8-113] binding component instance 'MUX2' to cell 'MUXF8' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:29727]
INFO: [Synth 8-256] done synthesizing module 'zero_det_sel' (19#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:29489]
INFO: [Synth 8-638] synthesizing module 'shift_msb_first' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:29890]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:29980]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized9' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' (19#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized9' (19#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'shift_msb_first' (20#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:29890]
INFO: [Synth 8-256] done synthesizing module 'alignment' (21#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:36185]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized10' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' (21#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized10' (21#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized11' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' (21#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized11' (21#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'addsub' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:34128]
INFO: [Synth 8-638] synthesizing module 'addsub_dsp' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:33688]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized12' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' (21#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized12' (21#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized13' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' (21#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized13' (21#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized14' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' (21#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized14' (21#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized15' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' (21#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized15' (21#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized16' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' (21#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized16' (21#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized17' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' (21#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized17' (21#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32422]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper' (22#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized0' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized18' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized37' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized37' (22#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized18' (22#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32422]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized0' (22#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized19' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized39' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized39' (22#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized19' (22#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized20' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized20' (22#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized0' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized21' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized41' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized41' (22#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized21' (22#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized22' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized22' (22#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized23' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized43' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized43' (22#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized23' (22#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized0' (22#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized24' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized45' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized45' (22#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized24' (22#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'addsub_dsp' (23#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:33688]
INFO: [Synth 8-256] done synthesizing module 'addsub' (24#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:34128]
INFO: [Synth 8-3936] Found unconnected internal register 'abs_dist_mux_reg' and it is trimmed from '12' to '11' bits. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:37363]
INFO: [Synth 8-3936] Found unconnected internal register 'abs_dist_int_mux_reg' and it is trimmed from '12' to '11' bits. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:37359]
INFO: [Synth 8-256] done synthesizing module 'align_add' (25#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:37218]
INFO: [Synth 8-638] synthesizing module 'norm_and_round_logic' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:35912]
INFO: [Synth 8-638] synthesizing module 'lead_zero_encode' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:31387]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized1' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized25' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized47' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized47' (25#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized25' (25#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized1' (25#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized2' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized26' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized49' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized49' (25#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized26' (25#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized2' (25#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'mux4' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-256] done synthesizing module 'mux4' (26#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized0' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized27' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized51' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized51' (26#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized27' (26#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized0' (26#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized28' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized53' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized53' (26#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized28' (26#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized1' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized29' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized55' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized55' (26#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized29' (26#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized1' (26#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized2' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized30' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized30' (26#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized2' (26#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-256] done synthesizing module 'lead_zero_encode' (27#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:31387]
INFO: [Synth 8-638] synthesizing module 'shift_msb_first__parameterized0' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:29890]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:29980]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized31' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized57' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized57' (27#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized31' (27#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'shift_msb_first__parameterized0' (27#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:29890]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:34800]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized32' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized59' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized59' (27#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized32' (27#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized33' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized61' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized61' (27#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized33' (27#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized34' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized34' (27#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized35' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized63' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized63' (27#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized35' (27#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_round_bit' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:34355]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized3' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized36' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized36' (27#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized3' (27#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_round_bit' (28#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:34355]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized1' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32422]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized1' (28#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized37' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized37' (28#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized4' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized38' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized65' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized65' (28#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized38' (28#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized4' (28#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic' (29#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:34800]
INFO: [Synth 8-256] done synthesizing module 'norm_and_round_logic' (30#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:35912]
INFO: [Synth 8-638] synthesizing module 'flt_add_exp' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:49775]
INFO: [Synth 8-638] synthesizing module 'special_detect' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized0' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized5' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27506]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized5' (30#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized0 does not have driver. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized0' (30#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-256] done synthesizing module 'special_detect' (31#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'compare' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28590]
INFO: [Synth 8-638] synthesizing module 'compare_gt' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27894]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized6' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'delay__parameterized39' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized39' (31#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized6' (31#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'compare_gt' (32#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27894]
INFO: [Synth 8-638] synthesizing module 'compare_eq' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28437]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized7' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized40' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized67' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized67' (32#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized40' (32#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized7' (32#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'compare_eq' (33#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28437]
INFO: [Synth 8-256] done synthesizing module 'compare' (34#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28590]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized41' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized69' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized69' (34#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized41' (34#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized42' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized71' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized71' (34#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized42' (34#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized43' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized73' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized73' (34#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized43' (34#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized44' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized75' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized75' (34#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized44' (34#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized45' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized45' (34#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized8' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized46' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized77' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized77' (34#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized46' (34#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized8' (34#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized47' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized79' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized79' (34#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized47' (34#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized48' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized81' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized81' (34#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized48' (34#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized49' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized83' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized83' (34#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized49' (34#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized50' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized50' (34#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized51' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized51' (34#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
WARNING: [Synth 8-3848] Net ZERO_ALIGN in module/entity flt_add_exp does not have driver. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:49765]
INFO: [Synth 8-256] done synthesizing module 'flt_add_exp' (35#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:49775]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:30246]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op' (36#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:30246]
WARNING: [Synth 8-3848] Net a_zeros_det_mux in module/entity flt_add_logic does not have driver. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:50959]
WARNING: [Synth 8-3848] Net b_zeros_det_mux in module/entity flt_add_logic does not have driver. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:50960]
INFO: [Synth 8-256] done synthesizing module 'flt_add_logic' (37#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:50836]
INFO: [Synth 8-256] done synthesizing module 'flt_add' (38#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:55913]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized52' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized85' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized85' (38#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized52' (38#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized0' (39#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized0' (40#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_ap_dsub_3_full_dsp_64' (41#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dsub_3_full_dsp_64/synth/toThreshold_ap_dsub_3_full_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_dsub_64ns_64ns_64_5_full_dsp' (42#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_dsub_64ns_64ns_64_5_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'toThreshold_dadd_64ns_64ns_64_5_full_dsp' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_dadd_64ns_64ns_64_5_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'toThreshold_ap_dadd_3_full_dsp_64' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/synth/toThreshold_ap_dadd_3_full_dsp_64.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:84893' bound to instance 'U0' of component 'floating_point_v7_0' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/synth/toThreshold_ap_dadd_3_full_dsp_64.vhd:195]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized2' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83233' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85018]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized2' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-638] synthesizing module 'flt_add__parameterized0' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:55913]
INFO: [Synth 8-256] done synthesizing module 'flt_add__parameterized0' (42#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:55913]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized2' (42#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized2' (42#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_ap_dadd_3_full_dsp_64' (43#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/synth/toThreshold_ap_dadd_3_full_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_dadd_64ns_64ns_64_5_full_dsp' (44#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_dadd_64ns_64ns_64_5_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'toThreshold_dmul_64ns_64ns_64_6_max_dsp' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_dmul_64ns_64ns_64_6_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'toThreshold_ap_dmul_4_max_dsp_64' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dmul_4_max_dsp_64/synth/toThreshold_ap_dmul_4_max_dsp_64.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:84893' bound to instance 'U0' of component 'floating_point_v7_0' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dmul_4_max_dsp_64/synth/toThreshold_ap_dmul_4_max_dsp_64.vhd:195]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized4' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83233' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85018]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized4' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized86' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized86' (44#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_mult' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:49392]
INFO: [Synth 8-638] synthesizing module 'fix_mult' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47243]
INFO: [Synth 8-638] synthesizing module 'fix_mult_dsp48e1_dbl' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:45540]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized2' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized53' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized88' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized88' (44#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized53' (44#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized2' (44#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized3' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized3' (44#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized4' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized4' (44#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized5' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized5' (44#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized6' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized54' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized54' (44#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized6' (44#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized7' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized7' (44#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized8' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized8' (44#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized9' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized9' (44#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized55' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized90' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized90' (44#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized55' (44#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized10' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized10' (44#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized11' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized11' (44#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-256] done synthesizing module 'fix_mult_dsp48e1_dbl' (45#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:45540]
INFO: [Synth 8-256] done synthesizing module 'fix_mult' (46#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47243]
INFO: [Synth 8-638] synthesizing module 'flt_mult_exp' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:48650]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized9' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized9' (46#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized0' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized1' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized10' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized10' (46#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized1 does not have driver. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized1' (46#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized0' (46#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized56' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized56' (46#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized57' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized92' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized92' (46#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized57' (46#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized58' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized94' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized94' (46#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized58' (46#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized59' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized96' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized96' (46#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized59' (46#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized60' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized98' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized98' (46#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized60' (46#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized61' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized100' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized100' (46#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized61' (46#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_exp' (47#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:48650]
INFO: [Synth 8-638] synthesizing module 'flt_mult_round' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:48347]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic__parameterized0' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:34800]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized62' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized102' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized102' (47#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized62' (47#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-63] RTL assertion: "******************************************************  renorm_and_round_logic.vhd :    FULL_MANT_RND1_DEL is using fast_input    which will be faster, but create more FFs.******************************************************" [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:34927]
INFO: [Synth 8-638] synthesizing module 'flt_round_bit__parameterized0' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:34355]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized11' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized63' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized63' (47#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized11' (47#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_round_bit__parameterized0' (47#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:34355]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic__parameterized0' (47#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:34800]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_round' (48#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:48347]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op_lat' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:30795]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op_lat' (49#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:30795]
INFO: [Synth 8-256] done synthesizing module 'flt_mult' (50#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:49392]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized4 does not have driver. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized4 does not have driver. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized4' (50#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized4' (50#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_ap_dmul_4_max_dsp_64' (51#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dmul_4_max_dsp_64/synth/toThreshold_ap_dmul_4_max_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_dmul_64ns_64ns_64_6_max_dsp' (52#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_dmul_64ns_64ns_64_6_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'toThreshold_ddiv_64ns_64ns_64_31' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_ddiv_64ns_64ns_64_31.v:11]
INFO: [Synth 8-638] synthesizing module 'toThreshold_ap_ddiv_29_no_dsp_64' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_ddiv_29_no_dsp_64/synth/toThreshold_ap_ddiv_29_no_dsp_64.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:84893' bound to instance 'U0' of component 'floating_point_v7_0' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_ddiv_29_no_dsp_64/synth/toThreshold_ap_ddiv_29_no_dsp_64.vhd:195]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized6' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83233' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85018]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized6' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized103' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized103' (52#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_div' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:44347]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:43258]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized64' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized105' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized105' (52#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized64' (52#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:43001]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized12' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized12' (52#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub' (53#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:43001]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized0' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:43001]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized13' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized65' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized107' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized107' (53#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized65' (53#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized66' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized109' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized109' (53#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized66' (53#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized13' (53#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized0' (53#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:43001]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized67' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized111' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized111' (53#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized67' (53#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant' (54#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:43258]
INFO: [Synth 8-638] synthesizing module 'flt_div_exp' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:43645]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized68' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized113' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized113' (54#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized68' (54#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized1' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized1' (54#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized69' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized115' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized115' (54#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized69' (54#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized70' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized117' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized117' (54#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized70' (54#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized71' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized71' (54#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized72' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized72' (54#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized73' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized119' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized119' (54#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized73' (54#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized74' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized121' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized121' (54#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized74' (54#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized75' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized123' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized123' (54#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized75' (54#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized76' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized125' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized125' (54#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized76' (54#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized77' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized77' (54#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'flt_div_exp' (55#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:43645]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic__parameterized1' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:34800]
INFO: [Synth 8-63] RTL assertion: "******************************************************  renorm_and_round_logic.vhd :    FULL_MANT_RND1_DEL is using fast_input    which will be faster, but create more FFs.******************************************************" [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:34927]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized14' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized78' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized127' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized127' (55#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized78' (55#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized14' (55#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized15' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized79' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized129' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized129' (55#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized79' (55#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized15' (55#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized16' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized16' (55#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic__parameterized1' (55#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:34800]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op_lat__parameterized0' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:30795]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op_lat__parameterized0' (55#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:30795]
INFO: [Synth 8-256] done synthesizing module 'flt_div' (56#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:44347]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized6 does not have driver. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized6 does not have driver. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized6' (56#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized6' (56#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_ap_ddiv_29_no_dsp_64' (57#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_ddiv_29_no_dsp_64/synth/toThreshold_ap_ddiv_29_no_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_ddiv_64ns_64ns_64_31' (58#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_ddiv_64ns_64ns_64_31.v:11]
INFO: [Synth 8-638] synthesizing module 'toThreshold_dcmp_64ns_64ns_1_1' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_dcmp_64ns_64ns_1_1.v:11]
INFO: [Synth 8-638] synthesizing module 'toThreshold_ap_dcmp_0_no_dsp_64' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dcmp_0_no_dsp_64/synth/toThreshold_ap_dcmp_0_no_dsp_64.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:84893' bound to instance 'U0' of component 'floating_point_v7_0' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dcmp_0_no_dsp_64/synth/toThreshold_ap_dcmp_0_no_dsp_64.vhd:195]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized8' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83233' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85018]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized8' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized130' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized130' (58#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'fp_cmp' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:41159]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized2' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized17' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized80' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized80' (58#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized17' (58#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized2 does not have driver. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized2' (58#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'compare_ne_im' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28266]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_ne_im does not have driver. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28261]
INFO: [Synth 8-256] done synthesizing module 'compare_ne_im' (59#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28266]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized3' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized18' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized81' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized81' (59#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized18' (59#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized3 does not have driver. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized3' (59#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'compare_eq__parameterized0' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28437]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized19' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized82' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized132' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized132' (59#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized82' (59#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized19' (59#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'compare_eq__parameterized0' (59#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28437]
INFO: [Synth 8-638] synthesizing module 'compare_gt__parameterized0' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27894]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized20' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized83' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized134' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized134' (59#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized83' (59#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized20' (59#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'compare_gt__parameterized0' (59#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27894]
INFO: [Synth 8-256] done synthesizing module 'fp_cmp' (60#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:41159]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized8 does not have driver. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized8 does not have driver. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized8' (60#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized8' (60#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_ap_dcmp_0_no_dsp_64' (61#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dcmp_0_no_dsp_64/synth/toThreshold_ap_dcmp_0_no_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_dcmp_64ns_64ns_1_1' (62#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_dcmp_64ns_64ns_1_1.v:11]
INFO: [Synth 8-638] synthesizing module 'toThreshold_uitodp_8ns_64_6' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_uitodp_8ns_64_6.v:11]
INFO: [Synth 8-638] synthesizing module 'toThreshold_ap_uitodp_4_no_dsp_8' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_uitodp_4_no_dsp_8/synth/toThreshold_ap_uitodp_4_no_dsp_8.vhd:70]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:84893' bound to instance 'U0' of component 'floating_point_v7_0' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_uitodp_4_no_dsp_8/synth/toThreshold_ap_uitodp_4_no_dsp_8.vhd:191]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized10' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83233' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85018]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized10' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-638] synthesizing module 'fix_to_flt_conv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:39074]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized21' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized84' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized136' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized136' (62#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized84' (62#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized85' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized138' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized138' (62#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized85' (62#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized21' (62#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized86' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized86' (62#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'lead_zero_encode__parameterized0' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:31387]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized22' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized22' (62#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized3' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized3' (62#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-256] done synthesizing module 'lead_zero_encode__parameterized0' (62#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:31387]
INFO: [Synth 8-638] synthesizing module 'shift_msb_first__parameterized1' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:29890]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:29980]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized87' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized87' (62#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'shift_msb_first__parameterized1' (62#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:29890]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic__parameterized2' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:34800]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized23' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized88' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized140' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized140' (62#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized88' (62#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized23' (62#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized24' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized89' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized142' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized142' (62#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized89' (62#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized24' (62#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net EXP_OUT in module/entity renorm_and_round_logic__parameterized2 does not have driver. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:34795]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic__parameterized2' (62#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:34800]
INFO: [Synth 8-638] synthesizing module 'fix_to_flt_conv_exp' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:38766]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized90' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized90' (62#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized91' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized91' (62#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'fix_to_flt_conv_exp' (63#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:38766]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op__parameterized0' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:30246]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op__parameterized0' (63#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:30246]
INFO: [Synth 8-256] done synthesizing module 'fix_to_flt_conv' (64#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:39074]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized10 does not have driver. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized10 does not have driver. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized10' (64#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized10' (64#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_ap_uitodp_4_no_dsp_8' (65#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_uitodp_4_no_dsp_8/synth/toThreshold_ap_uitodp_4_no_dsp_8.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_uitodp_8ns_64_6' (66#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_uitodp_8ns_64_6.v:11]
INFO: [Synth 8-638] synthesizing module 'toThreshold_sitodp_32ns_64_6' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_sitodp_32ns_64_6.v:11]
INFO: [Synth 8-638] synthesizing module 'toThreshold_ap_sitodp_4_no_dsp_32' [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_sitodp_4_no_dsp_32/synth/toThreshold_ap_sitodp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_ap_sitodp_4_no_dsp_32' (67#1) [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_sitodp_4_no_dsp_32/synth/toThreshold_ap_sitodp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_sitodp_32ns_64_6' (68#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_sitodp_32ns_64_6.v:11]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_Loop_GradientLoop_proc' (69#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Loop_GradientLoop_proc.v:10]
INFO: [Synth 8-638] synthesizing module 'toThreshold_Loop_LineBufferLoop_proc' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Loop_LineBufferLoop_proc.v:10]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Loop_LineBufferLoop_proc.v:92]
INFO: [Synth 8-638] synthesizing module 'toThreshold_Loop_LineBufferLoop_proc_lineBuffer_val_0' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Loop_LineBufferLoop_proc_lineBuffer_val_0.v:66]
INFO: [Synth 8-638] synthesizing module 'toThreshold_Loop_LineBufferLoop_proc_lineBuffer_val_0_ram' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Loop_LineBufferLoop_proc_lineBuffer_val_0.v:9]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Loop_LineBufferLoop_proc_lineBuffer_val_0.v:27]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_Loop_LineBufferLoop_proc_lineBuffer_val_0_ram' (70#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Loop_LineBufferLoop_proc_lineBuffer_val_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_Loop_LineBufferLoop_proc_lineBuffer_val_0' (71#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Loop_LineBufferLoop_proc_lineBuffer_val_0.v:66]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_Loop_LineBufferLoop_proc' (72#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Loop_LineBufferLoop_proc.v:10]
INFO: [Synth 8-638] synthesizing module 'toThreshold_Dilate_0_0_1080_1920_1' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Dilate_0_0_1080_1920_1.v:10]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Dilate_0_0_1080_1920_1.v:82]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_Dilate_0_0_1080_1920_1' (73#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Dilate_0_0_1080_1920_1.v:10]
INFO: [Synth 8-638] synthesizing module 'toThreshold_Mat2AXIvideo_8_1080_1920_0_s' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Mat2AXIvideo_8_1080_1920_0_s.v:10]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Mat2AXIvideo_8_1080_1920_0_s.v:79]
INFO: [Synth 8-256] done synthesizing module 'toThreshold_Mat2AXIvideo_8_1080_1920_0_s' (74#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Mat2AXIvideo_8_1080_1920_0_s.v:10]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_inMat_rows_V_channel' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_inMat_rows_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_inMat_rows_V_channel_shiftReg' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_inMat_rows_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_inMat_rows_V_channel_shiftReg' (75#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_inMat_rows_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_inMat_rows_V_channel' (76#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_inMat_rows_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_inMat_rows_V_channel1' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_inMat_rows_V_channel1.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_inMat_rows_V_channel1_shiftReg' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_inMat_rows_V_channel1.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_inMat_rows_V_channel1_shiftReg' (77#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_inMat_rows_V_channel1.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_inMat_rows_V_channel1' (78#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_inMat_rows_V_channel1.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_inMat_cols_V_channel' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_inMat_cols_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_inMat_cols_V_channel_shiftReg' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_inMat_cols_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_inMat_cols_V_channel_shiftReg' (79#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_inMat_cols_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_inMat_cols_V_channel' (80#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_inMat_cols_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_inMat_cols_V_channel1' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_inMat_cols_V_channel1.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_inMat_cols_V_channel1_shiftReg' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_inMat_cols_V_channel1.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_inMat_cols_V_channel1_shiftReg' (81#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_inMat_cols_V_channel1.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_inMat_cols_V_channel1' (82#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_inMat_cols_V_channel1.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_grayMat_rows_V' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_grayMat_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_grayMat_rows_V_shiftReg' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_grayMat_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_grayMat_rows_V_shiftReg' (83#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_grayMat_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_grayMat_rows_V' (84#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_grayMat_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_grayMat_cols_V' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_grayMat_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_grayMat_cols_V_shiftReg' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_grayMat_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_grayMat_cols_V_shiftReg' (85#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_grayMat_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_grayMat_cols_V' (86#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_grayMat_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_dilateMat_rows_V' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_dilateMat_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_dilateMat_rows_V_shiftReg' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_dilateMat_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_dilateMat_rows_V_shiftReg' (87#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_dilateMat_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_dilateMat_rows_V' (88#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_dilateMat_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_dilateMat_rows_V_channel' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_dilateMat_rows_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_dilateMat_rows_V_channel_shiftReg' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_dilateMat_rows_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_dilateMat_rows_V_channel_shiftReg' (89#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_dilateMat_rows_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_dilateMat_rows_V_channel' (90#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_dilateMat_rows_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_dilateMat_cols_V' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_dilateMat_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_dilateMat_cols_V_shiftReg' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_dilateMat_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_dilateMat_cols_V_shiftReg' (91#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_dilateMat_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_dilateMat_cols_V' (92#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_dilateMat_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_dilateMat_cols_V_channel' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_dilateMat_cols_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_dilateMat_cols_V_channel_shiftReg' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_dilateMat_cols_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_dilateMat_cols_V_channel_shiftReg' (93#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_dilateMat_cols_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_dilateMat_cols_V_channel' (94#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_dilateMat_cols_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_threshMat_rows_V' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_threshMat_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_threshMat_rows_V_shiftReg' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_threshMat_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_threshMat_rows_V_shiftReg' (95#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_threshMat_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_threshMat_rows_V' (96#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_threshMat_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_threshMat_cols_V' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_threshMat_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_threshMat_cols_V_shiftReg' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_threshMat_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_threshMat_cols_V_shiftReg' (97#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_threshMat_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_threshMat_cols_V' (98#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_threshMat_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blurMat_rows_V' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blurMat_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blurMat_rows_V_shiftReg' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blurMat_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blurMat_rows_V_shiftReg' (99#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blurMat_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blurMat_rows_V' (100#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blurMat_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blurMat_cols_V' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blurMat_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blurMat_cols_V_shiftReg' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blurMat_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blurMat_cols_V_shiftReg' (101#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blurMat_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blurMat_cols_V' (102#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blurMat_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blursobelxMat_rows_V' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelxMat_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blursobelxMat_rows_V_shiftReg' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelxMat_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blursobelxMat_rows_V_shiftReg' (103#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelxMat_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blursobelxMat_rows_V' (104#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelxMat_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blursobelxMat_rows_V_channel' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelxMat_rows_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blursobelxMat_rows_V_channel_shiftReg' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelxMat_rows_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blursobelxMat_rows_V_channel_shiftReg' (105#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelxMat_rows_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blursobelxMat_rows_V_channel' (106#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelxMat_rows_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blursobelxMat_cols_V' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelxMat_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blursobelxMat_cols_V_shiftReg' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelxMat_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blursobelxMat_cols_V_shiftReg' (107#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelxMat_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blursobelxMat_cols_V' (108#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelxMat_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blursobelxMat_cols_V_channel' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelxMat_cols_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blursobelxMat_cols_V_channel_shiftReg' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelxMat_cols_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blursobelxMat_cols_V_channel_shiftReg' (109#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelxMat_cols_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blursobelxMat_cols_V_channel' (110#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelxMat_cols_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blursobelyMat_rows_V' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelyMat_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blursobelyMat_rows_V_shiftReg' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelyMat_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blursobelyMat_rows_V_shiftReg' (111#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelyMat_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blursobelyMat_rows_V' (112#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelyMat_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blursobelyMat_rows_V_channel' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelyMat_rows_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blursobelyMat_rows_V_channel_shiftReg' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelyMat_rows_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blursobelyMat_rows_V_channel_shiftReg' (113#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelyMat_rows_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blursobelyMat_rows_V_channel' (114#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelyMat_rows_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blursobelyMat_cols_V' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelyMat_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blursobelyMat_cols_V_shiftReg' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelyMat_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blursobelyMat_cols_V_shiftReg' (115#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelyMat_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blursobelyMat_cols_V' (116#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelyMat_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blursobelyMat_cols_V_channel' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelyMat_cols_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blursobelyMat_cols_V_channel_shiftReg' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelyMat_cols_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blursobelyMat_cols_V_channel_shiftReg' (117#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelyMat_cols_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blursobelyMat_cols_V_channel' (118#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelyMat_cols_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_nmsupressionMat_rows_V' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_nmsupressionMat_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_nmsupressionMat_rows_V_shiftReg' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_nmsupressionMat_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_nmsupressionMat_rows_V_shiftReg' (119#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_nmsupressionMat_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_nmsupressionMat_rows_V' (120#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_nmsupressionMat_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_nmsupressionMat_cols_V' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_nmsupressionMat_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_nmsupressionMat_cols_V_shiftReg' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_nmsupressionMat_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_nmsupressionMat_cols_V_shiftReg' (121#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_nmsupressionMat_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_nmsupressionMat_cols_V' (122#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_nmsupressionMat_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_outMat_rows_V' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_outMat_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_outMat_rows_V_shiftReg' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_outMat_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_outMat_rows_V_shiftReg' (123#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_outMat_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_outMat_rows_V' (124#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_outMat_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_outMat_cols_V' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_outMat_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_outMat_cols_V_shiftReg' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_outMat_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_outMat_cols_V_shiftReg' (125#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_outMat_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_outMat_cols_V' (126#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_outMat_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_inMat_data_stream_0_V' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_inMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_inMat_data_stream_0_V_shiftReg' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_inMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_inMat_data_stream_0_V_shiftReg' (127#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_inMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_inMat_data_stream_0_V' (128#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_inMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_inMat_data_stream_1_V' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_inMat_data_stream_1_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_inMat_data_stream_1_V_shiftReg' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_inMat_data_stream_1_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_inMat_data_stream_1_V_shiftReg' (129#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_inMat_data_stream_1_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_inMat_data_stream_1_V' (130#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_inMat_data_stream_1_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_inMat_data_stream_2_V' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_inMat_data_stream_2_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_inMat_data_stream_2_V_shiftReg' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_inMat_data_stream_2_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_inMat_data_stream_2_V_shiftReg' (131#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_inMat_data_stream_2_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_inMat_data_stream_2_V' (132#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_inMat_data_stream_2_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_grayMat_data_stream_0_V' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_grayMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_grayMat_data_stream_0_V_shiftReg' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_grayMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_grayMat_data_stream_0_V_shiftReg' (133#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_grayMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_grayMat_data_stream_0_V' (134#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_grayMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_dilateMat_data_stream_0_V' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_dilateMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_dilateMat_data_stream_0_V_shiftReg' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_dilateMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_dilateMat_data_stream_0_V_shiftReg' (135#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_dilateMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_dilateMat_data_stream_0_V' (136#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_dilateMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_threshMat_data_stream_0_V' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_threshMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_threshMat_data_stream_0_V_shiftReg' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_threshMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_threshMat_data_stream_0_V_shiftReg' (137#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_threshMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_threshMat_data_stream_0_V' (138#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_threshMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blurMat_data_stream_0_V' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blurMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blurMat_data_stream_0_V_shiftReg' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blurMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blurMat_data_stream_0_V_shiftReg' (139#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blurMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blurMat_data_stream_0_V' (140#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blurMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blursobelxMat_data_stream_0_V' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelxMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blursobelxMat_data_stream_0_V_shiftReg' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelxMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blursobelxMat_data_stream_0_V_shiftReg' (141#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelxMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blursobelxMat_data_stream_0_V' (142#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelxMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blursobelyMat_data_stream_0_V' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelyMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_blursobelyMat_data_stream_0_V_shiftReg' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelyMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blursobelyMat_data_stream_0_V_shiftReg' (143#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelyMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_blursobelyMat_data_stream_0_V' (144#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_blursobelyMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_sobelxMat_data_stream_0_V' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_sobelxMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_sobelxMat_data_stream_0_V_shiftReg' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_sobelxMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_sobelxMat_data_stream_0_V_shiftReg' (145#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_sobelxMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_sobelxMat_data_stream_0_V' (146#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_sobelxMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_sobelyMat_data_stream_0_V' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_sobelyMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_sobelyMat_data_stream_0_V_shiftReg' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_sobelyMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_sobelyMat_data_stream_0_V_shiftReg' (147#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_sobelyMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_sobelyMat_data_stream_0_V' (148#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_sobelyMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_absvalueMat_data_stream_0_V' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_absvalueMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_absvalueMat_data_stream_0_V_shiftReg' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_absvalueMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_absvalueMat_data_stream_0_V_shiftReg' (149#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_absvalueMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_absvalueMat_data_stream_0_V' (150#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_absvalueMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_angleMat_data_stream_0_V' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_angleMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_angleMat_data_stream_0_V_shiftReg' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_angleMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_angleMat_data_stream_0_V_shiftReg' (151#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_angleMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_angleMat_data_stream_0_V' (152#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_angleMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_nmsupressionMat_data_stream_0' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_nmsupressionMat_data_stream_0.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_nmsupressionMat_data_stream_0_shiftReg' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_nmsupressionMat_data_stream_0.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_nmsupressionMat_data_stream_0_shiftReg' (153#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_nmsupressionMat_data_stream_0.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_nmsupressionMat_data_stream_0' (154#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_nmsupressionMat_data_stream_0.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_outMat_data_stream_0_V' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_outMat_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_toThreshold_outMat_data_stream_0_V_shiftReg' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_outMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_outMat_data_stream_0_V_shiftReg' (155#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_outMat_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_toThreshold_outMat_data_stream_0_V' (156#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/FIFO_toThreshold_outMat_data_stream_0_V.v:45]
INFO: [Synth 8-256] done synthesizing module 'toThreshold' (157#1) [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:11 ; elapsed = 00:03:16 . Memory (MB): peak = 431.277 ; gain = 269.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:A_ZEROS_DET[13] to constant 0 [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:51030]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:A_ZEROS_DET[12] to constant 0 [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:51030]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:A_ZEROS_DET[11] to constant 0 [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:51030]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:A_ZEROS_DET[10] to constant 0 [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:51030]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:A_ZEROS_DET[9] to constant 0 [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:51030]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:A_ZEROS_DET[8] to constant 0 [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:51030]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:A_ZEROS_DET[7] to constant 0 [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:51030]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:A_ZEROS_DET[6] to constant 0 [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:51030]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:A_ZEROS_DET[5] to constant 0 [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:51030]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:A_ZEROS_DET[4] to constant 0 [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:51030]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:A_ZEROS_DET[3] to constant 0 [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:51030]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:A_ZEROS_DET[2] to constant 0 [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:51030]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:A_ZEROS_DET[1] to constant 0 [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:51030]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:A_ZEROS_DET[0] to constant 0 [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:51030]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:B_ZEROS_DET[13] to constant 0 [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:51030]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:B_ZEROS_DET[12] to constant 0 [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:51030]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:B_ZEROS_DET[11] to constant 0 [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:51030]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:B_ZEROS_DET[10] to constant 0 [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:51030]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:B_ZEROS_DET[9] to constant 0 [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:51030]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:B_ZEROS_DET[8] to constant 0 [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:51030]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:B_ZEROS_DET[7] to constant 0 [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:51030]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:B_ZEROS_DET[6] to constant 0 [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:51030]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:B_ZEROS_DET[5] to constant 0 [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:51030]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:B_ZEROS_DET[4] to constant 0 [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:51030]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:B_ZEROS_DET[3] to constant 0 [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:51030]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:B_ZEROS_DET[2] to constant 0 [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:51030]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:B_ZEROS_DET[1] to constant 0 [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:51030]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:B_ZEROS_DET[0] to constant 0 [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:51030]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:13 ; elapsed = 00:03:18 . Memory (MB): peak = 431.277 ; gain = 269.578
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 3524 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from c:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from c:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from c:/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from c:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from c:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from c:/Xilinx/Vivado/2014.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold.xdc]
Finished Parsing XDC File [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold.xdc]
Parsing XDC File [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 47 instances were transformed.
  FDE => FDRE: 47 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 820.582 ; gain = 14.691
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:32 ; elapsed = 00:03:39 . Memory (MB): peak = 820.582 ; gain = 658.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:32 ; elapsed = 00:03:39 . Memory (MB): peak = 820.582 ; gain = 658.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dadd_64ns_64ns_64_5_full_dsp_U84/toThreshold_ap_dadd_3_full_dsp_64_u. (constraint file  C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc, line 7).
Applied set_property DONT_TOUCH = true for toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dcmp_64ns_64ns_1_1_U88/toThreshold_ap_dcmp_0_no_dsp_64_u. (constraint file  C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property DONT_TOUCH = true for toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dcmp_64ns_64ns_1_1_U89/toThreshold_ap_dcmp_0_no_dsp_64_u. (constraint file  C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property DONT_TOUCH = true for toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dcmp_64ns_64ns_1_1_U90/toThreshold_ap_dcmp_0_no_dsp_64_u. (constraint file  C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property DONT_TOUCH = true for toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dcmp_64ns_64ns_1_1_U91/toThreshold_ap_dcmp_0_no_dsp_64_u. (constraint file  C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property DONT_TOUCH = true for toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dcmp_64ns_64ns_1_1_U92/toThreshold_ap_dcmp_0_no_dsp_64_u. (constraint file  C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property DONT_TOUCH = true for toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u. (constraint file  C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc, line 13).
Applied set_property DONT_TOUCH = true for toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dmul_64ns_64ns_64_6_max_dsp_U86/toThreshold_ap_dmul_4_max_dsp_64_u. (constraint file  C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc, line 16).
Applied set_property DONT_TOUCH = true for toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U83/toThreshold_ap_dsub_3_full_dsp_64_u. (constraint file  C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc, line 19).
Applied set_property DONT_TOUCH = true for toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u. (constraint file  C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc, line 19).
Applied set_property DONT_TOUCH = true for toThreshold_Loop_GradientLoop_proc_U0/toThreshold_sitodp_32ns_64_6_U94/toThreshold_ap_sitodp_4_no_dsp_32_u. (constraint file  C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc, line 22).
Applied set_property DONT_TOUCH = true for toThreshold_Loop_GradientLoop_proc_U0/toThreshold_uitodp_8ns_64_6_U93/toThreshold_ap_uitodp_4_no_dsp_8_u. (constraint file  C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc, line 25).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:33 ; elapsed = 00:03:39 . Memory (MB): peak = 820.582 ; gain = 658.883
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
ROM "tmp_6_fu_155_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_11_fu_121_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "tmp_2_fu_89_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "tmp_5_fu_103_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "tmp_7_fu_109_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "tmp_6_fu_155_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_11_fu_121_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "tmp_2_fu_89_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "tmp_5_fu_103_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "tmp_7_fu_109_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'tmp_125_reg_1210_reg[1:0]' into 'tmp_126_reg_1221_reg[1:0]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Dilate_0_0_1080_1920_s.v:634]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_1_addr_reg_1293_reg[10:0]' into 'k_buf_0_val_0_addr_reg_1287_reg[10:0]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Dilate_0_0_1080_1920_s.v:793]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_2_addr_reg_1299_reg[10:0]' into 'k_buf_0_val_0_addr_reg_1287_reg[10:0]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Dilate_0_0_1080_1920_s.v:794]
INFO: [Synth 8-4471] merging register 'ref_cast_reg_1182_reg[11:11]' into 'tmp_93_cast_reg_1166_reg[11:11]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Dilate_0_0_1080_1920_s.v:1332]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_reg_1272_reg' and it is trimmed from '15' to '11' bits. [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Dilate_0_0_1080_1920_s.v:899]
WARNING: [Synth 8-3936] Found unconnected internal register 'ref_reg_1177_reg' and it is trimmed from '11' to '2' bits. [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Dilate_0_0_1080_1920_s.v:764]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
ROM "sel_tmp10_fu_756_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp2_fu_845_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp_fu_832_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp14_fu_788_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp18_fu_674_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp16_fu_661_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp10_fu_756_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp2_fu_845_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp_fu_832_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp14_fu_788_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp18_fu_674_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp16_fu_661_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'tmp_66_reg_2909_reg[2:0]' into 'tmp_68_reg_2925_reg[2:0]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:1136]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_1_addr_reg_3021_reg[10:0]' into 'k_buf_0_val_0_addr_reg_3015_reg[10:0]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:1387]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_2_addr_reg_3027_reg[10:0]' into 'k_buf_0_val_0_addr_reg_3015_reg[10:0]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:1388]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_3_addr_reg_3033_reg[10:0]' into 'k_buf_0_val_0_addr_reg_3015_reg[10:0]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:1389]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_4_addr_reg_3039_reg[10:0]' into 'k_buf_0_val_0_addr_reg_3015_reg[10:0]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:1390]
INFO: [Synth 8-4471] merging register 'ref_cast_reg_2886_reg[11:11]' into 'tmp_123_cast_reg_2865_reg[11:11]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:2539]
INFO: [Synth 8-4471] merging register 'ImagLoc_y_cast_cast_reg_2915_reg[12:12]' into 'tmp_123_cast_reg_2865_reg[11:11]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:2283]
INFO: [Synth 8-4471] merging register 'p_Val2_14_0_1_cast_reg_3189_reg[17:17]' into 'tmp_123_cast_reg_2865_reg[11:11]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:2388]
INFO: [Synth 8-4471] merging register 'p_Val2_14_0_2_cast_reg_3224_reg[18:18]' into 'tmp_123_cast_reg_2865_reg[11:11]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:2494]
INFO: [Synth 8-4471] merging register 'tmp23_cast_reg_3244_reg[19:19]' into 'tmp_123_cast_reg_2865_reg[11:11]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:2498]
INFO: [Synth 8-4471] merging register 'tmp27_cast_reg_3249_reg[18:18]' into 'tmp_123_cast_reg_2865_reg[11:11]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:2583]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8_reg[18:18]' into 'tmp_123_cast_reg_2865_reg[11:11]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:2584]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it9_reg[18:18]' into 'tmp_123_cast_reg_2865_reg[11:11]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:2503]
INFO: [Synth 8-4471] merging register 'tmp26_cast_reg_3269_reg[18:18]' into 'tmp_123_cast_reg_2865_reg[11:11]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:2504]
INFO: [Synth 8-4471] merging register 'p_Val2_14_1_2_cast_reg_3294_reg[20:20]' into 'tmp_123_cast_reg_2865_reg[11:11]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:2519]
INFO: [Synth 8-4471] merging register 'tmp6_cast_reg_3299_reg[18:18]' into 'tmp_123_cast_reg_2865_reg[11:11]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:2521]
INFO: [Synth 8-4471] merging register 'tmp5_cast_reg_3319_reg[20:19]' into 'tmp2_cast_reg_3259_reg[18:17]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:2394]
INFO: [Synth 8-4471] merging register 'tmp20_cast_reg_3324_reg[21:20]' into 'tmp2_cast_reg_3259_reg[18:17]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:2493]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:2394]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:2392]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:2394]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:2392]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_reg_3000_reg' and it is trimmed from '15' to '11' bits. [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:1853]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_neg228_i_reg_2870_reg' and it is trimmed from '12' to '3' bits. [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:1345]
WARNING: [Synth 8-3936] Found unconnected internal register 'ref_reg_2881_reg' and it is trimmed from '11' to '3' bits. [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:1357]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:2394]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:2392]
INFO: [Synth 8-4471] merging register 'p_neg228_i_reg_2870_reg[2:0]' into 'tmp_61_reg_2875_reg[2:0]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:1345]
INFO: [Synth 8-4471] merging register 'tmp_81_reg_2992_reg[2:0]' into 'col_assign_reg_2984_reg[2:0]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:1288]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_81_reg_2992_pp0_it1_reg[2:0]' into 'ap_reg_ppstg_col_assign_reg_2984_pp0_it1_reg[2:0]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:1270]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_81_reg_2992_pp0_it2_reg[2:0]' into 'ap_reg_ppstg_col_assign_reg_2984_pp0_it2_reg[2:0]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:1249]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_81_reg_2992_pp0_it3_reg[2:0]' into 'ap_reg_ppstg_col_assign_reg_2984_pp0_it3_reg[2:0]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:1250]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
ROM "sel_tmp10_fu_1392_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp7_fu_1379_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp3_fu_1366_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp8_fu_1699_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp6_fu_1686_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp4_fu_1673_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp_fu_1660_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp17_fu_1450_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp15_fu_1437_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp13_fu_1424_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp24_fu_1508_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp22_fu_1495_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp20_fu_1482_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp31_fu_1566_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp29_fu_1553_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp27_fu_1540_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp35_fu_1033_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp34_fu_1020_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp33_fu_1007_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp32_fu_994_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp10_fu_1392_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp7_fu_1379_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp3_fu_1366_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp8_fu_1699_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp6_fu_1686_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp4_fu_1673_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp_fu_1660_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp17_fu_1450_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp15_fu_1437_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp13_fu_1424_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp24_fu_1508_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp22_fu_1495_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp20_fu_1482_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp31_fu_1566_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp29_fu_1553_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp27_fu_1540_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp35_fu_1033_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp34_fu_1020_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp33_fu_1007_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp32_fu_994_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "p_Val2_11_1_4_reg_3279" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "p_Val2_11_4_1_reg_3234" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "p_Val2_11_3_1_reg_3194" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'tmp_96_reg_3272_reg[2:0]' into 'tmp_97_reg_3288_reg[2:0]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D_1.v:1145]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_1_addr_reg_3384_reg[10:0]' into 'k_buf_0_val_0_addr_reg_3378_reg[10:0]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D_1.v:1363]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_2_addr_reg_3390_reg[10:0]' into 'k_buf_0_val_0_addr_reg_3378_reg[10:0]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D_1.v:1364]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_3_addr_reg_3396_reg[10:0]' into 'k_buf_0_val_0_addr_reg_3378_reg[10:0]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D_1.v:1365]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_4_addr_reg_3402_reg[10:0]' into 'k_buf_0_val_0_addr_reg_3378_reg[10:0]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D_1.v:1366]
INFO: [Synth 8-4471] merging register 'ref_cast_reg_3149_reg[11:11]' into 'tmp_146_cast_reg_3128_reg[11:11]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D_1.v:2334]
INFO: [Synth 8-4471] merging register 'ImagLoc_y_cast_cast_reg_3278_reg[12:12]' into 'tmp_146_cast_reg_3128_reg[11:11]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D_1.v:2041]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D_1.v:2145]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D_1.v:2287]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D_1.v:2291]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D_1.v:2145]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D_1.v:2287]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D_1.v:2291]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_reg_3363_reg' and it is trimmed from '15' to '11' bits. [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D_1.v:1587]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_neg228_i_reg_3133_reg' and it is trimmed from '12' to '3' bits. [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D_1.v:1179]
WARNING: [Synth 8-3936] Found unconnected internal register 'ref_reg_3144_reg' and it is trimmed from '11' to '3' bits. [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D_1.v:1191]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D_1.v:2145]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D_1.v:2287]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D_1.v:2291]
INFO: [Synth 8-4471] merging register 'p_neg228_i_reg_3133_reg[2:0]' into 'tmp_91_reg_3138_reg[2:0]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D_1.v:1179]
INFO: [Synth 8-4471] merging register 'tmp_108_reg_3355_reg[2:0]' into 'col_assign_reg_3347_reg[2:0]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D_1.v:1288]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_108_reg_3355_pp0_it1_reg[2:0]' into 'ap_reg_ppstg_col_assign_reg_3347_pp0_it1_reg[2:0]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D_1.v:1267]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_108_reg_3355_pp0_it2_reg[2:0]' into 'ap_reg_ppstg_col_assign_reg_3347_pp0_it2_reg[2:0]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D_1.v:1238]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_108_reg_3355_pp0_it3_reg[2:0]' into 'ap_reg_ppstg_col_assign_reg_3347_pp0_it3_reg[2:0]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D_1.v:1239]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
ROM "sel_tmp38_fu_1624_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp36_fu_1611_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp34_fu_1598_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp6_fu_1931_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp4_fu_1918_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp2_fu_1905_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp_fu_1892_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp46_fu_1682_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp44_fu_1669_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp42_fu_1656_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp53_fu_1740_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp51_fu_1727_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp49_fu_1714_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp60_fu_1798_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp58_fu_1785_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp56_fu_1772_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp65_fu_1265_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp63_fu_1252_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp62_fu_1239_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp61_fu_1226_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp38_fu_1624_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp36_fu_1611_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp34_fu_1598_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp6_fu_1931_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp4_fu_1918_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp2_fu_1905_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp_fu_1892_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp46_fu_1682_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp44_fu_1669_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp42_fu_1656_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp53_fu_1740_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp51_fu_1727_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp49_fu_1714_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp60_fu_1798_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp58_fu_1785_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp56_fu_1772_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp65_fu_1265_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp63_fu_1252_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp62_fu_1239_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp61_fu_1226_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse.
ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(18) 
ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(18) 
ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "op_tdata" won't be mapped to RAM because it is too sparse.
ROM "op_tdata" won't be mapped to RAM because it is too sparse.
ROM "op_tdata" won't be mapped to RAM because it is too sparse.
ROM "op_tdata" won't be mapped to RAM because it is too sparse.
ROM "op_tdata" won't be mapped to RAM because it is too sparse.
WARNING: [Synth 8-3936] Found unconnected internal register 'abs_value_to_int_reg_644_reg' and it is trimmed from '64' to '63' bits. [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Loop_GradientLoop_proc.v:1313]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
ROM "notrhs1_fu_488_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(18) 
ROM "tmp_5_fu_287_p2" won't be mapped to RAM because it is too sparse.
ROM "notrhs_fu_328_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(18) 
INFO: [Synth 8-4471] merging register 'lineBuffer_val_0_addr_1_reg_769_reg[12:12]' into 'tmp_36_trn1_cast1_reg_754_reg[11:11]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Loop_LineBufferLoop_proc.v:990]
INFO: [Synth 8-4471] merging register 'filterMask_1_1_1_reg_785_reg[31:8]' into 'filterMask_0_0_1_reg_726_reg[31:8]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Loop_LineBufferLoop_proc.v:952]
INFO: [Synth 8-4471] merging register 'filterMask_0_1_2_reg_791_reg[31:8]' into 'filterMask_0_0_1_reg_726_reg[31:8]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Loop_LineBufferLoop_proc.v:954]
INFO: [Synth 8-4471] merging register 'filterMask_2_1_1_reg_797_reg[31:8]' into 'filterMask_0_0_1_reg_726_reg[31:8]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Loop_LineBufferLoop_proc.v:956]
INFO: [Synth 8-4471] merging register 'angle_value_1_fu_88_reg[31:8]' into 'filterMask_0_0_1_reg_726_reg[31:8]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Loop_LineBufferLoop_proc.v:967]
INFO: [Synth 8-4471] merging register 'filterMask_2_1_fu_92_reg[31:8]' into 'filterMask_0_0_1_reg_726_reg[31:8]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Loop_LineBufferLoop_proc.v:969]
INFO: [Synth 8-4471] merging register 'filterMask_2_0_fu_96_reg[31:8]' into 'filterMask_0_0_1_reg_726_reg[31:8]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Loop_LineBufferLoop_proc.v:955]
INFO: [Synth 8-4471] merging register 'filterMask_0_0_fu_100_reg[31:8]' into 'filterMask_0_0_1_reg_726_reg[31:8]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Loop_LineBufferLoop_proc.v:951]
INFO: [Synth 8-4471] merging register 'filterMask_0_1_fu_104_reg[31:8]' into 'filterMask_0_0_1_reg_726_reg[31:8]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Loop_LineBufferLoop_proc.v:998]
INFO: [Synth 8-4471] merging register 'filterMask_1_1_fu_108_reg[31:8]' into 'filterMask_0_0_1_reg_726_reg[31:8]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Loop_LineBufferLoop_proc.v:951]
INFO: [Synth 8-4471] merging register 'filterMask_1_0_fu_112_reg[31:8]' into 'filterMask_0_0_1_reg_726_reg[31:8]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Loop_LineBufferLoop_proc.v:953]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
ROM "tmp_41_fu_414_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_38_fu_387_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_49_fu_484_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_45_fu_449_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
INFO: [Synth 8-4471] merging register 'tmp_140_reg_1210_reg[1:0]' into 'tmp_141_reg_1221_reg[1:0]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Dilate_0_0_1080_1920_1.v:634]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_1_addr_reg_1293_reg[10:0]' into 'k_buf_0_val_0_addr_reg_1287_reg[10:0]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Dilate_0_0_1080_1920_1.v:793]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_2_addr_reg_1299_reg[10:0]' into 'k_buf_0_val_0_addr_reg_1287_reg[10:0]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Dilate_0_0_1080_1920_1.v:794]
INFO: [Synth 8-4471] merging register 'ref_cast_reg_1182_reg[11:11]' into 'tmp_93_cast_reg_1166_reg[11:11]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Dilate_0_0_1080_1920_1.v:1310]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_reg_1272_reg' and it is trimmed from '15' to '11' bits. [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Dilate_0_0_1080_1920_1.v:907]
WARNING: [Synth 8-3936] Found unconnected internal register 'ref_reg_1177_reg' and it is trimmed from '11' to '2' bits. [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Dilate_0_0_1080_1920_1.v:764]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
ROM "sel_tmp10_fu_756_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp2_fu_845_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp_fu_832_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp14_fu_788_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp18_fu_674_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp16_fu_661_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp10_fu_756_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp2_fu_845_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp_fu_832_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp14_fu_788_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp18_fu_674_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp16_fu_661_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized0 does not have driver. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
WARNING: [Synth 8-3848] Net ZERO_ALIGN in module/entity flt_add_exp does not have driver. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:49765]
WARNING: [Synth 8-3848] Net a_zeros_det_mux in module/entity flt_add_logic does not have driver. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:50959]
WARNING: [Synth 8-3848] Net b_zeros_det_mux in module/entity flt_add_logic does not have driver. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:50960]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized1 does not have driver. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized4 does not have driver. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized4 does not have driver. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized6 does not have driver. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized6 does not have driver. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized2 does not have driver. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_ne_im does not have driver. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28261]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized3 does not have driver. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized8 does not have driver. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized8 does not have driver. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
WARNING: [Synth 8-3848] Net EXP_OUT in module/entity renorm_and_round_logic__parameterized2 does not have driver. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:34795]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized10 does not have driver. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized10 does not have driver. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:41 ; elapsed = 00:03:48 . Memory (MB): peak = 820.582 ; gain = 658.883
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'toThreshold_ap_dsub_3_full_dsp_64:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'toThreshold_ap_dsub_3_full_dsp_64:/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'toThreshold_ap_dsub_3_full_dsp_64:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'toThreshold_ap_dsub_3_full_dsp_64:/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'flt_add_logic:/ALIGN_BLK/SUB_DELAY' (delay__parameterized1) to 'flt_add_logic:/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'flt_add_logic:/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'flt_add_logic:/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'flt_add_logic:/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'flt_add_logic:/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dadd_64ns_64ns_64_5_full_dsp_U84/toThreshold_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dadd_64ns_64ns_64_5_full_dsp_U84/toThreshold_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dadd_64ns_64ns_64_5_full_dsp_U84/toThreshold_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dadd_64ns_64ns_64_5_full_dsp_U84/toThreshold_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dmul_64ns_64ns_64_6_max_dsp_U86/toThreshold_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dmul_64ns_64ns_64_6_max_dsp_U86/toThreshold_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dmul_64ns_64ns_64_6_max_dsp_U86/toThreshold_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dmul_64ns_64ns_64_6_max_dsp_U86/toThreshold_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dmul_64ns_64ns_64_6_max_dsp_U86/toThreshold_ap_dmul_4_max_dsp_64_u/U0/i_synth/\MULT.OP /R_AND_R/\LOGIC.R_AND_R /EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dmul_64ns_64ns_64_6_max_dsp_U86/toThreshold_ap_dmul_4_max_dsp_64_u/U0/i_synth/\MULT.OP /R_AND_R/\LOGIC.R_AND_R /EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dmul_64ns_64ns_64_6_max_dsp_U86/toThreshold_ap_dmul_4_max_dsp_64_u/U0/i_synth/\MULT.OP /R_AND_R/\LOGIC.R_AND_R /EXP_INC_DELAY' (delay__parameterized1) to 'toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dmul_64ns_64ns_64_6_max_dsp_U86/toThreshold_ap_dmul_4_max_dsp_64_u/U0/i_synth/\MULT.OP /R_AND_R/\LOGIC.R_AND_R /EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dmul_64ns_64ns_64_6_max_dsp_U86/toThreshold_ap_dmul_4_max_dsp_64_u/U0/i_synth/\MULT.OP /R_AND_R/\LOGIC.R_AND_R /\EXP_IN_DELAY.EXP_IN_DEL ' (delay__parameterized50) to 'toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dmul_64ns_64ns_64_6_max_dsp_U86/toThreshold_ap_dmul_4_max_dsp_64_u/U0/i_synth/\MULT.OP /R_AND_R/\LOGIC.R_AND_R /\EXP_RND2_DELAY.EXP_RND_DEL '
INFO: [Synth 8-223] decloning instance 'toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dmul_64ns_64ns_64_6_max_dsp_U86/toThreshold_ap_dmul_4_max_dsp_64_u/U0/i_synth/\MULT.OP /R_AND_R/\LOGIC.R_AND_R /\EXP_IN_DELAY.EXP_OFF_OP_DEL ' (delay__parameterized50) to 'toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dmul_64ns_64ns_64_6_max_dsp_U86/toThreshold_ap_dmul_4_max_dsp_64_u/U0/i_synth/\MULT.OP /R_AND_R/\LOGIC.R_AND_R /\EXP_RND2_DELAY.EXP_OFF_RND_DEL '
INFO: [Synth 8-223] decloning instance 'toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized1) to 'toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/\DIV_OP.SPD.OP /ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/\DIV_OP.SPD.OP /ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/\DIV_OP.SPD.OP /ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/\DIV_OP.SPD.OP /ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/\DIV_OP.SPD.OP /ROUND/\EXP_IN_DELAY.EXP_IN_DEL ' (delay__parameterized50) to 'toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/\DIV_OP.SPD.OP /ROUND/\EXP_RND2_DELAY.EXP_RND_DEL '
INFO: [Synth 8-223] decloning instance 'toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/\DIV_OP.SPD.OP /ROUND/\EXP_IN_DELAY.EXP_OFF_OP_DEL ' (delay__parameterized50) to 'toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/\DIV_OP.SPD.OP /ROUND/\EXP_RND2_DELAY.EXP_OFF_RND_DEL '
INFO: [Synth 8-223] decloning instance 'toThreshold_ap_dcmp_0_no_dsp_64:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'toThreshold_ap_dcmp_0_no_dsp_64:/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'toThreshold_ap_dcmp_0_no_dsp_64:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'toThreshold_ap_dcmp_0_no_dsp_64:/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'toThreshold_ap_dcmp_0_no_dsp_64:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'toThreshold_ap_dcmp_0_no_dsp_64:/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'toThreshold_ap_dcmp_0_no_dsp_64:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'toThreshold_ap_dcmp_0_no_dsp_64:/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_0__parameterized10:/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'floating_point_v7_0__parameterized10:/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_0__parameterized10:/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'floating_point_v7_0__parameterized10:/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_0__parameterized10:/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'floating_point_v7_0__parameterized10:/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_0__parameterized10:/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'floating_point_v7_0__parameterized10:/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_0__parameterized10:/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'floating_point_v7_0__parameterized10:/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_0__parameterized10:/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'floating_point_v7_0__parameterized10:/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_0__parameterized10:/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'floating_point_v7_0__parameterized10:/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_0__parameterized10:/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/\EXP_IN_DELAY.EXP_IN_DEL ' (delay__parameterized50) to 'floating_point_v7_0__parameterized10:/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/\EXP_RND2_DELAY.EXP_RND_DEL '
INFO: [Synth 8-223] decloning instance 'floating_point_v7_0__parameterized10:/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/\EXP_IN_DELAY.EXP_OFF_OP_DEL ' (delay__parameterized50) to 'floating_point_v7_0__parameterized10:/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/\EXP_RND2_DELAY.EXP_OFF_RND_DEL '

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |toThreshold_Filter2D_1                  |           2|     10839|
|2     |toThreshold_Sobel__GC0                  |           1|        28|
|3     |toThreshold_Sobel_1__GC0                |           1|        28|
|4     |toThreshold_Loop_GradientLoop_proc__GB0 |           1|     24947|
|5     |toThreshold_Loop_GradientLoop_proc__GB1 |           1|      1988|
|6     |toThreshold_Loop_GradientLoop_proc__GB2 |           1|      8952|
|7     |toThreshold__GC0                        |           1|     30936|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:03:42 ; elapsed = 00:03:50 . Memory (MB): peak = 820.582 ; gain = 658.883
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
ROM "notrhs1_fu_488_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(18) 
ROM "tmp_6_fu_155_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_6_fu_155_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_6_fu_155_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_6_fu_155_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_6_fu_155_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_6_fu_155_p2" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D_1.v:2155]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D_1.v:2291]
ROM "sel_tmp60_fu_1798_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp58_fu_1785_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp56_fu_1772_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp_fu_1892_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp2_fu_1905_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp4_fu_1918_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp6_fu_1931_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp53_fu_1740_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp51_fu_1727_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp49_fu_1714_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp46_fu_1682_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp44_fu_1669_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp42_fu_1656_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp38_fu_1624_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp36_fu_1611_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp34_fu_1598_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '12' to '11' bits. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'RT[53].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '53' bits. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[51].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '51' bits. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[49].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '49' bits. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[47].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '47' bits. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[45].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '45' bits. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[43].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '43' bits. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '41' bits. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[39].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '39' bits. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[37].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '37' bits. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[35].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '35' bits. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[33].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '33' bits. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[31].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '31' bits. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[29].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '29' bits. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[27].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '27' bits. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[25].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '25' bits. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '23' bits. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[21].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '21' bits. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '19' bits. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '17' bits. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '15' bits. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '13' bits. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '11' bits. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '9' bits. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[7].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '7' bits. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '5' bits. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '3' bits. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '1' bits. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "notrhs1_fu_488_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(18) 
ROM "notrhs_fu_328_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(18) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '12' to '11' bits. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse.
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '12' to '11' bits. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [c:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.srcs/sources_1/ip/toThreshold_ap_dadd_3_full_dsp_64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'toThreshold_dsub_64ns_64ns_64_5_full_dsp_U83/din0_buf1_reg[63:0]' into 'toThreshold_dadd_64ns_64ns_64_5_full_dsp_U84/din0_buf1_reg[63:0]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_dsub_64ns_64ns_64_5_full_dsp.v:52]
INFO: [Synth 8-4471] merging register 'toThreshold_dsub_64ns_64ns_64_5_full_dsp_U83/din1_buf1_reg[63:0]' into 'toThreshold_dadd_64ns_64ns_64_5_full_dsp_U84/din1_buf1_reg[63:0]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_dsub_64ns_64ns_64_5_full_dsp.v:54]
ROM "tmp_5_fu_287_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_6_fu_155_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_6_fu_155_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_6_fu_155_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_6_fu_155_p2" won't be mapped to RAM because it is too sparse.
ROM "sel_tmp14_fu_788_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp_fu_832_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp2_fu_845_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp10_fu_756_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "tmp_6_fu_155_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_6_fu_155_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_6_fu_155_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_6_fu_155_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_6_fu_155_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_6_fu_155_p2" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'src_kernel_win_0_val_4_2_fu_236_reg[7:0]' into 'src_kernel_win_0_val_4_2_fu_236_reg[7:0]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:1728]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_src_kernel_win_0_val_2_1_6_reg_3137_pp0_it9_reg[7:0]' into 'ap_reg_ppstg_src_kernel_win_0_val_2_1_6_reg_3137_pp0_it9_reg[7:0]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:1171]
INFO: [Synth 8-4471] merging register 'src_kernel_win_0_val_1_1_6_reg_3131_reg[7:0]' into 'src_kernel_win_0_val_1_1_6_reg_3131_reg[7:0]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:1170]
INFO: [Synth 8-4471] merging register 'src_kernel_win_0_val_0_2_fu_156_reg[7:0]' into 'src_kernel_win_0_val_0_2_fu_156_reg[7:0]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:1694]
INFO: [Synth 8-4471] merging register 'src_kernel_win_0_val_4_3_fu_240_reg[7:0]' into 'src_kernel_win_0_val_4_3_fu_240_reg[7:0]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:1729]
INFO: [Synth 8-4471] merging register 'src_kernel_win_0_val_2_3_fu_200_reg[7:0]' into 'src_kernel_win_0_val_2_3_fu_200_reg[7:0]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:1719]
INFO: [Synth 8-4471] merging register 'src_kernel_win_0_val_1_2_fu_176_reg[7:0]' into 'src_kernel_win_0_val_1_2_fu_176_reg[7:0]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:1707]
INFO: [Synth 8-4471] merging register 'src_kernel_win_0_val_1_1_6_reg_3131_reg[7:0]' into 'src_kernel_win_0_val_1_1_6_reg_3131_reg[7:0]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:1170]
INFO: [Synth 8-4471] merging register 'src_kernel_win_0_val_0_1_6_reg_3125_reg[7:0]' into 'src_kernel_win_0_val_0_1_6_reg_3125_reg[7:0]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:1168]
INFO: [Synth 8-4471] merging register 'src_kernel_win_0_val_0_3_fu_160_reg[7:0]' into 'src_kernel_win_0_val_0_3_fu_160_reg[7:0]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:1695]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_src_kernel_win_0_val_0_1_6_reg_3125_pp0_it6_reg[7:0]' into 'ap_reg_ppstg_src_kernel_win_0_val_0_1_6_reg_3125_pp0_it6_reg[7:0]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:1168]
INFO: [Synth 8-4471] merging register 'src_kernel_win_0_val_1_1_fu_172_reg[7:0]' into 'src_kernel_win_0_val_1_1_fu_172_reg[7:0]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:1059]
INFO: [Synth 8-4471] merging register 'src_kernel_win_0_val_2_2_fu_196_reg[7:0]' into 'src_kernel_win_0_val_2_2_fu_196_reg[7:0]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:1718]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:2394]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:2392]
ROM "sel_tmp31_fu_1566_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp29_fu_1553_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp27_fu_1540_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp_fu_1660_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp4_fu_1673_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp6_fu_1686_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp8_fu_1699_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp24_fu_1508_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp22_fu_1495_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp20_fu_1482_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp17_fu_1450_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp15_fu_1437_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp13_fu_1424_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp10_fu_1392_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp7_fu_1379_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp3_fu_1366_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'src_kernel_win_0_val_1_3_fu_180_reg[7:0]' into 'src_kernel_win_0_val_1_3_fu_180_reg[7:0]' [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold_Filter2D.v:1708]
ROM "tmp_38_fu_387_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_41_fu_414_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_45_fu_449_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_49_fu_484_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_6_fu_155_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_6_fu_155_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_6_fu_155_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_6_fu_155_p2" won't be mapped to RAM because it is too sparse.
ROM "sel_tmp14_fu_788_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp_fu_832_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp2_fu_845_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp10_fu_756_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:03:51 ; elapsed = 00:03:58 . Memory (MB): peak = 820.582 ; gain = 658.883
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:03:51 ; elapsed = 00:03:58 . Memory (MB): peak = 820.582 ; gain = 658.883

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |toThreshold_Filter2D_1                  |           2|     14981|
|2     |toThreshold_Sobel__GC0                  |           1|        28|
|3     |toThreshold_Sobel_1__GC0                |           1|        28|
|4     |toThreshold_Loop_GradientLoop_proc__GB0 |           1|     26987|
|5     |toThreshold_Loop_GradientLoop_proc__GB1 |           1|      2010|
|6     |toThreshold_Loop_GradientLoop_proc__GB2 |           1|     15049|
|7     |toThreshold__GC0                        |           1|     36522|
+------+----------------------------------------+------------+----------+
 Sort Area is toThreshold__GC0 r_V_4_i_reg_332_reg_0 : 0 0 : 524 1111 : Used 1 time 0
 Sort Area is toThreshold__GC0 r_V_4_i_reg_332_reg_0 : 0 1 : 587 1111 : Used 1 time 0
 Sort Area is toThreshold__GC0 r_V_1_fu_227_p2_3 : 0 0 : 619 619 : Used 1 time 0
 Sort Area is toThreshold__GC0 tmp3_reg_3274_reg_f : 0 0 : 344 575 : Used 1 time 0
 Sort Area is toThreshold__GC0 tmp3_reg_3274_reg_f : 0 1 : 231 575 : Used 1 time 0
 Sort Area is toThreshold__GC0 p_Val2_11_2_2_reg_3304_reg_a : 0 0 : 305 536 : Used 1 time 0
 Sort Area is toThreshold__GC0 p_Val2_11_2_2_reg_3304_reg_a : 0 1 : 231 536 : Used 1 time 0
 Sort Area is toThreshold__GC0 p_Val2_11_3_2_fu_1952_p2_5 : 0 0 : 152 413 : Used 1 time 0
 Sort Area is toThreshold__GC0 p_Val2_11_3_2_fu_1952_p2_5 : 0 1 : 261 413 : Used 1 time 0
 Sort Area is toThreshold__GC0 tmp22_reg_3239_reg_8 : 0 0 : 348 348 : Used 1 time 0
 Sort Area is toThreshold__GC0 tmp5_cast_reg_3319_reg_d : 0 0 : 344 344 : Used 1 time 0
 Sort Area is toThreshold__GC0 tmp4_reg_3314_reg_10 : 0 0 : 235 235 : Used 1 time 0
INFO: [Synth 8-3971] The signal lineBuffer_val_0_U/toThreshold_Loop_LineBufferLoop_proc_lineBuffer_val_0_ram_U/ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\p_p2_reg_484_reg[12] ) is unused and will be removed from module toThreshold_borderInterpolate__1.
WARNING: [Synth 8-3332] Sequential element (\p_p2_reg_484_reg[11] ) is unused and will be removed from module toThreshold_borderInterpolate__1.
WARNING: [Synth 8-3332] Sequential element (\p_p_reg_474_reg[12] ) is unused and will be removed from module toThreshold_borderInterpolate__1.
WARNING: [Synth 8-3332] Sequential element (\p_p_reg_474_reg[11] ) is unused and will be removed from module toThreshold_borderInterpolate__1.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_ppstg_p_read_reg_412_pp0_it1_reg[12] ) is unused and will be removed from module toThreshold_borderInterpolate__1.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_ppstg_p_read_reg_412_pp0_it1_reg[11] ) is unused and will be removed from module toThreshold_borderInterpolate__1.
WARNING: [Synth 8-3332] Sequential element (\sel_tmp11_reg_489_reg[14] ) is unused and will be removed from module toThreshold_borderInterpolate__1.
WARNING: [Synth 8-3332] Sequential element (\sel_tmp11_reg_489_reg[13] ) is unused and will be removed from module toThreshold_borderInterpolate__1.
WARNING: [Synth 8-3332] Sequential element (\sel_tmp11_reg_489_reg[12] ) is unused and will be removed from module toThreshold_borderInterpolate__1.
WARNING: [Synth 8-3332] Sequential element (\sel_tmp11_reg_489_reg[11] ) is unused and will be removed from module toThreshold_borderInterpolate__1.
WARNING: [Synth 8-3332] Sequential element (\p_p3_reg_479_reg[12] ) is unused and will be removed from module toThreshold_borderInterpolate__1.
WARNING: [Synth 8-3332] Sequential element (\p_p3_reg_479_reg[11] ) is unused and will be removed from module toThreshold_borderInterpolate__1.
WARNING: [Synth 8-3332] Sequential element (\p_p2_reg_484_reg[12] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p2_reg_484_reg[11] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p2_reg_484_reg[10] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p2_reg_484_reg[9] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p2_reg_484_reg[8] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p2_reg_484_reg[7] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p2_reg_484_reg[6] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p2_reg_484_reg[5] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p2_reg_484_reg[4] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p2_reg_484_reg[3] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p_reg_474_reg[12] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p_reg_474_reg[11] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p_reg_474_reg[10] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p_reg_474_reg[9] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p_reg_474_reg[8] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p_reg_474_reg[7] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p_reg_474_reg[6] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p_reg_474_reg[5] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p_reg_474_reg[4] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p_reg_474_reg[3] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_ppstg_p_read_reg_412_pp0_it1_reg[12] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_ppstg_p_read_reg_412_pp0_it1_reg[11] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_ppstg_p_read_reg_412_pp0_it1_reg[10] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_ppstg_p_read_reg_412_pp0_it1_reg[9] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_ppstg_p_read_reg_412_pp0_it1_reg[8] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_ppstg_p_read_reg_412_pp0_it1_reg[7] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_ppstg_p_read_reg_412_pp0_it1_reg[6] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_ppstg_p_read_reg_412_pp0_it1_reg[5] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_ppstg_p_read_reg_412_pp0_it1_reg[4] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_ppstg_p_read_reg_412_pp0_it1_reg[3] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\sel_tmp11_reg_489_reg[14] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\sel_tmp11_reg_489_reg[13] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\sel_tmp11_reg_489_reg[12] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\sel_tmp11_reg_489_reg[11] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\sel_tmp11_reg_489_reg[10] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\sel_tmp11_reg_489_reg[9] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\sel_tmp11_reg_489_reg[8] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\sel_tmp11_reg_489_reg[7] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\sel_tmp11_reg_489_reg[6] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\sel_tmp11_reg_489_reg[5] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\sel_tmp11_reg_489_reg[4] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\sel_tmp11_reg_489_reg[3] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p3_reg_479_reg[12] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p3_reg_479_reg[11] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p3_reg_479_reg[10] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p3_reg_479_reg[9] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p3_reg_479_reg[8] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p3_reg_479_reg[7] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p3_reg_479_reg[6] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p3_reg_479_reg[5] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p3_reg_479_reg[4] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p3_reg_479_reg[3] ) is unused and will be removed from module toThreshold_borderInterpolate__2.
WARNING: [Synth 8-3332] Sequential element (\p_p2_reg_484_reg[12] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\p_p2_reg_484_reg[11] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\p_p2_reg_484_reg[10] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\p_p2_reg_484_reg[9] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\p_p2_reg_484_reg[8] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\p_p2_reg_484_reg[7] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\p_p2_reg_484_reg[6] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\p_p2_reg_484_reg[5] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\p_p2_reg_484_reg[4] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\p_p2_reg_484_reg[3] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\p_p_reg_474_reg[12] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\p_p_reg_474_reg[11] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\p_p_reg_474_reg[10] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\p_p_reg_474_reg[9] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\p_p_reg_474_reg[8] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\p_p_reg_474_reg[7] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\p_p_reg_474_reg[6] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\p_p_reg_474_reg[5] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\p_p_reg_474_reg[4] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\p_p_reg_474_reg[3] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_ppstg_p_read_reg_412_pp0_it1_reg[12] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_ppstg_p_read_reg_412_pp0_it1_reg[11] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_ppstg_p_read_reg_412_pp0_it1_reg[10] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_ppstg_p_read_reg_412_pp0_it1_reg[9] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_ppstg_p_read_reg_412_pp0_it1_reg[8] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_ppstg_p_read_reg_412_pp0_it1_reg[7] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_ppstg_p_read_reg_412_pp0_it1_reg[6] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_ppstg_p_read_reg_412_pp0_it1_reg[5] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_ppstg_p_read_reg_412_pp0_it1_reg[4] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_ppstg_p_read_reg_412_pp0_it1_reg[3] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\sel_tmp11_reg_489_reg[14] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\sel_tmp11_reg_489_reg[13] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\sel_tmp11_reg_489_reg[12] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\sel_tmp11_reg_489_reg[11] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\sel_tmp11_reg_489_reg[10] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
WARNING: [Synth 8-3332] Sequential element (\sel_tmp11_reg_489_reg[9] ) is unused and will be removed from module toThreshold_borderInterpolate__3.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61 /grp_toThreshold_borderInterpolate_fu_671/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61 /grp_toThreshold_borderInterpolate_fu_655/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61 /grp_toThreshold_borderInterpolate_fu_663/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61 /grp_toThreshold_borderInterpolate_fu_631/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61 /grp_toThreshold_borderInterpolate_fu_639/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61 /grp_toThreshold_borderInterpolate_fu_647/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61 /\OP2_V_4_3_cast_reg_3249_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61 /\OP2_V_4_3_cast_reg_3249_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61 /\tmp_146_cast_reg_3128_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61 /grp_toThreshold_borderInterpolate_fu_671/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61 /grp_toThreshold_borderInterpolate_fu_655/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61 /grp_toThreshold_borderInterpolate_fu_663/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61 /grp_toThreshold_borderInterpolate_fu_647/\p_assign_1_reg_459_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61 /grp_toThreshold_borderInterpolate_fu_631/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61 /grp_toThreshold_borderInterpolate_fu_639/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61 /grp_toThreshold_borderInterpolate_fu_647/\tmp_151_reg_440_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61 /grp_toThreshold_borderInterpolate_fu_647/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57 /grp_toThreshold_borderInterpolate_fu_671/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57 /grp_toThreshold_borderInterpolate_fu_655/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57 /grp_toThreshold_borderInterpolate_fu_663/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57 /grp_toThreshold_borderInterpolate_fu_631/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57 /grp_toThreshold_borderInterpolate_fu_639/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57 /grp_toThreshold_borderInterpolate_fu_647/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57 /\OP2_V_4_3_cast_reg_3249_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57 /\OP2_V_4_3_cast_reg_3249_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57 /\tmp_146_cast_reg_3128_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57 /grp_toThreshold_borderInterpolate_fu_671/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57 /grp_toThreshold_borderInterpolate_fu_655/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57 /grp_toThreshold_borderInterpolate_fu_663/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57 /grp_toThreshold_borderInterpolate_fu_647/\p_assign_1_reg_459_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57 /grp_toThreshold_borderInterpolate_fu_631/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57 /grp_toThreshold_borderInterpolate_fu_639/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57 /grp_toThreshold_borderInterpolate_fu_647/\tmp_151_reg_440_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57 /grp_toThreshold_borderInterpolate_fu_647/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_5/toThreshold_CvtColor_U0/\tmp_i_cast_reg_337_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_5/toThreshold_Dilate_0_0_1080_1920_U0/grp_toThreshold_borderInterpolate_fu_277/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_5/toThreshold_Dilate_0_0_1080_1920_U0/grp_toThreshold_borderInterpolate_fu_285/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_5/toThreshold_Dilate_0_0_1080_1920_U0/grp_toThreshold_borderInterpolate_fu_293/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_5/toThreshold_Dilate_0_0_1080_1920_U0/grp_toThreshold_borderInterpolate_fu_301/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_5/\toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37 /grp_toThreshold_borderInterpolate_fu_495/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_5/\toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37 /grp_toThreshold_borderInterpolate_fu_479/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_5/\toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37 /grp_toThreshold_borderInterpolate_fu_487/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_5/\toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37 /grp_toThreshold_borderInterpolate_fu_519/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_5/\toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37 /grp_toThreshold_borderInterpolate_fu_511/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_5/\toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37 /grp_toThreshold_borderInterpolate_fu_503/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_5/\toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37 /\p_Val2_11_4_1_reg_3234_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_5/\toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37 /\p_Val2_11_3_1_reg_3194_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_5/\toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37 /\p_Val2_11_3_2_reg_3199_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_5/\toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37 /\p_Val2_11_3_2_reg_3199_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_5/\toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37 /\p_Val2_11_3_2_reg_3199_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_5/\toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37 /\p_Val2_11_1_4_reg_3279_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_5/toThreshold_Dilate_0_0_1080_1920_1_U0/grp_toThreshold_borderInterpolate_fu_277/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_5/toThreshold_Dilate_0_0_1080_1920_1_U0/grp_toThreshold_borderInterpolate_fu_285/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_5/toThreshold_Loop_LineBufferLoop_proc_U0/\filterMask_0_0_1_reg_726_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_5/toThreshold_Dilate_0_0_1080_1920_1_U0/grp_toThreshold_borderInterpolate_fu_293/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_5/toThreshold_Dilate_0_0_1080_1920_1_U0/grp_toThreshold_borderInterpolate_fu_301/\len_cast1_cast_reg_421_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_5/\toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37 /\tmp2_cast_reg_3259_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_5/\toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37 /\tmp2_cast_reg_3259_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_5/toThreshold_Dilate_0_0_1080_1920_U0/\tmp_93_cast_reg_1166_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_5/\toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37 /\tmp_123_cast_reg_2865_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_5/toThreshold_Dilate_0_0_1080_1920_1_U0/\tmp_93_cast_reg_1166_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_5/toThreshold_CvtColor_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_5/toThreshold_Threshold_1080_1920_0_0_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_5/\toThreshold_GaussianBlur_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_5/toThreshold_Dilate_0_0_1080_1920_1_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_5/toThreshold_Loop_LineBufferLoop_proc_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_5/toThreshold_Duplicate_1080_1920_0_0_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_5/toThreshold_Dilate_0_0_1080_1920_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_5/toThreshold_AXIvideo2Mat_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2_5/toThreshold_Block_proc_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_5/toThreshold_Mat2AXIvideo_8_1080_1920_0_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2_5/toThreshold_Dilate_0_0_1080_1920_U0/grp_toThreshold_borderInterpolate_fu_277/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_5/toThreshold_Dilate_0_0_1080_1920_U0/grp_toThreshold_borderInterpolate_fu_277/\sel_tmp51_reg_514_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2_5/toThreshold_Dilate_0_0_1080_1920_U0/grp_toThreshold_borderInterpolate_fu_285/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_5/toThreshold_Dilate_0_0_1080_1920_U0/grp_toThreshold_borderInterpolate_fu_285/\sel_tmp51_reg_514_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2_5/toThreshold_Dilate_0_0_1080_1920_U0/grp_toThreshold_borderInterpolate_fu_293/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_5/toThreshold_Dilate_0_0_1080_1920_U0/grp_toThreshold_borderInterpolate_fu_293/\sel_tmp51_reg_514_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2_5/toThreshold_Dilate_0_0_1080_1920_U0/grp_toThreshold_borderInterpolate_fu_301/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_5/toThreshold_Dilate_0_0_1080_1920_U0/grp_toThreshold_borderInterpolate_fu_301/\sel_tmp51_reg_514_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2_5/\toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37 /grp_toThreshold_borderInterpolate_fu_495/\p_assign_1_reg_459_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_5/\toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37 /grp_toThreshold_borderInterpolate_fu_495/\tmp_151_reg_440_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2_5/\toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37 /grp_toThreshold_borderInterpolate_fu_495/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2_5/\toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37 /grp_toThreshold_borderInterpolate_fu_479/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2_5/\toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37 /grp_toThreshold_borderInterpolate_fu_487/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2_5/\toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37 /grp_toThreshold_borderInterpolate_fu_519/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2_5/\toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37 /grp_toThreshold_borderInterpolate_fu_511/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2_5/\toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37 /grp_toThreshold_borderInterpolate_fu_503/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2_5/toThreshold_Dilate_0_0_1080_1920_1_U0/grp_toThreshold_borderInterpolate_fu_277/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_5/toThreshold_Dilate_0_0_1080_1920_1_U0/grp_toThreshold_borderInterpolate_fu_277/\sel_tmp51_reg_514_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2_5/toThreshold_Dilate_0_0_1080_1920_1_U0/grp_toThreshold_borderInterpolate_fu_285/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_5/toThreshold_Dilate_0_0_1080_1920_1_U0/grp_toThreshold_borderInterpolate_fu_285/\sel_tmp51_reg_514_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2_5/toThreshold_Dilate_0_0_1080_1920_1_U0/grp_toThreshold_borderInterpolate_fu_293/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_5/toThreshold_Dilate_0_0_1080_1920_1_U0/grp_toThreshold_borderInterpolate_fu_293/\sel_tmp51_reg_514_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2_5/toThreshold_Dilate_0_0_1080_1920_1_U0/grp_toThreshold_borderInterpolate_fu_301/\sel_tmp18_demorgan_reg_494_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_5/toThreshold_Dilate_0_0_1080_1920_1_U0/grp_toThreshold_borderInterpolate_fu_301/\sel_tmp51_reg_514_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (toThreshold_Loop_GradientLoop_proc_U0i_2_4/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (toThreshold_Sobel_1_U0i_2_1/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (toThreshold_Sobel_U0i_2_0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (toThreshold_Loop_GradientLoop_proc_U0i_2_2/\toThreshold_dmul_64ns_64ns_64_6_max_dsp_U86/din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (toThreshold_Loop_GradientLoop_proc_U0i_2_2/\toThreshold_dmul_64ns_64ns_64_6_max_dsp_U86/din1_buf1_reg[63] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:04:19 ; elapsed = 00:04:29 . Memory (MB): peak = 820.582 ; gain = 658.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:04:19 ; elapsed = 00:04:29 . Memory (MB): peak = 820.582 ; gain = 658.883
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:04:19 ; elapsed = 00:04:29 . Memory (MB): peak = 820.582 ; gain = 658.883

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |toThreshold_Filter2D_1                  |           1|      6711|
|2     |toThreshold_Sobel__GC0                  |           1|        18|
|3     |toThreshold_Sobel_1__GC0                |           1|        18|
|4     |toThreshold_Loop_GradientLoop_proc__GB0 |           1|     23780|
|5     |toThreshold_Loop_GradientLoop_proc__GB1 |           1|      1369|
|6     |toThreshold_Loop_GradientLoop_proc__GB2 |           1|      8824|
|7     |toThreshold__GC0                        |           1|     16431|
|8     |toThreshold_Filter2D_1__1               |           1|      5927|
+------+----------------------------------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:04:19 ; elapsed = 00:04:29 . Memory (MB): peak = 820.582 ; gain = 658.883
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:35 ; elapsed = 00:04:46 . Memory (MB): peak = 955.324 ; gain = 793.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:42 ; elapsed = 00:04:53 . Memory (MB): peak = 987.395 ; gain = 825.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |toThreshold_Filter2D_1                  |           1|      6711|
|2     |toThreshold_Sobel__GC0                  |           1|        18|
|3     |toThreshold_Sobel_1__GC0                |           1|        18|
|4     |toThreshold_Loop_GradientLoop_proc__GB0 |           1|     23780|
|5     |toThreshold_Loop_GradientLoop_proc__GB1 |           1|      1369|
|6     |toThreshold_Loop_GradientLoop_proc__GB2 |           1|      8824|
|7     |toThreshold__GC0                        |           1|     16431|
|8     |toThreshold_Filter2D_1__1               |           1|      5927|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61/k_buf_0_val_0_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61/k_buf_0_val_1_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61/k_buf_0_val_2_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61/k_buf_0_val_3_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61/k_buf_0_val_4_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57/k_buf_0_val_0_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57/k_buf_0_val_1_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57/k_buf_0_val_2_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57/k_buf_0_val_3_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57/k_buf_0_val_4_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \toThreshold_Dilate_0_0_1080_1920_U0/k_buf_0_val_0_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \toThreshold_Dilate_0_0_1080_1920_U0/k_buf_0_val_1_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \toThreshold_Dilate_0_0_1080_1920_U0/k_buf_0_val_2_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37/k_buf_0_val_0_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37/k_buf_0_val_1_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37/k_buf_0_val_2_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37/k_buf_0_val_3_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37/k_buf_0_val_4_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \toThreshold_Loop_LineBufferLoop_proc_U0/lineBuffer_val_0_U/toThreshold_Loop_LineBufferLoop_proc_lineBuffer_val_0_ram_U/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \toThreshold_Loop_LineBufferLoop_proc_U0/lineBuffer_val_0_U/toThreshold_Loop_LineBufferLoop_proc_lineBuffer_val_0_ram_U/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \toThreshold_Dilate_0_0_1080_1920_1_U0/k_buf_0_val_0_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \toThreshold_Dilate_0_0_1080_1920_1_U0/k_buf_0_val_1_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \toThreshold_Dilate_0_0_1080_1920_1_U0/k_buf_0_val_2_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:11 ; elapsed = 00:05:24 . Memory (MB): peak = 1053.949 ; gain = 892.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:13 ; elapsed = 00:05:26 . Memory (MB): peak = 1053.949 ; gain = 892.250
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:13 ; elapsed = 00:05:27 . Memory (MB): peak = 1053.949 ; gain = 892.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:17 ; elapsed = 00:05:31 . Memory (MB): peak = 1053.949 ; gain = 892.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   976|
|2     |DSP48E1    |     7|
|3     |DSP48E1_1  |     3|
|4     |DSP48E1_10 |     1|
|5     |DSP48E1_11 |     1|
|6     |DSP48E1_12 |     1|
|7     |DSP48E1_13 |     1|
|8     |DSP48E1_14 |     1|
|9     |DSP48E1_15 |     4|
|10    |DSP48E1_16 |     2|
|11    |DSP48E1_17 |     1|
|12    |DSP48E1_18 |     1|
|13    |DSP48E1_19 |     1|
|14    |DSP48E1_2  |     1|
|15    |DSP48E1_3  |     1|
|16    |DSP48E1_4  |     1|
|17    |DSP48E1_5  |     1|
|18    |DSP48E1_6  |     1|
|19    |DSP48E1_7  |     1|
|20    |DSP48E1_8  |     1|
|21    |DSP48E1_9  |     1|
|22    |LUT1       |  1015|
|23    |LUT2       |  2194|
|24    |LUT3       |  4540|
|25    |LUT4       |  2664|
|26    |LUT5       |  1595|
|27    |LUT6       |  3605|
|28    |MUXCY      |  4046|
|29    |MUXCY_L    |    33|
|30    |MUXF7      |    31|
|31    |MUXF8      |     3|
|32    |RAMB18E1   |    21|
|33    |RAMB36E1_1 |     2|
|34    |SRL16E     |   473|
|35    |SRLC32E    |    54|
|36    |XORCY      |  3363|
|37    |FDE        |    47|
|38    |FDRE       | 11601|
|39    |FDSE       |   150|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:18 ; elapsed = 00:05:31 . Memory (MB): peak = 1053.949 ; gain = 892.250
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3495 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:02:41 . Memory (MB): peak = 1053.949 ; gain = 461.227
Synthesis Optimization Complete : Time (s): cpu = 00:05:18 ; elapsed = 00:05:32 . Memory (MB): peak = 1053.949 ; gain = 892.250
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'toThreshold_Dilate_0_0_1080_1920_1_U0/k_buf_0_val_0_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'toThreshold_Dilate_0_0_1080_1920_1_U0/k_buf_0_val_1_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'toThreshold_Dilate_0_0_1080_1920_1_U0/k_buf_0_val_2_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'toThreshold_Dilate_0_0_1080_1920_U0/k_buf_0_val_0_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'toThreshold_Dilate_0_0_1080_1920_U0/k_buf_0_val_1_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'toThreshold_Dilate_0_0_1080_1920_U0/k_buf_0_val_2_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37/k_buf_0_val_0_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37/k_buf_0_val_1_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37/k_buf_0_val_2_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37/k_buf_0_val_3_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37/k_buf_0_val_4_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'toThreshold_Loop_LineBufferLoop_proc_U0/lineBuffer_val_0_U/toThreshold_Loop_LineBufferLoop_proc_lineBuffer_val_0_ram_U/ram_reg_0' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'toThreshold_Loop_LineBufferLoop_proc_U0/lineBuffer_val_0_U/toThreshold_Loop_LineBufferLoop_proc_lineBuffer_val_0_ram_U/ram_reg_1' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57/k_buf_0_val_0_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57/k_buf_0_val_1_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57/k_buf_0_val_2_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57/k_buf_0_val_3_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'toThreshold_Sobel_1_U0/grp_toThreshold_Filter2D_1_fu_57/k_buf_0_val_4_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61/k_buf_0_val_0_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61/k_buf_0_val_1_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61/k_buf_0_val_2_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61/k_buf_0_val_3_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61/k_buf_0_val_4_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
INFO: [Netlist 29-17] Analyzing 4474 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1145 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1090 instances
  FDE => FDRE: 47 instances
  SRLC32E => SRL16E: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
1362 Infos, 176 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:29 ; elapsed = 00:05:43 . Memory (MB): peak = 1053.949 ; gain = 852.449
# write_checkpoint -noxdef toThreshold.dcp
# catch { report_utilization -file toThreshold_utilization_synth.rpt -pb toThreshold_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.540 . Memory (MB): peak = 1053.949 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jun 26 18:20:16 2015...
[Fri Jun 26 18:20:19 2015] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:05:55 . Memory (MB): peak = 260.434 ; gain = 7.266
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 2121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from c:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from c:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from c:/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from c:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from c:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from c:/Xilinx/Vivado/2014.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold.xdc:7]
all_clocks: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1118.074 ; gain = 493.992
Finished Parsing XDC File [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1118.074 ; gain = 857.641
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.162 . Memory (MB): peak = 1118.074 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1131.324 ; gain = 13.250
[Fri Jun 26 18:20:56 2015] Launched impl_1...
Run output will be captured here: C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.runs/impl_1/runme.log
[Fri Jun 26 18:20:56 2015] Waiting for impl_1 to finish...

*** Running vivado
    with args -log toThreshold.vdi -applog -m64 -messageDb vivado.pb -mode batch -source toThreshold.tcl -notrace


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source toThreshold.tcl -notrace
Command: open_checkpoint C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.runs/impl_1/toThreshold.dcp
INFO: [Netlist 29-17] Analyzing 2121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from c:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from c:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from c:/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from c:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from c:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from c:/Xilinx/Vivado/2014.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.runs/impl_1/.Xil/Vivado-11224-ESIT044/dcp/toThreshold.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold.xdc:7]
all_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1062.641 ; gain = 493.969
Finished Parsing XDC File [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.runs/impl_1/.Xil/Vivado-11224-ESIT044/dcp/toThreshold.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 1071353
open_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1062.641 ; gain = 884.152
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.02' and will expire in -118 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.468 . Memory (MB): peak = 1064.262 ; gain = 1.563

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1042cbfd8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1064.262 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 647 cells.
Phase 2 Constant Propagation | Checksum: 10c0d06ba

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1064.262 ; gain = 0.000

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dcmp_64ns_64ns_1_1_U88/toThreshold_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EXP_ALL_ONE_DET/CARRYS_OUT[0].
WARNING: [Opt 31-6] Deleting driverless net: toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dcmp_64ns_64ns_1_1_U88/toThreshold_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dcmp_64ns_64ns_1_1_U88/toThreshold_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.B_EXP_ALL_ONE_DET/CARRYS_OUT[0].
WARNING: [Opt 31-6] Deleting driverless net: toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dcmp_64ns_64ns_1_1_U88/toThreshold_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.B_FRAC_NOT_ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dcmp_64ns_64ns_1_1_U89/toThreshold_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EXP_ALL_ONE_DET/CARRYS_OUT[0].
WARNING: [Opt 31-6] Deleting driverless net: toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dcmp_64ns_64ns_1_1_U89/toThreshold_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dcmp_64ns_64ns_1_1_U89/toThreshold_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.B_EXP_ALL_ONE_DET/CARRYS_OUT[0].
WARNING: [Opt 31-6] Deleting driverless net: toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dcmp_64ns_64ns_1_1_U89/toThreshold_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.B_FRAC_NOT_ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dcmp_64ns_64ns_1_1_U90/toThreshold_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EXP_ALL_ONE_DET/CARRYS_OUT[0].
WARNING: [Opt 31-6] Deleting driverless net: toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dcmp_64ns_64ns_1_1_U90/toThreshold_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dcmp_64ns_64ns_1_1_U90/toThreshold_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.B_EXP_ALL_ONE_DET/CARRYS_OUT[0].
WARNING: [Opt 31-6] Deleting driverless net: toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dcmp_64ns_64ns_1_1_U90/toThreshold_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.B_FRAC_NOT_ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dcmp_64ns_64ns_1_1_U91/toThreshold_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EXP_ALL_ONE_DET/CARRYS_OUT[0].
WARNING: [Opt 31-6] Deleting driverless net: toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dcmp_64ns_64ns_1_1_U91/toThreshold_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dcmp_64ns_64ns_1_1_U91/toThreshold_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.B_EXP_ALL_ONE_DET/CARRYS_OUT[0].
WARNING: [Opt 31-6] Deleting driverless net: toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dcmp_64ns_64ns_1_1_U91/toThreshold_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.B_FRAC_NOT_ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dcmp_64ns_64ns_1_1_U92/toThreshold_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EXP_ALL_ONE_DET/CARRYS_OUT[0].
WARNING: [Opt 31-6] Deleting driverless net: toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dcmp_64ns_64ns_1_1_U92/toThreshold_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dcmp_64ns_64ns_1_1_U92/toThreshold_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.B_EXP_ALL_ONE_DET/CARRYS_OUT[0].
WARNING: [Opt 31-6] Deleting driverless net: toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dcmp_64ns_64ns_1_1_U92/toThreshold_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.B_FRAC_NOT_ZERO_DET/CARRY_OUT.
INFO: [Opt 31-12] Eliminated 7852 unconnected nets.
INFO: [Opt 31-11] Eliminated 462 unconnected cells.
Phase 3 Sweep | Checksum: b4e94fc6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1064.262 ; gain = 0.000
Ending Logic Optimization Task | Checksum: b4e94fc6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1064.262 ; gain = 0.000
Implement Debug Cores | Checksum: 153731308
Logic Optimization | Checksum: 153731308

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 23 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 0 Total Ports: 46
Ending PowerOpt Patch Enables Task | Checksum: dbc90372

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1093.141 ; gain = 0.000
Ending Power Optimization Task | Checksum: dbc90372

Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1093.141 ; gain = 28.879
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1093.141 ; gain = 30.500
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.runs/impl_1/toThreshold_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.02' and will expire in -118 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 76d22e52

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.364 . Memory (MB): peak = 1116.672 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1116.672 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1116.672 ; gain = 0.000

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1116.672 ; gain = 0.000

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1116.672 ; gain = 0.000

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1116.672 ; gain = 0.000

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 00000000

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1116.672 ; gain = 0.000
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 60d24eba

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1116.672 ; gain = 0.000

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: d52e8ba1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1116.672 ; gain = 0.000
Phase 2.1.2.1 Place Init Design | Checksum: cdf0ec56

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1116.672 ; gain = 0.000
Phase 2.1.2 Build Placer Netlist Model | Checksum: cdf0ec56

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1116.672 ; gain = 0.000

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: cdf0ec56

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1116.672 ; gain = 0.000
Phase 2.1.3 Constrain Clocks/Macros | Checksum: cdf0ec56

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1116.672 ; gain = 0.000
Phase 2.1 Placer Initialization Core | Checksum: cdf0ec56

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1116.672 ; gain = 0.000
Phase 2 Placer Initialization | Checksum: cdf0ec56

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1116.672 ; gain = 0.000

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 20059d0a8

Time (s): cpu = 00:00:55 ; elapsed = 00:00:35 . Memory (MB): peak = 1116.672 ; gain = 0.000

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 20059d0a8

Time (s): cpu = 00:00:55 ; elapsed = 00:00:36 . Memory (MB): peak = 1116.672 ; gain = 0.000

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: ea92e037

Time (s): cpu = 00:01:05 ; elapsed = 00:00:42 . Memory (MB): peak = 1116.672 ; gain = 0.000

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 12ad16eb5

Time (s): cpu = 00:01:05 ; elapsed = 00:00:42 . Memory (MB): peak = 1116.672 ; gain = 0.000

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 12ad16eb5

Time (s): cpu = 00:01:05 ; elapsed = 00:00:42 . Memory (MB): peak = 1116.672 ; gain = 0.000

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 921dbd6f

Time (s): cpu = 00:01:07 ; elapsed = 00:00:44 . Memory (MB): peak = 1116.672 ; gain = 0.000

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 81b94fa4

Time (s): cpu = 00:01:08 ; elapsed = 00:00:44 . Memory (MB): peak = 1116.672 ; gain = 0.000

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1c00c14e4

Time (s): cpu = 00:01:12 ; elapsed = 00:00:48 . Memory (MB): peak = 1133.230 ; gain = 16.559
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1c00c14e4

Time (s): cpu = 00:01:12 ; elapsed = 00:00:48 . Memory (MB): peak = 1133.230 ; gain = 16.559

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1c00c14e4

Time (s): cpu = 00:01:13 ; elapsed = 00:00:48 . Memory (MB): peak = 1134.176 ; gain = 17.504

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1c00c14e4

Time (s): cpu = 00:01:13 ; elapsed = 00:00:49 . Memory (MB): peak = 1134.176 ; gain = 17.504
Phase 4.6 Small Shape Detail Placement | Checksum: 1c00c14e4

Time (s): cpu = 00:01:13 ; elapsed = 00:00:49 . Memory (MB): peak = 1134.176 ; gain = 17.504

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1c00c14e4

Time (s): cpu = 00:01:14 ; elapsed = 00:00:50 . Memory (MB): peak = 1134.176 ; gain = 17.504
Phase 4 Detail Placement | Checksum: 1c00c14e4

Time (s): cpu = 00:01:14 ; elapsed = 00:00:50 . Memory (MB): peak = 1134.176 ; gain = 17.504

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: f2e429f5

Time (s): cpu = 00:01:14 ; elapsed = 00:00:50 . Memory (MB): peak = 1134.176 ; gain = 17.504

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: f2e429f5

Time (s): cpu = 00:01:14 ; elapsed = 00:00:50 . Memory (MB): peak = 1134.176 ; gain = 17.504

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: 1d72897a5

Time (s): cpu = 00:01:21 ; elapsed = 00:00:54 . Memory (MB): peak = 1142.199 ; gain = 25.527
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.505. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 1d72897a5

Time (s): cpu = 00:01:21 ; elapsed = 00:00:54 . Memory (MB): peak = 1142.199 ; gain = 25.527
Phase 5.2.2 Post Placement Optimization | Checksum: 1d72897a5

Time (s): cpu = 00:01:21 ; elapsed = 00:00:54 . Memory (MB): peak = 1142.199 ; gain = 25.527
Phase 5.2 Post Commit Optimization | Checksum: 1d72897a5

Time (s): cpu = 00:01:21 ; elapsed = 00:00:55 . Memory (MB): peak = 1142.199 ; gain = 25.527

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 1d72897a5

Time (s): cpu = 00:01:21 ; elapsed = 00:00:55 . Memory (MB): peak = 1142.199 ; gain = 25.527

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 1d72897a5

Time (s): cpu = 00:01:21 ; elapsed = 00:00:55 . Memory (MB): peak = 1142.199 ; gain = 25.527

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 1d72897a5

Time (s): cpu = 00:01:22 ; elapsed = 00:00:55 . Memory (MB): peak = 1142.199 ; gain = 25.527
Phase 5.5 Placer Reporting | Checksum: 1d72897a5

Time (s): cpu = 00:01:22 ; elapsed = 00:00:55 . Memory (MB): peak = 1142.199 ; gain = 25.527

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 25d97c030

Time (s): cpu = 00:01:22 ; elapsed = 00:00:55 . Memory (MB): peak = 1142.199 ; gain = 25.527
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 25d97c030

Time (s): cpu = 00:01:22 ; elapsed = 00:00:55 . Memory (MB): peak = 1142.199 ; gain = 25.527
Ending Placer Task | Checksum: 180d10ce3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:55 . Memory (MB): peak = 1142.199 ; gain = 25.527
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:26 ; elapsed = 00:00:59 . Memory (MB): peak = 1142.199 ; gain = 27.516
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1142.199 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1142.199 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1142.199 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.429 . Memory (MB): peak = 1142.199 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1142.199 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.02' and will expire in -118 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1142.199 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1142.199 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.02' and will expire in -118 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "IN_STREAM_TDATA[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "IN_STREAM_TDATA[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "IN_STREAM_TDATA[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "IN_STREAM_TDATA[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "IN_STREAM_TDATA[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "IN_STREAM_TDATA[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "IN_STREAM_TDATA[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "IN_STREAM_TDATA[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "IN_STREAM_TDATA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "IN_STREAM_TDATA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "IN_STREAM_TDATA[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "IN_STREAM_TDATA[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "IN_STREAM_TDATA[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "IN_STREAM_TDATA[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "IN_STREAM_TDATA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "IN_STREAM_TDATA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "IN_STREAM_TDATA[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "IN_STREAM_TDATA[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "IN_STREAM_TDATA[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "IN_STREAM_TDATA[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "IN_STREAM_TDATA[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "IN_STREAM_TDATA[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "IN_STREAM_TDATA[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "IN_STREAM_TDATA[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "IN_STREAM_TDATA[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "IN_STREAM_TDATA[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "IN_STREAM_TDATA[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "IN_STREAM_TDATA[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "IN_STREAM_TDATA[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "IN_STREAM_TDATA[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cols[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cols[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cols[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cols[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cols[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cols[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "IN_STREAM_TDATA[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "IN_STREAM_TDATA[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cols[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cols[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "IN_STREAM_TDATA[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "IN_STREAM_TDATA[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cols[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cols[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "IN_STREAM_TDATA[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "IN_STREAM_TDATA[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "IN_STREAM_TDATA[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "IN_STREAM_TDATA[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "IN_STREAM_TDATA[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "IN_STREAM_TDATA[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cols[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cols[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cols[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cols[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cols[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cols[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "IN_STREAM_TDATA[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "IN_STREAM_TDATA[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "IN_STREAM_TDATA[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "IN_STREAM_TDATA[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "IN_STREAM_TLAST[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "IN_STREAM_TLAST[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "IN_STREAM_TVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "IN_STREAM_TVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cols[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cols[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "IN_STREAM_TDATA[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "IN_STREAM_TDATA[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cols[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cols[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "IN_STREAM_TDATA[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "IN_STREAM_TDATA[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cols[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cols[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cols[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cols[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rows[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rows[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rows[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rows[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rows[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rows[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rows[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rows[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rows[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rows[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rows[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rows[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "IN_STREAM_TUSER[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "IN_STREAM_TUSER[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rows[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rows[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rows[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rows[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rows[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rows[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rows[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rows[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rows[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rows[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rows[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rows[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "OUT_STREAM_TREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "OUT_STREAM_TREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: da30bd28

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 1277.609 ; gain = 99.375

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: da30bd28

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 1277.609 ; gain = 99.375

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: da30bd28

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 1278.684 ; gain = 100.449
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 14a5c7ce6

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 1313.480 ; gain = 135.246
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.65   | TNS=0      | WHS=-0.344 | THS=-166   |

Phase 2 Router Initialization | Checksum: 19fe40c49

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 1323.711 ; gain = 145.477

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 23ec0eae6

Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 1323.711 ; gain = 145.477

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2966
 Number of Nodes with overlaps = 691
 Number of Nodes with overlaps = 165
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
INFO: [Route 35-325] The following overlapped node exist in the design and there is low overall congestion. 
Resolution: Check for routing resource conflicts on the identified nets or significant localized congestion using the Route Congestion Metrics in the Device View. 
1. INT_R_X63Y38/IMUX12
Overlapping nets: 2
	toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/n_2_opt_has_pipe.first_q[37]_i_2
	toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/n_2_opt_has_pipe.first_q[38]_i_3

 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 2c4e814db

Time (s): cpu = 00:01:14 ; elapsed = 00:00:50 . Memory (MB): peak = 1323.711 ; gain = 145.477
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.25   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e1010afc

Time (s): cpu = 00:01:14 ; elapsed = 00:00:50 . Memory (MB): peak = 1323.711 ; gain = 145.477
Phase 4 Rip-up And Reroute | Checksum: 1e1010afc

Time (s): cpu = 00:01:14 ; elapsed = 00:00:51 . Memory (MB): peak = 1323.711 ; gain = 145.477

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 1f116b001

Time (s): cpu = 00:01:16 ; elapsed = 00:00:51 . Memory (MB): peak = 1323.711 ; gain = 145.477
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.365  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 1f116b001

Time (s): cpu = 00:01:16 ; elapsed = 00:00:51 . Memory (MB): peak = 1323.711 ; gain = 145.477

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 1f116b001

Time (s): cpu = 00:01:16 ; elapsed = 00:00:51 . Memory (MB): peak = 1323.711 ; gain = 145.477

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 188ce5b10

Time (s): cpu = 00:01:18 ; elapsed = 00:00:53 . Memory (MB): peak = 1323.711 ; gain = 145.477
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.365  | TNS=0      | WHS=0.031  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 1b2599bdb

Time (s): cpu = 00:01:18 ; elapsed = 00:00:53 . Memory (MB): peak = 1323.711 ; gain = 145.477

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.99518 %
  Global Horizontal Routing Utilization  = 5.37745 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 16deb9187

Time (s): cpu = 00:01:18 ; elapsed = 00:00:53 . Memory (MB): peak = 1323.711 ; gain = 145.477

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 16deb9187

Time (s): cpu = 00:01:18 ; elapsed = 00:00:53 . Memory (MB): peak = 1323.711 ; gain = 145.477

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: bcfeff01

Time (s): cpu = 00:01:20 ; elapsed = 00:00:54 . Memory (MB): peak = 1323.711 ; gain = 145.477

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.365  | TNS=0      | WHS=0.031  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: bcfeff01

Time (s): cpu = 00:01:20 ; elapsed = 00:00:54 . Memory (MB): peak = 1323.711 ; gain = 145.477
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:55 . Memory (MB): peak = 1323.711 ; gain = 145.477
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 74 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:22 ; elapsed = 00:00:57 . Memory (MB): peak = 1323.711 ; gain = 181.512
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1323.711 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1323.711 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/project.runs/impl_1/toThreshold_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1335.184 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Fri Jun 26 18:24:25 2015...
[Fri Jun 26 18:24:26 2015] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:03:30 . Memory (MB): peak = 1141.281 ; gain = 3.488
INFO: [Netlist 29-17] Analyzing 2059 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/.Xil/Vivado-3236-ESIT044/dcp/toThreshold.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/toThreshold.xdc:7]
Finished Parsing XDC File [C:/Xilinx/Projects/threshold_IP_hls/threshold_IP/solution1/impl/verilog/.Xil/Vivado-3236-ESIT044/dcp/toThreshold.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1462.895 ; gain = 31.961
Restored from archive | CPU: 10.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1462.895 ; gain = 31.961
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1462.895 ; gain = 321.613
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1505.773 ; gain = 42.879
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.169 . Memory (MB): peak = 1505.773 ; gain = 0.000


Implementation tool: Xilinx Vivado v.2014.4
Device target:       xc7z020clg484-1
Report date:         Fri Jun 26 18:24:54 +0200 2015

#=== Resource usage ===
SLICE:         4606
LUT:          13188
FF:           11589
DSP:             32
BRAM:            25
SRL:            351
#=== Final timing ===
CP required:    10.000
CP achieved:    9.631
Timing met
INFO: [Common 17-206] Exiting Vivado at Fri Jun 26 18:24:54 2015...
@I [LIC-101] Checked in feature [HLS]
