<HTML>
<HEAD><TITLE>Place & Route Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par"></A>PAR: Place And Route Diamond (64-bit) 3.12.1.454.
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&amp;T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Sun May 25 17:28:56 2025

C:/lscc/diamond/3.12/ispfpga\bin\nt64\par -f IOU_impl1.p2t IOU_impl1_map.ncd
IOU_impl1.dir IOU_impl1.prf -gui -msgset
C:/dev/Apple_IIe_IOU_3V3/firmware/promote.xml


Preference file: IOU_impl1.prf.

<A name="par_cts"></A><B><U><big>Cost Table Summary</big></U></B>
Level/       Number       Worst        Timing       Worst        Timing       Run          NCD
Cost [ncd]   Unrouted     Slack        Score        Slack(hold)  Score(hold)  Time         Status
----------   --------     -----        ------       -----------  -----------  ----         ------
5_1   *      0            3.960        0            0.304        0            05           Completed
* : Design saved.

Total (real) run time for 1-seed: 5 secs 

par done!

Note: user must run &apos;Trace&apos; for timing closure signoff.

Lattice Place and Route Report for Design &quot;IOU_impl1_map.ncd&quot;
Sun May 25 17:28:56 2025


<A name="par_best"></A><B><U><big>Best Par Run</big></U></B>
PAR: Place And Route Diamond (64-bit) 3.12.1.454.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/dev/Apple_IIe_IOU_3V3/firmware/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF:parASE=1 IOU_impl1_map.ncd IOU_impl1.dir/5_1.ncd IOU_impl1.prf
Preference file: IOU_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file IOU_impl1_map.ncd.
Design name: IOU
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-256HC
Package:     CSBGA132
Performance: 4
Loading device for application par from file &apos;xo2c256.nph&apos; in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.41.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True

<A name="par_dus"></A><B><U><big>Device utilization summary:</big></U></B>

   PIO (prelim)   40+4(JTAG)/56      79% used
                  40+4(JTAG)/56      79% bonded

   SLICE             89/128          69% used

   GSR                1/1           100% used
   OSC                1/1           100% used


1 potential circuit loop found in timing analysis.
Number of Signals: 289
Number of Connections: 698

Pin Constraint Summary:
   40 out of 40 pins locked (100% locked).

No signal is selected as primary clock.


The following 4 signals are selected to use the secondary clock routing resources:
    PHI_0_c (driver: PHI_0, clk load #: 30, sr load #: 1, ce load #: 2)
    DELAY_CLK (driver: U_DELAY_OSCILLATOR/U_OSCH, clk load #: 7, sr load #: 0, ce load #: 0)
    P_PHI_2 (driver: SLICE_44, clk load #: 7, sr load #: 0, ce load #: 0)
    HPE_N (driver: SLICE_30, clk load #: 0, sr load #: 4, ce load #: 6)

WARNING - par: Signal &quot;PHI_0_c&quot; is selected to use Secondary clock resources. However, its driver comp &quot;PHI_0&quot; is located at &quot;N10&quot;, which is not a dedicated pin for connecting to Secondary clock resources. General routing has to be used to route this signal, and it might suffer from excessive delay or skew.
Signal POC_N is selected as Global Set/Reset.
Starting Placer Phase 0.
.......
Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
....................
Placer score = 27588.
Finished Placer Phase 1.  REAL time: 3 secs 

Starting Placer Phase 2.
.
Placer score =  27547
Finished Placer Phase 2.  REAL time: 3 secs 



<A name="par_clk"></A><B><U><big>Clock Report</big></U></B>

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  General PIO: 1 out of 56 (1%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Global Clocks:
  SECONDARY &quot;PHI_0_c&quot; from comp &quot;PHI_0&quot; on PIO site &quot;N10 (PB7D)&quot;, clk load = 30, ce load = 2, sr load = 1
  SECONDARY &quot;DELAY_CLK&quot; from OSC on comp &quot;U_DELAY_OSCILLATOR/U_OSCH&quot; on site &quot;OSC&quot;, clk load = 7, ce load = 0, sr load = 0
  SECONDARY &quot;P_PHI_2&quot; from F1 on comp &quot;SLICE_44&quot; on site &quot;R2C6C&quot;, clk load = 7, ce load = 0, sr load = 0
  SECONDARY &quot;HPE_N&quot; from Q0 on comp &quot;SLICE_30&quot; on site &quot;R2C6D&quot;, clk load = 0, ce load = 6, sr load = 4

  PRIMARY  : 0 out of 8 (0%)
  SECONDARY: 4 out of 8 (50%)




I/O Usage Summary (final):
   40 + 4(JTAG) out of 56 (78.6%) PIO sites used.
   40 + 4(JTAG) out of 56 (78.6%) bonded PIO sites used.
   Number of PIO comps: 40; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 4 / 14 ( 28%)  | 3.3V       | -         |
| 1        | 13 / 14 ( 92%) | 3.3V       | -         |
| 2        | 9 / 14 ( 64%)  | 3.3V       | -         |
| 3        | 14 / 14 (100%) | 3.3V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 3 secs 

Dumping design to file IOU_impl1.dir/5_1.ncd.

1 potential circuit loop found in timing analysis.
0 connections routed; 698 unrouted.
Starting router resource preassignment

WARNING - par: The following clock signals will be routed by using generic routing resource and may suffer from excessive delay and/or skew.
   Signal=U_COMMON_INTERNALS/Q3_PRAS_N loads=1 clock_loads=1
   Signal=PRAS_N_c loads=13 clock_loads=2
   Signal=Q6_N_150 loads=1 clock_loads=1
   Signal=Q7_N_153 loads=1 clock_loads=1
   Signal=Q0_N_128 loads=1 clock_loads=1
   Signal=C02X_N loads=1 clock_loads=1
   Signal=C03X_N loads=1 clock_loads=1
   Signal=KEY_N_277    ....   s=1
   Signal=U_VIDEO_ADDR_MUX/IOU_RA_MUX/PRAS_N_c_derived_1 loads=3 clock_loads=1
   Signal=U_VIDEO_ADDR_MUX/IOU_RA_MUX/WAITING_FOR_PRAS_N_244 loads=1 clock_loads=1

Completed router resource preassignment. Real time: 4 secs 

Start NBR router at 17:29:00 05/25/25

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

1 potential circuit loop found in timing analysis.
Start NBR special constraint process at 17:29:00 05/25/25

Start NBR section for initial routing at 17:29:00 05/25/25
Level 1, iteration 1
0(0.00%) conflict; 468(67.05%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 3.960ns/0.000ns; real time: 4 secs 
Level 2, iteration 1
0(0.00%) conflict; 468(67.05%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 3.960ns/0.000ns; real time: 4 secs 
Level 3, iteration 1
0(0.00%) conflict; 468(67.05%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 3.960ns/0.000ns; real time: 4 secs 
Level 4, iteration 1
53(0.25%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 3.960ns/0.000ns; real time: 4 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 17:29:00 05/25/25
Level 1, iteration 1
41(0.19%) conflicts; 24(3.44%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 3.960ns/0.000ns; real time: 4 secs 
Level 1, iteration 2
33(0.15%) conflicts; 31(4.44%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 3.960ns/0.000ns; real time: 4 secs 
Level 1, iteration 3
25(0.12%) conflicts; 34(4.87%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 3.960ns/0.000ns; real time: 4 secs 
Level 1, iteration 4
21(0.10%) conflicts; 35(5.01%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 3.960ns/0.000ns; real time: 4 secs 
Level 1, iteration 5
16(0.07%) conflicts; 36(5.16%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 3.960ns/0.000ns; real time: 4 secs 
Level 1, iteration 6
14(0.06%) conflicts; 39(5.59%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 3.960ns/0.000ns; real time: 4 secs 
Level 1, iteration 7
12(0.06%) conflicts; 43(6.16%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 3.960ns/0.000ns; real time: 4 secs 
Level 1, iteration 8
10(0.05%) conflicts; 46(6.59%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 3.960ns/0.000ns; real time: 4 secs 
Level 4, iteration 1
23(0.11%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 3.960ns/0.000ns; real time: 4 secs 
Level 4, iteration 2
21(0.10%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 3.960ns/0.000ns; real time: 5 secs 
Level 4, iteration 3
16(0.07%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 3.960ns/0.000ns; real time: 5 secs 
Level 4, iteration 4
15(0.07%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 3.960ns/0.000ns; real time: 5 secs 
Level 4, iteration 5
10(0.05%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 3.960ns/0.000ns; real time: 5 secs 
Level 4, iteration 6
6(0.03%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 3.960ns/0.000ns; real time: 5 secs 
Level 4, iteration 7
2(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 3.960ns/0.000ns; real time: 5 secs 
Level 4, iteration 8
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 3.960ns/0.000ns; real time: 5 secs 
Level 4, iteration 9
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 3.960ns/0.000ns; real time: 5 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 17:29:01 05/25/25
1 potential circuit loop found in timing analysis.
1 potential circuit loop found in timing analysis.

Start NBR section for re-routing at 17:29:01 05/25/25
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 3.960ns/0.000ns; real time: 5 secs 

Start NBR section for post-routing at 17:29:01 05/25/25
1 potential circuit loop found in timing analysis.

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack&lt;setup&gt; : 3.960ns
  Timing score&lt;setup&gt; : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



WARNING - par: The following clock signals will be routed by using generic routing resource and may suffer from excessive delay and/or skew.
   Signal=U_COMMON_INTERNALS/Q3_PRAS_N loads=1 clock_loads=1
   Signal=PRAS_N_c loads=13 clock_loads=2
   Signal=Q6_N_150 loads=1 clock_loads=1
   Signal=Q7_N_153 loads=1 clock_loads=1
   Signal=Q0_N_128 loads=1 clock_loads=1
   Signal=C02X_N loads=1 clock_loads=1
   Signal=C03X_N loads=1 clock_loads=1
   Signal=KEY_N_277    ....   s=1
   Signal=U_VIDEO_ADDR_MUX/IOU_RA_MUX/PRAS_N_c_derived_1 loads=3 clock_loads=1
   Signal=U_VIDEO_ADDR_MUX/IOU_RA_MUX/WAITING_FOR_PRAS_N_244 loads=1 clock_loads=1

1 potential circuit loop found in timing analysis.
1 potential circuit loop found in timing analysis.
1 potential circuit loop found in timing analysis.
Total CPU time 4 secs 
Total REAL time: 5 secs 
Completely routed.
End of route.  698 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file IOU_impl1.dir/5_1.ncd.


All signals are completely routed.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack&lt;setup/&lt;ns&gt;&gt; = 3.960
PAR_SUMMARY::Timing score&lt;setup/&lt;ns&gt;&gt; = 0.000
PAR_SUMMARY::Worst  slack&lt;hold /&lt;ns&gt;&gt; = 0.304
PAR_SUMMARY::Timing score&lt;hold /&lt;ns&gt;&gt; = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 4 secs 
Total REAL time to completion: 5 secs 

par done!

Note: user must run &apos;Trace&apos; for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&amp;T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
