
Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
boundary_locked
cdc_visa[0]
cdc_visa[1]
cdc_visa[2]
cdc_visa[3]
cdc_visa[4]
cdc_visa[5]
cdc_visa[6]
cdc_visa[7]
cdc_visa[8]
cdc_visa[9]
cdc_visa[10]
cdc_visa[11]
cdc_visa[12]
cdc_visa[14]
cdc_visa[15]
cdc_visa[16]
cdc_visa[17]
cdc_visa[18]
cdc_visa[19]
clkreq
gclock
gclock_ack_async[0]
gclock_active
gclock_enable_final
greset_b[0]
ism_locked
pok
pwrgate_ready
reset_sync_b[0]
u_CdcMainClock/AsyncReqXC_0_u_gClockReqAsyncSync_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0/d
u_CdcMainClock/AsyncReqXC_0_u_gClockReqAsyncSync_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0/rb
u_CdcMainClock/ResetSync_0_u_rstMux_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0/rb
u_CdcMainClock/boundary_locked_f_reg/d
u_CdcMainClock/boundary_locked_f_reg/psb
u_CdcMainClock/cfg_update_q_reg/d
u_CdcMainClock/cfg_update_q_reg/rb
u_CdcMainClock/clkgate_disabled_q_reg/d
u_CdcMainClock/clkgate_disabled_q_reg/psb
u_CdcMainClock/clkgate_disabled_reg/d
u_CdcMainClock/clkgate_disabled_reg/rb
u_CdcMainClock/clkreq_disabled_q_reg/d
u_CdcMainClock/clkreq_disabled_q_reg/psb
u_CdcMainClock/clkreq_hold_reg/d
u_CdcMainClock/clkreq_hold_reg/psb
u_CdcMainClock/clkreq_start_hold_reg/d
u_CdcMainClock/clkreq_start_hold_reg/rb
u_CdcMainClock/current_state_reg_0/d
u_CdcMainClock/current_state_reg_0/rb
u_CdcMainClock/current_state_reg_1/d
u_CdcMainClock/current_state_reg_1/rb
u_CdcMainClock/current_state_reg_2/d
u_CdcMainClock/current_state_reg_2/rb
u_CdcMainClock/current_state_reg_3/d
u_CdcMainClock/current_state_reg_3/psb
u_CdcMainClock/doPok_u_resetSync_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0/rb
u_CdcMainClock/domain_locked_reg/d
u_CdcMainClock/domain_locked_reg/psb
u_CdcMainClock/force_ready_reg/d
u_CdcMainClock/force_ready_reg/rb
u_CdcMainClock/gclock_ack_async_reg_0/d
u_CdcMainClock/gclock_ack_async_reg_0/rb
u_CdcMainClock/gclock_active_reg/d
u_CdcMainClock/gclock_active_reg/rb
u_CdcMainClock/gclock_enable_reg/d
u_CdcMainClock/gclock_enable_reg/psb
u_CdcMainClock/idle_timer_reg_0/d
u_CdcMainClock/idle_timer_reg_0/rb
u_CdcMainClock/idle_timer_reg_1/d
u_CdcMainClock/idle_timer_reg_1/rb
u_CdcMainClock/idle_timer_reg_2/d
u_CdcMainClock/idle_timer_reg_2/rb
u_CdcMainClock/idle_timer_reg_3/d
u_CdcMainClock/idle_timer_reg_3/rb
u_CdcMainClock/idle_timer_reg_4/d
u_CdcMainClock/idle_timer_reg_4/rb
u_CdcMainClock/idle_timer_reg_5/d
u_CdcMainClock/idle_timer_reg_5/rb
u_CdcMainClock/idle_timer_reg_6/d
u_CdcMainClock/idle_timer_reg_6/rb
u_CdcMainClock/idle_timer_reg_7/d
u_CdcMainClock/idle_timer_reg_7/rb
u_CdcMainClock/idle_timer_reg_8/d
u_CdcMainClock/idle_timer_reg_8/rb
u_CdcMainClock/idle_timer_reg_9/d
u_CdcMainClock/idle_timer_reg_9/rb
u_CdcMainClock/idle_timer_reg_10/d
u_CdcMainClock/idle_timer_reg_10/rb
u_CdcMainClock/idle_timer_reg_11/d
u_CdcMainClock/idle_timer_reg_11/rb
u_CdcMainClock/idle_timer_reg_12/d
u_CdcMainClock/idle_timer_reg_12/rb
u_CdcMainClock/idle_timer_reg_13/d
u_CdcMainClock/idle_timer_reg_13/rb
u_CdcMainClock/idle_timer_reg_14/d
u_CdcMainClock/idle_timer_reg_14/rb
u_CdcMainClock/idle_timer_reg_15/d
u_CdcMainClock/idle_timer_reg_15/rb
u_CdcMainClock/ism_locked_f_reg/d
u_CdcMainClock/ism_locked_f_reg/psb
u_CdcMainClock/ism_wake_reg/d
u_CdcMainClock/ism_wake_reg/rb
u_CdcMainClock/last_cdcpg_driving_clkreq_reg/d
u_CdcMainClock/last_cdcpg_driving_clkreq_reg/rb
u_CdcMainClock/last_current_state_reg_0/d
u_CdcMainClock/last_current_state_reg_0/rb
u_CdcMainClock/last_current_state_reg_1/d
u_CdcMainClock/last_current_state_reg_1/rb
u_CdcMainClock/last_current_state_reg_2/d
u_CdcMainClock/last_current_state_reg_2/rb
u_CdcMainClock/last_current_state_reg_3/d
u_CdcMainClock/last_current_state_reg_3/psb
u_CdcMainClock/last_do_force_pgate_reg/d
u_CdcMainClock/last_do_force_pgate_reg/rb
u_CdcMainClock/last_gclock_req_reg/d
u_CdcMainClock/last_gclock_req_reg/rb
u_CdcMainClock/last_pg_disabled_reg/d
u_CdcMainClock/last_pg_disabled_reg/psb
u_CdcMainClock/pg_active_ds_lpst_u_unlockIsm_ctech_lib_doublesync_setb1_ctech_lib_dcszo_0/d
u_CdcMainClock/pg_active_ds_lpst_u_unlockIsm_ctech_lib_doublesync_setb1_ctech_lib_dcszo_0/psb
u_CdcMainClock/pok_preout_reg/d
u_CdcMainClock/pok_preout_reg/rb
u_CdcMainClock/u_CdcMainCg/postscc_nodsync_cg_u_gClockGate_ctech_lib_clk_gate_te1_ctech_lib_dcszo/en
u_CdcMainClock/u_CdcMainCg/postscc_nodsync_cg_u_gClockGate_ctech_lib_clk_gate_te1_ctech_lib_dcszo/te
u_CdcMainClock/u_CdcMainCg/postscc_nodsync_cg_u_pgcbRstMux_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0/rb
u_CdcMainClock/u_clkackSync_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0/d
u_CdcMainClock/u_clkackSync_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0/rb
u_CdcMainClock/u_clkgate_dis_sync_ctech_lib_doublesync_setb1_ctech_lib_dcszo_0/d
u_CdcMainClock/u_clkgate_dis_sync_ctech_lib_doublesync_setb1_ctech_lib_dcszo_0/psb
u_CdcMainClock/u_clkgate_ovrd_sync_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0/d
u_CdcMainClock/u_clkgate_ovrd_sync_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0/rb
u_CdcMainClock/u_clkreqHeldByPgcb_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0/d
u_CdcMainClock/u_clkreqHeldByPgcb_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0/rb
u_CdcMainClock/u_clkreq_dis_sync_ctech_lib_doublesync_setb1_ctech_lib_dcszo_0/d
u_CdcMainClock/u_clkreq_dis_sync_ctech_lib_doublesync_setb1_ctech_lib_dcszo_0/psb
u_CdcMainClock/u_clkreq_start_hold_ack_ByPgcb_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0/d
u_CdcMainClock/u_clkreq_start_hold_ack_ByPgcb_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0/rb
u_CdcMainClock/u_forcePowerGateNoPGActive_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0/d
u_CdcMainClock/u_forcePowerGateNoPGActive_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0/rb
u_CdcMainClock/u_forcePowerGate_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0/d
u_CdcMainClock/u_forcePowerGate_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0/rb
u_CdcMainClock/u_force_clkreq_sync_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0/d
u_CdcMainClock/u_force_clkreq_sync_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0/rb
u_CdcMainClock/u_gclock_req_async_ByPgcb_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0/d
u_CdcMainClock/u_gclock_req_async_ByPgcb_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0/rb
u_CdcMainClock/u_gclock_req_sync_ByPgcb_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0/d
u_CdcMainClock/u_gclock_req_sync_ByPgcb_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0/rb
u_CdcMainClock/u_ism_lockedByPgcb_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0/d
u_CdcMainClock/u_ism_lockedByPgcb_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0/rb
u_CdcMainClock/u_pgcbPok_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0/d
u_CdcMainClock/u_pgcbPok_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0/rb
u_CdcMainClock/u_powerGateDisabled_ctech_lib_doublesync_setb1_ctech_lib_dcszo_0/d
u_CdcMainClock/u_powerGateDisabled_ctech_lib_doublesync_setb1_ctech_lib_dcszo_0/psb
u_CdcMainClock/u_pwrgate_active_ctech_lib_doublesync_setb1_ctech_lib_dcszo_0/d
u_CdcMainClock/u_pwrgate_active_ctech_lib_doublesync_setb1_ctech_lib_dcszo_0/psb
u_CdcMainClock/u_unlockAll_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0/d
u_CdcMainClock/u_unlockAll_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0/rb
u_CdcPgcbClock/AsyncReqXC_0_u_gClockReqAsyncPG_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0/d
u_CdcPgcbClock/AsyncReqXC_0_u_gClockReqAsyncPG_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0/rb
u_CdcPgcbClock/SyncForDefPwrOn_u_clkreqHoldPG_ctech_lib_doublesync_setb1_ctech_lib_dcszo_0/d
u_CdcPgcbClock/SyncForDefPwrOn_u_clkreqHoldPG_ctech_lib_doublesync_setb1_ctech_lib_dcszo_0/psb
u_CdcPgcbClock/assert_clkreq_pg_reg/d
u_CdcPgcbClock/assert_clkreq_pg_reg/rb
u_CdcPgcbClock/cdc_restore_pg_reg/d
u_CdcPgcbClock/cdc_restore_pg_reg/psb
u_CdcPgcbClock/clkreq_reg/d
u_CdcPgcbClock/clkreq_reg/psb
u_CdcPgcbClock/clkreq_start_ok_reg/d
u_CdcPgcbClock/clkreq_start_ok_reg/rb
u_CdcPgcbClock/force_pgate_req_not_pg_active_pg_reg/d
u_CdcPgcbClock/force_pgate_req_not_pg_active_pg_reg/rb
u_CdcPgcbClock/force_pgate_req_pg_reg/d
u_CdcPgcbClock/force_pgate_req_pg_reg/rb
u_CdcPgcbClock/gclock_req_async_pg_f_reg/d
u_CdcPgcbClock/gclock_req_async_pg_f_reg/rb
u_CdcPgcbClock/pmc_wake_pg_reg/d
u_CdcPgcbClock/pmc_wake_pg_reg/rb
u_CdcPgcbClock/pwrgate_active_pg_reg/d
u_CdcPgcbClock/pwrgate_active_pg_reg/psb
u_CdcPgcbClock/restore_wake_pg_reg/d
u_CdcPgcbClock/restore_wake_pg_reg/psb
u_CdcPgcbClock/u_clkackPG_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0/d
u_CdcPgcbClock/u_clkackPG_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0/rb
u_CdcPgcbClock/u_clkreqStartHoldPG_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0/d
u_CdcPgcbClock/u_clkreqStartHoldPG_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0/rb
u_CdcPgcbClock/u_dfxForceClkreq_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0/d
u_CdcPgcbClock/u_dfxForceClkreq_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0/rb
u_CdcPgcbClock/u_domainIsmLockedPG_ctech_lib_doublesync_setb1_ctech_lib_dcszo_0/d
u_CdcPgcbClock/u_domainIsmLockedPG_ctech_lib_doublesync_setb1_ctech_lib_dcszo_0/psb
u_CdcPgcbClock/u_domainPokPG_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0/d
u_CdcPgcbClock/u_domainPokPG_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0/rb
u_CdcPgcbClock/u_forceRdyPG_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0/d
u_CdcPgcbClock/u_forceRdyPG_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0/rb
u_CdcPgcbClock/u_gClockReqSyncPG_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0/d
u_CdcPgcbClock/u_gClockReqSyncPG_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0/rb
u_CdcPgcbClock/u_ismWakePG_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0/d
u_CdcPgcbClock/u_ismWakePG_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0/rb
u_CdcPgcbClock/u_lockedPG_ctech_lib_doublesync_setb1_ctech_lib_dcszo_0/d
u_CdcPgcbClock/u_lockedPG_ctech_lib_doublesync_setb1_ctech_lib_dcszo_0/psb
u_CdcPgcbClock/unlock_domain_pg_reg/d
u_CdcPgcbClock/unlock_domain_pg_reg/rb

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
