<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74:4" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 64 has been inferred" OldID="for.inc.i.load.6," ID="inputseq" BundleName="gmem" VarName="input" LoopLoc="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74:4" LoopName="RD_Loop_Row" ParentFunc="dct" Length="64" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87:4" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 64 has been inferred" OldID="for.inc.i14.store.8," ID="outputseq" BundleName="gmem" VarName="output" LoopLoc="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87:4" LoopName="WR_Loop_Row" ParentFunc="dct" Length="64" Direction="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:89:7" msg_id="214-119" msg_severity="INFO" msg_body="Sequential write of 64 x 16bit words has been widened by 8: 8 x 128bit words" OldID="outputseq," ID="wseq" BundleName="gmem" VarName="output" LoopLoc="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:89:7" LoopName="WR_Loop_Col" ParentFunc="dct" Length="8" Direction="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:76:7" msg_id="214-119" msg_severity="INFO" msg_body="Sequential read of 64 x 16bit words has been widened by 8: 8 x 128bit words" OldID="inputseq," ID="wseq69" BundleName="gmem" VarName="input" LoopLoc="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:76:7" LoopName="RD_Loop_Col" ParentFunc="dct" Length="8" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74:4" msg_id="214-119" msg_severity="INFO" msg_body="Sequential read of 8 x 128bit words has been widened by 4: 2 x 512bit words" OldID="wseq69," ID="wseq71" BundleName="gmem" VarName="input" LoopLoc="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74:4" LoopName="RD_Loop_Row" ParentFunc="dct" Length="2" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87:4" msg_id="214-119" msg_severity="INFO" msg_body="Sequential write of 8 x 128bit words has been widened by 4: 2 x 512bit words" OldID="wseq," ID="wseq73" BundleName="gmem" VarName="output" LoopLoc="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87:4" LoopName="WR_Loop_Row" ParentFunc="dct" Length="2" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74:4" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="2" Width="512" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87:4" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="2" Width="512" Direction="write"/>
</VitisHLS:BurstInfo>

