[2025-08-01 15:16:42] Agent.real_verilog_design_agent - INFO - 🛠️ 传统工具调用已启用: 权限=4
[2025-08-01 15:16:42] Agent.real_verilog_design_agent - INFO - 🔧 注册Function Calling工具: write_file
[2025-08-01 15:16:42] Agent.real_verilog_design_agent - INFO - 🔧 注册Function Calling工具: read_file
[2025-08-01 15:16:42] Agent.real_verilog_design_agent - INFO - 🔧 注册Function Calling工具: analyze_design_requirements
[2025-08-01 15:16:42] Agent.real_verilog_design_agent - INFO - 🔧 注册Function Calling工具: search_existing_modules
[2025-08-01 15:16:42] Agent.real_verilog_design_agent - INFO - 🔧 注册Function Calling工具: generate_verilog_code
[2025-08-01 15:16:42] Agent.real_verilog_design_agent - INFO - 🔧 注册Function Calling工具: analyze_code_quality
[2025-08-01 15:16:42] Agent.real_verilog_design_agent - INFO - ✅ RealVerilogDesignAgent (Function Calling支持) 初始化完成
[2025-08-01 15:16:42] Agent.real_verilog_design_agent - DEBUG - 📝 System prompt 长度: 6180 字符
[2025-08-01 15:16:42] Agent.real_verilog_design_agent - INFO - 🔧 真实Verilog设计智能体(Function Calling支持)初始化完成
[2025-08-01 15:16:42] RealVerilogDesignAgent - INFO - RealVerilogDesignAgent初始化完成
