 Timing Path to Register_inst2/out_reg[22]/D 
  
 Path Start Point : b[22] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[22]                               Rise  0.2000 0.0000 0.0000             5.47812  1.06234 6.54046           1       100      c             | 
|    Register_inst2/in[22]               Rise  0.2000 0.0000                                                                                      | 
|    Register_inst2/out_reg[22]/D DFF_X1 Rise  0.2000 0.0000 0.0000    -0.0010           1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[22]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190             7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70             Rise  0.0360 0.0000                                                                                       | 
|    Register_inst2/CTS_L2_c28/A   CLKBUF_X2 Rise  0.0360 0.0000 0.0190                      1.40591                                     F             | 
|    Register_inst2/CTS_L2_c28/Z   CLKBUF_X2 Rise  0.1150 0.0790 0.0540             13.3578  30.3889  43.7467           32      100      F    K        | 
|    Register_inst2/out_reg[22]/CK DFF_X1    Rise  0.1190 0.0040 0.0540    0.0020            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0160 0.1350 | 
| data required time                        |  0.1350        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1350        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0650        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[23]/D 
  
 Path Start Point : b[23] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[23]                               Rise  0.2000 0.0000 0.0000             7.7419   1.06234 8.80424           1       100      c             | 
|    Register_inst2/in[23]               Rise  0.2000 0.0000                                                                                      | 
|    Register_inst2/out_reg[23]/D DFF_X1 Rise  0.2000 0.0000 0.0000    -0.0010           1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[23]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190             7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70             Rise  0.0360 0.0000                                                                                       | 
|    Register_inst2/CTS_L2_c28/A   CLKBUF_X2 Rise  0.0360 0.0000 0.0190                      1.40591                                     F             | 
|    Register_inst2/CTS_L2_c28/Z   CLKBUF_X2 Rise  0.1150 0.0790 0.0540             13.3578  30.3889  43.7467           32      100      F    K        | 
|    Register_inst2/out_reg[23]/CK DFF_X1    Rise  0.1190 0.0040 0.0540    0.0020            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0160 0.1350 | 
| data required time                        |  0.1350        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1350        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0650        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[25]/D 
  
 Path Start Point : b[25] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[25]                               Rise  0.2000 0.0000 0.0000             6.31196  1.06234 7.3743            1       100      c             | 
|    Register_inst2/in[25]               Rise  0.2000 0.0000                                                                                      | 
|    Register_inst2/out_reg[25]/D DFF_X1 Rise  0.2000 0.0000 0.0000    -0.0010           1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[25]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190             7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70             Rise  0.0360 0.0000                                                                                       | 
|    Register_inst2/CTS_L2_c28/A   CLKBUF_X2 Rise  0.0360 0.0000 0.0190                      1.40591                                     F             | 
|    Register_inst2/CTS_L2_c28/Z   CLKBUF_X2 Rise  0.1150 0.0790 0.0540             13.3578  30.3889  43.7467           32      100      F    K        | 
|    Register_inst2/out_reg[25]/CK DFF_X1    Rise  0.1190 0.0040 0.0540    0.0020            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0160 0.1350 | 
| data required time                        |  0.1350        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1350        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0650        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[26]/D 
  
 Path Start Point : b[26] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    b[26]                               Rise  0.2000 0.0000 0.0000 4.9662   1.06234 6.02854           1       100      c             | 
|    Register_inst2/in[26]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst2/out_reg[26]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[26]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190             7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70             Rise  0.0360 0.0000                                                                                       | 
|    Register_inst2/CTS_L2_c28/A   CLKBUF_X2 Rise  0.0360 0.0000 0.0190                      1.40591                                     F             | 
|    Register_inst2/CTS_L2_c28/Z   CLKBUF_X2 Rise  0.1150 0.0790 0.0540             13.3578  30.3889  43.7467           32      100      F    K        | 
|    Register_inst2/out_reg[26]/CK DFF_X1    Rise  0.1190 0.0040 0.0540    0.0020            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0160 0.1350 | 
| data required time                        |  0.1350        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1350        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0650        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[27]/D 
  
 Path Start Point : b[27] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    b[27]                               Rise  0.2000 0.0000 0.0000 5.32333  1.06234 6.38567           1       100      c             | 
|    Register_inst2/in[27]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst2/out_reg[27]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[27]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190             7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70             Rise  0.0360 0.0000                                                                                       | 
|    Register_inst2/CTS_L2_c28/A   CLKBUF_X2 Rise  0.0360 0.0000 0.0190                      1.40591                                     F             | 
|    Register_inst2/CTS_L2_c28/Z   CLKBUF_X2 Rise  0.1150 0.0790 0.0540             13.3578  30.3889  43.7467           32      100      F    K        | 
|    Register_inst2/out_reg[27]/CK DFF_X1    Rise  0.1190 0.0040 0.0540    0.0020            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0160 0.1350 | 
| data required time                        |  0.1350        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1350        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0650        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[28]/D 
  
 Path Start Point : b[28] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    b[28]                               Rise  0.2000 0.0000 0.0000 4.03767  1.06234 5.10001           1       100      c             | 
|    Register_inst2/in[28]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst2/out_reg[28]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[28]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190             7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70             Rise  0.0360 0.0000                                                                                       | 
|    Register_inst2/CTS_L2_c28/A   CLKBUF_X2 Rise  0.0360 0.0000 0.0190                      1.40591                                     F             | 
|    Register_inst2/CTS_L2_c28/Z   CLKBUF_X2 Rise  0.1150 0.0790 0.0540             13.3578  30.3889  43.7467           32      100      F    K        | 
|    Register_inst2/out_reg[28]/CK DFF_X1    Rise  0.1190 0.0040 0.0540    0.0020            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0160 0.1350 | 
| data required time                        |  0.1350        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1350        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0650        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[29]/D 
  
 Path Start Point : b[29] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    b[29]                               Rise  0.2000 0.0000 0.0000 3.20066  1.06234 4.26301           1       100      c             | 
|    Register_inst2/in[29]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst2/out_reg[29]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[29]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190             7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70             Rise  0.0360 0.0000                                                                                       | 
|    Register_inst2/CTS_L2_c28/A   CLKBUF_X2 Rise  0.0360 0.0000 0.0190                      1.40591                                     F             | 
|    Register_inst2/CTS_L2_c28/Z   CLKBUF_X2 Rise  0.1150 0.0790 0.0540             13.3578  30.3889  43.7467           32      100      F    K        | 
|    Register_inst2/out_reg[29]/CK DFF_X1    Rise  0.1190 0.0040 0.0540    0.0020            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0160 0.1350 | 
| data required time                        |  0.1350        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1350        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0650        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[30]/D 
  
 Path Start Point : b[30] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    b[30]                               Rise  0.2000 0.0000 0.0000 3.10539  1.06234 4.16773           1       100      c             | 
|    Register_inst2/in[30]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst2/out_reg[30]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[30]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190             7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70             Rise  0.0360 0.0000                                                                                       | 
|    Register_inst2/CTS_L2_c28/A   CLKBUF_X2 Rise  0.0360 0.0000 0.0190                      1.40591                                     F             | 
|    Register_inst2/CTS_L2_c28/Z   CLKBUF_X2 Rise  0.1150 0.0790 0.0540             13.3578  30.3889  43.7467           32      100      F    K        | 
|    Register_inst2/out_reg[30]/CK DFF_X1    Rise  0.1190 0.0040 0.0540    0.0020            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0160 0.1350 | 
| data required time                        |  0.1350        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1350        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0650        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[6]/D 
  
 Path Start Point : a[6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    a[6]                               Rise  0.2000 0.0000 0.0000 1.91035  1.06234 2.97269           1       100      c             | 
|    Register_inst1/in[6]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[6]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[6]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70            Rise  0.0360 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c14/A  CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst2/CTS_L2_c14/Z  CLKBUF_X3 Rise  0.1150 0.0790 0.0510 25.032   35.1372  60.1692           37      100      F    K        | 
|    Register_inst2/clk_CTSPP_48            Rise  0.1150 0.0000                                                                           | 
|    Register_inst1/clk_CTSPP_52            Rise  0.1150 0.0000                                                                           | 
|    Register_inst1/out_reg[6]/CK DFF_X1    Rise  0.1190 0.0040 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0160 0.1350 | 
| data required time                        |  0.1350        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1350        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0650        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[12]/D 
  
 Path Start Point : a[12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[12]                               Rise  0.2000 0.0000 0.0000 1.98568  1.06234 3.04802           1       100      c             | 
|    Register_inst1/in[12]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[12]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[12]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70             Rise  0.0360 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c14/A   CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst2/CTS_L2_c14/Z   CLKBUF_X3 Rise  0.1150 0.0790 0.0510 25.032   35.1372  60.1692           37      100      F    K        | 
|    Register_inst2/clk_CTSPP_48             Rise  0.1150 0.0000                                                                           | 
|    Register_inst1/clk_CTSPP_52             Rise  0.1150 0.0000                                                                           | 
|    Register_inst1/out_reg[12]/CK DFF_X1    Rise  0.1190 0.0040 0.0510          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0160 0.1350 | 
| data required time                        |  0.1350        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1350        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0650        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[16]/D 
  
 Path Start Point : a[16] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[16]                               Rise  0.2000 0.0000 0.0000 2.09825  1.06234 3.1606            1       100      c             | 
|    Register_inst1/in[16]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[16]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[16]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70             Rise  0.0360 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c14/A   CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst2/CTS_L2_c14/Z   CLKBUF_X3 Rise  0.1150 0.0790 0.0510 25.032   35.1372  60.1692           37      100      F    K        | 
|    Register_inst2/clk_CTSPP_48             Rise  0.1150 0.0000                                                                           | 
|    Register_inst1/clk_CTSPP_52             Rise  0.1150 0.0000                                                                           | 
|    Register_inst1/out_reg[16]/CK DFF_X1    Rise  0.1190 0.0040 0.0510          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0160 0.1350 | 
| data required time                        |  0.1350        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1350        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0650        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[19]/D 
  
 Path Start Point : a[19] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[19]                               Rise  0.2000 0.0000 0.0000 1.24076  1.06234 2.3031            1       100      c             | 
|    Register_inst1/in[19]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[19]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[19]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70             Rise  0.0360 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c14/A   CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst2/CTS_L2_c14/Z   CLKBUF_X3 Rise  0.1150 0.0790 0.0510 25.032   35.1372  60.1692           37      100      F    K        | 
|    Register_inst2/clk_CTSPP_48             Rise  0.1150 0.0000                                                                           | 
|    Register_inst1/clk_CTSPP_52             Rise  0.1150 0.0000                                                                           | 
|    Register_inst1/out_reg[19]/CK DFF_X1    Rise  0.1190 0.0040 0.0510          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0160 0.1350 | 
| data required time                        |  0.1350        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1350        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0650        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[20]/D 
  
 Path Start Point : a[20] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[20]                               Rise  0.2000 0.0000 0.0000 0.696861 1.06234 1.7592            1       100      c             | 
|    Register_inst1/in[20]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[20]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[20]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70             Rise  0.0360 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c14/A   CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst2/CTS_L2_c14/Z   CLKBUF_X3 Rise  0.1150 0.0790 0.0510 25.032   35.1372  60.1692           37      100      F    K        | 
|    Register_inst2/clk_CTSPP_48             Rise  0.1150 0.0000                                                                           | 
|    Register_inst1/clk_CTSPP_52             Rise  0.1150 0.0000                                                                           | 
|    Register_inst1/out_reg[20]/CK DFF_X1    Rise  0.1190 0.0040 0.0510          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0160 0.1350 | 
| data required time                        |  0.1350        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1350        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0650        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[5]/D 
  
 Path Start Point : b[5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[5]                               Rise  0.2000 0.0000 0.0000 2.33834  1.06234 3.40068           1       100      c             | 
|    Register_inst2/in[5]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst2/out_reg[5]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[5]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70            Rise  0.0360 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c14/A  CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst2/CTS_L2_c14/Z  CLKBUF_X3 Rise  0.1150 0.0790 0.0510 25.032   35.1372  60.1692           37      100      F    K        | 
|    Register_inst2/out_reg[5]/CK DFF_X1    Rise  0.1180 0.0030 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1180 0.1180 | 
| library hold check                        |  0.0160 0.1340 | 
| data required time                        |  0.1340        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0660        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[6]/D 
  
 Path Start Point : b[6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[6]                               Rise  0.2000 0.0000 0.0000 2.86407  1.06234 3.92641           1       100      c             | 
|    Register_inst2/in[6]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst2/out_reg[6]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[6]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70            Rise  0.0360 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c14/A  CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst2/CTS_L2_c14/Z  CLKBUF_X3 Rise  0.1150 0.0790 0.0510 25.032   35.1372  60.1692           37      100      F    K        | 
|    Register_inst2/out_reg[6]/CK DFF_X1    Rise  0.1180 0.0030 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1180 0.1180 | 
| library hold check                        |  0.0160 0.1340 | 
| data required time                        |  0.1340        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0660        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[8]/D 
  
 Path Start Point : b[8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[8]                               Rise  0.2000 0.0000 0.0000 5.5251   1.06234 6.58744           1       100      c             | 
|    Register_inst2/in[8]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst2/out_reg[8]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[8]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70            Rise  0.0360 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c14/A  CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst2/CTS_L2_c14/Z  CLKBUF_X3 Rise  0.1150 0.0790 0.0510 25.032   35.1372  60.1692           37      100      F    K        | 
|    Register_inst2/out_reg[8]/CK DFF_X1    Rise  0.1180 0.0030 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1180 0.1180 | 
| library hold check                        |  0.0160 0.1340 | 
| data required time                        |  0.1340        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0660        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[18]/D 
  
 Path Start Point : a[18] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[18]                               Rise  0.2000 0.0000 0.0000 0.855084 1.06234 1.91743           1       100      c             | 
|    Register_inst1/in[18]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[18]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[18]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70             Rise  0.0360 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c14/A   CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst2/CTS_L2_c14/Z   CLKBUF_X3 Rise  0.1150 0.0790 0.0510 25.032   35.1372  60.1692           37      100      F    K        | 
|    Register_inst2/clk_CTSPP_48             Rise  0.1150 0.0000                                                                           | 
|    Register_inst1/clk_CTSPP_52             Rise  0.1150 0.0000                                                                           | 
|    Register_inst1/out_reg[18]/CK DFF_X1    Rise  0.1180 0.0030 0.0510          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1180 0.1180 | 
| library hold check                        |  0.0160 0.1340 | 
| data required time                        |  0.1340        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0660        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[24]/D 
  
 Path Start Point : a[24] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[24]                               Rise  0.2000 0.0000 0.0000 0.765519 1.06234 1.82786           1       100      c             | 
|    Register_inst1/in[24]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[24]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[24]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70             Rise  0.0360 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c14/A   CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst2/CTS_L2_c14/Z   CLKBUF_X3 Rise  0.1150 0.0790 0.0510 25.032   35.1372  60.1692           37      100      F    K        | 
|    Register_inst2/clk_CTSPP_48             Rise  0.1150 0.0000                                                                           | 
|    Register_inst1/clk_CTSPP_52             Rise  0.1150 0.0000                                                                           | 
|    Register_inst1/out_reg[24]/CK DFF_X1    Rise  0.1180 0.0030 0.0510          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1180 0.1180 | 
| library hold check                        |  0.0160 0.1340 | 
| data required time                        |  0.1340        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0660        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[25]/D 
  
 Path Start Point : a[25] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[25]                               Rise  0.2000 0.0000 0.0000 0.269503 1.06234 1.33185           1       100      c             | 
|    Register_inst1/in[25]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[25]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[25]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70             Rise  0.0360 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c14/A   CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst2/CTS_L2_c14/Z   CLKBUF_X3 Rise  0.1150 0.0790 0.0510 25.032   35.1372  60.1692           37      100      F    K        | 
|    Register_inst2/clk_CTSPP_48             Rise  0.1150 0.0000                                                                           | 
|    Register_inst1/clk_CTSPP_52             Rise  0.1150 0.0000                                                                           | 
|    Register_inst1/out_reg[25]/CK DFF_X1    Rise  0.1180 0.0030 0.0510          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1180 0.1180 | 
| library hold check                        |  0.0160 0.1340 | 
| data required time                        |  0.1340        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0660        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[26]/D 
  
 Path Start Point : a[26] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[26]                               Rise  0.2000 0.0000 0.0000 0.593396 1.06234 1.65574           1       100      c             | 
|    Register_inst1/in[26]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[26]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[26]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70             Rise  0.0360 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c14/A   CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst2/CTS_L2_c14/Z   CLKBUF_X3 Rise  0.1150 0.0790 0.0510 25.032   35.1372  60.1692           37      100      F    K        | 
|    Register_inst2/clk_CTSPP_48             Rise  0.1150 0.0000                                                                           | 
|    Register_inst1/clk_CTSPP_52             Rise  0.1150 0.0000                                                                           | 
|    Register_inst1/out_reg[26]/CK DFF_X1    Rise  0.1180 0.0030 0.0510          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1180 0.1180 | 
| library hold check                        |  0.0160 0.1340 | 
| data required time                        |  0.1340        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0660        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[27]/D 
  
 Path Start Point : a[27] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[27]                               Rise  0.2000 0.0000 0.0000 0.29996  1.06234 1.3623            1       100      c             | 
|    Register_inst1/in[27]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[27]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[27]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70             Rise  0.0360 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c14/A   CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst2/CTS_L2_c14/Z   CLKBUF_X3 Rise  0.1150 0.0790 0.0510 25.032   35.1372  60.1692           37      100      F    K        | 
|    Register_inst2/clk_CTSPP_48             Rise  0.1150 0.0000                                                                           | 
|    Register_inst1/clk_CTSPP_52             Rise  0.1150 0.0000                                                                           | 
|    Register_inst1/out_reg[27]/CK DFF_X1    Rise  0.1180 0.0030 0.0510          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1180 0.1180 | 
| library hold check                        |  0.0160 0.1340 | 
| data required time                        |  0.1340        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0660        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[31]/D 
  
 Path Start Point : a[31] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[31]                               Rise  0.2000 0.0000 0.0000 1.0569   1.06234 2.11924           1       100      c             | 
|    Register_inst1/in[31]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[31]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[31]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70             Rise  0.0360 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c14/A   CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst2/CTS_L2_c14/Z   CLKBUF_X3 Rise  0.1150 0.0790 0.0510 25.032   35.1372  60.1692           37      100      F    K        | 
|    Register_inst2/clk_CTSPP_48             Rise  0.1150 0.0000                                                                           | 
|    Register_inst1/clk_CTSPP_52             Rise  0.1150 0.0000                                                                           | 
|    Register_inst1/out_reg[31]/CK DFF_X1    Rise  0.1180 0.0030 0.0510          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1180 0.1180 | 
| library hold check                        |  0.0160 0.1340 | 
| data required time                        |  0.1340        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0660        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[24]/D 
  
 Path Start Point : b[24] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    b[24]                               Rise  0.2000 0.0000 0.0000 3.92678  1.06234 4.98913           1       100      c             | 
|    Register_inst2/in[24]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst2/out_reg[24]/D DFF_X1 Rise  0.2010 0.0010 0.0000          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[24]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190             7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70             Rise  0.0360 0.0000                                                                                       | 
|    Register_inst2/CTS_L2_c28/A   CLKBUF_X2 Rise  0.0360 0.0000 0.0190                      1.40591                                     F             | 
|    Register_inst2/CTS_L2_c28/Z   CLKBUF_X2 Rise  0.1150 0.0790 0.0540             13.3578  30.3889  43.7467           32      100      F    K        | 
|    Register_inst2/out_reg[24]/CK DFF_X1    Rise  0.1190 0.0040 0.0540    0.0020            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0160 0.1350 | 
| data required time                        |  0.1350        | 
|                                           |                | 
| data arrival time                         |  0.2010        | 
| data required time                        | -0.1350        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0660        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[0]/D 
  
 Path Start Point : b[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[0]                               Rise  0.2000 0.0000 0.0000 2.28878  1.06234 3.35112           1       100      c             | 
|    Register_inst2/in[0]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst2/out_reg[0]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[0]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70            Rise  0.0360 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c14/A  CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst2/CTS_L2_c14/Z  CLKBUF_X3 Rise  0.1150 0.0790 0.0510 25.032   35.1372  60.1692           37      100      F    K        | 
|    Register_inst2/out_reg[0]/CK DFF_X1    Rise  0.1170 0.0020 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1170 0.1170 | 
| library hold check                        |  0.0160 0.1330 | 
| data required time                        |  0.1330        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1330        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0670        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[1]/D 
  
 Path Start Point : b[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[1]                               Rise  0.2000 0.0000 0.0000 1.91826  1.06234 2.9806            1       100      c             | 
|    Register_inst2/in[1]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst2/out_reg[1]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[1]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70            Rise  0.0360 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c14/A  CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst2/CTS_L2_c14/Z  CLKBUF_X3 Rise  0.1150 0.0790 0.0510 25.032   35.1372  60.1692           37      100      F    K        | 
|    Register_inst2/out_reg[1]/CK DFF_X1    Rise  0.1170 0.0020 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1170 0.1170 | 
| library hold check                        |  0.0160 0.1330 | 
| data required time                        |  0.1330        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1330        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0670        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[2]/D 
  
 Path Start Point : b[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[2]                               Rise  0.2000 0.0000 0.0000 1.30625  1.06234 2.36859           1       100      c             | 
|    Register_inst2/in[2]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst2/out_reg[2]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[2]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70            Rise  0.0360 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c14/A  CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst2/CTS_L2_c14/Z  CLKBUF_X3 Rise  0.1150 0.0790 0.0510 25.032   35.1372  60.1692           37      100      F    K        | 
|    Register_inst2/out_reg[2]/CK DFF_X1    Rise  0.1170 0.0020 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1170 0.1170 | 
| library hold check                        |  0.0160 0.1330 | 
| data required time                        |  0.1330        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1330        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0670        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[3]/D 
  
 Path Start Point : b[3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[3]                               Rise  0.2000 0.0000 0.0000 2.85581  1.06234 3.91815           1       100      c             | 
|    Register_inst2/in[3]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst2/out_reg[3]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[3]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70            Rise  0.0360 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c14/A  CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst2/CTS_L2_c14/Z  CLKBUF_X3 Rise  0.1150 0.0790 0.0510 25.032   35.1372  60.1692           37      100      F    K        | 
|    Register_inst2/out_reg[3]/CK DFF_X1    Rise  0.1170 0.0020 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1170 0.1170 | 
| library hold check                        |  0.0160 0.1330 | 
| data required time                        |  0.1330        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1330        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0670        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[4]/D 
  
 Path Start Point : b[4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[4]                               Rise  0.2000 0.0000 0.0000 3.96556  1.06234 5.02791           1       100      c             | 
|    Register_inst2/in[4]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst2/out_reg[4]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[4]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70            Rise  0.0360 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c14/A  CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst2/CTS_L2_c14/Z  CLKBUF_X3 Rise  0.1150 0.0790 0.0510 25.032   35.1372  60.1692           37      100      F    K        | 
|    Register_inst2/out_reg[4]/CK DFF_X1    Rise  0.1170 0.0020 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1170 0.1170 | 
| library hold check                        |  0.0160 0.1330 | 
| data required time                        |  0.1330        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1330        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0670        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[7]/D 
  
 Path Start Point : b[7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[7]                               Rise  0.2000 0.0000 0.0000 3.51814  1.06234 4.58048           1       100      c             | 
|    Register_inst2/in[7]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst2/out_reg[7]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[7]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70            Rise  0.0360 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c14/A  CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst2/CTS_L2_c14/Z  CLKBUF_X3 Rise  0.1150 0.0790 0.0510 25.032   35.1372  60.1692           37      100      F    K        | 
|    Register_inst2/out_reg[7]/CK DFF_X1    Rise  0.1170 0.0020 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1170 0.1170 | 
| library hold check                        |  0.0160 0.1330 | 
| data required time                        |  0.1330        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1330        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0670        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[9]/D 
  
 Path Start Point : b[9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[9]                               Rise  0.2000 0.0000 0.0000 3.12417  1.06234 4.18652           1       100      c             | 
|    Register_inst2/in[9]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst2/out_reg[9]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[9]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70            Rise  0.0360 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c14/A  CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst2/CTS_L2_c14/Z  CLKBUF_X3 Rise  0.1150 0.0790 0.0510 25.032   35.1372  60.1692           37      100      F    K        | 
|    Register_inst2/out_reg[9]/CK DFF_X1    Rise  0.1170 0.0020 0.0510          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1170 0.1170 | 
| library hold check                        |  0.0160 0.1330 | 
| data required time                        |  0.1330        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1330        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0670        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[10]/D 
  
 Path Start Point : b[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    b[10]                               Rise  0.2000 0.0000 0.0000 0.773148 1.06234 1.83549           1       100      c             | 
|    Register_inst2/in[10]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst2/out_reg[10]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[10]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70             Rise  0.0360 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c14/A   CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst2/CTS_L2_c14/Z   CLKBUF_X3 Rise  0.1150 0.0790 0.0510 25.032   35.1372  60.1692           37      100      F    K        | 
|    Register_inst2/out_reg[10]/CK DFF_X1    Rise  0.1170 0.0020 0.0510          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1170 0.1170 | 
| library hold check                        |  0.0160 0.1330 | 
| data required time                        |  0.1330        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1330        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0670        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[11]/D 
  
 Path Start Point : b[11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    b[11]                               Rise  0.2000 0.0000 0.0000 0.485212 1.06234 1.54755           1       100      c             | 
|    Register_inst2/in[11]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst2/out_reg[11]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[11]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70             Rise  0.0360 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c14/A   CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst2/CTS_L2_c14/Z   CLKBUF_X3 Rise  0.1150 0.0790 0.0510 25.032   35.1372  60.1692           37      100      F    K        | 
|    Register_inst2/out_reg[11]/CK DFF_X1    Rise  0.1170 0.0020 0.0510          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1170 0.1170 | 
| library hold check                        |  0.0160 0.1330 | 
| data required time                        |  0.1330        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1330        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0670        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[12]/D 
  
 Path Start Point : b[12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    b[12]                               Rise  0.2000 0.0000 0.0000 0.247557 1.06234 1.3099            1       100      c             | 
|    Register_inst2/in[12]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst2/out_reg[12]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[12]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70             Rise  0.0360 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c14/A   CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst2/CTS_L2_c14/Z   CLKBUF_X3 Rise  0.1150 0.0790 0.0510 25.032   35.1372  60.1692           37      100      F    K        | 
|    Register_inst2/out_reg[12]/CK DFF_X1    Rise  0.1170 0.0020 0.0510          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1170 0.1170 | 
| library hold check                        |  0.0160 0.1330 | 
| data required time                        |  0.1330        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1330        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0670        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[13]/D 
  
 Path Start Point : b[13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    b[13]                               Rise  0.2000 0.0000 0.0000 0.168345 1.06234 1.23069           1       100      c             | 
|    Register_inst2/in[13]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst2/out_reg[13]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[13]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70             Rise  0.0360 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c14/A   CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst2/CTS_L2_c14/Z   CLKBUF_X3 Rise  0.1150 0.0790 0.0510 25.032   35.1372  60.1692           37      100      F    K        | 
|    Register_inst2/out_reg[13]/CK DFF_X1    Rise  0.1170 0.0020 0.0510          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1170 0.1170 | 
| library hold check                        |  0.0160 0.1330 | 
| data required time                        |  0.1330        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1330        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0670        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[14]/D 
  
 Path Start Point : b[14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    b[14]                               Rise  0.2000 0.0000 0.0000 0.464996 1.06234 1.52734           1       100      c             | 
|    Register_inst2/in[14]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst2/out_reg[14]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[14]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70             Rise  0.0360 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c14/A   CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst2/CTS_L2_c14/Z   CLKBUF_X3 Rise  0.1150 0.0790 0.0510 25.032   35.1372  60.1692           37      100      F    K        | 
|    Register_inst2/out_reg[14]/CK DFF_X1    Rise  0.1170 0.0020 0.0510          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1170 0.1170 | 
| library hold check                        |  0.0160 0.1330 | 
| data required time                        |  0.1330        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1330        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0670        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[15]/D 
  
 Path Start Point : b[15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    b[15]                               Rise  0.2000 0.0000 0.0000 0.386215 1.06234 1.44856           1       100      c             | 
|    Register_inst2/in[15]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst2/out_reg[15]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[15]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70             Rise  0.0360 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c14/A   CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst2/CTS_L2_c14/Z   CLKBUF_X3 Rise  0.1150 0.0790 0.0510 25.032   35.1372  60.1692           37      100      F    K        | 
|    Register_inst2/out_reg[15]/CK DFF_X1    Rise  0.1170 0.0020 0.0510          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1170 0.1170 | 
| library hold check                        |  0.0160 0.1330 | 
| data required time                        |  0.1330        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1330        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0670        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[16]/D 
  
 Path Start Point : b[16] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    b[16]                               Rise  0.2000 0.0000 0.0000 0.31698  1.06234 1.37932           1       100      c             | 
|    Register_inst2/in[16]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst2/out_reg[16]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[16]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70             Rise  0.0360 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c14/A   CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst2/CTS_L2_c14/Z   CLKBUF_X3 Rise  0.1150 0.0790 0.0510 25.032   35.1372  60.1692           37      100      F    K        | 
|    Register_inst2/out_reg[16]/CK DFF_X1    Rise  0.1170 0.0020 0.0510          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1170 0.1170 | 
| library hold check                        |  0.0160 0.1330 | 
| data required time                        |  0.1330        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1330        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0670        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[17]/D 
  
 Path Start Point : b[17] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    b[17]                               Rise  0.2000 0.0000 0.0000 0.270761 1.06234 1.3331            1       100      c             | 
|    Register_inst2/in[17]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst2/out_reg[17]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[17]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70             Rise  0.0360 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c14/A   CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst2/CTS_L2_c14/Z   CLKBUF_X3 Rise  0.1150 0.0790 0.0510 25.032   35.1372  60.1692           37      100      F    K        | 
|    Register_inst2/out_reg[17]/CK DFF_X1    Rise  0.1170 0.0020 0.0510          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1170 0.1170 | 
| library hold check                        |  0.0160 0.1330 | 
| data required time                        |  0.1330        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1330        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0670        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[18]/D 
  
 Path Start Point : b[18] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    b[18]                               Rise  0.2000 0.0000 0.0000 0.258397 1.06234 1.32074           1       100      c             | 
|    Register_inst2/in[18]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst2/out_reg[18]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[18]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70             Rise  0.0360 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c14/A   CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst2/CTS_L2_c14/Z   CLKBUF_X3 Rise  0.1150 0.0790 0.0510 25.032   35.1372  60.1692           37      100      F    K        | 
|    Register_inst2/out_reg[18]/CK DFF_X1    Rise  0.1170 0.0020 0.0510          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1170 0.1170 | 
| library hold check                        |  0.0160 0.1330 | 
| data required time                        |  0.1330        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1330        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0670        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[19]/D 
  
 Path Start Point : b[19] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    b[19]                               Rise  0.2000 0.0000 0.0000 0.167674 1.06234 1.23002           1       100      c             | 
|    Register_inst2/in[19]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst2/out_reg[19]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[19]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70             Rise  0.0360 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c14/A   CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst2/CTS_L2_c14/Z   CLKBUF_X3 Rise  0.1150 0.0790 0.0510 25.032   35.1372  60.1692           37      100      F    K        | 
|    Register_inst2/out_reg[19]/CK DFF_X1    Rise  0.1170 0.0020 0.0510          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1170 0.1170 | 
| library hold check                        |  0.0160 0.1330 | 
| data required time                        |  0.1330        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1330        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0670        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[20]/D 
  
 Path Start Point : b[20] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    b[20]                               Rise  0.2000 0.0000 0.0000 0.280106 1.06234 1.34245           1       100      c             | 
|    Register_inst2/in[20]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst2/out_reg[20]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[20]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70             Rise  0.0360 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c14/A   CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst2/CTS_L2_c14/Z   CLKBUF_X3 Rise  0.1150 0.0790 0.0510 25.032   35.1372  60.1692           37      100      F    K        | 
|    Register_inst2/out_reg[20]/CK DFF_X1    Rise  0.1170 0.0020 0.0510          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1170 0.1170 | 
| library hold check                        |  0.0160 0.1330 | 
| data required time                        |  0.1330        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1330        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0670        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[21]/D 
  
 Path Start Point : b[21] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    b[21]                               Rise  0.2000 0.0000 0.0000 0.168816 1.06234 1.23116           1       100      c             | 
|    Register_inst2/in[21]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst2/out_reg[21]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[21]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70             Rise  0.0360 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c14/A   CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst2/CTS_L2_c14/Z   CLKBUF_X3 Rise  0.1150 0.0790 0.0510 25.032   35.1372  60.1692           37      100      F    K        | 
|    Register_inst2/out_reg[21]/CK DFF_X1    Rise  0.1170 0.0020 0.0510          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1170 0.1170 | 
| library hold check                        |  0.0160 0.1330 | 
| data required time                        |  0.1330        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1330        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0670        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[31]/D 
  
 Path Start Point : b[31] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    b[31]                               Rise  0.2000 0.0000 0.0000 0.41346  1.06234 1.4758            1       100      c             | 
|    Register_inst2/in[31]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst2/out_reg[31]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[31]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70             Rise  0.0360 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c14/A   CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst2/CTS_L2_c14/Z   CLKBUF_X3 Rise  0.1150 0.0790 0.0510 25.032   35.1372  60.1692           37      100      F    K        | 
|    Register_inst2/out_reg[31]/CK DFF_X1    Rise  0.1170 0.0020 0.0510          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1170 0.1170 | 
| library hold check                        |  0.0160 0.1330 | 
| data required time                        |  0.1330        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1330        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0670        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[28]/D 
  
 Path Start Point : a[28] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[28]                               Rise  0.2000 0.0000 0.0000 0.921817 1.06234 1.98416           1       100      c             | 
|    Register_inst1/in[28]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[28]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[28]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70             Rise  0.0360 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c14/A   CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst2/CTS_L2_c14/Z   CLKBUF_X3 Rise  0.1150 0.0790 0.0510 25.032   35.1372  60.1692           37      100      F    K        | 
|    Register_inst2/clk_CTSPP_48             Rise  0.1150 0.0000                                                                           | 
|    Register_inst1/clk_CTSPP_52             Rise  0.1150 0.0000                                                                           | 
|    Register_inst1/out_reg[28]/CK DFF_X1    Rise  0.1170 0.0020 0.0510          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1170 0.1170 | 
| library hold check                        |  0.0160 0.1330 | 
| data required time                        |  0.1330        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1330        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0670        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[29]/D 
  
 Path Start Point : a[29] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[29]                               Rise  0.2000 0.0000 0.0000 1.43758  1.06234 2.49992           1       100      c             | 
|    Register_inst1/in[29]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[29]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[29]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70             Rise  0.0360 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c14/A   CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst2/CTS_L2_c14/Z   CLKBUF_X3 Rise  0.1150 0.0790 0.0510 25.032   35.1372  60.1692           37      100      F    K        | 
|    Register_inst2/clk_CTSPP_48             Rise  0.1150 0.0000                                                                           | 
|    Register_inst1/clk_CTSPP_52             Rise  0.1150 0.0000                                                                           | 
|    Register_inst1/out_reg[29]/CK DFF_X1    Rise  0.1170 0.0020 0.0510          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1170 0.1170 | 
| library hold check                        |  0.0160 0.1330 | 
| data required time                        |  0.1330        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1330        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0670        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[30]/D 
  
 Path Start Point : a[30] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[30]                               Rise  0.2000 0.0000 0.0000 1.45455  1.06234 2.51689           1       100      c             | 
|    Register_inst1/in[30]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[30]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[30]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70             Rise  0.0360 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c14/A   CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst2/CTS_L2_c14/Z   CLKBUF_X3 Rise  0.1150 0.0790 0.0510 25.032   35.1372  60.1692           37      100      F    K        | 
|    Register_inst2/clk_CTSPP_48             Rise  0.1150 0.0000                                                                           | 
|    Register_inst1/clk_CTSPP_52             Rise  0.1150 0.0000                                                                           | 
|    Register_inst1/out_reg[30]/CK DFF_X1    Rise  0.1170 0.0020 0.0510          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1170 0.1170 | 
| library hold check                        |  0.0160 0.1330 | 
| data required time                        |  0.1330        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1330        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0670        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[0]/D 
  
 Path Start Point : a[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    a[0]                               Rise  0.2000 0.0000 0.0000 0.393223 1.06234 1.45557           1       100      c             | 
|    Register_inst1/in[0]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[0]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[0]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60            Rise  0.0360 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A   CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z   CLKBUF_X3 Rise  0.1120 0.0760 0.0490 26.4189  30.3889  56.8078           32      100      F    K        | 
|    Register_inst1/out_reg[0]/CK DFF_X1    Rise  0.1160 0.0040 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1160 0.1160 | 
| library hold check                        |  0.0160 0.1320 | 
| data required time                        |  0.1320        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1320        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0680        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[2]/D 
  
 Path Start Point : a[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    a[2]                               Rise  0.2000 0.0000 0.0000 0.74048  1.06234 1.80282           1       100      c             | 
|    Register_inst1/in[2]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[2]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[2]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60            Rise  0.0360 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A   CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z   CLKBUF_X3 Rise  0.1120 0.0760 0.0490 26.4189  30.3889  56.8078           32      100      F    K        | 
|    Register_inst1/out_reg[2]/CK DFF_X1    Rise  0.1160 0.0040 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1160 0.1160 | 
| library hold check                        |  0.0160 0.1320 | 
| data required time                        |  0.1320        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1320        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0680        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[3]/D 
  
 Path Start Point : a[3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    a[3]                               Rise  0.2000 0.0000 0.0000 0.211268 1.06234 1.27361           1       100      c             | 
|    Register_inst1/in[3]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[3]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[3]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60            Rise  0.0360 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A   CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z   CLKBUF_X3 Rise  0.1120 0.0760 0.0490 26.4189  30.3889  56.8078           32      100      F    K        | 
|    Register_inst1/out_reg[3]/CK DFF_X1    Rise  0.1160 0.0040 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1160 0.1160 | 
| library hold check                        |  0.0160 0.1320 | 
| data required time                        |  0.1320        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1320        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0680        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[8]/D 
  
 Path Start Point : a[8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    a[8]                               Rise  0.2000 0.0000 0.0000 1.79716  1.06234 2.8595            1       100      c             | 
|    Register_inst1/in[8]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[8]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[8]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60            Rise  0.0360 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A   CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z   CLKBUF_X3 Rise  0.1120 0.0760 0.0490 26.4189  30.3889  56.8078           32      100      F    K        | 
|    Register_inst1/out_reg[8]/CK DFF_X1    Rise  0.1160 0.0040 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1160 0.1160 | 
| library hold check                        |  0.0160 0.1320 | 
| data required time                        |  0.1320        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1320        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0680        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[9]/D 
  
 Path Start Point : a[9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    a[9]                               Rise  0.2000 0.0000 0.0000 2.128    1.06234 3.19034           1       100      c             | 
|    Register_inst1/in[9]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[9]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[9]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60            Rise  0.0360 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A   CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z   CLKBUF_X3 Rise  0.1120 0.0760 0.0490 26.4189  30.3889  56.8078           32      100      F    K        | 
|    Register_inst1/out_reg[9]/CK DFF_X1    Rise  0.1160 0.0040 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1160 0.1160 | 
| library hold check                        |  0.0160 0.1320 | 
| data required time                        |  0.1320        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1320        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0680        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[10]/D 
  
 Path Start Point : a[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[10]                               Rise  0.2000 0.0000 0.0000 1.90561  1.06234 2.96795           1       100      c             | 
|    Register_inst1/in[10]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[10]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[10]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60             Rise  0.0360 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A    CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z    CLKBUF_X3 Rise  0.1120 0.0760 0.0490 26.4189  30.3889  56.8078           32      100      F    K        | 
|    Register_inst1/out_reg[10]/CK DFF_X1    Rise  0.1160 0.0040 0.0490          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1160 0.1160 | 
| library hold check                        |  0.0160 0.1320 | 
| data required time                        |  0.1320        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1320        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0680        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[11]/D 
  
 Path Start Point : a[11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[11]                               Rise  0.2000 0.0000 0.0000 2.06534  1.06234 3.12768           1       100      c             | 
|    Register_inst1/in[11]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[11]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[11]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60             Rise  0.0360 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A    CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z    CLKBUF_X3 Rise  0.1120 0.0760 0.0490 26.4189  30.3889  56.8078           32      100      F    K        | 
|    Register_inst1/out_reg[11]/CK DFF_X1    Rise  0.1160 0.0040 0.0490          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1160 0.1160 | 
| library hold check                        |  0.0160 0.1320 | 
| data required time                        |  0.1320        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1320        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0680        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[1]/D 
  
 Path Start Point : a[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    a[1]                               Rise  0.2000 0.0000 0.0000 0.263639 1.06234 1.32598           1       100      c             | 
|    Register_inst1/in[1]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[1]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[1]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60            Rise  0.0360 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A   CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z   CLKBUF_X3 Rise  0.1120 0.0760 0.0490 26.4189  30.3889  56.8078           32      100      F    K        | 
|    Register_inst1/out_reg[1]/CK DFF_X1    Rise  0.1150 0.0030 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1150 0.1150 | 
| library hold check                        |  0.0160 0.1310 | 
| data required time                        |  0.1310        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1310        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0690        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[4]/D 
  
 Path Start Point : a[4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    a[4]                               Rise  0.2000 0.0000 0.0000 1.6388   1.06234 2.70114           1       100      c             | 
|    Register_inst1/in[4]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[4]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[4]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60            Rise  0.0360 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A   CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z   CLKBUF_X3 Rise  0.1120 0.0760 0.0490 26.4189  30.3889  56.8078           32      100      F    K        | 
|    Register_inst1/out_reg[4]/CK DFF_X1    Rise  0.1150 0.0030 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1150 0.1150 | 
| library hold check                        |  0.0160 0.1310 | 
| data required time                        |  0.1310        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1310        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0690        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[5]/D 
  
 Path Start Point : a[5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    a[5]                               Rise  0.2000 0.0000 0.0000 2.09819  1.06234 3.16053           1       100      c             | 
|    Register_inst1/in[5]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[5]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[5]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60            Rise  0.0360 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A   CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z   CLKBUF_X3 Rise  0.1120 0.0760 0.0490 26.4189  30.3889  56.8078           32      100      F    K        | 
|    Register_inst1/out_reg[5]/CK DFF_X1    Rise  0.1150 0.0030 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1150 0.1150 | 
| library hold check                        |  0.0160 0.1310 | 
| data required time                        |  0.1310        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1310        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0690        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[7]/D 
  
 Path Start Point : a[7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    a[7]                               Rise  0.2000 0.0000 0.0000 3.71503  1.06234 4.77737           1       100      c             | 
|    Register_inst1/in[7]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[7]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[7]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60            Rise  0.0360 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A   CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z   CLKBUF_X3 Rise  0.1120 0.0760 0.0490 26.4189  30.3889  56.8078           32      100      F    K        | 
|    Register_inst1/out_reg[7]/CK DFF_X1    Rise  0.1150 0.0030 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1150 0.1150 | 
| library hold check                        |  0.0160 0.1310 | 
| data required time                        |  0.1310        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1310        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0690        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[21]/D 
  
 Path Start Point : a[21] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[21]                               Rise  0.2000 0.0000 0.0000 0.570753 1.06234 1.63309           1       100      c             | 
|    Register_inst1/in[21]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[21]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[21]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60             Rise  0.0360 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A    CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z    CLKBUF_X3 Rise  0.1120 0.0760 0.0490 26.4189  30.3889  56.8078           32      100      F    K        | 
|    Register_inst1/out_reg[21]/CK DFF_X1    Rise  0.1150 0.0030 0.0490          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1150 0.1150 | 
| library hold check                        |  0.0160 0.1310 | 
| data required time                        |  0.1310        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1310        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0690        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[13]/D 
  
 Path Start Point : a[13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[13]                               Rise  0.2000 0.0000 0.0000 2.11003  1.06234 3.17237           1       100      c             | 
|    Register_inst1/in[13]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[13]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[13]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60             Rise  0.0360 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A    CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z    CLKBUF_X3 Rise  0.1120 0.0760 0.0490 26.4189  30.3889  56.8078           32      100      F    K        | 
|    Register_inst1/out_reg[13]/CK DFF_X1    Rise  0.1140 0.0020 0.0490          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1140 0.1140 | 
| library hold check                        |  0.0160 0.1300 | 
| data required time                        |  0.1300        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1300        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0700        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[14]/D 
  
 Path Start Point : a[14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[14]                               Rise  0.2000 0.0000 0.0000 2.39136  1.06234 3.4537            1       100      c             | 
|    Register_inst1/in[14]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[14]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[14]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60             Rise  0.0360 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A    CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z    CLKBUF_X3 Rise  0.1120 0.0760 0.0490 26.4189  30.3889  56.8078           32      100      F    K        | 
|    Register_inst1/out_reg[14]/CK DFF_X1    Rise  0.1140 0.0020 0.0490          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1140 0.1140 | 
| library hold check                        |  0.0160 0.1300 | 
| data required time                        |  0.1300        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1300        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0700        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[15]/D 
  
 Path Start Point : a[15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[15]                               Rise  0.2000 0.0000 0.0000 1.83049  1.06234 2.89283           1       100      c             | 
|    Register_inst1/in[15]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[15]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[15]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60             Rise  0.0360 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A    CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z    CLKBUF_X3 Rise  0.1120 0.0760 0.0490 26.4189  30.3889  56.8078           32      100      F    K        | 
|    Register_inst1/out_reg[15]/CK DFF_X1    Rise  0.1140 0.0020 0.0490          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1140 0.1140 | 
| library hold check                        |  0.0160 0.1300 | 
| data required time                        |  0.1300        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1300        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0700        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[17]/D 
  
 Path Start Point : a[17] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[17]                               Rise  0.2000 0.0000 0.0000 1.35686  1.06234 2.4192            1       100      c             | 
|    Register_inst1/in[17]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[17]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[17]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60             Rise  0.0360 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A    CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z    CLKBUF_X3 Rise  0.1120 0.0760 0.0490 26.4189  30.3889  56.8078           32      100      F    K        | 
|    Register_inst1/out_reg[17]/CK DFF_X1    Rise  0.1140 0.0020 0.0490          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1140 0.1140 | 
| library hold check                        |  0.0160 0.1300 | 
| data required time                        |  0.1300        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1300        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0700        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[22]/D 
  
 Path Start Point : a[22] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[22]                               Rise  0.2000 0.0000 0.0000 0.713998 1.06234 1.77634           1       100      c             | 
|    Register_inst1/in[22]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[22]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[22]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60             Rise  0.0360 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A    CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z    CLKBUF_X3 Rise  0.1120 0.0760 0.0490 26.4189  30.3889  56.8078           32      100      F    K        | 
|    Register_inst1/out_reg[22]/CK DFF_X1    Rise  0.1140 0.0020 0.0490          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1140 0.1140 | 
| library hold check                        |  0.0160 0.1300 | 
| data required time                        |  0.1300        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1300        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0700        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[23]/D 
  
 Path Start Point : a[23] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[23]                               Rise  0.2000 0.0000 0.0000 0.973959 1.06234 2.0363            1       100      c             | 
|    Register_inst1/in[23]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[23]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[23]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60             Rise  0.0360 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A    CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z    CLKBUF_X3 Rise  0.1120 0.0760 0.0490 26.4189  30.3889  56.8078           32      100      F    K        | 
|    Register_inst1/out_reg[23]/CK DFF_X1    Rise  0.1140 0.0020 0.0490          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1140 0.1140 | 
| library hold check                        |  0.0160 0.1300 | 
| data required time                        |  0.1300        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1300        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0700        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[0]/D 
  
 Path Start Point : Register_inst1/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.175427 1.23817  1.4136            1       100      c    K        | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0350 0.0350 0.0180 7.65171  4.97392  12.6256           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60            Rise  0.0350 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A   CLKBUF_X3 Rise  0.0350 0.0000 0.0180          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z   CLKBUF_X3 Rise  0.1080 0.0730 0.0470 26.4189  27.4061  53.825            32      100      F    K        | 
| Data Path:                                                                                                                              | 
|    Register_inst1/out_reg[0]/CK DFF_X1    Rise  0.1120 0.0040 0.0470          0.949653                                    F             | 
|    Register_inst1/out_reg[0]/Q  DFF_X1    Rise  0.2220 0.1100 0.0190 0.942195 6.02187  6.96407           3       100      F             | 
|    Register_inst1/out[0]                  Rise  0.2220 0.0000                                                                           | 
|    t1/a[0]                                Rise  0.2220 0.0000                                                                           | 
|    t1/i_4_0_1/A                 INV_X2    Rise  0.2220 0.0000 0.0190          3.25089                                                   | 
|    t1/i_4_0_1/ZN                INV_X2    Fall  0.2810 0.0590 0.0430 27.7317  51.5068  79.2385           32      100                    | 
|    t1/i_4_0_2/A2                NOR2_X1   Fall  0.2830 0.0020 0.0430          1.56385                                                   | 
|    t1/i_4_0_2/ZN                NOR2_X1   Rise  0.3420 0.0590 0.0330 0.869256 4.32595  5.19521           3       100                    | 
|    t1/out[0]                              Rise  0.3420 0.0000                                                                           | 
|    Register_inst3/in[0]                   Rise  0.3420 0.0000                                                                           | 
|    Register_inst3/out_reg[0]/D  DFF_X1    Rise  0.3420 0.0000 0.0330          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[0]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60            Rise  0.0360 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A   CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z   CLKBUF_X3 Rise  0.1120 0.0760 0.0490 26.4189  30.3889  56.8078           32      100      F    K        | 
|    Register_inst1/clk_CTSPP_23            Rise  0.1120 0.0000                                                                           | 
|    Register_inst3/clk_CTSPP_21            Rise  0.1120 0.0000                                                                           | 
|    Register_inst3/out_reg[0]/CK DFF_X1    Rise  0.1160 0.0040 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1160 0.1160 | 
| library hold check                        |  0.0270 0.1430 | 
| data required time                        |  0.1430        | 
|                                           |                | 
| data arrival time                         |  0.3420        | 
| data required time                        | -0.1430        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2000        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[1]/D 
  
 Path Start Point : Register_inst1/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.175427 1.23817  1.4136            1       100      c    K        | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0350 0.0350 0.0180 7.65171  4.97392  12.6256           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60            Rise  0.0350 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A   CLKBUF_X3 Rise  0.0350 0.0000 0.0180          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z   CLKBUF_X3 Rise  0.1080 0.0730 0.0470 26.4189  27.4061  53.825            32      100      F    K        | 
| Data Path:                                                                                                                              | 
|    Register_inst1/out_reg[0]/CK DFF_X1    Rise  0.1120 0.0040 0.0470          0.949653                                    F             | 
|    Register_inst1/out_reg[0]/Q  DFF_X1    Rise  0.2220 0.1100 0.0190 0.942195 6.02187  6.96407           3       100      F             | 
|    Register_inst1/out[0]                  Rise  0.2220 0.0000                                                                           | 
|    t1/a[0]                                Rise  0.2220 0.0000                                                                           | 
|    t1/i_4_0_1/A                 INV_X2    Rise  0.2220 0.0000 0.0190          3.25089                                                   | 
|    t1/i_4_0_1/ZN                INV_X2    Fall  0.2810 0.0590 0.0430 27.7317  51.5068  79.2385           32      100                    | 
|    t1/i_4_0_2/A2                NOR2_X1   Fall  0.2830 0.0020 0.0430          1.56385                                                   | 
|    t1/i_4_0_2/ZN                NOR2_X1   Rise  0.3420 0.0590 0.0330 0.869256 4.32595  5.19521           3       100                    | 
|    t1/i_0_36/sum1[0]                      Rise  0.3420 0.0000                                                                           | 
|    t1/i_0_36/i_1/B              XNOR2_X1  Rise  0.3420 0.0000 0.0330          2.57361                                                   | 
|    t1/i_0_36/i_1/ZN             XNOR2_X1  Fall  0.3650 0.0230 0.0080 0.232579 1.54936  1.78194           1       100                    | 
|    t1/i_0_36/i_0/A              INV_X1    Fall  0.3650 0.0000 0.0080          1.54936                                                   | 
|    t1/i_0_36/i_0/ZN             INV_X1    Rise  0.3750 0.0100 0.0060 0.156657 0.907039 1.0637            1       100                    | 
|    t1/i_0_36/p_0[1]                       Rise  0.3750 0.0000                                                                           | 
|    t1/i_0_1_63/A                MUX2_X1   Rise  0.3750 0.0000 0.0060          0.94642                                                   | 
|    t1/i_0_1_63/Z                MUX2_X1   Rise  0.4100 0.0350 0.0090 0.474146 1.06234  1.53649           1       100                    | 
|    t1/out[1]                              Rise  0.4100 0.0000                                                                           | 
|    Register_inst3/in[1]                   Rise  0.4100 0.0000                                                                           | 
|    Register_inst3/out_reg[1]/D  DFF_X1    Rise  0.4100 0.0000 0.0090          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[1]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60            Rise  0.0360 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A   CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z   CLKBUF_X3 Rise  0.1120 0.0760 0.0490 26.4189  30.3889  56.8078           32      100      F    K        | 
|    Register_inst1/clk_CTSPP_23            Rise  0.1120 0.0000                                                                           | 
|    Register_inst3/clk_CTSPP_21            Rise  0.1120 0.0000                                                                           | 
|    Register_inst3/out_reg[1]/CK DFF_X1    Rise  0.1160 0.0040 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1160 0.1160 | 
| library hold check                        |  0.0200 0.1360 | 
| data required time                        |  0.1360        | 
|                                           |                | 
| data arrival time                         |  0.4100        | 
| data required time                        | -0.1360        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.2750        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[58]/D 
  
 Path Start Point : Register_inst1/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[58] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.175427 1.23817  1.4136            1       100      c    K        | 
|    CTS_L1_c1_c45/A                CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z                CLKBUF_X2 Rise  0.0350 0.0350 0.0180 7.65171  4.97392  12.6256           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70              Rise  0.0350 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c14/A    CLKBUF_X3 Rise  0.0350 0.0000 0.0180          1.42116                                     F             | 
|    Register_inst2/CTS_L2_c14/Z    CLKBUF_X3 Rise  0.1110 0.0760 0.0480 25.032   31.6883  56.7203           37      100      F    K        | 
|    Register_inst2/clk_CTSPP_48              Rise  0.1110 0.0000                                                                           | 
|    Register_inst1/clk_CTSPP_52              Rise  0.1110 0.0000                                                                           | 
| Data Path:                                                                                                                                | 
|    Register_inst1/out_reg[26]/CK  DFF_X1    Rise  0.1140 0.0030 0.0480          0.949653                                    F             | 
|    Register_inst1/out_reg[26]/Q   DFF_X1    Fall  0.2170 0.1030 0.0120 2.31125  5.44976  7.76101           4       100      F             | 
|    Register_inst1/out[26]                   Fall  0.2170 0.0000                                                                           | 
|    t1/a[26]                                 Fall  0.2170 0.0000                                                                           | 
|    t1/i_0_1_145/A2                NAND2_X1  Fall  0.2170 0.0000 0.0120          1.50228                                                   | 
|    t1/i_0_1_145/ZN                NAND2_X1  Rise  0.2390 0.0220 0.0130 0.267869 2.92718  3.19505           1       100                    | 
|    t1/i_0_1_144/A1                NAND2_X2  Rise  0.2390 0.0000 0.0130          3.0531                                                    | 
|    t1/i_0_1_144/ZN                NAND2_X2  Fall  0.2610 0.0220 0.0130 0.317096 10.8     11.1171           1       100                    | 
|    t1/i_4_0_53/A                  INV_X8    Fall  0.2610 0.0000 0.0130          10.8                                                      | 
|    t1/i_4_0_53/ZN                 INV_X8    Rise  0.2960 0.0350 0.0240 24.7793  51.5068  76.286            32      100                    | 
|    t1/i_4_0_1082/A1               NOR2_X1   Rise  0.3060 0.0100 0.0240          1.71447                                                   | 
|    t1/i_4_0_1082/ZN               NOR2_X1   Fall  0.3250 0.0190 0.0110 0.661762 5.11488  5.77664           3       100                    | 
|    t1/genblk1_29_p2/c[26]                   Fall  0.3250 0.0000                                                                           | 
|    t1/genblk1_29_p2/fa27/cin                Fall  0.3250 0.0000                                                                           | 
|    t1/genblk1_29_p2/fa27/i_0_4/A1 NAND2_X1  Fall  0.3250 0.0000 0.0110          1.5292                                                    | 
|    t1/genblk1_29_p2/fa27/i_0_4/ZN NAND2_X1  Rise  0.3410 0.0160 0.0090 0.336804 1.5292   1.866             1       100                    | 
|    t1/genblk1_29_p2/fa27/i_0_0/A1 NAND2_X1  Rise  0.3410 0.0000 0.0090          1.59903                                                   | 
|    t1/genblk1_29_p2/fa27/i_0_0/ZN NAND2_X1  Fall  0.3580 0.0170 0.0100 0.749901 2.94229  3.69219           2       100                    | 
|    t1/genblk1_29_p2/fa27/cout               Fall  0.3580 0.0000                                                                           | 
|    t1/genblk1_29_p2/c1[27]                  Fall  0.3580 0.0000                                                                           | 
|    t1/final/b[27]                           Fall  0.3580 0.0000                                                                           | 
|    t1/final/i_0/b[27]                       Fall  0.3580 0.0000                                                                           | 
|    t1/final/i_0/i_222/A1          NAND2_X1  Fall  0.3580 0.0000 0.0100          1.5292                                                    | 
|    t1/final/i_0/i_222/ZN          NAND2_X1  Rise  0.3780 0.0200 0.0130 0.899851 3.02085  3.9207            2       100                    | 
|    t1/final/i_0/i_221/A2          NAND2_X1  Rise  0.3780 0.0000 0.0130          1.6642                                                    | 
|    t1/final/i_0/i_221/ZN          NAND2_X1  Fall  0.3940 0.0160 0.0080 0.212784 2.12585  2.33864           1       100                    | 
|    t1/final/i_0/i_216/A           XNOR2_X1  Fall  0.3940 0.0000 0.0080          2.12585                                                   | 
|    t1/final/i_0/i_216/ZN          XNOR2_X1  Rise  0.4380 0.0440 0.0200 1.08347  3.95134  5.03481           3       100                    | 
|    t1/final/i_0/p_0[27]                     Rise  0.4380 0.0000                                                                           | 
|    t1/final/sum[27]                         Rise  0.4380 0.0000                                                                           | 
|    t1/i_0_1_124/B                 MUX2_X1   Rise  0.4380 0.0000 0.0200          0.944775                                                  | 
|    t1/i_0_1_124/Z                 MUX2_X1   Rise  0.4770 0.0390 0.0090 0.638527 1.06234  1.70087           1       100                    | 
|    t1/out[58]                               Rise  0.4770 0.0000                                                                           | 
|    Register_inst3/in[58]                    Rise  0.4770 0.0000                                                                           | 
|    Register_inst3/out_reg[58]/D   DFF_X1    Rise  0.4770 0.0000 0.0090          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[58]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190             7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70             Rise  0.0360 0.0000                                                                                       | 
|    Register_inst2/CTS_L2_c28/A   CLKBUF_X2 Rise  0.0360 0.0000 0.0190                      1.40591                                     F             | 
|    Register_inst2/CTS_L2_c28/Z   CLKBUF_X2 Rise  0.1150 0.0790 0.0540             13.3578  30.3889  43.7467           32      100      F    K        | 
|    Register_inst2/clk_CTSPP_61             Rise  0.1150 0.0000                                                                                       | 
|    Register_inst3/clk_CTSPP_62             Rise  0.1150 0.0000                                                                                       | 
|    Register_inst3/out_reg[58]/CK DFF_X1    Rise  0.1200 0.0050 0.0540    0.0020            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1200 0.1200 | 
| library hold check                        |  0.0200 0.1400 | 
| data required time                        |  0.1400        | 
|                                           |                | 
| data arrival time                         |  0.4770        | 
| data required time                        | -0.1400        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3380        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[2]/D 
  
 Path Start Point : Register_inst1/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.175427 1.23817  1.4136            1       100      c    K        | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0350 0.0350 0.0180 7.65171  4.97392  12.6256           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60            Rise  0.0350 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A   CLKBUF_X3 Rise  0.0350 0.0000 0.0180          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z   CLKBUF_X3 Rise  0.1080 0.0730 0.0470 26.4189  27.4061  53.825            32      100      F    K        | 
| Data Path:                                                                                                                              | 
|    Register_inst1/out_reg[0]/CK DFF_X1    Rise  0.1120 0.0040 0.0470          0.949653                                    F             | 
|    Register_inst1/out_reg[0]/Q  DFF_X1    Rise  0.2220 0.1100 0.0190 0.942195 6.02187  6.96407           3       100      F             | 
|    Register_inst1/out[0]                  Rise  0.2220 0.0000                                                                           | 
|    t1/a[0]                                Rise  0.2220 0.0000                                                                           | 
|    t1/i_4_0_1/A                 INV_X2    Rise  0.2220 0.0000 0.0190          3.25089                                                   | 
|    t1/i_4_0_1/ZN                INV_X2    Fall  0.2810 0.0590 0.0430 27.7317  51.5068  79.2385           32      100                    | 
|    t1/i_4_0_2/A2                NOR2_X1   Fall  0.2830 0.0020 0.0430          1.56385                                                   | 
|    t1/i_4_0_2/ZN                NOR2_X1   Rise  0.3420 0.0590 0.0330 0.869256 4.32595  5.19521           3       100                    | 
|    t1/i_0_36/sum1[0]                      Rise  0.3420 0.0000                                                                           | 
|    t1/i_0_36/i_237/A2           OR2_X1    Rise  0.3420 0.0000 0.0330          0.941939                                                  | 
|    t1/i_0_36/i_237/ZN           OR2_X1    Rise  0.3780 0.0360 0.0110 0.339246 3.06612  3.40537           2       100                    | 
|    t1/i_0_36/i_236/A2           NOR2_X1   Rise  0.3780 0.0000 0.0110          1.65135                                                   | 
|    t1/i_0_36/i_236/ZN           NOR2_X1   Fall  0.3880 0.0100 0.0060 0.235899 1.54936  1.78526           1       100                    | 
|    t1/i_0_36/i_235/A            INV_X1    Fall  0.3880 0.0000 0.0060          1.54936                                                   | 
|    t1/i_0_36/i_235/ZN           INV_X1    Rise  0.4080 0.0200 0.0140 0.638344 4.59532  5.23366           3       100                    | 
|    t1/i_0_36/i_3/A1             NAND2_X1  Rise  0.4080 0.0000 0.0140          1.59903                                                   | 
|    t1/i_0_36/i_3/ZN             NAND2_X1  Fall  0.4220 0.0140 0.0070 0.188521 1.54936  1.73788           1       100                    | 
|    t1/i_0_36/i_2/A              INV_X1    Fall  0.4220 0.0000 0.0070          1.54936                                                   | 
|    t1/i_0_36/i_2/ZN             INV_X1    Rise  0.4320 0.0100 0.0060 0.261433 0.907039 1.16847           1       100                    | 
|    t1/i_0_36/p_0[2]                       Rise  0.4320 0.0000                                                                           | 
|    t1/i_0_1_64/A                MUX2_X1   Rise  0.4320 0.0000 0.0060          0.94642                                                   | 
|    t1/i_0_1_64/Z                MUX2_X1   Rise  0.4760 0.0440 0.0150 3.65465  1.06234  4.71699           1       100                    | 
|    t1/out[2]                              Rise  0.4760 0.0000                                                                           | 
|    Register_inst3/in[2]                   Rise  0.4760 0.0000                                                                           | 
|    Register_inst3/out_reg[2]/D  DFF_X1    Rise  0.4760 0.0000 0.0150          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[2]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60            Rise  0.0360 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A   CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z   CLKBUF_X3 Rise  0.1120 0.0760 0.0490 26.4189  30.3889  56.8078           32      100      F    K        | 
|    Register_inst1/clk_CTSPP_23            Rise  0.1120 0.0000                                                                           | 
|    Register_inst3/clk_CTSPP_21            Rise  0.1120 0.0000                                                                           | 
|    Register_inst3/out_reg[2]/CK DFF_X1    Rise  0.1150 0.0030 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1150 0.1150 | 
| library hold check                        |  0.0210 0.1360 | 
| data required time                        |  0.1360        | 
|                                           |                | 
| data arrival time                         |  0.4760        | 
| data required time                        | -0.1360        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3410        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[57]/D 
  
 Path Start Point : Register_inst1/out_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[57] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.175427 1.23817  1.4136            1       100      c    K        | 
|    CTS_L1_c1_c45/A                CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z                CLKBUF_X2 Rise  0.0350 0.0350 0.0180 7.65171  4.97392  12.6256           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70              Rise  0.0350 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c14/A    CLKBUF_X3 Rise  0.0350 0.0000 0.0180          1.42116                                     F             | 
|    Register_inst2/CTS_L2_c14/Z    CLKBUF_X3 Rise  0.1110 0.0760 0.0480 25.032   31.6883  56.7203           37      100      F    K        | 
|    Register_inst2/clk_CTSPP_48              Rise  0.1110 0.0000                                                                           | 
|    Register_inst1/clk_CTSPP_52              Rise  0.1110 0.0000                                                                           | 
| Data Path:                                                                                                                                | 
|    Register_inst1/out_reg[24]/CK  DFF_X1    Rise  0.1140 0.0030 0.0480          0.949653                                    F             | 
|    Register_inst1/out_reg[24]/Q   DFF_X1    Fall  0.2120 0.0980 0.0090 1.60335  3.07856  4.68191           2       100      F             | 
|    Register_inst1/out[24]                   Fall  0.2120 0.0000                                                                           | 
|    t1/a[24]                                 Fall  0.2120 0.0000                                                                           | 
|    t1/i_0_1_139/A1                NAND2_X1  Fall  0.2120 0.0000 0.0090          1.5292                                                    | 
|    t1/i_0_1_139/ZN                NAND2_X1  Rise  0.2310 0.0190 0.0120 0.209487 3.14281  3.35229           1       100                    | 
|    t1/i_0_1_138/A2                NAND2_X2  Rise  0.2310 0.0000 0.0120          3.45099                                                   | 
|    t1/i_0_1_138/ZN                NAND2_X2  Fall  0.2540 0.0230 0.0130 0.263836 10.8     11.0638           1       100                    | 
|    t1/i_4_0_49/A                  INV_X8    Fall  0.2540 0.0000 0.0130          10.8                                                      | 
|    t1/i_4_0_49/ZN                 INV_X8    Rise  0.2880 0.0340 0.0230 20.9388  51.5068  72.4456           32      100                    | 
|    t1/i_4_0_1080/A1               NOR2_X1   Rise  0.3000 0.0120 0.0260          1.71447                                                   | 
|    t1/i_4_0_1080/ZN               NOR2_X1   Fall  0.3190 0.0190 0.0120 0.671618 5.11488  5.7865            3       100                    | 
|    t1/genblk1_29_p2/c[24]                   Fall  0.3190 0.0000                                                                           | 
|    t1/genblk1_29_p2/fa25/cin                Fall  0.3190 0.0000                                                                           | 
|    t1/genblk1_29_p2/fa25/i_0_4/A1 NAND2_X1  Fall  0.3190 0.0000 0.0120          1.5292                                                    | 
|    t1/genblk1_29_p2/fa25/i_0_4/ZN NAND2_X1  Rise  0.3360 0.0170 0.0100 0.514106 1.5292   2.0433            1       100                    | 
|    t1/genblk1_29_p2/fa25/i_0_0/A1 NAND2_X1  Rise  0.3360 0.0000 0.0100          1.59903                                                   | 
|    t1/genblk1_29_p2/fa25/i_0_0/ZN NAND2_X1  Fall  0.3510 0.0150 0.0090 0.432861 2.39772  2.83058           2       100                    | 
|    t1/genblk1_29_p2/fa25/cout               Fall  0.3510 0.0000                                                                           | 
|    t1/genblk1_29_p2/c1[25]                  Fall  0.3510 0.0000                                                                           | 
|    t1/final/b[25]                           Fall  0.3510 0.0000                                                                           | 
|    t1/final/i_0/b[25]                       Fall  0.3510 0.0000                                                                           | 
|    t1/final/i_0/i_209/A2          NAND2_X1  Fall  0.3510 0.0000 0.0090          1.50228                                                   | 
|    t1/final/i_0/i_209/ZN          NAND2_X1  Rise  0.3800 0.0290 0.0200 1.48056  5.35719  6.83775           4       100                    | 
|    t1/final/i_0/i_212/A1          NAND3_X1  Rise  0.3800 0.0000 0.0200          1.59029                                                   | 
|    t1/final/i_0/i_212/ZN          NAND3_X1  Fall  0.4020 0.0220 0.0120 0.547566 1.5292   2.07676           1       100                    | 
|    t1/final/i_0/i_213/A1          NAND2_X1  Fall  0.4020 0.0000 0.0120          1.5292                                                    | 
|    t1/final/i_0/i_213/ZN          NAND2_X1  Rise  0.4200 0.0180 0.0110 0.442778 2.18123  2.62401           1       100                    | 
|    t1/final/i_0/i_215/A           XOR2_X1   Rise  0.4200 0.0000 0.0110          2.23214                                                   | 
|    t1/final/i_0/i_215/Z           XOR2_X1   Fall  0.4430 0.0230 0.0140 1.22416  4.49165  5.71581           3       100                    | 
|    t1/final/i_0/p_0[26]                     Fall  0.4430 0.0000                                                                           | 
|    t1/final/sum[26]                         Fall  0.4430 0.0000                                                                           | 
|    t1/i_0_1_154/A1                NAND2_X1  Fall  0.4430 0.0000 0.0140          1.5292                                                    | 
|    t1/i_0_1_154/ZN                NAND2_X1  Rise  0.4600 0.0170 0.0090 0.273988 1.51857  1.79256           1       100                    | 
|    t1/i_0_1_0/A                   OAI21_X1  Rise  0.4600 0.0000 0.0090          1.67072                                                   | 
|    t1/i_0_1_0/ZN                  OAI21_X1  Fall  0.4740 0.0140 0.0060 0.621361 1.06234  1.6837            1       100                    | 
|    t1/out[57]                               Fall  0.4740 0.0000                                                                           | 
|    Register_inst3/in[57]                    Fall  0.4740 0.0000                                                                           | 
|    Register_inst3/out_reg[57]/D   DFF_X1    Fall  0.4740 0.0000 0.0060          1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[57]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190             7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70             Rise  0.0360 0.0000                                                                                       | 
|    Register_inst2/CTS_L2_c28/A   CLKBUF_X2 Rise  0.0360 0.0000 0.0190                      1.40591                                     F             | 
|    Register_inst2/CTS_L2_c28/Z   CLKBUF_X2 Rise  0.1150 0.0790 0.0540             13.3578  30.3889  43.7467           32      100      F    K        | 
|    Register_inst2/clk_CTSPP_61             Rise  0.1150 0.0000                                                                                       | 
|    Register_inst3/clk_CTSPP_62             Rise  0.1150 0.0000                                                                                       | 
|    Register_inst3/out_reg[57]/CK DFF_X1    Rise  0.1200 0.0050 0.0540    0.0020            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1200 0.1200 | 
| library hold check                        |  0.0110 0.1310 | 
| data required time                        |  0.1310        | 
|                                           |                | 
| data arrival time                         |  0.4740        | 
| data required time                        | -0.1310        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3440        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[54]/D 
  
 Path Start Point : Register_inst1/out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[54] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.175427 1.23817  1.4136            1       100      c    K        | 
|    CTS_L1_c1_c45/A                CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z                CLKBUF_X2 Rise  0.0350 0.0350 0.0180 7.65171  4.97392  12.6256           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60              Rise  0.0350 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A     CLKBUF_X3 Rise  0.0350 0.0000 0.0180          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z     CLKBUF_X3 Rise  0.1080 0.0730 0.0470 26.4189  27.4061  53.825            32      100      F    K        | 
| Data Path:                                                                                                                                | 
|    Register_inst1/out_reg[22]/CK  DFF_X1    Rise  0.1100 0.0020 0.0470          0.949653                                    F             | 
|    Register_inst1/out_reg[22]/Q   DFF_X1    Fall  0.2120 0.1020 0.0110 2.44698  4.46156  6.90855           3       100      F             | 
|    Register_inst1/out[22]                   Fall  0.2120 0.0000                                                                           | 
|    t1/a[22]                                 Fall  0.2120 0.0000                                                                           | 
|    t1/i_0_1_153/A2                NAND2_X1  Fall  0.2120 0.0000 0.0110          1.50228                                                   | 
|    t1/i_0_1_153/ZN                NAND2_X1  Rise  0.2340 0.0220 0.0130 0.30783  3.14281  3.45064           1       100                    | 
|    t1/i_0_1_151/A2                NAND2_X2  Rise  0.2340 0.0000 0.0130          3.45099                                                   | 
|    t1/i_0_1_151/ZN                NAND2_X2  Fall  0.2510 0.0170 0.0090 0.232404 5.70005  5.93246           1       100                    | 
|    t1/i_4_0_45/A                  INV_X4    Fall  0.2510 0.0000 0.0090          5.70005                                                   | 
|    t1/i_4_0_45/ZN                 INV_X4    Rise  0.3000 0.0490 0.0400 14.6641  51.5068  66.1709           32      100                    | 
|    t1/i_4_0_1078/A1               NOR2_X1   Rise  0.3090 0.0090 0.0410          1.71447                                                   | 
|    t1/i_4_0_1078/ZN               NOR2_X1   Fall  0.3310 0.0220 0.0150 0.849338 5.11488  5.96422           3       100                    | 
|    t1/genblk1_29_p2/c[22]                   Fall  0.3310 0.0000                                                                           | 
|    t1/genblk1_29_p2/fa23/cin                Fall  0.3310 0.0000                                                                           | 
|    t1/genblk1_29_p2/fa23/i_0_4/A1 NAND2_X1  Fall  0.3310 0.0000 0.0150          1.5292                                                    | 
|    t1/genblk1_29_p2/fa23/i_0_4/ZN NAND2_X1  Rise  0.3490 0.0180 0.0090 0.226858 1.5292   1.75605           1       100                    | 
|    t1/genblk1_29_p2/fa23/i_0_0/A1 NAND2_X1  Rise  0.3490 0.0000 0.0090          1.59903                                                   | 
|    t1/genblk1_29_p2/fa23/i_0_0/ZN NAND2_X1  Fall  0.3660 0.0170 0.0100 0.553504 3.06612  3.61963           2       100                    | 
|    t1/genblk1_29_p2/fa23/cout               Fall  0.3660 0.0000                                                                           | 
|    t1/genblk1_29_p2/c1[23]                  Fall  0.3660 0.0000                                                                           | 
|    t1/final/b[23]                           Fall  0.3660 0.0000                                                                           | 
|    t1/final/i_0/b[23]                       Fall  0.3660 0.0000                                                                           | 
|    t1/final/i_0/i_190/A2          NAND2_X1  Fall  0.3660 0.0000 0.0100          1.50228                                                   | 
|    t1/final/i_0/i_190/ZN          NAND2_X1  Rise  0.3880 0.0220 0.0120 0.476628 3.02085  3.49748           2       100                    | 
|    t1/final/i_0/i_187/A2          NAND2_X1  Rise  0.3880 0.0000 0.0120          1.6642                                                    | 
|    t1/final/i_0/i_187/ZN          NAND2_X1  Fall  0.4090 0.0210 0.0120 0.450082 4.41904  4.86912           1       100                    | 
|    t1/final/i_0/i_186/B           XNOR2_X2  Fall  0.4090 0.0000 0.0120          4.41904                                                   | 
|    t1/final/i_0/i_186/ZN          XNOR2_X2  Rise  0.4530 0.0440 0.0170 0.73895  6.86218  7.60113           4       100                    | 
|    t1/final/i_0/p_0[23]                     Rise  0.4530 0.0000                                                                           | 
|    t1/final/sum[23]                         Rise  0.4530 0.0000                                                                           | 
|    t1/i_0_1_116/B                 MUX2_X1   Rise  0.4530 0.0000 0.0170          0.944775                                                  | 
|    t1/i_0_1_116/Z                 MUX2_X1   Rise  0.4890 0.0360 0.0080 0.135109 1.06234  1.19745           1       100                    | 
|    t1/out[54]                               Rise  0.4890 0.0000                                                                           | 
|    Register_inst3/in[54]                    Rise  0.4890 0.0000                                                                           | 
|    Register_inst3/out_reg[54]/D   DFF_X1    Rise  0.4890 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[54]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190             7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70             Rise  0.0360 0.0000                                                                                       | 
|    Register_inst2/CTS_L2_c28/A   CLKBUF_X2 Rise  0.0360 0.0000 0.0190                      1.40591                                     F             | 
|    Register_inst2/CTS_L2_c28/Z   CLKBUF_X2 Rise  0.1150 0.0790 0.0540             13.3578  30.3889  43.7467           32      100      F    K        | 
|    Register_inst2/clk_CTSPP_61             Rise  0.1150 0.0000                                                                                       | 
|    Register_inst3/clk_CTSPP_62             Rise  0.1150 0.0000                                                                                       | 
|    Register_inst3/out_reg[54]/CK DFF_X1    Rise  0.1180 0.0030 0.0540    0.0020            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1180 0.1180 | 
| library hold check                        |  0.0200 0.1380 | 
| data required time                        |  0.1380        | 
|                                           |                | 
| data arrival time                         |  0.4890        | 
| data required time                        | -0.1380        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3520        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[4]/D 
  
 Path Start Point : Register_inst1/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.175427 1.23817  1.4136            1       100      c    K        | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0350 0.0350 0.0180 7.65171  4.97392  12.6256           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60            Rise  0.0350 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A   CLKBUF_X3 Rise  0.0350 0.0000 0.0180          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z   CLKBUF_X3 Rise  0.1080 0.0730 0.0470 26.4189  27.4061  53.825            32      100      F    K        | 
| Data Path:                                                                                                                              | 
|    Register_inst1/out_reg[0]/CK DFF_X1    Rise  0.1120 0.0040 0.0470          0.949653                                    F             | 
|    Register_inst1/out_reg[0]/Q  DFF_X1    Rise  0.2220 0.1100 0.0190 0.942195 6.02187  6.96407           3       100      F             | 
|    Register_inst1/out[0]                  Rise  0.2220 0.0000                                                                           | 
|    t1/a[0]                                Rise  0.2220 0.0000                                                                           | 
|    t1/i_4_0_1/A                 INV_X2    Rise  0.2220 0.0000 0.0190          3.25089                                                   | 
|    t1/i_4_0_1/ZN                INV_X2    Fall  0.2810 0.0590 0.0430 27.7317  51.5068  79.2385           32      100                    | 
|    t1/i_4_0_132/A2              NOR2_X1   Fall  0.2850 0.0040 0.0430          1.56385                                                   | 
|    t1/i_4_0_132/ZN              NOR2_X1   Rise  0.3470 0.0620 0.0350 0.557532 5.11488  5.67241           3       100                    | 
|    t1/genblk1_1_p2/c[0]                   Rise  0.3470 0.0000                                                                           | 
|    t1/genblk1_1_p2/fa1/cin                Rise  0.3470 0.0000                                                                           | 
|    t1/genblk1_1_p2/fa1/i_0_4/A1 NAND2_X1  Rise  0.3470 0.0000 0.0350          1.59903                                                   | 
|    t1/genblk1_1_p2/fa1/i_0_4/ZN NAND2_X1  Fall  0.3650 0.0180 0.0080 0.251321 1.5292   1.78052           1       100                    | 
|    t1/genblk1_1_p2/fa1/i_0_0/A1 NAND2_X1  Fall  0.3650 0.0000 0.0080          1.5292                                                    | 
|    t1/genblk1_1_p2/fa1/i_0_0/ZN NAND2_X1  Rise  0.3850 0.0200 0.0140 0.602667 3.64443  4.2471            2       100                    | 
|    t1/genblk1_1_p2/fa1/cout               Rise  0.3850 0.0000                                                                           | 
|    t1/genblk1_1_p2/c1[1]                  Rise  0.3850 0.0000                                                                           | 
|    t1/genblk1_2_p2/b[1]                   Rise  0.3850 0.0000                                                                           | 
|    t1/genblk1_2_p2/fa1/y                  Rise  0.3850 0.0000                                                                           | 
|    t1/genblk1_2_p2/fa1/i_0_2/A  XNOR2_X1  Rise  0.3850 0.0000 0.0140          2.23275                                                   | 
|    t1/genblk1_2_p2/fa1/i_0_2/ZN XNOR2_X1  Fall  0.4050 0.0200 0.0110 0.449197 3.05606  3.50526           2       100                    | 
|    t1/genblk1_2_p2/fa1/sum                Fall  0.4050 0.0000                                                                           | 
|    t1/genblk1_2_p2/s1[1]                  Fall  0.4050 0.0000                                                                           | 
|    t1/genblk1_3_p2/a[1]                   Fall  0.4050 0.0000                                                                           | 
|    t1/genblk1_3_p2/ha1/x                  Fall  0.4050 0.0000                                                                           | 
|    t1/genblk1_3_p2/ha1/i_0_0/A  XOR2_X1   Fall  0.4050 0.0000 0.0110          2.18123                                                   | 
|    t1/genblk1_3_p2/ha1/i_0_0/Z  XOR2_X1   Rise  0.4470 0.0420 0.0320 0.809369 3.84199  4.65136           3       100                    | 
|    t1/genblk1_3_p2/ha1/sum                Rise  0.4470 0.0000                                                                           | 
|    t1/genblk1_3_p2/s1[0]                  Rise  0.4470 0.0000                                                                           | 
|    t1/i_0_1_66/B                MUX2_X1   Rise  0.4470 0.0000 0.0320          0.944775                                                  | 
|    t1/i_0_1_66/Z                MUX2_X1   Rise  0.4880 0.0410 0.0090 0.441063 1.06234  1.50341           1       100                    | 
|    t1/out[4]                              Rise  0.4880 0.0000                                                                           | 
|    Register_inst3/in[4]                   Rise  0.4880 0.0000                                                                           | 
|    Register_inst3/out_reg[4]/D  DFF_X1    Rise  0.4880 0.0000 0.0090          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[4]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60            Rise  0.0360 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A   CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z   CLKBUF_X3 Rise  0.1120 0.0760 0.0490 26.4189  30.3889  56.8078           32      100      F    K        | 
|    Register_inst1/clk_CTSPP_23            Rise  0.1120 0.0000                                                                           | 
|    Register_inst3/clk_CTSPP_21            Rise  0.1120 0.0000                                                                           | 
|    Register_inst3/out_reg[4]/CK DFF_X1    Rise  0.1160 0.0040 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1160 0.1160 | 
| library hold check                        |  0.0200 0.1360 | 
| data required time                        |  0.1360        | 
|                                           |                | 
| data arrival time                         |  0.4880        | 
| data required time                        | -0.1360        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3530        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[5]/D 
  
 Path Start Point : Register_inst1/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.175427 1.23817  1.4136            1       100      c    K        | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0350 0.0350 0.0180 7.65171  4.97392  12.6256           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60            Rise  0.0350 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A   CLKBUF_X3 Rise  0.0350 0.0000 0.0180          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z   CLKBUF_X3 Rise  0.1080 0.0730 0.0470 26.4189  27.4061  53.825            32      100      F    K        | 
| Data Path:                                                                                                                              | 
|    Register_inst1/out_reg[0]/CK DFF_X1    Rise  0.1120 0.0040 0.0470          0.949653                                    F             | 
|    Register_inst1/out_reg[0]/Q  DFF_X1    Rise  0.2220 0.1100 0.0190 0.942195 6.02187  6.96407           3       100      F             | 
|    Register_inst1/out[0]                  Rise  0.2220 0.0000                                                                           | 
|    t1/a[0]                                Rise  0.2220 0.0000                                                                           | 
|    t1/i_4_0_1/A                 INV_X2    Rise  0.2220 0.0000 0.0190          3.25089                                                   | 
|    t1/i_4_0_1/ZN                INV_X2    Fall  0.2810 0.0590 0.0430 27.7317  51.5068  79.2385           32      100                    | 
|    t1/i_4_0_165/A2              NOR2_X1   Fall  0.2870 0.0060 0.0430          1.56385                                                   | 
|    t1/i_4_0_165/ZN              NOR2_X1   Rise  0.3480 0.0610 0.0340 0.441416 5.11488  5.5563            3       100                    | 
|    t1/genblk1_2_p2/c[0]                   Rise  0.3480 0.0000                                                                           | 
|    t1/genblk1_2_p2/fa1/cin                Rise  0.3480 0.0000                                                                           | 
|    t1/genblk1_2_p2/fa1/i_0_4/A1 NAND2_X1  Rise  0.3480 0.0000 0.0340          1.59903                                                   | 
|    t1/genblk1_2_p2/fa1/i_0_4/ZN NAND2_X1  Fall  0.3650 0.0170 0.0080 0.178688 1.5292   1.70788           1       100                    | 
|    t1/genblk1_2_p2/fa1/i_0_0/A1 NAND2_X1  Fall  0.3650 0.0000 0.0080          1.5292                                                    | 
|    t1/genblk1_2_p2/fa1/i_0_0/ZN NAND2_X1  Rise  0.3850 0.0200 0.0140 0.636903 3.64443  4.28133           2       100                    | 
|    t1/genblk1_2_p2/fa1/cout               Rise  0.3850 0.0000                                                                           | 
|    t1/genblk1_2_p2/c1[1]                  Rise  0.3850 0.0000                                                                           | 
|    t1/genblk1_3_p2/b[1]                   Rise  0.3850 0.0000                                                                           | 
|    t1/genblk1_3_p2/fa1/y                  Rise  0.3850 0.0000                                                                           | 
|    t1/genblk1_3_p2/fa1/i_0_2/A  XNOR2_X1  Rise  0.3850 0.0000 0.0140          2.23275                                                   | 
|    t1/genblk1_3_p2/fa1/i_0_2/ZN XNOR2_X1  Fall  0.4050 0.0200 0.0110 0.477222 3.05606  3.53329           2       100                    | 
|    t1/genblk1_3_p2/fa1/sum                Fall  0.4050 0.0000                                                                           | 
|    t1/genblk1_3_p2/s1[1]                  Fall  0.4050 0.0000                                                                           | 
|    t1/genblk1_4_p2/a[1]                   Fall  0.4050 0.0000                                                                           | 
|    t1/genblk1_4_p2/ha1/x                  Fall  0.4050 0.0000                                                                           | 
|    t1/genblk1_4_p2/ha1/i_0_0/A  XOR2_X1   Fall  0.4050 0.0000 0.0110          2.18123                                                   | 
|    t1/genblk1_4_p2/ha1/i_0_0/Z  XOR2_X1   Rise  0.4470 0.0420 0.0330 0.842123 3.84199  4.68411           3       100                    | 
|    t1/genblk1_4_p2/ha1/sum                Rise  0.4470 0.0000                                                                           | 
|    t1/genblk1_4_p2/s1[0]                  Rise  0.4470 0.0000                                                                           | 
|    t1/i_0_1_67/B                MUX2_X1   Rise  0.4470 0.0000 0.0330          0.944775                                                  | 
|    t1/i_0_1_67/Z                MUX2_X1   Rise  0.4890 0.0420 0.0090 0.62051  1.06234  1.68285           1       100                    | 
|    t1/out[5]                              Rise  0.4890 0.0000                                                                           | 
|    Register_inst3/in[5]                   Rise  0.4890 0.0000                                                                           | 
|    Register_inst3/out_reg[5]/D  DFF_X1    Rise  0.4890 0.0000 0.0090          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[5]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60            Rise  0.0360 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A   CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z   CLKBUF_X3 Rise  0.1120 0.0760 0.0490 26.4189  30.3889  56.8078           32      100      F    K        | 
|    Register_inst1/clk_CTSPP_23            Rise  0.1120 0.0000                                                                           | 
|    Register_inst3/clk_CTSPP_21            Rise  0.1120 0.0000                                                                           | 
|    Register_inst3/out_reg[5]/CK DFF_X1    Rise  0.1160 0.0040 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1160 0.1160 | 
| library hold check                        |  0.0200 0.1360 | 
| data required time                        |  0.1360        | 
|                                           |                | 
| data arrival time                         |  0.4890        | 
| data required time                        | -0.1360        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3540        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[6]/D 
  
 Path Start Point : Register_inst1/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000  0.0000 0.0000             0.175427 1.23817  1.4136            1       100      c    K        | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000  0.0000 0.0000                      1.40591                                     F             | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0350  0.0350 0.0180             7.65171  4.97392  12.6256           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60            Rise  0.0350  0.0000                                                                                       | 
|    Register_inst1/CTS_L2_c9/A   CLKBUF_X3 Rise  0.0350  0.0000 0.0180                      1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z   CLKBUF_X3 Rise  0.1080  0.0730 0.0470             26.4189  27.4061  53.825            32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    Register_inst1/out_reg[0]/CK DFF_X1    Rise  0.1120  0.0040 0.0470                      0.949653                                    F             | 
|    Register_inst1/out_reg[0]/Q  DFF_X1    Rise  0.2220  0.1100 0.0190             0.942195 6.02187  6.96407           3       100      F             | 
|    Register_inst1/out[0]                  Rise  0.2220  0.0000                                                                                       | 
|    t1/a[0]                                Rise  0.2220  0.0000                                                                                       | 
|    t1/i_4_0_1/A                 INV_X2    Rise  0.2220  0.0000 0.0190                      3.25089                                                   | 
|    t1/i_4_0_1/ZN                INV_X2    Fall  0.2810  0.0590 0.0430             27.7317  51.5068  79.2385           32      100                    | 
|    t1/i_4_0_198/A2              NOR2_X1   Fall  0.2880  0.0070 0.0440                      1.56385                                                   | 
|    t1/i_4_0_198/ZN              NOR2_X1   Rise  0.3510  0.0630 0.0350             0.719496 5.11488  5.83438           3       100                    | 
|    t1/genblk1_3_p2/c[0]                   Rise  0.3510  0.0000                                                                                       | 
|    t1/genblk1_3_p2/fa1/cin                Rise  0.3510  0.0000                                                                                       | 
|    t1/genblk1_3_p2/fa1/i_0_4/A1 NAND2_X1  Rise  0.3510  0.0000 0.0350                      1.59903                                                   | 
|    t1/genblk1_3_p2/fa1/i_0_4/ZN NAND2_X1  Fall  0.3690  0.0180 0.0080             0.381226 1.5292   1.91042           1       100                    | 
|    t1/genblk1_3_p2/fa1/i_0_0/A1 NAND2_X1  Fall  0.3690  0.0000 0.0080                      1.5292                                                    | 
|    t1/genblk1_3_p2/fa1/i_0_0/ZN NAND2_X1  Rise  0.3890  0.0200 0.0140             0.5079   3.64443  4.15233           2       100                    | 
|    t1/genblk1_3_p2/fa1/cout               Rise  0.3890  0.0000                                                                                       | 
|    t1/genblk1_3_p2/c1[1]                  Rise  0.3890  0.0000                                                                                       | 
|    t1/genblk1_4_p2/b[1]                   Rise  0.3890  0.0000                                                                                       | 
|    t1/genblk1_4_p2/fa1/y                  Rise  0.3890  0.0000                                                                                       | 
|    t1/genblk1_4_p2/fa1/i_0_2/A  XNOR2_X1  Rise  0.3890  0.0000 0.0140                      2.23275                                                   | 
|    t1/genblk1_4_p2/fa1/i_0_2/ZN XNOR2_X1  Fall  0.4080  0.0190 0.0110             0.417019 3.05606  3.47308           2       100                    | 
|    t1/genblk1_4_p2/fa1/sum                Fall  0.4080  0.0000                                                                                       | 
|    t1/genblk1_4_p2/s1[1]                  Fall  0.4080  0.0000                                                                                       | 
|    t1/genblk1_5_p2/a[1]                   Fall  0.4080  0.0000                                                                                       | 
|    t1/genblk1_5_p2/ha1/x                  Fall  0.4080  0.0000                                                                                       | 
|    t1/genblk1_5_p2/ha1/i_0_0/A  XOR2_X1   Fall  0.4080  0.0000 0.0110                      2.18123                                                   | 
|    t1/genblk1_5_p2/ha1/i_0_0/Z  XOR2_X1   Rise  0.4500  0.0420 0.0320             0.67836  3.84199  4.52035           3       100                    | 
|    t1/genblk1_5_p2/ha1/sum                Rise  0.4500  0.0000                                                                                       | 
|    t1/genblk1_5_p2/s1[0]                  Rise  0.4500  0.0000                                                                                       | 
|    t1/i_0_1_68/B                MUX2_X1   Rise  0.4500  0.0000 0.0320                      0.944775                                                  | 
|    t1/i_0_1_68/Z                MUX2_X1   Rise  0.4930  0.0430 0.0090             0.859402 1.06234  1.92174           1       100                    | 
|    t1/out[6]                              Rise  0.4930  0.0000                                                                                       | 
|    Register_inst3/in[6]                   Rise  0.4930  0.0000                                                                                       | 
|    Register_inst3/out_reg[6]/D  DFF_X1    Rise  0.4920 -0.0010 0.0090    -0.0010           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[6]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60            Rise  0.0360 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A   CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z   CLKBUF_X3 Rise  0.1120 0.0760 0.0490 26.4189  30.3889  56.8078           32      100      F    K        | 
|    Register_inst1/clk_CTSPP_23            Rise  0.1120 0.0000                                                                           | 
|    Register_inst3/clk_CTSPP_21            Rise  0.1120 0.0000                                                                           | 
|    Register_inst3/out_reg[6]/CK DFF_X1    Rise  0.1160 0.0040 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1160 0.1160 | 
| library hold check                        |  0.0200 0.1360 | 
| data required time                        |  0.1360        | 
|                                           |                | 
| data arrival time                         |  0.4920        | 
| data required time                        | -0.1360        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3570        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[56]/D 
  
 Path Start Point : Register_inst1/out_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[56] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.175427 1.23817  1.4136            1       100      c    K        | 
|    CTS_L1_c1_c45/A                CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z                CLKBUF_X2 Rise  0.0350 0.0350 0.0180 7.65171  4.97392  12.6256           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70              Rise  0.0350 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c14/A    CLKBUF_X3 Rise  0.0350 0.0000 0.0180          1.42116                                     F             | 
|    Register_inst2/CTS_L2_c14/Z    CLKBUF_X3 Rise  0.1110 0.0760 0.0480 25.032   31.6883  56.7203           37      100      F    K        | 
|    Register_inst2/clk_CTSPP_48              Rise  0.1110 0.0000                                                                           | 
|    Register_inst1/clk_CTSPP_52              Rise  0.1110 0.0000                                                                           | 
| Data Path:                                                                                                                                | 
|    Register_inst1/out_reg[24]/CK  DFF_X1    Rise  0.1140 0.0030 0.0480          0.949653                                    F             | 
|    Register_inst1/out_reg[24]/Q   DFF_X1    Fall  0.2120 0.0980 0.0090 1.60335  3.07856  4.68191           2       100      F             | 
|    Register_inst1/out[24]                   Fall  0.2120 0.0000                                                                           | 
|    t1/a[24]                                 Fall  0.2120 0.0000                                                                           | 
|    t1/i_0_1_139/A1                NAND2_X1  Fall  0.2120 0.0000 0.0090          1.5292                                                    | 
|    t1/i_0_1_139/ZN                NAND2_X1  Rise  0.2310 0.0190 0.0120 0.209487 3.14281  3.35229           1       100                    | 
|    t1/i_0_1_138/A2                NAND2_X2  Rise  0.2310 0.0000 0.0120          3.45099                                                   | 
|    t1/i_0_1_138/ZN                NAND2_X2  Fall  0.2540 0.0230 0.0130 0.263836 10.8     11.0638           1       100                    | 
|    t1/i_4_0_49/A                  INV_X8    Fall  0.2540 0.0000 0.0130          10.8                                                      | 
|    t1/i_4_0_49/ZN                 INV_X8    Rise  0.2880 0.0340 0.0230 20.9388  51.5068  72.4456           32      100                    | 
|    t1/i_4_0_1080/A1               NOR2_X1   Rise  0.3000 0.0120 0.0260          1.71447                                                   | 
|    t1/i_4_0_1080/ZN               NOR2_X1   Fall  0.3190 0.0190 0.0120 0.671618 5.11488  5.7865            3       100                    | 
|    t1/genblk1_29_p2/c[24]                   Fall  0.3190 0.0000                                                                           | 
|    t1/genblk1_29_p2/fa25/cin                Fall  0.3190 0.0000                                                                           | 
|    t1/genblk1_29_p2/fa25/i_0_4/A1 NAND2_X1  Fall  0.3190 0.0000 0.0120          1.5292                                                    | 
|    t1/genblk1_29_p2/fa25/i_0_4/ZN NAND2_X1  Rise  0.3360 0.0170 0.0100 0.514106 1.5292   2.0433            1       100                    | 
|    t1/genblk1_29_p2/fa25/i_0_0/A1 NAND2_X1  Rise  0.3360 0.0000 0.0100          1.59903                                                   | 
|    t1/genblk1_29_p2/fa25/i_0_0/ZN NAND2_X1  Fall  0.3510 0.0150 0.0090 0.432861 2.39772  2.83058           2       100                    | 
|    t1/genblk1_29_p2/fa25/cout               Fall  0.3510 0.0000                                                                           | 
|    t1/genblk1_29_p2/c1[25]                  Fall  0.3510 0.0000                                                                           | 
|    t1/final/b[25]                           Fall  0.3510 0.0000                                                                           | 
|    t1/final/i_0/b[25]                       Fall  0.3510 0.0000                                                                           | 
|    t1/final/i_0/i_209/A2          NAND2_X1  Fall  0.3510 0.0000 0.0090          1.50228                                                   | 
|    t1/final/i_0/i_209/ZN          NAND2_X1  Rise  0.3800 0.0290 0.0200 1.48056  5.35719  6.83775           4       100                    | 
|    t1/final/i_0/i_33/A2           NAND2_X1  Rise  0.3800 0.0000 0.0200          1.6642                                                    | 
|    t1/final/i_0/i_33/ZN           NAND2_X1  Fall  0.3990 0.0190 0.0090 0.470153 2.36817  2.83832           1       100                    | 
|    t1/final/i_0/i_32/B            XNOR2_X1  Fall  0.3990 0.0000 0.0090          2.36817                                                   | 
|    t1/final/i_0/i_32/ZN           XNOR2_X1  Rise  0.4560 0.0570 0.0240 1.11788  5.51519  6.63307           4       100                    | 
|    t1/final/i_0/p_0[25]                     Rise  0.4560 0.0000                                                                           | 
|    t1/final/sum[25]                         Rise  0.4560 0.0000                                                                           | 
|    t1/i_0_1_118/B                 MUX2_X1   Rise  0.4560 0.0000 0.0240          0.944775                                                  | 
|    t1/i_0_1_118/Z                 MUX2_X1   Rise  0.4950 0.0390 0.0080 0.300125 1.06234  1.36247           1       100                    | 
|    t1/out[56]                               Rise  0.4950 0.0000                                                                           | 
|    Register_inst3/in[56]                    Rise  0.4950 0.0000                                                                           | 
|    Register_inst3/out_reg[56]/D   DFF_X1    Rise  0.4950 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[56]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190             7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70             Rise  0.0360 0.0000                                                                                       | 
|    Register_inst2/CTS_L2_c28/A   CLKBUF_X2 Rise  0.0360 0.0000 0.0190                      1.40591                                     F             | 
|    Register_inst2/CTS_L2_c28/Z   CLKBUF_X2 Rise  0.1150 0.0790 0.0540             13.3578  30.3889  43.7467           32      100      F    K        | 
|    Register_inst2/clk_CTSPP_61             Rise  0.1150 0.0000                                                                                       | 
|    Register_inst3/clk_CTSPP_62             Rise  0.1150 0.0000                                                                                       | 
|    Register_inst3/out_reg[56]/CK DFF_X1    Rise  0.1180 0.0030 0.0540    0.0020            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1180 0.1180 | 
| library hold check                        |  0.0200 0.1380 | 
| data required time                        |  0.1380        | 
|                                           |                | 
| data arrival time                         |  0.4950        | 
| data required time                        | -0.1380        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3580        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[7]/D 
  
 Path Start Point : Register_inst1/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000  0.0000 0.0000             0.175427 1.23817  1.4136            1       100      c    K        | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000  0.0000 0.0000                      1.40591                                     F             | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0350  0.0350 0.0180             7.65171  4.97392  12.6256           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60            Rise  0.0350  0.0000                                                                                       | 
|    Register_inst1/CTS_L2_c9/A   CLKBUF_X3 Rise  0.0350  0.0000 0.0180                      1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z   CLKBUF_X3 Rise  0.1080  0.0730 0.0470             26.4189  27.4061  53.825            32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    Register_inst1/out_reg[0]/CK DFF_X1    Rise  0.1120  0.0040 0.0470                      0.949653                                    F             | 
|    Register_inst1/out_reg[0]/Q  DFF_X1    Rise  0.2220  0.1100 0.0190             0.942195 6.02187  6.96407           3       100      F             | 
|    Register_inst1/out[0]                  Rise  0.2220  0.0000                                                                                       | 
|    t1/a[0]                                Rise  0.2220  0.0000                                                                                       | 
|    t1/i_4_0_1/A                 INV_X2    Rise  0.2220  0.0000 0.0190                      3.25089                                                   | 
|    t1/i_4_0_1/ZN                INV_X2    Fall  0.2810  0.0590 0.0430             27.7317  51.5068  79.2385           32      100                    | 
|    t1/i_4_0_231/A2              NOR2_X1   Fall  0.2880  0.0070 0.0440                      1.56385                                                   | 
|    t1/i_4_0_231/ZN              NOR2_X1   Rise  0.3520  0.0640 0.0360             0.875854 5.11488  5.99074           3       100                    | 
|    t1/genblk1_4_p2/c[0]                   Rise  0.3520  0.0000                                                                                       | 
|    t1/genblk1_4_p2/fa1/cin                Rise  0.3520  0.0000                                                                                       | 
|    t1/genblk1_4_p2/fa1/i_0_4/A1 NAND2_X1  Rise  0.3520  0.0000 0.0360                      1.59903                                                   | 
|    t1/genblk1_4_p2/fa1/i_0_4/ZN NAND2_X1  Fall  0.3700  0.0180 0.0080             0.241384 1.5292   1.77058           1       100                    | 
|    t1/genblk1_4_p2/fa1/i_0_0/A1 NAND2_X1  Fall  0.3700  0.0000 0.0080                      1.5292                                                    | 
|    t1/genblk1_4_p2/fa1/i_0_0/ZN NAND2_X1  Rise  0.3910  0.0210 0.0140             0.764117 3.64443  4.40855           2       100                    | 
|    t1/genblk1_4_p2/fa1/cout               Rise  0.3910  0.0000                                                                                       | 
|    t1/genblk1_4_p2/c1[1]                  Rise  0.3910  0.0000                                                                                       | 
|    t1/genblk1_5_p2/b[1]                   Rise  0.3910  0.0000                                                                                       | 
|    t1/genblk1_5_p2/fa1/y                  Rise  0.3910  0.0000                                                                                       | 
|    t1/genblk1_5_p2/fa1/i_0_2/A  XNOR2_X1  Rise  0.3910  0.0000 0.0140                      2.23275                                                   | 
|    t1/genblk1_5_p2/fa1/i_0_2/ZN XNOR2_X1  Fall  0.4110  0.0200 0.0110             0.593131 3.05606  3.64919           2       100                    | 
|    t1/genblk1_5_p2/fa1/sum                Fall  0.4110  0.0000                                                                                       | 
|    t1/genblk1_5_p2/s1[1]                  Fall  0.4110  0.0000                                                                                       | 
|    t1/genblk1_6_p2/a[1]                   Fall  0.4110  0.0000                                                                                       | 
|    t1/genblk1_6_p2/ha1/x                  Fall  0.4110  0.0000                                                                                       | 
|    t1/genblk1_6_p2/ha1/i_0_0/A  XOR2_X1   Fall  0.4110  0.0000 0.0110                      2.18123                                                   | 
|    t1/genblk1_6_p2/ha1/i_0_0/Z  XOR2_X1   Rise  0.4520  0.0410 0.0320             0.651869 3.84199  4.49386           3       100                    | 
|    t1/genblk1_6_p2/ha1/sum                Rise  0.4520  0.0000                                                                                       | 
|    t1/genblk1_6_p2/s1[0]                  Rise  0.4520  0.0000                                                                                       | 
|    t1/i_0_1_69/B                MUX2_X1   Rise  0.4520  0.0000 0.0320                      0.944775                                                  | 
|    t1/i_0_1_69/Z                MUX2_X1   Rise  0.4950  0.0430 0.0090             0.863558 1.06234  1.9259            1       100                    | 
|    t1/out[7]                              Rise  0.4950  0.0000                                                                                       | 
|    Register_inst3/in[7]                   Rise  0.4950  0.0000                                                                                       | 
|    Register_inst3/out_reg[7]/D  DFF_X1    Rise  0.4940 -0.0010 0.0090    -0.0010           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[7]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60            Rise  0.0360 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A   CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z   CLKBUF_X3 Rise  0.1120 0.0760 0.0490 26.4189  30.3889  56.8078           32      100      F    K        | 
|    Register_inst1/clk_CTSPP_23            Rise  0.1120 0.0000                                                                           | 
|    Register_inst3/clk_CTSPP_21            Rise  0.1120 0.0000                                                                           | 
|    Register_inst3/out_reg[7]/CK DFF_X1    Rise  0.1160 0.0040 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1160 0.1160 | 
| library hold check                        |  0.0200 0.1360 | 
| data required time                        |  0.1360        | 
|                                           |                | 
| data arrival time                         |  0.4940        | 
| data required time                        | -0.1360        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3590        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[31]/D 
  
 Path Start Point : Register_inst1/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.175427 1.23817  1.4136            1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0350 0.0350 0.0180 7.65171  4.97392  12.6256           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60             Rise  0.0350 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A    CLKBUF_X3 Rise  0.0350 0.0000 0.0180          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z    CLKBUF_X3 Rise  0.1080 0.0730 0.0470 26.4189  27.4061  53.825            32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    Register_inst1/out_reg[0]/CK  DFF_X1    Rise  0.1120 0.0040 0.0470          0.949653                                    F             | 
|    Register_inst1/out_reg[0]/Q   DFF_X1    Rise  0.2220 0.1100 0.0190 0.942195 6.02187  6.96407           3       100      F             | 
|    Register_inst1/out[0]                   Rise  0.2220 0.0000                                                                           | 
|    t1/a[0]                                 Rise  0.2220 0.0000                                                                           | 
|    t1/i_4_0_1/A                  INV_X2    Rise  0.2220 0.0000 0.0190          3.25089                                                   | 
|    t1/i_4_0_1/ZN                 INV_X2    Fall  0.2810 0.0590 0.0430 27.7317  51.5068  79.2385           32      100                    | 
|    t1/i_4_0_1056/A1              NOR2_X1   Fall  0.3030 0.0220 0.0490          1.41309                                                   | 
|    t1/i_4_0_1056/ZN              NOR2_X1   Rise  0.3630 0.0600 0.0330 0.751488 4.47605  5.22754           3       100                    | 
|    t1/genblk1_29_p2/c[0]                   Rise  0.3630 0.0000                                                                           | 
|    t1/genblk1_29_p2/fa1/cin                Rise  0.3630 0.0000                                                                           | 
|    t1/genblk1_29_p2/fa1/i_0_6/B2 AOI21_X1  Rise  0.3630 0.0000 0.0330          1.67685                                                   | 
|    t1/genblk1_29_p2/fa1/i_0_6/ZN AOI21_X1  Fall  0.3870 0.0240 0.0080 0.42748  2.94229  3.36977           2       100                    | 
|    t1/genblk1_29_p2/fa1/i_0_5/A1 NAND2_X1  Fall  0.3870 0.0000 0.0080          1.5292                                                    | 
|    t1/genblk1_29_p2/fa1/i_0_5/ZN NAND2_X1  Rise  0.4010 0.0140 0.0080 0.274321 1.50228  1.7766            1       100                    | 
|    t1/genblk1_29_p2/fa1/i_0_1/A2 NAND2_X1  Rise  0.4010 0.0000 0.0080          1.6642                                                    | 
|    t1/genblk1_29_p2/fa1/i_0_1/ZN NAND2_X1  Fall  0.4230 0.0220 0.0140 0.463519 5.50635  5.96987           2       100                    | 
|    t1/genblk1_29_p2/fa1/sum                Fall  0.4230 0.0000                                                                           | 
|    t1/genblk1_29_p2/s1[1]                  Fall  0.4230 0.0000                                                                           | 
|    t1/final/a[0]                           Fall  0.4230 0.0000                                                                           | 
|    t1/final/i_0/a[0]                       Fall  0.4230 0.0000                                                                           | 
|    t1/final/i_0/i_217/B          XOR2_X1   Fall  0.4230 0.0000 0.0140          2.41145                                                   | 
|    t1/final/i_0/i_217/Z          XOR2_X1   Rise  0.4630 0.0400 0.0250 0.659079 2.44906  3.10814           2       100                    | 
|    t1/final/i_0/p_0[0]                     Rise  0.4630 0.0000                                                                           | 
|    t1/final/sum[0]                         Rise  0.4630 0.0000                                                                           | 
|    t1/i_0_1_93/B                 MUX2_X1   Rise  0.4630 0.0000 0.0250          0.944775                                                  | 
|    t1/i_0_1_93/Z                 MUX2_X1   Rise  0.5020 0.0390 0.0090 0.420146 1.06234  1.48249           1       100                    | 
|    t1/out[31]                              Rise  0.5020 0.0000                                                                           | 
|    Register_inst3/in[31]                   Rise  0.5020 0.0000                                                                           | 
|    Register_inst3/out_reg[31]/D  DFF_X1    Rise  0.5020 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[31]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190             7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst3/clk_CTSPP_72             Rise  0.0360 0.0000                                                                                       | 
|    Register_inst3/CTS_L2_c15/A   CLKBUF_X2 Rise  0.0360 0.0000 0.0190                      1.40591                                     F             | 
|    Register_inst3/CTS_L2_c15/Z   CLKBUF_X2 Rise  0.1170 0.0810 0.0580             20.485   25.6406  46.1256           27      100      F    K        | 
|    Register_inst3/out_reg[31]/CK DFF_X1    Rise  0.1240 0.0070 0.0580    0.0030            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1240 0.1240 | 
| library hold check                        |  0.0200 0.1440 | 
| data required time                        |  0.1440        | 
|                                           |                | 
| data arrival time                         |  0.5020        | 
| data required time                        | -0.1440        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3590        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[51]/D 
  
 Path Start Point : Register_inst1/out_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[51] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.175427 1.23817  1.4136            1       100      c    K        | 
|    CTS_L1_c1_c45/A                CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z                CLKBUF_X2 Rise  0.0350 0.0350 0.0180 7.65171  4.97392  12.6256           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70              Rise  0.0350 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c14/A    CLKBUF_X3 Rise  0.0350 0.0000 0.0180          1.42116                                     F             | 
|    Register_inst2/CTS_L2_c14/Z    CLKBUF_X3 Rise  0.1110 0.0760 0.0480 25.032   31.6883  56.7203           37      100      F    K        | 
|    Register_inst2/clk_CTSPP_48              Rise  0.1110 0.0000                                                                           | 
|    Register_inst1/clk_CTSPP_52              Rise  0.1110 0.0000                                                                           | 
| Data Path:                                                                                                                                | 
|    Register_inst1/out_reg[19]/CK  DFF_X1    Rise  0.1140 0.0030 0.0480          0.949653                                    F             | 
|    Register_inst1/out_reg[19]/Q   DFF_X1    Rise  0.2220 0.1080 0.0170 1.36157  4.55392  5.91549           3       100      F             | 
|    Register_inst1/out[19]                   Rise  0.2220 0.0000                                                                           | 
|    t1/a[19]                                 Rise  0.2220 0.0000                                                                           | 
|    t1/i_0_1_123/A2                NAND2_X1  Rise  0.2220 0.0000 0.0170          1.6642                                                    | 
|    t1/i_0_1_123/ZN                NAND2_X1  Fall  0.2380 0.0160 0.0070 0.374426 1.5292   1.90362           1       100                    | 
|    t1/i_0_1_122/A1                NAND2_X1  Fall  0.2380 0.0000 0.0070          1.5292                                                    | 
|    t1/i_0_1_122/ZN                NAND2_X1  Rise  0.2620 0.0240 0.0180 0.276556 5.70005  5.97661           1       100                    | 
|    t1/i_4_0_39/A                  INV_X4    Rise  0.2620 0.0000 0.0180          6.25843                                                   | 
|    t1/i_4_0_39/ZN                 INV_X4    Fall  0.2930 0.0310 0.0190 15.6856  51.5068  67.1923           32      100                    | 
|    t1/i_4_0_1075/A1               NOR2_X1   Fall  0.3060 0.0130 0.0240          1.41309                                                   | 
|    t1/i_4_0_1075/ZN               NOR2_X1   Rise  0.3580 0.0520 0.0360 0.873086 5.11488  5.98797           3       100                    | 
|    t1/genblk1_29_p2/c[19]                   Rise  0.3580 0.0000                                                                           | 
|    t1/genblk1_29_p2/fa20/cin                Rise  0.3580 0.0000                                                                           | 
|    t1/genblk1_29_p2/fa20/i_0_4/A1 NAND2_X1  Rise  0.3580 0.0000 0.0360          1.59903                                                   | 
|    t1/genblk1_29_p2/fa20/i_0_4/ZN NAND2_X1  Fall  0.3770 0.0190 0.0080 0.417348 1.5292   1.94654           1       100                    | 
|    t1/genblk1_29_p2/fa20/i_0_0/A1 NAND2_X1  Fall  0.3770 0.0000 0.0080          1.5292                                                    | 
|    t1/genblk1_29_p2/fa20/i_0_0/ZN NAND2_X1  Rise  0.4000 0.0230 0.0160 0.747236 4.62445  5.37168           3       100                    | 
|    t1/genblk1_29_p2/fa20/cout               Rise  0.4000 0.0000                                                                           | 
|    t1/genblk1_29_p2/c1[20]                  Rise  0.4000 0.0000                                                                           | 
|    t1/final/b[20]                           Rise  0.4000 0.0000                                                                           | 
|    t1/final/i_0/b[20]                       Rise  0.4000 0.0000                                                                           | 
|    t1/final/i_0/i_142/B2          OAI21_X1  Rise  0.4000 0.0000 0.0160          1.57189                                                   | 
|    t1/final/i_0/i_142/ZN          OAI21_X1  Fall  0.4210 0.0210 0.0090 0.453147 2.18123  2.63438           1       100                    | 
|    t1/final/i_0/i_27/A            XOR2_X1   Fall  0.4210 0.0000 0.0090          2.18123                                                   | 
|    t1/final/i_0/i_27/Z            XOR2_X1   Rise  0.4570 0.0360 0.0280 1.19902  2.44906  3.64808           2       100                    | 
|    t1/final/i_0/p_0[20]                     Rise  0.4570 0.0000                                                                           | 
|    t1/final/sum[20]                         Rise  0.4570 0.0000                                                                           | 
|    t1/i_0_1_113/B                 MUX2_X1   Rise  0.4570 0.0000 0.0280          0.944775                                                  | 
|    t1/i_0_1_113/Z                 MUX2_X1   Rise  0.4970 0.0400 0.0080 0.238502 1.06234  1.30084           1       100                    | 
|    t1/out[51]                               Rise  0.4970 0.0000                                                                           | 
|    Register_inst3/in[51]                    Rise  0.4970 0.0000                                                                           | 
|    Register_inst3/out_reg[51]/D   DFF_X1    Rise  0.4970 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[51]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190             7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70             Rise  0.0360 0.0000                                                                                       | 
|    Register_inst2/CTS_L2_c28/A   CLKBUF_X2 Rise  0.0360 0.0000 0.0190                      1.40591                                     F             | 
|    Register_inst2/CTS_L2_c28/Z   CLKBUF_X2 Rise  0.1150 0.0790 0.0540             13.3578  30.3889  43.7467           32      100      F    K        | 
|    Register_inst2/clk_CTSPP_61             Rise  0.1150 0.0000                                                                                       | 
|    Register_inst3/clk_CTSPP_62             Rise  0.1150 0.0000                                                                                       | 
|    Register_inst3/out_reg[51]/CK DFF_X1    Rise  0.1180 0.0030 0.0540    0.0020            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1180 0.1180 | 
| library hold check                        |  0.0200 0.1380 | 
| data required time                        |  0.1380        | 
|                                           |                | 
| data arrival time                         |  0.4970        | 
| data required time                        | -0.1380        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3600        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[26]/D 
  
 Path Start Point : Register_inst1/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.175427 1.23817  1.4136            1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0350 0.0350 0.0180 7.65171  4.97392  12.6256           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60             Rise  0.0350 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A    CLKBUF_X3 Rise  0.0350 0.0000 0.0180          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z    CLKBUF_X3 Rise  0.1080 0.0730 0.0470 26.4189  27.4061  53.825            32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    Register_inst1/out_reg[0]/CK  DFF_X1    Rise  0.1120 0.0040 0.0470          0.949653                                    F             | 
|    Register_inst1/out_reg[0]/Q   DFF_X1    Rise  0.2220 0.1100 0.0190 0.942195 6.02187  6.96407           3       100      F             | 
|    Register_inst1/out[0]                   Rise  0.2220 0.0000                                                                           | 
|    t1/a[0]                                 Rise  0.2220 0.0000                                                                           | 
|    t1/i_4_0_1/A                  INV_X2    Rise  0.2220 0.0000 0.0190          3.25089                                                   | 
|    t1/i_4_0_1/ZN                 INV_X2    Fall  0.2810 0.0590 0.0430 27.7317  51.5068  79.2385           32      100                    | 
|    t1/i_4_0_858/A2               NOR2_X1   Fall  0.3020 0.0210 0.0490          1.56385                                                   | 
|    t1/i_4_0_858/ZN               NOR2_X1   Rise  0.3660 0.0640 0.0360 0.601449 5.11488  5.71633           3       100                    | 
|    t1/genblk1_23_p2/c[0]                   Rise  0.3660 0.0000                                                                           | 
|    t1/genblk1_23_p2/fa1/cin                Rise  0.3660 0.0000                                                                           | 
|    t1/genblk1_23_p2/fa1/i_0_4/A1 NAND2_X1  Rise  0.3660 0.0000 0.0360          1.59903                                                   | 
|    t1/genblk1_23_p2/fa1/i_0_4/ZN NAND2_X1  Fall  0.3840 0.0180 0.0080 0.221496 1.5292   1.75069           1       100                    | 
|    t1/genblk1_23_p2/fa1/i_0_0/A1 NAND2_X1  Fall  0.3840 0.0000 0.0080          1.5292                                                    | 
|    t1/genblk1_23_p2/fa1/i_0_0/ZN NAND2_X1  Rise  0.4040 0.0200 0.0130 0.452987 3.64443  4.09741           2       100                    | 
|    t1/genblk1_23_p2/fa1/cout               Rise  0.4040 0.0000                                                                           | 
|    t1/genblk1_23_p2/c1[1]                  Rise  0.4040 0.0000                                                                           | 
|    t1/genblk1_24_p2/b[1]                   Rise  0.4040 0.0000                                                                           | 
|    t1/genblk1_24_p2/fa1/y                  Rise  0.4040 0.0000                                                                           | 
|    t1/genblk1_24_p2/fa1/i_0_2/A  XNOR2_X1  Rise  0.4040 0.0000 0.0130          2.23275                                                   | 
|    t1/genblk1_24_p2/fa1/i_0_2/ZN XNOR2_X1  Fall  0.4230 0.0190 0.0110 0.417016 3.05606  3.47308           2       100                    | 
|    t1/genblk1_24_p2/fa1/sum                Fall  0.4230 0.0000                                                                           | 
|    t1/genblk1_24_p2/s1[1]                  Fall  0.4230 0.0000                                                                           | 
|    t1/genblk1_25_p2/a[1]                   Fall  0.4230 0.0000                                                                           | 
|    t1/genblk1_25_p2/ha1/x                  Fall  0.4230 0.0000                                                                           | 
|    t1/genblk1_25_p2/ha1/i_0_0/A  XOR2_X1   Fall  0.4230 0.0000 0.0110          2.18123                                                   | 
|    t1/genblk1_25_p2/ha1/i_0_0/Z  XOR2_X1   Rise  0.4630 0.0400 0.0300 0.981289 3.22128  4.20257           3       100                    | 
|    t1/genblk1_25_p2/ha1/sum                Rise  0.4630 0.0000                                                                           | 
|    t1/genblk1_25_p2/s1[0]                  Rise  0.4630 0.0000                                                                           | 
|    t1/i_0_1_88/B                 MUX2_X1   Rise  0.4630 0.0000 0.0300          0.944775                                                  | 
|    t1/i_0_1_88/Z                 MUX2_X1   Rise  0.5040 0.0410 0.0090 0.423369 1.06234  1.48571           1       100                    | 
|    t1/out[26]                              Rise  0.5040 0.0000                                                                           | 
|    Register_inst3/in[26]                   Rise  0.5040 0.0000                                                                           | 
|    Register_inst3/out_reg[26]/D  DFF_X1    Rise  0.5040 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[26]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190             7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst3/clk_CTSPP_72             Rise  0.0360 0.0000                                                                                       | 
|    Register_inst3/CTS_L2_c15/A   CLKBUF_X2 Rise  0.0360 0.0000 0.0190                      1.40591                                     F             | 
|    Register_inst3/CTS_L2_c15/Z   CLKBUF_X2 Rise  0.1170 0.0810 0.0580             20.485   25.6406  46.1256           27      100      F    K        | 
|    Register_inst3/out_reg[26]/CK DFF_X1    Rise  0.1250 0.0080 0.0580    0.0030            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1250 0.1250 | 
| library hold check                        |  0.0200 0.1450 | 
| data required time                        |  0.1450        | 
|                                           |                | 
| data arrival time                         |  0.5040        | 
| data required time                        | -0.1450        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3600        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[23]/D 
  
 Path Start Point : Register_inst1/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.175427 1.23817  1.4136            1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0350 0.0350 0.0180 7.65171  4.97392  12.6256           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60             Rise  0.0350 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A    CLKBUF_X3 Rise  0.0350 0.0000 0.0180          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z    CLKBUF_X3 Rise  0.1080 0.0730 0.0470 26.4189  27.4061  53.825            32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    Register_inst1/out_reg[0]/CK  DFF_X1    Rise  0.1120 0.0040 0.0470          0.949653                                    F             | 
|    Register_inst1/out_reg[0]/Q   DFF_X1    Rise  0.2220 0.1100 0.0190 0.942195 6.02187  6.96407           3       100      F             | 
|    Register_inst1/out[0]                   Rise  0.2220 0.0000                                                                           | 
|    t1/a[0]                                 Rise  0.2220 0.0000                                                                           | 
|    t1/i_4_0_1/A                  INV_X2    Rise  0.2220 0.0000 0.0190          3.25089                                                   | 
|    t1/i_4_0_1/ZN                 INV_X2    Fall  0.2810 0.0590 0.0430 27.7317  51.5068  79.2385           32      100                    | 
|    t1/i_4_0_759/A2               NOR2_X1   Fall  0.3010 0.0200 0.0480          1.56385                                                   | 
|    t1/i_4_0_759/ZN               NOR2_X1   Rise  0.3660 0.0650 0.0370 0.674656 5.35719  6.03185           3       100                    | 
|    t1/genblk1_20_p2/c[0]                   Rise  0.3660 0.0000                                                                           | 
|    t1/genblk1_20_p2/fa1/cin                Rise  0.3660 0.0000                                                                           | 
|    t1/genblk1_20_p2/fa1/i_0_4/A1 NAND2_X1  Rise  0.3660 0.0000 0.0370          1.59903                                                   | 
|    t1/genblk1_20_p2/fa1/i_0_4/ZN NAND2_X1  Fall  0.3850 0.0190 0.0080 0.367574 1.5292   1.89677           1       100                    | 
|    t1/genblk1_20_p2/fa1/i_0_0/A1 NAND2_X1  Fall  0.3850 0.0000 0.0080          1.5292                                                    | 
|    t1/genblk1_20_p2/fa1/i_0_0/ZN NAND2_X1  Rise  0.4050 0.0200 0.0140 0.68203  3.64443  4.32646           2       100                    | 
|    t1/genblk1_20_p2/fa1/cout               Rise  0.4050 0.0000                                                                           | 
|    t1/genblk1_20_p2/c1[1]                  Rise  0.4050 0.0000                                                                           | 
|    t1/genblk1_21_p2/b[1]                   Rise  0.4050 0.0000                                                                           | 
|    t1/genblk1_21_p2/fa1/y                  Rise  0.4050 0.0000                                                                           | 
|    t1/genblk1_21_p2/fa1/i_0_2/A  XNOR2_X1  Rise  0.4050 0.0000 0.0140          2.23275                                                   | 
|    t1/genblk1_21_p2/fa1/i_0_2/ZN XNOR2_X1  Fall  0.4250 0.0200 0.0110 0.642034 3.05606  3.6981            2       100                    | 
|    t1/genblk1_21_p2/fa1/sum                Fall  0.4250 0.0000                                                                           | 
|    t1/genblk1_21_p2/s1[1]                  Fall  0.4250 0.0000                                                                           | 
|    t1/genblk1_22_p2/a[1]                   Fall  0.4250 0.0000                                                                           | 
|    t1/genblk1_22_p2/ha1/x                  Fall  0.4250 0.0000                                                                           | 
|    t1/genblk1_22_p2/ha1/i_0_0/A  XOR2_X1   Fall  0.4250 0.0000 0.0110          2.18123                                                   | 
|    t1/genblk1_22_p2/ha1/i_0_0/Z  XOR2_X1   Rise  0.4640 0.0390 0.0290 0.709671 3.22128  3.93095           3       100                    | 
|    t1/genblk1_22_p2/ha1/sum                Rise  0.4640 0.0000                                                                           | 
|    t1/genblk1_22_p2/s1[0]                  Rise  0.4640 0.0000                                                                           | 
|    t1/i_0_1_85/B                 MUX2_X1   Rise  0.4640 0.0000 0.0290          0.944775                                                  | 
|    t1/i_0_1_85/Z                 MUX2_X1   Rise  0.5050 0.0410 0.0090 0.449034 1.06234  1.51138           1       100                    | 
|    t1/out[23]                              Rise  0.5050 0.0000                                                                           | 
|    Register_inst3/in[23]                   Rise  0.5050 0.0000                                                                           | 
|    Register_inst3/out_reg[23]/D  DFF_X1    Rise  0.5050 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[23]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190             7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst3/clk_CTSPP_72             Rise  0.0360 0.0000                                                                                       | 
|    Register_inst3/CTS_L2_c15/A   CLKBUF_X2 Rise  0.0360 0.0000 0.0190                      1.40591                                     F             | 
|    Register_inst3/CTS_L2_c15/Z   CLKBUF_X2 Rise  0.1170 0.0810 0.0580             20.485   25.6406  46.1256           27      100      F    K        | 
|    Register_inst3/out_reg[23]/CK DFF_X1    Rise  0.1260 0.0090 0.0580    0.0030            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1260 0.1260 | 
| library hold check                        |  0.0200 0.1460 | 
| data required time                        |  0.1460        | 
|                                           |                | 
| data arrival time                         |  0.5050        | 
| data required time                        | -0.1460        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3600        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[3]/D 
  
 Path Start Point : Register_inst1/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000  0.0000 0.0000             0.175427 1.23817  1.4136            1       100      c    K        | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000  0.0000 0.0000                      1.40591                                     F             | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0350  0.0350 0.0180             7.65171  4.97392  12.6256           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60            Rise  0.0350  0.0000                                                                                       | 
|    Register_inst1/CTS_L2_c9/A   CLKBUF_X3 Rise  0.0350  0.0000 0.0180                      1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z   CLKBUF_X3 Rise  0.1080  0.0730 0.0470             26.4189  27.4061  53.825            32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    Register_inst1/out_reg[0]/CK DFF_X1    Rise  0.1120  0.0040 0.0470                      0.949653                                    F             | 
|    Register_inst1/out_reg[0]/Q  DFF_X1    Rise  0.2220  0.1100 0.0190             0.942195 6.02187  6.96407           3       100      F             | 
|    Register_inst1/out[0]                  Rise  0.2220  0.0000                                                                                       | 
|    t1/a[0]                                Rise  0.2220  0.0000                                                                                       | 
|    t1/i_4_0_1/A                 INV_X2    Rise  0.2220  0.0000 0.0190                      3.25089                                                   | 
|    t1/i_4_0_1/ZN                INV_X2    Fall  0.2810  0.0590 0.0430             27.7317  51.5068  79.2385           32      100                    | 
|    t1/i_4_0_99/A2               NOR2_X1   Fall  0.2840  0.0030 0.0430                      1.56385                                                   | 
|    t1/i_4_0_99/ZN               NOR2_X1   Rise  0.3480  0.0640 0.0360             0.983465 5.11488  6.09835           3       100                    | 
|    t1/p1/c[0]                             Rise  0.3480  0.0000                                                                                       | 
|    t1/p1/fa1/cin                          Rise  0.3480  0.0000                                                                                       | 
|    t1/p1/fa1/i_0_4/A1           NAND2_X1  Rise  0.3480  0.0000 0.0360                      1.59903                                                   | 
|    t1/p1/fa1/i_0_4/ZN           NAND2_X1  Fall  0.3660  0.0180 0.0100             0.299376 1.5292   1.82857           1       100                    | 
|    t1/p1/fa1/i_0_0/A1           NAND2_X1  Fall  0.3660  0.0000 0.0100                      1.5292                                                    | 
|    t1/p1/fa1/i_0_0/ZN           NAND2_X1  Rise  0.3870  0.0210 0.0140             0.50793  3.64443  4.15236           2       100                    | 
|    t1/p1/fa1/cout                         Rise  0.3870  0.0000                                                                                       | 
|    t1/p1/c1[1]                            Rise  0.3870  0.0000                                                                                       | 
|    t1/genblk1_1_p2/b[1]                   Rise  0.3870  0.0000                                                                                       | 
|    t1/genblk1_1_p2/fa1/y                  Rise  0.3870  0.0000                                                                                       | 
|    t1/genblk1_1_p2/fa1/i_0_2/A  XNOR2_X1  Rise  0.3870  0.0000 0.0140                      2.23275                                                   | 
|    t1/genblk1_1_p2/fa1/i_0_2/ZN XNOR2_X1  Fall  0.4070  0.0200 0.0110             0.533742 3.05606  3.58981           2       100                    | 
|    t1/genblk1_1_p2/fa1/sum                Fall  0.4070  0.0000                                                                                       | 
|    t1/genblk1_1_p2/s1[1]                  Fall  0.4070  0.0000                                                                                       | 
|    t1/genblk1_2_p2/a[1]                   Fall  0.4070  0.0000                                                                                       | 
|    t1/genblk1_2_p2/ha1/x                  Fall  0.4070  0.0000                                                                                       | 
|    t1/genblk1_2_p2/ha1/i_0_0/A  XOR2_X1   Fall  0.4070  0.0000 0.0110                      2.18123                                                   | 
|    t1/genblk1_2_p2/ha1/i_0_0/Z  XOR2_X1   Rise  0.4490  0.0420 0.0330             0.849748 3.84199  4.69174           3       100                    | 
|    t1/genblk1_2_p2/ha1/sum                Rise  0.4490  0.0000                                                                                       | 
|    t1/genblk1_2_p2/s1[0]                  Rise  0.4490  0.0000                                                                                       | 
|    t1/i_0_1_65/B                MUX2_X1   Rise  0.4490  0.0000 0.0330                      0.944775                                                  | 
|    t1/i_0_1_65/Z                MUX2_X1   Rise  0.4960  0.0470 0.0120             2.12601  1.06234  3.18835           1       100                    | 
|    t1/out[3]                              Rise  0.4960  0.0000                                                                                       | 
|    Register_inst3/in[3]                   Rise  0.4960  0.0000                                                                                       | 
|    Register_inst3/out_reg[3]/D  DFF_X1    Rise  0.4950 -0.0010 0.0120    -0.0010           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[3]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60            Rise  0.0360 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A   CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z   CLKBUF_X3 Rise  0.1120 0.0760 0.0490 26.4189  30.3889  56.8078           32      100      F    K        | 
|    Register_inst1/clk_CTSPP_23            Rise  0.1120 0.0000                                                                           | 
|    Register_inst3/clk_CTSPP_21            Rise  0.1120 0.0000                                                                           | 
|    Register_inst3/out_reg[3]/CK DFF_X1    Rise  0.1150 0.0030 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1150 0.1150 | 
| library hold check                        |  0.0200 0.1350 | 
| data required time                        |  0.1350        | 
|                                           |                | 
| data arrival time                         |  0.4950        | 
| data required time                        | -0.1350        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3610        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[18]/D 
  
 Path Start Point : Register_inst1/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.175427 1.23817  1.4136            1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0350 0.0350 0.0180 7.65171  4.97392  12.6256           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60             Rise  0.0350 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A    CLKBUF_X3 Rise  0.0350 0.0000 0.0180          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z    CLKBUF_X3 Rise  0.1080 0.0730 0.0470 26.4189  27.4061  53.825            32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    Register_inst1/out_reg[0]/CK  DFF_X1    Rise  0.1120 0.0040 0.0470          0.949653                                    F             | 
|    Register_inst1/out_reg[0]/Q   DFF_X1    Rise  0.2220 0.1100 0.0190 0.942195 6.02187  6.96407           3       100      F             | 
|    Register_inst1/out[0]                   Rise  0.2220 0.0000                                                                           | 
|    t1/a[0]                                 Rise  0.2220 0.0000                                                                           | 
|    t1/i_4_0_1/A                  INV_X2    Rise  0.2220 0.0000 0.0190          3.25089                                                   | 
|    t1/i_4_0_1/ZN                 INV_X2    Fall  0.2810 0.0590 0.0430 27.7317  51.5068  79.2385           32      100                    | 
|    t1/i_4_0_594/A2               NOR2_X1   Fall  0.3000 0.0190 0.0480          1.56385                                                   | 
|    t1/i_4_0_594/ZN               NOR2_X1   Rise  0.3640 0.0640 0.0350 0.671365 5.11488  5.78625           3       100                    | 
|    t1/genblk1_15_p2/c[0]                   Rise  0.3640 0.0000                                                                           | 
|    t1/genblk1_15_p2/fa1/cin                Rise  0.3640 0.0000                                                                           | 
|    t1/genblk1_15_p2/fa1/i_0_4/A1 NAND2_X1  Rise  0.3640 0.0000 0.0350          1.59903                                                   | 
|    t1/genblk1_15_p2/fa1/i_0_4/ZN NAND2_X1  Fall  0.3820 0.0180 0.0080 0.200893 1.5292   1.73009           1       100                    | 
|    t1/genblk1_15_p2/fa1/i_0_0/A1 NAND2_X1  Fall  0.3820 0.0000 0.0080          1.5292                                                    | 
|    t1/genblk1_15_p2/fa1/i_0_0/ZN NAND2_X1  Rise  0.4030 0.0210 0.0150 1.02182  3.64443  4.66624           2       100                    | 
|    t1/genblk1_15_p2/fa1/cout               Rise  0.4030 0.0000                                                                           | 
|    t1/genblk1_15_p2/c1[1]                  Rise  0.4030 0.0000                                                                           | 
|    t1/genblk1_16_p2/b[1]                   Rise  0.4030 0.0000                                                                           | 
|    t1/genblk1_16_p2/fa1/y                  Rise  0.4030 0.0000                                                                           | 
|    t1/genblk1_16_p2/fa1/i_0_2/A  XNOR2_X1  Rise  0.4030 0.0000 0.0150          2.23275                                                   | 
|    t1/genblk1_16_p2/fa1/i_0_2/ZN XNOR2_X1  Fall  0.4230 0.0200 0.0110 0.590078 3.05606  3.64614           2       100                    | 
|    t1/genblk1_16_p2/fa1/sum                Fall  0.4230 0.0000                                                                           | 
|    t1/genblk1_16_p2/s1[1]                  Fall  0.4230 0.0000                                                                           | 
|    t1/genblk1_17_p2/a[1]                   Fall  0.4230 0.0000                                                                           | 
|    t1/genblk1_17_p2/ha1/x                  Fall  0.4230 0.0000                                                                           | 
|    t1/genblk1_17_p2/ha1/i_0_0/A  XOR2_X1   Fall  0.4230 0.0000 0.0110          2.18123                                                   | 
|    t1/genblk1_17_p2/ha1/i_0_0/Z  XOR2_X1   Rise  0.4650 0.0420 0.0320 0.769642 3.84199  4.61163           3       100                    | 
|    t1/genblk1_17_p2/ha1/sum                Rise  0.4650 0.0000                                                                           | 
|    t1/genblk1_17_p2/s1[0]                  Rise  0.4650 0.0000                                                                           | 
|    t1/i_0_1_80/B                 MUX2_X1   Rise  0.4650 0.0000 0.0320          0.944775                                                  | 
|    t1/i_0_1_80/Z                 MUX2_X1   Rise  0.5060 0.0410 0.0080 0.241609 1.06234  1.30395           1       100                    | 
|    t1/out[18]                              Rise  0.5060 0.0000                                                                           | 
|    Register_inst3/in[18]                   Rise  0.5060 0.0000                                                                           | 
|    Register_inst3/out_reg[18]/D  DFF_X1    Rise  0.5060 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[18]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190             7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst3/clk_CTSPP_72             Rise  0.0360 0.0000                                                                                       | 
|    Register_inst3/CTS_L2_c15/A   CLKBUF_X2 Rise  0.0360 0.0000 0.0190                      1.40591                                     F             | 
|    Register_inst3/CTS_L2_c15/Z   CLKBUF_X2 Rise  0.1170 0.0810 0.0580             20.485   25.6406  46.1256           27      100      F    K        | 
|    Register_inst3/out_reg[18]/CK DFF_X1    Rise  0.1260 0.0090 0.0580    0.0030            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1260 0.1260 | 
| library hold check                        |  0.0200 0.1460 | 
| data required time                        |  0.1460        | 
|                                           |                | 
| data arrival time                         |  0.5060        | 
| data required time                        | -0.1460        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3610        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[20]/D 
  
 Path Start Point : Register_inst1/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.175427 1.23817  1.4136            1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0350 0.0350 0.0180 7.65171  4.97392  12.6256           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60             Rise  0.0350 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A    CLKBUF_X3 Rise  0.0350 0.0000 0.0180          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z    CLKBUF_X3 Rise  0.1080 0.0730 0.0470 26.4189  27.4061  53.825            32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    Register_inst1/out_reg[0]/CK  DFF_X1    Rise  0.1120 0.0040 0.0470          0.949653                                    F             | 
|    Register_inst1/out_reg[0]/Q   DFF_X1    Rise  0.2220 0.1100 0.0190 0.942195 6.02187  6.96407           3       100      F             | 
|    Register_inst1/out[0]                   Rise  0.2220 0.0000                                                                           | 
|    t1/a[0]                                 Rise  0.2220 0.0000                                                                           | 
|    t1/i_4_0_1/A                  INV_X2    Rise  0.2220 0.0000 0.0190          3.25089                                                   | 
|    t1/i_4_0_1/ZN                 INV_X2    Fall  0.2810 0.0590 0.0430 27.7317  51.5068  79.2385           32      100                    | 
|    t1/i_4_0_660/A2               NOR2_X1   Fall  0.3000 0.0190 0.0480          1.56385                                                   | 
|    t1/i_4_0_660/ZN               NOR2_X1   Rise  0.3640 0.0640 0.0350 0.582896 5.11488  5.69778           3       100                    | 
|    t1/genblk1_17_p2/c[0]                   Rise  0.3640 0.0000                                                                           | 
|    t1/genblk1_17_p2/fa1/cin                Rise  0.3640 0.0000                                                                           | 
|    t1/genblk1_17_p2/fa1/i_0_4/A1 NAND2_X1  Rise  0.3640 0.0000 0.0350          1.59903                                                   | 
|    t1/genblk1_17_p2/fa1/i_0_4/ZN NAND2_X1  Fall  0.3820 0.0180 0.0080 0.399827 1.5292   1.92902           1       100                    | 
|    t1/genblk1_17_p2/fa1/i_0_0/A1 NAND2_X1  Fall  0.3820 0.0000 0.0080          1.5292                                                    | 
|    t1/genblk1_17_p2/fa1/i_0_0/ZN NAND2_X1  Rise  0.4040 0.0220 0.0150 1.29205  3.64443  4.93648           2       100                    | 
|    t1/genblk1_17_p2/fa1/cout               Rise  0.4040 0.0000                                                                           | 
|    t1/genblk1_17_p2/c1[1]                  Rise  0.4040 0.0000                                                                           | 
|    t1/genblk1_18_p2/b[1]                   Rise  0.4040 0.0000                                                                           | 
|    t1/genblk1_18_p2/fa1/y                  Rise  0.4040 0.0000                                                                           | 
|    t1/genblk1_18_p2/fa1/i_0_2/A  XNOR2_X1  Rise  0.4040 0.0000 0.0150          2.23275                                                   | 
|    t1/genblk1_18_p2/fa1/i_0_2/ZN XNOR2_X1  Fall  0.4240 0.0200 0.0110 0.672052 3.05606  3.72812           2       100                    | 
|    t1/genblk1_18_p2/fa1/sum                Fall  0.4240 0.0000                                                                           | 
|    t1/genblk1_18_p2/s1[1]                  Fall  0.4240 0.0000                                                                           | 
|    t1/genblk1_19_p2/a[1]                   Fall  0.4240 0.0000                                                                           | 
|    t1/genblk1_19_p2/ha1/x                  Fall  0.4240 0.0000                                                                           | 
|    t1/genblk1_19_p2/ha1/i_0_0/A  XOR2_X1   Fall  0.4240 0.0000 0.0110          2.18123                                                   | 
|    t1/genblk1_19_p2/ha1/i_0_0/Z  XOR2_X1   Rise  0.4660 0.0420 0.0320 0.742359 3.84199  4.58435           3       100                    | 
|    t1/genblk1_19_p2/ha1/sum                Rise  0.4660 0.0000                                                                           | 
|    t1/genblk1_19_p2/s1[0]                  Rise  0.4660 0.0000                                                                           | 
|    t1/i_0_1_82/B                 MUX2_X1   Rise  0.4660 0.0000 0.0320          0.944775                                                  | 
|    t1/i_0_1_82/Z                 MUX2_X1   Rise  0.5060 0.0400 0.0080 0.202579 1.06234  1.26492           1       100                    | 
|    t1/out[20]                              Rise  0.5060 0.0000                                                                           | 
|    Register_inst3/in[20]                   Rise  0.5060 0.0000                                                                           | 
|    Register_inst3/out_reg[20]/D  DFF_X1    Rise  0.5060 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[20]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190             7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst3/clk_CTSPP_72             Rise  0.0360 0.0000                                                                                       | 
|    Register_inst3/CTS_L2_c15/A   CLKBUF_X2 Rise  0.0360 0.0000 0.0190                      1.40591                                     F             | 
|    Register_inst3/CTS_L2_c15/Z   CLKBUF_X2 Rise  0.1170 0.0810 0.0580             20.485   25.6406  46.1256           27      100      F    K        | 
|    Register_inst3/out_reg[20]/CK DFF_X1    Rise  0.1260 0.0090 0.0580    0.0030            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1260 0.1260 | 
| library hold check                        |  0.0200 0.1460 | 
| data required time                        |  0.1460        | 
|                                           |                | 
| data arrival time                         |  0.5060        | 
| data required time                        | -0.1460        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3610        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[28]/D 
  
 Path Start Point : Register_inst1/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.0000             0.175427 1.23817  1.4136            1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000  0.0000 0.0000                      1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0350  0.0350 0.0180             7.65171  4.97392  12.6256           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60             Rise  0.0350  0.0000                                                                                       | 
|    Register_inst1/CTS_L2_c9/A    CLKBUF_X3 Rise  0.0350  0.0000 0.0180                      1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z    CLKBUF_X3 Rise  0.1080  0.0730 0.0470             26.4189  27.4061  53.825            32      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    Register_inst1/out_reg[0]/CK  DFF_X1    Rise  0.1120  0.0040 0.0470                      0.949653                                    F             | 
|    Register_inst1/out_reg[0]/Q   DFF_X1    Rise  0.2220  0.1100 0.0190             0.942195 6.02187  6.96407           3       100      F             | 
|    Register_inst1/out[0]                   Rise  0.2220  0.0000                                                                                       | 
|    t1/a[0]                                 Rise  0.2220  0.0000                                                                                       | 
|    t1/i_4_0_1/A                  INV_X2    Rise  0.2220  0.0000 0.0190                      3.25089                                                   | 
|    t1/i_4_0_1/ZN                 INV_X2    Fall  0.2810  0.0590 0.0430             27.7317  51.5068  79.2385           32      100                    | 
|    t1/i_4_0_924/A2               NOR2_X1   Fall  0.3020  0.0210 0.0490                      1.56385                                                   | 
|    t1/i_4_0_924/ZN               NOR2_X1   Rise  0.3660  0.0640 0.0350             0.564947 5.11488  5.67983           3       100                    | 
|    t1/genblk1_25_p2/c[0]                   Rise  0.3660  0.0000                                                                                       | 
|    t1/genblk1_25_p2/fa1/cin                Rise  0.3660  0.0000                                                                                       | 
|    t1/genblk1_25_p2/fa1/i_0_4/A1 NAND2_X1  Rise  0.3660  0.0000 0.0350                      1.59903                                                   | 
|    t1/genblk1_25_p2/fa1/i_0_4/ZN NAND2_X1  Fall  0.3840  0.0180 0.0100             0.330683 1.5292   1.85988           1       100                    | 
|    t1/genblk1_25_p2/fa1/i_0_0/A1 NAND2_X1  Fall  0.3840  0.0000 0.0100                      1.5292                                                    | 
|    t1/genblk1_25_p2/fa1/i_0_0/ZN NAND2_X1  Rise  0.4050  0.0210 0.0130             0.416122 3.67521  4.09134           2       100                    | 
|    t1/genblk1_25_p2/fa1/cout               Rise  0.4050  0.0000                                                                                       | 
|    t1/genblk1_25_p2/c1[1]                  Rise  0.4050  0.0000                                                                                       | 
|    t1/genblk1_26_p2/b[1]                   Rise  0.4050  0.0000                                                                                       | 
|    t1/genblk1_26_p2/fa1/y                  Rise  0.4050  0.0000                                                                                       | 
|    t1/genblk1_26_p2/fa1/i_0_2/A  XNOR2_X1  Rise  0.4050  0.0000 0.0130                      2.23275                                                   | 
|    t1/genblk1_26_p2/fa1/i_0_2/ZN XNOR2_X1  Fall  0.4240  0.0190 0.0110             0.522953 3.05606  3.57902           2       100                    | 
|    t1/genblk1_26_p2/fa1/sum                Fall  0.4240  0.0000                                                                                       | 
|    t1/genblk1_26_p2/s1[1]                  Fall  0.4240  0.0000                                                                                       | 
|    t1/genblk1_27_p2/a[1]                   Fall  0.4240  0.0000                                                                                       | 
|    t1/genblk1_27_p2/ha1/x                  Fall  0.4240  0.0000                                                                                       | 
|    t1/genblk1_27_p2/ha1/i_0_0/A  XOR2_X1   Fall  0.4240  0.0000 0.0110                      2.18123                                                   | 
|    t1/genblk1_27_p2/ha1/i_0_0/Z  XOR2_X1   Rise  0.4640  0.0400 0.0300             0.850274 3.29743  4.1477            3       100                    | 
|    t1/genblk1_27_p2/ha1/sum                Rise  0.4640  0.0000                                                                                       | 
|    t1/genblk1_27_p2/s1[0]                  Rise  0.4640  0.0000                                                                                       | 
|    t1/i_0_1_90/B                 MUX2_X1   Rise  0.4640  0.0000 0.0300                      0.944775                                                  | 
|    t1/i_0_1_90/Z                 MUX2_X1   Rise  0.5060  0.0420 0.0100             0.874671 1.06234  1.93701           1       100                    | 
|    t1/out[28]                              Rise  0.5060  0.0000                                                                                       | 
|    Register_inst3/in[28]                   Rise  0.5060  0.0000                                                                                       | 
|    Register_inst3/out_reg[28]/D  DFF_X1    Rise  0.5050 -0.0010 0.0100    -0.0010           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[28]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190             7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst3/clk_CTSPP_72             Rise  0.0360 0.0000                                                                                       | 
|    Register_inst3/CTS_L2_c15/A   CLKBUF_X2 Rise  0.0360 0.0000 0.0190                      1.40591                                     F             | 
|    Register_inst3/CTS_L2_c15/Z   CLKBUF_X2 Rise  0.1170 0.0810 0.0580             20.485   25.6406  46.1256           27      100      F    K        | 
|    Register_inst3/out_reg[28]/CK DFF_X1    Rise  0.1240 0.0070 0.0580    0.0030            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1240 0.1240 | 
| library hold check                        |  0.0200 0.1440 | 
| data required time                        |  0.1440        | 
|                                           |                | 
| data arrival time                         |  0.5050        | 
| data required time                        | -0.1440        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3620        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[29]/D 
  
 Path Start Point : Register_inst1/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.175427 1.23817  1.4136            1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0350 0.0350 0.0180 7.65171  4.97392  12.6256           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60             Rise  0.0350 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A    CLKBUF_X3 Rise  0.0350 0.0000 0.0180          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z    CLKBUF_X3 Rise  0.1080 0.0730 0.0470 26.4189  27.4061  53.825            32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    Register_inst1/out_reg[0]/CK  DFF_X1    Rise  0.1120 0.0040 0.0470          0.949653                                    F             | 
|    Register_inst1/out_reg[0]/Q   DFF_X1    Rise  0.2220 0.1100 0.0190 0.942195 6.02187  6.96407           3       100      F             | 
|    Register_inst1/out[0]                   Rise  0.2220 0.0000                                                                           | 
|    t1/a[0]                                 Rise  0.2220 0.0000                                                                           | 
|    t1/i_4_0_1/A                  INV_X2    Rise  0.2220 0.0000 0.0190          3.25089                                                   | 
|    t1/i_4_0_1/ZN                 INV_X2    Fall  0.2810 0.0590 0.0430 27.7317  51.5068  79.2385           32      100                    | 
|    t1/i_4_0_957/A2               NOR2_X1   Fall  0.3020 0.0210 0.0490          1.56385                                                   | 
|    t1/i_4_0_957/ZN               NOR2_X1   Rise  0.3670 0.0650 0.0360 0.6478   5.19198  5.83978           3       100                    | 
|    t1/genblk1_26_p2/c[0]                   Rise  0.3670 0.0000                                                                           | 
|    t1/genblk1_26_p2/fa1/cin                Rise  0.3670 0.0000                                                                           | 
|    t1/genblk1_26_p2/fa1/i_0_1/A2 NAND2_X1  Rise  0.3670 0.0000 0.0360          1.6642                                                    | 
|    t1/genblk1_26_p2/fa1/i_0_1/ZN NAND2_X1  Fall  0.3890 0.0220 0.0090 0.14753  2.88084  3.02837           1       100                    | 
|    t1/genblk1_26_p2/fa1/i_0_0/A  OAI21_X2  Fall  0.3890 0.0000 0.0090          2.88084                                                   | 
|    t1/genblk1_26_p2/fa1/i_0_0/ZN OAI21_X2  Rise  0.4090 0.0200 0.0120 0.33344  3.64443  3.97787           2       100                    | 
|    t1/genblk1_26_p2/fa1/cout               Rise  0.4090 0.0000                                                                           | 
|    t1/genblk1_26_p2/c1[1]                  Rise  0.4090 0.0000                                                                           | 
|    t1/genblk1_27_p2/b[1]                   Rise  0.4090 0.0000                                                                           | 
|    t1/genblk1_27_p2/fa1/y                  Rise  0.4090 0.0000                                                                           | 
|    t1/genblk1_27_p2/fa1/i_0_2/A  XNOR2_X1  Rise  0.4090 0.0000 0.0120          2.23275                                                   | 
|    t1/genblk1_27_p2/fa1/i_0_2/ZN XNOR2_X1  Fall  0.4280 0.0190 0.0110 0.458486 3.05606  3.51455           2       100                    | 
|    t1/genblk1_27_p2/fa1/sum                Fall  0.4280 0.0000                                                                           | 
|    t1/genblk1_27_p2/s1[1]                  Fall  0.4280 0.0000                                                                           | 
|    t1/genblk1_28_p2/a[1]                   Fall  0.4280 0.0000                                                                           | 
|    t1/genblk1_28_p2/ha1/x                  Fall  0.4280 0.0000                                                                           | 
|    t1/genblk1_28_p2/ha1/i_0_0/A  XOR2_X1   Fall  0.4280 0.0000 0.0110          2.18123                                                   | 
|    t1/genblk1_28_p2/ha1/i_0_0/Z  XOR2_X1   Rise  0.4660 0.0380 0.0290 0.56198  3.32434  3.88632           3       100                    | 
|    t1/genblk1_28_p2/ha1/sum                Rise  0.4660 0.0000                                                                           | 
|    t1/genblk1_28_p2/s1[0]                  Rise  0.4660 0.0000                                                                           | 
|    t1/i_0_1_91/B                 MUX2_X1   Rise  0.4660 0.0000 0.0290          0.944775                                                  | 
|    t1/i_0_1_91/Z                 MUX2_X1   Rise  0.5060 0.0400 0.0080 0.382614 1.06234  1.44496           1       100                    | 
|    t1/out[29]                              Rise  0.5060 0.0000                                                                           | 
|    Register_inst3/in[29]                   Rise  0.5060 0.0000                                                                           | 
|    Register_inst3/out_reg[29]/D  DFF_X1    Rise  0.5060 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[29]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190             7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst3/clk_CTSPP_72             Rise  0.0360 0.0000                                                                                       | 
|    Register_inst3/CTS_L2_c15/A   CLKBUF_X2 Rise  0.0360 0.0000 0.0190                      1.40591                                     F             | 
|    Register_inst3/CTS_L2_c15/Z   CLKBUF_X2 Rise  0.1170 0.0810 0.0580             20.485   25.6406  46.1256           27      100      F    K        | 
|    Register_inst3/out_reg[29]/CK DFF_X1    Rise  0.1250 0.0080 0.0580    0.0030            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1250 0.1250 | 
| library hold check                        |  0.0200 0.1450 | 
| data required time                        |  0.1450        | 
|                                           |                | 
| data arrival time                         |  0.5060        | 
| data required time                        | -0.1450        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3620        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[17]/D 
  
 Path Start Point : Register_inst1/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.175427 1.23817  1.4136            1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0350 0.0350 0.0180 7.65171  4.97392  12.6256           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60             Rise  0.0350 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A    CLKBUF_X3 Rise  0.0350 0.0000 0.0180          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z    CLKBUF_X3 Rise  0.1080 0.0730 0.0470 26.4189  27.4061  53.825            32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    Register_inst1/out_reg[0]/CK  DFF_X1    Rise  0.1120 0.0040 0.0470          0.949653                                    F             | 
|    Register_inst1/out_reg[0]/Q   DFF_X1    Rise  0.2220 0.1100 0.0190 0.942195 6.02187  6.96407           3       100      F             | 
|    Register_inst1/out[0]                   Rise  0.2220 0.0000                                                                           | 
|    t1/a[0]                                 Rise  0.2220 0.0000                                                                           | 
|    t1/i_4_0_1/A                  INV_X2    Rise  0.2220 0.0000 0.0190          3.25089                                                   | 
|    t1/i_4_0_1/ZN                 INV_X2    Fall  0.2810 0.0590 0.0430 27.7317  51.5068  79.2385           32      100                    | 
|    t1/i_4_0_561/A2               NOR2_X1   Fall  0.2990 0.0180 0.0470          1.56385                                                   | 
|    t1/i_4_0_561/ZN               NOR2_X1   Rise  0.3630 0.0640 0.0360 0.735055 5.11488  5.84994           3       100                    | 
|    t1/genblk1_14_p2/c[0]                   Rise  0.3630 0.0000                                                                           | 
|    t1/genblk1_14_p2/fa1/cin                Rise  0.3630 0.0000                                                                           | 
|    t1/genblk1_14_p2/fa1/i_0_4/A1 NAND2_X1  Rise  0.3630 0.0000 0.0360          1.59903                                                   | 
|    t1/genblk1_14_p2/fa1/i_0_4/ZN NAND2_X1  Fall  0.3810 0.0180 0.0080 0.203215 1.5292   1.73241           1       100                    | 
|    t1/genblk1_14_p2/fa1/i_0_0/A1 NAND2_X1  Fall  0.3810 0.0000 0.0080          1.5292                                                    | 
|    t1/genblk1_14_p2/fa1/i_0_0/ZN NAND2_X1  Rise  0.4020 0.0210 0.0150 1.07605  3.64443  4.72047           2       100                    | 
|    t1/genblk1_14_p2/fa1/cout               Rise  0.4020 0.0000                                                                           | 
|    t1/genblk1_14_p2/c1[1]                  Rise  0.4020 0.0000                                                                           | 
|    t1/genblk1_15_p2/b[1]                   Rise  0.4020 0.0000                                                                           | 
|    t1/genblk1_15_p2/fa1/y                  Rise  0.4020 0.0000                                                                           | 
|    t1/genblk1_15_p2/fa1/i_0_2/A  XNOR2_X1  Rise  0.4020 0.0000 0.0150          2.23275                                                   | 
|    t1/genblk1_15_p2/fa1/i_0_2/ZN XNOR2_X1  Fall  0.4230 0.0210 0.0120 0.91429  3.05606  3.97035           2       100                    | 
|    t1/genblk1_15_p2/fa1/sum                Fall  0.4230 0.0000                                                                           | 
|    t1/genblk1_15_p2/s1[1]                  Fall  0.4230 0.0000                                                                           | 
|    t1/genblk1_16_p2/a[1]                   Fall  0.4230 0.0000                                                                           | 
|    t1/genblk1_16_p2/ha1/x                  Fall  0.4230 0.0000                                                                           | 
|    t1/genblk1_16_p2/ha1/i_0_0/A  XOR2_X1   Fall  0.4230 0.0000 0.0120          2.18123                                                   | 
|    t1/genblk1_16_p2/ha1/i_0_0/Z  XOR2_X1   Rise  0.4660 0.0430 0.0320 0.806138 3.84199  4.64813           3       100                    | 
|    t1/genblk1_16_p2/ha1/sum                Rise  0.4660 0.0000                                                                           | 
|    t1/genblk1_16_p2/s1[0]                  Rise  0.4660 0.0000                                                                           | 
|    t1/i_0_1_79/B                 MUX2_X1   Rise  0.4660 0.0000 0.0320          0.944775                                                  | 
|    t1/i_0_1_79/Z                 MUX2_X1   Rise  0.5070 0.0410 0.0080 0.237716 1.06234  1.30006           1       100                    | 
|    t1/out[17]                              Rise  0.5070 0.0000                                                                           | 
|    Register_inst3/in[17]                   Rise  0.5070 0.0000                                                                           | 
|    Register_inst3/out_reg[17]/D  DFF_X1    Rise  0.5070 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[17]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190             7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst3/clk_CTSPP_72             Rise  0.0360 0.0000                                                                                       | 
|    Register_inst3/CTS_L2_c15/A   CLKBUF_X2 Rise  0.0360 0.0000 0.0190                      1.40591                                     F             | 
|    Register_inst3/CTS_L2_c15/Z   CLKBUF_X2 Rise  0.1170 0.0810 0.0580             20.485   25.6406  46.1256           27      100      F    K        | 
|    Register_inst3/out_reg[17]/CK DFF_X1    Rise  0.1260 0.0090 0.0580    0.0030            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1260 0.1260 | 
| library hold check                        |  0.0200 0.1460 | 
| data required time                        |  0.1460        | 
|                                           |                | 
| data arrival time                         |  0.5070        | 
| data required time                        | -0.1460        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3620        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[19]/D 
  
 Path Start Point : Register_inst1/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.175427 1.23817  1.4136            1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0350 0.0350 0.0180 7.65171  4.97392  12.6256           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60             Rise  0.0350 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A    CLKBUF_X3 Rise  0.0350 0.0000 0.0180          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z    CLKBUF_X3 Rise  0.1080 0.0730 0.0470 26.4189  27.4061  53.825            32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    Register_inst1/out_reg[0]/CK  DFF_X1    Rise  0.1120 0.0040 0.0470          0.949653                                    F             | 
|    Register_inst1/out_reg[0]/Q   DFF_X1    Rise  0.2220 0.1100 0.0190 0.942195 6.02187  6.96407           3       100      F             | 
|    Register_inst1/out[0]                   Rise  0.2220 0.0000                                                                           | 
|    t1/a[0]                                 Rise  0.2220 0.0000                                                                           | 
|    t1/i_4_0_1/A                  INV_X2    Rise  0.2220 0.0000 0.0190          3.25089                                                   | 
|    t1/i_4_0_1/ZN                 INV_X2    Fall  0.2810 0.0590 0.0430 27.7317  51.5068  79.2385           32      100                    | 
|    t1/i_4_0_627/A2               NOR2_X1   Fall  0.3000 0.0190 0.0480          1.56385                                                   | 
|    t1/i_4_0_627/ZN               NOR2_X1   Rise  0.3640 0.0640 0.0360 0.72963  5.11488  5.84451           3       100                    | 
|    t1/genblk1_16_p2/c[0]                   Rise  0.3640 0.0000                                                                           | 
|    t1/genblk1_16_p2/fa1/cin                Rise  0.3640 0.0000                                                                           | 
|    t1/genblk1_16_p2/fa1/i_0_4/A1 NAND2_X1  Rise  0.3640 0.0000 0.0360          1.59903                                                   | 
|    t1/genblk1_16_p2/fa1/i_0_4/ZN NAND2_X1  Fall  0.3820 0.0180 0.0080 0.173951 1.5292   1.70315           1       100                    | 
|    t1/genblk1_16_p2/fa1/i_0_0/A1 NAND2_X1  Fall  0.3820 0.0000 0.0080          1.5292                                                    | 
|    t1/genblk1_16_p2/fa1/i_0_0/ZN NAND2_X1  Rise  0.4040 0.0220 0.0150 1.24729  3.64443  4.89172           2       100                    | 
|    t1/genblk1_16_p2/fa1/cout               Rise  0.4040 0.0000                                                                           | 
|    t1/genblk1_16_p2/c1[1]                  Rise  0.4040 0.0000                                                                           | 
|    t1/genblk1_17_p2/b[1]                   Rise  0.4040 0.0000                                                                           | 
|    t1/genblk1_17_p2/fa1/y                  Rise  0.4040 0.0000                                                                           | 
|    t1/genblk1_17_p2/fa1/i_0_2/A  XNOR2_X1  Rise  0.4040 0.0000 0.0150          2.23275                                                   | 
|    t1/genblk1_17_p2/fa1/i_0_2/ZN XNOR2_X1  Fall  0.4240 0.0200 0.0110 0.488098 3.05606  3.54416           2       100                    | 
|    t1/genblk1_17_p2/fa1/sum                Fall  0.4240 0.0000                                                                           | 
|    t1/genblk1_17_p2/s1[1]                  Fall  0.4240 0.0000                                                                           | 
|    t1/genblk1_18_p2/a[1]                   Fall  0.4240 0.0000                                                                           | 
|    t1/genblk1_18_p2/ha1/x                  Fall  0.4240 0.0000                                                                           | 
|    t1/genblk1_18_p2/ha1/i_0_0/A  XOR2_X1   Fall  0.4240 0.0000 0.0110          2.18123                                                   | 
|    t1/genblk1_18_p2/ha1/i_0_0/Z  XOR2_X1   Rise  0.4660 0.0420 0.0320 0.671947 3.84199  4.51394           3       100                    | 
|    t1/genblk1_18_p2/ha1/sum                Rise  0.4660 0.0000                                                                           | 
|    t1/genblk1_18_p2/s1[0]                  Rise  0.4660 0.0000                                                                           | 
|    t1/i_0_1_81/B                 MUX2_X1   Rise  0.4660 0.0000 0.0320          0.944775                                                  | 
|    t1/i_0_1_81/Z                 MUX2_X1   Rise  0.5070 0.0410 0.0080 0.354529 1.06234  1.41687           1       100                    | 
|    t1/out[19]                              Rise  0.5070 0.0000                                                                           | 
|    Register_inst3/in[19]                   Rise  0.5070 0.0000                                                                           | 
|    Register_inst3/out_reg[19]/D  DFF_X1    Rise  0.5070 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[19]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190             7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst3/clk_CTSPP_72             Rise  0.0360 0.0000                                                                                       | 
|    Register_inst3/CTS_L2_c15/A   CLKBUF_X2 Rise  0.0360 0.0000 0.0190                      1.40591                                     F             | 
|    Register_inst3/CTS_L2_c15/Z   CLKBUF_X2 Rise  0.1170 0.0810 0.0580             20.485   25.6406  46.1256           27      100      F    K        | 
|    Register_inst3/out_reg[19]/CK DFF_X1    Rise  0.1260 0.0090 0.0580    0.0030            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1260 0.1260 | 
| library hold check                        |  0.0200 0.1460 | 
| data required time                        |  0.1460        | 
|                                           |                | 
| data arrival time                         |  0.5070        | 
| data required time                        | -0.1460        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3620        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[8]/D 
  
 Path Start Point : Register_inst1/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000  0.0000 0.0000             0.175427 1.23817  1.4136            1       100      c    K        | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000  0.0000 0.0000                      1.40591                                     F             | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0350  0.0350 0.0180             7.65171  4.97392  12.6256           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60            Rise  0.0350  0.0000                                                                                       | 
|    Register_inst1/CTS_L2_c9/A   CLKBUF_X3 Rise  0.0350  0.0000 0.0180                      1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z   CLKBUF_X3 Rise  0.1080  0.0730 0.0470             26.4189  27.4061  53.825            32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    Register_inst1/out_reg[0]/CK DFF_X1    Rise  0.1120  0.0040 0.0470                      0.949653                                    F             | 
|    Register_inst1/out_reg[0]/Q  DFF_X1    Rise  0.2220  0.1100 0.0190             0.942195 6.02187  6.96407           3       100      F             | 
|    Register_inst1/out[0]                  Rise  0.2220  0.0000                                                                                       | 
|    t1/a[0]                                Rise  0.2220  0.0000                                                                                       | 
|    t1/i_4_0_1/A                 INV_X2    Rise  0.2220  0.0000 0.0190                      3.25089                                                   | 
|    t1/i_4_0_1/ZN                INV_X2    Fall  0.2810  0.0590 0.0430             27.7317  51.5068  79.2385           32      100                    | 
|    t1/i_4_0_264/A2              NOR2_X1   Fall  0.2900  0.0090 0.0440                      1.56385                                                   | 
|    t1/i_4_0_264/ZN              NOR2_X1   Rise  0.3520  0.0620 0.0350             0.626446 5.11488  5.74133           3       100                    | 
|    t1/genblk1_5_p2/c[0]                   Rise  0.3520  0.0000                                                                                       | 
|    t1/genblk1_5_p2/fa1/cin                Rise  0.3520  0.0000                                                                                       | 
|    t1/genblk1_5_p2/fa1/i_0_4/A1 NAND2_X1  Rise  0.3520  0.0000 0.0350                      1.59903                                                   | 
|    t1/genblk1_5_p2/fa1/i_0_4/ZN NAND2_X1  Fall  0.3700  0.0180 0.0080             0.185349 1.5292   1.71455           1       100                    | 
|    t1/genblk1_5_p2/fa1/i_0_0/A1 NAND2_X1  Fall  0.3700  0.0000 0.0080                      1.5292                                                    | 
|    t1/genblk1_5_p2/fa1/i_0_0/ZN NAND2_X1  Rise  0.3910  0.0210 0.0150             1.06553  3.64443  4.70996           2       100                    | 
|    t1/genblk1_5_p2/fa1/cout               Rise  0.3910  0.0000                                                                                       | 
|    t1/genblk1_5_p2/c1[1]                  Rise  0.3910  0.0000                                                                                       | 
|    t1/genblk1_6_p2/b[1]                   Rise  0.3910  0.0000                                                                                       | 
|    t1/genblk1_6_p2/fa1/y                  Rise  0.3910  0.0000                                                                                       | 
|    t1/genblk1_6_p2/fa1/i_0_2/A  XNOR2_X1  Rise  0.3910  0.0000 0.0150                      2.23275                                                   | 
|    t1/genblk1_6_p2/fa1/i_0_2/ZN XNOR2_X1  Fall  0.4130  0.0220 0.0120             1.19646  3.05606  4.25253           2       100                    | 
|    t1/genblk1_6_p2/fa1/sum                Fall  0.4130  0.0000                                                                                       | 
|    t1/genblk1_6_p2/s1[1]                  Fall  0.4130  0.0000                                                                                       | 
|    t1/genblk1_7_p2/a[1]                   Fall  0.4130  0.0000                                                                                       | 
|    t1/genblk1_7_p2/ha1/x                  Fall  0.4130  0.0000                                                                                       | 
|    t1/genblk1_7_p2/ha1/i_0_0/A  XOR2_X1   Fall  0.4120 -0.0010 0.0120    -0.0010           2.18123                                                   | 
|    t1/genblk1_7_p2/ha1/i_0_0/Z  XOR2_X1   Rise  0.4570  0.0450 0.0340             1.20555  3.84199  5.04754           3       100                    | 
|    t1/genblk1_7_p2/ha1/sum                Rise  0.4570  0.0000                                                                                       | 
|    t1/genblk1_7_p2/s1[0]                  Rise  0.4570  0.0000                                                                                       | 
|    t1/i_0_1_70/B                MUX2_X1   Rise  0.4570  0.0000 0.0340                      0.944775                                                  | 
|    t1/i_0_1_70/Z                MUX2_X1   Rise  0.4990  0.0420 0.0090             0.484321 1.06234  1.54666           1       100                    | 
|    t1/out[8]                              Rise  0.4990  0.0000                                                                                       | 
|    Register_inst3/in[8]                   Rise  0.4990  0.0000                                                                                       | 
|    Register_inst3/out_reg[8]/D  DFF_X1    Rise  0.4990  0.0000 0.0090                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[8]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60            Rise  0.0360 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A   CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z   CLKBUF_X3 Rise  0.1120 0.0760 0.0490 26.4189  30.3889  56.8078           32      100      F    K        | 
|    Register_inst1/clk_CTSPP_23            Rise  0.1120 0.0000                                                                           | 
|    Register_inst3/clk_CTSPP_21            Rise  0.1120 0.0000                                                                           | 
|    Register_inst3/out_reg[8]/CK DFF_X1    Rise  0.1170 0.0050 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1170 0.1170 | 
| library hold check                        |  0.0200 0.1370 | 
| data required time                        |  0.1370        | 
|                                           |                | 
| data arrival time                         |  0.4990        | 
| data required time                        | -0.1370        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3630        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[16]/D 
  
 Path Start Point : Register_inst1/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.175427 1.23817  1.4136            1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0350 0.0350 0.0180 7.65171  4.97392  12.6256           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60             Rise  0.0350 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A    CLKBUF_X3 Rise  0.0350 0.0000 0.0180          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z    CLKBUF_X3 Rise  0.1080 0.0730 0.0470 26.4189  27.4061  53.825            32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    Register_inst1/out_reg[0]/CK  DFF_X1    Rise  0.1120 0.0040 0.0470          0.949653                                    F             | 
|    Register_inst1/out_reg[0]/Q   DFF_X1    Rise  0.2220 0.1100 0.0190 0.942195 6.02187  6.96407           3       100      F             | 
|    Register_inst1/out[0]                   Rise  0.2220 0.0000                                                                           | 
|    t1/a[0]                                 Rise  0.2220 0.0000                                                                           | 
|    t1/i_4_0_1/A                  INV_X2    Rise  0.2220 0.0000 0.0190          3.25089                                                   | 
|    t1/i_4_0_1/ZN                 INV_X2    Fall  0.2810 0.0590 0.0430 27.7317  51.5068  79.2385           32      100                    | 
|    t1/i_4_0_528/A2               NOR2_X1   Fall  0.2990 0.0180 0.0470          1.56385                                                   | 
|    t1/i_4_0_528/ZN               NOR2_X1   Rise  0.3630 0.0640 0.0360 0.720124 5.11488  5.83501           3       100                    | 
|    t1/genblk1_13_p2/c[0]                   Rise  0.3630 0.0000                                                                           | 
|    t1/genblk1_13_p2/fa1/cin                Rise  0.3630 0.0000                                                                           | 
|    t1/genblk1_13_p2/fa1/i_0_4/A1 NAND2_X1  Rise  0.3630 0.0000 0.0360          1.59903                                                   | 
|    t1/genblk1_13_p2/fa1/i_0_4/ZN NAND2_X1  Fall  0.3820 0.0190 0.0080 0.393223 1.5292   1.92242           1       100                    | 
|    t1/genblk1_13_p2/fa1/i_0_0/A1 NAND2_X1  Fall  0.3820 0.0000 0.0080          1.5292                                                    | 
|    t1/genblk1_13_p2/fa1/i_0_0/ZN NAND2_X1  Rise  0.4030 0.0210 0.0140 0.808699 3.64443  4.45313           2       100                    | 
|    t1/genblk1_13_p2/fa1/cout               Rise  0.4030 0.0000                                                                           | 
|    t1/genblk1_13_p2/c1[1]                  Rise  0.4030 0.0000                                                                           | 
|    t1/genblk1_14_p2/b[1]                   Rise  0.4030 0.0000                                                                           | 
|    t1/genblk1_14_p2/fa1/y                  Rise  0.4030 0.0000                                                                           | 
|    t1/genblk1_14_p2/fa1/i_0_2/A  XNOR2_X1  Rise  0.4030 0.0000 0.0140          2.23275                                                   | 
|    t1/genblk1_14_p2/fa1/i_0_2/ZN XNOR2_X1  Fall  0.4230 0.0200 0.0110 0.545342 3.05606  3.60141           2       100                    | 
|    t1/genblk1_14_p2/fa1/sum                Fall  0.4230 0.0000                                                                           | 
|    t1/genblk1_14_p2/s1[1]                  Fall  0.4230 0.0000                                                                           | 
|    t1/genblk1_15_p2/a[1]                   Fall  0.4230 0.0000                                                                           | 
|    t1/genblk1_15_p2/ha1/x                  Fall  0.4230 0.0000                                                                           | 
|    t1/genblk1_15_p2/ha1/i_0_0/A  XOR2_X1   Fall  0.4230 0.0000 0.0110          2.18123                                                   | 
|    t1/genblk1_15_p2/ha1/i_0_0/Z  XOR2_X1   Rise  0.4660 0.0430 0.0330 0.973818 3.84199  4.81581           3       100                    | 
|    t1/genblk1_15_p2/ha1/sum                Rise  0.4660 0.0000                                                                           | 
|    t1/genblk1_15_p2/s1[0]                  Rise  0.4660 0.0000                                                                           | 
|    t1/i_0_1_78/B                 MUX2_X1   Rise  0.4660 0.0000 0.0330          0.944775                                                  | 
|    t1/i_0_1_78/Z                 MUX2_X1   Rise  0.5080 0.0420 0.0090 0.679981 1.06234  1.74232           1       100                    | 
|    t1/out[16]                              Rise  0.5080 0.0000                                                                           | 
|    Register_inst3/in[16]                   Rise  0.5080 0.0000                                                                           | 
|    Register_inst3/out_reg[16]/D  DFF_X1    Rise  0.5080 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[16]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190             7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst3/clk_CTSPP_72             Rise  0.0360 0.0000                                                                                       | 
|    Register_inst3/CTS_L2_c15/A   CLKBUF_X2 Rise  0.0360 0.0000 0.0190                      1.40591                                     F             | 
|    Register_inst3/CTS_L2_c15/Z   CLKBUF_X2 Rise  0.1170 0.0810 0.0580             20.485   25.6406  46.1256           27      100      F    K        | 
|    Register_inst3/out_reg[16]/CK DFF_X1    Rise  0.1260 0.0090 0.0580    0.0030            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1260 0.1260 | 
| library hold check                        |  0.0200 0.1460 | 
| data required time                        |  0.1460        | 
|                                           |                | 
| data arrival time                         |  0.5080        | 
| data required time                        | -0.1460        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3630        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[14]/D 
  
 Path Start Point : Register_inst1/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.0000             0.175427 1.23817  1.4136            1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000  0.0000 0.0000                      1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0350  0.0350 0.0180             7.65171  4.97392  12.6256           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60             Rise  0.0350  0.0000                                                                                       | 
|    Register_inst1/CTS_L2_c9/A    CLKBUF_X3 Rise  0.0350  0.0000 0.0180                      1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z    CLKBUF_X3 Rise  0.1080  0.0730 0.0470             26.4189  27.4061  53.825            32      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    Register_inst1/out_reg[0]/CK  DFF_X1    Rise  0.1120  0.0040 0.0470                      0.949653                                    F             | 
|    Register_inst1/out_reg[0]/Q   DFF_X1    Rise  0.2220  0.1100 0.0190             0.942195 6.02187  6.96407           3       100      F             | 
|    Register_inst1/out[0]                   Rise  0.2220  0.0000                                                                                       | 
|    t1/a[0]                                 Rise  0.2220  0.0000                                                                                       | 
|    t1/i_4_0_1/A                  INV_X2    Rise  0.2220  0.0000 0.0190                      3.25089                                                   | 
|    t1/i_4_0_1/ZN                 INV_X2    Fall  0.2810  0.0590 0.0430             27.7317  51.5068  79.2385           32      100                    | 
|    t1/i_4_0_462/A2               NOR2_X1   Fall  0.2980  0.0170 0.0470                      1.56385                                                   | 
|    t1/i_4_0_462/ZN               NOR2_X1   Rise  0.3620  0.0640 0.0360             0.765717 5.11488  5.8806            3       100                    | 
|    t1/genblk1_11_p2/c[0]                   Rise  0.3620  0.0000                                                                                       | 
|    t1/genblk1_11_p2/fa1/cin                Rise  0.3620  0.0000                                                                                       | 
|    t1/genblk1_11_p2/fa1/i_0_4/A1 NAND2_X1  Rise  0.3620  0.0000 0.0360                      1.59903                                                   | 
|    t1/genblk1_11_p2/fa1/i_0_4/ZN NAND2_X1  Fall  0.3810  0.0190 0.0080             0.378133 1.5292   1.90733           1       100                    | 
|    t1/genblk1_11_p2/fa1/i_0_0/A1 NAND2_X1  Fall  0.3810  0.0000 0.0080                      1.5292                                                    | 
|    t1/genblk1_11_p2/fa1/i_0_0/ZN NAND2_X1  Rise  0.4030  0.0220 0.0150             1.2027   3.64443  4.84713           2       100                    | 
|    t1/genblk1_11_p2/fa1/cout               Rise  0.4030  0.0000                                                                                       | 
|    t1/genblk1_11_p2/c1[1]                  Rise  0.4030  0.0000                                                                                       | 
|    t1/genblk1_12_p2/b[1]                   Rise  0.4030  0.0000                                                                                       | 
|    t1/genblk1_12_p2/fa1/y                  Rise  0.4030  0.0000                                                                                       | 
|    t1/genblk1_12_p2/fa1/i_0_2/A  XNOR2_X1  Rise  0.4030  0.0000 0.0150                      2.23275                                                   | 
|    t1/genblk1_12_p2/fa1/i_0_2/ZN XNOR2_X1  Fall  0.4240  0.0210 0.0120             0.808316 3.05606  3.86438           2       100                    | 
|    t1/genblk1_12_p2/fa1/sum                Fall  0.4240  0.0000                                                                                       | 
|    t1/genblk1_12_p2/s1[1]                  Fall  0.4240  0.0000                                                                                       | 
|    t1/genblk1_13_p2/a[1]                   Fall  0.4240  0.0000                                                                                       | 
|    t1/genblk1_13_p2/ha1/x                  Fall  0.4240  0.0000                                                                                       | 
|    t1/genblk1_13_p2/ha1/i_0_0/A  XOR2_X1   Fall  0.4230 -0.0010 0.0120    -0.0010           2.18123                                                   | 
|    t1/genblk1_13_p2/ha1/i_0_0/Z  XOR2_X1   Rise  0.4660  0.0430 0.0330             0.916609 3.84199  4.7586            3       100                    | 
|    t1/genblk1_13_p2/ha1/sum                Rise  0.4660  0.0000                                                                                       | 
|    t1/genblk1_13_p2/s1[0]                  Rise  0.4660  0.0000                                                                                       | 
|    t1/i_0_1_76/B                 MUX2_X1   Rise  0.4660  0.0000 0.0330                      0.944775                                                  | 
|    t1/i_0_1_76/Z                 MUX2_X1   Rise  0.5100  0.0440 0.0100             1.05732  1.06234  2.11966           1       100                    | 
|    t1/out[14]                              Rise  0.5100  0.0000                                                                                       | 
|    Register_inst3/in[14]                   Rise  0.5100  0.0000                                                                                       | 
|    Register_inst3/out_reg[14]/D  DFF_X1    Rise  0.5100  0.0000 0.0100                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[14]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190             7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst3/clk_CTSPP_72             Rise  0.0360 0.0000                                                                                       | 
|    Register_inst3/CTS_L2_c15/A   CLKBUF_X2 Rise  0.0360 0.0000 0.0190                      1.40591                                     F             | 
|    Register_inst3/CTS_L2_c15/Z   CLKBUF_X2 Rise  0.1170 0.0810 0.0580             20.485   25.6406  46.1256           27      100      F    K        | 
|    Register_inst3/out_reg[14]/CK DFF_X1    Rise  0.1260 0.0090 0.0580    0.0030            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1260 0.1260 | 
| library hold check                        |  0.0200 0.1460 | 
| data required time                        |  0.1460        | 
|                                           |                | 
| data arrival time                         |  0.5100        | 
| data required time                        | -0.1460        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3650        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[15]/D 
  
 Path Start Point : Register_inst1/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.175427 1.23817  1.4136            1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0350 0.0350 0.0180 7.65171  4.97392  12.6256           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60             Rise  0.0350 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A    CLKBUF_X3 Rise  0.0350 0.0000 0.0180          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z    CLKBUF_X3 Rise  0.1080 0.0730 0.0470 26.4189  27.4061  53.825            32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    Register_inst1/out_reg[0]/CK  DFF_X1    Rise  0.1120 0.0040 0.0470          0.949653                                    F             | 
|    Register_inst1/out_reg[0]/Q   DFF_X1    Rise  0.2220 0.1100 0.0190 0.942195 6.02187  6.96407           3       100      F             | 
|    Register_inst1/out[0]                   Rise  0.2220 0.0000                                                                           | 
|    t1/a[0]                                 Rise  0.2220 0.0000                                                                           | 
|    t1/i_4_0_1/A                  INV_X2    Rise  0.2220 0.0000 0.0190          3.25089                                                   | 
|    t1/i_4_0_1/ZN                 INV_X2    Fall  0.2810 0.0590 0.0430 27.7317  51.5068  79.2385           32      100                    | 
|    t1/i_4_0_495/A2               NOR2_X1   Fall  0.2990 0.0180 0.0470          1.56385                                                   | 
|    t1/i_4_0_495/ZN               NOR2_X1   Rise  0.3620 0.0630 0.0350 0.533329 5.11488  5.64821           3       100                    | 
|    t1/genblk1_12_p2/c[0]                   Rise  0.3620 0.0000                                                                           | 
|    t1/genblk1_12_p2/fa1/cin                Rise  0.3620 0.0000                                                                           | 
|    t1/genblk1_12_p2/fa1/i_0_4/A1 NAND2_X1  Rise  0.3620 0.0000 0.0350          1.59903                                                   | 
|    t1/genblk1_12_p2/fa1/i_0_4/ZN NAND2_X1  Fall  0.3810 0.0190 0.0080 0.493582 1.5292   2.02278           1       100                    | 
|    t1/genblk1_12_p2/fa1/i_0_0/A1 NAND2_X1  Fall  0.3810 0.0000 0.0080          1.5292                                                    | 
|    t1/genblk1_12_p2/fa1/i_0_0/ZN NAND2_X1  Rise  0.4030 0.0220 0.0150 1.17148  3.64443  4.81591           2       100                    | 
|    t1/genblk1_12_p2/fa1/cout               Rise  0.4030 0.0000                                                                           | 
|    t1/genblk1_12_p2/c1[1]                  Rise  0.4030 0.0000                                                                           | 
|    t1/genblk1_13_p2/b[1]                   Rise  0.4030 0.0000                                                                           | 
|    t1/genblk1_13_p2/fa1/y                  Rise  0.4030 0.0000                                                                           | 
|    t1/genblk1_13_p2/fa1/i_0_2/A  XNOR2_X1  Rise  0.4030 0.0000 0.0150          2.23275                                                   | 
|    t1/genblk1_13_p2/fa1/i_0_2/ZN XNOR2_X1  Fall  0.4230 0.0200 0.0110 0.553415 3.05606  3.60948           2       100                    | 
|    t1/genblk1_13_p2/fa1/sum                Fall  0.4230 0.0000                                                                           | 
|    t1/genblk1_13_p2/s1[1]                  Fall  0.4230 0.0000                                                                           | 
|    t1/genblk1_14_p2/a[1]                   Fall  0.4230 0.0000                                                                           | 
|    t1/genblk1_14_p2/ha1/x                  Fall  0.4230 0.0000                                                                           | 
|    t1/genblk1_14_p2/ha1/i_0_0/A  XOR2_X1   Fall  0.4230 0.0000 0.0110          2.18123                                                   | 
|    t1/genblk1_14_p2/ha1/i_0_0/Z  XOR2_X1   Rise  0.4670 0.0440 0.0340 1.10406  3.84199  4.94605           3       100                    | 
|    t1/genblk1_14_p2/ha1/sum                Rise  0.4670 0.0000                                                                           | 
|    t1/genblk1_14_p2/s1[0]                  Rise  0.4670 0.0000                                                                           | 
|    t1/i_0_1_77/B                 MUX2_X1   Rise  0.4670 0.0000 0.0340          0.944775                                                  | 
|    t1/i_0_1_77/Z                 MUX2_X1   Rise  0.5100 0.0430 0.0100 0.906975 1.06234  1.96932           1       100                    | 
|    t1/out[15]                              Rise  0.5100 0.0000                                                                           | 
|    Register_inst3/in[15]                   Rise  0.5100 0.0000                                                                           | 
|    Register_inst3/out_reg[15]/D  DFF_X1    Rise  0.5100 0.0000 0.0100          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[15]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190             7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst3/clk_CTSPP_72             Rise  0.0360 0.0000                                                                                       | 
|    Register_inst3/CTS_L2_c15/A   CLKBUF_X2 Rise  0.0360 0.0000 0.0190                      1.40591                                     F             | 
|    Register_inst3/CTS_L2_c15/Z   CLKBUF_X2 Rise  0.1170 0.0810 0.0580             20.485   25.6406  46.1256           27      100      F    K        | 
|    Register_inst3/out_reg[15]/CK DFF_X1    Rise  0.1260 0.0090 0.0580    0.0030            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1260 0.1260 | 
| library hold check                        |  0.0200 0.1460 | 
| data required time                        |  0.1460        | 
|                                           |                | 
| data arrival time                         |  0.5100        | 
| data required time                        | -0.1460        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3650        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[9]/D 
  
 Path Start Point : Register_inst1/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000  0.0000 0.0000             0.175427 1.23817  1.4136            1       100      c    K        | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000  0.0000 0.0000                      1.40591                                     F             | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0350  0.0350 0.0180             7.65171  4.97392  12.6256           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60            Rise  0.0350  0.0000                                                                                       | 
|    Register_inst1/CTS_L2_c9/A   CLKBUF_X3 Rise  0.0350  0.0000 0.0180                      1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z   CLKBUF_X3 Rise  0.1080  0.0730 0.0470             26.4189  27.4061  53.825            32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    Register_inst1/out_reg[0]/CK DFF_X1    Rise  0.1120  0.0040 0.0470                      0.949653                                    F             | 
|    Register_inst1/out_reg[0]/Q  DFF_X1    Rise  0.2220  0.1100 0.0190             0.942195 6.02187  6.96407           3       100      F             | 
|    Register_inst1/out[0]                  Rise  0.2220  0.0000                                                                                       | 
|    t1/a[0]                                Rise  0.2220  0.0000                                                                                       | 
|    t1/i_4_0_1/A                 INV_X2    Rise  0.2220  0.0000 0.0190                      3.25089                                                   | 
|    t1/i_4_0_1/ZN                INV_X2    Fall  0.2810  0.0590 0.0430             27.7317  51.5068  79.2385           32      100                    | 
|    t1/i_4_0_297/A2              NOR2_X1   Fall  0.2920  0.0110 0.0450                      1.56385                                                   | 
|    t1/i_4_0_297/ZN              NOR2_X1   Rise  0.3570  0.0650 0.0360             0.970891 5.11488  6.08577           3       100                    | 
|    t1/genblk1_6_p2/c[0]                   Rise  0.3570  0.0000                                                                                       | 
|    t1/genblk1_6_p2/fa1/cin                Rise  0.3570  0.0000                                                                                       | 
|    t1/genblk1_6_p2/fa1/i_0_4/A1 NAND2_X1  Rise  0.3570  0.0000 0.0360                      1.59903                                                   | 
|    t1/genblk1_6_p2/fa1/i_0_4/ZN NAND2_X1  Fall  0.3750  0.0180 0.0080             0.318763 1.5292   1.84796           1       100                    | 
|    t1/genblk1_6_p2/fa1/i_0_0/A1 NAND2_X1  Fall  0.3750  0.0000 0.0080                      1.5292                                                    | 
|    t1/genblk1_6_p2/fa1/i_0_0/ZN NAND2_X1  Rise  0.3970  0.0220 0.0150             1.32552  3.64443  4.96995           2       100                    | 
|    t1/genblk1_6_p2/fa1/cout               Rise  0.3970  0.0000                                                                                       | 
|    t1/genblk1_6_p2/c1[1]                  Rise  0.3970  0.0000                                                                                       | 
|    t1/genblk1_7_p2/b[1]                   Rise  0.3970  0.0000                                                                                       | 
|    t1/genblk1_7_p2/fa1/y                  Rise  0.3970  0.0000                                                                                       | 
|    t1/genblk1_7_p2/fa1/i_0_2/A  XNOR2_X1  Rise  0.3960 -0.0010 0.0150    -0.0010           2.23275                                                   | 
|    t1/genblk1_7_p2/fa1/i_0_2/ZN XNOR2_X1  Fall  0.4190  0.0230 0.0130             1.68182  3.05606  4.73789           2       100                    | 
|    t1/genblk1_7_p2/fa1/sum                Fall  0.4190  0.0000                                                                                       | 
|    t1/genblk1_7_p2/s1[1]                  Fall  0.4190  0.0000                                                                                       | 
|    t1/genblk1_8_p2/a[1]                   Fall  0.4190  0.0000                                                                                       | 
|    t1/genblk1_8_p2/ha1/x                  Fall  0.4190  0.0000                                                                                       | 
|    t1/genblk1_8_p2/ha1/i_0_0/A  XOR2_X1   Fall  0.4180 -0.0010 0.0130    -0.0010           2.18123                                                   | 
|    t1/genblk1_8_p2/ha1/i_0_0/Z  XOR2_X1   Rise  0.4600  0.0420 0.0320             0.634141 3.84199  4.47613           3       100                    | 
|    t1/genblk1_8_p2/ha1/sum                Rise  0.4600  0.0000                                                                                       | 
|    t1/genblk1_8_p2/s1[0]                  Rise  0.4600  0.0000                                                                                       | 
|    t1/i_0_1_71/B                MUX2_X1   Rise  0.4600  0.0000 0.0320                      0.944775                                                  | 
|    t1/i_0_1_71/Z                MUX2_X1   Rise  0.5030  0.0430 0.0100             1.12343  1.06234  2.18577           1       100                    | 
|    t1/out[9]                              Rise  0.5030  0.0000                                                                                       | 
|    Register_inst3/in[9]                   Rise  0.5030  0.0000                                                                                       | 
|    Register_inst3/out_reg[9]/D  DFF_X1    Rise  0.5020 -0.0010 0.0100    -0.0010           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[9]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60            Rise  0.0360 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A   CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z   CLKBUF_X3 Rise  0.1120 0.0760 0.0490 26.4189  30.3889  56.8078           32      100      F    K        | 
|    Register_inst1/clk_CTSPP_23            Rise  0.1120 0.0000                                                                           | 
|    Register_inst3/clk_CTSPP_21            Rise  0.1120 0.0000                                                                           | 
|    Register_inst3/out_reg[9]/CK DFF_X1    Rise  0.1170 0.0050 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1170 0.1170 | 
| library hold check                        |  0.0200 0.1370 | 
| data required time                        |  0.1370        | 
|                                           |                | 
| data arrival time                         |  0.5020        | 
| data required time                        | -0.1370        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3660        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[53]/D 
  
 Path Start Point : Register_inst1/out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[53] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.175427 1.23817  1.4136            1       100      c    K        | 
|    CTS_L1_c1_c45/A                CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z                CLKBUF_X2 Rise  0.0350 0.0350 0.0180 7.65171  4.97392  12.6256           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60              Rise  0.0350 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A     CLKBUF_X3 Rise  0.0350 0.0000 0.0180          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z     CLKBUF_X3 Rise  0.1080 0.0730 0.0470 26.4189  27.4061  53.825            32      100      F    K        | 
| Data Path:                                                                                                                                | 
|    Register_inst1/out_reg[21]/CK  DFF_X1    Rise  0.1110 0.0030 0.0470          0.949653                                    F             | 
|    Register_inst1/out_reg[21]/Q   DFF_X1    Fall  0.2110 0.1000 0.0100 1.44418  4.46156  5.90575           3       100      F             | 
|    Register_inst1/out[21]                   Fall  0.2110 0.0000                                                                           | 
|    t1/a[21]                                 Fall  0.2110 0.0000                                                                           | 
|    t1/i_0_1_133/A2                NAND2_X1  Fall  0.2110 0.0000 0.0100          1.50228                                                   | 
|    t1/i_0_1_133/ZN                NAND2_X1  Rise  0.2290 0.0180 0.0100 0.446325 1.5292   1.97552           1       100                    | 
|    t1/i_0_1_132/A1                NAND2_X1  Rise  0.2290 0.0000 0.0100          1.59903                                                   | 
|    t1/i_0_1_132/ZN                NAND2_X1  Fall  0.2510 0.0220 0.0140 0.312999 5.70005  6.01305           1       100                    | 
|    t1/i_4_0_43/A                  INV_X4    Fall  0.2510 0.0000 0.0140          5.70005                                                   | 
|    t1/i_4_0_43/ZN                 INV_X4    Rise  0.3010 0.0500 0.0390 13.519   49.8923  63.4113           32      100                    | 
|    t1/i_4_0_1077/A1               NOR2_X1   Rise  0.3110 0.0100 0.0410          1.71447                                                   | 
|    t1/i_4_0_1077/ZN               NOR2_X1   Fall  0.3360 0.0250 0.0160 1.9657   5.11488  7.08058           3       100                    | 
|    t1/genblk1_29_p2/c[21]                   Fall  0.3360 0.0000                                                                           | 
|    t1/genblk1_29_p2/fa22/cin                Fall  0.3360 0.0000                                                                           | 
|    t1/genblk1_29_p2/fa22/i_0_4/A1 NAND2_X1  Fall  0.3360 0.0000 0.0160          1.5292                                                    | 
|    t1/genblk1_29_p2/fa22/i_0_4/ZN NAND2_X1  Rise  0.3540 0.0180 0.0100 0.285857 1.5292   1.81505           1       100                    | 
|    t1/genblk1_29_p2/fa22/i_0_0/A1 NAND2_X1  Rise  0.3540 0.0000 0.0100          1.59903                                                   | 
|    t1/genblk1_29_p2/fa22/i_0_0/ZN NAND2_X1  Fall  0.3710 0.0170 0.0100 0.481398 3.06612  3.54752           2       100                    | 
|    t1/genblk1_29_p2/fa22/cout               Fall  0.3710 0.0000                                                                           | 
|    t1/genblk1_29_p2/c1[22]                  Fall  0.3710 0.0000                                                                           | 
|    t1/final/b[22]                           Fall  0.3710 0.0000                                                                           | 
|    t1/final/i_0/b[22]                       Fall  0.3710 0.0000                                                                           | 
|    t1/final/i_0/i_183/A2          NAND2_X1  Fall  0.3710 0.0000 0.0100          1.50228                                                   | 
|    t1/final/i_0/i_183/ZN          NAND2_X1  Rise  0.3980 0.0270 0.0170 1.11932  4.50743  5.62674           3       100                    | 
|    t1/final/i_0/i_184/A2          NAND2_X1  Rise  0.3980 0.0000 0.0170          1.6642                                                    | 
|    t1/final/i_0/i_184/ZN          NAND2_X1  Fall  0.4150 0.0170 0.0080 0.136833 2.36355  2.50038           1       100                    | 
|    t1/final/i_0/i_185/B           XOR2_X1   Fall  0.4150 0.0000 0.0080          2.41145                                                   | 
|    t1/final/i_0/i_185/Z           XOR2_X1   Rise  0.4630 0.0480 0.0340 1.09028  3.95134  5.04162           3       100                    | 
|    t1/final/i_0/p_0[22]                     Rise  0.4630 0.0000                                                                           | 
|    t1/final/sum[22]                         Rise  0.4630 0.0000                                                                           | 
|    t1/i_0_1_115/B                 MUX2_X1   Rise  0.4630 0.0000 0.0340          0.944775                                                  | 
|    t1/i_0_1_115/Z                 MUX2_X1   Rise  0.5050 0.0420 0.0090 0.434219 1.06234  1.49656           1       100                    | 
|    t1/out[53]                               Rise  0.5050 0.0000                                                                           | 
|    Register_inst3/in[53]                    Rise  0.5050 0.0000                                                                           | 
|    Register_inst3/out_reg[53]/D   DFF_X1    Rise  0.5050 0.0000 0.0090          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[53]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190             7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70             Rise  0.0360 0.0000                                                                                       | 
|    Register_inst2/CTS_L2_c28/A   CLKBUF_X2 Rise  0.0360 0.0000 0.0190                      1.40591                                     F             | 
|    Register_inst2/CTS_L2_c28/Z   CLKBUF_X2 Rise  0.1150 0.0790 0.0540             13.3578  30.3889  43.7467           32      100      F    K        | 
|    Register_inst2/clk_CTSPP_61             Rise  0.1150 0.0000                                                                                       | 
|    Register_inst3/clk_CTSPP_62             Rise  0.1150 0.0000                                                                                       | 
|    Register_inst3/out_reg[53]/CK DFF_X1    Rise  0.1200 0.0050 0.0540    0.0020            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1200 0.1200 | 
| library hold check                        |  0.0200 0.1400 | 
| data required time                        |  0.1400        | 
|                                           |                | 
| data arrival time                         |  0.5050        | 
| data required time                        | -0.1400        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3660        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[52]/D 
  
 Path Start Point : Register_inst1/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[52] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.175427 1.23817  1.4136            1       100      c    K        | 
|    CTS_L1_c1_c45/A                CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z                CLKBUF_X2 Rise  0.0350 0.0350 0.0180 7.65171  4.97392  12.6256           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70              Rise  0.0350 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c14/A    CLKBUF_X3 Rise  0.0350 0.0000 0.0180          1.42116                                     F             | 
|    Register_inst2/CTS_L2_c14/Z    CLKBUF_X3 Rise  0.1110 0.0760 0.0480 25.032   31.6883  56.7203           37      100      F    K        | 
|    Register_inst2/clk_CTSPP_48              Rise  0.1110 0.0000                                                                           | 
|    Register_inst1/clk_CTSPP_52              Rise  0.1110 0.0000                                                                           | 
| Data Path:                                                                                                                                | 
|    Register_inst1/out_reg[20]/CK  DFF_X1    Rise  0.1140 0.0030 0.0480          0.949653                                    F             | 
|    Register_inst1/out_reg[20]/Q   DFF_X1    Rise  0.2230 0.1090 0.0180 1.93815  4.48848  6.42663           3       100      F             | 
|    Register_inst1/out[20]                   Rise  0.2230 0.0000                                                                           | 
|    t1/a[20]                                 Rise  0.2230 0.0000                                                                           | 
|    t1/i_0_1_130/A1                NAND2_X1  Rise  0.2230 0.0000 0.0180          1.59903                                                   | 
|    t1/i_0_1_130/ZN                NAND2_X1  Fall  0.2440 0.0210 0.0120 1.09049  3.14281  4.23329           1       100                    | 
|    t1/i_0_1_129/A2                NAND2_X2  Fall  0.2440 0.0000 0.0120          3.14281                                                   | 
|    t1/i_0_1_129/ZN                NAND2_X2  Rise  0.2660 0.0220 0.0110 0.486809 5.70005  6.18686           1       100                    | 
|    t1/i_4_0_41/A                  INV_X4    Rise  0.2660 0.0000 0.0110          6.25843                                                   | 
|    t1/i_4_0_41/ZN                 INV_X4    Fall  0.2940 0.0280 0.0190 15.208   51.5068  66.7147           32      100                    | 
|    t1/i_4_0_1076/A1               NOR2_X1   Fall  0.3030 0.0090 0.0220          1.41309                                                   | 
|    t1/i_4_0_1076/ZN               NOR2_X1   Rise  0.3540 0.0510 0.0360 0.89297  5.11488  6.00785           3       100                    | 
|    t1/genblk1_29_p2/c[20]                   Rise  0.3540 0.0000                                                                           | 
|    t1/genblk1_29_p2/fa21/cin                Rise  0.3540 0.0000                                                                           | 
|    t1/genblk1_29_p2/fa21/i_0_4/A1 NAND2_X1  Rise  0.3540 0.0000 0.0360          1.59903                                                   | 
|    t1/genblk1_29_p2/fa21/i_0_4/ZN NAND2_X1  Fall  0.3720 0.0180 0.0080 0.321614 1.5292   1.85081           1       100                    | 
|    t1/genblk1_29_p2/fa21/i_0_0/A1 NAND2_X1  Fall  0.3720 0.0000 0.0080          1.5292                                                    | 
|    t1/genblk1_29_p2/fa21/i_0_0/ZN NAND2_X1  Rise  0.3890 0.0170 0.0110 0.646493 2.39772  3.04422           2       100                    | 
|    t1/genblk1_29_p2/fa21/cout               Rise  0.3890 0.0000                                                                           | 
|    t1/genblk1_29_p2/c1[21]                  Rise  0.3890 0.0000                                                                           | 
|    t1/final/b[21]                           Rise  0.3890 0.0000                                                                           | 
|    t1/final/i_0/b[21]                       Rise  0.3890 0.0000                                                                           | 
|    t1/final/i_0/i_145/A2          NAND2_X1  Rise  0.3890 0.0000 0.0110          1.6642                                                    | 
|    t1/final/i_0/i_145/ZN          NAND2_X1  Fall  0.4130 0.0240 0.0150 0.688119 5.80495  6.49307           3       100                    | 
|    t1/final/i_0/i_30/A2           NAND2_X1  Fall  0.4130 0.0000 0.0150          1.50228                                                   | 
|    t1/final/i_0/i_30/ZN           NAND2_X1  Rise  0.4360 0.0230 0.0120 0.849463 2.18123  3.03069           1       100                    | 
|    t1/final/i_0/i_29/A            XOR2_X1   Rise  0.4360 0.0000 0.0120          2.23214                                                   | 
|    t1/final/i_0/i_29/Z            XOR2_X1   Fall  0.4510 0.0150 0.0080 0.421115 1.54936  1.97047           1       100                    | 
|    t1/final/i_0/i_28/A            INV_X1    Fall  0.4510 0.0000 0.0080          1.54936                                                   | 
|    t1/final/i_0/i_28/ZN           INV_X1    Rise  0.4710 0.0200 0.0140 0.92827  3.95134  4.87961           3       100                    | 
|    t1/final/i_0/p_0[21]                     Rise  0.4710 0.0000                                                                           | 
|    t1/final/sum[21]                         Rise  0.4710 0.0000                                                                           | 
|    t1/i_0_1_114/B                 MUX2_X1   Rise  0.4710 0.0000 0.0140          0.944775                                                  | 
|    t1/i_0_1_114/Z                 MUX2_X1   Rise  0.5070 0.0360 0.0080 0.376483 1.06234  1.43883           1       100                    | 
|    t1/out[52]                               Rise  0.5070 0.0000                                                                           | 
|    Register_inst3/in[52]                    Rise  0.5070 0.0000                                                                           | 
|    Register_inst3/out_reg[52]/D   DFF_X1    Rise  0.5070 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[52]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190             7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst2/clk_CTSPP_70             Rise  0.0360 0.0000                                                                                       | 
|    Register_inst2/CTS_L2_c28/A   CLKBUF_X2 Rise  0.0360 0.0000 0.0190                      1.40591                                     F             | 
|    Register_inst2/CTS_L2_c28/Z   CLKBUF_X2 Rise  0.1150 0.0790 0.0540             13.3578  30.3889  43.7467           32      100      F    K        | 
|    Register_inst2/clk_CTSPP_61             Rise  0.1150 0.0000                                                                                       | 
|    Register_inst3/clk_CTSPP_62             Rise  0.1150 0.0000                                                                                       | 
|    Register_inst3/out_reg[52]/CK DFF_X1    Rise  0.1200 0.0050 0.0540    0.0020            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1200 0.1200 | 
| library hold check                        |  0.0200 0.1400 | 
| data required time                        |  0.1400        | 
|                                           |                | 
| data arrival time                         |  0.5070        | 
| data required time                        | -0.1400        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3680        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[30]/D 
  
 Path Start Point : Register_inst1/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.175427 1.23817  1.4136            1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0350 0.0350 0.0180 7.65171  4.97392  12.6256           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60             Rise  0.0350 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A    CLKBUF_X3 Rise  0.0350 0.0000 0.0180          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z    CLKBUF_X3 Rise  0.1080 0.0730 0.0470 26.4189  27.4061  53.825            32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    Register_inst1/out_reg[0]/CK  DFF_X1    Rise  0.1120 0.0040 0.0470          0.949653                                    F             | 
|    Register_inst1/out_reg[0]/Q   DFF_X1    Rise  0.2220 0.1100 0.0190 0.942195 6.02187  6.96407           3       100      F             | 
|    Register_inst1/out[0]                   Rise  0.2220 0.0000                                                                           | 
|    t1/a[0]                                 Rise  0.2220 0.0000                                                                           | 
|    t1/i_4_0_1/A                  INV_X2    Rise  0.2220 0.0000 0.0190          3.25089                                                   | 
|    t1/i_4_0_1/ZN                 INV_X2    Fall  0.2810 0.0590 0.0430 27.7317  51.5068  79.2385           32      100                    | 
|    t1/i_4_0_1023/A2              NOR2_X2   Fall  0.3020 0.0210 0.0490          3.17833                                                   | 
|    t1/i_4_0_1023/ZN              NOR2_X2   Rise  0.3530 0.0510 0.0250 1.01713  5.38675  6.40388           4       100                    | 
|    t1/genblk1_28_p2/c[0]                   Rise  0.3530 0.0000                                                                           | 
|    t1/genblk1_28_p2/fa1/cin                Rise  0.3530 0.0000                                                                           | 
|    t1/genblk1_28_p2/fa1/i_0_3/A2 NAND2_X1  Rise  0.3530 0.0000 0.0250          1.6642                                                    | 
|    t1/genblk1_28_p2/fa1/i_0_3/ZN NAND2_X1  Fall  0.3730 0.0200 0.0090 0.536969 2.29288  2.82985           2       100                    | 
|    t1/genblk1_28_p2/fa1/i_0_6/B2 AOI21_X1  Fall  0.3730 0.0000 0.0090          1.40993                                                   | 
|    t1/genblk1_28_p2/fa1/i_0_6/ZN AOI21_X1  Rise  0.4130 0.0400 0.0220 0.220477 3.17833  3.3988            1       100                    | 
|    t1/genblk1_28_p2/fa1/i_0_7/A2 NOR2_X2   Rise  0.4130 0.0000 0.0220          3.34692                                                   | 
|    t1/genblk1_28_p2/fa1/i_0_7/ZN NOR2_X2   Fall  0.4270 0.0140 0.0060 0.515352 3.75408  4.26943           2       100                    | 
|    t1/genblk1_28_p2/fa1/sum                Fall  0.4270 0.0000                                                                           | 
|    t1/genblk1_28_p2/s1[1]                  Fall  0.4270 0.0000                                                                           | 
|    t1/genblk1_29_p2/a[1]                   Fall  0.4270 0.0000                                                                           | 
|    t1/genblk1_29_p2/ha1/x                  Fall  0.4270 0.0000                                                                           | 
|    t1/genblk1_29_p2/ha1/i_0_0/A  XOR2_X1   Fall  0.4270 0.0000 0.0060          2.18123                                                   | 
|    t1/genblk1_29_p2/ha1/i_0_0/Z  XOR2_X1   Rise  0.4700 0.0430 0.0350 0.576992 4.5894   5.16639           3       100                    | 
|    t1/genblk1_29_p2/ha1/sum                Rise  0.4700 0.0000                                                                           | 
|    t1/genblk1_29_p2/s1[0]                  Rise  0.4700 0.0000                                                                           | 
|    t1/i_0_1_92/B                 MUX2_X1   Rise  0.4700 0.0000 0.0350          0.944775                                                  | 
|    t1/i_0_1_92/Z                 MUX2_X1   Rise  0.5110 0.0410 0.0080 0.198498 1.06234  1.26084           1       100                    | 
|    t1/out[30]                              Rise  0.5110 0.0000                                                                           | 
|    Register_inst3/in[30]                   Rise  0.5110 0.0000                                                                           | 
|    Register_inst3/out_reg[30]/D  DFF_X1    Rise  0.5110 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[30]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190             7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst3/clk_CTSPP_72             Rise  0.0360 0.0000                                                                                       | 
|    Register_inst3/CTS_L2_c15/A   CLKBUF_X2 Rise  0.0360 0.0000 0.0190                      1.40591                                     F             | 
|    Register_inst3/CTS_L2_c15/Z   CLKBUF_X2 Rise  0.1170 0.0810 0.0580             20.485   25.6406  46.1256           27      100      F    K        | 
|    Register_inst3/out_reg[30]/CK DFF_X1    Rise  0.1240 0.0070 0.0580    0.0030            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1240 0.1240 | 
| library hold check                        |  0.0200 0.1440 | 
| data required time                        |  0.1440        | 
|                                           |                | 
| data arrival time                         |  0.5110        | 
| data required time                        | -0.1440        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3680        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[25]/D 
  
 Path Start Point : Register_inst1/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.0000             0.175427 1.23817  1.4136            1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000  0.0000 0.0000                      1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0350  0.0350 0.0180             7.65171  4.97392  12.6256           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60             Rise  0.0350  0.0000                                                                                       | 
|    Register_inst1/CTS_L2_c9/A    CLKBUF_X3 Rise  0.0350  0.0000 0.0180                      1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z    CLKBUF_X3 Rise  0.1080  0.0730 0.0470             26.4189  27.4061  53.825            32      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    Register_inst1/out_reg[0]/CK  DFF_X1    Rise  0.1120  0.0040 0.0470                      0.949653                                    F             | 
|    Register_inst1/out_reg[0]/Q   DFF_X1    Rise  0.2220  0.1100 0.0190             0.942195 6.02187  6.96407           3       100      F             | 
|    Register_inst1/out[0]                   Rise  0.2220  0.0000                                                                                       | 
|    t1/a[0]                                 Rise  0.2220  0.0000                                                                                       | 
|    t1/i_4_0_1/A                  INV_X2    Rise  0.2220  0.0000 0.0190                      3.25089                                                   | 
|    t1/i_4_0_1/ZN                 INV_X2    Fall  0.2810  0.0590 0.0430             27.7317  51.5068  79.2385           32      100                    | 
|    t1/i_4_0_825/A2               NOR2_X1   Fall  0.3020  0.0210 0.0480                      1.56385                                                   | 
|    t1/i_4_0_825/ZN               NOR2_X1   Rise  0.3630  0.0610 0.0340             0.727962 4.53839  5.26635           3       100                    | 
|    t1/genblk1_22_p2/c[0]                   Rise  0.3630  0.0000                                                                                       | 
|    t1/genblk1_22_p2/fa1/cin                Rise  0.3630  0.0000                                                                                       | 
|    t1/genblk1_22_p2/fa1/i_0_4/A1 NAND2_X1  Rise  0.3630  0.0000 0.0340                      1.59903                                                   | 
|    t1/genblk1_22_p2/fa1/i_0_4/ZN NAND2_X1  Fall  0.3820  0.0190 0.0090             0.479699 1.5292   2.0089            1       100                    | 
|    t1/genblk1_22_p2/fa1/i_0_0/A1 NAND2_X1  Fall  0.3820  0.0000 0.0090                      1.5292                                                    | 
|    t1/genblk1_22_p2/fa1/i_0_0/ZN NAND2_X1  Rise  0.4030  0.0210 0.0140             0.658866 3.64443  4.30329           2       100                    | 
|    t1/genblk1_22_p2/fa1/cout               Rise  0.4030  0.0000                                                                                       | 
|    t1/genblk1_22_p2/c1[1]                  Rise  0.4030  0.0000                                                                                       | 
|    t1/genblk1_23_p2/b[1]                   Rise  0.4030  0.0000                                                                                       | 
|    t1/genblk1_23_p2/fa1/y                  Rise  0.4030  0.0000                                                                                       | 
|    t1/genblk1_23_p2/fa1/i_0_2/A  XNOR2_X1  Rise  0.4030  0.0000 0.0140                      2.23275                                                   | 
|    t1/genblk1_23_p2/fa1/i_0_2/ZN XNOR2_X1  Fall  0.4230  0.0200 0.0110             0.45511  3.05606  3.51117           2       100                    | 
|    t1/genblk1_23_p2/fa1/sum                Fall  0.4230  0.0000                                                                                       | 
|    t1/genblk1_23_p2/s1[1]                  Fall  0.4230  0.0000                                                                                       | 
|    t1/genblk1_24_p2/a[1]                   Fall  0.4230  0.0000                                                                                       | 
|    t1/genblk1_24_p2/ha1/x                  Fall  0.4230  0.0000                                                                                       | 
|    t1/genblk1_24_p2/ha1/i_0_0/A  XOR2_X1   Fall  0.4230  0.0000 0.0110                      2.18123                                                   | 
|    t1/genblk1_24_p2/ha1/i_0_0/Z  XOR2_X1   Rise  0.4660  0.0430 0.0330             0.869543 3.84199  4.71153           3       100                    | 
|    t1/genblk1_24_p2/ha1/sum                Rise  0.4660  0.0000                                                                                       | 
|    t1/genblk1_24_p2/s1[0]                  Rise  0.4660  0.0000                                                                                       | 
|    t1/i_0_1_87/B                 MUX2_X1   Rise  0.4660  0.0000 0.0330                      0.944775                                                  | 
|    t1/i_0_1_87/Z                 MUX2_X1   Rise  0.5120  0.0460 0.0120             2.04431  1.06234  3.10665           1       100                    | 
|    t1/out[25]                              Rise  0.5120  0.0000                                                                                       | 
|    Register_inst3/in[25]                   Rise  0.5120  0.0000                                                                                       | 
|    Register_inst3/out_reg[25]/D  DFF_X1    Rise  0.5110 -0.0010 0.0120    -0.0010           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[25]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190             7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst3/clk_CTSPP_72             Rise  0.0360 0.0000                                                                                       | 
|    Register_inst3/CTS_L2_c15/A   CLKBUF_X2 Rise  0.0360 0.0000 0.0190                      1.40591                                     F             | 
|    Register_inst3/CTS_L2_c15/Z   CLKBUF_X2 Rise  0.1170 0.0810 0.0580             20.485   25.6406  46.1256           27      100      F    K        | 
|    Register_inst3/out_reg[25]/CK DFF_X1    Rise  0.1220 0.0050 0.0580    0.0030            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1220 0.1220 | 
| library hold check                        |  0.0210 0.1430 | 
| data required time                        |  0.1430        | 
|                                           |                | 
| data arrival time                         |  0.5110        | 
| data required time                        | -0.1430        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3690        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[27]/D 
  
 Path Start Point : Register_inst1/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.0000             0.175427 1.23817  1.4136            1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000  0.0000 0.0000                      1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0350  0.0350 0.0180             7.65171  4.97392  12.6256           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60             Rise  0.0350  0.0000                                                                                       | 
|    Register_inst1/CTS_L2_c9/A    CLKBUF_X3 Rise  0.0350  0.0000 0.0180                      1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z    CLKBUF_X3 Rise  0.1080  0.0730 0.0470             26.4189  27.4061  53.825            32      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    Register_inst1/out_reg[0]/CK  DFF_X1    Rise  0.1120  0.0040 0.0470                      0.949653                                    F             | 
|    Register_inst1/out_reg[0]/Q   DFF_X1    Rise  0.2220  0.1100 0.0190             0.942195 6.02187  6.96407           3       100      F             | 
|    Register_inst1/out[0]                   Rise  0.2220  0.0000                                                                                       | 
|    t1/a[0]                                 Rise  0.2220  0.0000                                                                                       | 
|    t1/i_4_0_1/A                  INV_X2    Rise  0.2220  0.0000 0.0190                      3.25089                                                   | 
|    t1/i_4_0_1/ZN                 INV_X2    Fall  0.2810  0.0590 0.0430             27.7317  51.5068  79.2385           32      100                    | 
|    t1/i_4_0_891/A2               NOR2_X1   Fall  0.3020  0.0210 0.0490                      1.56385                                                   | 
|    t1/i_4_0_891/ZN               NOR2_X1   Rise  0.3670  0.0650 0.0360             0.763008 5.11488  5.87789           3       100                    | 
|    t1/genblk1_24_p2/c[0]                   Rise  0.3670  0.0000                                                                                       | 
|    t1/genblk1_24_p2/fa1/cin                Rise  0.3670  0.0000                                                                                       | 
|    t1/genblk1_24_p2/fa1/i_0_4/A1 NAND2_X1  Rise  0.3670  0.0000 0.0360                      1.59903                                                   | 
|    t1/genblk1_24_p2/fa1/i_0_4/ZN NAND2_X1  Fall  0.3850  0.0180 0.0080             0.166439 1.5292   1.69563           1       100                    | 
|    t1/genblk1_24_p2/fa1/i_0_0/A1 NAND2_X1  Fall  0.3850  0.0000 0.0080                      1.5292                                                    | 
|    t1/genblk1_24_p2/fa1/i_0_0/ZN NAND2_X1  Rise  0.4060  0.0210 0.0150             1.02681  3.64443  4.67124           2       100                    | 
|    t1/genblk1_24_p2/fa1/cout               Rise  0.4060  0.0000                                                                                       | 
|    t1/genblk1_24_p2/c1[1]                  Rise  0.4060  0.0000                                                                                       | 
|    t1/genblk1_25_p2/b[1]                   Rise  0.4060  0.0000                                                                                       | 
|    t1/genblk1_25_p2/fa1/y                  Rise  0.4060  0.0000                                                                                       | 
|    t1/genblk1_25_p2/fa1/i_0_2/A  XNOR2_X1  Rise  0.4060  0.0000 0.0150                      2.23275                                                   | 
|    t1/genblk1_25_p2/fa1/i_0_2/ZN XNOR2_X1  Fall  0.4260  0.0200 0.0110             0.398049 3.05606  3.45411           2       100                    | 
|    t1/genblk1_25_p2/fa1/sum                Fall  0.4260  0.0000                                                                                       | 
|    t1/genblk1_25_p2/s1[1]                  Fall  0.4260  0.0000                                                                                       | 
|    t1/genblk1_26_p2/a[1]                   Fall  0.4260  0.0000                                                                                       | 
|    t1/genblk1_26_p2/ha1/x                  Fall  0.4260  0.0000                                                                                       | 
|    t1/genblk1_26_p2/ha1/i_0_0/A  XOR2_X1   Fall  0.4260  0.0000 0.0110                      2.18123                                                   | 
|    t1/genblk1_26_p2/ha1/i_0_0/Z  XOR2_X1   Rise  0.4690  0.0430 0.0330             0.87692  3.84199  4.71891           3       100                    | 
|    t1/genblk1_26_p2/ha1/sum                Rise  0.4690  0.0000                                                                                       | 
|    t1/genblk1_26_p2/s1[0]                  Rise  0.4690  0.0000                                                                                       | 
|    t1/i_0_1_89/B                 MUX2_X1   Rise  0.4690  0.0000 0.0330                      0.944775                                                  | 
|    t1/i_0_1_89/Z                 MUX2_X1   Rise  0.5130  0.0440 0.0100             1.24879  1.06234  2.31114           1       100                    | 
|    t1/out[27]                              Rise  0.5130  0.0000                                                                                       | 
|    Register_inst3/in[27]                   Rise  0.5130  0.0000                                                                                       | 
|    Register_inst3/out_reg[27]/D  DFF_X1    Rise  0.5120 -0.0010 0.0100    -0.0010           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[27]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190             7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst3/clk_CTSPP_72             Rise  0.0360 0.0000                                                                                       | 
|    Register_inst3/CTS_L2_c15/A   CLKBUF_X2 Rise  0.0360 0.0000 0.0190                      1.40591                                     F             | 
|    Register_inst3/CTS_L2_c15/Z   CLKBUF_X2 Rise  0.1170 0.0810 0.0580             20.485   25.6406  46.1256           27      100      F    K        | 
|    Register_inst3/out_reg[27]/CK DFF_X1    Rise  0.1240 0.0070 0.0580    0.0030            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1240 0.1240 | 
| library hold check                        |  0.0200 0.1440 | 
| data required time                        |  0.1440        | 
|                                           |                | 
| data arrival time                         |  0.5120        | 
| data required time                        | -0.1440        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3690        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[21]/D 
  
 Path Start Point : Register_inst1/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.0000             0.175427 1.23817  1.4136            1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000  0.0000 0.0000                      1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0350  0.0350 0.0180             7.65171  4.97392  12.6256           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60             Rise  0.0350  0.0000                                                                                       | 
|    Register_inst1/CTS_L2_c9/A    CLKBUF_X3 Rise  0.0350  0.0000 0.0180                      1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z    CLKBUF_X3 Rise  0.1080  0.0730 0.0470             26.4189  27.4061  53.825            32      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    Register_inst1/out_reg[0]/CK  DFF_X1    Rise  0.1120  0.0040 0.0470                      0.949653                                    F             | 
|    Register_inst1/out_reg[0]/Q   DFF_X1    Rise  0.2220  0.1100 0.0190             0.942195 6.02187  6.96407           3       100      F             | 
|    Register_inst1/out[0]                   Rise  0.2220  0.0000                                                                                       | 
|    t1/a[0]                                 Rise  0.2220  0.0000                                                                                       | 
|    t1/i_4_0_1/A                  INV_X2    Rise  0.2220  0.0000 0.0190                      3.25089                                                   | 
|    t1/i_4_0_1/ZN                 INV_X2    Fall  0.2810  0.0590 0.0430             27.7317  51.5068  79.2385           32      100                    | 
|    t1/i_4_0_693/A2               NOR2_X1   Fall  0.3010  0.0200 0.0480                      1.56385                                                   | 
|    t1/i_4_0_693/ZN               NOR2_X1   Rise  0.3650  0.0640 0.0350             0.632985 5.11488  5.74787           3       100                    | 
|    t1/genblk1_18_p2/c[0]                   Rise  0.3650  0.0000                                                                                       | 
|    t1/genblk1_18_p2/fa1/cin                Rise  0.3650  0.0000                                                                                       | 
|    t1/genblk1_18_p2/fa1/i_0_4/A1 NAND2_X1  Rise  0.3650  0.0000 0.0350                      1.59903                                                   | 
|    t1/genblk1_18_p2/fa1/i_0_4/ZN NAND2_X1  Fall  0.3830  0.0180 0.0080             0.31095  1.5292   1.84015           1       100                    | 
|    t1/genblk1_18_p2/fa1/i_0_0/A1 NAND2_X1  Fall  0.3830  0.0000 0.0080                      1.5292                                                    | 
|    t1/genblk1_18_p2/fa1/i_0_0/ZN NAND2_X1  Rise  0.4050  0.0220 0.0150             1.20105  3.64443  4.84548           2       100                    | 
|    t1/genblk1_18_p2/fa1/cout               Rise  0.4050  0.0000                                                                                       | 
|    t1/genblk1_18_p2/c1[1]                  Rise  0.4050  0.0000                                                                                       | 
|    t1/genblk1_19_p2/b[1]                   Rise  0.4050  0.0000                                                                                       | 
|    t1/genblk1_19_p2/fa1/y                  Rise  0.4050  0.0000                                                                                       | 
|    t1/genblk1_19_p2/fa1/i_0_2/A  XNOR2_X1  Rise  0.4050  0.0000 0.0150                      2.23275                                                   | 
|    t1/genblk1_19_p2/fa1/i_0_2/ZN XNOR2_X1  Fall  0.4250  0.0200 0.0110             0.591722 3.05606  3.64779           2       100                    | 
|    t1/genblk1_19_p2/fa1/sum                Fall  0.4250  0.0000                                                                                       | 
|    t1/genblk1_19_p2/s1[1]                  Fall  0.4250  0.0000                                                                                       | 
|    t1/genblk1_20_p2/a[1]                   Fall  0.4250  0.0000                                                                                       | 
|    t1/genblk1_20_p2/ha1/x                  Fall  0.4250  0.0000                                                                                       | 
|    t1/genblk1_20_p2/ha1/i_0_0/A  XOR2_X1   Fall  0.4250  0.0000 0.0110                      2.18123                                                   | 
|    t1/genblk1_20_p2/ha1/i_0_0/Z  XOR2_X1   Rise  0.4730  0.0480 0.0380             1.96814  3.84199  5.81013           3       100                    | 
|    t1/genblk1_20_p2/ha1/sum                Rise  0.4730  0.0000                                                                                       | 
|    t1/genblk1_20_p2/s1[0]                  Rise  0.4730  0.0000                                                                                       | 
|    t1/i_0_1_83/B                 MUX2_X1   Rise  0.4690 -0.0040 0.0380    -0.0040           0.944775                                                  | 
|    t1/i_0_1_83/Z                 MUX2_X1   Rise  0.5160  0.0470 0.0110             1.80198  1.06234  2.86432           1       100                    | 
|    t1/out[21]                              Rise  0.5160  0.0000                                                                                       | 
|    Register_inst3/in[21]                   Rise  0.5160  0.0000                                                                                       | 
|    Register_inst3/out_reg[21]/D  DFF_X1    Rise  0.5150 -0.0010 0.0110    -0.0010           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[21]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190             7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst3/clk_CTSPP_72             Rise  0.0360 0.0000                                                                                       | 
|    Register_inst3/CTS_L2_c15/A   CLKBUF_X2 Rise  0.0360 0.0000 0.0190                      1.40591                                     F             | 
|    Register_inst3/CTS_L2_c15/Z   CLKBUF_X2 Rise  0.1170 0.0810 0.0580             20.485   25.6406  46.1256           27      100      F    K        | 
|    Register_inst3/out_reg[21]/CK DFF_X1    Rise  0.1260 0.0090 0.0580    0.0030            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1260 0.1260 | 
| library hold check                        |  0.0210 0.1470 | 
| data required time                        |  0.1470        | 
|                                           |                | 
| data arrival time                         |  0.5150        | 
| data required time                        | -0.1470        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3690        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[22]/D 
  
 Path Start Point : Register_inst1/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.175427 1.23817  1.4136            1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0350 0.0350 0.0180 7.65171  4.97392  12.6256           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60             Rise  0.0350 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A    CLKBUF_X3 Rise  0.0350 0.0000 0.0180          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z    CLKBUF_X3 Rise  0.1080 0.0730 0.0470 26.4189  27.4061  53.825            32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    Register_inst1/out_reg[0]/CK  DFF_X1    Rise  0.1120 0.0040 0.0470          0.949653                                    F             | 
|    Register_inst1/out_reg[0]/Q   DFF_X1    Rise  0.2220 0.1100 0.0190 0.942195 6.02187  6.96407           3       100      F             | 
|    Register_inst1/out[0]                   Rise  0.2220 0.0000                                                                           | 
|    t1/a[0]                                 Rise  0.2220 0.0000                                                                           | 
|    t1/i_4_0_1/A                  INV_X2    Rise  0.2220 0.0000 0.0190          3.25089                                                   | 
|    t1/i_4_0_1/ZN                 INV_X2    Fall  0.2810 0.0590 0.0430 27.7317  51.5068  79.2385           32      100                    | 
|    t1/i_4_0_759/A2               NOR2_X1   Fall  0.3010 0.0200 0.0480          1.56385                                                   | 
|    t1/i_4_0_759/ZN               NOR2_X1   Rise  0.3660 0.0650 0.0370 0.674656 5.35719  6.03185           3       100                    | 
|    t1/genblk1_20_p2/c[0]                   Rise  0.3660 0.0000                                                                           | 
|    t1/genblk1_20_p2/fa1/cin                Rise  0.3660 0.0000                                                                           | 
|    t1/genblk1_20_p2/fa1/i_0_3/B  XNOR2_X1  Rise  0.3660 0.0000 0.0370          2.57361                                                   | 
|    t1/genblk1_20_p2/fa1/i_0_3/ZN XNOR2_X1  Fall  0.3950 0.0290 0.0110 0.640502 2.98275  3.62325           2       100                    | 
|    t1/genblk1_20_p2/fa1/i_0_5/A  INV_X1    Fall  0.3950 0.0000 0.0110          1.54936                                                   | 
|    t1/genblk1_20_p2/fa1/i_0_5/ZN INV_X1    Rise  0.4080 0.0130 0.0080 0.157491 1.52031  1.6778            1       100                    | 
|    t1/genblk1_20_p2/fa1/i_0_6/B2 AOI22_X1  Rise  0.4080 0.0000 0.0080          1.62303                                                   | 
|    t1/genblk1_20_p2/fa1/i_0_6/ZN AOI22_X1  Fall  0.4310 0.0230 0.0110 0.81824  3.05606  3.8743            2       100                    | 
|    t1/genblk1_20_p2/fa1/sum                Fall  0.4310 0.0000                                                                           | 
|    t1/genblk1_20_p2/s1[1]                  Fall  0.4310 0.0000                                                                           | 
|    t1/genblk1_21_p2/a[1]                   Fall  0.4310 0.0000                                                                           | 
|    t1/genblk1_21_p2/ha1/x                  Fall  0.4310 0.0000                                                                           | 
|    t1/genblk1_21_p2/ha1/i_0_0/A  XOR2_X1   Fall  0.4310 0.0000 0.0110          2.18123                                                   | 
|    t1/genblk1_21_p2/ha1/i_0_0/Z  XOR2_X1   Rise  0.4740 0.0430 0.0330 0.939832 3.84199  4.78182           3       100                    | 
|    t1/genblk1_21_p2/ha1/sum                Rise  0.4740 0.0000                                                                           | 
|    t1/genblk1_21_p2/s1[0]                  Rise  0.4740 0.0000                                                                           | 
|    t1/i_0_1_84/B                 MUX2_X1   Rise  0.4740 0.0000 0.0330          0.944775                                                  | 
|    t1/i_0_1_84/Z                 MUX2_X1   Rise  0.5160 0.0420 0.0090 0.487827 1.06234  1.55017           1       100                    | 
|    t1/out[22]                              Rise  0.5160 0.0000                                                                           | 
|    Register_inst3/in[22]                   Rise  0.5160 0.0000                                                                           | 
|    Register_inst3/out_reg[22]/D  DFF_X1    Rise  0.5160 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[22]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190             7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst3/clk_CTSPP_72             Rise  0.0360 0.0000                                                                                       | 
|    Register_inst3/CTS_L2_c15/A   CLKBUF_X2 Rise  0.0360 0.0000 0.0190                      1.40591                                     F             | 
|    Register_inst3/CTS_L2_c15/Z   CLKBUF_X2 Rise  0.1170 0.0810 0.0580             20.485   25.6406  46.1256           27      100      F    K        | 
|    Register_inst3/out_reg[22]/CK DFF_X1    Rise  0.1260 0.0090 0.0580    0.0030            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1260 0.1260 | 
| library hold check                        |  0.0200 0.1460 | 
| data required time                        |  0.1460        | 
|                                           |                | 
| data arrival time                         |  0.5160        | 
| data required time                        | -0.1460        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3710        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[10]/D 
  
 Path Start Point : Register_inst1/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000  0.0000 0.0000             0.175427 1.23817  1.4136            1       100      c    K        | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000  0.0000 0.0000                      1.40591                                     F             | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0350  0.0350 0.0180             7.65171  4.97392  12.6256           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60            Rise  0.0350  0.0000                                                                                       | 
|    Register_inst1/CTS_L2_c9/A   CLKBUF_X3 Rise  0.0350  0.0000 0.0180                      1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z   CLKBUF_X3 Rise  0.1080  0.0730 0.0470             26.4189  27.4061  53.825            32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    Register_inst1/out_reg[0]/CK DFF_X1    Rise  0.1120  0.0040 0.0470                      0.949653                                    F             | 
|    Register_inst1/out_reg[0]/Q  DFF_X1    Rise  0.2220  0.1100 0.0190             0.942195 6.02187  6.96407           3       100      F             | 
|    Register_inst1/out[0]                  Rise  0.2220  0.0000                                                                                       | 
|    t1/a[0]                                Rise  0.2220  0.0000                                                                                       | 
|    t1/i_4_0_1/A                 INV_X2    Rise  0.2220  0.0000 0.0190                      3.25089                                                   | 
|    t1/i_4_0_1/ZN                INV_X2    Fall  0.2810  0.0590 0.0430             27.7317  51.5068  79.2385           32      100                    | 
|    t1/i_4_0_330/A2              NOR2_X1   Fall  0.2940  0.0130 0.0450                      1.56385                                                   | 
|    t1/i_4_0_330/ZN              NOR2_X1   Rise  0.3580  0.0640 0.0350             0.805444 5.11488  5.92033           3       100                    | 
|    t1/genblk1_7_p2/c[0]                   Rise  0.3580  0.0000                                                                                       | 
|    t1/genblk1_7_p2/fa1/cin                Rise  0.3580  0.0000                                                                                       | 
|    t1/genblk1_7_p2/fa1/i_0_4/A1 NAND2_X1  Rise  0.3580  0.0000 0.0350                      1.59903                                                   | 
|    t1/genblk1_7_p2/fa1/i_0_4/ZN NAND2_X1  Fall  0.3760  0.0180 0.0080             0.198634 1.5292   1.72783           1       100                    | 
|    t1/genblk1_7_p2/fa1/i_0_0/A1 NAND2_X1  Fall  0.3760  0.0000 0.0080                      1.5292                                                    | 
|    t1/genblk1_7_p2/fa1/i_0_0/ZN NAND2_X1  Rise  0.3970  0.0210 0.0150             1.01582  3.64443  4.66025           2       100                    | 
|    t1/genblk1_7_p2/fa1/cout               Rise  0.3970  0.0000                                                                                       | 
|    t1/genblk1_7_p2/c1[1]                  Rise  0.3970  0.0000                                                                                       | 
|    t1/genblk1_8_p2/b[1]                   Rise  0.3970  0.0000                                                                                       | 
|    t1/genblk1_8_p2/fa1/y                  Rise  0.3970  0.0000                                                                                       | 
|    t1/genblk1_8_p2/fa1/i_0_2/A  XNOR2_X1  Rise  0.3970  0.0000 0.0150                      2.23275                                                   | 
|    t1/genblk1_8_p2/fa1/i_0_2/ZN XNOR2_X1  Fall  0.4190  0.0220 0.0120             1.23766  3.05606  4.29373           2       100                    | 
|    t1/genblk1_8_p2/fa1/sum                Fall  0.4190  0.0000                                                                                       | 
|    t1/genblk1_8_p2/s1[1]                  Fall  0.4190  0.0000                                                                                       | 
|    t1/genblk1_9_p2/a[1]                   Fall  0.4190  0.0000                                                                                       | 
|    t1/genblk1_9_p2/ha1/x                  Fall  0.4190  0.0000                                                                                       | 
|    t1/genblk1_9_p2/ha1/i_0_0/A  XOR2_X1   Fall  0.4180 -0.0010 0.0120    -0.0010           2.18123                                                   | 
|    t1/genblk1_9_p2/ha1/i_0_0/Z  XOR2_X1   Rise  0.4630  0.0450 0.0340             1.24409  3.84199  5.08609           3       100                    | 
|    t1/genblk1_9_p2/ha1/sum                Rise  0.4630  0.0000                                                                                       | 
|    t1/genblk1_9_p2/s1[0]                  Rise  0.4630  0.0000                                                                                       | 
|    t1/i_0_1_72/B                MUX2_X1   Rise  0.4630  0.0000 0.0340                      0.944775                                                  | 
|    t1/i_0_1_72/Z                MUX2_X1   Rise  0.5090  0.0460 0.0120             1.87298  1.06234  2.93532           1       100                    | 
|    t1/out[10]                             Rise  0.5090  0.0000                                                                                       | 
|    Register_inst3/in[10]                  Rise  0.5090  0.0000                                                                                       | 
|    Register_inst3/out_reg[10]/D DFF_X1    Rise  0.5080 -0.0010 0.0120    -0.0010           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[10]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60             Rise  0.0360 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A    CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z    CLKBUF_X3 Rise  0.1120 0.0760 0.0490 26.4189  30.3889  56.8078           32      100      F    K        | 
|    Register_inst1/clk_CTSPP_23             Rise  0.1120 0.0000                                                                           | 
|    Register_inst3/clk_CTSPP_21             Rise  0.1120 0.0000                                                                           | 
|    Register_inst3/out_reg[10]/CK DFF_X1    Rise  0.1170 0.0050 0.0490          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1170 0.1170 | 
| library hold check                        |  0.0200 0.1370 | 
| data required time                        |  0.1370        | 
|                                           |                | 
| data arrival time                         |  0.5080        | 
| data required time                        | -0.1370        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3720        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[11]/D 
  
 Path Start Point : Register_inst1/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.175427 1.23817  1.4136            1       100      c    K        | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0350 0.0350 0.0180 7.65171  4.97392  12.6256           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60            Rise  0.0350 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A   CLKBUF_X3 Rise  0.0350 0.0000 0.0180          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z   CLKBUF_X3 Rise  0.1080 0.0730 0.0470 26.4189  27.4061  53.825            32      100      F    K        | 
| Data Path:                                                                                                                              | 
|    Register_inst1/out_reg[0]/CK DFF_X1    Rise  0.1120 0.0040 0.0470          0.949653                                    F             | 
|    Register_inst1/out_reg[0]/Q  DFF_X1    Rise  0.2220 0.1100 0.0190 0.942195 6.02187  6.96407           3       100      F             | 
|    Register_inst1/out[0]                  Rise  0.2220 0.0000                                                                           | 
|    t1/a[0]                                Rise  0.2220 0.0000                                                                           | 
|    t1/i_4_0_1/A                 INV_X2    Rise  0.2220 0.0000 0.0190          3.25089                                                   | 
|    t1/i_4_0_1/ZN                INV_X2    Fall  0.2810 0.0590 0.0430 27.7317  51.5068  79.2385           32      100                    | 
|    t1/i_4_0_363/A2              NOR2_X1   Fall  0.2960 0.0150 0.0460          1.56385                                                   | 
|    t1/i_4_0_363/ZN              NOR2_X1   Rise  0.3590 0.0630 0.0360 0.677939 5.11488  5.79282           3       100                    | 
|    t1/genblk1_8_p2/c[0]                   Rise  0.3590 0.0000                                                                           | 
|    t1/genblk1_8_p2/fa1/cin                Rise  0.3590 0.0000                                                                           | 
|    t1/genblk1_8_p2/fa1/i_0_4/A1 NAND2_X1  Rise  0.3590 0.0000 0.0360          1.59903                                                   | 
|    t1/genblk1_8_p2/fa1/i_0_4/ZN NAND2_X1  Fall  0.3770 0.0180 0.0080 0.246612 1.5292   1.77581           1       100                    | 
|    t1/genblk1_8_p2/fa1/i_0_0/A1 NAND2_X1  Fall  0.3770 0.0000 0.0080          1.5292                                                    | 
|    t1/genblk1_8_p2/fa1/i_0_0/ZN NAND2_X1  Rise  0.4000 0.0230 0.0160 1.66272  3.64443  5.30715           2       100                    | 
|    t1/genblk1_8_p2/fa1/cout               Rise  0.4000 0.0000                                                                           | 
|    t1/genblk1_8_p2/c1[1]                  Rise  0.4000 0.0000                                                                           | 
|    t1/genblk1_9_p2/b[1]                   Rise  0.4000 0.0000                                                                           | 
|    t1/genblk1_9_p2/fa1/y                  Rise  0.4000 0.0000                                                                           | 
|    t1/genblk1_9_p2/fa1/i_0_2/A  XNOR2_X1  Rise  0.4000 0.0000 0.0160          2.23275                                                   | 
|    t1/genblk1_9_p2/fa1/i_0_2/ZN XNOR2_X1  Fall  0.4200 0.0200 0.0110 0.454705 3.05606  3.51077           2       100                    | 
|    t1/genblk1_9_p2/fa1/sum                Fall  0.4200 0.0000                                                                           | 
|    t1/genblk1_9_p2/s1[1]                  Fall  0.4200 0.0000                                                                           | 
|    t1/genblk1_10_p2/a[1]                  Fall  0.4200 0.0000                                                                           | 
|    t1/genblk1_10_p2/ha1/x                 Fall  0.4200 0.0000                                                                           | 
|    t1/genblk1_10_p2/ha1/i_0_0/A XOR2_X1   Fall  0.4200 0.0000 0.0110          2.18123                                                   | 
|    t1/genblk1_10_p2/ha1/i_0_0/Z XOR2_X1   Rise  0.4640 0.0440 0.0340 1.09221  3.84199  4.9342            3       100                    | 
|    t1/genblk1_10_p2/ha1/sum               Rise  0.4640 0.0000                                                                           | 
|    t1/genblk1_10_p2/s1[0]                 Rise  0.4640 0.0000                                                                           | 
|    t1/i_0_1_73/B                MUX2_X1   Rise  0.4640 0.0000 0.0340          0.944775                                                  | 
|    t1/i_0_1_73/Z                MUX2_X1   Rise  0.5090 0.0450 0.0110 1.50809  1.06234  2.57043           1       100                    | 
|    t1/out[11]                             Rise  0.5090 0.0000                                                                           | 
|    Register_inst3/in[11]                  Rise  0.5090 0.0000                                                                           | 
|    Register_inst3/out_reg[11]/D DFF_X1    Rise  0.5090 0.0000 0.0110          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[11]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.175427 1.40591  1.58134           1       100      c    K        | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0360 0.0360 0.0190 7.65171  5.65415  13.3059           4       100      F    K        | 
|    Register_inst1/clk_CTSPP_60             Rise  0.0360 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A    CLKBUF_X3 Rise  0.0360 0.0000 0.0190          1.42116                                     F             | 
|    Register_inst1/CTS_L2_c9/Z    CLKBUF_X3 Rise  0.1120 0.0760 0.0490 26.4189  30.3889  56.8078           32      100      F    K        | 
|    Register_inst1/clk_CTSPP_23             Rise  0.1120 0.0000                                                                           | 
|    Register_inst3/clk_CTSPP_21             Rise  0.1120 0.0000                                                                           | 
|    Register_inst3/out_reg[11]/CK DFF_X1    Rise  0.1170 0.0050 0.0490          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1170 0.1170 | 
| library hold check                        |  0.0200 0.1370 | 
| data required time                        |  0.1370        | 
|                                           |                | 
| data arrival time                         |  0.5090        | 
| data required time                        | -0.1370        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.3730        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 534M, CVMEM - 1693M, PVMEM - 1845M)
