Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 14:13:18 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/NonUniformILP/iir_sos16_NonUniformILP_18_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.509ns  (required time - arrival time)
  Source:                 Delay1No13_instance/Y_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum13_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 0.954ns (28.158%)  route 2.434ns (71.842%))
  Logic Levels:           8  (CARRY8=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.811ns = ( 5.811 - 4.000 ) 
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.325ns (routing 0.170ns, distribution 1.155ns)
  Clock Net Delay (Destination): 1.151ns (routing 0.155ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=20136, routed)       1.325     2.276    Delay1No13_instance/clk_IBUF_BUFG
    SLICE_X156Y470       FDCE                                         r  Delay1No13_instance/Y_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y470       FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.355 r  Delay1No13_instance/Y_reg[28]/Q
                         net (fo=8, routed)           0.589     2.944    Delay1No12_instance/Y_reg[33]_0[28]
    SLICE_X153Y449       LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     3.093 r  Delay1No12_instance/geqOp_carry__0_i_10__2/O
                         net (fo=1, routed)           0.008     3.101    Sum13_0_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[6]
    SLICE_X153Y449       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     3.216 r  Sum13_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.052     3.268    Sum13_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X153Y450       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.320 r  Sum13_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.457     3.777    Delay1No12_instance/CO[0]
    SLICE_X156Y453       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.135     3.912 r  Delay1No12_instance/shiftedFracY_d1[32]_i_7__2/O
                         net (fo=4, routed)           0.226     4.138    Delay1No12_instance/shiftedFracY_d1[32]_i_7__2_n_0
    SLICE_X156Y453       LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     4.228 r  Delay1No12_instance/shiftedFracY_d1[12]_i_3__2/O
                         net (fo=33, routed)          0.530     4.758    Delay1No13_instance/shiftVal__5[0]
    SLICE_X153Y447       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     4.854 r  Delay1No13_instance/shiftedFracY_d1[35]_i_2__2/O
                         net (fo=4, routed)           0.329     5.183    Delay1No13_instance/Sum13_0_impl_instance/level2[12]
    SLICE_X156Y447       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     5.333 r  Delay1No13_instance/shiftedFracY_d1[31]_i_3__2/O
                         net (fo=2, routed)           0.177     5.510    Delay1No12_instance/Y_reg[26]_0[8]
    SLICE_X156Y445       LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.088     5.598 r  Delay1No12_instance/shiftedFracY_d1[15]_i_1__2/O
                         net (fo=1, routed)           0.066     5.664    Sum13_0_impl_instance/FPAddSubOp_instance/shiftedFracY[4]
    SLICE_X156Y445       FDRE                                         r  Sum13_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=20136, routed)       1.151     5.811    Sum13_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X156Y445       FDRE                                         r  Sum13_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[15]/C
                         clock pessimism              0.372     6.183    
                         clock uncertainty           -0.035     6.147    
    SLICE_X156Y445       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     6.172    Sum13_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[15]
  -------------------------------------------------------------------
                         required time                          6.172    
                         arrival time                          -5.664    
  -------------------------------------------------------------------
                         slack                                  0.509    




