<html><body><h1>RISC-V ISA Coverage Report for file test.riscv-32.exe </h1><p><small>This report is automatically created by <b>riscisacoverage</b> tool. Check <a href="https://github.com/davidcastells/riscvisacoverage">https://github.com/davidcastells/riscvisacoverage</a> </small></p><br><table><tr><td>File Path:</td><td>test.riscv-32.exe</td><tr><td>Report date:</td><td>20/07/2022 09:53:31</td><tr><td>Elf class:</td><td>32</td><tr><td>Code Length:</td><td>13836</td></table><table><tr><td valign="top"><h2>RV32I</h2><table border="1"><head><tr><td>Instruction</td><td>Used</td><td>Count</td></tr></head><tr><td>LUI</td><td>Yes</td><td>54</td></tr><tr><td>AUIPC</td><td>Yes</td><td>7</td></tr><tr><td>JAL</td><td>Yes</td><td>264</td></tr><tr><td>JALR</td><td>Yes</td><td>119</td></tr><tr><td>BEQ</td><td>Yes</td><td>167</td></tr><tr><td>BNE</td><td>Yes</td><td>85</td></tr><tr><td>BLT</td><td>Yes</td><td>33</td></tr><tr><td>BGE</td><td>Yes</td><td>21</td></tr><tr><td>BLTU</td><td>Yes</td><td>50</td></tr><tr><td>BGEU</td><td>Yes</td><td>32</td></tr><tr><td>LB</td><td></td><td></td></tr><tr><td>LH</td><td>Yes</td><td>28</td></tr><tr><td>LW</td><td>Yes</td><td>594</td></tr><tr><td>LBU</td><td>Yes</td><td>14</td></tr><tr><td>LHU</td><td>Yes</td><td>19</td></tr><tr><td>SB</td><td>Yes</td><td>21</td></tr><tr><td>SH</td><td>Yes</td><td>25</td></tr><tr><td>SW</td><td>Yes</td><td>522</td></tr><tr><td>ADDI</td><td>Yes</td><td>933</td></tr><tr><td>SLTI</td><td></td><td></td></tr><tr><td>SLTIU</td><td>Yes</td><td>1</td></tr><tr><td>XORI</td><td>Yes</td><td>5</td></tr><tr><td>ORI</td><td>Yes</td><td>34</td></tr><tr><td>ANDI</td><td>Yes</td><td>93</td></tr><tr><td>SLLI</td><td>Yes</td><td>50</td></tr><tr><td>SRLI</td><td>Yes</td><td>30</td></tr><tr><td>SRAI</td><td>Yes</td><td>14</td></tr><tr><td>ADD</td><td>Yes</td><td>104</td></tr><tr><td>SUB</td><td>Yes</td><td>71</td></tr><tr><td>SLL</td><td>Yes</td><td>8</td></tr><tr><td>SLT</td><td></td><td></td></tr><tr><td>SLTU</td><td>Yes</td><td>1</td></tr><tr><td>XOR</td><td>Yes</td><td>2</td></tr><tr><td>SRL</td><td></td><td></td></tr><tr><td>SRA</td><td></td><td></td></tr><tr><td>OR</td><td>Yes</td><td>25</td></tr><tr><td>AND</td><td>Yes</td><td>25</td></tr><tr><td>FENCE</td><td></td><td></td></tr><tr><td>FENCE.I</td><td></td><td></td></tr><tr><td>ECALL</td><td>Yes</td><td>8</td></tr><tr><td>EBREAK</td><td></td><td></td></tr><tr><td>CSRRW</td><td></td><td></td></tr><tr><td>CSRRS</td><td></td><td></td></tr><tr><td>CSRRC</td><td></td><td></td></tr><tr><td>CSRRWI</td><td></td><td></td></tr><tr><td>CSRRSI</td><td></td><td></td></tr><tr><td>CSRRCI</td><td></td><td></td></tr></table><p>RV32I ISA instructions: 47<br/>Implemented instructions: 33 (70.21\%)</p></td><td valign="top"><h2>RV32M</h2><table border="1"><head><tr><td>Instruction</td><td>Used</td><td>Count</td></tr></head><tr><td>MUL</td><td></td><td></td></tr><tr><td>MULH</td><td></td><td></td></tr><tr><td>MULHSU</td><td></td><td></td></tr><tr><td>MULHU</td><td></td><td></td></tr><tr><td>DIV</td><td></td><td></td></tr><tr><td>DIVU</td><td></td><td></td></tr><tr><td>REM</td><td></td><td></td></tr><tr><td>REMU</td><td></td><td></td></tr></table><p>RV32M ISA instructions: 8<br/>Implemented instructions: 0 (0.00\%)</p></td></tr></table><h2>Instructions</h2><p>AUIPC ADDI SH SLTIU SB SLL ORI ECALL BLTU ADD BLT SUB SRAI XORI LW BGE XOR LUI BNE SLTU OR LBU SRLI SW LH JALR JAL SLLI ANDI BEQ BGEU AND LHU </p><h2>Registers</h2><table border="1"><head><tr><td>Register</td><td>Used</td></tr></head><tr><td>r0</td><td>Yes</td></tr><tr><td>r1</td><td>Yes</td></tr><tr><td>r2</td><td>Yes</td></tr><tr><td>r3</td><td>Yes</td></tr><tr><td>r4</td><td></td></tr><tr><td>r5</td><td>Yes</td></tr><tr><td>r6</td><td>Yes</td></tr><tr><td>r7</td><td>Yes</td></tr><tr><td>r8</td><td>Yes</td></tr><tr><td>r9</td><td>Yes</td></tr><tr><td>r10</td><td>Yes</td></tr><tr><td>r11</td><td>Yes</td></tr><tr><td>r12</td><td>Yes</td></tr><tr><td>r13</td><td>Yes</td></tr><tr><td>r14</td><td>Yes</td></tr><tr><td>r15</td><td>Yes</td></tr><tr><td>r16</td><td>Yes</td></tr><tr><td>r17</td><td>Yes</td></tr><tr><td>r18</td><td>Yes</td></tr><tr><td>r19</td><td>Yes</td></tr><tr><td>r20</td><td>Yes</td></tr><tr><td>r21</td><td>Yes</td></tr><tr><td>r22</td><td>Yes</td></tr><tr><td>r23</td><td>Yes</td></tr><tr><td>r24</td><td>Yes</td></tr><tr><td>r25</td><td>Yes</td></tr><tr><td>r26</td><td>Yes</td></tr><tr><td>r27</td><td></td></tr><tr><td>r28</td><td>Yes</td></tr><tr><td>r29</td><td>Yes</td></tr><tr><td>r30</td><td>Yes</td></tr><tr><td>r31</td><td>Yes</td></tr></table><p>RISCV Registers: 32<br/>Used Registers: 30 (93.75\%)</p><h2>ELF Section Information</h2><table><tr><td>Section Name</td></tr>
<tr><td></td></tr>
<tr><td>.text</td></tr>
<tr><td>.rodata</td></tr>
<tr><td>.eh_frame</td></tr>
<tr><td>.init_array</td></tr>
<tr><td>.fini_array</td></tr>
<tr><td>.data</td></tr>
<tr><td>.sdata</td></tr>
<tr><td>.sbss</td></tr>
<tr><td>.bss</td></tr>
<tr><td>.comment</td></tr>
<tr><td>.riscv.attributes</td></tr>
<tr><td>.debug_aranges</td></tr>
<tr><td>.debug_info</td></tr>
<tr><td>.debug_abbrev</td></tr>
<tr><td>.debug_line</td></tr>
<tr><td>.debug_str</td></tr>
<tr><td>.symtab</td></tr>
<tr><td>.strtab</td></tr>
<tr><td>.shstrtab</td></tr>
</table></body></html>