1. INTRODUCTION
2. ON-CHIP WISHBONE BUS ARCHITECTURE
2.1 Background
2.2 Interfaces
2.3 WISHBONE Protocols
2.4 Signal Mapping
3. SOC BUSES OVERVIEW
3.1 AMBA
3.2 Core Connect
3.3 AVALON
4. COMPARISON OF SoC BUSES
4.1 Nature of the Open Source/Standard
4.2 Architecture
4.3 Topology
4.4 Synchronicity
4.5 Arbitration
4.6 Bus Width
4.7 Operating Frequency
4.8 Data Transfer
5. CONCLUSION