#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5e24d8499f60 .scope module, "test" "test" 2 1;
 .timescale 0 0;
L_0x5e24d84d6060 .functor BUFZ 8, v0x5e24d84d32d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5e24d84d60d0 .functor BUFZ 8, v0x5e24d84d3870_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5e24d84d52d0_0 .var "add_a_dir_test_failed", 0 0;
v0x5e24d84d5390_0 .var "clk", 0 0;
v0x5e24d84d5450_0 .var "jeq_test_1_failed", 0 0;
v0x5e24d84d54f0_0 .var "mem_sequence_test_failed", 0 0;
v0x5e24d84d5590_0 .net "regA_out", 7 0, L_0x5e24d84d6060;  1 drivers
v0x5e24d84d56c0_0 .net "regB_out", 7 0, L_0x5e24d84d60d0;  1 drivers
S_0x5e24d83fff80 .scope module, "Comp" "computer" 2 15, 3 1 0, S_0x5e24d8499f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "alu_out_bus";
v0x5e24d84d3f40_0 .net "alu_flags_bus", 3 0, v0x5e24d8498090_0;  1 drivers
v0x5e24d84d4000_0 .net "alu_out_bus", 7 0, v0x5e24d83fb590_0;  1 drivers
v0x5e24d84d4150_0 .net "clk", 0 0, v0x5e24d84d5390_0;  1 drivers
v0x5e24d84d41f0_0 .net "cu_loadA_out", 0 0, v0x5e24d84cf550_0;  1 drivers
v0x5e24d84d4290_0 .net "cu_loadB_out", 0 0, v0x5e24d84cf5f0_0;  1 drivers
v0x5e24d84d43d0_0 .net "cu_pcload_out", 0 0, v0x5e24d84cf690_0;  1 drivers
v0x5e24d84d44c0_0 .net "cu_s_out", 2 0, v0x5e24d84cf490_0;  1 drivers
v0x5e24d84d45b0_0 .net "cu_sa_out", 1 0, v0x5e24d84cf880_0;  1 drivers
v0x5e24d84d46c0_0 .net "cu_sb_out", 1 0, v0x5e24d84cf960_0;  1 drivers
v0x5e24d84d4810_0 .net "cu_sdata_out", 0 0, v0x5e24d84cfa40_0;  1 drivers
v0x5e24d84d4900_0 .net "cu_wren_out", 0 0, v0x5e24d84cf3b0_0;  1 drivers
v0x5e24d84d49f0_0 .net "datmem_out_bus", 7 0, L_0x5e24d84d5fa0;  1 drivers
v0x5e24d84d4b00_0 .net "im_out_bus", 14 0, L_0x5e24d84d5a90;  1 drivers
v0x5e24d84d4bc0_0 .net "muxA_out_bus", 7 0, v0x5e24d84d1b60_0;  1 drivers
v0x5e24d84d4cb0_0 .net "muxB_out_bus", 7 0, v0x5e24d84d24c0_0;  1 drivers
v0x5e24d84d4dc0_0 .net "mux_data_out_bus", 7 0, v0x5e24d84d2be0_0;  1 drivers
v0x5e24d84d4ed0_0 .net "pc_out_bus", 7 0, v0x5e24d84d11d0_0;  1 drivers
v0x5e24d84d4fe0_0 .net "regA_out_bus", 7 0, v0x5e24d84d32d0_0;  1 drivers
v0x5e24d84d50f0_0 .net "regB_out_bus", 7 0, v0x5e24d84d3870_0;  1 drivers
v0x5e24d84d51b0_0 .net "stat_out_bus", 3 0, v0x5e24d84d3e00_0;  1 drivers
L_0x5e24d84d57a0 .part L_0x5e24d84d5a90, 0, 8;
L_0x5e24d84d5b50 .part L_0x5e24d84d5a90, 0, 8;
L_0x5e24d84d5c80 .part L_0x5e24d84d5a90, 8, 7;
L_0x5e24d84d5d20 .part L_0x5e24d84d5a90, 0, 8;
S_0x5e24d84b5490 .scope module, "ALU" "alu" 3 53, 4 1 0, S_0x5e24d83fff80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 3 "s";
    .port_info 3 /OUTPUT 8 "out";
    .port_info 4 /OUTPUT 4 "ZNCV";
v0x5e24d8498090_0 .var "ZNCV", 3 0;
v0x5e24d83fd630_0 .net "a", 7 0, v0x5e24d84d1b60_0;  alias, 1 drivers
v0x5e24d83fce90_0 .net "b", 7 0, v0x5e24d84d24c0_0;  alias, 1 drivers
v0x5e24d83fb590_0 .var "out", 7 0;
v0x5e24d84ceec0_0 .net "s", 2 0, v0x5e24d84cf490_0;  alias, 1 drivers
E_0x5e24d84195a0 .event anyedge, v0x5e24d84ceec0_0, v0x5e24d83fce90_0, v0x5e24d83fd630_0;
S_0x5e24d84cf090 .scope module, "CU" "ctrlunit" 3 58, 5 1 0, S_0x5e24d83fff80;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 4 "status";
    .port_info 2 /OUTPUT 2 "sa";
    .port_info 3 /OUTPUT 2 "sb";
    .port_info 4 /OUTPUT 1 "la";
    .port_info 5 /OUTPUT 1 "lb";
    .port_info 6 /OUTPUT 3 "S";
    .port_info 7 /OUTPUT 1 "sd";
    .port_info 8 /OUTPUT 1 "Dw";
    .port_info 9 /OUTPUT 1 "lpc";
v0x5e24d84cf3b0_0 .var "Dw", 0 0;
v0x5e24d84cf490_0 .var "S", 2 0;
v0x5e24d84cf550_0 .var "la", 0 0;
v0x5e24d84cf5f0_0 .var "lb", 0 0;
v0x5e24d84cf690_0 .var "lpc", 0 0;
v0x5e24d84cf7a0_0 .net "opcode", 6 0, L_0x5e24d84d5c80;  1 drivers
v0x5e24d84cf880_0 .var "sa", 1 0;
v0x5e24d84cf960_0 .var "sb", 1 0;
v0x5e24d84cfa40_0 .var "sd", 0 0;
v0x5e24d84cfb00_0 .net "status", 3 0, v0x5e24d84d3e00_0;  alias, 1 drivers
E_0x5e24d83ed370 .event anyedge, v0x5e24d84cf7a0_0;
S_0x5e24d84cfd80 .scope module, "DM" "datamemory" 3 75, 6 1 0, S_0x5e24d83fff80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "datain";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "address";
    .port_info 3 /INPUT 1 "wren";
    .port_info 4 /OUTPUT 8 "out";
L_0x5e24d84d5fa0 .functor BUFZ 8, L_0x5e24d84d5dc0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5e24d84cff30_0 .net *"_ivl_0", 7 0, L_0x5e24d84d5dc0;  1 drivers
v0x5e24d84d0030_0 .net *"_ivl_2", 9 0, L_0x5e24d84d5e60;  1 drivers
L_0x7b54c7ace138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e24d84d0110_0 .net *"_ivl_5", 1 0, L_0x7b54c7ace138;  1 drivers
v0x5e24d84d01d0_0 .net "address", 7 0, v0x5e24d84d2be0_0;  alias, 1 drivers
v0x5e24d84d02b0_0 .net "clk", 0 0, v0x5e24d84d5390_0;  alias, 1 drivers
v0x5e24d84d03c0_0 .net "datain", 7 0, v0x5e24d83fb590_0;  alias, 1 drivers
v0x5e24d84d0480 .array "mem", 255 0, 7 0;
v0x5e24d84d0520_0 .net "out", 7 0, L_0x5e24d84d5fa0;  alias, 1 drivers
v0x5e24d84d0600_0 .net "wren", 0 0, v0x5e24d84cf3b0_0;  alias, 1 drivers
E_0x5e24d84b30f0 .event posedge, v0x5e24d84d02b0_0;
L_0x5e24d84d5dc0 .array/port v0x5e24d84d0480, L_0x5e24d84d5e60;
L_0x5e24d84d5e60 .concat [ 8 2 0 0], v0x5e24d84d2be0_0, L_0x7b54c7ace138;
S_0x5e24d84d0780 .scope module, "IM" "instruction_memory" 3 30, 7 1 0, S_0x5e24d83fff80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /OUTPUT 15 "out";
L_0x5e24d84d5a90 .functor BUFZ 15, L_0x5e24d84d5890, C4<000000000000000>, C4<000000000000000>, C4<000000000000000>;
v0x5e24d84d0930_0 .net *"_ivl_0", 14 0, L_0x5e24d84d5890;  1 drivers
v0x5e24d84d0a30_0 .net *"_ivl_2", 9 0, L_0x5e24d84d5950;  1 drivers
L_0x7b54c7ace018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e24d84d0b10_0 .net *"_ivl_5", 1 0, L_0x7b54c7ace018;  1 drivers
v0x5e24d84d0bd0_0 .net "address", 7 0, v0x5e24d84d11d0_0;  alias, 1 drivers
v0x5e24d84d0cb0 .array "mem", 255 0, 14 0;
v0x5e24d84d0dc0_0 .net "out", 14 0, L_0x5e24d84d5a90;  alias, 1 drivers
L_0x5e24d84d5890 .array/port v0x5e24d84d0cb0, L_0x5e24d84d5950;
L_0x5e24d84d5950 .concat [ 8 2 0 0], v0x5e24d84d11d0_0, L_0x7b54c7ace018;
S_0x5e24d84d0f00 .scope module, "PC" "pc" 3 26, 8 1 0, S_0x5e24d83fff80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "pc";
    .port_info 2 /INPUT 1 "pcload";
    .port_info 3 /INPUT 8 "pcim";
v0x5e24d84d1130_0 .net "clk", 0 0, v0x5e24d84d5390_0;  alias, 1 drivers
v0x5e24d84d11d0_0 .var "pc", 7 0;
v0x5e24d84d12a0_0 .net "pcim", 7 0, L_0x5e24d84d57a0;  1 drivers
v0x5e24d84d1370_0 .net "pcload", 0 0, v0x5e24d84cf690_0;  alias, 1 drivers
S_0x5e24d84d14d0 .scope module, "muxA" "mux1" 3 47, 9 1 0, S_0x5e24d83fff80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "e0";
    .port_info 1 /INPUT 8 "e1";
    .port_info 2 /INPUT 8 "e2";
    .port_info 3 /INPUT 8 "e3";
    .port_info 4 /INPUT 2 "s";
    .port_info 5 /OUTPUT 8 "out";
v0x5e24d84d17e0_0 .net "e0", 7 0, v0x5e24d84d32d0_0;  alias, 1 drivers
L_0x7b54c7ace0a8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5e24d84d18e0_0 .net "e1", 7 0, L_0x7b54c7ace0a8;  1 drivers
L_0x7b54c7ace0f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5e24d84d19c0_0 .net "e2", 7 0, L_0x7b54c7ace0f0;  1 drivers
v0x5e24d84d1a80_0 .net "e3", 7 0, v0x5e24d84d3870_0;  alias, 1 drivers
v0x5e24d84d1b60_0 .var "out", 7 0;
v0x5e24d84d1c70_0 .net "s", 1 0, v0x5e24d84cf880_0;  alias, 1 drivers
E_0x5e24d84d1750/0 .event anyedge, v0x5e24d84cf880_0, v0x5e24d84d1a80_0, v0x5e24d84d19c0_0, v0x5e24d84d18e0_0;
E_0x5e24d84d1750/1 .event anyedge, v0x5e24d84d17e0_0;
E_0x5e24d84d1750 .event/or E_0x5e24d84d1750/0, E_0x5e24d84d1750/1;
S_0x5e24d84d1e20 .scope module, "muxB" "mux2" 3 40, 10 1 0, S_0x5e24d83fff80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "e0";
    .port_info 1 /INPUT 8 "e1";
    .port_info 2 /INPUT 8 "e2";
    .port_info 3 /INPUT 8 "e3";
    .port_info 4 /INPUT 2 "s";
    .port_info 5 /OUTPUT 8 "out";
v0x5e24d84d2130_0 .net "e0", 7 0, v0x5e24d84d3870_0;  alias, 1 drivers
v0x5e24d84d2240_0 .net "e1", 7 0, L_0x5e24d84d5fa0;  alias, 1 drivers
v0x5e24d84d2310_0 .net "e2", 7 0, L_0x5e24d84d5b50;  1 drivers
L_0x7b54c7ace060 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5e24d84d23e0_0 .net "e3", 7 0, L_0x7b54c7ace060;  1 drivers
v0x5e24d84d24c0_0 .var "out", 7 0;
v0x5e24d84d25d0_0 .net "s", 1 0, v0x5e24d84cf960_0;  alias, 1 drivers
E_0x5e24d84d20a0/0 .event anyedge, v0x5e24d84cf960_0, v0x5e24d84d23e0_0, v0x5e24d84d2310_0, v0x5e24d84d0520_0;
E_0x5e24d84d20a0/1 .event anyedge, v0x5e24d84d1a80_0;
E_0x5e24d84d20a0 .event/or E_0x5e24d84d20a0/0, E_0x5e24d84d20a0/1;
S_0x5e24d84d2780 .scope module, "muxdata" "mux3" 3 68, 11 1 0, S_0x5e24d83fff80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "e0";
    .port_info 1 /INPUT 8 "e1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 8 "out";
v0x5e24d84d29d0_0 .net "e0", 7 0, L_0x5e24d84d5d20;  1 drivers
v0x5e24d84d2ad0_0 .net "e1", 7 0, v0x5e24d84d3870_0;  alias, 1 drivers
v0x5e24d84d2be0_0 .var "out", 7 0;
v0x5e24d84d2cb0_0 .net "s", 0 0, v0x5e24d84cfa40_0;  alias, 1 drivers
E_0x5e24d84b3070 .event anyedge, v0x5e24d84cfa40_0, v0x5e24d84d1a80_0, v0x5e24d84d29d0_0;
S_0x5e24d84d2df0 .scope module, "regA" "register" 3 32, 12 1 0, S_0x5e24d83fff80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /OUTPUT 8 "out";
v0x5e24d84d3060_0 .net "clk", 0 0, v0x5e24d84d5390_0;  alias, 1 drivers
v0x5e24d84d3120_0 .net "data", 7 0, v0x5e24d83fb590_0;  alias, 1 drivers
v0x5e24d84d3230_0 .net "load", 0 0, v0x5e24d84cf550_0;  alias, 1 drivers
v0x5e24d84d32d0_0 .var "out", 7 0;
S_0x5e24d84d3410 .scope module, "regB" "register" 3 36, 12 1 0, S_0x5e24d83fff80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /OUTPUT 8 "out";
v0x5e24d84d35f0_0 .net "clk", 0 0, v0x5e24d84d5390_0;  alias, 1 drivers
v0x5e24d84d36b0_0 .net "data", 7 0, v0x5e24d83fb590_0;  alias, 1 drivers
v0x5e24d84d3770_0 .net "load", 0 0, v0x5e24d84cf5f0_0;  alias, 1 drivers
v0x5e24d84d3870_0 .var "out", 7 0;
S_0x5e24d84d39a0 .scope module, "stat" "status" 3 72, 13 1 0, S_0x5e24d83fff80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "flags";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "out";
v0x5e24d84d3bf0_0 .net "clk", 0 0, v0x5e24d84d5390_0;  alias, 1 drivers
v0x5e24d84d3d40_0 .net "flags", 3 0, v0x5e24d8498090_0;  alias, 1 drivers
v0x5e24d84d3e00_0 .var "out", 3 0;
    .scope S_0x5e24d84d0f00;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5e24d84d11d0_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_0x5e24d84d0f00;
T_1 ;
    %wait E_0x5e24d84b30f0;
    %load/vec4 v0x5e24d84d1370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x5e24d84d12a0_0;
    %assign/vec4 v0x5e24d84d11d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5e24d84d11d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5e24d84d11d0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5e24d84d2df0;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5e24d84d32d0_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_0x5e24d84d2df0;
T_3 ;
    %wait E_0x5e24d84b30f0;
    %load/vec4 v0x5e24d84d3230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5e24d84d3120_0;
    %assign/vec4 v0x5e24d84d32d0_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5e24d84d3410;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5e24d84d3870_0, 0, 8;
    %end;
    .thread T_4;
    .scope S_0x5e24d84d3410;
T_5 ;
    %wait E_0x5e24d84b30f0;
    %load/vec4 v0x5e24d84d3770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5e24d84d36b0_0;
    %assign/vec4 v0x5e24d84d3870_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5e24d84d1e20;
T_6 ;
    %wait E_0x5e24d84d20a0;
    %load/vec4 v0x5e24d84d25d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0x5e24d84d2130_0;
    %store/vec4 v0x5e24d84d24c0_0, 0, 8;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0x5e24d84d2240_0;
    %store/vec4 v0x5e24d84d24c0_0, 0, 8;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x5e24d84d2310_0;
    %store/vec4 v0x5e24d84d24c0_0, 0, 8;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0x5e24d84d23e0_0;
    %store/vec4 v0x5e24d84d24c0_0, 0, 8;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5e24d84d14d0;
T_7 ;
    %wait E_0x5e24d84d1750;
    %load/vec4 v0x5e24d84d1c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v0x5e24d84d17e0_0;
    %store/vec4 v0x5e24d84d1b60_0, 0, 8;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0x5e24d84d18e0_0;
    %store/vec4 v0x5e24d84d1b60_0, 0, 8;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x5e24d84d19c0_0;
    %store/vec4 v0x5e24d84d1b60_0, 0, 8;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0x5e24d84d1a80_0;
    %store/vec4 v0x5e24d84d1b60_0, 0, 8;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5e24d84b5490;
T_8 ;
    %wait E_0x5e24d84195a0;
    %load/vec4 v0x5e24d84ceec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %jmp T_8.8;
T_8.0 ;
    %load/vec4 v0x5e24d83fd630_0;
    %load/vec4 v0x5e24d83fce90_0;
    %add;
    %store/vec4 v0x5e24d83fb590_0, 0, 8;
    %jmp T_8.8;
T_8.1 ;
    %load/vec4 v0x5e24d83fd630_0;
    %load/vec4 v0x5e24d83fce90_0;
    %sub;
    %store/vec4 v0x5e24d83fb590_0, 0, 8;
    %jmp T_8.8;
T_8.2 ;
    %load/vec4 v0x5e24d83fd630_0;
    %load/vec4 v0x5e24d83fce90_0;
    %and;
    %store/vec4 v0x5e24d83fb590_0, 0, 8;
    %jmp T_8.8;
T_8.3 ;
    %load/vec4 v0x5e24d83fd630_0;
    %load/vec4 v0x5e24d83fce90_0;
    %or;
    %store/vec4 v0x5e24d83fb590_0, 0, 8;
    %jmp T_8.8;
T_8.4 ;
    %load/vec4 v0x5e24d83fd630_0;
    %inv;
    %store/vec4 v0x5e24d83fb590_0, 0, 8;
    %jmp T_8.8;
T_8.5 ;
    %load/vec4 v0x5e24d83fd630_0;
    %load/vec4 v0x5e24d83fce90_0;
    %xor;
    %store/vec4 v0x5e24d83fb590_0, 0, 8;
    %jmp T_8.8;
T_8.6 ;
    %load/vec4 v0x5e24d83fd630_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5e24d83fb590_0, 0, 8;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v0x5e24d83fd630_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5e24d83fb590_0, 0, 8;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %load/vec4 v0x5e24d84ceec0_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_8.12, 4;
    %load/vec4 v0x5e24d83fd630_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5e24d83fce90_0;
    %parti/s 1, 7, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_8.13, 4;
    %load/vec4 v0x5e24d83fb590_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5e24d83fd630_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.13;
    %and;
T_8.12;
    %flag_set/vec4 8;
    %jmp/1 T_8.11, 8;
    %load/vec4 v0x5e24d84ceec0_0;
    %cmpi/e 1, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_8.14, 4;
    %load/vec4 v0x5e24d83fd630_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5e24d83fce90_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_8.15, 4;
    %load/vec4 v0x5e24d83fb590_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5e24d83fd630_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.15;
    %and;
T_8.14;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.11;
    %jmp/0xz  T_8.9, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5e24d8498090_0, 4, 1;
    %jmp T_8.10;
T_8.9 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5e24d8498090_0, 4, 1;
T_8.10 ;
    %load/vec4 v0x5e24d83fd630_0;
    %load/vec4 v0x5e24d83fce90_0;
    %add;
    %load/vec4 v0x5e24d83fd630_0;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_8.19, 5;
    %load/vec4 v0x5e24d84ceec0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.19;
    %flag_set/vec4 8;
    %jmp/1 T_8.18, 8;
    %load/vec4 v0x5e24d83fce90_0;
    %load/vec4 v0x5e24d83fd630_0;
    %load/vec4 v0x5e24d83fce90_0;
    %sub;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_8.20, 5;
    %load/vec4 v0x5e24d84ceec0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.20;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.18;
    %jmp/0xz  T_8.16, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5e24d8498090_0, 4, 1;
    %jmp T_8.17;
T_8.16 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5e24d8498090_0, 4, 1;
T_8.17 ;
    %load/vec4 v0x5e24d83fd630_0;
    %load/vec4 v0x5e24d83fce90_0;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_8.23, 5;
    %load/vec4 v0x5e24d84ceec0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.21, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5e24d8498090_0, 4, 1;
    %jmp T_8.22;
T_8.21 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5e24d8498090_0, 4, 1;
T_8.22 ;
    %load/vec4 v0x5e24d83fb590_0;
    %cmpi/e 0, 0, 8;
    %flag_get/vec4 4;
    %jmp/0 T_8.26, 4;
    %load/vec4 v0x5e24d83fd630_0;
    %load/vec4 v0x5e24d83fce90_0;
    %add;
    %load/vec4 v0x5e24d83fd630_0;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_8.28, 5;
    %load/vec4 v0x5e24d84ceec0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.28;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_8.27, 9;
    %load/vec4 v0x5e24d83fce90_0;
    %load/vec4 v0x5e24d83fd630_0;
    %load/vec4 v0x5e24d83fce90_0;
    %sub;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_8.29, 5;
    %load/vec4 v0x5e24d84ceec0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.29;
    %or;
T_8.27;
    %and;
T_8.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.24, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5e24d8498090_0, 4, 1;
    %jmp T_8.25;
T_8.24 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5e24d8498090_0, 4, 1;
T_8.25 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5e24d84cf090;
T_9 ;
    %wait E_0x5e24d83ed370;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 5, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_9.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_9.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_9.22, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf5f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5e24d84cf490_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e24d84cf880_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e24d84cf960_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cfa40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf690_0, 0, 1;
    %jmp T_9.24;
T_9.0 ;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 1, 0, 2;
    %inv;
    %store/vec4 v0x5e24d84cf550_0, 0, 1;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x5e24d84cf5f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5e24d84cf490_0, 0, 3;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.25, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_9.26, 8;
T_9.25 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_9.26, 8;
 ; End of false expr.
    %blend;
T_9.26;
    %store/vec4 v0x5e24d84cf880_0, 0, 2;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.27, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.29, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.30, 6;
    %jmp T_9.31;
T_9.27 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5e24d84cf960_0, 0;
    %jmp T_9.31;
T_9.28 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5e24d84cf960_0, 0;
    %jmp T_9.31;
T_9.29 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5e24d84cf960_0, 0, 2;
    %jmp T_9.31;
T_9.30 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5e24d84cf960_0, 0, 2;
    %jmp T_9.31;
T_9.31 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cfa40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf690_0, 0, 1;
    %jmp T_9.24;
T_9.1 ;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 1, 0, 2;
    %inv;
    %store/vec4 v0x5e24d84cf550_0, 0, 1;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x5e24d84cf5f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5e24d84cf490_0, 0, 3;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.32, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_9.33, 8;
T_9.32 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.33, 8;
 ; End of false expr.
    %blend;
T_9.33;
    %store/vec4 v0x5e24d84cf880_0, 0, 2;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.34, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_9.35, 8;
T_9.34 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_9.35, 8;
 ; End of false expr.
    %blend;
T_9.35;
    %store/vec4 v0x5e24d84cf960_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cfa40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf690_0, 0, 1;
    %jmp T_9.24;
T_9.2 ;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 1, 0, 2;
    %inv;
    %store/vec4 v0x5e24d84cf550_0, 0, 1;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x5e24d84cf5f0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5e24d84cf490_0, 0, 3;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.36, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_9.37, 8;
T_9.36 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.37, 8;
 ; End of false expr.
    %blend;
T_9.37;
    %store/vec4 v0x5e24d84cf880_0, 0, 2;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.38, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_9.39, 8;
T_9.38 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_9.39, 8;
 ; End of false expr.
    %blend;
T_9.39;
    %store/vec4 v0x5e24d84cf960_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cfa40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf690_0, 0, 1;
    %jmp T_9.24;
T_9.3 ;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 1, 0, 2;
    %inv;
    %store/vec4 v0x5e24d84cf550_0, 0, 1;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x5e24d84cf5f0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5e24d84cf490_0, 0, 3;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.40, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_9.41, 8;
T_9.40 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.41, 8;
 ; End of false expr.
    %blend;
T_9.41;
    %store/vec4 v0x5e24d84cf880_0, 0, 2;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.42, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_9.43, 8;
T_9.42 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_9.43, 8;
 ; End of false expr.
    %blend;
T_9.43;
    %store/vec4 v0x5e24d84cf960_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cfa40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf690_0, 0, 1;
    %jmp T_9.24;
T_9.4 ;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 1, 0, 2;
    %inv;
    %store/vec4 v0x5e24d84cf550_0, 0, 1;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x5e24d84cf5f0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5e24d84cf490_0, 0, 3;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.44, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_9.45, 8;
T_9.44 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.45, 8;
 ; End of false expr.
    %blend;
T_9.45;
    %store/vec4 v0x5e24d84cf880_0, 0, 2;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.46, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_9.47, 8;
T_9.46 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_9.47, 8;
 ; End of false expr.
    %blend;
T_9.47;
    %store/vec4 v0x5e24d84cf960_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cfa40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf690_0, 0, 1;
    %jmp T_9.24;
T_9.5 ;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 1, 1, 2;
    %inv;
    %store/vec4 v0x5e24d84cf550_0, 0, 1;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x5e24d84cf5f0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5e24d84cf490_0, 0, 3;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.48, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_9.49, 8;
T_9.48 ; End of true expr.
    %pushi/vec4 3, 0, 2;
    %jmp/0 T_9.49, 8;
 ; End of false expr.
    %blend;
T_9.49;
    %store/vec4 v0x5e24d84cf880_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e24d84cf960_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cfa40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf690_0, 0, 1;
    %jmp T_9.24;
T_9.6 ;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 1, 0, 2;
    %inv;
    %store/vec4 v0x5e24d84cf550_0, 0, 1;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x5e24d84cf5f0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5e24d84cf490_0, 0, 3;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.50, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_9.51, 8;
T_9.50 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.51, 8;
 ; End of false expr.
    %blend;
T_9.51;
    %store/vec4 v0x5e24d84cf880_0, 0, 2;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.52, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_9.53, 8;
T_9.52 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_9.53, 8;
 ; End of false expr.
    %blend;
T_9.53;
    %store/vec4 v0x5e24d84cf960_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cfa40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf690_0, 0, 1;
    %jmp T_9.24;
T_9.7 ;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 1, 1, 2;
    %inv;
    %store/vec4 v0x5e24d84cf550_0, 0, 1;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x5e24d84cf5f0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5e24d84cf490_0, 0, 3;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.54, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_9.55, 8;
T_9.54 ; End of true expr.
    %pushi/vec4 3, 0, 2;
    %jmp/0 T_9.55, 8;
 ; End of false expr.
    %blend;
T_9.55;
    %store/vec4 v0x5e24d84cf880_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e24d84cf960_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cfa40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf690_0, 0, 1;
    %jmp T_9.24;
T_9.8 ;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 1, 1, 2;
    %inv;
    %store/vec4 v0x5e24d84cf550_0, 0, 1;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x5e24d84cf5f0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5e24d84cf490_0, 0, 3;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.56, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_9.57, 8;
T_9.56 ; End of true expr.
    %pushi/vec4 3, 0, 2;
    %jmp/0 T_9.57, 8;
 ; End of false expr.
    %blend;
T_9.57;
    %store/vec4 v0x5e24d84cf880_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e24d84cf960_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cfa40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf690_0, 0, 1;
    %jmp T_9.24;
T_9.9 ;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_9.58, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e24d84cf5f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5e24d84cf490_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5e24d84cf880_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e24d84cf960_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cfa40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf690_0, 0, 1;
    %jmp T_9.59;
T_9.58 ;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_9.60, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf5f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5e24d84cf490_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e24d84cf880_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5e24d84cf960_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cfa40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e24d84cf3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf690_0, 0, 1;
    %jmp T_9.61;
T_9.60 ;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x5e24d84cf550_0, 0, 1;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 1, 0, 2;
    %inv;
    %store/vec4 v0x5e24d84cf5f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5e24d84cf490_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5e24d84cf880_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5e24d84cf960_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cfa40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf690_0, 0, 1;
T_9.61 ;
T_9.59 ;
    %jmp T_9.24;
T_9.10 ;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.62, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.63, 8;
T_9.62 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.63, 8;
 ; End of false expr.
    %blend;
T_9.63;
    %pad/s 1;
    %store/vec4 v0x5e24d84cf550_0, 0, 1;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.64, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.65, 8;
T_9.64 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.65, 8;
 ; End of false expr.
    %blend;
T_9.65;
    %pad/s 1;
    %store/vec4 v0x5e24d84cf5f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5e24d84cf490_0, 0, 3;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.66, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_9.67, 8;
T_9.66 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_9.67, 8;
 ; End of false expr.
    %blend;
T_9.67;
    %store/vec4 v0x5e24d84cf880_0, 0, 2;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_9.68, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e24d84cf960_0, 0, 2;
    %jmp T_9.69;
T_9.68 ;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_9.70, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5e24d84cf960_0, 0, 2;
    %jmp T_9.71;
T_9.70 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5e24d84cf960_0, 0, 2;
T_9.71 ;
T_9.69 ;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.72, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_9.73, 8;
T_9.72 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_9.73, 8;
 ; End of false expr.
    %blend;
T_9.73;
    %pad/s 1;
    %store/vec4 v0x5e24d84cfa40_0, 0, 1;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 1, 0, 2;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_9.74, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.75, 8;
T_9.74 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.75, 8;
 ; End of false expr.
    %blend;
T_9.75;
    %pad/s 1;
    %store/vec4 v0x5e24d84cf3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf690_0, 0, 1;
    %jmp T_9.24;
T_9.11 ;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 1, 0, 2;
    %inv;
    %store/vec4 v0x5e24d84cf550_0, 0, 1;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.76, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.77, 8;
T_9.76 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.77, 8;
 ; End of false expr.
    %blend;
T_9.77;
    %pad/s 1;
    %store/vec4 v0x5e24d84cf5f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5e24d84cf490_0, 0, 3;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.78, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_9.79, 8;
T_9.78 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.79, 8;
 ; End of false expr.
    %blend;
T_9.79;
    %store/vec4 v0x5e24d84cf880_0, 0, 2;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.80, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_9.81, 8;
T_9.80 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_9.81, 8;
 ; End of false expr.
    %blend;
T_9.81;
    %store/vec4 v0x5e24d84cf960_0, 0, 2;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.82, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_9.83, 8;
T_9.82 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_9.83, 8;
 ; End of false expr.
    %blend;
T_9.83;
    %store/vec4 v0x5e24d84cfa40_0, 0, 1;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.84, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_9.85, 8;
T_9.84 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_9.85, 8;
 ; End of false expr.
    %blend;
T_9.85;
    %store/vec4 v0x5e24d84cf3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf690_0, 0, 1;
    %jmp T_9.24;
T_9.12 ;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 1, 0, 2;
    %inv;
    %store/vec4 v0x5e24d84cf550_0, 0, 1;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.86, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.87, 8;
T_9.86 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.87, 8;
 ; End of false expr.
    %blend;
T_9.87;
    %pad/s 1;
    %store/vec4 v0x5e24d84cf5f0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5e24d84cf490_0, 0, 3;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.88, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_9.89, 8;
T_9.88 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.89, 8;
 ; End of false expr.
    %blend;
T_9.89;
    %store/vec4 v0x5e24d84cf880_0, 0, 2;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.90, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_9.91, 8;
T_9.90 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_9.91, 8;
 ; End of false expr.
    %blend;
T_9.91;
    %store/vec4 v0x5e24d84cf960_0, 0, 2;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.92, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.93, 8;
T_9.92 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.93, 8;
 ; End of false expr.
    %blend;
T_9.93;
    %pad/s 1;
    %store/vec4 v0x5e24d84cfa40_0, 0, 1;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.94, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.95, 8;
T_9.94 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.95, 8;
 ; End of false expr.
    %blend;
T_9.95;
    %pad/s 1;
    %store/vec4 v0x5e24d84cf3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf690_0, 0, 1;
    %jmp T_9.24;
T_9.13 ;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 1, 0, 2;
    %inv;
    %store/vec4 v0x5e24d84cf550_0, 0, 1;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.96, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.97, 8;
T_9.96 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.97, 8;
 ; End of false expr.
    %blend;
T_9.97;
    %pad/s 1;
    %store/vec4 v0x5e24d84cf5f0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5e24d84cf490_0, 0, 3;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.98, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_9.99, 8;
T_9.98 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.99, 8;
 ; End of false expr.
    %blend;
T_9.99;
    %store/vec4 v0x5e24d84cf880_0, 0, 2;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.100, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_9.101, 8;
T_9.100 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_9.101, 8;
 ; End of false expr.
    %blend;
T_9.101;
    %store/vec4 v0x5e24d84cf960_0, 0, 2;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.102, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.103, 8;
T_9.102 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.103, 8;
 ; End of false expr.
    %blend;
T_9.103;
    %pad/s 1;
    %store/vec4 v0x5e24d84cfa40_0, 0, 1;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.104, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.105, 8;
T_9.104 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.105, 8;
 ; End of false expr.
    %blend;
T_9.105;
    %pad/s 1;
    %store/vec4 v0x5e24d84cf3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf690_0, 0, 1;
    %jmp T_9.24;
T_9.14 ;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 1, 0, 2;
    %inv;
    %store/vec4 v0x5e24d84cf550_0, 0, 1;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.106, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.107, 8;
T_9.106 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.107, 8;
 ; End of false expr.
    %blend;
T_9.107;
    %pad/s 1;
    %store/vec4 v0x5e24d84cf5f0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5e24d84cf490_0, 0, 3;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.108, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_9.109, 8;
T_9.108 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.109, 8;
 ; End of false expr.
    %blend;
T_9.109;
    %store/vec4 v0x5e24d84cf880_0, 0, 2;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.110, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_9.111, 8;
T_9.110 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_9.111, 8;
 ; End of false expr.
    %blend;
T_9.111;
    %store/vec4 v0x5e24d84cf960_0, 0, 2;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.112, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.113, 8;
T_9.112 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.113, 8;
 ; End of false expr.
    %blend;
T_9.113;
    %pad/s 1;
    %store/vec4 v0x5e24d84cfa40_0, 0, 1;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.114, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.115, 8;
T_9.114 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.115, 8;
 ; End of false expr.
    %blend;
T_9.115;
    %pad/s 1;
    %store/vec4 v0x5e24d84cf3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf690_0, 0, 1;
    %jmp T_9.24;
T_9.15 ;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.116, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.117, 8;
T_9.116 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.117, 8;
 ; End of false expr.
    %blend;
T_9.117;
    %pad/s 1;
    %store/vec4 v0x5e24d84cf550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf5f0_0, 0, 1;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.118, 8;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_9.119, 8;
T_9.118 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_9.119, 8;
 ; End of false expr.
    %blend;
T_9.119;
    %store/vec4 v0x5e24d84cf490_0, 0, 3;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.120, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_9.121, 8;
T_9.120 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.121, 8;
 ; End of false expr.
    %blend;
T_9.121;
    %store/vec4 v0x5e24d84cf880_0, 0, 2;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.122, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.123, 8;
T_9.122 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.123, 8;
 ; End of false expr.
    %blend;
T_9.123;
    %store/vec4 v0x5e24d84cf960_0, 0, 2;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.124, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.125, 8;
T_9.124 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.125, 8;
 ; End of false expr.
    %blend;
T_9.125;
    %pad/s 1;
    %store/vec4 v0x5e24d84cfa40_0, 0, 1;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.126, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_9.127, 8;
T_9.126 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_9.127, 8;
 ; End of false expr.
    %blend;
T_9.127;
    %pad/s 1;
    %store/vec4 v0x5e24d84cf3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf690_0, 0, 1;
    %jmp T_9.24;
T_9.16 ;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.128, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.129, 8;
T_9.128 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.129, 8;
 ; End of false expr.
    %blend;
T_9.129;
    %pad/s 1;
    %store/vec4 v0x5e24d84cf550_0, 0, 1;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.130, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.131, 8;
T_9.130 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.131, 8;
 ; End of false expr.
    %blend;
T_9.131;
    %pad/s 1;
    %store/vec4 v0x5e24d84cf5f0_0, 0, 1;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.132, 8;
    %pushi/vec4 6, 0, 3;
    %jmp/1 T_9.133, 8;
T_9.132 ; End of true expr.
    %pushi/vec4 5, 0, 3;
    %jmp/0 T_9.133, 8;
 ; End of false expr.
    %blend;
T_9.133;
    %store/vec4 v0x5e24d84cf490_0, 0, 3;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.134, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_9.135, 8;
T_9.134 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.135, 8;
 ; End of false expr.
    %blend;
T_9.135;
    %store/vec4 v0x5e24d84cf880_0, 0, 2;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.136, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.137, 8;
T_9.136 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.137, 8;
 ; End of false expr.
    %blend;
T_9.137;
    %store/vec4 v0x5e24d84cf960_0, 0, 2;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.138, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.139, 8;
T_9.138 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.139, 8;
 ; End of false expr.
    %blend;
T_9.139;
    %pad/s 1;
    %store/vec4 v0x5e24d84cfa40_0, 0, 1;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x5e24d84cf3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf690_0, 0, 1;
    %jmp T_9.24;
T_9.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf5f0_0, 0, 1;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.140, 8;
    %pushi/vec4 6, 0, 3;
    %jmp/1 T_9.141, 8;
T_9.140 ; End of true expr.
    %pushi/vec4 7, 0, 3;
    %jmp/0 T_9.141, 8;
 ; End of false expr.
    %blend;
T_9.141;
    %store/vec4 v0x5e24d84cf490_0, 0, 3;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 1, 0, 2;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_9.142, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_9.143, 8;
T_9.142 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.143, 8;
 ; End of false expr.
    %blend;
T_9.143;
    %store/vec4 v0x5e24d84cf880_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e24d84cf960_0, 0, 2;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.144, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.145, 8;
T_9.144 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.145, 8;
 ; End of false expr.
    %blend;
T_9.145;
    %pad/s 1;
    %store/vec4 v0x5e24d84cfa40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e24d84cf3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf690_0, 0, 1;
    %jmp T_9.24;
T_9.18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf5f0_0, 0, 1;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.146, 8;
    %pushi/vec4 7, 0, 3;
    %jmp/1 T_9.147, 8;
T_9.146 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_9.147, 8;
 ; End of false expr.
    %blend;
T_9.147;
    %store/vec4 v0x5e24d84cf490_0, 0, 3;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_9.148, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e24d84cf880_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e24d84cf960_0, 0, 2;
    %jmp T_9.149;
T_9.148 ;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_9.150, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5e24d84cf880_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5e24d84cf960_0, 0, 2;
    %jmp T_9.151;
T_9.150 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5e24d84cf880_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5e24d84cf960_0, 0, 2;
T_9.151 ;
T_9.149 ;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 1, 0, 2;
    %inv;
    %store/vec4 v0x5e24d84cfa40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e24d84cf3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf690_0, 0, 1;
    %jmp T_9.24;
T_9.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf5f0_0, 0, 1;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.152, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_9.153, 8;
T_9.152 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_9.153, 8;
 ; End of false expr.
    %blend;
T_9.153;
    %store/vec4 v0x5e24d84cf490_0, 0, 3;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_9.154, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5e24d84cf880_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5e24d84cf960_0, 0, 2;
    %jmp T_9.155;
T_9.154 ;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_9.156, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e24d84cf880_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e24d84cf960_0, 0, 2;
    %jmp T_9.157;
T_9.156 ;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_9.158, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e24d84cf880_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5e24d84cf960_0, 0, 2;
    %jmp T_9.159;
T_9.158 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5e24d84cf880_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5e24d84cf960_0, 0, 2;
T_9.159 ;
T_9.157 ;
T_9.155 ;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.160, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.161, 8;
T_9.160 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.161, 8;
 ; End of false expr.
    %blend;
T_9.161;
    %pad/s 1;
    %store/vec4 v0x5e24d84cfa40_0, 0, 1;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.162, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.163, 8;
T_9.162 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.163, 8;
 ; End of false expr.
    %blend;
T_9.163;
    %pad/s 1;
    %store/vec4 v0x5e24d84cf3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf690_0, 0, 1;
    %jmp T_9.24;
T_9.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf5f0_0, 0, 1;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.164, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_9.165, 8;
T_9.164 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_9.165, 8;
 ; End of false expr.
    %blend;
T_9.165;
    %store/vec4 v0x5e24d84cf490_0, 0, 3;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_9.166, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e24d84cf880_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5e24d84cf960_0, 0, 2;
    %jmp T_9.167;
T_9.166 ;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_9.168, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5e24d84cf880_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5e24d84cf960_0, 0, 2;
    %jmp T_9.169;
T_9.168 ;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_9.170, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e24d84cf880_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5e24d84cf960_0, 0, 2;
    %jmp T_9.171;
T_9.170 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e24d84cf880_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e24d84cf960_0, 0, 2;
T_9.171 ;
T_9.169 ;
T_9.167 ;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.172, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.173, 8;
T_9.172 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.173, 8;
 ; End of false expr.
    %blend;
T_9.173;
    %pad/s 1;
    %store/vec4 v0x5e24d84cfa40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf3b0_0, 0, 1;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.174, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.175, 8;
T_9.174 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.175, 8;
 ; End of false expr.
    %blend;
T_9.175;
    %pad/s 1;
    %store/vec4 v0x5e24d84cf690_0, 0, 1;
    %jmp T_9.24;
T_9.21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf5f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5e24d84cf490_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e24d84cf880_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e24d84cf960_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cfa40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf3b0_0, 0, 1;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.176, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.177, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.178, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.179, 6;
    %jmp T_9.180;
T_9.176 ;
    %load/vec4 v0x5e24d84cfb00_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x5e24d84cf690_0, 0, 1;
    %jmp T_9.180;
T_9.177 ;
    %load/vec4 v0x5e24d84cfb00_0;
    %parti/s 1, 3, 3;
    %inv;
    %store/vec4 v0x5e24d84cf690_0, 0, 1;
    %jmp T_9.180;
T_9.178 ;
    %load/vec4 v0x5e24d84cfb00_0;
    %parti/s 1, 2, 3;
    %inv;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_9.181, 8;
    %load/vec4 v0x5e24d84cfb00_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
T_9.181;
    %store/vec4 v0x5e24d84cf690_0, 0, 1;
    %jmp T_9.180;
T_9.179 ;
    %load/vec4 v0x5e24d84cfb00_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0x5e24d84cf690_0, 0, 1;
    %jmp T_9.180;
T_9.180 ;
    %pop/vec4 1;
    %jmp T_9.24;
T_9.22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf5f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5e24d84cf490_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e24d84cf880_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e24d84cf960_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cfa40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84cf3b0_0, 0, 1;
    %load/vec4 v0x5e24d84cf7a0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.182, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.183, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.184, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.185, 6;
    %jmp T_9.186;
T_9.182 ;
    %load/vec4 v0x5e24d84cfb00_0;
    %parti/s 1, 2, 3;
    %inv;
    %store/vec4 v0x5e24d84cf690_0, 0, 1;
    %jmp T_9.186;
T_9.183 ;
    %load/vec4 v0x5e24d84cfb00_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_9.187, 8;
    %load/vec4 v0x5e24d84cfb00_0;
    %parti/s 1, 3, 3;
    %or;
T_9.187;
    %store/vec4 v0x5e24d84cf690_0, 0, 1;
    %jmp T_9.186;
T_9.184 ;
    %load/vec4 v0x5e24d84cfb00_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x5e24d84cf690_0, 0, 1;
    %jmp T_9.186;
T_9.185 ;
    %load/vec4 v0x5e24d84cfb00_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x5e24d84cf690_0, 0, 1;
    %jmp T_9.186;
T_9.186 ;
    %pop/vec4 1;
    %jmp T_9.24;
T_9.24 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5e24d84d2780;
T_10 ;
    %wait E_0x5e24d84b3070;
    %load/vec4 v0x5e24d84d2cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %jmp T_10.2;
T_10.0 ;
    %load/vec4 v0x5e24d84d29d0_0;
    %store/vec4 v0x5e24d84d2be0_0, 0, 8;
    %jmp T_10.2;
T_10.1 ;
    %load/vec4 v0x5e24d84d2ad0_0;
    %store/vec4 v0x5e24d84d2be0_0, 0, 8;
    %jmp T_10.2;
T_10.2 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5e24d84d39a0;
T_11 ;
    %wait E_0x5e24d84b30f0;
    %load/vec4 v0x5e24d84d3d40_0;
    %assign/vec4 v0x5e24d84d3e00_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5e24d84cfd80;
T_12 ;
    %wait E_0x5e24d84b30f0;
    %load/vec4 v0x5e24d84d0600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5e24d84d03c0_0;
    %load/vec4 v0x5e24d84d01d0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e24d84d0480, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5e24d8499f60;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84d5390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84d54f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84d52d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e24d84d5450_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x5e24d8499f60;
T_14 ;
    %vpi_call 2 30 "$dumpfile", "out/dump.vcd" {0 0 0};
    %vpi_call 2 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5e24d8499f60 {0 0 0};
    %vpi_call 2 32 "$readmemb", "im_memory.dat", v0x5e24d84d0cb0 {0 0 0};
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e24d84d0480, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e24d84d0480, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e24d84d0480, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e24d84d0480, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e24d84d0480, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e24d84d0480, 4, 0;
    %vpi_call 2 46 "$display", "\012----- STARTING TEST: Full Memory Sequence -----" {0 0 0};
    %vpi_call 2 48 "$display", "\012--- Part 1: Testing RegB -> Memory -> RegA ---" {0 0 0};
    %delay 2, 0;
    %vpi_call 2 51 "$display", "CHECK @ t=%0t: After MOV B, 99 -> regB = %d", $time, v0x5e24d84d56c0_0 {0 0 0};
    %load/vec4 v0x5e24d84d56c0_0;
    %cmpi/ne 99, 0, 8;
    %jmp/0xz  T_14.0, 6;
    %vpi_call 2 53 "$error", "FAIL [Part 1]: regB expected 99, got %d", v0x5e24d84d56c0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e24d84d54f0_0, 0, 1;
T_14.0 ;
    %delay 2, 0;
    %vpi_call 2 60 "$display", "CHECK @ t=%0t: After MOV (50), B -> DM[50] = %d", $time, &A<v0x5e24d84d0480, 50> {0 0 0};
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e24d84d0480, 4;
    %cmpi/ne 99, 0, 8;
    %jmp/0xz  T_14.2, 6;
    %vpi_call 2 62 "$error", "FAIL [Part 1]: DM[50] expected 99, got %d", &A<v0x5e24d84d0480, 50> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e24d84d54f0_0, 0, 1;
T_14.2 ;
    %delay 2, 0;
    %vpi_call 2 69 "$display", "CHECK @ t=%0t: After MOV A, (50) -> regA = %d", $time, v0x5e24d84d5590_0 {0 0 0};
    %load/vec4 v0x5e24d84d5590_0;
    %cmpi/ne 99, 0, 8;
    %jmp/0xz  T_14.4, 6;
    %vpi_call 2 71 "$error", "FAIL [Part 1]: regA expected 99, got %d", v0x5e24d84d5590_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e24d84d54f0_0, 0, 1;
T_14.4 ;
    %vpi_call 2 76 "$display", "\012--- Part 2: Testing RegA -> Memory -> RegB ---" {0 0 0};
    %delay 2, 0;
    %vpi_call 2 79 "$display", "CHECK @ t=%0t: After MOV A, 123 -> regA = %d", $time, v0x5e24d84d5590_0 {0 0 0};
    %load/vec4 v0x5e24d84d5590_0;
    %cmpi/ne 123, 0, 8;
    %jmp/0xz  T_14.6, 6;
    %vpi_call 2 81 "$error", "FAIL [Part 2]: regA expected 123, got %d", v0x5e24d84d5590_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e24d84d54f0_0, 0, 1;
T_14.6 ;
    %delay 2, 0;
    %vpi_call 2 88 "$display", "CHECK @ t=%0t: After MOV (51), A -> DM[51] = %d", $time, &A<v0x5e24d84d0480, 51> {0 0 0};
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e24d84d0480, 4;
    %cmpi/ne 123, 0, 8;
    %jmp/0xz  T_14.8, 6;
    %vpi_call 2 90 "$error", "FAIL [Part 2]: DM[51] expected 123, got %d", &A<v0x5e24d84d0480, 51> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e24d84d54f0_0, 0, 1;
T_14.8 ;
    %delay 2, 0;
    %vpi_call 2 97 "$display", "CHECK @ t=%0t: After MOV B, (51) -> regB = %d", $time, v0x5e24d84d56c0_0 {0 0 0};
    %load/vec4 v0x5e24d84d56c0_0;
    %cmpi/ne 123, 0, 8;
    %jmp/0xz  T_14.10, 6;
    %vpi_call 2 99 "$error", "FAIL [Part 2]: regB expected 123, got %d", v0x5e24d84d56c0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e24d84d54f0_0, 0, 1;
T_14.10 ;
    %vpi_call 2 104 "$display", "\012--- Part 3: Testing Overwrite and Edge Cases ---" {0 0 0};
    %delay 2, 0;
    %vpi_call 2 107 "$display", "CHECK @ t=%0t: After MOV A, 255 -> regA = %d", $time, v0x5e24d84d5590_0 {0 0 0};
    %load/vec4 v0x5e24d84d5590_0;
    %cmpi/ne 255, 0, 8;
    %jmp/0xz  T_14.12, 6;
    %vpi_call 2 109 "$error", "FAIL [Part 3]: regA expected 255, got %d", v0x5e24d84d5590_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e24d84d54f0_0, 0, 1;
T_14.12 ;
    %delay 2, 0;
    %vpi_call 2 116 "$display", "CHECK @ t=%0t: After MOV (50), A [Overwrite] -> DM[50] = %d", $time, &A<v0x5e24d84d0480, 50> {0 0 0};
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e24d84d0480, 4;
    %cmpi/ne 255, 0, 8;
    %jmp/0xz  T_14.14, 6;
    %vpi_call 2 118 "$error", "FAIL [Part 3]: DM[50] expected 255 after overwrite, got %d", &A<v0x5e24d84d0480, 50> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e24d84d54f0_0, 0, 1;
T_14.14 ;
    %delay 2, 0;
    %vpi_call 2 125 "$display", "CHECK @ t=%0t: After MOV A, 0 -> regA = %d", $time, v0x5e24d84d5590_0 {0 0 0};
    %load/vec4 v0x5e24d84d5590_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_14.16, 6;
    %vpi_call 2 127 "$error", "FAIL [Part 3]: regA expected 0, got %d", v0x5e24d84d5590_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e24d84d54f0_0, 0, 1;
T_14.16 ;
    %delay 2, 0;
    %vpi_call 2 134 "$display", "CHECK @ t=%0t: After MOV A, (50) [Read Overwritten Value] -> regA = %d", $time, v0x5e24d84d5590_0 {0 0 0};
    %load/vec4 v0x5e24d84d5590_0;
    %cmpi/ne 255, 0, 8;
    %jmp/0xz  T_14.18, 6;
    %vpi_call 2 136 "$error", "FAIL [Part 3]: Read of overwritten DM[50] expected 255, got %d", v0x5e24d84d5590_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e24d84d54f0_0, 0, 1;
T_14.18 ;
    %load/vec4 v0x5e24d84d54f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.20, 8;
    %vpi_call 2 142 "$display", ">>>>> ALL MEMORY SEQUENCE TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_14.21;
T_14.20 ;
    %vpi_call 2 144 "$display", ">>>>> MEMORY SEQUENCE TEST FAILED! <<<<< " {0 0 0};
T_14.21 ;
    %vpi_call 2 148 "$display", "\012----- STARTING TEST: ADD A, (Dir) -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 2 151 "$display", "CHECK @ t=%0t: After MOV A, 100 -> regA = %d", $time, v0x5e24d84d5590_0 {0 0 0};
    %load/vec4 v0x5e24d84d5590_0;
    %cmpi/ne 100, 0, 8;
    %jmp/0xz  T_14.22, 6;
    %vpi_call 2 153 "$error", "FAIL [ADD A, Dir]: regA expected 100, got %d", v0x5e24d84d5590_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e24d84d52d0_0, 0, 1;
T_14.22 ;
    %delay 2, 0;
    %vpi_call 2 160 "$display", "CHECK @ t=%0t: After MOV B, 50 -> regB = %d", $time, v0x5e24d84d56c0_0 {0 0 0};
    %load/vec4 v0x5e24d84d56c0_0;
    %cmpi/ne 50, 0, 8;
    %jmp/0xz  T_14.24, 6;
    %vpi_call 2 162 "$error", "FAIL [ADD A, Dir]: regB expected 50, got %d", v0x5e24d84d56c0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e24d84d52d0_0, 0, 1;
T_14.24 ;
    %delay 2, 0;
    %vpi_call 2 169 "$display", "CHECK @ t=%0t: After MOV (120), B -> DM[120] = %d", $time, &A<v0x5e24d84d0480, 120> {0 0 0};
    %ix/load 4, 120, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e24d84d0480, 4;
    %cmpi/ne 50, 0, 8;
    %jmp/0xz  T_14.26, 6;
    %vpi_call 2 171 "$error", "FAIL [ADD A, Dir]: DM[120] expected 50, got %d", &A<v0x5e24d84d0480, 120> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e24d84d52d0_0, 0, 1;
T_14.26 ;
    %delay 2, 0;
    %vpi_call 2 178 "$display", "CHECK @ t=%0t: After ADD A, (120) -> regA = %d", $time, v0x5e24d84d5590_0 {0 0 0};
    %load/vec4 v0x5e24d84d5590_0;
    %cmpi/ne 150, 0, 8;
    %jmp/0xz  T_14.28, 6;
    %vpi_call 2 180 "$error", "FAIL [ADD A, Dir]: regA expected 150, got %d", v0x5e24d84d5590_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e24d84d52d0_0, 0, 1;
T_14.28 ;
    %load/vec4 v0x5e24d84d52d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.30, 8;
    %vpi_call 2 186 "$display", ">>>>> ADD A, (Dir) TEST PASSED! <<<<< " {0 0 0};
    %jmp T_14.31;
T_14.30 ;
    %vpi_call 2 188 "$display", ">>>>> ADD A, (Dir) TEST FAILED! <<<<< " {0 0 0};
T_14.31 ;
    %vpi_call 2 192 "$display", "\012----- STARTING TEST: JEQ - Case 1 (A == B) -----" {0 0 0};
    %delay 16, 0;
    %vpi_call 2 197 "$display", "CHECK @ t=%0t: After IF/ELSE program (A==B) -> DM[100] = %d", $time, &A<v0x5e24d84d0480, 100> {0 0 0};
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e24d84d0480, 4;
    %cmpi/ne 1, 0, 8;
    %jmp/0xz  T_14.32, 6;
    %vpi_call 2 199 "$error", "FAIL [JEQ Case 1]: DM[100] expected 1, got %d. The jump was likely not taken.", &A<v0x5e24d84d0480, 100> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e24d84d5450_0, 0, 1;
T_14.32 ;
    %load/vec4 v0x5e24d84d5450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.34, 8;
    %vpi_call 2 205 "$display", ">>>>> JEQ (A == B) TEST PASSED! <<<<< " {0 0 0};
    %jmp T_14.35;
T_14.34 ;
    %vpi_call 2 207 "$display", ">>>>> JEQ (A == B) TEST FAILED! <<<<< " {0 0 0};
T_14.35 ;
    %vpi_call 2 211 "$display", "\012----- VERIFICACI\303\223N DEL COMPILADOR (PROYECTO 4) -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 2 219 "$display", "CHECK @ t=%0t: Verificando resultado en DM[4]", $time {0 0 0};
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e24d84d0480, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_14.36, 6;
    %vpi_call 2 221 "$display", ">>>>> \302\241\303\211XITO! Proyecto 4 verificado. DM[4] = 0. <<<<<" {0 0 0};
    %jmp T_14.37;
T_14.36 ;
    %vpi_call 2 223 "$error", ">>>>> \302\241FALL\303\223! Proyecto 4. Se esperaba DM[4] = 0, se obtuvo %d.", &A<v0x5e24d84d0480, 4> {0 0 0};
T_14.37 ;
    %delay 2, 0;
    %vpi_call 2 228 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x5e24d8499f60;
T_15 ;
    %delay 1, 0;
    %load/vec4 v0x5e24d84d5390_0;
    %inv;
    %store/vec4 v0x5e24d84d5390_0, 0, 1;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "testbench_memory.v";
    "computer.v";
    "alu.v";
    "ctrlunit.v";
    "datamemory.v";
    "instruction_memory.v";
    "pc.v";
    "mux1.v";
    "mux2.v";
    "mux3.v";
    "register.v";
    "status.v";
