Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "data_coherence_controller_0_wrapper_xst.prj"
Verilog Include Directory          : {"C:\20150106\pcores\" "C:\20140701_original\pcores\" "C:\201501\pcores\" "C:\20150106ttt\pcores\" "C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc5vfx70tff1136-1
Output File Name                   : "data_coherence_controller_0_wrapper.ngc"

---- Source Options
Top Module Name                    : data_coherence_controller_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {./}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" in Library proc_common_v3_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" in Library proc_common_v3_00_a.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" in Library proc_common_v3_00_a.
Entity <muxf_struct> compiled.
Entity <muxf_struct> (Architecture <imp>) compiled.
Entity <muxf_struct_f> compiled.
Entity <muxf_struct_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" in Library proc_common_v3_00_a.
Entity <cntr_incr_decr_addn_f> compiled.
Entity <cntr_incr_decr_addn_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" in Library proc_common_v3_00_a.
Entity <dynshreg_f> compiled.
Entity <dynshreg_f> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" in Library proc_common_v3_00_a.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" in Library proc_common_v3_00_a.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" in Library proc_common_v3_00_a.
Entity <counter_bit> compiled.
Entity <counter_bit> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy_f> compiled.
Entity <or_muxcy_f> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_rbu_f> compiled.
Entity <srl_fifo_rbu_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" in Library proc_common_v3_00_a.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" in Library proc_common_v3_00_a.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" in Library proc_common_v3_00_a.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" in Library proc_common_v3_00_a.
Entity <Counter> compiled.
Entity <Counter> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" in Library proc_common_v3_00_a.
Package <coregen_comp_defs> compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" in Library proc_common_v3_00_a.
Package <Common_Types> compiled.
Package body <Common_Types> compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" in Library proc_common_v3_00_a.
Package <conv_funs_pkg> compiled.
Package body <conv_funs_pkg> compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" in Library proc_common_v3_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" in Library proc_common_v3_00_a.
Entity <async_fifo_fg> compiled.
Entity <async_fifo_fg> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" in Library proc_common_v3_00_a.
Entity <sync_fifo_fg> compiled.
Entity <sync_fifo_fg> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" in Library proc_common_v3_00_a.
Entity <basic_sfifo_fg> compiled.
Entity <basic_sfifo_fg> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" in Library proc_common_v3_00_a.
Entity <blk_mem_gen_wrapper> compiled.
Entity <blk_mem_gen_wrapper> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" in Library proc_common_v3_00_a.
Entity <addsub> compiled.
Entity <addsub> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" in Library proc_common_v3_00_a.
Entity <direct_path_cntr> compiled.
Entity <direct_path_cntr> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" in Library proc_common_v3_00_a.
Entity <direct_path_cntr_ai> compiled.
Entity <direct_path_cntr_ai> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" in Library proc_common_v3_00_a.
Entity <down_counter> compiled.
Entity <down_counter> (Architecture <simulation>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" in Library proc_common_v3_00_a.
Entity <eval_timer> compiled.
Entity <eval_timer> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" in Library proc_common_v3_00_a.
Entity <IPIF_Steer> compiled.
Entity <IPIF_Steer> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" in Library proc_common_v3_00_a.
Entity <ipif_steer128> compiled.
Entity <ipif_steer128> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" in Library proc_common_v3_00_a.
Entity <ipif_mirror128> compiled.
Entity <ipif_mirror128> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" in Library proc_common_v3_00_a.
Entity <ld_arith_reg> compiled.
Entity <ld_arith_reg> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" in Library proc_common_v3_00_a.
Entity <ld_arith_reg2> compiled.
Entity <ld_arith_reg2> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" in Library proc_common_v3_00_a.
Entity <mux_onehot> compiled.
Entity <mux_onehot> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" in Library proc_common_v3_00_a.
Entity <or_bits> compiled.
Entity <or_bits> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" in Library proc_common_v3_00_a.
Entity <or_gate> compiled.
Entity <or_gate> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" in Library proc_common_v3_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" in Library proc_common_v3_00_a.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" in Library proc_common_v3_00_a.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" in Library proc_common_v3_00_a.
Entity <pselect_mask> compiled.
Entity <pselect_mask> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" in Library proc_common_v3_00_a.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" in Library proc_common_v3_00_a.
Entity <SRL_FIFO> compiled.
Entity <SRL_FIFO> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo2> compiled.
Entity <srl_fifo2> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo3> compiled.
Entity <srl_fifo3> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_rbu> compiled.
Entity <srl_fifo_rbu> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" in Library proc_common_v3_00_a.
Entity <valid_be> compiled.
Entity <valid_be> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" in Library proc_common_v3_00_a.
Entity <or_with_enable_f> compiled.
Entity <or_with_enable_f> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" in Library proc_common_v3_00_a.
Entity <dynshreg_i_f> compiled.
Entity <dynshreg_i_f> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" in Library proc_common_v3_00_a.
Entity <mux_onehot_f> compiled.
Entity <mux_onehot_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_f> compiled.
Entity <srl_fifo_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" in Library proc_common_v3_00_a.
Entity <compare_vectors_f> compiled.
Entity <compare_vectors_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" in Library proc_common_v3_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" in Library proc_common_v3_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" in Library proc_common_v3_00_a.
Entity <or_gate_f> compiled.
Entity <or_gate_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" in Library proc_common_v3_00_a.
Entity <soft_reset> compiled.
Entity <soft_reset> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plb_mstr_addr_gen.vhd" in Library plbv46_master_burst_v1_01_a.
Entity <plb_mstr_addr_gen> compiled.
Entity <plb_mstr_addr_gen> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_calc_burst.vhd" in Library plbv46_master_burst_v1_01_a.
Entity <rd_wr_calc_burst> compiled.
Entity <rd_wr_calc_burst> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plb_address_decoder> compiled.
Entity <plb_address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/cc_brst_exp_adptr.vhd" in Library plbv46_master_burst_v1_01_a.
Entity <cc_brst_exp_adptr> compiled.
Entity <cc_brst_exp_adptr> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/data_width_adapter.vhd" in Library plbv46_master_burst_v1_01_a.
Entity <data_width_adapter> compiled.
Entity <data_width_adapter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/data_mirror_128.vhd" in Library plbv46_master_burst_v1_01_a.
Entity <data_mirror_128> compiled.
Entity <data_mirror_128> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_controller.vhd" in Library plbv46_master_burst_v1_01_a.
Entity <rd_wr_controller> compiled.
Entity <rd_wr_controller> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/llink_rd_backend_no_fifo.vhd" in Library plbv46_master_burst_v1_01_a.
Entity <llink_rd_backend_no_fifo> compiled.
Entity <llink_rd_backend_no_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/llink_wr_backend_no_fifo.vhd" in Library plbv46_master_burst_v1_01_a.
Entity <llink_wr_backend_no_fifo> compiled.
Entity <llink_wr_backend_no_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plb_slave_attachment> compiled.
Entity <plb_slave_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plbv46_slave_single> compiled.
Entity <plbv46_slave_single> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" in Library plbv46_master_burst_v1_01_a.
Entity <plbv46_master_burst> compiled.
Entity <plbv46_master_burst> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/20150106/pcores/data_coherence_controller_v1_00_a/hdl/vhdl/user_logic.vhd" in Library data_coherence_controller_v1_00_a.
Entity <user_logic> compiled.
Entity <user_logic> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/20150106/pcores/data_coherence_controller_v1_00_a/hdl/vhdl/data_coherence_controller.vhd" in Library data_coherence_controller_v1_00_a.
Entity <data_coherence_controller> compiled.
Entity <data_coherence_controller> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/20150106/synthesis/parallel_run/hdl/data_coherence_controller_0_wrapper.vhd" in Library work.
Entity <data_coherence_controller_0_wrapper> compiled.
Entity <data_coherence_controller_0_wrapper> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <data_coherence_controller_0_wrapper> in library <work> (architecture <STRUCTURE>).

Analyzing hierarchy for entity <data_coherence_controller> in library <data_coherence_controller_v1_00_a> (architecture <IMP>) with generics.
	C_BASEADDR = "10001000000010000000000000000000"
	C_FAMILY = "virtex5"
	C_HIGHADDR = "10001000000010000000000111111111"
	C_INCLUDE_DPHASE_TIMER = 0
	C_MEM0_BASEADDR = "10001000000010000000001000000000"
	C_MEM0_HIGHADDR = "10001000000010000000001111111111"
	C_MPLB_AWIDTH = 32
	C_MPLB_CLK_PERIOD_PS = 12000
	C_MPLB_DWIDTH = 64
	C_MPLB_NATIVE_DWIDTH = 32
	C_MPLB_P2P = 0
	C_MPLB_SMALLEST_SLAVE = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_CLK_PERIOD_PS = 12000
	C_SPLB_DWIDTH = 64
	C_SPLB_MID_WIDTH = 2
	C_SPLB_NATIVE_DWIDTH = 32
	C_SPLB_NUM_MASTERS = 4
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 32
	C_SPLB_SUPPORT_BURSTS = 0
WARNING:Xst:821 - "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" line 272: Loop body will iterate zero times

Analyzing hierarchy for entity <plbv46_slave_single> in library <plbv46_slave_single_v1_01_a> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010001000000010000000000000000000",
	                          "0000000000000000000000000000000010001000000010000000000011111111",
	                          "0000000000000000000000000000000010001000000010000000000100000000",
	                          "0000000000000000000000000000000010001000000010000000000111111111",
	                          "0000000000000000000000000000000010001000000010000000001000000000",
	                          "0000000000000000000000000000000010001000000010000000001111111111")
	C_ARD_NUM_CE_ARRAY = (1,4,1)
	C_BUS2CORE_CLK_RATIO = 1
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 0
	C_SIPIF_DWIDTH = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 64
	C_SPLB_MID_WIDTH = 2
	C_SPLB_NUM_MASTERS = 4
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <plbv46_master_burst> in library <plbv46_master_burst_v1_01_a> (architecture <implementation>) with generics.
	C_FAMILY = "virtex5"
	C_INHIBIT_CC_BLE_INCLUSION = 0
	C_MPLB_AWIDTH = 32
	C_MPLB_DWIDTH = 64
	C_MPLB_NATIVE_DWIDTH = 32
	C_MPLB_SMALLEST_SLAVE = 32

Analyzing hierarchy for entity <user_logic> in library <data_coherence_controller_v1_00_a> (architecture <IMP>) with generics.
	CORE_NUM = 4
	C_MST_AWIDTH = 32
	C_MST_DWIDTH = 32
	C_NUM_INTR = 1
	C_NUM_MEM = 1
	C_NUM_REG = 5
	C_SLV_AWIDTH = 32
	C_SLV_DWIDTH = 32
	FOX_VER_ENABLE = 0
	MAX_TH_NUM_IN_EACH_CORE = 16
	OBJ_LOCK_LIST_SIZE = 4
	SIMULTANEOUS_MULTITHREAD_VER_ENABLE = 1
	WAIT_LIST_SIZE = 16

Analyzing hierarchy for entity <plb_slave_attachment> in library <plbv46_slave_single_v1_01_a> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010001000000010000000000000000000",
	                          "0000000000000000000000000000000010001000000010000000000011111111",
	                          "0000000000000000000000000000000010001000000010000000000100000000",
	                          "0000000000000000000000000000000010001000000010000000000111111111",
	                          "0000000000000000000000000000000010001000000010000000001000000000",
	                          "0000000000000000000000000000000010001000000010000000001111111111")
	C_ARD_NUM_CE_ARRAY = (1,4,1)
	C_BUS2CORE_CLK_RATIO = 1
	C_DPHASE_TIMEOUT = 128
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 0
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_PLB_MID_WIDTH = 2
	C_PLB_NUM_MASTERS = 4
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <data_width_adapter> in library <plbv46_master_burst_v1_01_a> (architecture <implementation>) with generics.
	C_MIPIF_DWIDTH = 32
	C_MPLB_DWIDTH = 64

Analyzing hierarchy for entity <data_mirror_128> in library <plbv46_master_burst_v1_01_a> (architecture <implementation>) with generics.
	C_MIPIF_DWIDTH = 32
	C_MPLB_DWIDTH = 64

Analyzing hierarchy for entity <rd_wr_controller> in library <plbv46_master_burst_v1_01_a> (architecture <implementation>) with generics.
	C_AWIDTH = 32
	C_LENGTH_WIDTH = 12
	C_LLINK_DWIDTH = 32
	C_LLINK_REM_WIDTH = 4
	C_NATIVE_DWIDTH = 32

Analyzing hierarchy for entity <llink_rd_backend_no_fifo> in library <plbv46_master_burst_v1_01_a> (architecture <implementation>) with generics.
	C_DISREGARD_VACANCY = true
	C_FAMILY = "virtex5"
	C_PLB_DWIDTH = 32
	C_RDFIFO_VACANCY_WIDTH = 1
	C_RD_FTR_SIZE_BYTES = 0
	C_RD_HDR_SIZE_BYTES = 0
	C_REM_POLARITY = 0
	C_REM_WIDTH = 4
	C_SG_IS_PRESENT = 0

Analyzing hierarchy for entity <llink_wr_backend_no_fifo> in library <plbv46_master_burst_v1_01_a> (architecture <implementation>) with generics.
	C_DISREGARD_OCCUPANCY = true
	C_FAMILY = "virtex5"
	C_PLB_DWIDTH = 32
	C_REM_POLARITY = 0
	C_REM_WIDTH = 4
	C_SG_IS_PRESENT = 0
	C_WRFIFO_OCCUPANCY_WIDTH = 1
	C_WR_FTR_SIZE_BYTES = 0
	C_WR_HDR_SIZE_BYTES = 0

Analyzing hierarchy for entity <plb_address_decoder> in library <plbv46_slave_single_v1_01_a> (architecture <IMP>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010001000000010000000000000000000",
	                          "0000000000000000000000000000000010001000000010000000000011111111",
	                          "0000000000000000000000000000000010001000000010000000000100000000",
	                          "0000000000000000000000000000000010001000000010000000000111111111",
	                          "0000000000000000000000000000000010001000000010000000001000000000",
	                          "0000000000000000000000000000000010001000000010000000001111111111")
	C_ARD_NUM_CE_ARRAY = (1,4,1)
	C_BUS_AWIDTH = 32
	C_FAMILY = "nofamily"
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <rd_wr_calc_burst> in library <plbv46_master_burst_v1_01_a> (architecture <implementation>) with generics.
	C_LENGTH_WIDTH = 12
	C_MAX_FBURST_DBCNT = 16
	C_NATIVE_DWIDTH = 32
	C_PLB_AWIDTH = 32

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 24
	C_AW = 32
	C_BAR = "10001000000010000000000000000000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 24
	C_AW = 32
	C_BAR = "10001000000010000000000100000000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 2
	C_AW = 2
	C_BAR = "00"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 2
	C_AW = 2
	C_BAR = "01"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 2
	C_AW = 2
	C_BAR = "10"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 2
	C_AW = 2
	C_BAR = "11"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 23
	C_AW = 32
	C_BAR = "10001000000010000000001000000000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <or_gate128> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 3
	C_USE_LUT_OR = false

Analyzing hierarchy for entity <plb_mstr_addr_gen> in library <plbv46_master_burst_v1_01_a> (architecture <implementation>) with generics.
	C_AWIDTH = 32
	C_BUS_DWIDTH = 32
	C_INCR_WIDTH = 12
	C_REM_ADDR_LSB_WIDTH = 2

Analyzing hierarchy for entity <or_muxcy> in library <proc_common_v3_00_a> (architecture <implementation>) with generics.
	C_NUM_BITS = 3


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <data_coherence_controller_0_wrapper> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:752 - "C:/20150106/synthesis/parallel_run/hdl/data_coherence_controller_0_wrapper.vhd" line 226: Unconnected input port 'JAIP2COOR_cmd1' of component 'data_coherence_controller' is tied to default value.
WARNING:Xst:752 - "C:/20150106/synthesis/parallel_run/hdl/data_coherence_controller_0_wrapper.vhd" line 226: Unconnected input port 'DCC_1_w_en_in' of component 'data_coherence_controller' is tied to default value.
WARNING:Xst:752 - "C:/20150106/synthesis/parallel_run/hdl/data_coherence_controller_0_wrapper.vhd" line 226: Unconnected input port 'DCC_1_r_en_in' of component 'data_coherence_controller' is tied to default value.
WARNING:Xst:752 - "C:/20150106/synthesis/parallel_run/hdl/data_coherence_controller_0_wrapper.vhd" line 226: Unconnected input port 'DCC_1_addr_in' of component 'data_coherence_controller' is tied to default value.
WARNING:Xst:752 - "C:/20150106/synthesis/parallel_run/hdl/data_coherence_controller_0_wrapper.vhd" line 226: Unconnected input port 'DCC_1_data_in' of component 'data_coherence_controller' is tied to default value.
WARNING:Xst:752 - "C:/20150106/synthesis/parallel_run/hdl/data_coherence_controller_0_wrapper.vhd" line 226: Unconnected input port 'JAIP2COOR1_pending_resMsgSent' of component 'data_coherence_controller' is tied to default value.
WARNING:Xst:753 - "C:/20150106/synthesis/parallel_run/hdl/data_coherence_controller_0_wrapper.vhd" line 226: Unconnected output port 'DCC_1_ack_out' of component 'data_coherence_controller'.
WARNING:Xst:753 - "C:/20150106/synthesis/parallel_run/hdl/data_coherence_controller_0_wrapper.vhd" line 226: Unconnected output port 'DCC_1_en_out' of component 'data_coherence_controller'.
WARNING:Xst:753 - "C:/20150106/synthesis/parallel_run/hdl/data_coherence_controller_0_wrapper.vhd" line 226: Unconnected output port 'DCC_1_addr_out' of component 'data_coherence_controller'.
WARNING:Xst:753 - "C:/20150106/synthesis/parallel_run/hdl/data_coherence_controller_0_wrapper.vhd" line 226: Unconnected output port 'DCC_1_data_out' of component 'data_coherence_controller'.
WARNING:Xst:752 - "C:/20150106/synthesis/parallel_run/hdl/data_coherence_controller_0_wrapper.vhd" line 226: Unconnected input port 'JAIP2COOR_cmd2' of component 'data_coherence_controller' is tied to default value.
WARNING:Xst:752 - "C:/20150106/synthesis/parallel_run/hdl/data_coherence_controller_0_wrapper.vhd" line 226: Unconnected input port 'DCC_2_w_en_in' of component 'data_coherence_controller' is tied to default value.
WARNING:Xst:752 - "C:/20150106/synthesis/parallel_run/hdl/data_coherence_controller_0_wrapper.vhd" line 226: Unconnected input port 'DCC_2_r_en_in' of component 'data_coherence_controller' is tied to default value.
WARNING:Xst:752 - "C:/20150106/synthesis/parallel_run/hdl/data_coherence_controller_0_wrapper.vhd" line 226: Unconnected input port 'DCC_2_addr_in' of component 'data_coherence_controller' is tied to default value.
WARNING:Xst:752 - "C:/20150106/synthesis/parallel_run/hdl/data_coherence_controller_0_wrapper.vhd" line 226: Unconnected input port 'DCC_2_data_in' of component 'data_coherence_controller' is tied to default value.
WARNING:Xst:752 - "C:/20150106/synthesis/parallel_run/hdl/data_coherence_controller_0_wrapper.vhd" line 226: Unconnected input port 'JAIP2COOR2_pending_resMsgSent' of component 'data_coherence_controller' is tied to default value.
WARNING:Xst:753 - "C:/20150106/synthesis/parallel_run/hdl/data_coherence_controller_0_wrapper.vhd" line 226: Unconnected output port 'DCC_2_ack_out' of component 'data_coherence_controller'.
WARNING:Xst:753 - "C:/20150106/synthesis/parallel_run/hdl/data_coherence_controller_0_wrapper.vhd" line 226: Unconnected output port 'DCC_2_en_out' of component 'data_coherence_controller'.
WARNING:Xst:753 - "C:/20150106/synthesis/parallel_run/hdl/data_coherence_controller_0_wrapper.vhd" line 226: Unconnected output port 'DCC_2_addr_out' of component 'data_coherence_controller'.
WARNING:Xst:753 - "C:/20150106/synthesis/parallel_run/hdl/data_coherence_controller_0_wrapper.vhd" line 226: Unconnected output port 'DCC_2_data_out' of component 'data_coherence_controller'.
WARNING:Xst:752 - "C:/20150106/synthesis/parallel_run/hdl/data_coherence_controller_0_wrapper.vhd" line 226: Unconnected input port 'JAIP2COOR_cmd3' of component 'data_coherence_controller' is tied to default value.
WARNING:Xst:752 - "C:/20150106/synthesis/parallel_run/hdl/data_coherence_controller_0_wrapper.vhd" line 226: Unconnected input port 'DCC_3_w_en_in' of component 'data_coherence_controller' is tied to default value.
WARNING:Xst:752 - "C:/20150106/synthesis/parallel_run/hdl/data_coherence_controller_0_wrapper.vhd" line 226: Unconnected input port 'DCC_3_r_en_in' of component 'data_coherence_controller' is tied to default value.
WARNING:Xst:752 - "C:/20150106/synthesis/parallel_run/hdl/data_coherence_controller_0_wrapper.vhd" line 226: Unconnected input port 'DCC_3_addr_in' of component 'data_coherence_controller' is tied to default value.
WARNING:Xst:752 - "C:/20150106/synthesis/parallel_run/hdl/data_coherence_controller_0_wrapper.vhd" line 226: Unconnected input port 'DCC_3_data_in' of component 'data_coherence_controller' is tied to default value.
WARNING:Xst:752 - "C:/20150106/synthesis/parallel_run/hdl/data_coherence_controller_0_wrapper.vhd" line 226: Unconnected input port 'JAIP2COOR3_pending_resMsgSent' of component 'data_coherence_controller' is tied to default value.
WARNING:Xst:753 - "C:/20150106/synthesis/parallel_run/hdl/data_coherence_controller_0_wrapper.vhd" line 226: Unconnected output port 'DCC_3_ack_out' of component 'data_coherence_controller'.
WARNING:Xst:753 - "C:/20150106/synthesis/parallel_run/hdl/data_coherence_controller_0_wrapper.vhd" line 226: Unconnected output port 'DCC_3_en_out' of component 'data_coherence_controller'.
WARNING:Xst:753 - "C:/20150106/synthesis/parallel_run/hdl/data_coherence_controller_0_wrapper.vhd" line 226: Unconnected output port 'DCC_3_addr_out' of component 'data_coherence_controller'.
WARNING:Xst:753 - "C:/20150106/synthesis/parallel_run/hdl/data_coherence_controller_0_wrapper.vhd" line 226: Unconnected output port 'DCC_3_data_out' of component 'data_coherence_controller'.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
Entity <data_coherence_controller_0_wrapper> analyzed. Unit <data_coherence_controller_0_wrapper> generated.

Analyzing generic Entity <data_coherence_controller> in library <data_coherence_controller_v1_00_a> (Architecture <IMP>).
	C_BASEADDR = "10001000000010000000000000000000"
	C_FAMILY = "virtex5"
	C_HIGHADDR = "10001000000010000000000111111111"
	C_INCLUDE_DPHASE_TIMER = 0
	C_MEM0_BASEADDR = "10001000000010000000001000000000"
	C_MEM0_HIGHADDR = "10001000000010000000001111111111"
	C_MPLB_AWIDTH = 32
	C_MPLB_CLK_PERIOD_PS = 12000
	C_MPLB_DWIDTH = 64
	C_MPLB_NATIVE_DWIDTH = 32
	C_MPLB_P2P = 0
	C_MPLB_SMALLEST_SLAVE = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_CLK_PERIOD_PS = 12000
	C_SPLB_DWIDTH = 64
	C_SPLB_MID_WIDTH = 2
	C_SPLB_NATIVE_DWIDTH = 32
	C_SPLB_NUM_MASTERS = 4
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 32
	C_SPLB_SUPPORT_BURSTS = 0
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:821 - "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" line 272: Loop body will iterate zero times
WARNING:Xst:753 - "C:/20150106/pcores/data_coherence_controller_v1_00_a/hdl/vhdl/data_coherence_controller.vhd" line 664: Unconnected output port 'IP2Bus_IntrEvent' of component 'user_logic'.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
Entity <data_coherence_controller> analyzed. Unit <data_coherence_controller> generated.

Analyzing generic Entity <plbv46_slave_single> in library <plbv46_slave_single_v1_01_a> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010001000000010000000000000000000",
	                          "0000000000000000000000000000000010001000000010000000000011111111",
	                          "0000000000000000000000000000000010001000000010000000000100000000",
	                          "0000000000000000000000000000000010001000000010000000000111111111",
	                          "0000000000000000000000000000000010001000000010000000001000000000",
	                          "0000000000000000000000000000000010001000000010000000001111111111")
	C_ARD_NUM_CE_ARRAY = (1,4,1)
	C_BUS2CORE_CLK_RATIO = 1
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 0
	C_SIPIF_DWIDTH = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 64
	C_SPLB_MID_WIDTH = 2
	C_SPLB_NUM_MASTERS = 4
	C_SPLB_P2P = 0
Entity <plbv46_slave_single> analyzed. Unit <plbv46_slave_single> generated.

Analyzing generic Entity <plb_slave_attachment> in library <plbv46_slave_single_v1_01_a> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010001000000010000000000000000000",
	                          "0000000000000000000000000000000010001000000010000000000011111111",
	                          "0000000000000000000000000000000010001000000010000000000100000000",
	                          "0000000000000000000000000000000010001000000010000000000111111111",
	                          "0000000000000000000000000000000010001000000010000000001000000000",
	                          "0000000000000000000000000000000010001000000010000000001111111111")
	C_ARD_NUM_CE_ARRAY = (1,4,1)
	C_BUS2CORE_CLK_RATIO = 1
	C_DPHASE_TIMEOUT = 128
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 0
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_PLB_MID_WIDTH = 2
	C_PLB_NUM_MASTERS = 4
	C_SPLB_P2P = 0
Entity <plb_slave_attachment> analyzed. Unit <plb_slave_attachment> generated.

Analyzing generic Entity <plb_address_decoder> in library <plbv46_slave_single_v1_01_a> (Architecture <IMP>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010001000000010000000000000000000",
	                          "0000000000000000000000000000000010001000000010000000000011111111",
	                          "0000000000000000000000000000000010001000000010000000000100000000",
	                          "0000000000000000000000000000000010001000000010000000000111111111",
	                          "0000000000000000000000000000000010001000000010000000001000000000",
	                          "0000000000000000000000000000000010001000000010000000001111111111")
	C_ARD_NUM_CE_ARRAY = (1,4,1)
	C_BUS_AWIDTH = 32
	C_FAMILY = "nofamily"
	C_SPLB_P2P = 0
Entity <plb_address_decoder> analyzed. Unit <plb_address_decoder> generated.

Analyzing generic Entity <pselect_f.1> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 24
	C_AW = 32
	C_BAR = "10001000000010000000000000000000"
	C_FAMILY = "nofamily"
Entity <pselect_f.1> analyzed. Unit <pselect_f.1> generated.

Analyzing generic Entity <pselect_f.2> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 24
	C_AW = 32
	C_BAR = "10001000000010000000000100000000"
	C_FAMILY = "nofamily"
Entity <pselect_f.2> analyzed. Unit <pselect_f.2> generated.

Analyzing generic Entity <pselect_f.3> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 2
	C_AW = 2
	C_BAR = "00"
	C_FAMILY = "nofamily"
Entity <pselect_f.3> analyzed. Unit <pselect_f.3> generated.

Analyzing generic Entity <pselect_f.4> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 2
	C_AW = 2
	C_BAR = "01"
	C_FAMILY = "nofamily"
Entity <pselect_f.4> analyzed. Unit <pselect_f.4> generated.

Analyzing generic Entity <pselect_f.5> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 2
	C_AW = 2
	C_BAR = "10"
	C_FAMILY = "nofamily"
Entity <pselect_f.5> analyzed. Unit <pselect_f.5> generated.

Analyzing generic Entity <pselect_f.6> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 2
	C_AW = 2
	C_BAR = "11"
	C_FAMILY = "nofamily"
Entity <pselect_f.6> analyzed. Unit <pselect_f.6> generated.

Analyzing generic Entity <pselect_f.7> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 23
	C_AW = 32
	C_BAR = "10001000000010000000001000000000"
	C_FAMILY = "nofamily"
Entity <pselect_f.7> analyzed. Unit <pselect_f.7> generated.

Analyzing generic Entity <or_gate128> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 3
	C_USE_LUT_OR = false
Entity <or_gate128> analyzed. Unit <or_gate128> generated.

Analyzing generic Entity <or_muxcy> in library <proc_common_v3_00_a> (Architecture <implementation>).
	C_NUM_BITS = 3
Entity <or_muxcy> analyzed. Unit <or_muxcy> generated.

Analyzing generic Entity <plbv46_master_burst> in library <plbv46_master_burst_v1_01_a> (Architecture <implementation>).
	C_FAMILY = "virtex5"
	C_INHIBIT_CC_BLE_INCLUSION = 0
	C_MPLB_AWIDTH = 32
	C_MPLB_DWIDTH = 64
	C_MPLB_NATIVE_DWIDTH = 32
	C_MPLB_SMALLEST_SLAVE = 32
WARNING:Xst:753 - "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 964: Unconnected output port 'LL2PLB_FIFO_Wr_Vacancy' of component 'llink_rd_backend_no_fifo'.
WARNING:Xst:753 - "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 964: Unconnected output port 'Bus2IP_MstRd_eop_n' of component 'llink_rd_backend_no_fifo'.
WARNING:Xst:753 - "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 964: Unconnected output port 'Bus2IP_MstRd_sop_n' of component 'llink_rd_backend_no_fifo'.
WARNING:Xst:753 - "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Unconnected output port 'LL2PLB_FIFO_Almost_Empty' of component 'llink_wr_backend_no_fifo'.
WARNING:Xst:753 - "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Unconnected output port 'LL2PLB_FIFO_Empty' of component 'llink_wr_backend_no_fifo'.
WARNING:Xst:753 - "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Unconnected output port 'LL2PLB_WRFIFO_Occupancy' of component 'llink_wr_backend_no_fifo'.
WARNING:Xst:753 - "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Unconnected output port 'LL2PLB_SOF_Rcvd' of component 'llink_wr_backend_no_fifo'.
WARNING:Xst:753 - "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Unconnected output port 'LL2PLB_EOF_Rcvd' of component 'llink_wr_backend_no_fifo'.
WARNING:Xst:753 - "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Unconnected output port 'LL2PLB_SOP_Rcvd' of component 'llink_wr_backend_no_fifo'.
WARNING:Xst:753 - "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Unconnected output port 'LL2PLB_EOP_Rcvd' of component 'llink_wr_backend_no_fifo'.
WARNING:Xst:753 - "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Unconnected output port 'LL2PLB_MSWS' of component 'llink_wr_backend_no_fifo'.
WARNING:Xst:753 - "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Unconnected output port 'LL2PLB_MEWS' of component 'llink_wr_backend_no_fifo'.
Entity <plbv46_master_burst> analyzed. Unit <plbv46_master_burst> generated.

Analyzing generic Entity <data_width_adapter> in library <plbv46_master_burst_v1_01_a> (Architecture <implementation>).
	C_MIPIF_DWIDTH = 32
	C_MPLB_DWIDTH = 64
Entity <data_width_adapter> analyzed. Unit <data_width_adapter> generated.

Analyzing generic Entity <data_mirror_128> in library <plbv46_master_burst_v1_01_a> (Architecture <implementation>).
	C_MIPIF_DWIDTH = 32
	C_MPLB_DWIDTH = 64
Entity <data_mirror_128> analyzed. Unit <data_mirror_128> generated.

Analyzing generic Entity <rd_wr_controller> in library <plbv46_master_burst_v1_01_a> (Architecture <implementation>).
	C_AWIDTH = 32
	C_LENGTH_WIDTH = 12
	C_LLINK_DWIDTH = 32
	C_LLINK_REM_WIDTH = 4
	C_NATIVE_DWIDTH = 32
    Set user-defined property "INIT =  0" for instance <I_FIFO_REN_WRACK_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_REQUEST_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_RDBURST_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_WRBURST_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_BUSLOCK_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_RDERR_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_WRERR_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_CMD_REPLY_INHIB_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_CMD_TIMEOUT_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_MD_ERROR_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_RDSOP_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_RDEOP_REG> in unit <rd_wr_controller>.
INFO:Xst:2679 - Register <sm_rd_llink_init> in unit <rd_wr_controller> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sm_wr_llink_init> in unit <rd_wr_controller> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <rd_wr_controller> analyzed. Unit <rd_wr_controller> generated.

Analyzing generic Entity <rd_wr_calc_burst> in library <plbv46_master_burst_v1_01_a> (Architecture <implementation>).
	C_LENGTH_WIDTH = 12
	C_MAX_FBURST_DBCNT = 16
	C_NATIVE_DWIDTH = 32
	C_PLB_AWIDTH = 32
WARNING:Xst:753 - "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_calc_burst.vhd" line 736: Unconnected output port 'BE_Out' of component 'plb_mstr_addr_gen'.
INFO:Xst:2679 - Register <sig_cmd_is_valid_s0> in unit <rd_wr_calc_burst> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sig_cmd_is_valid_s1> in unit <rd_wr_calc_burst> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <rd_wr_calc_burst> analyzed. Unit <rd_wr_calc_burst> generated.

Analyzing generic Entity <plb_mstr_addr_gen> in library <plbv46_master_burst_v1_01_a> (Architecture <implementation>).
	C_AWIDTH = 32
	C_BUS_DWIDTH = 32
	C_INCR_WIDTH = 12
	C_REM_ADDR_LSB_WIDTH = 2
Entity <plb_mstr_addr_gen> analyzed. Unit <plb_mstr_addr_gen> generated.

Analyzing generic Entity <llink_rd_backend_no_fifo> in library <plbv46_master_burst_v1_01_a> (Architecture <implementation>).
	C_DISREGARD_VACANCY = true
	C_FAMILY = "virtex5"
	C_PLB_DWIDTH = 32
	C_RDFIFO_VACANCY_WIDTH = 1
	C_RD_FTR_SIZE_BYTES = 0
	C_RD_HDR_SIZE_BYTES = 0
	C_REM_POLARITY = 0
	C_REM_WIDTH = 4
	C_SG_IS_PRESENT = 0
Entity <llink_rd_backend_no_fifo> analyzed. Unit <llink_rd_backend_no_fifo> generated.

Analyzing generic Entity <llink_wr_backend_no_fifo> in library <plbv46_master_burst_v1_01_a> (Architecture <implementation>).
	C_DISREGARD_OCCUPANCY = true
	C_FAMILY = "virtex5"
	C_PLB_DWIDTH = 32
	C_REM_POLARITY = 0
	C_REM_WIDTH = 4
	C_SG_IS_PRESENT = 0
	C_WRFIFO_OCCUPANCY_WIDTH = 1
	C_WR_FTR_SIZE_BYTES = 0
	C_WR_HDR_SIZE_BYTES = 0
Entity <llink_wr_backend_no_fifo> analyzed. Unit <llink_wr_backend_no_fifo> generated.

Analyzing generic Entity <user_logic> in library <data_coherence_controller_v1_00_a> (Architecture <IMP>).
	CORE_NUM = 4
	C_MST_AWIDTH = 32
	C_MST_DWIDTH = 32
	C_NUM_INTR = 1
	C_NUM_MEM = 1
	C_NUM_REG = 5
	C_SLV_AWIDTH = 32
	C_SLV_DWIDTH = 32
	FOX_VER_ENABLE = 0
	MAX_TH_NUM_IN_EACH_CORE = 16
	OBJ_LOCK_LIST_SIZE = 4
	SIMULTANEOUS_MULTITHREAD_VER_ENABLE = 1
	WAIT_LIST_SIZE = 16
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:790 - "C:/20150106/pcores/data_coherence_controller_v1_00_a/hdl/vhdl/user_logic.vhd" line 1088: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/20150106/pcores/data_coherence_controller_v1_00_a/hdl/vhdl/user_logic.vhd" line 1089: Index value(s) does not match array range, simulation mismatch.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_00 =  7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_01 =  7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_02 =  7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_03 =  7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_04 =  7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_05 =  7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_06 =  7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_07 =  7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_08 =  7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_09 =  7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_0A =  7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_0B =  7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_0C =  7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_0D =  7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_0E =  7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_0F =  7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_10 =  7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_11 =  7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_12 =  7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_13 =  7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_14 =  7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_15 =  7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_16 =  7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_17 =  7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_18 =  7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_19 =  7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_1A =  7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_1B =  7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_1C =  7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_1D =  7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_1E =  7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_1F =  7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF7FFFFFFF" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_A =  000000000" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "INIT_B =  000000000" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "SRVAL_A =  000000000" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "SRVAL_B =  000000000" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <simul_mt_label0.lock_obj_wait_list> in unit <user_logic>.
WARNING:Xst:819 - "C:/20150106/pcores/data_coherence_controller_v1_00_a/hdl/vhdl/user_logic.vhd" line 1399: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <nxtLockOwnerInfo>
Entity <user_logic> analyzed. Unit <user_logic> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <pselect_f_1>.
    Related source file is "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
WARNING:Xst:647 - Input <A<24:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <pselect_f_1> synthesized.


Synthesizing Unit <pselect_f_2>.
    Related source file is "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
WARNING:Xst:647 - Input <A<24:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <pselect_f_2> synthesized.


Synthesizing Unit <pselect_f_3>.
    Related source file is "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_3> synthesized.


Synthesizing Unit <pselect_f_4>.
    Related source file is "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_4> synthesized.


Synthesizing Unit <pselect_f_5>.
    Related source file is "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_5> synthesized.


Synthesizing Unit <pselect_f_6>.
    Related source file is "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_6> synthesized.


Synthesizing Unit <pselect_f_7>.
    Related source file is "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
WARNING:Xst:647 - Input <A<23:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <pselect_f_7> synthesized.


Synthesizing Unit <or_muxcy>.
    Related source file is "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd".
Unit <or_muxcy> synthesized.


Synthesizing Unit <data_width_adapter>.
    Related source file is "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/data_width_adapter.vhd".
WARNING:Xst:647 - Input <Bus2Adptr_RdDBus<32:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <data_width_adapter> synthesized.


Synthesizing Unit <data_mirror_128>.
    Related source file is "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/data_mirror_128.vhd".
WARNING:Xst:647 - Input <Mstr2Mirror_ABus<2:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sig_addr_bits_A28_A29> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <data_mirror_128> synthesized.


Synthesizing Unit <llink_rd_backend_no_fifo>.
    Related source file is "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/llink_rd_backend_no_fifo.vhd".
WARNING:Xst:647 - Input <PLB2LL_HdrFtr_Sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus_Freeze> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2LL_FIFO_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2LL_FIFO_WEN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2LL_FIFO_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_MstRd_Vacancy<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2LL_FIFO_REM> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sig_sg2ll_sof> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sig_mstrd_rem_invert> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_eof_has_been_written> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <llsm_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | Bus_Clk                   (rising_edge)        |
    | Reset              | llsm_cntl_state$or0000    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | ll_idle                                        |
    | Power Up State     | ll_idle                                        |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <sig_llsm_2plb_dest_dsc>.
    Found 1-bit register for signal <sig_llsm_done>.
    Found 1-bit register for signal <sig_llsm_force_eof>.
    Found 1-bit register for signal <sig_llsm_force_sof>.
    Found 1-bit register for signal <sig_llsm_force_src_dsc>.
    Found 1-bit register for signal <sig_llsm_rdy>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   6 D-type flip-flop(s).
Unit <llink_rd_backend_no_fifo> synthesized.


Synthesizing Unit <llink_wr_backend_no_fifo>.
    Related source file is "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/llink_wr_backend_no_fifo.vhd".
WARNING:Xst:647 - Input <PLB2LL_HdrFtr_Sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus_Freeze> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_MstWr_Occupancy<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB2LL_Clr_Data_Valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB2LL_Rdy_For_Ftr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2LL_FIFO_REN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sig_sop_rcvd_pulse> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_mstwr_sop> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_mstwr_rem> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_mstwr_eop> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <payload_start> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <payload_end> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_1> for signal <llsm_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | Bus_Clk                   (rising_edge)        |
    | Reset              | llsm_cntl_state$or0000    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | ll_idle                                        |
    | Power Up State     | ll_idle                                        |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <sig_ll2plb_s_h_done>.
    Found 1-bit register for signal <sig_ll2plb_s_h_src_dsc>.
    Found 1-bit register for signal <sig_llsm_2plb_src_dsc>.
    Found 1-bit register for signal <sig_llsm_done>.
    Found 1-bit register for signal <sig_llsm_dst_dsc>.
    Found 1-bit register for signal <sig_llsm_force_dst_rdy>.
    Found 1-bit register for signal <sig_llsm_rdy>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   7 D-type flip-flop(s).
Unit <llink_wr_backend_no_fifo> synthesized.


Synthesizing Unit <plb_mstr_addr_gen>.
    Related source file is "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plb_mstr_addr_gen.vhd".
    Found 3-bit adder for signal <addr_plus_incr_lsb_unsigned>.
    Found 32-bit register for signal <current_address_unsigned>.
    Found 32-bit adder for signal <current_address_unsigned$addsub0000> created at line 298.
    Found 2-bit comparator lessequal for signal <current_be_i_0$cmp_ge0000> created at line 333.
    Found 3-bit comparator greater for signal <current_be_i_0$cmp_lt0000> created at line 333.
    Found 2-bit comparator lessequal for signal <current_be_i_1$cmp_ge0000> created at line 333.
    Found 3-bit comparator greater for signal <current_be_i_1$cmp_lt0000> created at line 333.
    Found 2-bit comparator lessequal for signal <current_be_i_2$cmp_ge0000> created at line 333.
    Found 3-bit comparator greater for signal <current_be_i_2$cmp_lt0000> created at line 333.
    Found 3-bit comparator greater for signal <current_be_i_3$cmp_lt0000> created at line 333.
    Found 12-bit register for signal <increment_reg_unsigned>.
    Found 4-bit register for signal <strt_be_reg>.
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   7 Comparator(s).
Unit <plb_mstr_addr_gen> synthesized.


Synthesizing Unit <user_logic>.
    Related source file is "C:/20150106/pcores/data_coherence_controller_v1_00_a/hdl/vhdl/user_logic.vhd".
WARNING:Xst:647 - Input <Bus2IP_Mst_Error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Mst_CmdAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstRd_src_rdy_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Mst_Cmd_Timeout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstRd_d> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstRd_eof_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_RdCE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstWr_dst_rdy_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_WrCE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstRd_rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Addr<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Addr<30:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstRd_sof_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstRd_src_dsc_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <IP2Bus_Mst_Reset> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <Bus2IP_Mst_Rearbitrate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <IP2Bus_Mst_Lock> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <IP2Bus_MstWr_rem> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <Bus2IP_MstWr_dst_dsc_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Mst_Cmplt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <response_msg_monExit_w> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:646 - Signal <response_msg_monExit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <response_msg_monEnter_w> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:646 - Signal <response_msg_monEnter> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <read_address2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <read_address1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <read_address0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <read_address> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ram2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ram1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ram0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ram> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <obj_locked_slot_idx_w> is used but never assigned. This sourceless signal will be automatically connected to value 00.
WARNING:Xst:646 - Signal <obj_locked_slot_idx> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <next_owner_slot_idx_wait_list_w> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:646 - Signal <next_owner_slot_idx_wait_list> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <next_owner_slot_idx_TCB_list_w> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:646 - Signal <next_owner_slot_idx_TCB_list> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <next_owner_core_ID_w> is used but never assigned. This sourceless signal will be automatically connected to value 00.
WARNING:Xst:646 - Signal <next_owner_core_ID> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <new_TH_to_coreID_tmp1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <new_TH_to_coreID_tmp0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <new_TH_to_THnum_tmp1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <new_TH_to_THnum_tmp0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mst_wr_req> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mst_rd_tmpreg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mst_rd_req> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mst_address_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <mon_exit_obj_lock_cnt_w> is used but never assigned. This sourceless signal will be automatically connected to value 00.
WARNING:Xst:646 - Signal <mon_exit_obj_lock_cnt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <mon_exit_now_owner_release_w> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <mon_exit_now_owner_release> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <mon_exit_next_owner_exist_w> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <mon_exit_next_owner_exist> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <modify_core_id> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_select<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_address_2cycle> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <lock_obj_ref_w> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <jpl_mst_data_delay> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <jpl_mst_cmplt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <jpl_mst_address_delay> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <jpl_mst_address_address> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <jpl_mst_ack> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <jpl_mst_BE_tmp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <jpl_mst_BE> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <jpl_load_data_debug_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <jpl_load_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <jpl_comlpete_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <jpl_comlpete_data_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <jaip_state> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <jaip_set_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <jaip_set_addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <jaip_ack_lock_free> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <jaip1_free_lock0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <jaip0_free_lock1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <empty_slot_idx_wait_list_w> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:646 - Signal <empty_slot_idx_wait_list> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <empty_slot_idx_obj_lock_list_w> is used but never assigned. This sourceless signal will be automatically connected to value 00.
WARNING:Xst:646 - Signal <empty_slot_idx_obj_lock_list> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <debug_chipscope_trig_port_2_w> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <debug_chipscope_trig_port_1_w> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <debug_chipscope_trig_port_0_w> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <debug_chipscope_data_w> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_out2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_out1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_out0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <critical_section_wait_lock_object> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <critical_section_lock_object> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <burst_ctrl_idx_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <burst_ctrl_idx_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_addrB_dly<8:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_addrA_dly<8:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <IP2Bus_MstWr_src_rdy_n_reg> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <IP2Bus_MstWr_sof_n_reg> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <IP2Bus_MstWr_eof_n_reg> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <IP2Bus_MstRd_dst_rdy_n_reg> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <IP2Bus_MstRd_Req_tmp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CS_lock_free_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CS_lock_free_0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CS_lock_check_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CS_lock_check_0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CS_ack_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CS_ack_0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <heap_ack_2> equivalent to <heap_ack_1> has been removed
    Register <heap_ack_3> equivalent to <heap_ack_1> has been removed
    Found finite state machine <FSM_2> for signal <mutex_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 16                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | Bus2IP_Clk                (rising_edge)        |
    | Reset              | Bus2IP_Reset              (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <$add0000> created at line 1089.
    Found 6-bit register for signal <arbitor_cmd_msg>.
    Found 32-bit register for signal <arbitor_data1>.
    Found 32-bit register for signal <arbitor_data2>.
    Found 1-bit register for signal <assign_new_TH_flag>.
    Found 1-bit register for signal <assign_new_TH_flag_dly>.
    Found 1-bit register for signal <assign_new_TH_flag_dly2>.
    Found 1-bit register for signal <assign_new_TH_flag_dly3>.
    Found 9-bit register for signal <bram_addrA_dly>.
    Found 7-bit register for signal <bram_addrA_nxtEmptyLockObjLst>.
    Found 7-bit register for signal <bram_addrB_2lockOwner>.
    Found 9-bit register for signal <bram_addrB_dly>.
    Found 7-bit register for signal <bram_addrB_nxtEmptyWaitLst>.
    Found 7-bit register for signal <bram_rd_addr_counter>.
    Found 7-bit adder for signal <bram_rd_addr_counter_w$addsub0000> created at line 1103.
    Found 3-bit register for signal <cmd_sender_coreID_reg>.
    Found 4-bit register for signal <cmd_sender_TH_slot_idx_reg>.
    Found 16-bit register for signal <COOR2JAIP_response_msg_reg>.
    Found 4-bit register for signal <dly_counter>.
    Found 4-bit adder for signal <dly_counter$addsub0000> created at line 942.
    Found 1-bit register for signal <EmptyLockObjEntry_rdy_flag>.
    Found 1-bit register for signal <find_emptyEntry_waitTHlist>.
    Found 1-bit register for signal <heap_ack_0>.
    Found 1-bit register for signal <heap_ack_1>.
    Found 24-bit register for signal <jaip_core_state_list>.
    Found 1-bit register for signal <lastNode_lockObj_flag>.
    Found 1-bit register for signal <lastNode_lockObj_flag_dly>.
    Found 1-bit register for signal <lock_flag>.
    Found 1-bit register for signal <lock_obj_free_flag>.
    Found 7-bit comparator equal for signal <lock_obj_free_flag$cmp_eq0000> created at line 1160.
    Found 1-bit register for signal <lock_obj_match_flag>.
    Found 24-bit comparator equal for signal <lock_obj_match_flag_w$cmp_eq0000> created at line 1152.
    Found 7-bit updown counter for signal <lockObj_currentCount>.
    Found 32-bit register for signal <main_method>.
    Found 1-bit register for signal <mem_read_ack_dly1>.
    Found 1-bit register for signal <mem_read_enable_dly1>.
    Found 1-bit register for signal <monEnter_flag>.
    Found 1-bit register for signal <monExit_flag>.
    Found 6-bit register for signal <monitor_cnt_modified>.
    Found 6-bit addsub for signal <monitor_cnt_modified_w$share0000> created at line 1189.
    Found 3-bit register for signal <new_TH_to_coreID>.
    Found 5-bit register for signal <new_TH_to_THnum>.
    Found 7-bit up counter for signal <numLock_checked>.
    Found 8-bit register for signal <nxtLockOwnerInfo>.
    Found 1-bit register for signal <search_waitLst_flag>.
    Found 1-bit register for signal <search_waitLst_flag_dly>.
    Found 1-bit register for signal <the_owner_lock_twice>.
    Found 3-bit comparator equal for signal <the_owner_lock_twice_w$cmp_eq0000> created at line 1171.
    Found 4-bit comparator equal for signal <the_owner_lock_twice_w$cmp_eq0001> created at line 1171.
    Found 1-bit register for signal <the_owner_release_multi_times>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred 242 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <user_logic> synthesized.


Synthesizing Unit <or_gate128>.
    Related source file is "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <or_gate128> synthesized.


Synthesizing Unit <rd_wr_calc_burst>.
    Related source file is "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_calc_burst.vhd".
WARNING:Xst:647 - Input <IP2Mst_Length<10:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sig_ip2bus_wr_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_cmd_is_valid_s1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_cmd_is_valid_s0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <parent_dbeats_remaining_slv<0:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <sig_calc_op>.
    Found 16x4-bit ROM for signal <sig_flburst_cnt>.
    Found 1-bit register for signal <dbeat_cnt_almost_done_reg>.
    Found 5-bit comparator lessequal for signal <dbeat_cnt_done$cmp_le0000> created at line 820.
    Found 1-bit register for signal <dbeat_cnt_done_reg>.
    Found 5-bit down counter for signal <dbeat_count>.
    Found 5-bit comparator greater for signal <dbeat_count$cmp_gt0000> created at line 793.
    Found 1-bit register for signal <doing_a_fl_burst_reg>.
    Found 1-bit register for signal <doing_a_single_reg>.
    Found 1-bit register for signal <parent_cmd_done>.
    Found 12-bit down counter for signal <parent_dbeats_remaining>.
    Found 12-bit comparator less for signal <parent_dbeats_remaining_lt_MFBDBs_0$cmp_lt0000> created at line 445.
    Found 1-bit register for signal <parent_xfer_flburst_reg>.
    Found 1-bit register for signal <parent_xfer_single_reg>.
    Found 4-bit register for signal <sig_be_reg>.
    Found 1-bit register for signal <sig_cmd_has_been_queued>.
    Found 1-bit register for signal <sig_cmd_init>.
    Found 1-bit register for signal <sig_cmd_is_valid>.
    Found 1-bit register for signal <sig_combined_ack_reg>.
    Found 1-bit register for signal <sig_ip2bus_rd_reg>.
    Found 1-bit register for signal <sig_rdack_reg>.
    Found 1-bit register for signal <sig_wrack_reg>.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <rd_wr_calc_burst> synthesized.


Synthesizing Unit <plb_address_decoder>.
    Related source file is "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd".
WARNING:Xst:647 - Input <Bus_RNW_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Address_In_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Address_Valid_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <cs_s_h_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_out_s_h1<0:1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_out_s_h0<0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_out_s_h0<2>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_out_s_h<1:2>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cs_ce_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_out_s_h<2:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_match_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit register for signal <addr_out_s_h>.
    Found 3-bit register for signal <cs_out_i>.
    Found 1-bit register for signal <cs_out_s_h<0>>.
    Found 1-bit register for signal <cs_out_s_h0<1>>.
    Found 1-bit register for signal <cs_out_s_h1<2>>.
    Found 1-bit register for signal <decode_hit_reg>.
    Found 6-bit register for signal <rdce_out_i>.
    Found 1-bit register for signal <rnw_s_h>.
    Found 6-bit register for signal <wrce_out_i>.
    Summary:
	inferred  24 D-type flip-flop(s).
Unit <plb_address_decoder> synthesized.


Synthesizing Unit <rd_wr_controller>.
    Related source file is "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_controller.vhd".
WARNING:Xst:647 - Input <Wr_LL2PLB_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Wr_LL2PLB_Fifo_Rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Wr_LL2PLB_Src_Dsc_Rcvd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rd_LL2PLB_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Wr_LL2PLB_Fifo_Sof> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MBusy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Wr_LL2PLB_Fifo_Sop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MSSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rd_LL2PLB_Dest_Dsc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Wr_LL2PLB_Fifo_Eop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rd_LL2PLB_FIFO_Almost_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sm_wr_get_new_cmd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sm_set_wr_err> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sm_set_rd_err> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sm_rd_get_new_cmd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_this_cmd_almost_done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_single_in_progress> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_req_error> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_parent_is_flburst> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_length_is_zero> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_cmd_burst_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_3> for signal <sm_wrcntl_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 9                                              |
    | Outputs            | 5                                              |
    | Clock              | Bus_Clk                   (rising_edge)        |
    | Reset              | sm_wrcntl_state$or0000    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | wr_idle                                        |
    | Power Up State     | wr_idle                                        |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <sm_rdcntl_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 17                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | Bus_Clk                   (rising_edge)        |
    | Reset              | sm_wrcntl_state$or0000    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | rd_idle                                        |
    | Power Up State     | rd_idle                                        |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <plb_mrddack_reg>.
    Found 32-bit register for signal <plb_mrddbus_reg>.
    Found 1-bit register for signal <plb_mrderr_reg>.
    Found 1-bit register for signal <plb_mwrdack_reg>.
    Found 1-bit register for signal <plb_mwrerr_reg>.
    Found 1-bit register for signal <sig_calc_new_req>.
    Found 4-bit register for signal <sig_cmd_be_out_reg>.
    Found 1-bit register for signal <sig_cmd_rnw_out_reg>.
    Found 4-bit register for signal <sig_cmd_size_out_reg>.
    Found 1-bit register for signal <sig_new_ip_req>.
    Found 1-bit register for signal <sig_new_ip_req_done>.
    Found 1-bit register for signal <sig_rdll2plb_done_reg>.
    Found 4-bit register for signal <sig_rdllink_rem_reg>.
    Found 1-bit register for signal <sig_wr_last_dbeat_queued>.
    Found 32-bit register for signal <sig_wrdata_reg>.
    Found 1-bit register for signal <sig_wrll2plb_done_reg>.
    Found 1-bit register for signal <sm_ip_rd_cmplt>.
    Found 1-bit register for signal <sm_ip_wr_cmplt>.
    Found 1-bit register for signal <sm_plb_ld_wrdata_reg>.
    Found 1-bit register for signal <sm_post_rdreq>.
    Found 1-bit register for signal <sm_post_wrreq>.
    Found 1-bit register for signal <sm_rd_llink_activate>.
    Found 1-bit register for signal <sm_rdllink_dsc>.
    Found 1-bit register for signal <sm_wr_llink_activate>.
    Found 1-bit register for signal <sm_wrllink_dsc>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred  96 D-type flip-flop(s).
Unit <rd_wr_controller> synthesized.


Synthesizing Unit <plbv46_master_burst>.
    Related source file is "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd".
WARNING:Xst:647 - Input <PLB_MIRQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MRdWdAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <sig_internal_wrdbus> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <plbv46_master_burst> synthesized.


Synthesizing Unit <plb_slave_attachment>.
    Related source file is "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd".
WARNING:Xst:647 - Input <PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <valid_plb_type> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <valid_plb_size> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <start_data_phase> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wrdack_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wrcomp_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wait_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_rddack_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_rdcomp_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_data_ack> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <set_sl_busy_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_ce_ld_enable> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_sl_rd_busy_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_sl_rd_busy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_sl_busy_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_rd_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <sl_rdcomp_i> equivalent to <rd_clear_sl_busy> has been removed
    Register <sl_rddack_i> equivalent to <rd_clear_sl_busy> has been removed
    Register <sl_addrack_i> equivalent to <set_sl_busy> has been removed
    Register <sl_wrdack_i> equivalent to <sl_wrcomp_i> has been removed
    Register <wr_clear_sl_busy> equivalent to <sl_wrcomp_i> has been removed
    Found 1-bit register for signal <addr_cntl_cs<0>>.
    Found 1-bit register for signal <addr_cycle_flush>.
    Found 32-bit register for signal <bus2ip_addr_i>.
    Found 4-bit register for signal <bus2ip_be_i>.
    Found 1-bit register for signal <bus2ip_rnw_i>.
    Found 2-bit register for signal <master_id>.
    Found 32-bit register for signal <plb_abus_reg>.
    Found 4-bit register for signal <plb_be_reg>.
    Found 2-bit register for signal <plb_masterid_reg>.
    Found 1-bit register for signal <plb_pavalid_reg>.
    Found 1-bit register for signal <plb_rnw_reg>.
    Found 4-bit register for signal <plb_size_reg>.
    Found 3-bit register for signal <plb_type_reg>.
    Found 32-bit register for signal <plb_wrdbus_reg>.
    Found 1-bit register for signal <rd_clear_sl_busy>.
    Found 1-bit register for signal <set_sl_busy>.
    Found 1-bit register for signal <sl_busy>.
    Found 4-bit register for signal <sl_mbusy_i>.
    Found 4-bit register for signal <sl_mrderr_i>.
    Found 4-bit register for signal <sl_mwrerr_i>.
    Found 32-bit register for signal <sl_rddbus_i>.
    Found 1-bit register for signal <sl_rearbitrate_i>.
    Found 1-bit register for signal <sl_wrcomp_i>.
    Summary:
	inferred 169 D-type flip-flop(s).
Unit <plb_slave_attachment> synthesized.


Synthesizing Unit <plbv46_slave_single>.
    Related source file is "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd".
WARNING:Xst:647 - Input <PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrDBus<32:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <plbv46_slave_single> synthesized.


Synthesizing Unit <data_coherence_controller>.
    Related source file is "C:/20150106/pcores/data_coherence_controller_v1_00_a/hdl/vhdl/data_coherence_controller.vhd".
WARNING:Xst:646 - Signal <ipif_Bus2IP_WrCE<5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipif_Bus2IP_RdCE<5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <data_coherence_controller> synthesized.


Synthesizing Unit <data_coherence_controller_0_wrapper>.
    Related source file is "C:/20150106/synthesis/parallel_run/hdl/data_coherence_controller_0_wrapper.vhd".
Unit <data_coherence_controller_0_wrapper> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x4-bit ROM                                          : 1
# Adders/Subtractors                                   : 6
 3-bit adder                                           : 1
 32-bit adder                                          : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 1
 6-bit addsub                                          : 1
 7-bit adder                                           : 1
# Counters                                             : 4
 12-bit down counter                                   : 1
 5-bit down counter                                    : 1
 7-bit up counter                                      : 1
 7-bit updown counter                                  : 1
# Registers                                            : 183
 1-bit register                                        : 142
 12-bit register                                       : 1
 16-bit register                                       : 1
 2-bit register                                        : 2
 3-bit register                                        : 3
 32-bit register                                       : 9
 4-bit register                                        : 11
 5-bit register                                        : 1
 6-bit register                                        : 6
 7-bit register                                        : 4
 8-bit register                                        : 1
 9-bit register                                        : 2
# Comparators                                          : 14
 12-bit comparator less                                : 1
 2-bit comparator lessequal                            : 3
 24-bit comparator equal                               : 1
 3-bit comparator equal                                : 1
 3-bit comparator greater                              : 4
 4-bit comparator equal                                : 1
 5-bit comparator greater                              : 1
 5-bit comparator lessequal                            : 1
 7-bit comparator equal                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sm_rdcntl_state/FSM> on signal <sm_rdcntl_state[1:7]> with one-hot encoding.
----------------------------------
 State                | Encoding
----------------------------------
 rd_idle              | 0000001
 rd_cmd_calc          | 0000010
 rd_wait_addrack      | 0000100
 rd_dphase            | 0001000
 rd_chk_done          | 0100000
 rd_llink_discontinue | 0010000
 rd_wait_on_tmout_clr | 1000000
----------------------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sm_wrcntl_state/FSM> on signal <sm_wrcntl_state[1:3]> with gray encoding.
----------------------------------
 State                | Encoding
----------------------------------
 wr_idle              | 000
 wr_cmd_calc          | 001
 wr_wait_addrack      | 011
 wr_dphase            | 010
 wr_chk_done          | 111
 wr_llink_discontinue | 110
 wr_wait_on_tmout_clr | 101
----------------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <data_coherence_controller_0/USER_LOGIC_I/mutex_state/FSM> on signal <mutex_state[1:7]> with one-hot encoding.
------------------------------------
 State                  | Encoding
------------------------------------
 idle                   | 0000001
 wait_for_res           | 0000010
 gen_res_msg            | 0000100
 check_jaip_tcblist_rdy | 0001000
 send_res_msg           | 0010000
 wait_for_cmplt         | 0100000
 task_cmplt             | 1000000
------------------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_WR_LLINK/llsm_cntl_state/FSM> on signal <llsm_cntl_state[1:2]> with gray encoding.
--------------------------------
 State              | Encoding
--------------------------------
 ll_idle            | 00
 ll_go              | 01
 ll_src_discontinue | 11
 ll_dst_discontinue | 10
--------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_LLINK/llsm_cntl_state/FSM> on signal <llsm_cntl_state[1:2]> with user encoding.
--------------------------------
 State              | Encoding
--------------------------------
 ll_idle            | 00
 ll_go              | 01
 ll_src_discontinue | 10
 ll_dst_discontinue | 11
--------------------------------
WARNING:Xst:2404 -  FFs/Latches <strt_be_reg<0:-1>> (without init value) have a constant value of 0 in block <plb_mstr_addr_gen>.
WARNING:Xst:2404 -  FFs/Latches <increment_reg_unsigned<0:2>> (without init value) have a constant value of 0 in block <plb_mstr_addr_gen>.
WARNING:Xst:2404 -  FFs/Latches <bram_addrB_dly<8:7>> (without init value) have a constant value of 0 in block <user_logic>.
WARNING:Xst:2404 -  FFs/Latches <bram_addrA_dly<8:8>> (without init value) have a constant value of 0 in block <user_logic>.

Synthesizing (advanced) Unit <plb_mstr_addr_gen>.
The following registers are absorbed into accumulator <current_address_unsigned>: 1 register on signal <current_address_unsigned>.
Unit <plb_mstr_addr_gen> synthesized (advanced).
WARNING:Xst:2677 - Node <bram_addrA_dly_7> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <addr_out_s_h_3> of sequential type is unconnected in block <plb_address_decoder>.
WARNING:Xst:2677 - Node <addr_out_s_h_2> of sequential type is unconnected in block <plb_address_decoder>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 5
# ROMs                                                 : 1
 16x4-bit ROM                                          : 1
# Adders/Subtractors                                   : 4
 3-bit adder                                           : 1
 4-bit adder                                           : 1
 6-bit addsub                                          : 1
 7-bit adder                                           : 1
# Counters                                             : 4
 12-bit down counter                                   : 1
 5-bit down counter                                    : 1
 7-bit up counter                                      : 1
 7-bit updown counter                                  : 1
# Accumulators                                         : 1
 32-bit up loadable accumulator                        : 1
# Registers                                            : 542
 Flip-Flops                                            : 542
# Comparators                                          : 14
 12-bit comparator less                                : 1
 2-bit comparator lessequal                            : 3
 24-bit comparator equal                               : 1
 3-bit comparator equal                                : 1
 3-bit comparator greater                              : 4
 4-bit comparator equal                                : 1
 5-bit comparator greater                              : 1
 5-bit comparator lessequal                            : 1
 7-bit comparator equal                                : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <increment_reg_unsigned_2> (without init value) has a constant value of 0 in block <plb_mstr_addr_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <increment_reg_unsigned_1> (without init value) has a constant value of 0 in block <plb_mstr_addr_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <heap_ack_1> (without init value) has a constant value of 1 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COOR2JAIP_response_msg_reg_9> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <new_TH_to_coreID_0> in Unit <user_logic> is equivalent to the following 2 FFs/Latches, which will be removed : <new_TH_to_coreID_1> <new_TH_to_coreID_2> 
INFO:Xst:2261 - The FF/Latch <addr_cntl_cs_0> in Unit <plb_slave_attachment> is equivalent to the following FF/Latch, which will be removed : <addr_cycle_flush> 
WARNING:Xst:1710 - FF/Latch <sig_llsm_force_sof> (without init value) has a constant value of 0 in block <llink_rd_backend_no_fifo>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance simul_mt_label0.lock_obj_wait_list in unit user_logic of type RAMB16_S36_S36 has been replaced by RAMB16

Optimizing unit <data_coherence_controller_0_wrapper> ...

Optimizing unit <llink_rd_backend_no_fifo> ...

Optimizing unit <llink_wr_backend_no_fifo> ...

Optimizing unit <plb_mstr_addr_gen> ...

Optimizing unit <user_logic> ...

Optimizing unit <rd_wr_calc_burst> ...

Optimizing unit <plb_address_decoder> ...

Optimizing unit <rd_wr_controller> ...

Optimizing unit <plb_slave_attachment> ...

Optimizing unit <data_coherence_controller> ...
WARNING:Xst:1710 - FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_6> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_7> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_8> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_9> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_10> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_11> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_12> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_13> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_14> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_15> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_16> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_17> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_18> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_19> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_20> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_21> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_22> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_23> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_24> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_25> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_26> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_27> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_28> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_LLINK/llsm_cntl_state_FSM_FFd2> has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_LLINK/llsm_cntl_state_FSM_FFd1> has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_LLINK/sig_llsm_force_eof> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_LLINK/sig_llsm_done> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_WR_LLINK/llsm_cntl_state_FSM_FFd2> has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_WR_LLINK/llsm_cntl_state_FSM_FFd1> has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_WR_LLINK/sig_llsm_done> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/doing_a_fl_burst_reg> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_ip2bus_rd_reg> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/parent_xfer_flburst_reg> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sm_rdcntl_state_FSM_FFd7> has a constant value of 1 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_cmd_size_out_reg_0> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_cmd_size_out_reg_1> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_cmd_size_out_reg_2> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_cmd_size_out_reg_3> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sm_ip_wr_cmplt> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sm_rd_llink_activate> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_0> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_1> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_2> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_3> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_4> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_5> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_13> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_14> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_15> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_16> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_17> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_18> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_19> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_20> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_21> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_22> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_23> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_24> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_25> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_26> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_27> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_28> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_30> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_3> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_2> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_1> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_0> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_29> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_30> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_31> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sm_ip_rd_cmplt> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrll2plb_done_reg> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sm_wr_llink_activate> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_3> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_2> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_1> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_0> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_0> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_1> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_2> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_3> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_4> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_5> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_6> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_7> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_8> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_9> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_10> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_11> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_12> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_cmd_rnw_out_reg> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_rdll2plb_done_reg> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_WR_LLINK/sig_ll2plb_s_h_done> (without init value) has a constant value of 0 in block <data_coherence_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_31> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_30> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_31> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_30> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_15> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_14> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_13> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_12> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_11> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_10> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_9> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_8> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_7> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_6> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_5> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_4> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_3> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_2> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_1> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_0> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_4> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_3> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_2> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_1> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_0> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_5> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_0> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_1> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_31> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_30> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_29> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_28> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_27> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_26> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_25> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_24> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_23> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_22> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_21> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_20> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_19> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_18> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_17> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_16> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_15> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_14> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_13> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_12> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_11> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_10> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_9> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_8> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_7> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_6> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_5> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_4> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_3> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_2> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_1> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_0> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_rdllink_rem_reg_3> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_rdllink_rem_reg_2> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_rdllink_rem_reg_1> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_rdllink_rem_reg_0> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/dbeat_cnt_almost_done_reg> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_WR_LLINK/sig_llsm_dst_dsc> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_WR_LLINK/sig_llsm_rdy> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_WR_LLINK/sig_llsm_2plb_src_dsc> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_WR_LLINK/sig_ll2plb_s_h_src_dsc> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_LLINK/sig_llsm_force_src_dsc> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_LLINK/sig_llsm_rdy> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_LLINK/sig_llsm_2plb_dest_dsc> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_s_h_0> is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0> is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_s_h0_1> is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_1> is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sm_rdllink_dsc> is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sm_wrllink_dsc> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wr_last_dbeat_queued> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sm_rdcntl_state_FSM_FFd1> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sm_rdcntl_state_FSM_FFd3> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_wrack_reg> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_rdack_reg> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.
WARNING:Xst:2677 - Node <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_WR_LLINK/sig_llsm_force_dst_rdy> of sequential type is unconnected in block <data_coherence_controller_0_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/parent_xfer_single_reg> in Unit <data_coherence_controller_0_wrapper> is equivalent to the following 4 FFs/Latches, which will be removed : <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_be_reg_0> <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_be_reg_1> <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_be_reg_2> <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_be_reg_3> 
INFO:Xst:2261 - The FF/Latch <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_cmd_be_out_reg_3> in Unit <data_coherence_controller_0_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_cmd_be_out_reg_2> <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_cmd_be_out_reg_1> <data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_cmd_be_out_reg_0> 
FlipFlop data_coherence_controller_0/USER_LOGIC_I/arbitor_cmd_msg_5 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <data_coherence_controller_0_wrapper> :
	Found 2-bit shift register for signal <data_coherence_controller_0/USER_LOGIC_I/assign_new_TH_flag_dly3>.
Unit <data_coherence_controller_0_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 424
 Flip-Flops                                            : 424
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : data_coherence_controller_0_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 748

Cell Usage :
# BELS                             : 742
#      GND                         : 1
#      INV                         : 5
#      LUT2                        : 165
#      LUT3                        : 70
#      LUT4                        : 108
#      LUT5                        : 112
#      LUT6                        : 173
#      MUXCY                       : 50
#      MUXF7                       : 13
#      VCC                         : 1
#      XORCY                       : 44
# FlipFlops/Latches                : 425
#      FD                          : 1
#      FDE                         : 1
#      FDR                         : 202
#      FDRE                        : 195
#      FDRS                        : 4
#      FDRSE                       : 10
#      FDS                         : 2
#      FDSE                        : 10
# RAMS                             : 1
#      RAMB16                      : 1
# Shift Registers                  : 1
#      SRLC16E                     : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vfx70tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:             425  out of  44800     0%  
 Number of Slice LUTs:                  634  out of  44800     1%  
    Number used as Logic:               633  out of  44800     1%  
    Number used as Memory:                1  out of  13120     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    781
   Number with an unused Flip Flop:     356  out of    781    45%  
   Number with an unused LUT:           147  out of    781    18%  
   Number of fully used LUT-FF pairs:   278  out of    781    35%  
   Number of unique control sets:        68

IO Utilization: 
 Number of IOs:                         748
 Number of bonded IOBs:                   0  out of    640     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    148     0%  
    Number using Block RAM only:          1

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                       | Load  |
-----------------------------------+---------------------------------------------------------------------------------------------+-------+
SPLB_Clk                           | NONE(data_coherence_controller_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31)| 339   |
MPLB_Clk                           | NONE(data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_new_ip_req)      | 88    |
-----------------------------------+---------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 6.425ns (Maximum Frequency: 155.642MHz)
   Minimum input arrival time before clock: 3.193ns
   Maximum output required time after clock: 1.223ns
   Maximum combinational path delay: 0.334ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SPLB_Clk'
  Clock period: 6.425ns (frequency: 155.642MHz)
  Total number of paths / destination ports: 8977 / 523
-------------------------------------------------------------------------
Delay:               6.425ns (Levels of Logic = 5)
  Source:            data_coherence_controller_0/USER_LOGIC_I/simul_mt_label0.lock_obj_wait_list (RAM)
  Destination:       data_coherence_controller_0/USER_LOGIC_I/simul_mt_label0.lock_obj_wait_list (RAM)
  Source Clock:      SPLB_Clk rising
  Destination Clock: SPLB_Clk rising

  Data Path: data_coherence_controller_0/USER_LOGIC_I/simul_mt_label0.lock_obj_wait_list to data_coherence_controller_0/USER_LOGIC_I/simul_mt_label0.lock_obj_wait_list
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16:CLKB->DOB18   14   2.180   0.781  data_coherence_controller_0/USER_LOGIC_I/simul_mt_label0.lock_obj_wait_list (data_coherence_controller_0/USER_LOGIC_I/bram_DOB<18>)
     LUT3:I0->O            2   0.094   0.485  data_coherence_controller_0/USER_LOGIC_I/the_owner_release_multi_times_w2_SW0 (N120)
     LUT6:I5->O           12   0.094   0.636  data_coherence_controller_0/USER_LOGIC_I/monitor_cnt_modified_w<0>11 (data_coherence_controller_0/USER_LOGIC_I/N39)
     LUT6:I4->O            1   0.094   0.710  data_coherence_controller_0/USER_LOGIC_I/monitor_cnt_modified_w<4>21 (data_coherence_controller_0/USER_LOGIC_I/N31)
     LUT6:I3->O            2   0.094   0.485  data_coherence_controller_0/USER_LOGIC_I/monitor_cnt_modified_w<1>2 (data_coherence_controller_0/USER_LOGIC_I/monitor_cnt_modified_w<1>)
     LUT6:I5->O            1   0.094   0.336  data_coherence_controller_0/USER_LOGIC_I/bram_DIA<17> (data_coherence_controller_0/USER_LOGIC_I/bram_DIA<17>)
     RAMB16:DIA17              0.342          data_coherence_controller_0/USER_LOGIC_I/simul_mt_label0.lock_obj_wait_list
    ----------------------------------------
    Total                      6.425ns (2.992ns logic, 3.433ns route)
                                       (46.6% logic, 53.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MPLB_Clk'
  Clock period: 3.860ns (frequency: 259.067MHz)
  Total number of paths / destination ports: 2502 / 143
-------------------------------------------------------------------------
Delay:               3.860ns (Levels of Logic = 4)
  Source:            data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/parent_dbeats_remaining_9 (FF)
  Destination:       data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDEOP_REG (FF)
  Source Clock:      MPLB_Clk rising
  Destination Clock: MPLB_Clk rising

  Data Path: data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/parent_dbeats_remaining_9 to data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDEOP_REG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.715  data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/parent_dbeats_remaining_9 (data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/parent_dbeats_remaining_9)
     LUT3:I0->O            1   0.094   0.480  data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/dbeat_cnt_almost_done_reg_and0000111_SW0 (N21)
     LUT6:I5->O            1   0.094   0.480  data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/dbeat_cnt_almost_done_reg_and0000111 (data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/parent_dbeats_remaining_lt_MFBDBs)
     LUT3:I2->O            1   0.094   0.789  data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_set_rd_eop_SW3 (N277)
     LUT6:I2->O            1   0.094   0.336  data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_set_rd_eop (data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_set_rd_eop)
     FDRE:CE                   0.213          data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDEOP_REG
    ----------------------------------------
    Total                      3.860ns (1.060ns logic, 2.800ns route)
                                       (27.5% logic, 72.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 531 / 488
-------------------------------------------------------------------------
Offset:              3.193ns (Levels of Logic = 3)
  Source:            DCC_0_addr_in<16> (PAD)
  Destination:       data_coherence_controller_0/USER_LOGIC_I/heap_ack_0 (FF)
  Destination Clock: SPLB_Clk rising

  Data Path: DCC_0_addr_in<16> to data_coherence_controller_0/USER_LOGIC_I/heap_ack_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O            1   0.094   0.789  data_coherence_controller_0/USER_LOGIC_I/heap_ack_0_or000010 (data_coherence_controller_0/USER_LOGIC_I/heap_ack_0_or000010)
     LUT4:I0->O            1   0.094   0.480  data_coherence_controller_0/USER_LOGIC_I/heap_ack_0_or000087_SW0 (N281)
     LUT6:I5->O            1   0.094   0.336  data_coherence_controller_0/USER_LOGIC_I/heap_ack_0_or000087 (data_coherence_controller_0/USER_LOGIC_I/heap_ack_0_or0000)
     FDS:S                     0.573          data_coherence_controller_0/USER_LOGIC_I/heap_ack_0
    ----------------------------------------
    Total                      3.193ns (1.588ns logic, 1.605ns route)
                                       (49.7% logic, 50.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MPLB_Clk'
  Total number of paths / destination ports: 128 / 114
-------------------------------------------------------------------------
Offset:              1.905ns (Levels of Logic = 2)
  Source:            PLB_MAddrAck (PAD)
  Destination:       data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_WRERR_REG (FF)
  Destination Clock: MPLB_Clk rising

  Data Path: PLB_MAddrAck to data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_WRERR_REG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I2->O            2   0.094   0.794  data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sm_wrcntl_state_FSM_FFd1-In11 (data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/N3)
     LUT4:I0->O            1   0.094   0.336  data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/set_wrerr1 (data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/set_wrerr)
     FDRE:CE                   0.213          data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_WRERR_REG
    ----------------------------------------
    Total                      1.905ns (0.775ns logic, 1.130ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 105 / 90
-------------------------------------------------------------------------
Offset:              1.223ns (Levels of Logic = 1)
  Source:            data_coherence_controller_0/USER_LOGIC_I/mutex_state_FSM_FFd3 (FF)
  Destination:       COOR2JAIP_response_msg<15> (PAD)
  Source Clock:      SPLB_Clk rising

  Data Path: data_coherence_controller_0/USER_LOGIC_I/mutex_state_FSM_FFd3 to COOR2JAIP_response_msg<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             16   0.471   0.658  data_coherence_controller_0/USER_LOGIC_I/mutex_state_FSM_FFd3 (data_coherence_controller_0/USER_LOGIC_I/mutex_state_FSM_FFd3)
     LUT2:I0->O            0   0.094   0.000  data_coherence_controller_0/USER_LOGIC_I/COOR2JAIP_response_msg<8>1 (COOR2JAIP_response_msg<8>)
    ----------------------------------------
    Total                      1.223ns (0.565ns logic, 0.658ns route)
                                       (46.2% logic, 53.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MPLB_Clk'
  Total number of paths / destination ports: 45 / 45
-------------------------------------------------------------------------
Offset:              0.471ns (Levels of Logic = 0)
  Source:            data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_MD_ERROR_REG (FF)
  Destination:       MD_error (PAD)
  Source Clock:      MPLB_Clk rising

  Data Path: data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_MD_ERROR_REG to MD_error
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             0   0.471   0.000  data_coherence_controller_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_MD_ERROR_REG (MD_error)
    ----------------------------------------
    Total                      0.471ns (0.471ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 128 / 64
-------------------------------------------------------------------------
Delay:               0.334ns (Levels of Logic = 1)
  Source:            DCC_0_w_en_in (PAD)
  Destination:       DCC_0_addr_out<0> (PAD)

  Data Path: DCC_0_w_en_in to DCC_0_addr_out<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O            0   0.094   0.000  data_coherence_controller_0/USER_LOGIC_I/heap_modify_data<9>1 (DCC_0_data_out<22>)
    ----------------------------------------
    Total                      0.334ns (0.334ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 17.43 secs
 
--> 

Total memory usage is 591940 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  468 (   0 filtered)
Number of infos    :   11 (   0 filtered)

