// Seed: 3530426543
macromodule module_0 (
    input supply0 id_0,
    input tri0 id_1,
    input wire id_2,
    input supply1 id_3,
    output wand id_4,
    output wire id_5,
    output tri id_6,
    output logic id_7,
    input wand id_8,
    output supply1 id_9,
    input wor id_10,
    input wire id_11,
    input uwire id_12,
    output tri0 id_13,
    input wand id_14,
    output uwire id_15,
    output supply0 id_16,
    input supply0 id_17
);
  always id_7 <= #1 1;
  wire id_19 = id_19;
  wire id_20, id_21, id_22 = id_19;
  wire id_23, id_24;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    input wire id_2,
    input supply0 id_3,
    input supply1 id_4,
    input wand id_5,
    output wor id_6,
    output logic id_7,
    input supply1 id_8,
    output tri1 id_9,
    input logic id_10,
    input tri id_11,
    input tri0 id_12,
    output supply0 id_13,
    input supply1 id_14,
    input logic id_15,
    input supply0 id_16,
    input supply1 id_17,
    input tri1 id_18,
    output tri id_19,
    input tri0 id_20
);
  initial id_7 <= id_15;
  wire id_22;
  module_0 modCall_1 (
      id_2,
      id_16,
      id_2,
      id_4,
      id_9,
      id_19,
      id_19,
      id_7,
      id_17,
      id_13,
      id_4,
      id_8,
      id_2,
      id_9,
      id_8,
      id_6,
      id_19,
      id_8
  );
  wire id_23;
  assign id_7 = id_10;
endmodule
