.TH "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103x6.h" 3 "Thu Oct 29 2020" "lcd_display" \" -*- nroff -*-
.ad l
.nh
.SH NAME
Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103x6.h \- CMSIS Cortex-M3 Device Peripheral Access Layer Header File\&. This file contains all the peripheral register's definitions, bits definitions and memory mapping for STM32F1xx devices\&. 
.br
  

.SH SYNOPSIS
.br
.PP
\fC#include 'core_cm3\&.h'\fP
.br
\fC#include 'system_stm32f1xx\&.h'\fP
.br
\fC#include <stdint\&.h>\fP
.br

.SS "Data Structures"

.in +1c
.ti -1c
.RI "struct \fBADC_TypeDef\fP"
.br
.RI "Analog to Digital Converter 
.br
 "
.ti -1c
.RI "struct \fBADC_Common_TypeDef\fP"
.br
.ti -1c
.RI "struct \fBBKP_TypeDef\fP"
.br
.RI "Backup Registers 
.br
 "
.ti -1c
.RI "struct \fBCAN_TxMailBox_TypeDef\fP"
.br
.RI "Controller Area Network TxMailBox\&. "
.ti -1c
.RI "struct \fBCAN_FIFOMailBox_TypeDef\fP"
.br
.RI "Controller Area Network FIFOMailBox\&. "
.ti -1c
.RI "struct \fBCAN_FilterRegister_TypeDef\fP"
.br
.RI "Controller Area Network FilterRegister\&. "
.ti -1c
.RI "struct \fBCAN_TypeDef\fP"
.br
.RI "Controller Area Network\&. "
.ti -1c
.RI "struct \fBCRC_TypeDef\fP"
.br
.RI "CRC calculation unit\&. "
.ti -1c
.RI "struct \fBDBGMCU_TypeDef\fP"
.br
.RI "Debug MCU\&. "
.ti -1c
.RI "struct \fBDMA_Channel_TypeDef\fP"
.br
.RI "DMA Controller\&. "
.ti -1c
.RI "struct \fBDMA_TypeDef\fP"
.br
.ti -1c
.RI "struct \fBEXTI_TypeDef\fP"
.br
.RI "External Interrupt/Event Controller\&. "
.ti -1c
.RI "struct \fBFLASH_TypeDef\fP"
.br
.RI "FLASH Registers\&. "
.ti -1c
.RI "struct \fBOB_TypeDef\fP"
.br
.RI "Option Bytes Registers\&. "
.ti -1c
.RI "struct \fBGPIO_TypeDef\fP"
.br
.RI "General Purpose I/O\&. "
.ti -1c
.RI "struct \fBAFIO_TypeDef\fP"
.br
.RI "Alternate Function I/O\&. "
.ti -1c
.RI "struct \fBI2C_TypeDef\fP"
.br
.RI "Inter Integrated Circuit Interface\&. "
.ti -1c
.RI "struct \fBIWDG_TypeDef\fP"
.br
.RI "Independent WATCHDOG\&. "
.ti -1c
.RI "struct \fBPWR_TypeDef\fP"
.br
.RI "Power Control\&. "
.ti -1c
.RI "struct \fBRCC_TypeDef\fP"
.br
.RI "Reset and Clock Control\&. "
.ti -1c
.RI "struct \fBRTC_TypeDef\fP"
.br
.RI "Real-Time Clock\&. "
.ti -1c
.RI "struct \fBSPI_TypeDef\fP"
.br
.RI "Serial Peripheral Interface\&. "
.ti -1c
.RI "struct \fBTIM_TypeDef\fP"
.br
.RI "TIM Timers\&. "
.ti -1c
.RI "struct \fBUSART_TypeDef\fP"
.br
.RI "Universal Synchronous Asynchronous Receiver Transmitter\&. "
.ti -1c
.RI "struct \fBUSB_TypeDef\fP"
.br
.RI "Universal Serial Bus Full Speed Device\&. "
.ti -1c
.RI "struct \fBWWDG_TypeDef\fP"
.br
.RI "Window WATCHDOG\&. "
.in -1c
.SS "Macros"

.in +1c
.ti -1c
.RI "#define \fB__CM3_REV\fP   0x0200U"
.br
.RI "Configuration of the Cortex-M3 Processor and Core Peripherals\&. "
.ti -1c
.RI "#define \fB__MPU_PRESENT\fP   0U"
.br
.ti -1c
.RI "#define \fB__NVIC_PRIO_BITS\fP   4U"
.br
.ti -1c
.RI "#define \fB__Vendor_SysTickConfig\fP   0U"
.br
.ti -1c
.RI "#define \fBFLASH_BASE\fP   0x08000000UL"
.br
.ti -1c
.RI "#define \fBFLASH_BANK1_END\fP   0x08007FFFUL"
.br
.ti -1c
.RI "#define \fBSRAM_BASE\fP   0x20000000UL"
.br
.ti -1c
.RI "#define \fBPERIPH_BASE\fP   0x40000000UL"
.br
.ti -1c
.RI "#define \fBSRAM_BB_BASE\fP   0x22000000UL"
.br
.ti -1c
.RI "#define \fBPERIPH_BB_BASE\fP   0x42000000UL"
.br
.ti -1c
.RI "#define \fBAPB1PERIPH_BASE\fP   \fBPERIPH_BASE\fP"
.br
.ti -1c
.RI "#define \fBAPB2PERIPH_BASE\fP   (\fBPERIPH_BASE\fP + 0x00010000UL)"
.br
.ti -1c
.RI "#define \fBAHBPERIPH_BASE\fP   (\fBPERIPH_BASE\fP + 0x00020000UL)"
.br
.ti -1c
.RI "#define \fBTIM2_BASE\fP   (\fBAPB1PERIPH_BASE\fP + 0x00000000UL)"
.br
.ti -1c
.RI "#define \fBTIM3_BASE\fP   (\fBAPB1PERIPH_BASE\fP + 0x00000400UL)"
.br
.ti -1c
.RI "#define \fBRTC_BASE\fP   (\fBAPB1PERIPH_BASE\fP + 0x00002800UL)"
.br
.ti -1c
.RI "#define \fBWWDG_BASE\fP   (\fBAPB1PERIPH_BASE\fP + 0x00002C00UL)"
.br
.ti -1c
.RI "#define \fBIWDG_BASE\fP   (\fBAPB1PERIPH_BASE\fP + 0x00003000UL)"
.br
.ti -1c
.RI "#define \fBUSART2_BASE\fP   (\fBAPB1PERIPH_BASE\fP + 0x00004400UL)"
.br
.ti -1c
.RI "#define \fBI2C1_BASE\fP   (\fBAPB1PERIPH_BASE\fP + 0x00005400UL)"
.br
.ti -1c
.RI "#define \fBCAN1_BASE\fP   (\fBAPB1PERIPH_BASE\fP + 0x00006400UL)"
.br
.ti -1c
.RI "#define \fBBKP_BASE\fP   (\fBAPB1PERIPH_BASE\fP + 0x00006C00UL)"
.br
.ti -1c
.RI "#define \fBPWR_BASE\fP   (\fBAPB1PERIPH_BASE\fP + 0x00007000UL)"
.br
.ti -1c
.RI "#define \fBAFIO_BASE\fP   (\fBAPB2PERIPH_BASE\fP + 0x00000000UL)"
.br
.ti -1c
.RI "#define \fBEXTI_BASE\fP   (\fBAPB2PERIPH_BASE\fP + 0x00000400UL)"
.br
.ti -1c
.RI "#define \fBGPIOA_BASE\fP   (\fBAPB2PERIPH_BASE\fP + 0x00000800UL)"
.br
.ti -1c
.RI "#define \fBGPIOB_BASE\fP   (\fBAPB2PERIPH_BASE\fP + 0x00000C00UL)"
.br
.ti -1c
.RI "#define \fBGPIOC_BASE\fP   (\fBAPB2PERIPH_BASE\fP + 0x00001000UL)"
.br
.ti -1c
.RI "#define \fBGPIOD_BASE\fP   (\fBAPB2PERIPH_BASE\fP + 0x00001400UL)"
.br
.ti -1c
.RI "#define \fBADC1_BASE\fP   (\fBAPB2PERIPH_BASE\fP + 0x00002400UL)"
.br
.ti -1c
.RI "#define \fBADC2_BASE\fP   (\fBAPB2PERIPH_BASE\fP + 0x00002800UL)"
.br
.ti -1c
.RI "#define \fBTIM1_BASE\fP   (\fBAPB2PERIPH_BASE\fP + 0x00002C00UL)"
.br
.ti -1c
.RI "#define \fBSPI1_BASE\fP   (\fBAPB2PERIPH_BASE\fP + 0x00003000UL)"
.br
.ti -1c
.RI "#define \fBUSART1_BASE\fP   (\fBAPB2PERIPH_BASE\fP + 0x00003800UL)"
.br
.ti -1c
.RI "#define \fBDMA1_BASE\fP   (\fBAHBPERIPH_BASE\fP + 0x00000000UL)"
.br
.ti -1c
.RI "#define \fBDMA1_Channel1_BASE\fP   (\fBAHBPERIPH_BASE\fP + 0x00000008UL)"
.br
.ti -1c
.RI "#define \fBDMA1_Channel2_BASE\fP   (\fBAHBPERIPH_BASE\fP + 0x0000001CUL)"
.br
.ti -1c
.RI "#define \fBDMA1_Channel3_BASE\fP   (\fBAHBPERIPH_BASE\fP + 0x00000030UL)"
.br
.ti -1c
.RI "#define \fBDMA1_Channel4_BASE\fP   (\fBAHBPERIPH_BASE\fP + 0x00000044UL)"
.br
.ti -1c
.RI "#define \fBDMA1_Channel5_BASE\fP   (\fBAHBPERIPH_BASE\fP + 0x00000058UL)"
.br
.ti -1c
.RI "#define \fBDMA1_Channel6_BASE\fP   (\fBAHBPERIPH_BASE\fP + 0x0000006CUL)"
.br
.ti -1c
.RI "#define \fBDMA1_Channel7_BASE\fP   (\fBAHBPERIPH_BASE\fP + 0x00000080UL)"
.br
.ti -1c
.RI "#define \fBRCC_BASE\fP   (\fBAHBPERIPH_BASE\fP + 0x00001000UL)"
.br
.ti -1c
.RI "#define \fBCRC_BASE\fP   (\fBAHBPERIPH_BASE\fP + 0x00003000UL)"
.br
.ti -1c
.RI "#define \fBFLASH_R_BASE\fP   (\fBAHBPERIPH_BASE\fP + 0x00002000UL)"
.br
.ti -1c
.RI "#define \fBFLASHSIZE_BASE\fP   0x1FFFF7E0UL"
.br
.ti -1c
.RI "#define \fBUID_BASE\fP   0x1FFFF7E8UL"
.br
.ti -1c
.RI "#define \fBOB_BASE\fP   0x1FFFF800UL"
.br
.ti -1c
.RI "#define \fBDBGMCU_BASE\fP   0xE0042000UL"
.br
.ti -1c
.RI "#define \fBUSB_BASE\fP   (\fBAPB1PERIPH_BASE\fP + 0x00005C00UL)"
.br
.ti -1c
.RI "#define \fBUSB_PMAADDR\fP   (\fBAPB1PERIPH_BASE\fP + 0x00006000UL)"
.br
.ti -1c
.RI "#define \fBTIM2\fP   ((\fBTIM_TypeDef\fP *)\fBTIM2_BASE\fP)"
.br
.ti -1c
.RI "#define \fBTIM3\fP   ((\fBTIM_TypeDef\fP *)\fBTIM3_BASE\fP)"
.br
.ti -1c
.RI "#define \fBRTC\fP   ((\fBRTC_TypeDef\fP *)\fBRTC_BASE\fP)"
.br
.ti -1c
.RI "#define \fBWWDG\fP   ((\fBWWDG_TypeDef\fP *)\fBWWDG_BASE\fP)"
.br
.ti -1c
.RI "#define \fBIWDG\fP   ((\fBIWDG_TypeDef\fP *)\fBIWDG_BASE\fP)"
.br
.ti -1c
.RI "#define \fBUSART2\fP   ((\fBUSART_TypeDef\fP *)\fBUSART2_BASE\fP)"
.br
.ti -1c
.RI "#define \fBI2C1\fP   ((\fBI2C_TypeDef\fP *)\fBI2C1_BASE\fP)"
.br
.ti -1c
.RI "#define \fBUSB\fP   ((\fBUSB_TypeDef\fP *)\fBUSB_BASE\fP)"
.br
.ti -1c
.RI "#define \fBCAN1\fP   ((\fBCAN_TypeDef\fP *)\fBCAN1_BASE\fP)"
.br
.ti -1c
.RI "#define \fBBKP\fP   ((\fBBKP_TypeDef\fP *)\fBBKP_BASE\fP)"
.br
.ti -1c
.RI "#define \fBPWR\fP   ((\fBPWR_TypeDef\fP *)\fBPWR_BASE\fP)"
.br
.ti -1c
.RI "#define \fBAFIO\fP   ((\fBAFIO_TypeDef\fP *)\fBAFIO_BASE\fP)"
.br
.ti -1c
.RI "#define \fBEXTI\fP   ((\fBEXTI_TypeDef\fP *)\fBEXTI_BASE\fP)"
.br
.ti -1c
.RI "#define \fBGPIOA\fP   ((\fBGPIO_TypeDef\fP *)\fBGPIOA_BASE\fP)"
.br
.ti -1c
.RI "#define \fBGPIOB\fP   ((\fBGPIO_TypeDef\fP *)\fBGPIOB_BASE\fP)"
.br
.ti -1c
.RI "#define \fBGPIOC\fP   ((\fBGPIO_TypeDef\fP *)\fBGPIOC_BASE\fP)"
.br
.ti -1c
.RI "#define \fBGPIOD\fP   ((\fBGPIO_TypeDef\fP *)\fBGPIOD_BASE\fP)"
.br
.ti -1c
.RI "#define \fBADC1\fP   ((\fBADC_TypeDef\fP *)\fBADC1_BASE\fP)"
.br
.ti -1c
.RI "#define \fBADC2\fP   ((\fBADC_TypeDef\fP *)\fBADC2_BASE\fP)"
.br
.ti -1c
.RI "#define \fBADC12_COMMON\fP   ((\fBADC_Common_TypeDef\fP *)\fBADC1_BASE\fP)"
.br
.ti -1c
.RI "#define \fBTIM1\fP   ((\fBTIM_TypeDef\fP *)\fBTIM1_BASE\fP)"
.br
.ti -1c
.RI "#define \fBSPI1\fP   ((\fBSPI_TypeDef\fP *)\fBSPI1_BASE\fP)"
.br
.ti -1c
.RI "#define \fBUSART1\fP   ((\fBUSART_TypeDef\fP *)\fBUSART1_BASE\fP)"
.br
.ti -1c
.RI "#define \fBDMA1\fP   ((\fBDMA_TypeDef\fP *)\fBDMA1_BASE\fP)"
.br
.ti -1c
.RI "#define \fBDMA1_Channel1\fP   ((\fBDMA_Channel_TypeDef\fP *)\fBDMA1_Channel1_BASE\fP)"
.br
.ti -1c
.RI "#define \fBDMA1_Channel2\fP   ((\fBDMA_Channel_TypeDef\fP *)\fBDMA1_Channel2_BASE\fP)"
.br
.ti -1c
.RI "#define \fBDMA1_Channel3\fP   ((\fBDMA_Channel_TypeDef\fP *)\fBDMA1_Channel3_BASE\fP)"
.br
.ti -1c
.RI "#define \fBDMA1_Channel4\fP   ((\fBDMA_Channel_TypeDef\fP *)\fBDMA1_Channel4_BASE\fP)"
.br
.ti -1c
.RI "#define \fBDMA1_Channel5\fP   ((\fBDMA_Channel_TypeDef\fP *)\fBDMA1_Channel5_BASE\fP)"
.br
.ti -1c
.RI "#define \fBDMA1_Channel6\fP   ((\fBDMA_Channel_TypeDef\fP *)\fBDMA1_Channel6_BASE\fP)"
.br
.ti -1c
.RI "#define \fBDMA1_Channel7\fP   ((\fBDMA_Channel_TypeDef\fP *)\fBDMA1_Channel7_BASE\fP)"
.br
.ti -1c
.RI "#define \fBRCC\fP   ((\fBRCC_TypeDef\fP *)\fBRCC_BASE\fP)"
.br
.ti -1c
.RI "#define \fBCRC\fP   ((\fBCRC_TypeDef\fP *)\fBCRC_BASE\fP)"
.br
.ti -1c
.RI "#define \fBFLASH\fP   ((\fBFLASH_TypeDef\fP *)\fBFLASH_R_BASE\fP)"
.br
.ti -1c
.RI "#define \fBOB\fP   ((\fBOB_TypeDef\fP *)\fBOB_BASE\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU\fP   ((\fBDBGMCU_TypeDef\fP *)\fBDBGMCU_BASE\fP)"
.br
.ti -1c
.RI "#define \fBCRC_DR_DR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCRC_DR_DR_Msk\fP   (0xFFFFFFFFUL << \fBCRC_DR_DR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCRC_DR_DR\fP   \fBCRC_DR_DR_Msk\fP"
.br
.ti -1c
.RI "#define \fBCRC_IDR_IDR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCRC_IDR_IDR_Msk\fP   (0xFFUL << \fBCRC_IDR_IDR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCRC_IDR_IDR\fP   \fBCRC_IDR_IDR_Msk\fP"
.br
.ti -1c
.RI "#define \fBCRC_CR_RESET_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCRC_CR_RESET_Msk\fP   (0x1UL << \fBCRC_CR_RESET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCRC_CR_RESET\fP   \fBCRC_CR_RESET_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_LPDS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBPWR_CR_LPDS_Msk\fP   (0x1UL << \fBPWR_CR_LPDS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR_LPDS\fP   \fBPWR_CR_LPDS_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_PDDS_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBPWR_CR_PDDS_Msk\fP   (0x1UL << \fBPWR_CR_PDDS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR_PDDS\fP   \fBPWR_CR_PDDS_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_CWUF_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBPWR_CR_CWUF_Msk\fP   (0x1UL << \fBPWR_CR_CWUF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR_CWUF\fP   \fBPWR_CR_CWUF_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_CSBF_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBPWR_CR_CSBF_Msk\fP   (0x1UL << \fBPWR_CR_CSBF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR_CSBF\fP   \fBPWR_CR_CSBF_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_PVDE_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBPWR_CR_PVDE_Msk\fP   (0x1UL << \fBPWR_CR_PVDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR_PVDE\fP   \fBPWR_CR_PVDE_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_Msk\fP   (0x7UL << \fBPWR_CR_PLS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS\fP   \fBPWR_CR_PLS_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_0\fP   (0x1UL << \fBPWR_CR_PLS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_1\fP   (0x2UL << \fBPWR_CR_PLS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_2\fP   (0x4UL << \fBPWR_CR_PLS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_LEV0\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_LEV1\fP   0x00000020U"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_LEV2\fP   0x00000040U"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_LEV3\fP   0x00000060U"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_LEV4\fP   0x00000080U"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_LEV5\fP   0x000000A0U"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_LEV6\fP   0x000000C0U"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_LEV7\fP   0x000000E0U"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_2V2\fP   \fBPWR_CR_PLS_LEV0\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_2V3\fP   \fBPWR_CR_PLS_LEV1\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_2V4\fP   \fBPWR_CR_PLS_LEV2\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_2V5\fP   \fBPWR_CR_PLS_LEV3\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_2V6\fP   \fBPWR_CR_PLS_LEV4\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_2V7\fP   \fBPWR_CR_PLS_LEV5\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_2V8\fP   \fBPWR_CR_PLS_LEV6\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_2V9\fP   \fBPWR_CR_PLS_LEV7\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_DBP_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBPWR_CR_DBP_Msk\fP   (0x1UL << \fBPWR_CR_DBP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CR_DBP\fP   \fBPWR_CR_DBP_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CSR_WUF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBPWR_CSR_WUF_Msk\fP   (0x1UL << \fBPWR_CSR_WUF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CSR_WUF\fP   \fBPWR_CSR_WUF_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CSR_SBF_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBPWR_CSR_SBF_Msk\fP   (0x1UL << \fBPWR_CSR_SBF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CSR_SBF\fP   \fBPWR_CSR_SBF_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CSR_PVDO_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBPWR_CSR_PVDO_Msk\fP   (0x1UL << \fBPWR_CSR_PVDO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CSR_PVDO\fP   \fBPWR_CSR_PVDO_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CSR_EWUP_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBPWR_CSR_EWUP_Msk\fP   (0x1UL << \fBPWR_CSR_EWUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWR_CSR_EWUP\fP   \fBPWR_CSR_EWUP_Msk\fP"
.br
.ti -1c
.RI "#define \fBBKP_DR1_D_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBBKP_DR1_D_Msk\fP   (0xFFFFUL << \fBBKP_DR1_D_Pos\fP)"
.br
.ti -1c
.RI "#define \fBBKP_DR1_D\fP   \fBBKP_DR1_D_Msk\fP"
.br
.ti -1c
.RI "#define \fBBKP_DR2_D_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBBKP_DR2_D_Msk\fP   (0xFFFFUL << \fBBKP_DR2_D_Pos\fP)"
.br
.ti -1c
.RI "#define \fBBKP_DR2_D\fP   \fBBKP_DR2_D_Msk\fP"
.br
.ti -1c
.RI "#define \fBBKP_DR3_D_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBBKP_DR3_D_Msk\fP   (0xFFFFUL << \fBBKP_DR3_D_Pos\fP)"
.br
.ti -1c
.RI "#define \fBBKP_DR3_D\fP   \fBBKP_DR3_D_Msk\fP"
.br
.ti -1c
.RI "#define \fBBKP_DR4_D_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBBKP_DR4_D_Msk\fP   (0xFFFFUL << \fBBKP_DR4_D_Pos\fP)"
.br
.ti -1c
.RI "#define \fBBKP_DR4_D\fP   \fBBKP_DR4_D_Msk\fP"
.br
.ti -1c
.RI "#define \fBBKP_DR5_D_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBBKP_DR5_D_Msk\fP   (0xFFFFUL << \fBBKP_DR5_D_Pos\fP)"
.br
.ti -1c
.RI "#define \fBBKP_DR5_D\fP   \fBBKP_DR5_D_Msk\fP"
.br
.ti -1c
.RI "#define \fBBKP_DR6_D_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBBKP_DR6_D_Msk\fP   (0xFFFFUL << \fBBKP_DR6_D_Pos\fP)"
.br
.ti -1c
.RI "#define \fBBKP_DR6_D\fP   \fBBKP_DR6_D_Msk\fP"
.br
.ti -1c
.RI "#define \fBBKP_DR7_D_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBBKP_DR7_D_Msk\fP   (0xFFFFUL << \fBBKP_DR7_D_Pos\fP)"
.br
.ti -1c
.RI "#define \fBBKP_DR7_D\fP   \fBBKP_DR7_D_Msk\fP"
.br
.ti -1c
.RI "#define \fBBKP_DR8_D_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBBKP_DR8_D_Msk\fP   (0xFFFFUL << \fBBKP_DR8_D_Pos\fP)"
.br
.ti -1c
.RI "#define \fBBKP_DR8_D\fP   \fBBKP_DR8_D_Msk\fP"
.br
.ti -1c
.RI "#define \fBBKP_DR9_D_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBBKP_DR9_D_Msk\fP   (0xFFFFUL << \fBBKP_DR9_D_Pos\fP)"
.br
.ti -1c
.RI "#define \fBBKP_DR9_D\fP   \fBBKP_DR9_D_Msk\fP"
.br
.ti -1c
.RI "#define \fBBKP_DR10_D_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBBKP_DR10_D_Msk\fP   (0xFFFFUL << \fBBKP_DR10_D_Pos\fP)"
.br
.ti -1c
.RI "#define \fBBKP_DR10_D\fP   \fBBKP_DR10_D_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_BKP_NUMBER\fP   10"
.br
.ti -1c
.RI "#define \fBBKP_RTCCR_CAL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBBKP_RTCCR_CAL_Msk\fP   (0x7FUL << \fBBKP_RTCCR_CAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBBKP_RTCCR_CAL\fP   \fBBKP_RTCCR_CAL_Msk\fP"
.br
.ti -1c
.RI "#define \fBBKP_RTCCR_CCO_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBBKP_RTCCR_CCO_Msk\fP   (0x1UL << \fBBKP_RTCCR_CCO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBBKP_RTCCR_CCO\fP   \fBBKP_RTCCR_CCO_Msk\fP"
.br
.ti -1c
.RI "#define \fBBKP_RTCCR_ASOE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBBKP_RTCCR_ASOE_Msk\fP   (0x1UL << \fBBKP_RTCCR_ASOE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBBKP_RTCCR_ASOE\fP   \fBBKP_RTCCR_ASOE_Msk\fP"
.br
.ti -1c
.RI "#define \fBBKP_RTCCR_ASOS_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBBKP_RTCCR_ASOS_Msk\fP   (0x1UL << \fBBKP_RTCCR_ASOS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBBKP_RTCCR_ASOS\fP   \fBBKP_RTCCR_ASOS_Msk\fP"
.br
.ti -1c
.RI "#define \fBBKP_CR_TPE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBBKP_CR_TPE_Msk\fP   (0x1UL << \fBBKP_CR_TPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBBKP_CR_TPE\fP   \fBBKP_CR_TPE_Msk\fP"
.br
.ti -1c
.RI "#define \fBBKP_CR_TPAL_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBBKP_CR_TPAL_Msk\fP   (0x1UL << \fBBKP_CR_TPAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBBKP_CR_TPAL\fP   \fBBKP_CR_TPAL_Msk\fP"
.br
.ti -1c
.RI "#define \fBBKP_CSR_CTE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBBKP_CSR_CTE_Msk\fP   (0x1UL << \fBBKP_CSR_CTE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBBKP_CSR_CTE\fP   \fBBKP_CSR_CTE_Msk\fP"
.br
.ti -1c
.RI "#define \fBBKP_CSR_CTI_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBBKP_CSR_CTI_Msk\fP   (0x1UL << \fBBKP_CSR_CTI_Pos\fP)"
.br
.ti -1c
.RI "#define \fBBKP_CSR_CTI\fP   \fBBKP_CSR_CTI_Msk\fP"
.br
.ti -1c
.RI "#define \fBBKP_CSR_TPIE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBBKP_CSR_TPIE_Msk\fP   (0x1UL << \fBBKP_CSR_TPIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBBKP_CSR_TPIE\fP   \fBBKP_CSR_TPIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBBKP_CSR_TEF_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBBKP_CSR_TEF_Msk\fP   (0x1UL << \fBBKP_CSR_TEF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBBKP_CSR_TEF\fP   \fBBKP_CSR_TEF_Msk\fP"
.br
.ti -1c
.RI "#define \fBBKP_CSR_TIF_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBBKP_CSR_TIF_Msk\fP   (0x1UL << \fBBKP_CSR_TIF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBBKP_CSR_TIF\fP   \fBBKP_CSR_TIF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSION_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSION_Msk\fP   (0x1UL << \fBRCC_CR_HSION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSION\fP   \fBRCC_CR_HSION_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSIRDY_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSIRDY_Msk\fP   (0x1UL << \fBRCC_CR_HSIRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSIRDY\fP   \fBRCC_CR_HSIRDY_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSITRIM_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSITRIM_Msk\fP   (0x1FUL << \fBRCC_CR_HSITRIM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSITRIM\fP   \fBRCC_CR_HSITRIM_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSICAL_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSICAL_Msk\fP   (0xFFUL << \fBRCC_CR_HSICAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSICAL\fP   \fBRCC_CR_HSICAL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSEON_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSEON_Msk\fP   (0x1UL << \fBRCC_CR_HSEON_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSEON\fP   \fBRCC_CR_HSEON_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSERDY_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSERDY_Msk\fP   (0x1UL << \fBRCC_CR_HSERDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSERDY\fP   \fBRCC_CR_HSERDY_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSEBYP_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSEBYP_Msk\fP   (0x1UL << \fBRCC_CR_HSEBYP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSEBYP\fP   \fBRCC_CR_HSEBYP_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_CSSON_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_CSSON_Msk\fP   (0x1UL << \fBRCC_CR_CSSON_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CR_CSSON\fP   \fBRCC_CR_CSSON_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_PLLON_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_PLLON_Msk\fP   (0x1UL << \fBRCC_CR_PLLON_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CR_PLLON\fP   \fBRCC_CR_PLLON_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_PLLRDY_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_PLLRDY_Msk\fP   (0x1UL << \fBRCC_CR_PLLRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CR_PLLRDY\fP   \fBRCC_CR_PLLRDY_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SW_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SW_Msk\fP   (0x3UL << \fBRCC_CFGR_SW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SW\fP   \fBRCC_CFGR_SW_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SW_0\fP   (0x1UL << \fBRCC_CFGR_SW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SW_1\fP   (0x2UL << \fBRCC_CFGR_SW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SW_HSI\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SW_HSE\fP   0x00000001U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SW_PLL\fP   0x00000002U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SWS_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SWS_Msk\fP   (0x3UL << \fBRCC_CFGR_SWS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SWS\fP   \fBRCC_CFGR_SWS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SWS_0\fP   (0x1UL << \fBRCC_CFGR_SWS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SWS_1\fP   (0x2UL << \fBRCC_CFGR_SWS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SWS_HSI\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SWS_HSE\fP   0x00000004U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SWS_PLL\fP   0x00000008U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_Msk\fP   (0xFUL << \fBRCC_CFGR_HPRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE\fP   \fBRCC_CFGR_HPRE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_0\fP   (0x1UL << \fBRCC_CFGR_HPRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_1\fP   (0x2UL << \fBRCC_CFGR_HPRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_2\fP   (0x4UL << \fBRCC_CFGR_HPRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_3\fP   (0x8UL << \fBRCC_CFGR_HPRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_DIV1\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_DIV2\fP   0x00000080U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_DIV4\fP   0x00000090U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_DIV8\fP   0x000000A0U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_DIV16\fP   0x000000B0U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_DIV64\fP   0x000000C0U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_DIV128\fP   0x000000D0U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_DIV256\fP   0x000000E0U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_DIV512\fP   0x000000F0U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE1_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE1_Msk\fP   (0x7UL << \fBRCC_CFGR_PPRE1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE1\fP   \fBRCC_CFGR_PPRE1_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE1_0\fP   (0x1UL << \fBRCC_CFGR_PPRE1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE1_1\fP   (0x2UL << \fBRCC_CFGR_PPRE1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE1_2\fP   (0x4UL << \fBRCC_CFGR_PPRE1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE1_DIV1\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE1_DIV2\fP   0x00000400U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE1_DIV4\fP   0x00000500U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE1_DIV8\fP   0x00000600U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE1_DIV16\fP   0x00000700U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE2_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE2_Msk\fP   (0x7UL << \fBRCC_CFGR_PPRE2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE2\fP   \fBRCC_CFGR_PPRE2_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE2_0\fP   (0x1UL << \fBRCC_CFGR_PPRE2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE2_1\fP   (0x2UL << \fBRCC_CFGR_PPRE2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE2_2\fP   (0x4UL << \fBRCC_CFGR_PPRE2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE2_DIV1\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE2_DIV2\fP   0x00002000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE2_DIV4\fP   0x00002800U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE2_DIV8\fP   0x00003000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE2_DIV16\fP   0x00003800U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_ADCPRE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_ADCPRE_Msk\fP   (0x3UL << \fBRCC_CFGR_ADCPRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_ADCPRE\fP   \fBRCC_CFGR_ADCPRE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_ADCPRE_0\fP   (0x1UL << \fBRCC_CFGR_ADCPRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_ADCPRE_1\fP   (0x2UL << \fBRCC_CFGR_ADCPRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_ADCPRE_DIV2\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_ADCPRE_DIV4\fP   0x00004000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_ADCPRE_DIV6\fP   0x00008000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_ADCPRE_DIV8\fP   0x0000C000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLSRC_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLSRC_Msk\fP   (0x1UL << \fBRCC_CFGR_PLLSRC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLSRC\fP   \fBRCC_CFGR_PLLSRC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLXTPRE_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLXTPRE_Msk\fP   (0x1UL << \fBRCC_CFGR_PLLXTPRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLXTPRE\fP   \fBRCC_CFGR_PLLXTPRE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL_Msk\fP   (0xFUL << \fBRCC_CFGR_PLLMULL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL\fP   \fBRCC_CFGR_PLLMULL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL_0\fP   (0x1UL << \fBRCC_CFGR_PLLMULL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL_1\fP   (0x2UL << \fBRCC_CFGR_PLLMULL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL_2\fP   (0x4UL << \fBRCC_CFGR_PLLMULL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL_3\fP   (0x8UL << \fBRCC_CFGR_PLLMULL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLXTPRE_HSE\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLXTPRE_HSE_DIV2\fP   0x00020000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL2\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL3_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL3_Msk\fP   (0x1UL << \fBRCC_CFGR_PLLMULL3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL3\fP   \fBRCC_CFGR_PLLMULL3_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL4_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL4_Msk\fP   (0x1UL << \fBRCC_CFGR_PLLMULL4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL4\fP   \fBRCC_CFGR_PLLMULL4_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL5_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL5_Msk\fP   (0x3UL << \fBRCC_CFGR_PLLMULL5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL5\fP   \fBRCC_CFGR_PLLMULL5_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL6_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL6_Msk\fP   (0x1UL << \fBRCC_CFGR_PLLMULL6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL6\fP   \fBRCC_CFGR_PLLMULL6_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL7_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL7_Msk\fP   (0x5UL << \fBRCC_CFGR_PLLMULL7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL7\fP   \fBRCC_CFGR_PLLMULL7_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL8_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL8_Msk\fP   (0x3UL << \fBRCC_CFGR_PLLMULL8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL8\fP   \fBRCC_CFGR_PLLMULL8_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL9_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL9_Msk\fP   (0x7UL << \fBRCC_CFGR_PLLMULL9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL9\fP   \fBRCC_CFGR_PLLMULL9_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL10_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL10_Msk\fP   (0x1UL << \fBRCC_CFGR_PLLMULL10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL10\fP   \fBRCC_CFGR_PLLMULL10_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL11_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL11_Msk\fP   (0x9UL << \fBRCC_CFGR_PLLMULL11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL11\fP   \fBRCC_CFGR_PLLMULL11_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL12_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL12_Msk\fP   (0x5UL << \fBRCC_CFGR_PLLMULL12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL12\fP   \fBRCC_CFGR_PLLMULL12_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL13_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL13_Msk\fP   (0xBUL << \fBRCC_CFGR_PLLMULL13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL13\fP   \fBRCC_CFGR_PLLMULL13_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL14_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL14_Msk\fP   (0x3UL << \fBRCC_CFGR_PLLMULL14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL14\fP   \fBRCC_CFGR_PLLMULL14_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL15_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL15_Msk\fP   (0xDUL << \fBRCC_CFGR_PLLMULL15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL15\fP   \fBRCC_CFGR_PLLMULL15_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL16_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL16_Msk\fP   (0x7UL << \fBRCC_CFGR_PLLMULL16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PLLMULL16\fP   \fBRCC_CFGR_PLLMULL16_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_USBPRE_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_USBPRE_Msk\fP   (0x1UL << \fBRCC_CFGR_USBPRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_USBPRE\fP   \fBRCC_CFGR_USBPRE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO_Msk\fP   (0x7UL << \fBRCC_CFGR_MCO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO\fP   \fBRCC_CFGR_MCO_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO_0\fP   (0x1UL << \fBRCC_CFGR_MCO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO_1\fP   (0x2UL << \fBRCC_CFGR_MCO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO_2\fP   (0x4UL << \fBRCC_CFGR_MCO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO_NOCLOCK\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO_SYSCLK\fP   0x04000000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO_HSI\fP   0x05000000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO_HSE\fP   0x06000000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO_PLLCLK_DIV2\fP   0x07000000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCOSEL\fP   \fBRCC_CFGR_MCO\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCOSEL_0\fP   \fBRCC_CFGR_MCO_0\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCOSEL_1\fP   \fBRCC_CFGR_MCO_1\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCOSEL_2\fP   \fBRCC_CFGR_MCO_2\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCOSEL_NOCLOCK\fP   \fBRCC_CFGR_MCO_NOCLOCK\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCOSEL_SYSCLK\fP   \fBRCC_CFGR_MCO_SYSCLK\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCOSEL_HSI\fP   \fBRCC_CFGR_MCO_HSI\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCOSEL_HSE\fP   \fBRCC_CFGR_MCO_HSE\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCOSEL_PLL_DIV2\fP   \fBRCC_CFGR_MCO_PLLCLK_DIV2\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSIRDYF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSIRDYF_Msk\fP   (0x1UL << \fBRCC_CIR_LSIRDYF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSIRDYF\fP   \fBRCC_CIR_LSIRDYF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSERDYF_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSERDYF_Msk\fP   (0x1UL << \fBRCC_CIR_LSERDYF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSERDYF\fP   \fBRCC_CIR_LSERDYF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSIRDYF_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSIRDYF_Msk\fP   (0x1UL << \fBRCC_CIR_HSIRDYF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSIRDYF\fP   \fBRCC_CIR_HSIRDYF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSERDYF_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSERDYF_Msk\fP   (0x1UL << \fBRCC_CIR_HSERDYF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSERDYF\fP   \fBRCC_CIR_HSERDYF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLRDYF_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLRDYF_Msk\fP   (0x1UL << \fBRCC_CIR_PLLRDYF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLRDYF\fP   \fBRCC_CIR_PLLRDYF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_CSSF_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_CSSF_Msk\fP   (0x1UL << \fBRCC_CIR_CSSF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_CSSF\fP   \fBRCC_CIR_CSSF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSIRDYIE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSIRDYIE_Msk\fP   (0x1UL << \fBRCC_CIR_LSIRDYIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSIRDYIE\fP   \fBRCC_CIR_LSIRDYIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSERDYIE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSERDYIE_Msk\fP   (0x1UL << \fBRCC_CIR_LSERDYIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSERDYIE\fP   \fBRCC_CIR_LSERDYIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSIRDYIE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSIRDYIE_Msk\fP   (0x1UL << \fBRCC_CIR_HSIRDYIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSIRDYIE\fP   \fBRCC_CIR_HSIRDYIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSERDYIE_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSERDYIE_Msk\fP   (0x1UL << \fBRCC_CIR_HSERDYIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSERDYIE\fP   \fBRCC_CIR_HSERDYIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLRDYIE_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLRDYIE_Msk\fP   (0x1UL << \fBRCC_CIR_PLLRDYIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLRDYIE\fP   \fBRCC_CIR_PLLRDYIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSIRDYC_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSIRDYC_Msk\fP   (0x1UL << \fBRCC_CIR_LSIRDYC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSIRDYC\fP   \fBRCC_CIR_LSIRDYC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSERDYC_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSERDYC_Msk\fP   (0x1UL << \fBRCC_CIR_LSERDYC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSERDYC\fP   \fBRCC_CIR_LSERDYC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSIRDYC_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSIRDYC_Msk\fP   (0x1UL << \fBRCC_CIR_HSIRDYC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSIRDYC\fP   \fBRCC_CIR_HSIRDYC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSERDYC_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSERDYC_Msk\fP   (0x1UL << \fBRCC_CIR_HSERDYC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSERDYC\fP   \fBRCC_CIR_HSERDYC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLRDYC_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLRDYC_Msk\fP   (0x1UL << \fBRCC_CIR_PLLRDYC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLRDYC\fP   \fBRCC_CIR_PLLRDYC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_CSSC_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_CSSC_Msk\fP   (0x1UL << \fBRCC_CIR_CSSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_CSSC\fP   \fBRCC_CIR_CSSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_AFIORST_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_AFIORST_Msk\fP   (0x1UL << \fBRCC_APB2RSTR_AFIORST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_AFIORST\fP   \fBRCC_APB2RSTR_AFIORST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_IOPARST_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_IOPARST_Msk\fP   (0x1UL << \fBRCC_APB2RSTR_IOPARST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_IOPARST\fP   \fBRCC_APB2RSTR_IOPARST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_IOPBRST_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_IOPBRST_Msk\fP   (0x1UL << \fBRCC_APB2RSTR_IOPBRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_IOPBRST\fP   \fBRCC_APB2RSTR_IOPBRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_IOPCRST_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_IOPCRST_Msk\fP   (0x1UL << \fBRCC_APB2RSTR_IOPCRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_IOPCRST\fP   \fBRCC_APB2RSTR_IOPCRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_IOPDRST_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_IOPDRST_Msk\fP   (0x1UL << \fBRCC_APB2RSTR_IOPDRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_IOPDRST\fP   \fBRCC_APB2RSTR_IOPDRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_ADC1RST_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_ADC1RST_Msk\fP   (0x1UL << \fBRCC_APB2RSTR_ADC1RST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_ADC1RST\fP   \fBRCC_APB2RSTR_ADC1RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_ADC2RST_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_ADC2RST_Msk\fP   (0x1UL << \fBRCC_APB2RSTR_ADC2RST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_ADC2RST\fP   \fBRCC_APB2RSTR_ADC2RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_TIM1RST_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_TIM1RST_Msk\fP   (0x1UL << \fBRCC_APB2RSTR_TIM1RST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_TIM1RST\fP   \fBRCC_APB2RSTR_TIM1RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_SPI1RST_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_SPI1RST_Msk\fP   (0x1UL << \fBRCC_APB2RSTR_SPI1RST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_SPI1RST\fP   \fBRCC_APB2RSTR_SPI1RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_USART1RST_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_USART1RST_Msk\fP   (0x1UL << \fBRCC_APB2RSTR_USART1RST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_USART1RST\fP   \fBRCC_APB2RSTR_USART1RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM2RST_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM2RST_Msk\fP   (0x1UL << \fBRCC_APB1RSTR_TIM2RST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM2RST\fP   \fBRCC_APB1RSTR_TIM2RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM3RST_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM3RST_Msk\fP   (0x1UL << \fBRCC_APB1RSTR_TIM3RST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM3RST\fP   \fBRCC_APB1RSTR_TIM3RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_WWDGRST_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_WWDGRST_Msk\fP   (0x1UL << \fBRCC_APB1RSTR_WWDGRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_WWDGRST\fP   \fBRCC_APB1RSTR_WWDGRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_USART2RST_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_USART2RST_Msk\fP   (0x1UL << \fBRCC_APB1RSTR_USART2RST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_USART2RST\fP   \fBRCC_APB1RSTR_USART2RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_I2C1RST_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_I2C1RST_Msk\fP   (0x1UL << \fBRCC_APB1RSTR_I2C1RST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_I2C1RST\fP   \fBRCC_APB1RSTR_I2C1RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_CAN1RST_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_CAN1RST_Msk\fP   (0x1UL << \fBRCC_APB1RSTR_CAN1RST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_CAN1RST\fP   \fBRCC_APB1RSTR_CAN1RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_BKPRST_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_BKPRST_Msk\fP   (0x1UL << \fBRCC_APB1RSTR_BKPRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_BKPRST\fP   \fBRCC_APB1RSTR_BKPRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_PWRRST_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_PWRRST_Msk\fP   (0x1UL << \fBRCC_APB1RSTR_PWRRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_PWRRST\fP   \fBRCC_APB1RSTR_PWRRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_USBRST_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_USBRST_Msk\fP   (0x1UL << \fBRCC_APB1RSTR_USBRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_USBRST\fP   \fBRCC_APB1RSTR_USBRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHBENR_DMA1EN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_AHBENR_DMA1EN_Msk\fP   (0x1UL << \fBRCC_AHBENR_DMA1EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_AHBENR_DMA1EN\fP   \fBRCC_AHBENR_DMA1EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHBENR_SRAMEN_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRCC_AHBENR_SRAMEN_Msk\fP   (0x1UL << \fBRCC_AHBENR_SRAMEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_AHBENR_SRAMEN\fP   \fBRCC_AHBENR_SRAMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHBENR_FLITFEN_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRCC_AHBENR_FLITFEN_Msk\fP   (0x1UL << \fBRCC_AHBENR_FLITFEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_AHBENR_FLITFEN\fP   \fBRCC_AHBENR_FLITFEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHBENR_CRCEN_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBRCC_AHBENR_CRCEN_Msk\fP   (0x1UL << \fBRCC_AHBENR_CRCEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_AHBENR_CRCEN\fP   \fBRCC_AHBENR_CRCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_AFIOEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_AFIOEN_Msk\fP   (0x1UL << \fBRCC_APB2ENR_AFIOEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_AFIOEN\fP   \fBRCC_APB2ENR_AFIOEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_IOPAEN_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_IOPAEN_Msk\fP   (0x1UL << \fBRCC_APB2ENR_IOPAEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_IOPAEN\fP   \fBRCC_APB2ENR_IOPAEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_IOPBEN_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_IOPBEN_Msk\fP   (0x1UL << \fBRCC_APB2ENR_IOPBEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_IOPBEN\fP   \fBRCC_APB2ENR_IOPBEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_IOPCEN_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_IOPCEN_Msk\fP   (0x1UL << \fBRCC_APB2ENR_IOPCEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_IOPCEN\fP   \fBRCC_APB2ENR_IOPCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_IOPDEN_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_IOPDEN_Msk\fP   (0x1UL << \fBRCC_APB2ENR_IOPDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_IOPDEN\fP   \fBRCC_APB2ENR_IOPDEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_ADC1EN_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_ADC1EN_Msk\fP   (0x1UL << \fBRCC_APB2ENR_ADC1EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_ADC1EN\fP   \fBRCC_APB2ENR_ADC1EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_ADC2EN_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_ADC2EN_Msk\fP   (0x1UL << \fBRCC_APB2ENR_ADC2EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_ADC2EN\fP   \fBRCC_APB2ENR_ADC2EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_TIM1EN_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_TIM1EN_Msk\fP   (0x1UL << \fBRCC_APB2ENR_TIM1EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_TIM1EN\fP   \fBRCC_APB2ENR_TIM1EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_SPI1EN_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_SPI1EN_Msk\fP   (0x1UL << \fBRCC_APB2ENR_SPI1EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_SPI1EN\fP   \fBRCC_APB2ENR_SPI1EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_USART1EN_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_USART1EN_Msk\fP   (0x1UL << \fBRCC_APB2ENR_USART1EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_USART1EN\fP   \fBRCC_APB2ENR_USART1EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM2EN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM2EN_Msk\fP   (0x1UL << \fBRCC_APB1ENR_TIM2EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM2EN\fP   \fBRCC_APB1ENR_TIM2EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM3EN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM3EN_Msk\fP   (0x1UL << \fBRCC_APB1ENR_TIM3EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM3EN\fP   \fBRCC_APB1ENR_TIM3EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_WWDGEN_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_WWDGEN_Msk\fP   (0x1UL << \fBRCC_APB1ENR_WWDGEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_WWDGEN\fP   \fBRCC_APB1ENR_WWDGEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_USART2EN_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_USART2EN_Msk\fP   (0x1UL << \fBRCC_APB1ENR_USART2EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_USART2EN\fP   \fBRCC_APB1ENR_USART2EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_I2C1EN_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_I2C1EN_Msk\fP   (0x1UL << \fBRCC_APB1ENR_I2C1EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_I2C1EN\fP   \fBRCC_APB1ENR_I2C1EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_CAN1EN_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_CAN1EN_Msk\fP   (0x1UL << \fBRCC_APB1ENR_CAN1EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_CAN1EN\fP   \fBRCC_APB1ENR_CAN1EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_BKPEN_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_BKPEN_Msk\fP   (0x1UL << \fBRCC_APB1ENR_BKPEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_BKPEN\fP   \fBRCC_APB1ENR_BKPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_PWREN_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_PWREN_Msk\fP   (0x1UL << \fBRCC_APB1ENR_PWREN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_PWREN\fP   \fBRCC_APB1ENR_PWREN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_USBEN_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_USBEN_Msk\fP   (0x1UL << \fBRCC_APB1ENR_USBEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_USBEN\fP   \fBRCC_APB1ENR_USBEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSEON_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSEON_Msk\fP   (0x1UL << \fBRCC_BDCR_LSEON_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSEON\fP   \fBRCC_BDCR_LSEON_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSERDY_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSERDY_Msk\fP   (0x1UL << \fBRCC_BDCR_LSERDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSERDY\fP   \fBRCC_BDCR_LSERDY_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSEBYP_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSEBYP_Msk\fP   (0x1UL << \fBRCC_BDCR_LSEBYP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSEBYP\fP   \fBRCC_BDCR_LSEBYP_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCSEL_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCSEL_Msk\fP   (0x3UL << \fBRCC_BDCR_RTCSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCSEL\fP   \fBRCC_BDCR_RTCSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCSEL_0\fP   (0x1UL << \fBRCC_BDCR_RTCSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCSEL_1\fP   (0x2UL << \fBRCC_BDCR_RTCSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCSEL_NOCLOCK\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCSEL_LSE\fP   0x00000100U"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCSEL_LSI\fP   0x00000200U"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCSEL_HSE\fP   0x00000300U"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCEN_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCEN_Msk\fP   (0x1UL << \fBRCC_BDCR_RTCEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCEN\fP   \fBRCC_BDCR_RTCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_BDRST_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_BDRST_Msk\fP   (0x1UL << \fBRCC_BDCR_BDRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_BDRST\fP   \fBRCC_BDCR_BDRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LSION_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LSION_Msk\fP   (0x1UL << \fBRCC_CSR_LSION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LSION\fP   \fBRCC_CSR_LSION_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LSIRDY_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LSIRDY_Msk\fP   (0x1UL << \fBRCC_CSR_LSIRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LSIRDY\fP   \fBRCC_CSR_LSIRDY_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_RMVF_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_RMVF_Msk\fP   (0x1UL << \fBRCC_CSR_RMVF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_RMVF\fP   \fBRCC_CSR_RMVF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_PINRSTF_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_PINRSTF_Msk\fP   (0x1UL << \fBRCC_CSR_PINRSTF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_PINRSTF\fP   \fBRCC_CSR_PINRSTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_PORRSTF_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_PORRSTF_Msk\fP   (0x1UL << \fBRCC_CSR_PORRSTF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_PORRSTF\fP   \fBRCC_CSR_PORRSTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_SFTRSTF_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_SFTRSTF_Msk\fP   (0x1UL << \fBRCC_CSR_SFTRSTF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_SFTRSTF\fP   \fBRCC_CSR_SFTRSTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_IWDGRSTF_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_IWDGRSTF_Msk\fP   (0x1UL << \fBRCC_CSR_IWDGRSTF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_IWDGRSTF\fP   \fBRCC_CSR_IWDGRSTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_WWDGRSTF_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_WWDGRSTF_Msk\fP   (0x1UL << \fBRCC_CSR_WWDGRSTF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_WWDGRSTF\fP   \fBRCC_CSR_WWDGRSTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LPWRRSTF_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LPWRRSTF_Msk\fP   (0x1UL << \fBRCC_CSR_LPWRRSTF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LPWRRSTF\fP   \fBRCC_CSR_LPWRRSTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE_Msk\fP   (0x33333333UL << \fBGPIO_CRL_MODE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE\fP   \fBGPIO_CRL_MODE_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE0_Msk\fP   (0x3UL << \fBGPIO_CRL_MODE0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE0\fP   \fBGPIO_CRL_MODE0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE0_0\fP   (0x1UL << \fBGPIO_CRL_MODE0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE0_1\fP   (0x2UL << \fBGPIO_CRL_MODE0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE1_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE1_Msk\fP   (0x3UL << \fBGPIO_CRL_MODE1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE1\fP   \fBGPIO_CRL_MODE1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE1_0\fP   (0x1UL << \fBGPIO_CRL_MODE1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE1_1\fP   (0x2UL << \fBGPIO_CRL_MODE1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE2_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE2_Msk\fP   (0x3UL << \fBGPIO_CRL_MODE2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE2\fP   \fBGPIO_CRL_MODE2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE2_0\fP   (0x1UL << \fBGPIO_CRL_MODE2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE2_1\fP   (0x2UL << \fBGPIO_CRL_MODE2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE3_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE3_Msk\fP   (0x3UL << \fBGPIO_CRL_MODE3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE3\fP   \fBGPIO_CRL_MODE3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE3_0\fP   (0x1UL << \fBGPIO_CRL_MODE3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE3_1\fP   (0x2UL << \fBGPIO_CRL_MODE3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE4_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE4_Msk\fP   (0x3UL << \fBGPIO_CRL_MODE4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE4\fP   \fBGPIO_CRL_MODE4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE4_0\fP   (0x1UL << \fBGPIO_CRL_MODE4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE4_1\fP   (0x2UL << \fBGPIO_CRL_MODE4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE5_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE5_Msk\fP   (0x3UL << \fBGPIO_CRL_MODE5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE5\fP   \fBGPIO_CRL_MODE5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE5_0\fP   (0x1UL << \fBGPIO_CRL_MODE5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE5_1\fP   (0x2UL << \fBGPIO_CRL_MODE5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE6_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE6_Msk\fP   (0x3UL << \fBGPIO_CRL_MODE6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE6\fP   \fBGPIO_CRL_MODE6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE6_0\fP   (0x1UL << \fBGPIO_CRL_MODE6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE6_1\fP   (0x2UL << \fBGPIO_CRL_MODE6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE7_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE7_Msk\fP   (0x3UL << \fBGPIO_CRL_MODE7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE7\fP   \fBGPIO_CRL_MODE7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE7_0\fP   (0x1UL << \fBGPIO_CRL_MODE7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_MODE7_1\fP   (0x2UL << \fBGPIO_CRL_MODE7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF_Msk\fP   (0x33333333UL << \fBGPIO_CRL_CNF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF\fP   \fBGPIO_CRL_CNF_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF0_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF0_Msk\fP   (0x3UL << \fBGPIO_CRL_CNF0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF0\fP   \fBGPIO_CRL_CNF0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF0_0\fP   (0x1UL << \fBGPIO_CRL_CNF0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF0_1\fP   (0x2UL << \fBGPIO_CRL_CNF0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF1_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF1_Msk\fP   (0x3UL << \fBGPIO_CRL_CNF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF1\fP   \fBGPIO_CRL_CNF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF1_0\fP   (0x1UL << \fBGPIO_CRL_CNF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF1_1\fP   (0x2UL << \fBGPIO_CRL_CNF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF2_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF2_Msk\fP   (0x3UL << \fBGPIO_CRL_CNF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF2\fP   \fBGPIO_CRL_CNF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF2_0\fP   (0x1UL << \fBGPIO_CRL_CNF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF2_1\fP   (0x2UL << \fBGPIO_CRL_CNF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF3_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF3_Msk\fP   (0x3UL << \fBGPIO_CRL_CNF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF3\fP   \fBGPIO_CRL_CNF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF3_0\fP   (0x1UL << \fBGPIO_CRL_CNF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF3_1\fP   (0x2UL << \fBGPIO_CRL_CNF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF4_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF4_Msk\fP   (0x3UL << \fBGPIO_CRL_CNF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF4\fP   \fBGPIO_CRL_CNF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF4_0\fP   (0x1UL << \fBGPIO_CRL_CNF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF4_1\fP   (0x2UL << \fBGPIO_CRL_CNF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF5_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF5_Msk\fP   (0x3UL << \fBGPIO_CRL_CNF5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF5\fP   \fBGPIO_CRL_CNF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF5_0\fP   (0x1UL << \fBGPIO_CRL_CNF5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF5_1\fP   (0x2UL << \fBGPIO_CRL_CNF5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF6_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF6_Msk\fP   (0x3UL << \fBGPIO_CRL_CNF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF6\fP   \fBGPIO_CRL_CNF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF6_0\fP   (0x1UL << \fBGPIO_CRL_CNF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF6_1\fP   (0x2UL << \fBGPIO_CRL_CNF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF7_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF7_Msk\fP   (0x3UL << \fBGPIO_CRL_CNF7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF7\fP   \fBGPIO_CRL_CNF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF7_0\fP   (0x1UL << \fBGPIO_CRL_CNF7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRL_CNF7_1\fP   (0x2UL << \fBGPIO_CRL_CNF7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE_Msk\fP   (0x33333333UL << \fBGPIO_CRH_MODE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE\fP   \fBGPIO_CRH_MODE_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE8_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE8_Msk\fP   (0x3UL << \fBGPIO_CRH_MODE8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE8\fP   \fBGPIO_CRH_MODE8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE8_0\fP   (0x1UL << \fBGPIO_CRH_MODE8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE8_1\fP   (0x2UL << \fBGPIO_CRH_MODE8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE9_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE9_Msk\fP   (0x3UL << \fBGPIO_CRH_MODE9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE9\fP   \fBGPIO_CRH_MODE9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE9_0\fP   (0x1UL << \fBGPIO_CRH_MODE9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE9_1\fP   (0x2UL << \fBGPIO_CRH_MODE9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE10_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE10_Msk\fP   (0x3UL << \fBGPIO_CRH_MODE10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE10\fP   \fBGPIO_CRH_MODE10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE10_0\fP   (0x1UL << \fBGPIO_CRH_MODE10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE10_1\fP   (0x2UL << \fBGPIO_CRH_MODE10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE11_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE11_Msk\fP   (0x3UL << \fBGPIO_CRH_MODE11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE11\fP   \fBGPIO_CRH_MODE11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE11_0\fP   (0x1UL << \fBGPIO_CRH_MODE11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE11_1\fP   (0x2UL << \fBGPIO_CRH_MODE11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE12_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE12_Msk\fP   (0x3UL << \fBGPIO_CRH_MODE12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE12\fP   \fBGPIO_CRH_MODE12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE12_0\fP   (0x1UL << \fBGPIO_CRH_MODE12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE12_1\fP   (0x2UL << \fBGPIO_CRH_MODE12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE13_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE13_Msk\fP   (0x3UL << \fBGPIO_CRH_MODE13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE13\fP   \fBGPIO_CRH_MODE13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE13_0\fP   (0x1UL << \fBGPIO_CRH_MODE13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE13_1\fP   (0x2UL << \fBGPIO_CRH_MODE13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE14_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE14_Msk\fP   (0x3UL << \fBGPIO_CRH_MODE14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE14\fP   \fBGPIO_CRH_MODE14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE14_0\fP   (0x1UL << \fBGPIO_CRH_MODE14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE14_1\fP   (0x2UL << \fBGPIO_CRH_MODE14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE15_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE15_Msk\fP   (0x3UL << \fBGPIO_CRH_MODE15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE15\fP   \fBGPIO_CRH_MODE15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE15_0\fP   (0x1UL << \fBGPIO_CRH_MODE15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_MODE15_1\fP   (0x2UL << \fBGPIO_CRH_MODE15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF_Msk\fP   (0x33333333UL << \fBGPIO_CRH_CNF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF\fP   \fBGPIO_CRH_CNF_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF8_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF8_Msk\fP   (0x3UL << \fBGPIO_CRH_CNF8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF8\fP   \fBGPIO_CRH_CNF8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF8_0\fP   (0x1UL << \fBGPIO_CRH_CNF8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF8_1\fP   (0x2UL << \fBGPIO_CRH_CNF8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF9_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF9_Msk\fP   (0x3UL << \fBGPIO_CRH_CNF9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF9\fP   \fBGPIO_CRH_CNF9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF9_0\fP   (0x1UL << \fBGPIO_CRH_CNF9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF9_1\fP   (0x2UL << \fBGPIO_CRH_CNF9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF10_Msk\fP   (0x3UL << \fBGPIO_CRH_CNF10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF10\fP   \fBGPIO_CRH_CNF10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF10_0\fP   (0x1UL << \fBGPIO_CRH_CNF10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF10_1\fP   (0x2UL << \fBGPIO_CRH_CNF10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF11_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF11_Msk\fP   (0x3UL << \fBGPIO_CRH_CNF11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF11\fP   \fBGPIO_CRH_CNF11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF11_0\fP   (0x1UL << \fBGPIO_CRH_CNF11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF11_1\fP   (0x2UL << \fBGPIO_CRH_CNF11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF12_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF12_Msk\fP   (0x3UL << \fBGPIO_CRH_CNF12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF12\fP   \fBGPIO_CRH_CNF12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF12_0\fP   (0x1UL << \fBGPIO_CRH_CNF12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF12_1\fP   (0x2UL << \fBGPIO_CRH_CNF12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF13_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF13_Msk\fP   (0x3UL << \fBGPIO_CRH_CNF13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF13\fP   \fBGPIO_CRH_CNF13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF13_0\fP   (0x1UL << \fBGPIO_CRH_CNF13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF13_1\fP   (0x2UL << \fBGPIO_CRH_CNF13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF14_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF14_Msk\fP   (0x3UL << \fBGPIO_CRH_CNF14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF14\fP   \fBGPIO_CRH_CNF14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF14_0\fP   (0x1UL << \fBGPIO_CRH_CNF14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF14_1\fP   (0x2UL << \fBGPIO_CRH_CNF14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF15_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF15_Msk\fP   (0x3UL << \fBGPIO_CRH_CNF15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF15\fP   \fBGPIO_CRH_CNF15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF15_0\fP   (0x1UL << \fBGPIO_CRH_CNF15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_CRH_CNF15_1\fP   (0x2UL << \fBGPIO_CRH_CNF15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR0_Msk\fP   (0x1UL << \fBGPIO_IDR_IDR0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR0\fP   \fBGPIO_IDR_IDR0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR1_Msk\fP   (0x1UL << \fBGPIO_IDR_IDR1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR1\fP   \fBGPIO_IDR_IDR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR2_Msk\fP   (0x1UL << \fBGPIO_IDR_IDR2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR2\fP   \fBGPIO_IDR_IDR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR3_Msk\fP   (0x1UL << \fBGPIO_IDR_IDR3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR3\fP   \fBGPIO_IDR_IDR3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR4_Msk\fP   (0x1UL << \fBGPIO_IDR_IDR4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR4\fP   \fBGPIO_IDR_IDR4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR5_Msk\fP   (0x1UL << \fBGPIO_IDR_IDR5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR5\fP   \fBGPIO_IDR_IDR5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR6_Msk\fP   (0x1UL << \fBGPIO_IDR_IDR6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR6\fP   \fBGPIO_IDR_IDR6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR7_Msk\fP   (0x1UL << \fBGPIO_IDR_IDR7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR7\fP   \fBGPIO_IDR_IDR7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR8_Msk\fP   (0x1UL << \fBGPIO_IDR_IDR8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR8\fP   \fBGPIO_IDR_IDR8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR9_Msk\fP   (0x1UL << \fBGPIO_IDR_IDR9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR9\fP   \fBGPIO_IDR_IDR9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR10_Msk\fP   (0x1UL << \fBGPIO_IDR_IDR10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR10\fP   \fBGPIO_IDR_IDR10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR11_Msk\fP   (0x1UL << \fBGPIO_IDR_IDR11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR11\fP   \fBGPIO_IDR_IDR11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR12_Msk\fP   (0x1UL << \fBGPIO_IDR_IDR12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR12\fP   \fBGPIO_IDR_IDR12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR13_Msk\fP   (0x1UL << \fBGPIO_IDR_IDR13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR13\fP   \fBGPIO_IDR_IDR13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR14_Msk\fP   (0x1UL << \fBGPIO_IDR_IDR14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR14\fP   \fBGPIO_IDR_IDR14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR15_Msk\fP   (0x1UL << \fBGPIO_IDR_IDR15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR15\fP   \fBGPIO_IDR_IDR15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR0_Msk\fP   (0x1UL << \fBGPIO_ODR_ODR0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR0\fP   \fBGPIO_ODR_ODR0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR1_Msk\fP   (0x1UL << \fBGPIO_ODR_ODR1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR1\fP   \fBGPIO_ODR_ODR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR2_Msk\fP   (0x1UL << \fBGPIO_ODR_ODR2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR2\fP   \fBGPIO_ODR_ODR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR3_Msk\fP   (0x1UL << \fBGPIO_ODR_ODR3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR3\fP   \fBGPIO_ODR_ODR3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR4_Msk\fP   (0x1UL << \fBGPIO_ODR_ODR4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR4\fP   \fBGPIO_ODR_ODR4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR5_Msk\fP   (0x1UL << \fBGPIO_ODR_ODR5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR5\fP   \fBGPIO_ODR_ODR5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR6_Msk\fP   (0x1UL << \fBGPIO_ODR_ODR6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR6\fP   \fBGPIO_ODR_ODR6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR7_Msk\fP   (0x1UL << \fBGPIO_ODR_ODR7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR7\fP   \fBGPIO_ODR_ODR7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR8_Msk\fP   (0x1UL << \fBGPIO_ODR_ODR8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR8\fP   \fBGPIO_ODR_ODR8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR9_Msk\fP   (0x1UL << \fBGPIO_ODR_ODR9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR9\fP   \fBGPIO_ODR_ODR9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR10_Msk\fP   (0x1UL << \fBGPIO_ODR_ODR10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR10\fP   \fBGPIO_ODR_ODR10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR11_Msk\fP   (0x1UL << \fBGPIO_ODR_ODR11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR11\fP   \fBGPIO_ODR_ODR11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR12_Msk\fP   (0x1UL << \fBGPIO_ODR_ODR12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR12\fP   \fBGPIO_ODR_ODR12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR13_Msk\fP   (0x1UL << \fBGPIO_ODR_ODR13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR13\fP   \fBGPIO_ODR_ODR13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR14_Msk\fP   (0x1UL << \fBGPIO_ODR_ODR14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR14\fP   \fBGPIO_ODR_ODR14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR15_Msk\fP   (0x1UL << \fBGPIO_ODR_ODR15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR15\fP   \fBGPIO_ODR_ODR15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS0_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS0\fP   \fBGPIO_BSRR_BS0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS1_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS1\fP   \fBGPIO_BSRR_BS1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS2_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS2\fP   \fBGPIO_BSRR_BS2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS3_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS3\fP   \fBGPIO_BSRR_BS3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS4_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS4\fP   \fBGPIO_BSRR_BS4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS5_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS5\fP   \fBGPIO_BSRR_BS5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS6_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS6\fP   \fBGPIO_BSRR_BS6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS7_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS7\fP   \fBGPIO_BSRR_BS7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS8_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS8\fP   \fBGPIO_BSRR_BS8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS9_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS9\fP   \fBGPIO_BSRR_BS9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS10_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS10\fP   \fBGPIO_BSRR_BS10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS11_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS11\fP   \fBGPIO_BSRR_BS11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS12_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS12\fP   \fBGPIO_BSRR_BS12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS13_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS13\fP   \fBGPIO_BSRR_BS13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS14_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS14\fP   \fBGPIO_BSRR_BS14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS15_Msk\fP   (0x1UL << \fBGPIO_BSRR_BS15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS15\fP   \fBGPIO_BSRR_BS15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR0_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR0_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR0\fP   \fBGPIO_BSRR_BR0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR1_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR1_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR1\fP   \fBGPIO_BSRR_BR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR2_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR2_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR2\fP   \fBGPIO_BSRR_BR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR3_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR3_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR3\fP   \fBGPIO_BSRR_BR3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR4_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR4_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR4\fP   \fBGPIO_BSRR_BR4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR5_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR5_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR5\fP   \fBGPIO_BSRR_BR5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR6_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR6_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR6\fP   \fBGPIO_BSRR_BR6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR7_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR7_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR7\fP   \fBGPIO_BSRR_BR7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR8_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR8_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR8\fP   \fBGPIO_BSRR_BR8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR9_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR9_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR9\fP   \fBGPIO_BSRR_BR9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR10_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR10_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR10\fP   \fBGPIO_BSRR_BR10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR11_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR11_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR11\fP   \fBGPIO_BSRR_BR11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR12_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR12_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR12\fP   \fBGPIO_BSRR_BR12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR13_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR13_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR13\fP   \fBGPIO_BSRR_BR13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR14_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR14_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR14\fP   \fBGPIO_BSRR_BR14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR15_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR15_Msk\fP   (0x1UL << \fBGPIO_BSRR_BR15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR15\fP   \fBGPIO_BSRR_BR15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR0_Msk\fP   (0x1UL << \fBGPIO_BRR_BR0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR0\fP   \fBGPIO_BRR_BR0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR1_Msk\fP   (0x1UL << \fBGPIO_BRR_BR1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR1\fP   \fBGPIO_BRR_BR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR2_Msk\fP   (0x1UL << \fBGPIO_BRR_BR2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR2\fP   \fBGPIO_BRR_BR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR3_Msk\fP   (0x1UL << \fBGPIO_BRR_BR3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR3\fP   \fBGPIO_BRR_BR3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR4_Msk\fP   (0x1UL << \fBGPIO_BRR_BR4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR4\fP   \fBGPIO_BRR_BR4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR5_Msk\fP   (0x1UL << \fBGPIO_BRR_BR5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR5\fP   \fBGPIO_BRR_BR5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR6_Msk\fP   (0x1UL << \fBGPIO_BRR_BR6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR6\fP   \fBGPIO_BRR_BR6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR7_Msk\fP   (0x1UL << \fBGPIO_BRR_BR7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR7\fP   \fBGPIO_BRR_BR7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR8_Msk\fP   (0x1UL << \fBGPIO_BRR_BR8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR8\fP   \fBGPIO_BRR_BR8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR9_Msk\fP   (0x1UL << \fBGPIO_BRR_BR9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR9\fP   \fBGPIO_BRR_BR9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR10_Msk\fP   (0x1UL << \fBGPIO_BRR_BR10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR10\fP   \fBGPIO_BRR_BR10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR11_Msk\fP   (0x1UL << \fBGPIO_BRR_BR11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR11\fP   \fBGPIO_BRR_BR11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR12_Msk\fP   (0x1UL << \fBGPIO_BRR_BR12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR12\fP   \fBGPIO_BRR_BR12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR13_Msk\fP   (0x1UL << \fBGPIO_BRR_BR13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR13\fP   \fBGPIO_BRR_BR13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR14_Msk\fP   (0x1UL << \fBGPIO_BRR_BR14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR14\fP   \fBGPIO_BRR_BR14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR15_Msk\fP   (0x1UL << \fBGPIO_BRR_BR15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR15\fP   \fBGPIO_BRR_BR15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK0_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK0\fP   \fBGPIO_LCKR_LCK0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK1_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK1\fP   \fBGPIO_LCKR_LCK1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK2_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK2\fP   \fBGPIO_LCKR_LCK2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK3_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK3\fP   \fBGPIO_LCKR_LCK3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK4_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK4\fP   \fBGPIO_LCKR_LCK4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK5_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK5\fP   \fBGPIO_LCKR_LCK5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK6_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK6\fP   \fBGPIO_LCKR_LCK6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK7_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK7\fP   \fBGPIO_LCKR_LCK7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK8_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK8\fP   \fBGPIO_LCKR_LCK8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK9_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK9\fP   \fBGPIO_LCKR_LCK9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK10_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK10\fP   \fBGPIO_LCKR_LCK10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK11_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK11\fP   \fBGPIO_LCKR_LCK11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK12_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK12\fP   \fBGPIO_LCKR_LCK12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK13_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK13\fP   \fBGPIO_LCKR_LCK13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK14_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK14\fP   \fBGPIO_LCKR_LCK14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK15_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCK15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK15\fP   \fBGPIO_LCKR_LCK15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCKK_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCKK_Msk\fP   (0x1UL << \fBGPIO_LCKR_LCKK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCKK\fP   \fBGPIO_LCKR_LCKK_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_Msk\fP   (0xFUL << \fBAFIO_EVCR_PIN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN\fP   \fBAFIO_EVCR_PIN_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_0\fP   (0x1UL << \fBAFIO_EVCR_PIN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_1\fP   (0x2UL << \fBAFIO_EVCR_PIN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_2\fP   (0x4UL << \fBAFIO_EVCR_PIN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_3\fP   (0x8UL << \fBAFIO_EVCR_PIN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX0\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX1_Msk\fP   (0x1UL << \fBAFIO_EVCR_PIN_PX1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX1\fP   \fBAFIO_EVCR_PIN_PX1_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX2_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX2_Msk\fP   (0x1UL << \fBAFIO_EVCR_PIN_PX2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX2\fP   \fBAFIO_EVCR_PIN_PX2_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX3_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX3_Msk\fP   (0x3UL << \fBAFIO_EVCR_PIN_PX3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX3\fP   \fBAFIO_EVCR_PIN_PX3_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX4_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX4_Msk\fP   (0x1UL << \fBAFIO_EVCR_PIN_PX4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX4\fP   \fBAFIO_EVCR_PIN_PX4_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX5_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX5_Msk\fP   (0x5UL << \fBAFIO_EVCR_PIN_PX5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX5\fP   \fBAFIO_EVCR_PIN_PX5_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX6_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX6_Msk\fP   (0x3UL << \fBAFIO_EVCR_PIN_PX6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX6\fP   \fBAFIO_EVCR_PIN_PX6_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX7_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX7_Msk\fP   (0x7UL << \fBAFIO_EVCR_PIN_PX7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX7\fP   \fBAFIO_EVCR_PIN_PX7_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX8_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX8_Msk\fP   (0x1UL << \fBAFIO_EVCR_PIN_PX8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX8\fP   \fBAFIO_EVCR_PIN_PX8_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX9_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX9_Msk\fP   (0x9UL << \fBAFIO_EVCR_PIN_PX9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX9\fP   \fBAFIO_EVCR_PIN_PX9_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX10_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX10_Msk\fP   (0x5UL << \fBAFIO_EVCR_PIN_PX10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX10\fP   \fBAFIO_EVCR_PIN_PX10_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX11_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX11_Msk\fP   (0xBUL << \fBAFIO_EVCR_PIN_PX11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX11\fP   \fBAFIO_EVCR_PIN_PX11_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX12_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX12_Msk\fP   (0x3UL << \fBAFIO_EVCR_PIN_PX12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX12\fP   \fBAFIO_EVCR_PIN_PX12_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX13_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX13_Msk\fP   (0xDUL << \fBAFIO_EVCR_PIN_PX13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX13\fP   \fBAFIO_EVCR_PIN_PX13_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX14_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX14_Msk\fP   (0x7UL << \fBAFIO_EVCR_PIN_PX14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX14\fP   \fBAFIO_EVCR_PIN_PX14_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX15_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX15_Msk\fP   (0xFUL << \fBAFIO_EVCR_PIN_PX15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PIN_PX15\fP   \fBAFIO_EVCR_PIN_PX15_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PORT_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PORT_Msk\fP   (0x7UL << \fBAFIO_EVCR_PORT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PORT\fP   \fBAFIO_EVCR_PORT_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PORT_0\fP   (0x1UL << \fBAFIO_EVCR_PORT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PORT_1\fP   (0x2UL << \fBAFIO_EVCR_PORT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PORT_2\fP   (0x4UL << \fBAFIO_EVCR_PORT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PORT_PA\fP   0x00000000"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PORT_PB_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PORT_PB_Msk\fP   (0x1UL << \fBAFIO_EVCR_PORT_PB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PORT_PB\fP   \fBAFIO_EVCR_PORT_PB_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PORT_PC_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PORT_PC_Msk\fP   (0x1UL << \fBAFIO_EVCR_PORT_PC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PORT_PC\fP   \fBAFIO_EVCR_PORT_PC_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PORT_PD_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PORT_PD_Msk\fP   (0x3UL << \fBAFIO_EVCR_PORT_PD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PORT_PD\fP   \fBAFIO_EVCR_PORT_PD_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PORT_PE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PORT_PE_Msk\fP   (0x1UL << \fBAFIO_EVCR_PORT_PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_PORT_PE\fP   \fBAFIO_EVCR_PORT_PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_EVOE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_EVOE_Msk\fP   (0x1UL << \fBAFIO_EVCR_EVOE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EVCR_EVOE\fP   \fBAFIO_EVCR_EVOE_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_SPI1_REMAP_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_SPI1_REMAP_Msk\fP   (0x1UL << \fBAFIO_MAPR_SPI1_REMAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_SPI1_REMAP\fP   \fBAFIO_MAPR_SPI1_REMAP_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_I2C1_REMAP_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_I2C1_REMAP_Msk\fP   (0x1UL << \fBAFIO_MAPR_I2C1_REMAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_I2C1_REMAP\fP   \fBAFIO_MAPR_I2C1_REMAP_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_USART1_REMAP_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_USART1_REMAP_Msk\fP   (0x1UL << \fBAFIO_MAPR_USART1_REMAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_USART1_REMAP\fP   \fBAFIO_MAPR_USART1_REMAP_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_USART2_REMAP_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_USART2_REMAP_Msk\fP   (0x1UL << \fBAFIO_MAPR_USART2_REMAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_USART2_REMAP\fP   \fBAFIO_MAPR_USART2_REMAP_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM1_REMAP_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM1_REMAP_Msk\fP   (0x3UL << \fBAFIO_MAPR_TIM1_REMAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM1_REMAP\fP   \fBAFIO_MAPR_TIM1_REMAP_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM1_REMAP_0\fP   (0x1UL << \fBAFIO_MAPR_TIM1_REMAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM1_REMAP_1\fP   (0x2UL << \fBAFIO_MAPR_TIM1_REMAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM1_REMAP_NOREMAP\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Msk\fP   (0x1UL << \fBAFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM1_REMAP_PARTIALREMAP\fP   \fBAFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM1_REMAP_FULLREMAP_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM1_REMAP_FULLREMAP_Msk\fP   (0x3UL << \fBAFIO_MAPR_TIM1_REMAP_FULLREMAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM1_REMAP_FULLREMAP\fP   \fBAFIO_MAPR_TIM1_REMAP_FULLREMAP_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM2_REMAP_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM2_REMAP_Msk\fP   (0x3UL << \fBAFIO_MAPR_TIM2_REMAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM2_REMAP\fP   \fBAFIO_MAPR_TIM2_REMAP_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM2_REMAP_0\fP   (0x1UL << \fBAFIO_MAPR_TIM2_REMAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM2_REMAP_1\fP   (0x2UL << \fBAFIO_MAPR_TIM2_REMAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM2_REMAP_NOREMAP\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Msk\fP   (0x1UL << \fBAFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM2_REMAP_PARTIALREMAP1\fP   \fBAFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Msk\fP   (0x1UL << \fBAFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM2_REMAP_PARTIALREMAP2\fP   \fBAFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM2_REMAP_FULLREMAP_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM2_REMAP_FULLREMAP_Msk\fP   (0x3UL << \fBAFIO_MAPR_TIM2_REMAP_FULLREMAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM2_REMAP_FULLREMAP\fP   \fBAFIO_MAPR_TIM2_REMAP_FULLREMAP_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM3_REMAP_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM3_REMAP_Msk\fP   (0x3UL << \fBAFIO_MAPR_TIM3_REMAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM3_REMAP\fP   \fBAFIO_MAPR_TIM3_REMAP_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM3_REMAP_0\fP   (0x1UL << \fBAFIO_MAPR_TIM3_REMAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM3_REMAP_1\fP   (0x2UL << \fBAFIO_MAPR_TIM3_REMAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM3_REMAP_NOREMAP\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Msk\fP   (0x1UL << \fBAFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM3_REMAP_PARTIALREMAP\fP   \fBAFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM3_REMAP_FULLREMAP_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM3_REMAP_FULLREMAP_Msk\fP   (0x3UL << \fBAFIO_MAPR_TIM3_REMAP_FULLREMAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_TIM3_REMAP_FULLREMAP\fP   \fBAFIO_MAPR_TIM3_REMAP_FULLREMAP_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_CAN_REMAP_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_CAN_REMAP_Msk\fP   (0x3UL << \fBAFIO_MAPR_CAN_REMAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_CAN_REMAP\fP   \fBAFIO_MAPR_CAN_REMAP_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_CAN_REMAP_0\fP   (0x1UL << \fBAFIO_MAPR_CAN_REMAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_CAN_REMAP_1\fP   (0x2UL << \fBAFIO_MAPR_CAN_REMAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_CAN_REMAP_REMAP1\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_CAN_REMAP_REMAP2_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_CAN_REMAP_REMAP2_Msk\fP   (0x1UL << \fBAFIO_MAPR_CAN_REMAP_REMAP2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_CAN_REMAP_REMAP2\fP   \fBAFIO_MAPR_CAN_REMAP_REMAP2_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_CAN_REMAP_REMAP3_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_CAN_REMAP_REMAP3_Msk\fP   (0x3UL << \fBAFIO_MAPR_CAN_REMAP_REMAP3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_CAN_REMAP_REMAP3\fP   \fBAFIO_MAPR_CAN_REMAP_REMAP3_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_PD01_REMAP_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_PD01_REMAP_Msk\fP   (0x1UL << \fBAFIO_MAPR_PD01_REMAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_PD01_REMAP\fP   \fBAFIO_MAPR_PD01_REMAP_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_SWJ_CFG_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_SWJ_CFG_Msk\fP   (0x7UL << \fBAFIO_MAPR_SWJ_CFG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_SWJ_CFG\fP   \fBAFIO_MAPR_SWJ_CFG_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_SWJ_CFG_0\fP   (0x1UL << \fBAFIO_MAPR_SWJ_CFG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_SWJ_CFG_1\fP   (0x2UL << \fBAFIO_MAPR_SWJ_CFG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_SWJ_CFG_2\fP   (0x4UL << \fBAFIO_MAPR_SWJ_CFG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_SWJ_CFG_RESET\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_SWJ_CFG_NOJNTRST_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_SWJ_CFG_NOJNTRST_Msk\fP   (0x1UL << \fBAFIO_MAPR_SWJ_CFG_NOJNTRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_SWJ_CFG_NOJNTRST\fP   \fBAFIO_MAPR_SWJ_CFG_NOJNTRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_SWJ_CFG_JTAGDISABLE_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_SWJ_CFG_JTAGDISABLE_Msk\fP   (0x1UL << \fBAFIO_MAPR_SWJ_CFG_JTAGDISABLE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_SWJ_CFG_JTAGDISABLE\fP   \fBAFIO_MAPR_SWJ_CFG_JTAGDISABLE_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_SWJ_CFG_DISABLE_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_SWJ_CFG_DISABLE_Msk\fP   (0x1UL << \fBAFIO_MAPR_SWJ_CFG_DISABLE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_MAPR_SWJ_CFG_DISABLE\fP   \fBAFIO_MAPR_SWJ_CFG_DISABLE_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI0_Msk\fP   (0xFUL << \fBAFIO_EXTICR1_EXTI0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI0\fP   \fBAFIO_EXTICR1_EXTI0_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI1_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI1_Msk\fP   (0xFUL << \fBAFIO_EXTICR1_EXTI1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI1\fP   \fBAFIO_EXTICR1_EXTI1_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI2_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI2_Msk\fP   (0xFUL << \fBAFIO_EXTICR1_EXTI2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI2\fP   \fBAFIO_EXTICR1_EXTI2_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI3_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI3_Msk\fP   (0xFUL << \fBAFIO_EXTICR1_EXTI3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI3\fP   \fBAFIO_EXTICR1_EXTI3_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI0_PA\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI0_PB_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI0_PB_Msk\fP   (0x1UL << \fBAFIO_EXTICR1_EXTI0_PB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI0_PB\fP   \fBAFIO_EXTICR1_EXTI0_PB_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI0_PC_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI0_PC_Msk\fP   (0x1UL << \fBAFIO_EXTICR1_EXTI0_PC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI0_PC\fP   \fBAFIO_EXTICR1_EXTI0_PC_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI0_PD_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI0_PD_Msk\fP   (0x3UL << \fBAFIO_EXTICR1_EXTI0_PD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI0_PD\fP   \fBAFIO_EXTICR1_EXTI0_PD_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI0_PE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI0_PE_Msk\fP   (0x1UL << \fBAFIO_EXTICR1_EXTI0_PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI0_PE\fP   \fBAFIO_EXTICR1_EXTI0_PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI0_PF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI0_PF_Msk\fP   (0x5UL << \fBAFIO_EXTICR1_EXTI0_PF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI0_PF\fP   \fBAFIO_EXTICR1_EXTI0_PF_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI0_PG_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI0_PG_Msk\fP   (0x3UL << \fBAFIO_EXTICR1_EXTI0_PG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI0_PG\fP   \fBAFIO_EXTICR1_EXTI0_PG_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI1_PA\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI1_PB_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI1_PB_Msk\fP   (0x1UL << \fBAFIO_EXTICR1_EXTI1_PB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI1_PB\fP   \fBAFIO_EXTICR1_EXTI1_PB_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI1_PC_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI1_PC_Msk\fP   (0x1UL << \fBAFIO_EXTICR1_EXTI1_PC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI1_PC\fP   \fBAFIO_EXTICR1_EXTI1_PC_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI1_PD_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI1_PD_Msk\fP   (0x3UL << \fBAFIO_EXTICR1_EXTI1_PD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI1_PD\fP   \fBAFIO_EXTICR1_EXTI1_PD_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI1_PE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI1_PE_Msk\fP   (0x1UL << \fBAFIO_EXTICR1_EXTI1_PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI1_PE\fP   \fBAFIO_EXTICR1_EXTI1_PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI1_PF_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI1_PF_Msk\fP   (0x5UL << \fBAFIO_EXTICR1_EXTI1_PF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI1_PF\fP   \fBAFIO_EXTICR1_EXTI1_PF_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI1_PG_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI1_PG_Msk\fP   (0x3UL << \fBAFIO_EXTICR1_EXTI1_PG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI1_PG\fP   \fBAFIO_EXTICR1_EXTI1_PG_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI2_PA\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI2_PB_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI2_PB_Msk\fP   (0x1UL << \fBAFIO_EXTICR1_EXTI2_PB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI2_PB\fP   \fBAFIO_EXTICR1_EXTI2_PB_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI2_PC_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI2_PC_Msk\fP   (0x1UL << \fBAFIO_EXTICR1_EXTI2_PC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI2_PC\fP   \fBAFIO_EXTICR1_EXTI2_PC_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI2_PD_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI2_PD_Msk\fP   (0x3UL << \fBAFIO_EXTICR1_EXTI2_PD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI2_PD\fP   \fBAFIO_EXTICR1_EXTI2_PD_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI2_PE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI2_PE_Msk\fP   (0x1UL << \fBAFIO_EXTICR1_EXTI2_PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI2_PE\fP   \fBAFIO_EXTICR1_EXTI2_PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI2_PF_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI2_PF_Msk\fP   (0x5UL << \fBAFIO_EXTICR1_EXTI2_PF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI2_PF\fP   \fBAFIO_EXTICR1_EXTI2_PF_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI2_PG_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI2_PG_Msk\fP   (0x3UL << \fBAFIO_EXTICR1_EXTI2_PG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI2_PG\fP   \fBAFIO_EXTICR1_EXTI2_PG_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI3_PA\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI3_PB_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI3_PB_Msk\fP   (0x1UL << \fBAFIO_EXTICR1_EXTI3_PB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI3_PB\fP   \fBAFIO_EXTICR1_EXTI3_PB_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI3_PC_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI3_PC_Msk\fP   (0x1UL << \fBAFIO_EXTICR1_EXTI3_PC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI3_PC\fP   \fBAFIO_EXTICR1_EXTI3_PC_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI3_PD_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI3_PD_Msk\fP   (0x3UL << \fBAFIO_EXTICR1_EXTI3_PD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI3_PD\fP   \fBAFIO_EXTICR1_EXTI3_PD_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI3_PE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI3_PE_Msk\fP   (0x1UL << \fBAFIO_EXTICR1_EXTI3_PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI3_PE\fP   \fBAFIO_EXTICR1_EXTI3_PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI3_PF_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI3_PF_Msk\fP   (0x5UL << \fBAFIO_EXTICR1_EXTI3_PF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI3_PF\fP   \fBAFIO_EXTICR1_EXTI3_PF_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI3_PG_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI3_PG_Msk\fP   (0x3UL << \fBAFIO_EXTICR1_EXTI3_PG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR1_EXTI3_PG\fP   \fBAFIO_EXTICR1_EXTI3_PG_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI4_Msk\fP   (0xFUL << \fBAFIO_EXTICR2_EXTI4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI4\fP   \fBAFIO_EXTICR2_EXTI4_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI5_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI5_Msk\fP   (0xFUL << \fBAFIO_EXTICR2_EXTI5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI5\fP   \fBAFIO_EXTICR2_EXTI5_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI6_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI6_Msk\fP   (0xFUL << \fBAFIO_EXTICR2_EXTI6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI6\fP   \fBAFIO_EXTICR2_EXTI6_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI7_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI7_Msk\fP   (0xFUL << \fBAFIO_EXTICR2_EXTI7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI7\fP   \fBAFIO_EXTICR2_EXTI7_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI4_PA\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI4_PB_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI4_PB_Msk\fP   (0x1UL << \fBAFIO_EXTICR2_EXTI4_PB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI4_PB\fP   \fBAFIO_EXTICR2_EXTI4_PB_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI4_PC_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI4_PC_Msk\fP   (0x1UL << \fBAFIO_EXTICR2_EXTI4_PC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI4_PC\fP   \fBAFIO_EXTICR2_EXTI4_PC_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI4_PD_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI4_PD_Msk\fP   (0x3UL << \fBAFIO_EXTICR2_EXTI4_PD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI4_PD\fP   \fBAFIO_EXTICR2_EXTI4_PD_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI4_PE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI4_PE_Msk\fP   (0x1UL << \fBAFIO_EXTICR2_EXTI4_PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI4_PE\fP   \fBAFIO_EXTICR2_EXTI4_PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI4_PF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI4_PF_Msk\fP   (0x5UL << \fBAFIO_EXTICR2_EXTI4_PF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI4_PF\fP   \fBAFIO_EXTICR2_EXTI4_PF_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI4_PG_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI4_PG_Msk\fP   (0x3UL << \fBAFIO_EXTICR2_EXTI4_PG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI4_PG\fP   \fBAFIO_EXTICR2_EXTI4_PG_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI5_PA\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI5_PB_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI5_PB_Msk\fP   (0x1UL << \fBAFIO_EXTICR2_EXTI5_PB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI5_PB\fP   \fBAFIO_EXTICR2_EXTI5_PB_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI5_PC_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI5_PC_Msk\fP   (0x1UL << \fBAFIO_EXTICR2_EXTI5_PC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI5_PC\fP   \fBAFIO_EXTICR2_EXTI5_PC_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI5_PD_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI5_PD_Msk\fP   (0x3UL << \fBAFIO_EXTICR2_EXTI5_PD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI5_PD\fP   \fBAFIO_EXTICR2_EXTI5_PD_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI5_PE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI5_PE_Msk\fP   (0x1UL << \fBAFIO_EXTICR2_EXTI5_PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI5_PE\fP   \fBAFIO_EXTICR2_EXTI5_PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI5_PF_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI5_PF_Msk\fP   (0x5UL << \fBAFIO_EXTICR2_EXTI5_PF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI5_PF\fP   \fBAFIO_EXTICR2_EXTI5_PF_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI5_PG_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI5_PG_Msk\fP   (0x3UL << \fBAFIO_EXTICR2_EXTI5_PG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI5_PG\fP   \fBAFIO_EXTICR2_EXTI5_PG_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI6_PA\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI6_PB_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI6_PB_Msk\fP   (0x1UL << \fBAFIO_EXTICR2_EXTI6_PB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI6_PB\fP   \fBAFIO_EXTICR2_EXTI6_PB_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI6_PC_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI6_PC_Msk\fP   (0x1UL << \fBAFIO_EXTICR2_EXTI6_PC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI6_PC\fP   \fBAFIO_EXTICR2_EXTI6_PC_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI6_PD_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI6_PD_Msk\fP   (0x3UL << \fBAFIO_EXTICR2_EXTI6_PD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI6_PD\fP   \fBAFIO_EXTICR2_EXTI6_PD_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI6_PE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI6_PE_Msk\fP   (0x1UL << \fBAFIO_EXTICR2_EXTI6_PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI6_PE\fP   \fBAFIO_EXTICR2_EXTI6_PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI6_PF_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI6_PF_Msk\fP   (0x5UL << \fBAFIO_EXTICR2_EXTI6_PF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI6_PF\fP   \fBAFIO_EXTICR2_EXTI6_PF_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI6_PG_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI6_PG_Msk\fP   (0x3UL << \fBAFIO_EXTICR2_EXTI6_PG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI6_PG\fP   \fBAFIO_EXTICR2_EXTI6_PG_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI7_PA\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI7_PB_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI7_PB_Msk\fP   (0x1UL << \fBAFIO_EXTICR2_EXTI7_PB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI7_PB\fP   \fBAFIO_EXTICR2_EXTI7_PB_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI7_PC_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI7_PC_Msk\fP   (0x1UL << \fBAFIO_EXTICR2_EXTI7_PC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI7_PC\fP   \fBAFIO_EXTICR2_EXTI7_PC_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI7_PD_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI7_PD_Msk\fP   (0x3UL << \fBAFIO_EXTICR2_EXTI7_PD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI7_PD\fP   \fBAFIO_EXTICR2_EXTI7_PD_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI7_PE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI7_PE_Msk\fP   (0x1UL << \fBAFIO_EXTICR2_EXTI7_PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI7_PE\fP   \fBAFIO_EXTICR2_EXTI7_PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI7_PF_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI7_PF_Msk\fP   (0x5UL << \fBAFIO_EXTICR2_EXTI7_PF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI7_PF\fP   \fBAFIO_EXTICR2_EXTI7_PF_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI7_PG_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI7_PG_Msk\fP   (0x3UL << \fBAFIO_EXTICR2_EXTI7_PG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR2_EXTI7_PG\fP   \fBAFIO_EXTICR2_EXTI7_PG_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI8_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI8_Msk\fP   (0xFUL << \fBAFIO_EXTICR3_EXTI8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI8\fP   \fBAFIO_EXTICR3_EXTI8_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI9_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI9_Msk\fP   (0xFUL << \fBAFIO_EXTICR3_EXTI9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI9\fP   \fBAFIO_EXTICR3_EXTI9_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI10_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI10_Msk\fP   (0xFUL << \fBAFIO_EXTICR3_EXTI10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI10\fP   \fBAFIO_EXTICR3_EXTI10_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI11_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI11_Msk\fP   (0xFUL << \fBAFIO_EXTICR3_EXTI11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI11\fP   \fBAFIO_EXTICR3_EXTI11_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI8_PA\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI8_PB_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI8_PB_Msk\fP   (0x1UL << \fBAFIO_EXTICR3_EXTI8_PB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI8_PB\fP   \fBAFIO_EXTICR3_EXTI8_PB_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI8_PC_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI8_PC_Msk\fP   (0x1UL << \fBAFIO_EXTICR3_EXTI8_PC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI8_PC\fP   \fBAFIO_EXTICR3_EXTI8_PC_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI8_PD_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI8_PD_Msk\fP   (0x3UL << \fBAFIO_EXTICR3_EXTI8_PD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI8_PD\fP   \fBAFIO_EXTICR3_EXTI8_PD_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI8_PE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI8_PE_Msk\fP   (0x1UL << \fBAFIO_EXTICR3_EXTI8_PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI8_PE\fP   \fBAFIO_EXTICR3_EXTI8_PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI8_PF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI8_PF_Msk\fP   (0x5UL << \fBAFIO_EXTICR3_EXTI8_PF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI8_PF\fP   \fBAFIO_EXTICR3_EXTI8_PF_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI8_PG_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI8_PG_Msk\fP   (0x3UL << \fBAFIO_EXTICR3_EXTI8_PG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI8_PG\fP   \fBAFIO_EXTICR3_EXTI8_PG_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI9_PA\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI9_PB_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI9_PB_Msk\fP   (0x1UL << \fBAFIO_EXTICR3_EXTI9_PB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI9_PB\fP   \fBAFIO_EXTICR3_EXTI9_PB_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI9_PC_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI9_PC_Msk\fP   (0x1UL << \fBAFIO_EXTICR3_EXTI9_PC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI9_PC\fP   \fBAFIO_EXTICR3_EXTI9_PC_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI9_PD_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI9_PD_Msk\fP   (0x3UL << \fBAFIO_EXTICR3_EXTI9_PD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI9_PD\fP   \fBAFIO_EXTICR3_EXTI9_PD_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI9_PE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI9_PE_Msk\fP   (0x1UL << \fBAFIO_EXTICR3_EXTI9_PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI9_PE\fP   \fBAFIO_EXTICR3_EXTI9_PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI9_PF_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI9_PF_Msk\fP   (0x5UL << \fBAFIO_EXTICR3_EXTI9_PF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI9_PF\fP   \fBAFIO_EXTICR3_EXTI9_PF_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI9_PG_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI9_PG_Msk\fP   (0x3UL << \fBAFIO_EXTICR3_EXTI9_PG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI9_PG\fP   \fBAFIO_EXTICR3_EXTI9_PG_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI10_PA\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI10_PB_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI10_PB_Msk\fP   (0x1UL << \fBAFIO_EXTICR3_EXTI10_PB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI10_PB\fP   \fBAFIO_EXTICR3_EXTI10_PB_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI10_PC_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI10_PC_Msk\fP   (0x1UL << \fBAFIO_EXTICR3_EXTI10_PC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI10_PC\fP   \fBAFIO_EXTICR3_EXTI10_PC_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI10_PD_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI10_PD_Msk\fP   (0x3UL << \fBAFIO_EXTICR3_EXTI10_PD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI10_PD\fP   \fBAFIO_EXTICR3_EXTI10_PD_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI10_PE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI10_PE_Msk\fP   (0x1UL << \fBAFIO_EXTICR3_EXTI10_PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI10_PE\fP   \fBAFIO_EXTICR3_EXTI10_PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI10_PF_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI10_PF_Msk\fP   (0x5UL << \fBAFIO_EXTICR3_EXTI10_PF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI10_PF\fP   \fBAFIO_EXTICR3_EXTI10_PF_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI10_PG_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI10_PG_Msk\fP   (0x3UL << \fBAFIO_EXTICR3_EXTI10_PG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI10_PG\fP   \fBAFIO_EXTICR3_EXTI10_PG_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI11_PA\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI11_PB_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI11_PB_Msk\fP   (0x1UL << \fBAFIO_EXTICR3_EXTI11_PB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI11_PB\fP   \fBAFIO_EXTICR3_EXTI11_PB_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI11_PC_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI11_PC_Msk\fP   (0x1UL << \fBAFIO_EXTICR3_EXTI11_PC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI11_PC\fP   \fBAFIO_EXTICR3_EXTI11_PC_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI11_PD_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI11_PD_Msk\fP   (0x3UL << \fBAFIO_EXTICR3_EXTI11_PD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI11_PD\fP   \fBAFIO_EXTICR3_EXTI11_PD_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI11_PE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI11_PE_Msk\fP   (0x1UL << \fBAFIO_EXTICR3_EXTI11_PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI11_PE\fP   \fBAFIO_EXTICR3_EXTI11_PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI11_PF_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI11_PF_Msk\fP   (0x5UL << \fBAFIO_EXTICR3_EXTI11_PF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI11_PF\fP   \fBAFIO_EXTICR3_EXTI11_PF_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI11_PG_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI11_PG_Msk\fP   (0x3UL << \fBAFIO_EXTICR3_EXTI11_PG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR3_EXTI11_PG\fP   \fBAFIO_EXTICR3_EXTI11_PG_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI12_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI12_Msk\fP   (0xFUL << \fBAFIO_EXTICR4_EXTI12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI12\fP   \fBAFIO_EXTICR4_EXTI12_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI13_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI13_Msk\fP   (0xFUL << \fBAFIO_EXTICR4_EXTI13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI13\fP   \fBAFIO_EXTICR4_EXTI13_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI14_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI14_Msk\fP   (0xFUL << \fBAFIO_EXTICR4_EXTI14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI14\fP   \fBAFIO_EXTICR4_EXTI14_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI15_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI15_Msk\fP   (0xFUL << \fBAFIO_EXTICR4_EXTI15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI15\fP   \fBAFIO_EXTICR4_EXTI15_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI12_PA\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI12_PB_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI12_PB_Msk\fP   (0x1UL << \fBAFIO_EXTICR4_EXTI12_PB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI12_PB\fP   \fBAFIO_EXTICR4_EXTI12_PB_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI12_PC_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI12_PC_Msk\fP   (0x1UL << \fBAFIO_EXTICR4_EXTI12_PC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI12_PC\fP   \fBAFIO_EXTICR4_EXTI12_PC_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI12_PD_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI12_PD_Msk\fP   (0x3UL << \fBAFIO_EXTICR4_EXTI12_PD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI12_PD\fP   \fBAFIO_EXTICR4_EXTI12_PD_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI12_PE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI12_PE_Msk\fP   (0x1UL << \fBAFIO_EXTICR4_EXTI12_PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI12_PE\fP   \fBAFIO_EXTICR4_EXTI12_PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI12_PF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI12_PF_Msk\fP   (0x5UL << \fBAFIO_EXTICR4_EXTI12_PF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI12_PF\fP   \fBAFIO_EXTICR4_EXTI12_PF_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI12_PG_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI12_PG_Msk\fP   (0x3UL << \fBAFIO_EXTICR4_EXTI12_PG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI12_PG\fP   \fBAFIO_EXTICR4_EXTI12_PG_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI13_PA\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI13_PB_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI13_PB_Msk\fP   (0x1UL << \fBAFIO_EXTICR4_EXTI13_PB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI13_PB\fP   \fBAFIO_EXTICR4_EXTI13_PB_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI13_PC_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI13_PC_Msk\fP   (0x1UL << \fBAFIO_EXTICR4_EXTI13_PC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI13_PC\fP   \fBAFIO_EXTICR4_EXTI13_PC_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI13_PD_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI13_PD_Msk\fP   (0x3UL << \fBAFIO_EXTICR4_EXTI13_PD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI13_PD\fP   \fBAFIO_EXTICR4_EXTI13_PD_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI13_PE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI13_PE_Msk\fP   (0x1UL << \fBAFIO_EXTICR4_EXTI13_PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI13_PE\fP   \fBAFIO_EXTICR4_EXTI13_PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI13_PF_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI13_PF_Msk\fP   (0x5UL << \fBAFIO_EXTICR4_EXTI13_PF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI13_PF\fP   \fBAFIO_EXTICR4_EXTI13_PF_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI13_PG_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI13_PG_Msk\fP   (0x3UL << \fBAFIO_EXTICR4_EXTI13_PG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI13_PG\fP   \fBAFIO_EXTICR4_EXTI13_PG_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI14_PA\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI14_PB_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI14_PB_Msk\fP   (0x1UL << \fBAFIO_EXTICR4_EXTI14_PB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI14_PB\fP   \fBAFIO_EXTICR4_EXTI14_PB_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI14_PC_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI14_PC_Msk\fP   (0x1UL << \fBAFIO_EXTICR4_EXTI14_PC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI14_PC\fP   \fBAFIO_EXTICR4_EXTI14_PC_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI14_PD_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI14_PD_Msk\fP   (0x3UL << \fBAFIO_EXTICR4_EXTI14_PD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI14_PD\fP   \fBAFIO_EXTICR4_EXTI14_PD_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI14_PE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI14_PE_Msk\fP   (0x1UL << \fBAFIO_EXTICR4_EXTI14_PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI14_PE\fP   \fBAFIO_EXTICR4_EXTI14_PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI14_PF_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI14_PF_Msk\fP   (0x5UL << \fBAFIO_EXTICR4_EXTI14_PF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI14_PF\fP   \fBAFIO_EXTICR4_EXTI14_PF_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI14_PG_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI14_PG_Msk\fP   (0x3UL << \fBAFIO_EXTICR4_EXTI14_PG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI14_PG\fP   \fBAFIO_EXTICR4_EXTI14_PG_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI15_PA\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI15_PB_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI15_PB_Msk\fP   (0x1UL << \fBAFIO_EXTICR4_EXTI15_PB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI15_PB\fP   \fBAFIO_EXTICR4_EXTI15_PB_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI15_PC_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI15_PC_Msk\fP   (0x1UL << \fBAFIO_EXTICR4_EXTI15_PC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI15_PC\fP   \fBAFIO_EXTICR4_EXTI15_PC_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI15_PD_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI15_PD_Msk\fP   (0x3UL << \fBAFIO_EXTICR4_EXTI15_PD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI15_PD\fP   \fBAFIO_EXTICR4_EXTI15_PD_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI15_PE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI15_PE_Msk\fP   (0x1UL << \fBAFIO_EXTICR4_EXTI15_PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI15_PE\fP   \fBAFIO_EXTICR4_EXTI15_PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI15_PF_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI15_PF_Msk\fP   (0x5UL << \fBAFIO_EXTICR4_EXTI15_PF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI15_PF\fP   \fBAFIO_EXTICR4_EXTI15_PF_Msk\fP"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI15_PG_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI15_PG_Msk\fP   (0x3UL << \fBAFIO_EXTICR4_EXTI15_PG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAFIO_EXTICR4_EXTI15_PG\fP   \fBAFIO_EXTICR4_EXTI15_PG_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR0_Msk\fP   (0x1UL << \fBEXTI_IMR_MR0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR0\fP   \fBEXTI_IMR_MR0_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR1_Msk\fP   (0x1UL << \fBEXTI_IMR_MR1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR1\fP   \fBEXTI_IMR_MR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR2_Msk\fP   (0x1UL << \fBEXTI_IMR_MR2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR2\fP   \fBEXTI_IMR_MR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR3_Msk\fP   (0x1UL << \fBEXTI_IMR_MR3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR3\fP   \fBEXTI_IMR_MR3_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR4_Msk\fP   (0x1UL << \fBEXTI_IMR_MR4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR4\fP   \fBEXTI_IMR_MR4_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR5_Msk\fP   (0x1UL << \fBEXTI_IMR_MR5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR5\fP   \fBEXTI_IMR_MR5_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR6_Msk\fP   (0x1UL << \fBEXTI_IMR_MR6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR6\fP   \fBEXTI_IMR_MR6_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR7_Msk\fP   (0x1UL << \fBEXTI_IMR_MR7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR7\fP   \fBEXTI_IMR_MR7_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR8_Msk\fP   (0x1UL << \fBEXTI_IMR_MR8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR8\fP   \fBEXTI_IMR_MR8_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR9_Msk\fP   (0x1UL << \fBEXTI_IMR_MR9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR9\fP   \fBEXTI_IMR_MR9_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR10_Msk\fP   (0x1UL << \fBEXTI_IMR_MR10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR10\fP   \fBEXTI_IMR_MR10_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR11_Msk\fP   (0x1UL << \fBEXTI_IMR_MR11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR11\fP   \fBEXTI_IMR_MR11_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR12_Msk\fP   (0x1UL << \fBEXTI_IMR_MR12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR12\fP   \fBEXTI_IMR_MR12_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR13_Msk\fP   (0x1UL << \fBEXTI_IMR_MR13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR13\fP   \fBEXTI_IMR_MR13_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR14_Msk\fP   (0x1UL << \fBEXTI_IMR_MR14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR14\fP   \fBEXTI_IMR_MR14_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR15_Msk\fP   (0x1UL << \fBEXTI_IMR_MR15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR15\fP   \fBEXTI_IMR_MR15_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR16_Msk\fP   (0x1UL << \fBEXTI_IMR_MR16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR16\fP   \fBEXTI_IMR_MR16_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR17_Msk\fP   (0x1UL << \fBEXTI_IMR_MR17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR17\fP   \fBEXTI_IMR_MR17_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR18_Msk\fP   (0x1UL << \fBEXTI_IMR_MR18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR18\fP   \fBEXTI_IMR_MR18_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM0\fP   \fBEXTI_IMR_MR0\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM1\fP   \fBEXTI_IMR_MR1\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM2\fP   \fBEXTI_IMR_MR2\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM3\fP   \fBEXTI_IMR_MR3\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM4\fP   \fBEXTI_IMR_MR4\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM5\fP   \fBEXTI_IMR_MR5\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM6\fP   \fBEXTI_IMR_MR6\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM7\fP   \fBEXTI_IMR_MR7\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM8\fP   \fBEXTI_IMR_MR8\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM9\fP   \fBEXTI_IMR_MR9\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM10\fP   \fBEXTI_IMR_MR10\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM11\fP   \fBEXTI_IMR_MR11\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM12\fP   \fBEXTI_IMR_MR12\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM13\fP   \fBEXTI_IMR_MR13\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM14\fP   \fBEXTI_IMR_MR14\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM15\fP   \fBEXTI_IMR_MR15\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM16\fP   \fBEXTI_IMR_MR16\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM17\fP   \fBEXTI_IMR_MR17\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM18\fP   \fBEXTI_IMR_MR18\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM\fP   0x0007FFFFU"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR0_Msk\fP   (0x1UL << \fBEXTI_EMR_MR0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR0\fP   \fBEXTI_EMR_MR0_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR1_Msk\fP   (0x1UL << \fBEXTI_EMR_MR1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR1\fP   \fBEXTI_EMR_MR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR2_Msk\fP   (0x1UL << \fBEXTI_EMR_MR2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR2\fP   \fBEXTI_EMR_MR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR3_Msk\fP   (0x1UL << \fBEXTI_EMR_MR3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR3\fP   \fBEXTI_EMR_MR3_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR4_Msk\fP   (0x1UL << \fBEXTI_EMR_MR4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR4\fP   \fBEXTI_EMR_MR4_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR5_Msk\fP   (0x1UL << \fBEXTI_EMR_MR5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR5\fP   \fBEXTI_EMR_MR5_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR6_Msk\fP   (0x1UL << \fBEXTI_EMR_MR6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR6\fP   \fBEXTI_EMR_MR6_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR7_Msk\fP   (0x1UL << \fBEXTI_EMR_MR7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR7\fP   \fBEXTI_EMR_MR7_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR8_Msk\fP   (0x1UL << \fBEXTI_EMR_MR8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR8\fP   \fBEXTI_EMR_MR8_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR9_Msk\fP   (0x1UL << \fBEXTI_EMR_MR9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR9\fP   \fBEXTI_EMR_MR9_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR10_Msk\fP   (0x1UL << \fBEXTI_EMR_MR10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR10\fP   \fBEXTI_EMR_MR10_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR11_Msk\fP   (0x1UL << \fBEXTI_EMR_MR11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR11\fP   \fBEXTI_EMR_MR11_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR12_Msk\fP   (0x1UL << \fBEXTI_EMR_MR12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR12\fP   \fBEXTI_EMR_MR12_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR13_Msk\fP   (0x1UL << \fBEXTI_EMR_MR13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR13\fP   \fBEXTI_EMR_MR13_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR14_Msk\fP   (0x1UL << \fBEXTI_EMR_MR14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR14\fP   \fBEXTI_EMR_MR14_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR15_Msk\fP   (0x1UL << \fBEXTI_EMR_MR15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR15\fP   \fBEXTI_EMR_MR15_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR16_Msk\fP   (0x1UL << \fBEXTI_EMR_MR16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR16\fP   \fBEXTI_EMR_MR16_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR17_Msk\fP   (0x1UL << \fBEXTI_EMR_MR17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR17\fP   \fBEXTI_EMR_MR17_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR18_Msk\fP   (0x1UL << \fBEXTI_EMR_MR18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR18\fP   \fBEXTI_EMR_MR18_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM0\fP   \fBEXTI_EMR_MR0\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM1\fP   \fBEXTI_EMR_MR1\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM2\fP   \fBEXTI_EMR_MR2\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM3\fP   \fBEXTI_EMR_MR3\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM4\fP   \fBEXTI_EMR_MR4\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM5\fP   \fBEXTI_EMR_MR5\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM6\fP   \fBEXTI_EMR_MR6\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM7\fP   \fBEXTI_EMR_MR7\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM8\fP   \fBEXTI_EMR_MR8\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM9\fP   \fBEXTI_EMR_MR9\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM10\fP   \fBEXTI_EMR_MR10\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM11\fP   \fBEXTI_EMR_MR11\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM12\fP   \fBEXTI_EMR_MR12\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM13\fP   \fBEXTI_EMR_MR13\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM14\fP   \fBEXTI_EMR_MR14\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM15\fP   \fBEXTI_EMR_MR15\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM16\fP   \fBEXTI_EMR_MR16\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM17\fP   \fBEXTI_EMR_MR17\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM18\fP   \fBEXTI_EMR_MR18\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR0_Msk\fP   (0x1UL << \fBEXTI_RTSR_TR0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR0\fP   \fBEXTI_RTSR_TR0_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR1_Msk\fP   (0x1UL << \fBEXTI_RTSR_TR1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR1\fP   \fBEXTI_RTSR_TR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR2_Msk\fP   (0x1UL << \fBEXTI_RTSR_TR2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR2\fP   \fBEXTI_RTSR_TR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR3_Msk\fP   (0x1UL << \fBEXTI_RTSR_TR3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR3\fP   \fBEXTI_RTSR_TR3_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR4_Msk\fP   (0x1UL << \fBEXTI_RTSR_TR4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR4\fP   \fBEXTI_RTSR_TR4_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR5_Msk\fP   (0x1UL << \fBEXTI_RTSR_TR5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR5\fP   \fBEXTI_RTSR_TR5_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR6_Msk\fP   (0x1UL << \fBEXTI_RTSR_TR6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR6\fP   \fBEXTI_RTSR_TR6_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR7_Msk\fP   (0x1UL << \fBEXTI_RTSR_TR7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR7\fP   \fBEXTI_RTSR_TR7_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR8_Msk\fP   (0x1UL << \fBEXTI_RTSR_TR8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR8\fP   \fBEXTI_RTSR_TR8_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR9_Msk\fP   (0x1UL << \fBEXTI_RTSR_TR9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR9\fP   \fBEXTI_RTSR_TR9_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR10_Msk\fP   (0x1UL << \fBEXTI_RTSR_TR10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR10\fP   \fBEXTI_RTSR_TR10_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR11_Msk\fP   (0x1UL << \fBEXTI_RTSR_TR11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR11\fP   \fBEXTI_RTSR_TR11_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR12_Msk\fP   (0x1UL << \fBEXTI_RTSR_TR12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR12\fP   \fBEXTI_RTSR_TR12_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR13_Msk\fP   (0x1UL << \fBEXTI_RTSR_TR13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR13\fP   \fBEXTI_RTSR_TR13_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR14_Msk\fP   (0x1UL << \fBEXTI_RTSR_TR14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR14\fP   \fBEXTI_RTSR_TR14_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR15_Msk\fP   (0x1UL << \fBEXTI_RTSR_TR15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR15\fP   \fBEXTI_RTSR_TR15_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR16_Msk\fP   (0x1UL << \fBEXTI_RTSR_TR16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR16\fP   \fBEXTI_RTSR_TR16_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR17_Msk\fP   (0x1UL << \fBEXTI_RTSR_TR17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR17\fP   \fBEXTI_RTSR_TR17_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR18_Msk\fP   (0x1UL << \fBEXTI_RTSR_TR18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR18\fP   \fBEXTI_RTSR_TR18_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_RT0\fP   \fBEXTI_RTSR_TR0\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_RT1\fP   \fBEXTI_RTSR_TR1\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_RT2\fP   \fBEXTI_RTSR_TR2\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_RT3\fP   \fBEXTI_RTSR_TR3\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_RT4\fP   \fBEXTI_RTSR_TR4\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_RT5\fP   \fBEXTI_RTSR_TR5\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_RT6\fP   \fBEXTI_RTSR_TR6\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_RT7\fP   \fBEXTI_RTSR_TR7\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_RT8\fP   \fBEXTI_RTSR_TR8\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_RT9\fP   \fBEXTI_RTSR_TR9\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_RT10\fP   \fBEXTI_RTSR_TR10\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_RT11\fP   \fBEXTI_RTSR_TR11\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_RT12\fP   \fBEXTI_RTSR_TR12\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_RT13\fP   \fBEXTI_RTSR_TR13\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_RT14\fP   \fBEXTI_RTSR_TR14\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_RT15\fP   \fBEXTI_RTSR_TR15\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_RT16\fP   \fBEXTI_RTSR_TR16\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_RT17\fP   \fBEXTI_RTSR_TR17\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_RT18\fP   \fBEXTI_RTSR_TR18\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR0_Msk\fP   (0x1UL << \fBEXTI_FTSR_TR0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR0\fP   \fBEXTI_FTSR_TR0_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR1_Msk\fP   (0x1UL << \fBEXTI_FTSR_TR1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR1\fP   \fBEXTI_FTSR_TR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR2_Msk\fP   (0x1UL << \fBEXTI_FTSR_TR2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR2\fP   \fBEXTI_FTSR_TR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR3_Msk\fP   (0x1UL << \fBEXTI_FTSR_TR3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR3\fP   \fBEXTI_FTSR_TR3_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR4_Msk\fP   (0x1UL << \fBEXTI_FTSR_TR4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR4\fP   \fBEXTI_FTSR_TR4_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR5_Msk\fP   (0x1UL << \fBEXTI_FTSR_TR5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR5\fP   \fBEXTI_FTSR_TR5_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR6_Msk\fP   (0x1UL << \fBEXTI_FTSR_TR6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR6\fP   \fBEXTI_FTSR_TR6_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR7_Msk\fP   (0x1UL << \fBEXTI_FTSR_TR7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR7\fP   \fBEXTI_FTSR_TR7_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR8_Msk\fP   (0x1UL << \fBEXTI_FTSR_TR8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR8\fP   \fBEXTI_FTSR_TR8_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR9_Msk\fP   (0x1UL << \fBEXTI_FTSR_TR9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR9\fP   \fBEXTI_FTSR_TR9_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR10_Msk\fP   (0x1UL << \fBEXTI_FTSR_TR10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR10\fP   \fBEXTI_FTSR_TR10_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR11_Msk\fP   (0x1UL << \fBEXTI_FTSR_TR11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR11\fP   \fBEXTI_FTSR_TR11_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR12_Msk\fP   (0x1UL << \fBEXTI_FTSR_TR12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR12\fP   \fBEXTI_FTSR_TR12_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR13_Msk\fP   (0x1UL << \fBEXTI_FTSR_TR13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR13\fP   \fBEXTI_FTSR_TR13_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR14_Msk\fP   (0x1UL << \fBEXTI_FTSR_TR14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR14\fP   \fBEXTI_FTSR_TR14_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR15_Msk\fP   (0x1UL << \fBEXTI_FTSR_TR15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR15\fP   \fBEXTI_FTSR_TR15_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR16_Msk\fP   (0x1UL << \fBEXTI_FTSR_TR16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR16\fP   \fBEXTI_FTSR_TR16_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR17_Msk\fP   (0x1UL << \fBEXTI_FTSR_TR17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR17\fP   \fBEXTI_FTSR_TR17_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR18_Msk\fP   (0x1UL << \fBEXTI_FTSR_TR18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR18\fP   \fBEXTI_FTSR_TR18_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_FT0\fP   \fBEXTI_FTSR_TR0\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_FT1\fP   \fBEXTI_FTSR_TR1\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_FT2\fP   \fBEXTI_FTSR_TR2\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_FT3\fP   \fBEXTI_FTSR_TR3\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_FT4\fP   \fBEXTI_FTSR_TR4\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_FT5\fP   \fBEXTI_FTSR_TR5\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_FT6\fP   \fBEXTI_FTSR_TR6\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_FT7\fP   \fBEXTI_FTSR_TR7\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_FT8\fP   \fBEXTI_FTSR_TR8\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_FT9\fP   \fBEXTI_FTSR_TR9\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_FT10\fP   \fBEXTI_FTSR_TR10\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_FT11\fP   \fBEXTI_FTSR_TR11\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_FT12\fP   \fBEXTI_FTSR_TR12\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_FT13\fP   \fBEXTI_FTSR_TR13\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_FT14\fP   \fBEXTI_FTSR_TR14\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_FT15\fP   \fBEXTI_FTSR_TR15\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_FT16\fP   \fBEXTI_FTSR_TR16\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_FT17\fP   \fBEXTI_FTSR_TR17\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_FT18\fP   \fBEXTI_FTSR_TR18\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER0_Msk\fP   (0x1UL << \fBEXTI_SWIER_SWIER0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER0\fP   \fBEXTI_SWIER_SWIER0_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER1_Msk\fP   (0x1UL << \fBEXTI_SWIER_SWIER1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER1\fP   \fBEXTI_SWIER_SWIER1_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER2_Msk\fP   (0x1UL << \fBEXTI_SWIER_SWIER2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER2\fP   \fBEXTI_SWIER_SWIER2_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER3_Msk\fP   (0x1UL << \fBEXTI_SWIER_SWIER3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER3\fP   \fBEXTI_SWIER_SWIER3_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER4_Msk\fP   (0x1UL << \fBEXTI_SWIER_SWIER4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER4\fP   \fBEXTI_SWIER_SWIER4_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER5_Msk\fP   (0x1UL << \fBEXTI_SWIER_SWIER5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER5\fP   \fBEXTI_SWIER_SWIER5_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER6_Msk\fP   (0x1UL << \fBEXTI_SWIER_SWIER6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER6\fP   \fBEXTI_SWIER_SWIER6_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER7_Msk\fP   (0x1UL << \fBEXTI_SWIER_SWIER7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER7\fP   \fBEXTI_SWIER_SWIER7_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER8_Msk\fP   (0x1UL << \fBEXTI_SWIER_SWIER8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER8\fP   \fBEXTI_SWIER_SWIER8_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER9_Msk\fP   (0x1UL << \fBEXTI_SWIER_SWIER9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER9\fP   \fBEXTI_SWIER_SWIER9_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER10_Msk\fP   (0x1UL << \fBEXTI_SWIER_SWIER10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER10\fP   \fBEXTI_SWIER_SWIER10_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER11_Msk\fP   (0x1UL << \fBEXTI_SWIER_SWIER11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER11\fP   \fBEXTI_SWIER_SWIER11_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER12_Msk\fP   (0x1UL << \fBEXTI_SWIER_SWIER12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER12\fP   \fBEXTI_SWIER_SWIER12_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER13_Msk\fP   (0x1UL << \fBEXTI_SWIER_SWIER13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER13\fP   \fBEXTI_SWIER_SWIER13_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER14_Msk\fP   (0x1UL << \fBEXTI_SWIER_SWIER14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER14\fP   \fBEXTI_SWIER_SWIER14_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER15_Msk\fP   (0x1UL << \fBEXTI_SWIER_SWIER15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER15\fP   \fBEXTI_SWIER_SWIER15_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER16_Msk\fP   (0x1UL << \fBEXTI_SWIER_SWIER16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER16\fP   \fBEXTI_SWIER_SWIER16_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER17_Msk\fP   (0x1UL << \fBEXTI_SWIER_SWIER17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER17\fP   \fBEXTI_SWIER_SWIER17_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER18_Msk\fP   (0x1UL << \fBEXTI_SWIER_SWIER18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER18\fP   \fBEXTI_SWIER_SWIER18_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWI0\fP   \fBEXTI_SWIER_SWIER0\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWI1\fP   \fBEXTI_SWIER_SWIER1\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWI2\fP   \fBEXTI_SWIER_SWIER2\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWI3\fP   \fBEXTI_SWIER_SWIER3\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWI4\fP   \fBEXTI_SWIER_SWIER4\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWI5\fP   \fBEXTI_SWIER_SWIER5\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWI6\fP   \fBEXTI_SWIER_SWIER6\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWI7\fP   \fBEXTI_SWIER_SWIER7\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWI8\fP   \fBEXTI_SWIER_SWIER8\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWI9\fP   \fBEXTI_SWIER_SWIER9\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWI10\fP   \fBEXTI_SWIER_SWIER10\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWI11\fP   \fBEXTI_SWIER_SWIER11\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWI12\fP   \fBEXTI_SWIER_SWIER12\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWI13\fP   \fBEXTI_SWIER_SWIER13\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWI14\fP   \fBEXTI_SWIER_SWIER14\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWI15\fP   \fBEXTI_SWIER_SWIER15\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWI16\fP   \fBEXTI_SWIER_SWIER16\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWI17\fP   \fBEXTI_SWIER_SWIER17\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWI18\fP   \fBEXTI_SWIER_SWIER18\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR0_Msk\fP   (0x1UL << \fBEXTI_PR_PR0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR0\fP   \fBEXTI_PR_PR0_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR1_Msk\fP   (0x1UL << \fBEXTI_PR_PR1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR1\fP   \fBEXTI_PR_PR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR2_Msk\fP   (0x1UL << \fBEXTI_PR_PR2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR2\fP   \fBEXTI_PR_PR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR3_Msk\fP   (0x1UL << \fBEXTI_PR_PR3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR3\fP   \fBEXTI_PR_PR3_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR4_Msk\fP   (0x1UL << \fBEXTI_PR_PR4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR4\fP   \fBEXTI_PR_PR4_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR5_Msk\fP   (0x1UL << \fBEXTI_PR_PR5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR5\fP   \fBEXTI_PR_PR5_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR6_Msk\fP   (0x1UL << \fBEXTI_PR_PR6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR6\fP   \fBEXTI_PR_PR6_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR7_Msk\fP   (0x1UL << \fBEXTI_PR_PR7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR7\fP   \fBEXTI_PR_PR7_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR8_Msk\fP   (0x1UL << \fBEXTI_PR_PR8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR8\fP   \fBEXTI_PR_PR8_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR9_Msk\fP   (0x1UL << \fBEXTI_PR_PR9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR9\fP   \fBEXTI_PR_PR9_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR10_Msk\fP   (0x1UL << \fBEXTI_PR_PR10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR10\fP   \fBEXTI_PR_PR10_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR11_Msk\fP   (0x1UL << \fBEXTI_PR_PR11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR11\fP   \fBEXTI_PR_PR11_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR12_Msk\fP   (0x1UL << \fBEXTI_PR_PR12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR12\fP   \fBEXTI_PR_PR12_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR13_Msk\fP   (0x1UL << \fBEXTI_PR_PR13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR13\fP   \fBEXTI_PR_PR13_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR14_Msk\fP   (0x1UL << \fBEXTI_PR_PR14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR14\fP   \fBEXTI_PR_PR14_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR15_Msk\fP   (0x1UL << \fBEXTI_PR_PR15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR15\fP   \fBEXTI_PR_PR15_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR16_Msk\fP   (0x1UL << \fBEXTI_PR_PR16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR16\fP   \fBEXTI_PR_PR16_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR17_Msk\fP   (0x1UL << \fBEXTI_PR_PR17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR17\fP   \fBEXTI_PR_PR17_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR18_Msk\fP   (0x1UL << \fBEXTI_PR_PR18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR18\fP   \fBEXTI_PR_PR18_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PIF0\fP   \fBEXTI_PR_PR0\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PIF1\fP   \fBEXTI_PR_PR1\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PIF2\fP   \fBEXTI_PR_PR2\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PIF3\fP   \fBEXTI_PR_PR3\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PIF4\fP   \fBEXTI_PR_PR4\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PIF5\fP   \fBEXTI_PR_PR5\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PIF6\fP   \fBEXTI_PR_PR6\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PIF7\fP   \fBEXTI_PR_PR7\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PIF8\fP   \fBEXTI_PR_PR8\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PIF9\fP   \fBEXTI_PR_PR9\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PIF10\fP   \fBEXTI_PR_PR10\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PIF11\fP   \fBEXTI_PR_PR11\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PIF12\fP   \fBEXTI_PR_PR12\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PIF13\fP   \fBEXTI_PR_PR13\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PIF14\fP   \fBEXTI_PR_PR14\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PIF15\fP   \fBEXTI_PR_PR15\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PIF16\fP   \fBEXTI_PR_PR16\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PIF17\fP   \fBEXTI_PR_PR17\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PIF18\fP   \fBEXTI_PR_PR18\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF1_Msk\fP   (0x1UL << \fBDMA_ISR_GIF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF1\fP   \fBDMA_ISR_GIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF1_Msk\fP   (0x1UL << \fBDMA_ISR_TCIF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF1\fP   \fBDMA_ISR_TCIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF1_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF1_Msk\fP   (0x1UL << \fBDMA_ISR_HTIF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF1\fP   \fBDMA_ISR_HTIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF1_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF1_Msk\fP   (0x1UL << \fBDMA_ISR_TEIF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF1\fP   \fBDMA_ISR_TEIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF2_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF2_Msk\fP   (0x1UL << \fBDMA_ISR_GIF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF2\fP   \fBDMA_ISR_GIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF2_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF2_Msk\fP   (0x1UL << \fBDMA_ISR_TCIF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF2\fP   \fBDMA_ISR_TCIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF2_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF2_Msk\fP   (0x1UL << \fBDMA_ISR_HTIF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF2\fP   \fBDMA_ISR_HTIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF2_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF2_Msk\fP   (0x1UL << \fBDMA_ISR_TEIF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF2\fP   \fBDMA_ISR_TEIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF3_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF3_Msk\fP   (0x1UL << \fBDMA_ISR_GIF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF3\fP   \fBDMA_ISR_GIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF3_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF3_Msk\fP   (0x1UL << \fBDMA_ISR_TCIF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF3\fP   \fBDMA_ISR_TCIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF3_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF3_Msk\fP   (0x1UL << \fBDMA_ISR_HTIF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF3\fP   \fBDMA_ISR_HTIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF3_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF3_Msk\fP   (0x1UL << \fBDMA_ISR_TEIF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF3\fP   \fBDMA_ISR_TEIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF4_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF4_Msk\fP   (0x1UL << \fBDMA_ISR_GIF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF4\fP   \fBDMA_ISR_GIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF4_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF4_Msk\fP   (0x1UL << \fBDMA_ISR_TCIF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF4\fP   \fBDMA_ISR_TCIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF4_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF4_Msk\fP   (0x1UL << \fBDMA_ISR_HTIF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF4\fP   \fBDMA_ISR_HTIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF4_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF4_Msk\fP   (0x1UL << \fBDMA_ISR_TEIF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF4\fP   \fBDMA_ISR_TEIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF5_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF5_Msk\fP   (0x1UL << \fBDMA_ISR_GIF5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF5\fP   \fBDMA_ISR_GIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF5_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF5_Msk\fP   (0x1UL << \fBDMA_ISR_TCIF5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF5\fP   \fBDMA_ISR_TCIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF5_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF5_Msk\fP   (0x1UL << \fBDMA_ISR_HTIF5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF5\fP   \fBDMA_ISR_HTIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF5_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF5_Msk\fP   (0x1UL << \fBDMA_ISR_TEIF5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF5\fP   \fBDMA_ISR_TEIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF6_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF6_Msk\fP   (0x1UL << \fBDMA_ISR_GIF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF6\fP   \fBDMA_ISR_GIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF6_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF6_Msk\fP   (0x1UL << \fBDMA_ISR_TCIF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF6\fP   \fBDMA_ISR_TCIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF6_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF6_Msk\fP   (0x1UL << \fBDMA_ISR_HTIF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF6\fP   \fBDMA_ISR_HTIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF6_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF6_Msk\fP   (0x1UL << \fBDMA_ISR_TEIF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF6\fP   \fBDMA_ISR_TEIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF7_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF7_Msk\fP   (0x1UL << \fBDMA_ISR_GIF7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_GIF7\fP   \fBDMA_ISR_GIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF7_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF7_Msk\fP   (0x1UL << \fBDMA_ISR_TCIF7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TCIF7\fP   \fBDMA_ISR_TCIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF7_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF7_Msk\fP   (0x1UL << \fBDMA_ISR_HTIF7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_HTIF7\fP   \fBDMA_ISR_HTIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF7_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF7_Msk\fP   (0x1UL << \fBDMA_ISR_TEIF7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_ISR_TEIF7\fP   \fBDMA_ISR_TEIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF1_Msk\fP   (0x1UL << \fBDMA_IFCR_CGIF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF1\fP   \fBDMA_IFCR_CGIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF1_Msk\fP   (0x1UL << \fBDMA_IFCR_CTCIF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF1\fP   \fBDMA_IFCR_CTCIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF1_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF1_Msk\fP   (0x1UL << \fBDMA_IFCR_CHTIF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF1\fP   \fBDMA_IFCR_CHTIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF1_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF1_Msk\fP   (0x1UL << \fBDMA_IFCR_CTEIF1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF1\fP   \fBDMA_IFCR_CTEIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF2_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF2_Msk\fP   (0x1UL << \fBDMA_IFCR_CGIF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF2\fP   \fBDMA_IFCR_CGIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF2_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF2_Msk\fP   (0x1UL << \fBDMA_IFCR_CTCIF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF2\fP   \fBDMA_IFCR_CTCIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF2_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF2_Msk\fP   (0x1UL << \fBDMA_IFCR_CHTIF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF2\fP   \fBDMA_IFCR_CHTIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF2_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF2_Msk\fP   (0x1UL << \fBDMA_IFCR_CTEIF2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF2\fP   \fBDMA_IFCR_CTEIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF3_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF3_Msk\fP   (0x1UL << \fBDMA_IFCR_CGIF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF3\fP   \fBDMA_IFCR_CGIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF3_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF3_Msk\fP   (0x1UL << \fBDMA_IFCR_CTCIF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF3\fP   \fBDMA_IFCR_CTCIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF3_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF3_Msk\fP   (0x1UL << \fBDMA_IFCR_CHTIF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF3\fP   \fBDMA_IFCR_CHTIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF3_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF3_Msk\fP   (0x1UL << \fBDMA_IFCR_CTEIF3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF3\fP   \fBDMA_IFCR_CTEIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF4_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF4_Msk\fP   (0x1UL << \fBDMA_IFCR_CGIF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF4\fP   \fBDMA_IFCR_CGIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF4_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF4_Msk\fP   (0x1UL << \fBDMA_IFCR_CTCIF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF4\fP   \fBDMA_IFCR_CTCIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF4_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF4_Msk\fP   (0x1UL << \fBDMA_IFCR_CHTIF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF4\fP   \fBDMA_IFCR_CHTIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF4_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF4_Msk\fP   (0x1UL << \fBDMA_IFCR_CTEIF4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF4\fP   \fBDMA_IFCR_CTEIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF5_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF5_Msk\fP   (0x1UL << \fBDMA_IFCR_CGIF5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF5\fP   \fBDMA_IFCR_CGIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF5_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF5_Msk\fP   (0x1UL << \fBDMA_IFCR_CTCIF5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF5\fP   \fBDMA_IFCR_CTCIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF5_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF5_Msk\fP   (0x1UL << \fBDMA_IFCR_CHTIF5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF5\fP   \fBDMA_IFCR_CHTIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF5_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF5_Msk\fP   (0x1UL << \fBDMA_IFCR_CTEIF5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF5\fP   \fBDMA_IFCR_CTEIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF6_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF6_Msk\fP   (0x1UL << \fBDMA_IFCR_CGIF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF6\fP   \fBDMA_IFCR_CGIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF6_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF6_Msk\fP   (0x1UL << \fBDMA_IFCR_CTCIF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF6\fP   \fBDMA_IFCR_CTCIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF6_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF6_Msk\fP   (0x1UL << \fBDMA_IFCR_CHTIF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF6\fP   \fBDMA_IFCR_CHTIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF6_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF6_Msk\fP   (0x1UL << \fBDMA_IFCR_CTEIF6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF6\fP   \fBDMA_IFCR_CTEIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF7_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF7_Msk\fP   (0x1UL << \fBDMA_IFCR_CGIF7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CGIF7\fP   \fBDMA_IFCR_CGIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF7_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF7_Msk\fP   (0x1UL << \fBDMA_IFCR_CTCIF7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTCIF7\fP   \fBDMA_IFCR_CTCIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF7_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF7_Msk\fP   (0x1UL << \fBDMA_IFCR_CHTIF7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CHTIF7\fP   \fBDMA_IFCR_CHTIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF7_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF7_Msk\fP   (0x1UL << \fBDMA_IFCR_CTEIF7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_IFCR_CTEIF7\fP   \fBDMA_IFCR_CTEIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CCR_EN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_EN_Msk\fP   (0x1UL << \fBDMA_CCR_EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_EN\fP   \fBDMA_CCR_EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CCR_TCIE_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_TCIE_Msk\fP   (0x1UL << \fBDMA_CCR_TCIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_TCIE\fP   \fBDMA_CCR_TCIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CCR_HTIE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_HTIE_Msk\fP   (0x1UL << \fBDMA_CCR_HTIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_HTIE\fP   \fBDMA_CCR_HTIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CCR_TEIE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_TEIE_Msk\fP   (0x1UL << \fBDMA_CCR_TEIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_TEIE\fP   \fBDMA_CCR_TEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CCR_DIR_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_DIR_Msk\fP   (0x1UL << \fBDMA_CCR_DIR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_DIR\fP   \fBDMA_CCR_DIR_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CCR_CIRC_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_CIRC_Msk\fP   (0x1UL << \fBDMA_CCR_CIRC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_CIRC\fP   \fBDMA_CCR_CIRC_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PINC_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PINC_Msk\fP   (0x1UL << \fBDMA_CCR_PINC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PINC\fP   \fBDMA_CCR_PINC_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CCR_MINC_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_MINC_Msk\fP   (0x1UL << \fBDMA_CCR_MINC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_MINC\fP   \fBDMA_CCR_MINC_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PSIZE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PSIZE_Msk\fP   (0x3UL << \fBDMA_CCR_PSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PSIZE\fP   \fBDMA_CCR_PSIZE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PSIZE_0\fP   (0x1UL << \fBDMA_CCR_PSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PSIZE_1\fP   (0x2UL << \fBDMA_CCR_PSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_MSIZE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_MSIZE_Msk\fP   (0x3UL << \fBDMA_CCR_MSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_MSIZE\fP   \fBDMA_CCR_MSIZE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CCR_MSIZE_0\fP   (0x1UL << \fBDMA_CCR_MSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_MSIZE_1\fP   (0x2UL << \fBDMA_CCR_MSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PL_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PL_Msk\fP   (0x3UL << \fBDMA_CCR_PL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PL\fP   \fBDMA_CCR_PL_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PL_0\fP   (0x1UL << \fBDMA_CCR_PL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_PL_1\fP   (0x2UL << \fBDMA_CCR_PL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_MEM2MEM_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_MEM2MEM_Msk\fP   (0x1UL << \fBDMA_CCR_MEM2MEM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CCR_MEM2MEM\fP   \fBDMA_CCR_MEM2MEM_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CNDTR_NDT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMA_CNDTR_NDT_Msk\fP   (0xFFFFUL << \fBDMA_CNDTR_NDT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CNDTR_NDT\fP   \fBDMA_CNDTR_NDT_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CPAR_PA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMA_CPAR_PA_Msk\fP   (0xFFFFFFFFUL << \fBDMA_CPAR_PA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CPAR_PA\fP   \fBDMA_CPAR_PA_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_CMAR_MA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMA_CMAR_MA_Msk\fP   (0xFFFFFFFFUL << \fBDMA_CMAR_MA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDMA_CMAR_MA\fP   \fBDMA_CMAR_MA_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_MULTIMODE_SUPPORT\fP"
.br
.ti -1c
.RI "#define \fBADC_SR_AWD_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_SR_AWD_Msk\fP   (0x1UL << \fBADC_SR_AWD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SR_AWD\fP   \fBADC_SR_AWD_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SR_EOS_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBADC_SR_EOS_Msk\fP   (0x1UL << \fBADC_SR_EOS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SR_EOS\fP   \fBADC_SR_EOS_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SR_JEOS_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBADC_SR_JEOS_Msk\fP   (0x1UL << \fBADC_SR_JEOS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SR_JEOS\fP   \fBADC_SR_JEOS_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SR_JSTRT_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBADC_SR_JSTRT_Msk\fP   (0x1UL << \fBADC_SR_JSTRT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SR_JSTRT\fP   \fBADC_SR_JSTRT_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SR_STRT_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBADC_SR_STRT_Msk\fP   (0x1UL << \fBADC_SR_STRT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SR_STRT\fP   \fBADC_SR_STRT_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SR_EOC\fP   (\fBADC_SR_EOS\fP)"
.br
.ti -1c
.RI "#define \fBADC_SR_JEOC\fP   (\fBADC_SR_JEOS\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDCH_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDCH_Msk\fP   (0x1FUL << \fBADC_CR1_AWDCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDCH\fP   \fBADC_CR1_AWDCH_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDCH_0\fP   (0x01UL << \fBADC_CR1_AWDCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDCH_1\fP   (0x02UL << \fBADC_CR1_AWDCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDCH_2\fP   (0x04UL << \fBADC_CR1_AWDCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDCH_3\fP   (0x08UL << \fBADC_CR1_AWDCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDCH_4\fP   (0x10UL << \fBADC_CR1_AWDCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_EOSIE_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_EOSIE_Msk\fP   (0x1UL << \fBADC_CR1_EOSIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_EOSIE\fP   \fBADC_CR1_EOSIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDIE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDIE_Msk\fP   (0x1UL << \fBADC_CR1_AWDIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDIE\fP   \fBADC_CR1_AWDIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_JEOSIE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_JEOSIE_Msk\fP   (0x1UL << \fBADC_CR1_JEOSIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_JEOSIE\fP   \fBADC_CR1_JEOSIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_SCAN_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_SCAN_Msk\fP   (0x1UL << \fBADC_CR1_SCAN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_SCAN\fP   \fBADC_CR1_SCAN_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDSGL_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDSGL_Msk\fP   (0x1UL << \fBADC_CR1_AWDSGL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDSGL\fP   \fBADC_CR1_AWDSGL_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_JAUTO_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_JAUTO_Msk\fP   (0x1UL << \fBADC_CR1_JAUTO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_JAUTO\fP   \fBADC_CR1_JAUTO_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_DISCEN_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_DISCEN_Msk\fP   (0x1UL << \fBADC_CR1_DISCEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_DISCEN\fP   \fBADC_CR1_DISCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_JDISCEN_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_JDISCEN_Msk\fP   (0x1UL << \fBADC_CR1_JDISCEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_JDISCEN\fP   \fBADC_CR1_JDISCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_DISCNUM_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_DISCNUM_Msk\fP   (0x7UL << \fBADC_CR1_DISCNUM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_DISCNUM\fP   \fBADC_CR1_DISCNUM_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_DISCNUM_0\fP   (0x1UL << \fBADC_CR1_DISCNUM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_DISCNUM_1\fP   (0x2UL << \fBADC_CR1_DISCNUM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_DISCNUM_2\fP   (0x4UL << \fBADC_CR1_DISCNUM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_DUALMOD_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_DUALMOD_Msk\fP   (0xFUL << \fBADC_CR1_DUALMOD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_DUALMOD\fP   \fBADC_CR1_DUALMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_DUALMOD_0\fP   (0x1UL << \fBADC_CR1_DUALMOD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_DUALMOD_1\fP   (0x2UL << \fBADC_CR1_DUALMOD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_DUALMOD_2\fP   (0x4UL << \fBADC_CR1_DUALMOD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_DUALMOD_3\fP   (0x8UL << \fBADC_CR1_DUALMOD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_JAWDEN_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_JAWDEN_Msk\fP   (0x1UL << \fBADC_CR1_JAWDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_JAWDEN\fP   \fBADC_CR1_JAWDEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDEN_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDEN_Msk\fP   (0x1UL << \fBADC_CR1_AWDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDEN\fP   \fBADC_CR1_AWDEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_EOCIE\fP   (\fBADC_CR1_EOSIE\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR1_JEOCIE\fP   (\fBADC_CR1_JEOSIE\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR2_ADON_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_ADON_Msk\fP   (0x1UL << \fBADC_CR2_ADON_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR2_ADON\fP   \fBADC_CR2_ADON_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR2_CONT_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_CONT_Msk\fP   (0x1UL << \fBADC_CR2_CONT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR2_CONT\fP   \fBADC_CR2_CONT_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR2_CAL_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_CAL_Msk\fP   (0x1UL << \fBADC_CR2_CAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR2_CAL\fP   \fBADC_CR2_CAL_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR2_RSTCAL_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_RSTCAL_Msk\fP   (0x1UL << \fBADC_CR2_RSTCAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR2_RSTCAL\fP   \fBADC_CR2_RSTCAL_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR2_DMA_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_DMA_Msk\fP   (0x1UL << \fBADC_CR2_DMA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR2_DMA\fP   \fBADC_CR2_DMA_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR2_ALIGN_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_ALIGN_Msk\fP   (0x1UL << \fBADC_CR2_ALIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR2_ALIGN\fP   \fBADC_CR2_ALIGN_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR2_JEXTSEL_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_JEXTSEL_Msk\fP   (0x7UL << \fBADC_CR2_JEXTSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR2_JEXTSEL\fP   \fBADC_CR2_JEXTSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR2_JEXTSEL_0\fP   (0x1UL << \fBADC_CR2_JEXTSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR2_JEXTSEL_1\fP   (0x2UL << \fBADC_CR2_JEXTSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR2_JEXTSEL_2\fP   (0x4UL << \fBADC_CR2_JEXTSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR2_JEXTTRIG_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_JEXTTRIG_Msk\fP   (0x1UL << \fBADC_CR2_JEXTTRIG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR2_JEXTTRIG\fP   \fBADC_CR2_JEXTTRIG_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR2_EXTSEL_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_EXTSEL_Msk\fP   (0x7UL << \fBADC_CR2_EXTSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR2_EXTSEL\fP   \fBADC_CR2_EXTSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR2_EXTSEL_0\fP   (0x1UL << \fBADC_CR2_EXTSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR2_EXTSEL_1\fP   (0x2UL << \fBADC_CR2_EXTSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR2_EXTSEL_2\fP   (0x4UL << \fBADC_CR2_EXTSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR2_EXTTRIG_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_EXTTRIG_Msk\fP   (0x1UL << \fBADC_CR2_EXTTRIG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR2_EXTTRIG\fP   \fBADC_CR2_EXTTRIG_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR2_JSWSTART_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_JSWSTART_Msk\fP   (0x1UL << \fBADC_CR2_JSWSTART_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR2_JSWSTART\fP   \fBADC_CR2_JSWSTART_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR2_SWSTART_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_SWSTART_Msk\fP   (0x1UL << \fBADC_CR2_SWSTART_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR2_SWSTART\fP   \fBADC_CR2_SWSTART_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR2_TSVREFE_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_TSVREFE_Msk\fP   (0x1UL << \fBADC_CR2_TSVREFE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_CR2_TSVREFE\fP   \fBADC_CR2_TSVREFE_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP10_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP10_Msk\fP   (0x7UL << \fBADC_SMPR1_SMP10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP10\fP   \fBADC_SMPR1_SMP10_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP10_0\fP   (0x1UL << \fBADC_SMPR1_SMP10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP10_1\fP   (0x2UL << \fBADC_SMPR1_SMP10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP10_2\fP   (0x4UL << \fBADC_SMPR1_SMP10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP11_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP11_Msk\fP   (0x7UL << \fBADC_SMPR1_SMP11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP11\fP   \fBADC_SMPR1_SMP11_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP11_0\fP   (0x1UL << \fBADC_SMPR1_SMP11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP11_1\fP   (0x2UL << \fBADC_SMPR1_SMP11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP11_2\fP   (0x4UL << \fBADC_SMPR1_SMP11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP12_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP12_Msk\fP   (0x7UL << \fBADC_SMPR1_SMP12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP12\fP   \fBADC_SMPR1_SMP12_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP12_0\fP   (0x1UL << \fBADC_SMPR1_SMP12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP12_1\fP   (0x2UL << \fBADC_SMPR1_SMP12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP12_2\fP   (0x4UL << \fBADC_SMPR1_SMP12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP13_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP13_Msk\fP   (0x7UL << \fBADC_SMPR1_SMP13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP13\fP   \fBADC_SMPR1_SMP13_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP13_0\fP   (0x1UL << \fBADC_SMPR1_SMP13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP13_1\fP   (0x2UL << \fBADC_SMPR1_SMP13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP13_2\fP   (0x4UL << \fBADC_SMPR1_SMP13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP14_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP14_Msk\fP   (0x7UL << \fBADC_SMPR1_SMP14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP14\fP   \fBADC_SMPR1_SMP14_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP14_0\fP   (0x1UL << \fBADC_SMPR1_SMP14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP14_1\fP   (0x2UL << \fBADC_SMPR1_SMP14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP14_2\fP   (0x4UL << \fBADC_SMPR1_SMP14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP15_Msk\fP   (0x7UL << \fBADC_SMPR1_SMP15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP15\fP   \fBADC_SMPR1_SMP15_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP15_0\fP   (0x1UL << \fBADC_SMPR1_SMP15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP15_1\fP   (0x2UL << \fBADC_SMPR1_SMP15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP15_2\fP   (0x4UL << \fBADC_SMPR1_SMP15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP16_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP16_Msk\fP   (0x7UL << \fBADC_SMPR1_SMP16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP16\fP   \fBADC_SMPR1_SMP16_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP16_0\fP   (0x1UL << \fBADC_SMPR1_SMP16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP16_1\fP   (0x2UL << \fBADC_SMPR1_SMP16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP16_2\fP   (0x4UL << \fBADC_SMPR1_SMP16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP17_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP17_Msk\fP   (0x7UL << \fBADC_SMPR1_SMP17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP17\fP   \fBADC_SMPR1_SMP17_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP17_0\fP   (0x1UL << \fBADC_SMPR1_SMP17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP17_1\fP   (0x2UL << \fBADC_SMPR1_SMP17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP17_2\fP   (0x4UL << \fBADC_SMPR1_SMP17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP0_Msk\fP   (0x7UL << \fBADC_SMPR2_SMP0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP0\fP   \fBADC_SMPR2_SMP0_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP0_0\fP   (0x1UL << \fBADC_SMPR2_SMP0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP0_1\fP   (0x2UL << \fBADC_SMPR2_SMP0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP0_2\fP   (0x4UL << \fBADC_SMPR2_SMP0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP1_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP1_Msk\fP   (0x7UL << \fBADC_SMPR2_SMP1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP1\fP   \fBADC_SMPR2_SMP1_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP1_0\fP   (0x1UL << \fBADC_SMPR2_SMP1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP1_1\fP   (0x2UL << \fBADC_SMPR2_SMP1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP1_2\fP   (0x4UL << \fBADC_SMPR2_SMP1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP2_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP2_Msk\fP   (0x7UL << \fBADC_SMPR2_SMP2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP2\fP   \fBADC_SMPR2_SMP2_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP2_0\fP   (0x1UL << \fBADC_SMPR2_SMP2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP2_1\fP   (0x2UL << \fBADC_SMPR2_SMP2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP2_2\fP   (0x4UL << \fBADC_SMPR2_SMP2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP3_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP3_Msk\fP   (0x7UL << \fBADC_SMPR2_SMP3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP3\fP   \fBADC_SMPR2_SMP3_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP3_0\fP   (0x1UL << \fBADC_SMPR2_SMP3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP3_1\fP   (0x2UL << \fBADC_SMPR2_SMP3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP3_2\fP   (0x4UL << \fBADC_SMPR2_SMP3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP4_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP4_Msk\fP   (0x7UL << \fBADC_SMPR2_SMP4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP4\fP   \fBADC_SMPR2_SMP4_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP4_0\fP   (0x1UL << \fBADC_SMPR2_SMP4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP4_1\fP   (0x2UL << \fBADC_SMPR2_SMP4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP4_2\fP   (0x4UL << \fBADC_SMPR2_SMP4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP5_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP5_Msk\fP   (0x7UL << \fBADC_SMPR2_SMP5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP5\fP   \fBADC_SMPR2_SMP5_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP5_0\fP   (0x1UL << \fBADC_SMPR2_SMP5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP5_1\fP   (0x2UL << \fBADC_SMPR2_SMP5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP5_2\fP   (0x4UL << \fBADC_SMPR2_SMP5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP6_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP6_Msk\fP   (0x7UL << \fBADC_SMPR2_SMP6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP6\fP   \fBADC_SMPR2_SMP6_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP6_0\fP   (0x1UL << \fBADC_SMPR2_SMP6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP6_1\fP   (0x2UL << \fBADC_SMPR2_SMP6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP6_2\fP   (0x4UL << \fBADC_SMPR2_SMP6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP7_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP7_Msk\fP   (0x7UL << \fBADC_SMPR2_SMP7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP7\fP   \fBADC_SMPR2_SMP7_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP7_0\fP   (0x1UL << \fBADC_SMPR2_SMP7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP7_1\fP   (0x2UL << \fBADC_SMPR2_SMP7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP7_2\fP   (0x4UL << \fBADC_SMPR2_SMP7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP8_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP8_Msk\fP   (0x7UL << \fBADC_SMPR2_SMP8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP8\fP   \fBADC_SMPR2_SMP8_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP8_0\fP   (0x1UL << \fBADC_SMPR2_SMP8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP8_1\fP   (0x2UL << \fBADC_SMPR2_SMP8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP8_2\fP   (0x4UL << \fBADC_SMPR2_SMP8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP9_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP9_Msk\fP   (0x7UL << \fBADC_SMPR2_SMP9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP9\fP   \fBADC_SMPR2_SMP9_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP9_0\fP   (0x1UL << \fBADC_SMPR2_SMP9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP9_1\fP   (0x2UL << \fBADC_SMPR2_SMP9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP9_2\fP   (0x4UL << \fBADC_SMPR2_SMP9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JOFR1_JOFFSET1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_JOFR1_JOFFSET1_Msk\fP   (0xFFFUL << \fBADC_JOFR1_JOFFSET1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JOFR1_JOFFSET1\fP   \fBADC_JOFR1_JOFFSET1_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_JOFR2_JOFFSET2_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_JOFR2_JOFFSET2_Msk\fP   (0xFFFUL << \fBADC_JOFR2_JOFFSET2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JOFR2_JOFFSET2\fP   \fBADC_JOFR2_JOFFSET2_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_JOFR3_JOFFSET3_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_JOFR3_JOFFSET3_Msk\fP   (0xFFFUL << \fBADC_JOFR3_JOFFSET3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JOFR3_JOFFSET3\fP   \fBADC_JOFR3_JOFFSET3_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_JOFR4_JOFFSET4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_JOFR4_JOFFSET4_Msk\fP   (0xFFFUL << \fBADC_JOFR4_JOFFSET4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JOFR4_JOFFSET4\fP   \fBADC_JOFR4_JOFFSET4_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_HTR_HT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_HTR_HT_Msk\fP   (0xFFFUL << \fBADC_HTR_HT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_HTR_HT\fP   \fBADC_HTR_HT_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_LTR_LT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_LTR_LT_Msk\fP   (0xFFFUL << \fBADC_LTR_LT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_LTR_LT\fP   \fBADC_LTR_LT_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ13_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ13_Msk\fP   (0x1FUL << \fBADC_SQR1_SQ13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ13\fP   \fBADC_SQR1_SQ13_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ13_0\fP   (0x01UL << \fBADC_SQR1_SQ13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ13_1\fP   (0x02UL << \fBADC_SQR1_SQ13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ13_2\fP   (0x04UL << \fBADC_SQR1_SQ13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ13_3\fP   (0x08UL << \fBADC_SQR1_SQ13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ13_4\fP   (0x10UL << \fBADC_SQR1_SQ13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ14_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ14_Msk\fP   (0x1FUL << \fBADC_SQR1_SQ14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ14\fP   \fBADC_SQR1_SQ14_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ14_0\fP   (0x01UL << \fBADC_SQR1_SQ14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ14_1\fP   (0x02UL << \fBADC_SQR1_SQ14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ14_2\fP   (0x04UL << \fBADC_SQR1_SQ14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ14_3\fP   (0x08UL << \fBADC_SQR1_SQ14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ14_4\fP   (0x10UL << \fBADC_SQR1_SQ14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ15_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ15_Msk\fP   (0x1FUL << \fBADC_SQR1_SQ15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ15\fP   \fBADC_SQR1_SQ15_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ15_0\fP   (0x01UL << \fBADC_SQR1_SQ15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ15_1\fP   (0x02UL << \fBADC_SQR1_SQ15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ15_2\fP   (0x04UL << \fBADC_SQR1_SQ15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ15_3\fP   (0x08UL << \fBADC_SQR1_SQ15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ15_4\fP   (0x10UL << \fBADC_SQR1_SQ15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ16_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ16_Msk\fP   (0x1FUL << \fBADC_SQR1_SQ16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ16\fP   \fBADC_SQR1_SQ16_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ16_0\fP   (0x01UL << \fBADC_SQR1_SQ16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ16_1\fP   (0x02UL << \fBADC_SQR1_SQ16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ16_2\fP   (0x04UL << \fBADC_SQR1_SQ16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ16_3\fP   (0x08UL << \fBADC_SQR1_SQ16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ16_4\fP   (0x10UL << \fBADC_SQR1_SQ16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_L_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_L_Msk\fP   (0xFUL << \fBADC_SQR1_L_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_L\fP   \fBADC_SQR1_L_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR1_L_0\fP   (0x1UL << \fBADC_SQR1_L_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_L_1\fP   (0x2UL << \fBADC_SQR1_L_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_L_2\fP   (0x4UL << \fBADC_SQR1_L_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_L_3\fP   (0x8UL << \fBADC_SQR1_L_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ7_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ7_Msk\fP   (0x1FUL << \fBADC_SQR2_SQ7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ7\fP   \fBADC_SQR2_SQ7_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ7_0\fP   (0x01UL << \fBADC_SQR2_SQ7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ7_1\fP   (0x02UL << \fBADC_SQR2_SQ7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ7_2\fP   (0x04UL << \fBADC_SQR2_SQ7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ7_3\fP   (0x08UL << \fBADC_SQR2_SQ7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ7_4\fP   (0x10UL << \fBADC_SQR2_SQ7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ8_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ8_Msk\fP   (0x1FUL << \fBADC_SQR2_SQ8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ8\fP   \fBADC_SQR2_SQ8_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ8_0\fP   (0x01UL << \fBADC_SQR2_SQ8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ8_1\fP   (0x02UL << \fBADC_SQR2_SQ8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ8_2\fP   (0x04UL << \fBADC_SQR2_SQ8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ8_3\fP   (0x08UL << \fBADC_SQR2_SQ8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ8_4\fP   (0x10UL << \fBADC_SQR2_SQ8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ9_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ9_Msk\fP   (0x1FUL << \fBADC_SQR2_SQ9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ9\fP   \fBADC_SQR2_SQ9_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ9_0\fP   (0x01UL << \fBADC_SQR2_SQ9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ9_1\fP   (0x02UL << \fBADC_SQR2_SQ9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ9_2\fP   (0x04UL << \fBADC_SQR2_SQ9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ9_3\fP   (0x08UL << \fBADC_SQR2_SQ9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ9_4\fP   (0x10UL << \fBADC_SQR2_SQ9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ10_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ10_Msk\fP   (0x1FUL << \fBADC_SQR2_SQ10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ10\fP   \fBADC_SQR2_SQ10_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ10_0\fP   (0x01UL << \fBADC_SQR2_SQ10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ10_1\fP   (0x02UL << \fBADC_SQR2_SQ10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ10_2\fP   (0x04UL << \fBADC_SQR2_SQ10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ10_3\fP   (0x08UL << \fBADC_SQR2_SQ10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ10_4\fP   (0x10UL << \fBADC_SQR2_SQ10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ11_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ11_Msk\fP   (0x1FUL << \fBADC_SQR2_SQ11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ11\fP   \fBADC_SQR2_SQ11_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ11_0\fP   (0x01UL << \fBADC_SQR2_SQ11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ11_1\fP   (0x02UL << \fBADC_SQR2_SQ11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ11_2\fP   (0x04UL << \fBADC_SQR2_SQ11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ11_3\fP   (0x08UL << \fBADC_SQR2_SQ11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ11_4\fP   (0x10UL << \fBADC_SQR2_SQ11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ12_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ12_Msk\fP   (0x1FUL << \fBADC_SQR2_SQ12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ12\fP   \fBADC_SQR2_SQ12_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ12_0\fP   (0x01UL << \fBADC_SQR2_SQ12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ12_1\fP   (0x02UL << \fBADC_SQR2_SQ12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ12_2\fP   (0x04UL << \fBADC_SQR2_SQ12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ12_3\fP   (0x08UL << \fBADC_SQR2_SQ12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ12_4\fP   (0x10UL << \fBADC_SQR2_SQ12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ1_Msk\fP   (0x1FUL << \fBADC_SQR3_SQ1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ1\fP   \fBADC_SQR3_SQ1_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ1_0\fP   (0x01UL << \fBADC_SQR3_SQ1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ1_1\fP   (0x02UL << \fBADC_SQR3_SQ1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ1_2\fP   (0x04UL << \fBADC_SQR3_SQ1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ1_3\fP   (0x08UL << \fBADC_SQR3_SQ1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ1_4\fP   (0x10UL << \fBADC_SQR3_SQ1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ2_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ2_Msk\fP   (0x1FUL << \fBADC_SQR3_SQ2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ2\fP   \fBADC_SQR3_SQ2_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ2_0\fP   (0x01UL << \fBADC_SQR3_SQ2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ2_1\fP   (0x02UL << \fBADC_SQR3_SQ2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ2_2\fP   (0x04UL << \fBADC_SQR3_SQ2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ2_3\fP   (0x08UL << \fBADC_SQR3_SQ2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ2_4\fP   (0x10UL << \fBADC_SQR3_SQ2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ3_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ3_Msk\fP   (0x1FUL << \fBADC_SQR3_SQ3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ3\fP   \fBADC_SQR3_SQ3_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ3_0\fP   (0x01UL << \fBADC_SQR3_SQ3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ3_1\fP   (0x02UL << \fBADC_SQR3_SQ3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ3_2\fP   (0x04UL << \fBADC_SQR3_SQ3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ3_3\fP   (0x08UL << \fBADC_SQR3_SQ3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ3_4\fP   (0x10UL << \fBADC_SQR3_SQ3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ4_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ4_Msk\fP   (0x1FUL << \fBADC_SQR3_SQ4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ4\fP   \fBADC_SQR3_SQ4_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ4_0\fP   (0x01UL << \fBADC_SQR3_SQ4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ4_1\fP   (0x02UL << \fBADC_SQR3_SQ4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ4_2\fP   (0x04UL << \fBADC_SQR3_SQ4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ4_3\fP   (0x08UL << \fBADC_SQR3_SQ4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ4_4\fP   (0x10UL << \fBADC_SQR3_SQ4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ5_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ5_Msk\fP   (0x1FUL << \fBADC_SQR3_SQ5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ5\fP   \fBADC_SQR3_SQ5_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ5_0\fP   (0x01UL << \fBADC_SQR3_SQ5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ5_1\fP   (0x02UL << \fBADC_SQR3_SQ5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ5_2\fP   (0x04UL << \fBADC_SQR3_SQ5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ5_3\fP   (0x08UL << \fBADC_SQR3_SQ5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ5_4\fP   (0x10UL << \fBADC_SQR3_SQ5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ6_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ6_Msk\fP   (0x1FUL << \fBADC_SQR3_SQ6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ6\fP   \fBADC_SQR3_SQ6_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ6_0\fP   (0x01UL << \fBADC_SQR3_SQ6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ6_1\fP   (0x02UL << \fBADC_SQR3_SQ6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ6_2\fP   (0x04UL << \fBADC_SQR3_SQ6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ6_3\fP   (0x08UL << \fBADC_SQR3_SQ6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ6_4\fP   (0x10UL << \fBADC_SQR3_SQ6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ1_Msk\fP   (0x1FUL << \fBADC_JSQR_JSQ1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ1\fP   \fBADC_JSQR_JSQ1_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ1_0\fP   (0x01UL << \fBADC_JSQR_JSQ1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ1_1\fP   (0x02UL << \fBADC_JSQR_JSQ1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ1_2\fP   (0x04UL << \fBADC_JSQR_JSQ1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ1_3\fP   (0x08UL << \fBADC_JSQR_JSQ1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ1_4\fP   (0x10UL << \fBADC_JSQR_JSQ1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ2_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ2_Msk\fP   (0x1FUL << \fBADC_JSQR_JSQ2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ2\fP   \fBADC_JSQR_JSQ2_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ2_0\fP   (0x01UL << \fBADC_JSQR_JSQ2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ2_1\fP   (0x02UL << \fBADC_JSQR_JSQ2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ2_2\fP   (0x04UL << \fBADC_JSQR_JSQ2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ2_3\fP   (0x08UL << \fBADC_JSQR_JSQ2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ2_4\fP   (0x10UL << \fBADC_JSQR_JSQ2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ3_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ3_Msk\fP   (0x1FUL << \fBADC_JSQR_JSQ3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ3\fP   \fBADC_JSQR_JSQ3_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ3_0\fP   (0x01UL << \fBADC_JSQR_JSQ3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ3_1\fP   (0x02UL << \fBADC_JSQR_JSQ3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ3_2\fP   (0x04UL << \fBADC_JSQR_JSQ3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ3_3\fP   (0x08UL << \fBADC_JSQR_JSQ3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ3_4\fP   (0x10UL << \fBADC_JSQR_JSQ3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ4_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ4_Msk\fP   (0x1FUL << \fBADC_JSQR_JSQ4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ4\fP   \fBADC_JSQR_JSQ4_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ4_0\fP   (0x01UL << \fBADC_JSQR_JSQ4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ4_1\fP   (0x02UL << \fBADC_JSQR_JSQ4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ4_2\fP   (0x04UL << \fBADC_JSQR_JSQ4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ4_3\fP   (0x08UL << \fBADC_JSQR_JSQ4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ4_4\fP   (0x10UL << \fBADC_JSQR_JSQ4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JL_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JL_Msk\fP   (0x3UL << \fBADC_JSQR_JL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JL\fP   \fBADC_JSQR_JL_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JL_0\fP   (0x1UL << \fBADC_JSQR_JL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JL_1\fP   (0x2UL << \fBADC_JSQR_JL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JDR1_JDATA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_JDR1_JDATA_Msk\fP   (0xFFFFUL << \fBADC_JDR1_JDATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JDR1_JDATA\fP   \fBADC_JDR1_JDATA_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_JDR2_JDATA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_JDR2_JDATA_Msk\fP   (0xFFFFUL << \fBADC_JDR2_JDATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JDR2_JDATA\fP   \fBADC_JDR2_JDATA_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_JDR3_JDATA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_JDR3_JDATA_Msk\fP   (0xFFFFUL << \fBADC_JDR3_JDATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JDR3_JDATA\fP   \fBADC_JDR3_JDATA_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_JDR4_JDATA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_JDR4_JDATA_Msk\fP   (0xFFFFUL << \fBADC_JDR4_JDATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_JDR4_JDATA\fP   \fBADC_JDR4_JDATA_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA_Msk\fP   (0xFFFFUL << \fBADC_DR_DATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA\fP   \fBADC_DR_DATA_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_DR_ADC2DATA_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBADC_DR_ADC2DATA_Msk\fP   (0xFFFFUL << \fBADC_DR_ADC2DATA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBADC_DR_ADC2DATA\fP   \fBADC_DR_ADC2DATA_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CEN_Msk\fP   (0x1UL << \fBTIM_CR1_CEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CEN\fP   \fBTIM_CR1_CEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_UDIS_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_UDIS_Msk\fP   (0x1UL << \fBTIM_CR1_UDIS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_UDIS\fP   \fBTIM_CR1_UDIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_URS_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_URS_Msk\fP   (0x1UL << \fBTIM_CR1_URS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_URS\fP   \fBTIM_CR1_URS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_OPM_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_OPM_Msk\fP   (0x1UL << \fBTIM_CR1_OPM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_OPM\fP   \fBTIM_CR1_OPM_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_DIR_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_DIR_Msk\fP   (0x1UL << \fBTIM_CR1_DIR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_DIR\fP   \fBTIM_CR1_DIR_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CMS_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CMS_Msk\fP   (0x3UL << \fBTIM_CR1_CMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CMS\fP   \fBTIM_CR1_CMS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CMS_0\fP   (0x1UL << \fBTIM_CR1_CMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CMS_1\fP   (0x2UL << \fBTIM_CR1_CMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_ARPE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_ARPE_Msk\fP   (0x1UL << \fBTIM_CR1_ARPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_ARPE\fP   \fBTIM_CR1_ARPE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CKD_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CKD_Msk\fP   (0x3UL << \fBTIM_CR1_CKD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CKD\fP   \fBTIM_CR1_CKD_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CKD_0\fP   (0x1UL << \fBTIM_CR1_CKD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CKD_1\fP   (0x2UL << \fBTIM_CR1_CKD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCPC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCPC_Msk\fP   (0x1UL << \fBTIM_CR2_CCPC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCPC\fP   \fBTIM_CR2_CCPC_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCUS_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCUS_Msk\fP   (0x1UL << \fBTIM_CR2_CCUS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCUS\fP   \fBTIM_CR2_CCUS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCDS_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCDS_Msk\fP   (0x1UL << \fBTIM_CR2_CCDS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCDS\fP   \fBTIM_CR2_CCDS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS_Msk\fP   (0x7UL << \fBTIM_CR2_MMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS\fP   \fBTIM_CR2_MMS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS_0\fP   (0x1UL << \fBTIM_CR2_MMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS_1\fP   (0x2UL << \fBTIM_CR2_MMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS_2\fP   (0x4UL << \fBTIM_CR2_MMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_TI1S_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_TI1S_Msk\fP   (0x1UL << \fBTIM_CR2_TI1S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_TI1S\fP   \fBTIM_CR2_TI1S_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS1_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS1_Msk\fP   (0x1UL << \fBTIM_CR2_OIS1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS1\fP   \fBTIM_CR2_OIS1_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS1N_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS1N_Msk\fP   (0x1UL << \fBTIM_CR2_OIS1N_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS1N\fP   \fBTIM_CR2_OIS1N_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS2_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS2_Msk\fP   (0x1UL << \fBTIM_CR2_OIS2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS2\fP   \fBTIM_CR2_OIS2_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS2N_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS2N_Msk\fP   (0x1UL << \fBTIM_CR2_OIS2N_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS2N\fP   \fBTIM_CR2_OIS2N_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS3_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS3_Msk\fP   (0x1UL << \fBTIM_CR2_OIS3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS3\fP   \fBTIM_CR2_OIS3_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS3N_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS3N_Msk\fP   (0x1UL << \fBTIM_CR2_OIS3N_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS3N\fP   \fBTIM_CR2_OIS3N_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS4_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS4_Msk\fP   (0x1UL << \fBTIM_CR2_OIS4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS4\fP   \fBTIM_CR2_OIS4_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_SMS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_SMS_Msk\fP   (0x7UL << \fBTIM_SMCR_SMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_SMS\fP   \fBTIM_SMCR_SMS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_SMS_0\fP   (0x1UL << \fBTIM_SMCR_SMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_SMS_1\fP   (0x2UL << \fBTIM_SMCR_SMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_SMS_2\fP   (0x4UL << \fBTIM_SMCR_SMS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_TS_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_TS_Msk\fP   (0x7UL << \fBTIM_SMCR_TS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_TS\fP   \fBTIM_SMCR_TS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_TS_0\fP   (0x1UL << \fBTIM_SMCR_TS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_TS_1\fP   (0x2UL << \fBTIM_SMCR_TS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_TS_2\fP   (0x4UL << \fBTIM_SMCR_TS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_MSM_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_MSM_Msk\fP   (0x1UL << \fBTIM_SMCR_MSM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_MSM\fP   \fBTIM_SMCR_MSM_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETF_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETF_Msk\fP   (0xFUL << \fBTIM_SMCR_ETF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETF\fP   \fBTIM_SMCR_ETF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETF_0\fP   (0x1UL << \fBTIM_SMCR_ETF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETF_1\fP   (0x2UL << \fBTIM_SMCR_ETF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETF_2\fP   (0x4UL << \fBTIM_SMCR_ETF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETF_3\fP   (0x8UL << \fBTIM_SMCR_ETF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETPS_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETPS_Msk\fP   (0x3UL << \fBTIM_SMCR_ETPS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETPS\fP   \fBTIM_SMCR_ETPS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETPS_0\fP   (0x1UL << \fBTIM_SMCR_ETPS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETPS_1\fP   (0x2UL << \fBTIM_SMCR_ETPS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ECE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ECE_Msk\fP   (0x1UL << \fBTIM_SMCR_ECE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ECE\fP   \fBTIM_SMCR_ECE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETP_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETP_Msk\fP   (0x1UL << \fBTIM_SMCR_ETP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETP\fP   \fBTIM_SMCR_ETP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_UIE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_UIE_Msk\fP   (0x1UL << \fBTIM_DIER_UIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_UIE\fP   \fBTIM_DIER_UIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC1IE_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC1IE_Msk\fP   (0x1UL << \fBTIM_DIER_CC1IE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC1IE\fP   \fBTIM_DIER_CC1IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC2IE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC2IE_Msk\fP   (0x1UL << \fBTIM_DIER_CC2IE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC2IE\fP   \fBTIM_DIER_CC2IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC3IE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC3IE_Msk\fP   (0x1UL << \fBTIM_DIER_CC3IE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC3IE\fP   \fBTIM_DIER_CC3IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC4IE_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC4IE_Msk\fP   (0x1UL << \fBTIM_DIER_CC4IE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC4IE\fP   \fBTIM_DIER_CC4IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_COMIE_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_COMIE_Msk\fP   (0x1UL << \fBTIM_DIER_COMIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_COMIE\fP   \fBTIM_DIER_COMIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_TIE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_TIE_Msk\fP   (0x1UL << \fBTIM_DIER_TIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_TIE\fP   \fBTIM_DIER_TIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_BIE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_BIE_Msk\fP   (0x1UL << \fBTIM_DIER_BIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_BIE\fP   \fBTIM_DIER_BIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_UDE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_UDE_Msk\fP   (0x1UL << \fBTIM_DIER_UDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_UDE\fP   \fBTIM_DIER_UDE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC1DE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC1DE_Msk\fP   (0x1UL << \fBTIM_DIER_CC1DE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC1DE\fP   \fBTIM_DIER_CC1DE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC2DE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC2DE_Msk\fP   (0x1UL << \fBTIM_DIER_CC2DE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC2DE\fP   \fBTIM_DIER_CC2DE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC3DE_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC3DE_Msk\fP   (0x1UL << \fBTIM_DIER_CC3DE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC3DE\fP   \fBTIM_DIER_CC3DE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC4DE_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC4DE_Msk\fP   (0x1UL << \fBTIM_DIER_CC4DE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC4DE\fP   \fBTIM_DIER_CC4DE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_COMDE_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_COMDE_Msk\fP   (0x1UL << \fBTIM_DIER_COMDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_COMDE\fP   \fBTIM_DIER_COMDE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_TDE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_TDE_Msk\fP   (0x1UL << \fBTIM_DIER_TDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_TDE\fP   \fBTIM_DIER_TDE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_UIF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_UIF_Msk\fP   (0x1UL << \fBTIM_SR_UIF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_UIF\fP   \fBTIM_SR_UIF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC1IF_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC1IF_Msk\fP   (0x1UL << \fBTIM_SR_CC1IF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC1IF\fP   \fBTIM_SR_CC1IF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC2IF_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC2IF_Msk\fP   (0x1UL << \fBTIM_SR_CC2IF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC2IF\fP   \fBTIM_SR_CC2IF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC3IF_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC3IF_Msk\fP   (0x1UL << \fBTIM_SR_CC3IF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC3IF\fP   \fBTIM_SR_CC3IF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC4IF_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC4IF_Msk\fP   (0x1UL << \fBTIM_SR_CC4IF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC4IF\fP   \fBTIM_SR_CC4IF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_COMIF_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_COMIF_Msk\fP   (0x1UL << \fBTIM_SR_COMIF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_COMIF\fP   \fBTIM_SR_COMIF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_TIF_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_TIF_Msk\fP   (0x1UL << \fBTIM_SR_TIF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_TIF\fP   \fBTIM_SR_TIF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_BIF_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_BIF_Msk\fP   (0x1UL << \fBTIM_SR_BIF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_BIF\fP   \fBTIM_SR_BIF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC1OF_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC1OF_Msk\fP   (0x1UL << \fBTIM_SR_CC1OF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC1OF\fP   \fBTIM_SR_CC1OF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC2OF_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC2OF_Msk\fP   (0x1UL << \fBTIM_SR_CC2OF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC2OF\fP   \fBTIM_SR_CC2OF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC3OF_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC3OF_Msk\fP   (0x1UL << \fBTIM_SR_CC3OF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC3OF\fP   \fBTIM_SR_CC3OF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC4OF_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC4OF_Msk\fP   (0x1UL << \fBTIM_SR_CC4OF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC4OF\fP   \fBTIM_SR_CC4OF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_UG_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_UG_Msk\fP   (0x1UL << \fBTIM_EGR_UG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_UG\fP   \fBTIM_EGR_UG_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC1G_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC1G_Msk\fP   (0x1UL << \fBTIM_EGR_CC1G_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC1G\fP   \fBTIM_EGR_CC1G_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC2G_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC2G_Msk\fP   (0x1UL << \fBTIM_EGR_CC2G_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC2G\fP   \fBTIM_EGR_CC2G_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC3G_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC3G_Msk\fP   (0x1UL << \fBTIM_EGR_CC3G_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC3G\fP   \fBTIM_EGR_CC3G_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC4G_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC4G_Msk\fP   (0x1UL << \fBTIM_EGR_CC4G_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC4G\fP   \fBTIM_EGR_CC4G_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_COMG_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_COMG_Msk\fP   (0x1UL << \fBTIM_EGR_COMG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_COMG\fP   \fBTIM_EGR_COMG_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_TG_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_TG_Msk\fP   (0x1UL << \fBTIM_EGR_TG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_TG\fP   \fBTIM_EGR_TG_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_BG_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_BG_Msk\fP   (0x1UL << \fBTIM_EGR_BG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_BG\fP   \fBTIM_EGR_BG_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC1S_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC1S_Msk\fP   (0x3UL << \fBTIM_CCMR1_CC1S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC1S\fP   \fBTIM_CCMR1_CC1S_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC1S_0\fP   (0x1UL << \fBTIM_CCMR1_CC1S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC1S_1\fP   (0x2UL << \fBTIM_CCMR1_CC1S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1FE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1FE_Msk\fP   (0x1UL << \fBTIM_CCMR1_OC1FE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1FE\fP   \fBTIM_CCMR1_OC1FE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1PE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1PE_Msk\fP   (0x1UL << \fBTIM_CCMR1_OC1PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1PE\fP   \fBTIM_CCMR1_OC1PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1M_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1M_Msk\fP   (0x7UL << \fBTIM_CCMR1_OC1M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1M\fP   \fBTIM_CCMR1_OC1M_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1M_0\fP   (0x1UL << \fBTIM_CCMR1_OC1M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1M_1\fP   (0x2UL << \fBTIM_CCMR1_OC1M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1M_2\fP   (0x4UL << \fBTIM_CCMR1_OC1M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1CE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1CE_Msk\fP   (0x1UL << \fBTIM_CCMR1_OC1CE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1CE\fP   \fBTIM_CCMR1_OC1CE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC2S_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC2S_Msk\fP   (0x3UL << \fBTIM_CCMR1_CC2S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC2S\fP   \fBTIM_CCMR1_CC2S_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC2S_0\fP   (0x1UL << \fBTIM_CCMR1_CC2S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC2S_1\fP   (0x2UL << \fBTIM_CCMR1_CC2S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2FE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2FE_Msk\fP   (0x1UL << \fBTIM_CCMR1_OC2FE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2FE\fP   \fBTIM_CCMR1_OC2FE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2PE_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2PE_Msk\fP   (0x1UL << \fBTIM_CCMR1_OC2PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2PE\fP   \fBTIM_CCMR1_OC2PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2M_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2M_Msk\fP   (0x7UL << \fBTIM_CCMR1_OC2M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2M\fP   \fBTIM_CCMR1_OC2M_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2M_0\fP   (0x1UL << \fBTIM_CCMR1_OC2M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2M_1\fP   (0x2UL << \fBTIM_CCMR1_OC2M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2M_2\fP   (0x4UL << \fBTIM_CCMR1_OC2M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2CE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2CE_Msk\fP   (0x1UL << \fBTIM_CCMR1_OC2CE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2CE\fP   \fBTIM_CCMR1_OC2CE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1PSC_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1PSC_Msk\fP   (0x3UL << \fBTIM_CCMR1_IC1PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1PSC\fP   \fBTIM_CCMR1_IC1PSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1PSC_0\fP   (0x1UL << \fBTIM_CCMR1_IC1PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1PSC_1\fP   (0x2UL << \fBTIM_CCMR1_IC1PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1F_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1F_Msk\fP   (0xFUL << \fBTIM_CCMR1_IC1F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1F\fP   \fBTIM_CCMR1_IC1F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1F_0\fP   (0x1UL << \fBTIM_CCMR1_IC1F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1F_1\fP   (0x2UL << \fBTIM_CCMR1_IC1F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1F_2\fP   (0x4UL << \fBTIM_CCMR1_IC1F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1F_3\fP   (0x8UL << \fBTIM_CCMR1_IC1F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2PSC_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2PSC_Msk\fP   (0x3UL << \fBTIM_CCMR1_IC2PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2PSC\fP   \fBTIM_CCMR1_IC2PSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2PSC_0\fP   (0x1UL << \fBTIM_CCMR1_IC2PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2PSC_1\fP   (0x2UL << \fBTIM_CCMR1_IC2PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2F_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2F_Msk\fP   (0xFUL << \fBTIM_CCMR1_IC2F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2F\fP   \fBTIM_CCMR1_IC2F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2F_0\fP   (0x1UL << \fBTIM_CCMR1_IC2F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2F_1\fP   (0x2UL << \fBTIM_CCMR1_IC2F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2F_2\fP   (0x4UL << \fBTIM_CCMR1_IC2F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2F_3\fP   (0x8UL << \fBTIM_CCMR1_IC2F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC3S_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC3S_Msk\fP   (0x3UL << \fBTIM_CCMR2_CC3S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC3S\fP   \fBTIM_CCMR2_CC3S_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC3S_0\fP   (0x1UL << \fBTIM_CCMR2_CC3S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC3S_1\fP   (0x2UL << \fBTIM_CCMR2_CC3S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3FE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3FE_Msk\fP   (0x1UL << \fBTIM_CCMR2_OC3FE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3FE\fP   \fBTIM_CCMR2_OC3FE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3PE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3PE_Msk\fP   (0x1UL << \fBTIM_CCMR2_OC3PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3PE\fP   \fBTIM_CCMR2_OC3PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3M_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3M_Msk\fP   (0x7UL << \fBTIM_CCMR2_OC3M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3M\fP   \fBTIM_CCMR2_OC3M_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3M_0\fP   (0x1UL << \fBTIM_CCMR2_OC3M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3M_1\fP   (0x2UL << \fBTIM_CCMR2_OC3M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3M_2\fP   (0x4UL << \fBTIM_CCMR2_OC3M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3CE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3CE_Msk\fP   (0x1UL << \fBTIM_CCMR2_OC3CE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3CE\fP   \fBTIM_CCMR2_OC3CE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC4S_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC4S_Msk\fP   (0x3UL << \fBTIM_CCMR2_CC4S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC4S\fP   \fBTIM_CCMR2_CC4S_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC4S_0\fP   (0x1UL << \fBTIM_CCMR2_CC4S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC4S_1\fP   (0x2UL << \fBTIM_CCMR2_CC4S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4FE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4FE_Msk\fP   (0x1UL << \fBTIM_CCMR2_OC4FE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4FE\fP   \fBTIM_CCMR2_OC4FE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4PE_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4PE_Msk\fP   (0x1UL << \fBTIM_CCMR2_OC4PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4PE\fP   \fBTIM_CCMR2_OC4PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4M_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4M_Msk\fP   (0x7UL << \fBTIM_CCMR2_OC4M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4M\fP   \fBTIM_CCMR2_OC4M_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4M_0\fP   (0x1UL << \fBTIM_CCMR2_OC4M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4M_1\fP   (0x2UL << \fBTIM_CCMR2_OC4M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4M_2\fP   (0x4UL << \fBTIM_CCMR2_OC4M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4CE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4CE_Msk\fP   (0x1UL << \fBTIM_CCMR2_OC4CE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4CE\fP   \fBTIM_CCMR2_OC4CE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3PSC_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3PSC_Msk\fP   (0x3UL << \fBTIM_CCMR2_IC3PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3PSC\fP   \fBTIM_CCMR2_IC3PSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3PSC_0\fP   (0x1UL << \fBTIM_CCMR2_IC3PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3PSC_1\fP   (0x2UL << \fBTIM_CCMR2_IC3PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3F_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3F_Msk\fP   (0xFUL << \fBTIM_CCMR2_IC3F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3F\fP   \fBTIM_CCMR2_IC3F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3F_0\fP   (0x1UL << \fBTIM_CCMR2_IC3F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3F_1\fP   (0x2UL << \fBTIM_CCMR2_IC3F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3F_2\fP   (0x4UL << \fBTIM_CCMR2_IC3F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3F_3\fP   (0x8UL << \fBTIM_CCMR2_IC3F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4PSC_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4PSC_Msk\fP   (0x3UL << \fBTIM_CCMR2_IC4PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4PSC\fP   \fBTIM_CCMR2_IC4PSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4PSC_0\fP   (0x1UL << \fBTIM_CCMR2_IC4PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4PSC_1\fP   (0x2UL << \fBTIM_CCMR2_IC4PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4F_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4F_Msk\fP   (0xFUL << \fBTIM_CCMR2_IC4F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4F\fP   \fBTIM_CCMR2_IC4F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4F_0\fP   (0x1UL << \fBTIM_CCMR2_IC4F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4F_1\fP   (0x2UL << \fBTIM_CCMR2_IC4F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4F_2\fP   (0x4UL << \fBTIM_CCMR2_IC4F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4F_3\fP   (0x8UL << \fBTIM_CCMR2_IC4F_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1E_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1E_Msk\fP   (0x1UL << \fBTIM_CCER_CC1E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1E\fP   \fBTIM_CCER_CC1E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1P_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1P_Msk\fP   (0x1UL << \fBTIM_CCER_CC1P_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1P\fP   \fBTIM_CCER_CC1P_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1NE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1NE_Msk\fP   (0x1UL << \fBTIM_CCER_CC1NE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1NE\fP   \fBTIM_CCER_CC1NE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1NP_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1NP_Msk\fP   (0x1UL << \fBTIM_CCER_CC1NP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1NP\fP   \fBTIM_CCER_CC1NP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2E_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2E_Msk\fP   (0x1UL << \fBTIM_CCER_CC2E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2E\fP   \fBTIM_CCER_CC2E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2P_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2P_Msk\fP   (0x1UL << \fBTIM_CCER_CC2P_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2P\fP   \fBTIM_CCER_CC2P_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2NE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2NE_Msk\fP   (0x1UL << \fBTIM_CCER_CC2NE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2NE\fP   \fBTIM_CCER_CC2NE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2NP_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2NP_Msk\fP   (0x1UL << \fBTIM_CCER_CC2NP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2NP\fP   \fBTIM_CCER_CC2NP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3E_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3E_Msk\fP   (0x1UL << \fBTIM_CCER_CC3E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3E\fP   \fBTIM_CCER_CC3E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3P_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3P_Msk\fP   (0x1UL << \fBTIM_CCER_CC3P_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3P\fP   \fBTIM_CCER_CC3P_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3NE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3NE_Msk\fP   (0x1UL << \fBTIM_CCER_CC3NE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3NE\fP   \fBTIM_CCER_CC3NE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3NP_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3NP_Msk\fP   (0x1UL << \fBTIM_CCER_CC3NP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3NP\fP   \fBTIM_CCER_CC3NP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC4E_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC4E_Msk\fP   (0x1UL << \fBTIM_CCER_CC4E_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC4E\fP   \fBTIM_CCER_CC4E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC4P_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC4P_Msk\fP   (0x1UL << \fBTIM_CCER_CC4P_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC4P\fP   \fBTIM_CCER_CC4P_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CNT_CNT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CNT_CNT_Msk\fP   (0xFFFFFFFFUL << \fBTIM_CNT_CNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CNT_CNT\fP   \fBTIM_CNT_CNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_PSC_PSC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_PSC_PSC_Msk\fP   (0xFFFFUL << \fBTIM_PSC_PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_PSC_PSC\fP   \fBTIM_PSC_PSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_ARR_ARR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_ARR_ARR_Msk\fP   (0xFFFFFFFFUL << \fBTIM_ARR_ARR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_ARR_ARR\fP   \fBTIM_ARR_ARR_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_RCR_REP_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_RCR_REP_Msk\fP   (0xFFUL << \fBTIM_RCR_REP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_RCR_REP\fP   \fBTIM_RCR_REP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCR1_CCR1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CCR1_CCR1_Msk\fP   (0xFFFFUL << \fBTIM_CCR1_CCR1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCR1_CCR1\fP   \fBTIM_CCR1_CCR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCR2_CCR2_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CCR2_CCR2_Msk\fP   (0xFFFFUL << \fBTIM_CCR2_CCR2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCR2_CCR2\fP   \fBTIM_CCR2_CCR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCR3_CCR3_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CCR3_CCR3_Msk\fP   (0xFFFFUL << \fBTIM_CCR3_CCR3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCR3_CCR3\fP   \fBTIM_CCR3_CCR3_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCR4_CCR4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CCR4_CCR4_Msk\fP   (0xFFFFUL << \fBTIM_CCR4_CCR4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_CCR4_CCR4\fP   \fBTIM_CCR4_CCR4_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_Msk\fP   (0xFFUL << \fBTIM_BDTR_DTG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG\fP   \fBTIM_BDTR_DTG_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_0\fP   (0x01UL << \fBTIM_BDTR_DTG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_1\fP   (0x02UL << \fBTIM_BDTR_DTG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_2\fP   (0x04UL << \fBTIM_BDTR_DTG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_3\fP   (0x08UL << \fBTIM_BDTR_DTG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_4\fP   (0x10UL << \fBTIM_BDTR_DTG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_5\fP   (0x20UL << \fBTIM_BDTR_DTG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_6\fP   (0x40UL << \fBTIM_BDTR_DTG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_7\fP   (0x80UL << \fBTIM_BDTR_DTG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_LOCK_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_LOCK_Msk\fP   (0x3UL << \fBTIM_BDTR_LOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_LOCK\fP   \fBTIM_BDTR_LOCK_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_LOCK_0\fP   (0x1UL << \fBTIM_BDTR_LOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_LOCK_1\fP   (0x2UL << \fBTIM_BDTR_LOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_OSSI_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_OSSI_Msk\fP   (0x1UL << \fBTIM_BDTR_OSSI_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_OSSI\fP   \fBTIM_BDTR_OSSI_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_OSSR_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_OSSR_Msk\fP   (0x1UL << \fBTIM_BDTR_OSSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_OSSR\fP   \fBTIM_BDTR_OSSR_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKE_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKE_Msk\fP   (0x1UL << \fBTIM_BDTR_BKE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKE\fP   \fBTIM_BDTR_BKE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKP_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKP_Msk\fP   (0x1UL << \fBTIM_BDTR_BKP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKP\fP   \fBTIM_BDTR_BKP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_AOE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_AOE_Msk\fP   (0x1UL << \fBTIM_BDTR_AOE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_AOE\fP   \fBTIM_BDTR_AOE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_MOE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_MOE_Msk\fP   (0x1UL << \fBTIM_BDTR_MOE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_MOE\fP   \fBTIM_BDTR_MOE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBA_Msk\fP   (0x1FUL << \fBTIM_DCR_DBA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBA\fP   \fBTIM_DCR_DBA_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBA_0\fP   (0x01UL << \fBTIM_DCR_DBA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBA_1\fP   (0x02UL << \fBTIM_DCR_DBA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBA_2\fP   (0x04UL << \fBTIM_DCR_DBA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBA_3\fP   (0x08UL << \fBTIM_DCR_DBA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBA_4\fP   (0x10UL << \fBTIM_DCR_DBA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBL_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBL_Msk\fP   (0x1FUL << \fBTIM_DCR_DBL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBL\fP   \fBTIM_DCR_DBL_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBL_0\fP   (0x01UL << \fBTIM_DCR_DBL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBL_1\fP   (0x02UL << \fBTIM_DCR_DBL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBL_2\fP   (0x04UL << \fBTIM_DCR_DBL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBL_3\fP   (0x08UL << \fBTIM_DCR_DBL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBL_4\fP   (0x10UL << \fBTIM_DCR_DBL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DMAR_DMAB_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_DMAR_DMAB_Msk\fP   (0xFFFFUL << \fBTIM_DMAR_DMAB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTIM_DMAR_DMAB\fP   \fBTIM_DMAR_DMAB_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CRH_SECIE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_CRH_SECIE_Msk\fP   (0x1UL << \fBRTC_CRH_SECIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CRH_SECIE\fP   \fBRTC_CRH_SECIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CRH_ALRIE_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRTC_CRH_ALRIE_Msk\fP   (0x1UL << \fBRTC_CRH_ALRIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CRH_ALRIE\fP   \fBRTC_CRH_ALRIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CRH_OWIE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRTC_CRH_OWIE_Msk\fP   (0x1UL << \fBRTC_CRH_OWIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CRH_OWIE\fP   \fBRTC_CRH_OWIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CRL_SECF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_CRL_SECF_Msk\fP   (0x1UL << \fBRTC_CRL_SECF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CRL_SECF\fP   \fBRTC_CRL_SECF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CRL_ALRF_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRTC_CRL_ALRF_Msk\fP   (0x1UL << \fBRTC_CRL_ALRF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CRL_ALRF\fP   \fBRTC_CRL_ALRF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CRL_OWF_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRTC_CRL_OWF_Msk\fP   (0x1UL << \fBRTC_CRL_OWF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CRL_OWF\fP   \fBRTC_CRL_OWF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CRL_RSF_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRTC_CRL_RSF_Msk\fP   (0x1UL << \fBRTC_CRL_RSF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CRL_RSF\fP   \fBRTC_CRL_RSF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CRL_CNF_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRTC_CRL_CNF_Msk\fP   (0x1UL << \fBRTC_CRL_CNF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CRL_CNF\fP   \fBRTC_CRL_CNF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CRL_RTOFF_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRTC_CRL_RTOFF_Msk\fP   (0x1UL << \fBRTC_CRL_RTOFF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CRL_RTOFF\fP   \fBRTC_CRL_RTOFF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_PRLH_PRL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_PRLH_PRL_Msk\fP   (0xFUL << \fBRTC_PRLH_PRL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_PRLH_PRL\fP   \fBRTC_PRLH_PRL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_PRLL_PRL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_PRLL_PRL_Msk\fP   (0xFFFFUL << \fBRTC_PRLL_PRL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_PRLL_PRL\fP   \fBRTC_PRLL_PRL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_DIVH_RTC_DIV_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_DIVH_RTC_DIV_Msk\fP   (0xFUL << \fBRTC_DIVH_RTC_DIV_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DIVH_RTC_DIV\fP   \fBRTC_DIVH_RTC_DIV_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_DIVL_RTC_DIV_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_DIVL_RTC_DIV_Msk\fP   (0xFFFFUL << \fBRTC_DIVL_RTC_DIV_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_DIVL_RTC_DIV\fP   \fBRTC_DIVL_RTC_DIV_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CNTH_RTC_CNT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_CNTH_RTC_CNT_Msk\fP   (0xFFFFUL << \fBRTC_CNTH_RTC_CNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CNTH_RTC_CNT\fP   \fBRTC_CNTH_RTC_CNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CNTL_RTC_CNT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_CNTL_RTC_CNT_Msk\fP   (0xFFFFUL << \fBRTC_CNTL_RTC_CNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_CNTL_RTC_CNT\fP   \fBRTC_CNTL_RTC_CNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRH_RTC_ALR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRH_RTC_ALR_Msk\fP   (0xFFFFUL << \fBRTC_ALRH_RTC_ALR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRH_RTC_ALR\fP   \fBRTC_ALRH_RTC_ALR_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRL_RTC_ALR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRL_RTC_ALR_Msk\fP   (0xFFFFUL << \fBRTC_ALRL_RTC_ALR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRTC_ALRL_RTC_ALR\fP   \fBRTC_ALRL_RTC_ALR_Msk\fP"
.br
.ti -1c
.RI "#define \fBIWDG_KR_KEY_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBIWDG_KR_KEY_Msk\fP   (0xFFFFUL << \fBIWDG_KR_KEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIWDG_KR_KEY\fP   \fBIWDG_KR_KEY_Msk\fP"
.br
.ti -1c
.RI "#define \fBIWDG_PR_PR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBIWDG_PR_PR_Msk\fP   (0x7UL << \fBIWDG_PR_PR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIWDG_PR_PR\fP   \fBIWDG_PR_PR_Msk\fP"
.br
.ti -1c
.RI "#define \fBIWDG_PR_PR_0\fP   (0x1UL << \fBIWDG_PR_PR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIWDG_PR_PR_1\fP   (0x2UL << \fBIWDG_PR_PR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIWDG_PR_PR_2\fP   (0x4UL << \fBIWDG_PR_PR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIWDG_RLR_RL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBIWDG_RLR_RL_Msk\fP   (0xFFFUL << \fBIWDG_RLR_RL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIWDG_RLR_RL\fP   \fBIWDG_RLR_RL_Msk\fP"
.br
.ti -1c
.RI "#define \fBIWDG_SR_PVU_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBIWDG_SR_PVU_Msk\fP   (0x1UL << \fBIWDG_SR_PVU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIWDG_SR_PVU\fP   \fBIWDG_SR_PVU_Msk\fP"
.br
.ti -1c
.RI "#define \fBIWDG_SR_RVU_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBIWDG_SR_RVU_Msk\fP   (0x1UL << \fBIWDG_SR_RVU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIWDG_SR_RVU\fP   \fBIWDG_SR_RVU_Msk\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_Msk\fP   (0x7FUL << \fBWWDG_CR_T_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T\fP   \fBWWDG_CR_T_Msk\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_0\fP   (0x01UL << \fBWWDG_CR_T_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_1\fP   (0x02UL << \fBWWDG_CR_T_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_2\fP   (0x04UL << \fBWWDG_CR_T_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_3\fP   (0x08UL << \fBWWDG_CR_T_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_4\fP   (0x10UL << \fBWWDG_CR_T_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_5\fP   (0x20UL << \fBWWDG_CR_T_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_6\fP   (0x40UL << \fBWWDG_CR_T_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T0\fP   \fBWWDG_CR_T_0\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T1\fP   \fBWWDG_CR_T_1\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T2\fP   \fBWWDG_CR_T_2\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T3\fP   \fBWWDG_CR_T_3\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T4\fP   \fBWWDG_CR_T_4\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T5\fP   \fBWWDG_CR_T_5\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T6\fP   \fBWWDG_CR_T_6\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CR_WDGA_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_WDGA_Msk\fP   (0x1UL << \fBWWDG_CR_WDGA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_WDGA\fP   \fBWWDG_CR_WDGA_Msk\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_Msk\fP   (0x7FUL << \fBWWDG_CFR_W_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W\fP   \fBWWDG_CFR_W_Msk\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_0\fP   (0x01UL << \fBWWDG_CFR_W_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_1\fP   (0x02UL << \fBWWDG_CFR_W_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_2\fP   (0x04UL << \fBWWDG_CFR_W_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_3\fP   (0x08UL << \fBWWDG_CFR_W_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_4\fP   (0x10UL << \fBWWDG_CFR_W_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_5\fP   (0x20UL << \fBWWDG_CFR_W_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_6\fP   (0x40UL << \fBWWDG_CFR_W_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W0\fP   \fBWWDG_CFR_W_0\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W1\fP   \fBWWDG_CFR_W_1\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W2\fP   \fBWWDG_CFR_W_2\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W3\fP   \fBWWDG_CFR_W_3\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W4\fP   \fBWWDG_CFR_W_4\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W5\fP   \fBWWDG_CFR_W_5\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W6\fP   \fBWWDG_CFR_W_6\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_WDGTB_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_WDGTB_Msk\fP   (0x3UL << \fBWWDG_CFR_WDGTB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_WDGTB\fP   \fBWWDG_CFR_WDGTB_Msk\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_WDGTB_0\fP   (0x1UL << \fBWWDG_CFR_WDGTB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_WDGTB_1\fP   (0x2UL << \fBWWDG_CFR_WDGTB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_WDGTB0\fP   \fBWWDG_CFR_WDGTB_0\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_WDGTB1\fP   \fBWWDG_CFR_WDGTB_1\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_EWI_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_EWI_Msk\fP   (0x1UL << \fBWWDG_CFR_EWI_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_EWI\fP   \fBWWDG_CFR_EWI_Msk\fP"
.br
.ti -1c
.RI "#define \fBWWDG_SR_EWIF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBWWDG_SR_EWIF_Msk\fP   (0x1UL << \fBWWDG_SR_EWIF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBWWDG_SR_EWIF\fP   \fBWWDG_SR_EWIF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP0R\fP   \fBUSB_BASE\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP1R\fP   (\fBUSB_BASE\fP + 0x00000004)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R\fP   (\fBUSB_BASE\fP + 0x00000008)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R\fP   (\fBUSB_BASE\fP + 0x0000000C)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R\fP   (\fBUSB_BASE\fP + 0x00000010)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R\fP   (\fBUSB_BASE\fP + 0x00000014)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R\fP   (\fBUSB_BASE\fP + 0x00000018)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R\fP   (\fBUSB_BASE\fP + 0x0000001C)"
.br
.ti -1c
.RI "#define \fBUSB_EP_CTR_RX_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_EP_CTR_RX_Msk\fP   (0x1UL << \fBUSB_EP_CTR_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP_CTR_RX\fP   \fBUSB_EP_CTR_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP_DTOG_RX_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSB_EP_DTOG_RX_Msk\fP   (0x1UL << \fBUSB_EP_DTOG_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP_DTOG_RX\fP   \fBUSB_EP_DTOG_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EPRX_STAT_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSB_EPRX_STAT_Msk\fP   (0x3UL << \fBUSB_EPRX_STAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EPRX_STAT\fP   \fBUSB_EPRX_STAT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP_SETUP_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSB_EP_SETUP_Msk\fP   (0x1UL << \fBUSB_EP_SETUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP_SETUP\fP   \fBUSB_EP_SETUP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP_T_FIELD_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSB_EP_T_FIELD_Msk\fP   (0x3UL << \fBUSB_EP_T_FIELD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP_T_FIELD\fP   \fBUSB_EP_T_FIELD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP_KIND_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_EP_KIND_Msk\fP   (0x1UL << \fBUSB_EP_KIND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP_KIND\fP   \fBUSB_EP_KIND_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP_CTR_TX_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSB_EP_CTR_TX_Msk\fP   (0x1UL << \fBUSB_EP_CTR_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP_CTR_TX\fP   \fBUSB_EP_CTR_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP_DTOG_TX_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSB_EP_DTOG_TX_Msk\fP   (0x1UL << \fBUSB_EP_DTOG_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP_DTOG_TX\fP   \fBUSB_EP_DTOG_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EPTX_STAT_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_EPTX_STAT_Msk\fP   (0x3UL << \fBUSB_EPTX_STAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EPTX_STAT\fP   \fBUSB_EPTX_STAT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EPADDR_FIELD_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_EPADDR_FIELD_Msk\fP   (0xFUL << \fBUSB_EPADDR_FIELD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EPADDR_FIELD\fP   \fBUSB_EPADDR_FIELD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EPREG_MASK\fP   (\fBUSB_EP_CTR_RX\fP|\fBUSB_EP_SETUP\fP|\fBUSB_EP_T_FIELD\fP|\fBUSB_EP_KIND\fP|\fBUSB_EP_CTR_TX\fP|\fBUSB_EPADDR_FIELD\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP_TYPE_MASK_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSB_EP_TYPE_MASK_Msk\fP   (0x3UL << \fBUSB_EP_TYPE_MASK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP_TYPE_MASK\fP   \fBUSB_EP_TYPE_MASK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP_BULK\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBUSB_EP_CONTROL\fP   0x00000200U"
.br
.ti -1c
.RI "#define \fBUSB_EP_ISOCHRONOUS\fP   0x00000400U"
.br
.ti -1c
.RI "#define \fBUSB_EP_INTERRUPT\fP   0x00000600U"
.br
.ti -1c
.RI "#define \fBUSB_EP_T_MASK\fP   (~\fBUSB_EP_T_FIELD\fP & \fBUSB_EPREG_MASK\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EPKIND_MASK\fP   (~\fBUSB_EP_KIND\fP & \fBUSB_EPREG_MASK\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP_TX_DIS\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBUSB_EP_TX_STALL\fP   0x00000010U"
.br
.ti -1c
.RI "#define \fBUSB_EP_TX_NAK\fP   0x00000020U"
.br
.ti -1c
.RI "#define \fBUSB_EP_TX_VALID\fP   0x00000030U"
.br
.ti -1c
.RI "#define \fBUSB_EPTX_DTOG1\fP   0x00000010U"
.br
.ti -1c
.RI "#define \fBUSB_EPTX_DTOG2\fP   0x00000020U"
.br
.ti -1c
.RI "#define \fBUSB_EPTX_DTOGMASK\fP   (\fBUSB_EPTX_STAT\fP|\fBUSB_EPREG_MASK\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP_RX_DIS\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBUSB_EP_RX_STALL\fP   0x00001000U"
.br
.ti -1c
.RI "#define \fBUSB_EP_RX_NAK\fP   0x00002000U"
.br
.ti -1c
.RI "#define \fBUSB_EP_RX_VALID\fP   0x00003000U"
.br
.ti -1c
.RI "#define \fBUSB_EPRX_DTOG1\fP   0x00001000U"
.br
.ti -1c
.RI "#define \fBUSB_EPRX_DTOG2\fP   0x00002000U"
.br
.ti -1c
.RI "#define \fBUSB_EPRX_DTOGMASK\fP   (\fBUSB_EPRX_STAT\fP|\fBUSB_EPREG_MASK\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_EA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_EA_Msk\fP   (0xFUL << \fBUSB_EP0R_EA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_EA\fP   \fBUSB_EP0R_EA_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_STAT_TX_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_STAT_TX_Msk\fP   (0x3UL << \fBUSB_EP0R_STAT_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_STAT_TX\fP   \fBUSB_EP0R_STAT_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_STAT_TX_0\fP   (0x1UL << \fBUSB_EP0R_STAT_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_STAT_TX_1\fP   (0x2UL << \fBUSB_EP0R_STAT_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_DTOG_TX_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_DTOG_TX_Msk\fP   (0x1UL << \fBUSB_EP0R_DTOG_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_DTOG_TX\fP   \fBUSB_EP0R_DTOG_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_CTR_TX_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_CTR_TX_Msk\fP   (0x1UL << \fBUSB_EP0R_CTR_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_CTR_TX\fP   \fBUSB_EP0R_CTR_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_EP_KIND_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_EP_KIND_Msk\fP   (0x1UL << \fBUSB_EP0R_EP_KIND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_EP_KIND\fP   \fBUSB_EP0R_EP_KIND_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_EP_TYPE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_EP_TYPE_Msk\fP   (0x3UL << \fBUSB_EP0R_EP_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_EP_TYPE\fP   \fBUSB_EP0R_EP_TYPE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_EP_TYPE_0\fP   (0x1UL << \fBUSB_EP0R_EP_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_EP_TYPE_1\fP   (0x2UL << \fBUSB_EP0R_EP_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_SETUP_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_SETUP_Msk\fP   (0x1UL << \fBUSB_EP0R_SETUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_SETUP\fP   \fBUSB_EP0R_SETUP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_STAT_RX_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_STAT_RX_Msk\fP   (0x3UL << \fBUSB_EP0R_STAT_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_STAT_RX\fP   \fBUSB_EP0R_STAT_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_STAT_RX_0\fP   (0x1UL << \fBUSB_EP0R_STAT_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_STAT_RX_1\fP   (0x2UL << \fBUSB_EP0R_STAT_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_DTOG_RX_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_DTOG_RX_Msk\fP   (0x1UL << \fBUSB_EP0R_DTOG_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_DTOG_RX\fP   \fBUSB_EP0R_DTOG_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_CTR_RX_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_CTR_RX_Msk\fP   (0x1UL << \fBUSB_EP0R_CTR_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP0R_CTR_RX\fP   \fBUSB_EP0R_CTR_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_EA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_EA_Msk\fP   (0xFUL << \fBUSB_EP1R_EA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_EA\fP   \fBUSB_EP1R_EA_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_STAT_TX_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_STAT_TX_Msk\fP   (0x3UL << \fBUSB_EP1R_STAT_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_STAT_TX\fP   \fBUSB_EP1R_STAT_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_STAT_TX_0\fP   (0x1UL << \fBUSB_EP1R_STAT_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_STAT_TX_1\fP   (0x2UL << \fBUSB_EP1R_STAT_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_DTOG_TX_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_DTOG_TX_Msk\fP   (0x1UL << \fBUSB_EP1R_DTOG_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_DTOG_TX\fP   \fBUSB_EP1R_DTOG_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_CTR_TX_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_CTR_TX_Msk\fP   (0x1UL << \fBUSB_EP1R_CTR_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_CTR_TX\fP   \fBUSB_EP1R_CTR_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_EP_KIND_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_EP_KIND_Msk\fP   (0x1UL << \fBUSB_EP1R_EP_KIND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_EP_KIND\fP   \fBUSB_EP1R_EP_KIND_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_EP_TYPE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_EP_TYPE_Msk\fP   (0x3UL << \fBUSB_EP1R_EP_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_EP_TYPE\fP   \fBUSB_EP1R_EP_TYPE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_EP_TYPE_0\fP   (0x1UL << \fBUSB_EP1R_EP_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_EP_TYPE_1\fP   (0x2UL << \fBUSB_EP1R_EP_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_SETUP_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_SETUP_Msk\fP   (0x1UL << \fBUSB_EP1R_SETUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_SETUP\fP   \fBUSB_EP1R_SETUP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_STAT_RX_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_STAT_RX_Msk\fP   (0x3UL << \fBUSB_EP1R_STAT_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_STAT_RX\fP   \fBUSB_EP1R_STAT_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_STAT_RX_0\fP   (0x1UL << \fBUSB_EP1R_STAT_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_STAT_RX_1\fP   (0x2UL << \fBUSB_EP1R_STAT_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_DTOG_RX_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_DTOG_RX_Msk\fP   (0x1UL << \fBUSB_EP1R_DTOG_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_DTOG_RX\fP   \fBUSB_EP1R_DTOG_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_CTR_RX_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_CTR_RX_Msk\fP   (0x1UL << \fBUSB_EP1R_CTR_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP1R_CTR_RX\fP   \fBUSB_EP1R_CTR_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_EA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_EA_Msk\fP   (0xFUL << \fBUSB_EP2R_EA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_EA\fP   \fBUSB_EP2R_EA_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_STAT_TX_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_STAT_TX_Msk\fP   (0x3UL << \fBUSB_EP2R_STAT_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_STAT_TX\fP   \fBUSB_EP2R_STAT_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_STAT_TX_0\fP   (0x1UL << \fBUSB_EP2R_STAT_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_STAT_TX_1\fP   (0x2UL << \fBUSB_EP2R_STAT_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_DTOG_TX_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_DTOG_TX_Msk\fP   (0x1UL << \fBUSB_EP2R_DTOG_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_DTOG_TX\fP   \fBUSB_EP2R_DTOG_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_CTR_TX_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_CTR_TX_Msk\fP   (0x1UL << \fBUSB_EP2R_CTR_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_CTR_TX\fP   \fBUSB_EP2R_CTR_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_EP_KIND_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_EP_KIND_Msk\fP   (0x1UL << \fBUSB_EP2R_EP_KIND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_EP_KIND\fP   \fBUSB_EP2R_EP_KIND_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_EP_TYPE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_EP_TYPE_Msk\fP   (0x3UL << \fBUSB_EP2R_EP_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_EP_TYPE\fP   \fBUSB_EP2R_EP_TYPE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_EP_TYPE_0\fP   (0x1UL << \fBUSB_EP2R_EP_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_EP_TYPE_1\fP   (0x2UL << \fBUSB_EP2R_EP_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_SETUP_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_SETUP_Msk\fP   (0x1UL << \fBUSB_EP2R_SETUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_SETUP\fP   \fBUSB_EP2R_SETUP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_STAT_RX_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_STAT_RX_Msk\fP   (0x3UL << \fBUSB_EP2R_STAT_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_STAT_RX\fP   \fBUSB_EP2R_STAT_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_STAT_RX_0\fP   (0x1UL << \fBUSB_EP2R_STAT_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_STAT_RX_1\fP   (0x2UL << \fBUSB_EP2R_STAT_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_DTOG_RX_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_DTOG_RX_Msk\fP   (0x1UL << \fBUSB_EP2R_DTOG_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_DTOG_RX\fP   \fBUSB_EP2R_DTOG_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_CTR_RX_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_CTR_RX_Msk\fP   (0x1UL << \fBUSB_EP2R_CTR_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP2R_CTR_RX\fP   \fBUSB_EP2R_CTR_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_EA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_EA_Msk\fP   (0xFUL << \fBUSB_EP3R_EA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_EA\fP   \fBUSB_EP3R_EA_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_STAT_TX_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_STAT_TX_Msk\fP   (0x3UL << \fBUSB_EP3R_STAT_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_STAT_TX\fP   \fBUSB_EP3R_STAT_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_STAT_TX_0\fP   (0x1UL << \fBUSB_EP3R_STAT_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_STAT_TX_1\fP   (0x2UL << \fBUSB_EP3R_STAT_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_DTOG_TX_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_DTOG_TX_Msk\fP   (0x1UL << \fBUSB_EP3R_DTOG_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_DTOG_TX\fP   \fBUSB_EP3R_DTOG_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_CTR_TX_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_CTR_TX_Msk\fP   (0x1UL << \fBUSB_EP3R_CTR_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_CTR_TX\fP   \fBUSB_EP3R_CTR_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_EP_KIND_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_EP_KIND_Msk\fP   (0x1UL << \fBUSB_EP3R_EP_KIND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_EP_KIND\fP   \fBUSB_EP3R_EP_KIND_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_EP_TYPE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_EP_TYPE_Msk\fP   (0x3UL << \fBUSB_EP3R_EP_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_EP_TYPE\fP   \fBUSB_EP3R_EP_TYPE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_EP_TYPE_0\fP   (0x1UL << \fBUSB_EP3R_EP_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_EP_TYPE_1\fP   (0x2UL << \fBUSB_EP3R_EP_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_SETUP_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_SETUP_Msk\fP   (0x1UL << \fBUSB_EP3R_SETUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_SETUP\fP   \fBUSB_EP3R_SETUP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_STAT_RX_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_STAT_RX_Msk\fP   (0x3UL << \fBUSB_EP3R_STAT_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_STAT_RX\fP   \fBUSB_EP3R_STAT_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_STAT_RX_0\fP   (0x1UL << \fBUSB_EP3R_STAT_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_STAT_RX_1\fP   (0x2UL << \fBUSB_EP3R_STAT_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_DTOG_RX_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_DTOG_RX_Msk\fP   (0x1UL << \fBUSB_EP3R_DTOG_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_DTOG_RX\fP   \fBUSB_EP3R_DTOG_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_CTR_RX_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_CTR_RX_Msk\fP   (0x1UL << \fBUSB_EP3R_CTR_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP3R_CTR_RX\fP   \fBUSB_EP3R_CTR_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_EA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_EA_Msk\fP   (0xFUL << \fBUSB_EP4R_EA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_EA\fP   \fBUSB_EP4R_EA_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_STAT_TX_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_STAT_TX_Msk\fP   (0x3UL << \fBUSB_EP4R_STAT_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_STAT_TX\fP   \fBUSB_EP4R_STAT_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_STAT_TX_0\fP   (0x1UL << \fBUSB_EP4R_STAT_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_STAT_TX_1\fP   (0x2UL << \fBUSB_EP4R_STAT_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_DTOG_TX_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_DTOG_TX_Msk\fP   (0x1UL << \fBUSB_EP4R_DTOG_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_DTOG_TX\fP   \fBUSB_EP4R_DTOG_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_CTR_TX_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_CTR_TX_Msk\fP   (0x1UL << \fBUSB_EP4R_CTR_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_CTR_TX\fP   \fBUSB_EP4R_CTR_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_EP_KIND_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_EP_KIND_Msk\fP   (0x1UL << \fBUSB_EP4R_EP_KIND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_EP_KIND\fP   \fBUSB_EP4R_EP_KIND_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_EP_TYPE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_EP_TYPE_Msk\fP   (0x3UL << \fBUSB_EP4R_EP_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_EP_TYPE\fP   \fBUSB_EP4R_EP_TYPE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_EP_TYPE_0\fP   (0x1UL << \fBUSB_EP4R_EP_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_EP_TYPE_1\fP   (0x2UL << \fBUSB_EP4R_EP_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_SETUP_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_SETUP_Msk\fP   (0x1UL << \fBUSB_EP4R_SETUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_SETUP\fP   \fBUSB_EP4R_SETUP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_STAT_RX_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_STAT_RX_Msk\fP   (0x3UL << \fBUSB_EP4R_STAT_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_STAT_RX\fP   \fBUSB_EP4R_STAT_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_STAT_RX_0\fP   (0x1UL << \fBUSB_EP4R_STAT_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_STAT_RX_1\fP   (0x2UL << \fBUSB_EP4R_STAT_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_DTOG_RX_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_DTOG_RX_Msk\fP   (0x1UL << \fBUSB_EP4R_DTOG_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_DTOG_RX\fP   \fBUSB_EP4R_DTOG_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_CTR_RX_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_CTR_RX_Msk\fP   (0x1UL << \fBUSB_EP4R_CTR_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP4R_CTR_RX\fP   \fBUSB_EP4R_CTR_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_EA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_EA_Msk\fP   (0xFUL << \fBUSB_EP5R_EA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_EA\fP   \fBUSB_EP5R_EA_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_STAT_TX_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_STAT_TX_Msk\fP   (0x3UL << \fBUSB_EP5R_STAT_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_STAT_TX\fP   \fBUSB_EP5R_STAT_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_STAT_TX_0\fP   (0x1UL << \fBUSB_EP5R_STAT_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_STAT_TX_1\fP   (0x2UL << \fBUSB_EP5R_STAT_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_DTOG_TX_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_DTOG_TX_Msk\fP   (0x1UL << \fBUSB_EP5R_DTOG_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_DTOG_TX\fP   \fBUSB_EP5R_DTOG_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_CTR_TX_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_CTR_TX_Msk\fP   (0x1UL << \fBUSB_EP5R_CTR_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_CTR_TX\fP   \fBUSB_EP5R_CTR_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_EP_KIND_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_EP_KIND_Msk\fP   (0x1UL << \fBUSB_EP5R_EP_KIND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_EP_KIND\fP   \fBUSB_EP5R_EP_KIND_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_EP_TYPE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_EP_TYPE_Msk\fP   (0x3UL << \fBUSB_EP5R_EP_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_EP_TYPE\fP   \fBUSB_EP5R_EP_TYPE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_EP_TYPE_0\fP   (0x1UL << \fBUSB_EP5R_EP_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_EP_TYPE_1\fP   (0x2UL << \fBUSB_EP5R_EP_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_SETUP_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_SETUP_Msk\fP   (0x1UL << \fBUSB_EP5R_SETUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_SETUP\fP   \fBUSB_EP5R_SETUP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_STAT_RX_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_STAT_RX_Msk\fP   (0x3UL << \fBUSB_EP5R_STAT_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_STAT_RX\fP   \fBUSB_EP5R_STAT_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_STAT_RX_0\fP   (0x1UL << \fBUSB_EP5R_STAT_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_STAT_RX_1\fP   (0x2UL << \fBUSB_EP5R_STAT_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_DTOG_RX_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_DTOG_RX_Msk\fP   (0x1UL << \fBUSB_EP5R_DTOG_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_DTOG_RX\fP   \fBUSB_EP5R_DTOG_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_CTR_RX_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_CTR_RX_Msk\fP   (0x1UL << \fBUSB_EP5R_CTR_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP5R_CTR_RX\fP   \fBUSB_EP5R_CTR_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_EA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_EA_Msk\fP   (0xFUL << \fBUSB_EP6R_EA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_EA\fP   \fBUSB_EP6R_EA_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_STAT_TX_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_STAT_TX_Msk\fP   (0x3UL << \fBUSB_EP6R_STAT_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_STAT_TX\fP   \fBUSB_EP6R_STAT_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_STAT_TX_0\fP   (0x1UL << \fBUSB_EP6R_STAT_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_STAT_TX_1\fP   (0x2UL << \fBUSB_EP6R_STAT_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_DTOG_TX_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_DTOG_TX_Msk\fP   (0x1UL << \fBUSB_EP6R_DTOG_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_DTOG_TX\fP   \fBUSB_EP6R_DTOG_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_CTR_TX_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_CTR_TX_Msk\fP   (0x1UL << \fBUSB_EP6R_CTR_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_CTR_TX\fP   \fBUSB_EP6R_CTR_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_EP_KIND_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_EP_KIND_Msk\fP   (0x1UL << \fBUSB_EP6R_EP_KIND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_EP_KIND\fP   \fBUSB_EP6R_EP_KIND_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_EP_TYPE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_EP_TYPE_Msk\fP   (0x3UL << \fBUSB_EP6R_EP_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_EP_TYPE\fP   \fBUSB_EP6R_EP_TYPE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_EP_TYPE_0\fP   (0x1UL << \fBUSB_EP6R_EP_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_EP_TYPE_1\fP   (0x2UL << \fBUSB_EP6R_EP_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_SETUP_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_SETUP_Msk\fP   (0x1UL << \fBUSB_EP6R_SETUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_SETUP\fP   \fBUSB_EP6R_SETUP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_STAT_RX_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_STAT_RX_Msk\fP   (0x3UL << \fBUSB_EP6R_STAT_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_STAT_RX\fP   \fBUSB_EP6R_STAT_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_STAT_RX_0\fP   (0x1UL << \fBUSB_EP6R_STAT_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_STAT_RX_1\fP   (0x2UL << \fBUSB_EP6R_STAT_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_DTOG_RX_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_DTOG_RX_Msk\fP   (0x1UL << \fBUSB_EP6R_DTOG_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_DTOG_RX\fP   \fBUSB_EP6R_DTOG_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_CTR_RX_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_CTR_RX_Msk\fP   (0x1UL << \fBUSB_EP6R_CTR_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP6R_CTR_RX\fP   \fBUSB_EP6R_CTR_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_EA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_EA_Msk\fP   (0xFUL << \fBUSB_EP7R_EA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_EA\fP   \fBUSB_EP7R_EA_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_STAT_TX_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_STAT_TX_Msk\fP   (0x3UL << \fBUSB_EP7R_STAT_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_STAT_TX\fP   \fBUSB_EP7R_STAT_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_STAT_TX_0\fP   (0x1UL << \fBUSB_EP7R_STAT_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_STAT_TX_1\fP   (0x2UL << \fBUSB_EP7R_STAT_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_DTOG_TX_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_DTOG_TX_Msk\fP   (0x1UL << \fBUSB_EP7R_DTOG_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_DTOG_TX\fP   \fBUSB_EP7R_DTOG_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_CTR_TX_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_CTR_TX_Msk\fP   (0x1UL << \fBUSB_EP7R_CTR_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_CTR_TX\fP   \fBUSB_EP7R_CTR_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_EP_KIND_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_EP_KIND_Msk\fP   (0x1UL << \fBUSB_EP7R_EP_KIND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_EP_KIND\fP   \fBUSB_EP7R_EP_KIND_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_EP_TYPE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_EP_TYPE_Msk\fP   (0x3UL << \fBUSB_EP7R_EP_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_EP_TYPE\fP   \fBUSB_EP7R_EP_TYPE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_EP_TYPE_0\fP   (0x1UL << \fBUSB_EP7R_EP_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_EP_TYPE_1\fP   (0x2UL << \fBUSB_EP7R_EP_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_SETUP_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_SETUP_Msk\fP   (0x1UL << \fBUSB_EP7R_SETUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_SETUP\fP   \fBUSB_EP7R_SETUP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_STAT_RX_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_STAT_RX_Msk\fP   (0x3UL << \fBUSB_EP7R_STAT_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_STAT_RX\fP   \fBUSB_EP7R_STAT_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_STAT_RX_0\fP   (0x1UL << \fBUSB_EP7R_STAT_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_STAT_RX_1\fP   (0x2UL << \fBUSB_EP7R_STAT_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_DTOG_RX_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_DTOG_RX_Msk\fP   (0x1UL << \fBUSB_EP7R_DTOG_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_DTOG_RX\fP   \fBUSB_EP7R_DTOG_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_CTR_RX_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_CTR_RX_Msk\fP   (0x1UL << \fBUSB_EP7R_CTR_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_EP7R_CTR_RX\fP   \fBUSB_EP7R_CTR_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_FRES_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_FRES_Msk\fP   (0x1UL << \fBUSB_CNTR_FRES_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_FRES\fP   \fBUSB_CNTR_FRES_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_PDWN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_PDWN_Msk\fP   (0x1UL << \fBUSB_CNTR_PDWN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_PDWN\fP   \fBUSB_CNTR_PDWN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_LP_MODE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_LP_MODE_Msk\fP   (0x1UL << \fBUSB_CNTR_LP_MODE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_LP_MODE\fP   \fBUSB_CNTR_LP_MODE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_FSUSP_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_FSUSP_Msk\fP   (0x1UL << \fBUSB_CNTR_FSUSP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_FSUSP\fP   \fBUSB_CNTR_FSUSP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_RESUME_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_RESUME_Msk\fP   (0x1UL << \fBUSB_CNTR_RESUME_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_RESUME\fP   \fBUSB_CNTR_RESUME_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_ESOFM_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_ESOFM_Msk\fP   (0x1UL << \fBUSB_CNTR_ESOFM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_ESOFM\fP   \fBUSB_CNTR_ESOFM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_SOFM_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_SOFM_Msk\fP   (0x1UL << \fBUSB_CNTR_SOFM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_SOFM\fP   \fBUSB_CNTR_SOFM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_RESETM_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_RESETM_Msk\fP   (0x1UL << \fBUSB_CNTR_RESETM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_RESETM\fP   \fBUSB_CNTR_RESETM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_SUSPM_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_SUSPM_Msk\fP   (0x1UL << \fBUSB_CNTR_SUSPM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_SUSPM\fP   \fBUSB_CNTR_SUSPM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_WKUPM_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_WKUPM_Msk\fP   (0x1UL << \fBUSB_CNTR_WKUPM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_WKUPM\fP   \fBUSB_CNTR_WKUPM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_ERRM_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_ERRM_Msk\fP   (0x1UL << \fBUSB_CNTR_ERRM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_ERRM\fP   \fBUSB_CNTR_ERRM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_PMAOVRM_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_PMAOVRM_Msk\fP   (0x1UL << \fBUSB_CNTR_PMAOVRM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_PMAOVRM\fP   \fBUSB_CNTR_PMAOVRM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_CTRM_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_CTRM_Msk\fP   (0x1UL << \fBUSB_CNTR_CTRM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_CNTR_CTRM\fP   \fBUSB_CNTR_CTRM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_EP_ID_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_EP_ID_Msk\fP   (0xFUL << \fBUSB_ISTR_EP_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_EP_ID\fP   \fBUSB_ISTR_EP_ID_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_DIR_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_DIR_Msk\fP   (0x1UL << \fBUSB_ISTR_DIR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_DIR\fP   \fBUSB_ISTR_DIR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_ESOF_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_ESOF_Msk\fP   (0x1UL << \fBUSB_ISTR_ESOF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_ESOF\fP   \fBUSB_ISTR_ESOF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_SOF_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_SOF_Msk\fP   (0x1UL << \fBUSB_ISTR_SOF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_SOF\fP   \fBUSB_ISTR_SOF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_RESET_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_RESET_Msk\fP   (0x1UL << \fBUSB_ISTR_RESET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_RESET\fP   \fBUSB_ISTR_RESET_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_SUSP_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_SUSP_Msk\fP   (0x1UL << \fBUSB_ISTR_SUSP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_SUSP\fP   \fBUSB_ISTR_SUSP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_WKUP_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_WKUP_Msk\fP   (0x1UL << \fBUSB_ISTR_WKUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_WKUP\fP   \fBUSB_ISTR_WKUP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_ERR_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_ERR_Msk\fP   (0x1UL << \fBUSB_ISTR_ERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_ERR\fP   \fBUSB_ISTR_ERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_PMAOVR_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_PMAOVR_Msk\fP   (0x1UL << \fBUSB_ISTR_PMAOVR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_PMAOVR\fP   \fBUSB_ISTR_PMAOVR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_CTR_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_CTR_Msk\fP   (0x1UL << \fBUSB_ISTR_CTR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ISTR_CTR\fP   \fBUSB_ISTR_CTR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_FNR_FN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_FNR_FN_Msk\fP   (0x7FFUL << \fBUSB_FNR_FN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_FNR_FN\fP   \fBUSB_FNR_FN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_FNR_LSOF_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSB_FNR_LSOF_Msk\fP   (0x3UL << \fBUSB_FNR_LSOF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_FNR_LSOF\fP   \fBUSB_FNR_LSOF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_FNR_LCK_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBUSB_FNR_LCK_Msk\fP   (0x1UL << \fBUSB_FNR_LCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_FNR_LCK\fP   \fBUSB_FNR_LCK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_FNR_RXDM_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSB_FNR_RXDM_Msk\fP   (0x1UL << \fBUSB_FNR_RXDM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_FNR_RXDM\fP   \fBUSB_FNR_RXDM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_FNR_RXDP_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_FNR_RXDP_Msk\fP   (0x1UL << \fBUSB_FNR_RXDP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_FNR_RXDP\fP   \fBUSB_FNR_RXDP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_ADD_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_ADD_Msk\fP   (0x7FUL << \fBUSB_DADDR_ADD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_ADD\fP   \fBUSB_DADDR_ADD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_ADD0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_ADD0_Msk\fP   (0x1UL << \fBUSB_DADDR_ADD0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_ADD0\fP   \fBUSB_DADDR_ADD0_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_ADD1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_ADD1_Msk\fP   (0x1UL << \fBUSB_DADDR_ADD1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_ADD1\fP   \fBUSB_DADDR_ADD1_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_ADD2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_ADD2_Msk\fP   (0x1UL << \fBUSB_DADDR_ADD2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_ADD2\fP   \fBUSB_DADDR_ADD2_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_ADD3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_ADD3_Msk\fP   (0x1UL << \fBUSB_DADDR_ADD3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_ADD3\fP   \fBUSB_DADDR_ADD3_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_ADD4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_ADD4_Msk\fP   (0x1UL << \fBUSB_DADDR_ADD4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_ADD4\fP   \fBUSB_DADDR_ADD4_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_ADD5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_ADD5_Msk\fP   (0x1UL << \fBUSB_DADDR_ADD5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_ADD5\fP   \fBUSB_DADDR_ADD5_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_ADD6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_ADD6_Msk\fP   (0x1UL << \fBUSB_DADDR_ADD6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_ADD6\fP   \fBUSB_DADDR_ADD6_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_EF_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_EF_Msk\fP   (0x1UL << \fBUSB_DADDR_EF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_DADDR_EF\fP   \fBUSB_DADDR_EF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_BTABLE_BTABLE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSB_BTABLE_BTABLE_Msk\fP   (0x1FFFUL << \fBUSB_BTABLE_BTABLE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_BTABLE_BTABLE\fP   \fBUSB_BTABLE_BTABLE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ADDR0_TX_ADDR0_TX_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR0_TX_ADDR0_TX_Msk\fP   (0x7FFFUL << \fBUSB_ADDR0_TX_ADDR0_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR0_TX_ADDR0_TX\fP   \fBUSB_ADDR0_TX_ADDR0_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ADDR1_TX_ADDR1_TX_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR1_TX_ADDR1_TX_Msk\fP   (0x7FFFUL << \fBUSB_ADDR1_TX_ADDR1_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR1_TX_ADDR1_TX\fP   \fBUSB_ADDR1_TX_ADDR1_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ADDR2_TX_ADDR2_TX_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR2_TX_ADDR2_TX_Msk\fP   (0x7FFFUL << \fBUSB_ADDR2_TX_ADDR2_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR2_TX_ADDR2_TX\fP   \fBUSB_ADDR2_TX_ADDR2_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ADDR3_TX_ADDR3_TX_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR3_TX_ADDR3_TX_Msk\fP   (0x7FFFUL << \fBUSB_ADDR3_TX_ADDR3_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR3_TX_ADDR3_TX\fP   \fBUSB_ADDR3_TX_ADDR3_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ADDR4_TX_ADDR4_TX_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR4_TX_ADDR4_TX_Msk\fP   (0x7FFFUL << \fBUSB_ADDR4_TX_ADDR4_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR4_TX_ADDR4_TX\fP   \fBUSB_ADDR4_TX_ADDR4_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ADDR5_TX_ADDR5_TX_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR5_TX_ADDR5_TX_Msk\fP   (0x7FFFUL << \fBUSB_ADDR5_TX_ADDR5_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR5_TX_ADDR5_TX\fP   \fBUSB_ADDR5_TX_ADDR5_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ADDR6_TX_ADDR6_TX_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR6_TX_ADDR6_TX_Msk\fP   (0x7FFFUL << \fBUSB_ADDR6_TX_ADDR6_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR6_TX_ADDR6_TX\fP   \fBUSB_ADDR6_TX_ADDR6_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ADDR7_TX_ADDR7_TX_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR7_TX_ADDR7_TX_Msk\fP   (0x7FFFUL << \fBUSB_ADDR7_TX_ADDR7_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR7_TX_ADDR7_TX\fP   \fBUSB_ADDR7_TX_ADDR7_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_TX_COUNT0_TX_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_TX_COUNT0_TX_Msk\fP   (0x3FFUL << \fBUSB_COUNT0_TX_COUNT0_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_TX_COUNT0_TX\fP   \fBUSB_COUNT0_TX_COUNT0_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_TX_COUNT1_TX_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_TX_COUNT1_TX_Msk\fP   (0x3FFUL << \fBUSB_COUNT1_TX_COUNT1_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_TX_COUNT1_TX\fP   \fBUSB_COUNT1_TX_COUNT1_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_TX_COUNT2_TX_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_TX_COUNT2_TX_Msk\fP   (0x3FFUL << \fBUSB_COUNT2_TX_COUNT2_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_TX_COUNT2_TX\fP   \fBUSB_COUNT2_TX_COUNT2_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_TX_COUNT3_TX_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_TX_COUNT3_TX_Msk\fP   (0x3FFUL << \fBUSB_COUNT3_TX_COUNT3_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_TX_COUNT3_TX\fP   \fBUSB_COUNT3_TX_COUNT3_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_TX_COUNT4_TX_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_TX_COUNT4_TX_Msk\fP   (0x3FFUL << \fBUSB_COUNT4_TX_COUNT4_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_TX_COUNT4_TX\fP   \fBUSB_COUNT4_TX_COUNT4_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_TX_COUNT5_TX_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_TX_COUNT5_TX_Msk\fP   (0x3FFUL << \fBUSB_COUNT5_TX_COUNT5_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_TX_COUNT5_TX\fP   \fBUSB_COUNT5_TX_COUNT5_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_TX_COUNT6_TX_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_TX_COUNT6_TX_Msk\fP   (0x3FFUL << \fBUSB_COUNT6_TX_COUNT6_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_TX_COUNT6_TX\fP   \fBUSB_COUNT6_TX_COUNT6_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_TX_COUNT7_TX_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_TX_COUNT7_TX_Msk\fP   (0x3FFUL << \fBUSB_COUNT7_TX_COUNT7_TX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_TX_COUNT7_TX\fP   \fBUSB_COUNT7_TX_COUNT7_TX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_TX_0_COUNT0_TX_0\fP   0x000003FFU"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_TX_1_COUNT0_TX_1\fP   0x03FF0000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_TX_0_COUNT1_TX_0\fP   0x000003FFU"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_TX_1_COUNT1_TX_1\fP   0x03FF0000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_TX_0_COUNT2_TX_0\fP   0x000003FFU"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_TX_1_COUNT2_TX_1\fP   0x03FF0000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_TX_0_COUNT3_TX_0\fP   0x000003FFU"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_TX_1_COUNT3_TX_1\fP   0x03FF0000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_TX_0_COUNT4_TX_0\fP   0x000003FFU"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_TX_1_COUNT4_TX_1\fP   0x03FF0000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_TX_0_COUNT5_TX_0\fP   0x000003FFU"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_TX_1_COUNT5_TX_1\fP   0x03FF0000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_TX_0_COUNT6_TX_0\fP   0x000003FFU"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_TX_1_COUNT6_TX_1\fP   0x03FF0000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_TX_0_COUNT7_TX_0\fP   0x000003FFU"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_TX_1_COUNT7_TX_1\fP   0x03FF0000U"
.br
.ti -1c
.RI "#define \fBUSB_ADDR0_RX_ADDR0_RX_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR0_RX_ADDR0_RX_Msk\fP   (0x7FFFUL << \fBUSB_ADDR0_RX_ADDR0_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR0_RX_ADDR0_RX\fP   \fBUSB_ADDR0_RX_ADDR0_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ADDR1_RX_ADDR1_RX_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR1_RX_ADDR1_RX_Msk\fP   (0x7FFFUL << \fBUSB_ADDR1_RX_ADDR1_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR1_RX_ADDR1_RX\fP   \fBUSB_ADDR1_RX_ADDR1_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ADDR2_RX_ADDR2_RX_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR2_RX_ADDR2_RX_Msk\fP   (0x7FFFUL << \fBUSB_ADDR2_RX_ADDR2_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR2_RX_ADDR2_RX\fP   \fBUSB_ADDR2_RX_ADDR2_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ADDR3_RX_ADDR3_RX_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR3_RX_ADDR3_RX_Msk\fP   (0x7FFFUL << \fBUSB_ADDR3_RX_ADDR3_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR3_RX_ADDR3_RX\fP   \fBUSB_ADDR3_RX_ADDR3_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ADDR4_RX_ADDR4_RX_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR4_RX_ADDR4_RX_Msk\fP   (0x7FFFUL << \fBUSB_ADDR4_RX_ADDR4_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR4_RX_ADDR4_RX\fP   \fBUSB_ADDR4_RX_ADDR4_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ADDR5_RX_ADDR5_RX_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR5_RX_ADDR5_RX_Msk\fP   (0x7FFFUL << \fBUSB_ADDR5_RX_ADDR5_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR5_RX_ADDR5_RX\fP   \fBUSB_ADDR5_RX_ADDR5_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ADDR6_RX_ADDR6_RX_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR6_RX_ADDR6_RX_Msk\fP   (0x7FFFUL << \fBUSB_ADDR6_RX_ADDR6_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR6_RX_ADDR6_RX\fP   \fBUSB_ADDR6_RX_ADDR6_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_ADDR7_RX_ADDR7_RX_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR7_RX_ADDR7_RX_Msk\fP   (0x7FFFUL << \fBUSB_ADDR7_RX_ADDR7_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_ADDR7_RX_ADDR7_RX\fP   \fBUSB_ADDR7_RX_ADDR7_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_COUNT0_RX_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_COUNT0_RX_Msk\fP   (0x3FFUL << \fBUSB_COUNT0_RX_COUNT0_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_COUNT0_RX\fP   \fBUSB_COUNT0_RX_COUNT0_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_NUM_BLOCK_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_NUM_BLOCK_Msk\fP   (0x1FUL << \fBUSB_COUNT0_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_NUM_BLOCK\fP   \fBUSB_COUNT0_RX_NUM_BLOCK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_NUM_BLOCK_0\fP   (0x01UL << \fBUSB_COUNT0_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_NUM_BLOCK_1\fP   (0x02UL << \fBUSB_COUNT0_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_NUM_BLOCK_2\fP   (0x04UL << \fBUSB_COUNT0_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_NUM_BLOCK_3\fP   (0x08UL << \fBUSB_COUNT0_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_NUM_BLOCK_4\fP   (0x10UL << \fBUSB_COUNT0_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_BLSIZE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_BLSIZE_Msk\fP   (0x1UL << \fBUSB_COUNT0_RX_BLSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_BLSIZE\fP   \fBUSB_COUNT0_RX_BLSIZE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_COUNT1_RX_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_COUNT1_RX_Msk\fP   (0x3FFUL << \fBUSB_COUNT1_RX_COUNT1_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_COUNT1_RX\fP   \fBUSB_COUNT1_RX_COUNT1_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_NUM_BLOCK_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_NUM_BLOCK_Msk\fP   (0x1FUL << \fBUSB_COUNT1_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_NUM_BLOCK\fP   \fBUSB_COUNT1_RX_NUM_BLOCK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_NUM_BLOCK_0\fP   (0x01UL << \fBUSB_COUNT1_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_NUM_BLOCK_1\fP   (0x02UL << \fBUSB_COUNT1_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_NUM_BLOCK_2\fP   (0x04UL << \fBUSB_COUNT1_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_NUM_BLOCK_3\fP   (0x08UL << \fBUSB_COUNT1_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_NUM_BLOCK_4\fP   (0x10UL << \fBUSB_COUNT1_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_BLSIZE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_BLSIZE_Msk\fP   (0x1UL << \fBUSB_COUNT1_RX_BLSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_BLSIZE\fP   \fBUSB_COUNT1_RX_BLSIZE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_COUNT2_RX_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_COUNT2_RX_Msk\fP   (0x3FFUL << \fBUSB_COUNT2_RX_COUNT2_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_COUNT2_RX\fP   \fBUSB_COUNT2_RX_COUNT2_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_NUM_BLOCK_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_NUM_BLOCK_Msk\fP   (0x1FUL << \fBUSB_COUNT2_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_NUM_BLOCK\fP   \fBUSB_COUNT2_RX_NUM_BLOCK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_NUM_BLOCK_0\fP   (0x01UL << \fBUSB_COUNT2_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_NUM_BLOCK_1\fP   (0x02UL << \fBUSB_COUNT2_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_NUM_BLOCK_2\fP   (0x04UL << \fBUSB_COUNT2_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_NUM_BLOCK_3\fP   (0x08UL << \fBUSB_COUNT2_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_NUM_BLOCK_4\fP   (0x10UL << \fBUSB_COUNT2_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_BLSIZE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_BLSIZE_Msk\fP   (0x1UL << \fBUSB_COUNT2_RX_BLSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_BLSIZE\fP   \fBUSB_COUNT2_RX_BLSIZE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_COUNT3_RX_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_COUNT3_RX_Msk\fP   (0x3FFUL << \fBUSB_COUNT3_RX_COUNT3_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_COUNT3_RX\fP   \fBUSB_COUNT3_RX_COUNT3_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_NUM_BLOCK_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_NUM_BLOCK_Msk\fP   (0x1FUL << \fBUSB_COUNT3_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_NUM_BLOCK\fP   \fBUSB_COUNT3_RX_NUM_BLOCK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_NUM_BLOCK_0\fP   (0x01UL << \fBUSB_COUNT3_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_NUM_BLOCK_1\fP   (0x02UL << \fBUSB_COUNT3_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_NUM_BLOCK_2\fP   (0x04UL << \fBUSB_COUNT3_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_NUM_BLOCK_3\fP   (0x08UL << \fBUSB_COUNT3_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_NUM_BLOCK_4\fP   (0x10UL << \fBUSB_COUNT3_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_BLSIZE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_BLSIZE_Msk\fP   (0x1UL << \fBUSB_COUNT3_RX_BLSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_BLSIZE\fP   \fBUSB_COUNT3_RX_BLSIZE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_COUNT4_RX_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_COUNT4_RX_Msk\fP   (0x3FFUL << \fBUSB_COUNT4_RX_COUNT4_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_COUNT4_RX\fP   \fBUSB_COUNT4_RX_COUNT4_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_NUM_BLOCK_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_NUM_BLOCK_Msk\fP   (0x1FUL << \fBUSB_COUNT4_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_NUM_BLOCK\fP   \fBUSB_COUNT4_RX_NUM_BLOCK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_NUM_BLOCK_0\fP   (0x01UL << \fBUSB_COUNT4_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_NUM_BLOCK_1\fP   (0x02UL << \fBUSB_COUNT4_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_NUM_BLOCK_2\fP   (0x04UL << \fBUSB_COUNT4_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_NUM_BLOCK_3\fP   (0x08UL << \fBUSB_COUNT4_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_NUM_BLOCK_4\fP   (0x10UL << \fBUSB_COUNT4_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_BLSIZE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_BLSIZE_Msk\fP   (0x1UL << \fBUSB_COUNT4_RX_BLSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_BLSIZE\fP   \fBUSB_COUNT4_RX_BLSIZE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_COUNT5_RX_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_COUNT5_RX_Msk\fP   (0x3FFUL << \fBUSB_COUNT5_RX_COUNT5_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_COUNT5_RX\fP   \fBUSB_COUNT5_RX_COUNT5_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_NUM_BLOCK_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_NUM_BLOCK_Msk\fP   (0x1FUL << \fBUSB_COUNT5_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_NUM_BLOCK\fP   \fBUSB_COUNT5_RX_NUM_BLOCK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_NUM_BLOCK_0\fP   (0x01UL << \fBUSB_COUNT5_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_NUM_BLOCK_1\fP   (0x02UL << \fBUSB_COUNT5_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_NUM_BLOCK_2\fP   (0x04UL << \fBUSB_COUNT5_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_NUM_BLOCK_3\fP   (0x08UL << \fBUSB_COUNT5_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_NUM_BLOCK_4\fP   (0x10UL << \fBUSB_COUNT5_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_BLSIZE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_BLSIZE_Msk\fP   (0x1UL << \fBUSB_COUNT5_RX_BLSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_BLSIZE\fP   \fBUSB_COUNT5_RX_BLSIZE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_COUNT6_RX_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_COUNT6_RX_Msk\fP   (0x3FFUL << \fBUSB_COUNT6_RX_COUNT6_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_COUNT6_RX\fP   \fBUSB_COUNT6_RX_COUNT6_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_NUM_BLOCK_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_NUM_BLOCK_Msk\fP   (0x1FUL << \fBUSB_COUNT6_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_NUM_BLOCK\fP   \fBUSB_COUNT6_RX_NUM_BLOCK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_NUM_BLOCK_0\fP   (0x01UL << \fBUSB_COUNT6_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_NUM_BLOCK_1\fP   (0x02UL << \fBUSB_COUNT6_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_NUM_BLOCK_2\fP   (0x04UL << \fBUSB_COUNT6_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_NUM_BLOCK_3\fP   (0x08UL << \fBUSB_COUNT6_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_NUM_BLOCK_4\fP   (0x10UL << \fBUSB_COUNT6_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_BLSIZE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_BLSIZE_Msk\fP   (0x1UL << \fBUSB_COUNT6_RX_BLSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_BLSIZE\fP   \fBUSB_COUNT6_RX_BLSIZE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_COUNT7_RX_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_COUNT7_RX_Msk\fP   (0x3FFUL << \fBUSB_COUNT7_RX_COUNT7_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_COUNT7_RX\fP   \fBUSB_COUNT7_RX_COUNT7_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_NUM_BLOCK_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_NUM_BLOCK_Msk\fP   (0x1FUL << \fBUSB_COUNT7_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_NUM_BLOCK\fP   \fBUSB_COUNT7_RX_NUM_BLOCK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_NUM_BLOCK_0\fP   (0x01UL << \fBUSB_COUNT7_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_NUM_BLOCK_1\fP   (0x02UL << \fBUSB_COUNT7_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_NUM_BLOCK_2\fP   (0x04UL << \fBUSB_COUNT7_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_NUM_BLOCK_3\fP   (0x08UL << \fBUSB_COUNT7_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_NUM_BLOCK_4\fP   (0x10UL << \fBUSB_COUNT7_RX_NUM_BLOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_BLSIZE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_BLSIZE_Msk\fP   (0x1UL << \fBUSB_COUNT7_RX_BLSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_BLSIZE\fP   \fBUSB_COUNT7_RX_BLSIZE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_0_COUNT0_RX_0\fP   0x000003FFU"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_0_NUM_BLOCK_0\fP   0x00007C00U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_0_NUM_BLOCK_0_0\fP   0x00000400U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_0_NUM_BLOCK_0_1\fP   0x00000800U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_0_NUM_BLOCK_0_2\fP   0x00001000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_0_NUM_BLOCK_0_3\fP   0x00002000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_0_NUM_BLOCK_0_4\fP   0x00004000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_0_BLSIZE_0\fP   0x00008000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_1_COUNT0_RX_1\fP   0x03FF0000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_1_NUM_BLOCK_1\fP   0x7C000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_1_NUM_BLOCK_1_0\fP   0x04000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_1_NUM_BLOCK_1_1\fP   0x08000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_1_NUM_BLOCK_1_2\fP   0x10000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_1_NUM_BLOCK_1_3\fP   0x20000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_1_NUM_BLOCK_1_4\fP   0x40000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT0_RX_1_BLSIZE_1\fP   0x80000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_0_COUNT1_RX_0\fP   0x000003FFU"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_0_NUM_BLOCK_0\fP   0x00007C00U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_0_NUM_BLOCK_0_0\fP   0x00000400U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_0_NUM_BLOCK_0_1\fP   0x00000800U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_0_NUM_BLOCK_0_2\fP   0x00001000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_0_NUM_BLOCK_0_3\fP   0x00002000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_0_NUM_BLOCK_0_4\fP   0x00004000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_0_BLSIZE_0\fP   0x00008000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_1_COUNT1_RX_1\fP   0x03FF0000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_1_NUM_BLOCK_1\fP   0x7C000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_1_NUM_BLOCK_1_0\fP   0x04000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_1_NUM_BLOCK_1_1\fP   0x08000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_1_NUM_BLOCK_1_2\fP   0x10000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_1_NUM_BLOCK_1_3\fP   0x20000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_1_NUM_BLOCK_1_4\fP   0x40000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT1_RX_1_BLSIZE_1\fP   0x80000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_0_COUNT2_RX_0\fP   0x000003FFU"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_0_NUM_BLOCK_0\fP   0x00007C00U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_0_NUM_BLOCK_0_0\fP   0x00000400U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_0_NUM_BLOCK_0_1\fP   0x00000800U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_0_NUM_BLOCK_0_2\fP   0x00001000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_0_NUM_BLOCK_0_3\fP   0x00002000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_0_NUM_BLOCK_0_4\fP   0x00004000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_0_BLSIZE_0\fP   0x00008000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_1_COUNT2_RX_1\fP   0x03FF0000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_1_NUM_BLOCK_1\fP   0x7C000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_1_NUM_BLOCK_1_0\fP   0x04000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_1_NUM_BLOCK_1_1\fP   0x08000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_1_NUM_BLOCK_1_2\fP   0x10000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_1_NUM_BLOCK_1_3\fP   0x20000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_1_NUM_BLOCK_1_4\fP   0x40000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT2_RX_1_BLSIZE_1\fP   0x80000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_0_COUNT3_RX_0\fP   0x000003FFU"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_0_NUM_BLOCK_0\fP   0x00007C00U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_0_NUM_BLOCK_0_0\fP   0x00000400U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_0_NUM_BLOCK_0_1\fP   0x00000800U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_0_NUM_BLOCK_0_2\fP   0x00001000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_0_NUM_BLOCK_0_3\fP   0x00002000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_0_NUM_BLOCK_0_4\fP   0x00004000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_0_BLSIZE_0\fP   0x00008000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_1_COUNT3_RX_1\fP   0x03FF0000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_1_NUM_BLOCK_1\fP   0x7C000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_1_NUM_BLOCK_1_0\fP   0x04000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_1_NUM_BLOCK_1_1\fP   0x08000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_1_NUM_BLOCK_1_2\fP   0x10000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_1_NUM_BLOCK_1_3\fP   0x20000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_1_NUM_BLOCK_1_4\fP   0x40000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT3_RX_1_BLSIZE_1\fP   0x80000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_0_COUNT4_RX_0\fP   0x000003FFU"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_0_NUM_BLOCK_0\fP   0x00007C00U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_0_NUM_BLOCK_0_0\fP   0x00000400U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_0_NUM_BLOCK_0_1\fP   0x00000800U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_0_NUM_BLOCK_0_2\fP   0x00001000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_0_NUM_BLOCK_0_3\fP   0x00002000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_0_NUM_BLOCK_0_4\fP   0x00004000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_0_BLSIZE_0\fP   0x00008000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_1_COUNT4_RX_1\fP   0x03FF0000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_1_NUM_BLOCK_1\fP   0x7C000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_1_NUM_BLOCK_1_0\fP   0x04000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_1_NUM_BLOCK_1_1\fP   0x08000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_1_NUM_BLOCK_1_2\fP   0x10000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_1_NUM_BLOCK_1_3\fP   0x20000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_1_NUM_BLOCK_1_4\fP   0x40000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT4_RX_1_BLSIZE_1\fP   0x80000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_0_COUNT5_RX_0\fP   0x000003FFU"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_0_NUM_BLOCK_0\fP   0x00007C00U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_0_NUM_BLOCK_0_0\fP   0x00000400U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_0_NUM_BLOCK_0_1\fP   0x00000800U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_0_NUM_BLOCK_0_2\fP   0x00001000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_0_NUM_BLOCK_0_3\fP   0x00002000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_0_NUM_BLOCK_0_4\fP   0x00004000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_0_BLSIZE_0\fP   0x00008000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_1_COUNT5_RX_1\fP   0x03FF0000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_1_NUM_BLOCK_1\fP   0x7C000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_1_NUM_BLOCK_1_0\fP   0x04000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_1_NUM_BLOCK_1_1\fP   0x08000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_1_NUM_BLOCK_1_2\fP   0x10000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_1_NUM_BLOCK_1_3\fP   0x20000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_1_NUM_BLOCK_1_4\fP   0x40000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT5_RX_1_BLSIZE_1\fP   0x80000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_0_COUNT6_RX_0\fP   0x000003FFU"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_0_NUM_BLOCK_0\fP   0x00007C00U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_0_NUM_BLOCK_0_0\fP   0x00000400U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_0_NUM_BLOCK_0_1\fP   0x00000800U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_0_NUM_BLOCK_0_2\fP   0x00001000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_0_NUM_BLOCK_0_3\fP   0x00002000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_0_NUM_BLOCK_0_4\fP   0x00004000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_0_BLSIZE_0\fP   0x00008000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_1_COUNT6_RX_1\fP   0x03FF0000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_1_NUM_BLOCK_1\fP   0x7C000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_1_NUM_BLOCK_1_0\fP   0x04000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_1_NUM_BLOCK_1_1\fP   0x08000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_1_NUM_BLOCK_1_2\fP   0x10000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_1_NUM_BLOCK_1_3\fP   0x20000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_1_NUM_BLOCK_1_4\fP   0x40000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT6_RX_1_BLSIZE_1\fP   0x80000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_0_COUNT7_RX_0\fP   0x000003FFU"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_0_NUM_BLOCK_0\fP   0x00007C00U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_0_NUM_BLOCK_0_0\fP   0x00000400U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_0_NUM_BLOCK_0_1\fP   0x00000800U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_0_NUM_BLOCK_0_2\fP   0x00001000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_0_NUM_BLOCK_0_3\fP   0x00002000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_0_NUM_BLOCK_0_4\fP   0x00004000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_0_BLSIZE_0\fP   0x00008000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_1_COUNT7_RX_1\fP   0x03FF0000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_1_NUM_BLOCK_1\fP   0x7C000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_1_NUM_BLOCK_1_0\fP   0x04000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_1_NUM_BLOCK_1_1\fP   0x08000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_1_NUM_BLOCK_1_2\fP   0x10000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_1_NUM_BLOCK_1_3\fP   0x20000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_1_NUM_BLOCK_1_4\fP   0x40000000U"
.br
.ti -1c
.RI "#define \fBUSB_COUNT7_RX_1_BLSIZE_1\fP   0x80000000U"
.br
.ti -1c
.RI "#define \fBCAN_MCR_INRQ_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_INRQ_Msk\fP   (0x1UL << \fBCAN_MCR_INRQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_INRQ\fP   \fBCAN_MCR_INRQ_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MCR_SLEEP_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_SLEEP_Msk\fP   (0x1UL << \fBCAN_MCR_SLEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_SLEEP\fP   \fBCAN_MCR_SLEEP_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MCR_TXFP_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_TXFP_Msk\fP   (0x1UL << \fBCAN_MCR_TXFP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_TXFP\fP   \fBCAN_MCR_TXFP_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MCR_RFLM_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_RFLM_Msk\fP   (0x1UL << \fBCAN_MCR_RFLM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_RFLM\fP   \fBCAN_MCR_RFLM_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MCR_NART_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_NART_Msk\fP   (0x1UL << \fBCAN_MCR_NART_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_NART\fP   \fBCAN_MCR_NART_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MCR_AWUM_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_AWUM_Msk\fP   (0x1UL << \fBCAN_MCR_AWUM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_AWUM\fP   \fBCAN_MCR_AWUM_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MCR_ABOM_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_ABOM_Msk\fP   (0x1UL << \fBCAN_MCR_ABOM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_ABOM\fP   \fBCAN_MCR_ABOM_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MCR_TTCM_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_TTCM_Msk\fP   (0x1UL << \fBCAN_MCR_TTCM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_TTCM\fP   \fBCAN_MCR_TTCM_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MCR_RESET_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_RESET_Msk\fP   (0x1UL << \fBCAN_MCR_RESET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_RESET\fP   \fBCAN_MCR_RESET_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MCR_DBF_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_DBF_Msk\fP   (0x1UL << \fBCAN_MCR_DBF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_DBF\fP   \fBCAN_MCR_DBF_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MSR_INAK_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_INAK_Msk\fP   (0x1UL << \fBCAN_MSR_INAK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_INAK\fP   \fBCAN_MSR_INAK_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MSR_SLAK_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_SLAK_Msk\fP   (0x1UL << \fBCAN_MSR_SLAK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_SLAK\fP   \fBCAN_MSR_SLAK_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MSR_ERRI_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_ERRI_Msk\fP   (0x1UL << \fBCAN_MSR_ERRI_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_ERRI\fP   \fBCAN_MSR_ERRI_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MSR_WKUI_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_WKUI_Msk\fP   (0x1UL << \fBCAN_MSR_WKUI_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_WKUI\fP   \fBCAN_MSR_WKUI_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MSR_SLAKI_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_SLAKI_Msk\fP   (0x1UL << \fBCAN_MSR_SLAKI_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_SLAKI\fP   \fBCAN_MSR_SLAKI_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MSR_TXM_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_TXM_Msk\fP   (0x1UL << \fBCAN_MSR_TXM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_TXM\fP   \fBCAN_MSR_TXM_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MSR_RXM_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_RXM_Msk\fP   (0x1UL << \fBCAN_MSR_RXM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_RXM\fP   \fBCAN_MSR_RXM_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MSR_SAMP_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_SAMP_Msk\fP   (0x1UL << \fBCAN_MSR_SAMP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_SAMP\fP   \fBCAN_MSR_SAMP_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MSR_RX_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_RX_Msk\fP   (0x1UL << \fBCAN_MSR_RX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_RX\fP   \fBCAN_MSR_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_RQCP0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_RQCP0_Msk\fP   (0x1UL << \fBCAN_TSR_RQCP0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_RQCP0\fP   \fBCAN_TSR_RQCP0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TXOK0_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TXOK0_Msk\fP   (0x1UL << \fBCAN_TSR_TXOK0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TXOK0\fP   \fBCAN_TSR_TXOK0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ALST0_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ALST0_Msk\fP   (0x1UL << \fBCAN_TSR_ALST0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ALST0\fP   \fBCAN_TSR_ALST0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TERR0_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TERR0_Msk\fP   (0x1UL << \fBCAN_TSR_TERR0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TERR0\fP   \fBCAN_TSR_TERR0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ABRQ0_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ABRQ0_Msk\fP   (0x1UL << \fBCAN_TSR_ABRQ0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ABRQ0\fP   \fBCAN_TSR_ABRQ0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_RQCP1_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_RQCP1_Msk\fP   (0x1UL << \fBCAN_TSR_RQCP1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_RQCP1\fP   \fBCAN_TSR_RQCP1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TXOK1_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TXOK1_Msk\fP   (0x1UL << \fBCAN_TSR_TXOK1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TXOK1\fP   \fBCAN_TSR_TXOK1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ALST1_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ALST1_Msk\fP   (0x1UL << \fBCAN_TSR_ALST1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ALST1\fP   \fBCAN_TSR_ALST1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TERR1_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TERR1_Msk\fP   (0x1UL << \fBCAN_TSR_TERR1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TERR1\fP   \fBCAN_TSR_TERR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ABRQ1_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ABRQ1_Msk\fP   (0x1UL << \fBCAN_TSR_ABRQ1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ABRQ1\fP   \fBCAN_TSR_ABRQ1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_RQCP2_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_RQCP2_Msk\fP   (0x1UL << \fBCAN_TSR_RQCP2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_RQCP2\fP   \fBCAN_TSR_RQCP2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TXOK2_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TXOK2_Msk\fP   (0x1UL << \fBCAN_TSR_TXOK2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TXOK2\fP   \fBCAN_TSR_TXOK2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ALST2_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ALST2_Msk\fP   (0x1UL << \fBCAN_TSR_ALST2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ALST2\fP   \fBCAN_TSR_ALST2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TERR2_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TERR2_Msk\fP   (0x1UL << \fBCAN_TSR_TERR2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TERR2\fP   \fBCAN_TSR_TERR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ABRQ2_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ABRQ2_Msk\fP   (0x1UL << \fBCAN_TSR_ABRQ2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ABRQ2\fP   \fBCAN_TSR_ABRQ2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_CODE_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_CODE_Msk\fP   (0x3UL << \fBCAN_TSR_CODE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_CODE\fP   \fBCAN_TSR_CODE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TME_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TME_Msk\fP   (0x7UL << \fBCAN_TSR_TME_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TME\fP   \fBCAN_TSR_TME_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TME0_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TME0_Msk\fP   (0x1UL << \fBCAN_TSR_TME0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TME0\fP   \fBCAN_TSR_TME0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TME1_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TME1_Msk\fP   (0x1UL << \fBCAN_TSR_TME1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TME1\fP   \fBCAN_TSR_TME1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TME2_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TME2_Msk\fP   (0x1UL << \fBCAN_TSR_TME2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TME2\fP   \fBCAN_TSR_TME2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_LOW_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_LOW_Msk\fP   (0x7UL << \fBCAN_TSR_LOW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_LOW\fP   \fBCAN_TSR_LOW_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_LOW0_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_LOW0_Msk\fP   (0x1UL << \fBCAN_TSR_LOW0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_LOW0\fP   \fBCAN_TSR_LOW0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_LOW1_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_LOW1_Msk\fP   (0x1UL << \fBCAN_TSR_LOW1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_LOW1\fP   \fBCAN_TSR_LOW1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_LOW2_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_LOW2_Msk\fP   (0x1UL << \fBCAN_TSR_LOW2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_LOW2\fP   \fBCAN_TSR_LOW2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RF0R_FMP0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_RF0R_FMP0_Msk\fP   (0x3UL << \fBCAN_RF0R_FMP0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RF0R_FMP0\fP   \fBCAN_RF0R_FMP0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RF0R_FULL0_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_RF0R_FULL0_Msk\fP   (0x1UL << \fBCAN_RF0R_FULL0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RF0R_FULL0\fP   \fBCAN_RF0R_FULL0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RF0R_FOVR0_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_RF0R_FOVR0_Msk\fP   (0x1UL << \fBCAN_RF0R_FOVR0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RF0R_FOVR0\fP   \fBCAN_RF0R_FOVR0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RF0R_RFOM0_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_RF0R_RFOM0_Msk\fP   (0x1UL << \fBCAN_RF0R_RFOM0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RF0R_RFOM0\fP   \fBCAN_RF0R_RFOM0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RF1R_FMP1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_RF1R_FMP1_Msk\fP   (0x3UL << \fBCAN_RF1R_FMP1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RF1R_FMP1\fP   \fBCAN_RF1R_FMP1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RF1R_FULL1_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_RF1R_FULL1_Msk\fP   (0x1UL << \fBCAN_RF1R_FULL1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RF1R_FULL1\fP   \fBCAN_RF1R_FULL1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RF1R_FOVR1_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_RF1R_FOVR1_Msk\fP   (0x1UL << \fBCAN_RF1R_FOVR1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RF1R_FOVR1\fP   \fBCAN_RF1R_FOVR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RF1R_RFOM1_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_RF1R_RFOM1_Msk\fP   (0x1UL << \fBCAN_RF1R_RFOM1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RF1R_RFOM1\fP   \fBCAN_RF1R_RFOM1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_TMEIE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_TMEIE_Msk\fP   (0x1UL << \fBCAN_IER_TMEIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_IER_TMEIE\fP   \fBCAN_IER_TMEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_FMPIE0_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_FMPIE0_Msk\fP   (0x1UL << \fBCAN_IER_FMPIE0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_IER_FMPIE0\fP   \fBCAN_IER_FMPIE0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_FFIE0_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_FFIE0_Msk\fP   (0x1UL << \fBCAN_IER_FFIE0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_IER_FFIE0\fP   \fBCAN_IER_FFIE0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_FOVIE0_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_FOVIE0_Msk\fP   (0x1UL << \fBCAN_IER_FOVIE0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_IER_FOVIE0\fP   \fBCAN_IER_FOVIE0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_FMPIE1_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_FMPIE1_Msk\fP   (0x1UL << \fBCAN_IER_FMPIE1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_IER_FMPIE1\fP   \fBCAN_IER_FMPIE1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_FFIE1_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_FFIE1_Msk\fP   (0x1UL << \fBCAN_IER_FFIE1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_IER_FFIE1\fP   \fBCAN_IER_FFIE1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_FOVIE1_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_FOVIE1_Msk\fP   (0x1UL << \fBCAN_IER_FOVIE1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_IER_FOVIE1\fP   \fBCAN_IER_FOVIE1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_EWGIE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_EWGIE_Msk\fP   (0x1UL << \fBCAN_IER_EWGIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_IER_EWGIE\fP   \fBCAN_IER_EWGIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_EPVIE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_EPVIE_Msk\fP   (0x1UL << \fBCAN_IER_EPVIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_IER_EPVIE\fP   \fBCAN_IER_EPVIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_BOFIE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_BOFIE_Msk\fP   (0x1UL << \fBCAN_IER_BOFIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_IER_BOFIE\fP   \fBCAN_IER_BOFIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_LECIE_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_LECIE_Msk\fP   (0x1UL << \fBCAN_IER_LECIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_IER_LECIE\fP   \fBCAN_IER_LECIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_ERRIE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_ERRIE_Msk\fP   (0x1UL << \fBCAN_IER_ERRIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_IER_ERRIE\fP   \fBCAN_IER_ERRIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_WKUIE_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_WKUIE_Msk\fP   (0x1UL << \fBCAN_IER_WKUIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_IER_WKUIE\fP   \fBCAN_IER_WKUIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_SLKIE_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_SLKIE_Msk\fP   (0x1UL << \fBCAN_IER_SLKIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_IER_SLKIE\fP   \fBCAN_IER_SLKIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_ESR_EWGF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_EWGF_Msk\fP   (0x1UL << \fBCAN_ESR_EWGF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_EWGF\fP   \fBCAN_ESR_EWGF_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_ESR_EPVF_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_EPVF_Msk\fP   (0x1UL << \fBCAN_ESR_EPVF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_EPVF\fP   \fBCAN_ESR_EPVF_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_ESR_BOFF_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_BOFF_Msk\fP   (0x1UL << \fBCAN_ESR_BOFF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_BOFF\fP   \fBCAN_ESR_BOFF_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_ESR_LEC_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_LEC_Msk\fP   (0x7UL << \fBCAN_ESR_LEC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_LEC\fP   \fBCAN_ESR_LEC_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_ESR_LEC_0\fP   (0x1UL << \fBCAN_ESR_LEC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_LEC_1\fP   (0x2UL << \fBCAN_ESR_LEC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_LEC_2\fP   (0x4UL << \fBCAN_ESR_LEC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_TEC_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_TEC_Msk\fP   (0xFFUL << \fBCAN_ESR_TEC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_TEC\fP   \fBCAN_ESR_TEC_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_ESR_REC_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_REC_Msk\fP   (0xFFUL << \fBCAN_ESR_REC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_REC\fP   \fBCAN_ESR_REC_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_BTR_BRP_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_BRP_Msk\fP   (0x3FFUL << \fBCAN_BTR_BRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_BRP\fP   \fBCAN_BTR_BRP_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS1_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS1_Msk\fP   (0xFUL << \fBCAN_BTR_TS1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS1\fP   \fBCAN_BTR_TS1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS1_0\fP   (0x1UL << \fBCAN_BTR_TS1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS1_1\fP   (0x2UL << \fBCAN_BTR_TS1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS1_2\fP   (0x4UL << \fBCAN_BTR_TS1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS1_3\fP   (0x8UL << \fBCAN_BTR_TS1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS2_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS2_Msk\fP   (0x7UL << \fBCAN_BTR_TS2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS2\fP   \fBCAN_BTR_TS2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS2_0\fP   (0x1UL << \fBCAN_BTR_TS2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS2_1\fP   (0x2UL << \fBCAN_BTR_TS2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS2_2\fP   (0x4UL << \fBCAN_BTR_TS2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_SJW_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_SJW_Msk\fP   (0x3UL << \fBCAN_BTR_SJW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_SJW\fP   \fBCAN_BTR_SJW_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_BTR_SJW_0\fP   (0x1UL << \fBCAN_BTR_SJW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_SJW_1\fP   (0x2UL << \fBCAN_BTR_SJW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_LBKM_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_LBKM_Msk\fP   (0x1UL << \fBCAN_BTR_LBKM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_LBKM\fP   \fBCAN_BTR_LBKM_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_BTR_SILM_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_SILM_Msk\fP   (0x1UL << \fBCAN_BTR_SILM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_SILM\fP   \fBCAN_BTR_SILM_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_TXRQ_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_TXRQ_Msk\fP   (0x1UL << \fBCAN_TI0R_TXRQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_TXRQ\fP   \fBCAN_TI0R_TXRQ_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_RTR_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_RTR_Msk\fP   (0x1UL << \fBCAN_TI0R_RTR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_RTR\fP   \fBCAN_TI0R_RTR_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_IDE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_IDE_Msk\fP   (0x1UL << \fBCAN_TI0R_IDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_IDE\fP   \fBCAN_TI0R_IDE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_EXID_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_EXID_Msk\fP   (0x3FFFFUL << \fBCAN_TI0R_EXID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_EXID\fP   \fBCAN_TI0R_EXID_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_STID_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_STID_Msk\fP   (0x7FFUL << \fBCAN_TI0R_STID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_STID\fP   \fBCAN_TI0R_STID_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDT0R_DLC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TDT0R_DLC_Msk\fP   (0xFUL << \fBCAN_TDT0R_DLC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDT0R_DLC\fP   \fBCAN_TDT0R_DLC_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDT0R_TGT_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_TDT0R_TGT_Msk\fP   (0x1UL << \fBCAN_TDT0R_TGT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDT0R_TGT\fP   \fBCAN_TDT0R_TGT_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDT0R_TIME_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_TDT0R_TIME_Msk\fP   (0xFFFFUL << \fBCAN_TDT0R_TIME_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDT0R_TIME\fP   \fBCAN_TDT0R_TIME_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDL0R_DATA0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TDL0R_DATA0_Msk\fP   (0xFFUL << \fBCAN_TDL0R_DATA0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDL0R_DATA0\fP   \fBCAN_TDL0R_DATA0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDL0R_DATA1_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_TDL0R_DATA1_Msk\fP   (0xFFUL << \fBCAN_TDL0R_DATA1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDL0R_DATA1\fP   \fBCAN_TDL0R_DATA1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDL0R_DATA2_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_TDL0R_DATA2_Msk\fP   (0xFFUL << \fBCAN_TDL0R_DATA2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDL0R_DATA2\fP   \fBCAN_TDL0R_DATA2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDL0R_DATA3_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_TDL0R_DATA3_Msk\fP   (0xFFUL << \fBCAN_TDL0R_DATA3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDL0R_DATA3\fP   \fBCAN_TDL0R_DATA3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDH0R_DATA4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TDH0R_DATA4_Msk\fP   (0xFFUL << \fBCAN_TDH0R_DATA4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDH0R_DATA4\fP   \fBCAN_TDH0R_DATA4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDH0R_DATA5_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_TDH0R_DATA5_Msk\fP   (0xFFUL << \fBCAN_TDH0R_DATA5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDH0R_DATA5\fP   \fBCAN_TDH0R_DATA5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDH0R_DATA6_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_TDH0R_DATA6_Msk\fP   (0xFFUL << \fBCAN_TDH0R_DATA6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDH0R_DATA6\fP   \fBCAN_TDH0R_DATA6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDH0R_DATA7_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_TDH0R_DATA7_Msk\fP   (0xFFUL << \fBCAN_TDH0R_DATA7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDH0R_DATA7\fP   \fBCAN_TDH0R_DATA7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_TXRQ_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_TXRQ_Msk\fP   (0x1UL << \fBCAN_TI1R_TXRQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_TXRQ\fP   \fBCAN_TI1R_TXRQ_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_RTR_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_RTR_Msk\fP   (0x1UL << \fBCAN_TI1R_RTR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_RTR\fP   \fBCAN_TI1R_RTR_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_IDE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_IDE_Msk\fP   (0x1UL << \fBCAN_TI1R_IDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_IDE\fP   \fBCAN_TI1R_IDE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_EXID_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_EXID_Msk\fP   (0x3FFFFUL << \fBCAN_TI1R_EXID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_EXID\fP   \fBCAN_TI1R_EXID_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_STID_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_STID_Msk\fP   (0x7FFUL << \fBCAN_TI1R_STID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_STID\fP   \fBCAN_TI1R_STID_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDT1R_DLC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TDT1R_DLC_Msk\fP   (0xFUL << \fBCAN_TDT1R_DLC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDT1R_DLC\fP   \fBCAN_TDT1R_DLC_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDT1R_TGT_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_TDT1R_TGT_Msk\fP   (0x1UL << \fBCAN_TDT1R_TGT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDT1R_TGT\fP   \fBCAN_TDT1R_TGT_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDT1R_TIME_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_TDT1R_TIME_Msk\fP   (0xFFFFUL << \fBCAN_TDT1R_TIME_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDT1R_TIME\fP   \fBCAN_TDT1R_TIME_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDL1R_DATA0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TDL1R_DATA0_Msk\fP   (0xFFUL << \fBCAN_TDL1R_DATA0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDL1R_DATA0\fP   \fBCAN_TDL1R_DATA0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDL1R_DATA1_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_TDL1R_DATA1_Msk\fP   (0xFFUL << \fBCAN_TDL1R_DATA1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDL1R_DATA1\fP   \fBCAN_TDL1R_DATA1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDL1R_DATA2_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_TDL1R_DATA2_Msk\fP   (0xFFUL << \fBCAN_TDL1R_DATA2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDL1R_DATA2\fP   \fBCAN_TDL1R_DATA2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDL1R_DATA3_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_TDL1R_DATA3_Msk\fP   (0xFFUL << \fBCAN_TDL1R_DATA3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDL1R_DATA3\fP   \fBCAN_TDL1R_DATA3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDH1R_DATA4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TDH1R_DATA4_Msk\fP   (0xFFUL << \fBCAN_TDH1R_DATA4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDH1R_DATA4\fP   \fBCAN_TDH1R_DATA4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDH1R_DATA5_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_TDH1R_DATA5_Msk\fP   (0xFFUL << \fBCAN_TDH1R_DATA5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDH1R_DATA5\fP   \fBCAN_TDH1R_DATA5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDH1R_DATA6_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_TDH1R_DATA6_Msk\fP   (0xFFUL << \fBCAN_TDH1R_DATA6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDH1R_DATA6\fP   \fBCAN_TDH1R_DATA6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDH1R_DATA7_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_TDH1R_DATA7_Msk\fP   (0xFFUL << \fBCAN_TDH1R_DATA7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDH1R_DATA7\fP   \fBCAN_TDH1R_DATA7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_TXRQ_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_TXRQ_Msk\fP   (0x1UL << \fBCAN_TI2R_TXRQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_TXRQ\fP   \fBCAN_TI2R_TXRQ_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_RTR_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_RTR_Msk\fP   (0x1UL << \fBCAN_TI2R_RTR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_RTR\fP   \fBCAN_TI2R_RTR_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_IDE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_IDE_Msk\fP   (0x1UL << \fBCAN_TI2R_IDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_IDE\fP   \fBCAN_TI2R_IDE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_EXID_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_EXID_Msk\fP   (0x3FFFFUL << \fBCAN_TI2R_EXID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_EXID\fP   \fBCAN_TI2R_EXID_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_STID_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_STID_Msk\fP   (0x7FFUL << \fBCAN_TI2R_STID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_STID\fP   \fBCAN_TI2R_STID_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDT2R_DLC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TDT2R_DLC_Msk\fP   (0xFUL << \fBCAN_TDT2R_DLC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDT2R_DLC\fP   \fBCAN_TDT2R_DLC_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDT2R_TGT_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_TDT2R_TGT_Msk\fP   (0x1UL << \fBCAN_TDT2R_TGT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDT2R_TGT\fP   \fBCAN_TDT2R_TGT_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDT2R_TIME_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_TDT2R_TIME_Msk\fP   (0xFFFFUL << \fBCAN_TDT2R_TIME_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDT2R_TIME\fP   \fBCAN_TDT2R_TIME_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDL2R_DATA0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TDL2R_DATA0_Msk\fP   (0xFFUL << \fBCAN_TDL2R_DATA0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDL2R_DATA0\fP   \fBCAN_TDL2R_DATA0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDL2R_DATA1_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_TDL2R_DATA1_Msk\fP   (0xFFUL << \fBCAN_TDL2R_DATA1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDL2R_DATA1\fP   \fBCAN_TDL2R_DATA1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDL2R_DATA2_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_TDL2R_DATA2_Msk\fP   (0xFFUL << \fBCAN_TDL2R_DATA2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDL2R_DATA2\fP   \fBCAN_TDL2R_DATA2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDL2R_DATA3_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_TDL2R_DATA3_Msk\fP   (0xFFUL << \fBCAN_TDL2R_DATA3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDL2R_DATA3\fP   \fBCAN_TDL2R_DATA3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDH2R_DATA4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TDH2R_DATA4_Msk\fP   (0xFFUL << \fBCAN_TDH2R_DATA4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDH2R_DATA4\fP   \fBCAN_TDH2R_DATA4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDH2R_DATA5_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_TDH2R_DATA5_Msk\fP   (0xFFUL << \fBCAN_TDH2R_DATA5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDH2R_DATA5\fP   \fBCAN_TDH2R_DATA5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDH2R_DATA6_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_TDH2R_DATA6_Msk\fP   (0xFFUL << \fBCAN_TDH2R_DATA6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDH2R_DATA6\fP   \fBCAN_TDH2R_DATA6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDH2R_DATA7_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_TDH2R_DATA7_Msk\fP   (0xFFUL << \fBCAN_TDH2R_DATA7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_TDH2R_DATA7\fP   \fBCAN_TDH2R_DATA7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RI0R_RTR_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_RI0R_RTR_Msk\fP   (0x1UL << \fBCAN_RI0R_RTR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RI0R_RTR\fP   \fBCAN_RI0R_RTR_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RI0R_IDE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_RI0R_IDE_Msk\fP   (0x1UL << \fBCAN_RI0R_IDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RI0R_IDE\fP   \fBCAN_RI0R_IDE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RI0R_EXID_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_RI0R_EXID_Msk\fP   (0x3FFFFUL << \fBCAN_RI0R_EXID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RI0R_EXID\fP   \fBCAN_RI0R_EXID_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RI0R_STID_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_RI0R_STID_Msk\fP   (0x7FFUL << \fBCAN_RI0R_STID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RI0R_STID\fP   \fBCAN_RI0R_STID_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDT0R_DLC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_RDT0R_DLC_Msk\fP   (0xFUL << \fBCAN_RDT0R_DLC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RDT0R_DLC\fP   \fBCAN_RDT0R_DLC_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDT0R_FMI_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_RDT0R_FMI_Msk\fP   (0xFFUL << \fBCAN_RDT0R_FMI_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RDT0R_FMI\fP   \fBCAN_RDT0R_FMI_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDT0R_TIME_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_RDT0R_TIME_Msk\fP   (0xFFFFUL << \fBCAN_RDT0R_TIME_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RDT0R_TIME\fP   \fBCAN_RDT0R_TIME_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDL0R_DATA0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_RDL0R_DATA0_Msk\fP   (0xFFUL << \fBCAN_RDL0R_DATA0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RDL0R_DATA0\fP   \fBCAN_RDL0R_DATA0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDL0R_DATA1_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_RDL0R_DATA1_Msk\fP   (0xFFUL << \fBCAN_RDL0R_DATA1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RDL0R_DATA1\fP   \fBCAN_RDL0R_DATA1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDL0R_DATA2_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_RDL0R_DATA2_Msk\fP   (0xFFUL << \fBCAN_RDL0R_DATA2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RDL0R_DATA2\fP   \fBCAN_RDL0R_DATA2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDL0R_DATA3_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_RDL0R_DATA3_Msk\fP   (0xFFUL << \fBCAN_RDL0R_DATA3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RDL0R_DATA3\fP   \fBCAN_RDL0R_DATA3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDH0R_DATA4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_RDH0R_DATA4_Msk\fP   (0xFFUL << \fBCAN_RDH0R_DATA4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RDH0R_DATA4\fP   \fBCAN_RDH0R_DATA4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDH0R_DATA5_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_RDH0R_DATA5_Msk\fP   (0xFFUL << \fBCAN_RDH0R_DATA5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RDH0R_DATA5\fP   \fBCAN_RDH0R_DATA5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDH0R_DATA6_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_RDH0R_DATA6_Msk\fP   (0xFFUL << \fBCAN_RDH0R_DATA6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RDH0R_DATA6\fP   \fBCAN_RDH0R_DATA6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDH0R_DATA7_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_RDH0R_DATA7_Msk\fP   (0xFFUL << \fBCAN_RDH0R_DATA7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RDH0R_DATA7\fP   \fBCAN_RDH0R_DATA7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RI1R_RTR_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_RI1R_RTR_Msk\fP   (0x1UL << \fBCAN_RI1R_RTR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RI1R_RTR\fP   \fBCAN_RI1R_RTR_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RI1R_IDE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_RI1R_IDE_Msk\fP   (0x1UL << \fBCAN_RI1R_IDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RI1R_IDE\fP   \fBCAN_RI1R_IDE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RI1R_EXID_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_RI1R_EXID_Msk\fP   (0x3FFFFUL << \fBCAN_RI1R_EXID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RI1R_EXID\fP   \fBCAN_RI1R_EXID_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RI1R_STID_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_RI1R_STID_Msk\fP   (0x7FFUL << \fBCAN_RI1R_STID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RI1R_STID\fP   \fBCAN_RI1R_STID_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDT1R_DLC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_RDT1R_DLC_Msk\fP   (0xFUL << \fBCAN_RDT1R_DLC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RDT1R_DLC\fP   \fBCAN_RDT1R_DLC_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDT1R_FMI_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_RDT1R_FMI_Msk\fP   (0xFFUL << \fBCAN_RDT1R_FMI_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RDT1R_FMI\fP   \fBCAN_RDT1R_FMI_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDT1R_TIME_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_RDT1R_TIME_Msk\fP   (0xFFFFUL << \fBCAN_RDT1R_TIME_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RDT1R_TIME\fP   \fBCAN_RDT1R_TIME_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDL1R_DATA0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_RDL1R_DATA0_Msk\fP   (0xFFUL << \fBCAN_RDL1R_DATA0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RDL1R_DATA0\fP   \fBCAN_RDL1R_DATA0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDL1R_DATA1_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_RDL1R_DATA1_Msk\fP   (0xFFUL << \fBCAN_RDL1R_DATA1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RDL1R_DATA1\fP   \fBCAN_RDL1R_DATA1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDL1R_DATA2_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_RDL1R_DATA2_Msk\fP   (0xFFUL << \fBCAN_RDL1R_DATA2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RDL1R_DATA2\fP   \fBCAN_RDL1R_DATA2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDL1R_DATA3_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_RDL1R_DATA3_Msk\fP   (0xFFUL << \fBCAN_RDL1R_DATA3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RDL1R_DATA3\fP   \fBCAN_RDL1R_DATA3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDH1R_DATA4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_RDH1R_DATA4_Msk\fP   (0xFFUL << \fBCAN_RDH1R_DATA4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RDH1R_DATA4\fP   \fBCAN_RDH1R_DATA4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDH1R_DATA5_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_RDH1R_DATA5_Msk\fP   (0xFFUL << \fBCAN_RDH1R_DATA5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RDH1R_DATA5\fP   \fBCAN_RDH1R_DATA5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDH1R_DATA6_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_RDH1R_DATA6_Msk\fP   (0xFFUL << \fBCAN_RDH1R_DATA6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RDH1R_DATA6\fP   \fBCAN_RDH1R_DATA6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDH1R_DATA7_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_RDH1R_DATA7_Msk\fP   (0xFFUL << \fBCAN_RDH1R_DATA7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_RDH1R_DATA7\fP   \fBCAN_RDH1R_DATA7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FMR_FINIT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_FMR_FINIT_Msk\fP   (0x1UL << \fBCAN_FMR_FINIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FMR_FINIT\fP   \fBCAN_FMR_FINIT_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FMR_CAN2SB_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_FMR_CAN2SB_Msk\fP   (0x3FUL << \fBCAN_FMR_CAN2SB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FMR_CAN2SB\fP   \fBCAN_FMR_CAN2SB_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM_Msk\fP   (0x3FFFUL << \fBCAN_FM1R_FBM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM\fP   \fBCAN_FM1R_FBM_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM0_Msk\fP   (0x1UL << \fBCAN_FM1R_FBM0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM0\fP   \fBCAN_FM1R_FBM0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM1_Msk\fP   (0x1UL << \fBCAN_FM1R_FBM1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM1\fP   \fBCAN_FM1R_FBM1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM2_Msk\fP   (0x1UL << \fBCAN_FM1R_FBM2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM2\fP   \fBCAN_FM1R_FBM2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM3_Msk\fP   (0x1UL << \fBCAN_FM1R_FBM3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM3\fP   \fBCAN_FM1R_FBM3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM4_Msk\fP   (0x1UL << \fBCAN_FM1R_FBM4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM4\fP   \fBCAN_FM1R_FBM4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM5_Msk\fP   (0x1UL << \fBCAN_FM1R_FBM5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM5\fP   \fBCAN_FM1R_FBM5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM6_Msk\fP   (0x1UL << \fBCAN_FM1R_FBM6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM6\fP   \fBCAN_FM1R_FBM6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM7_Msk\fP   (0x1UL << \fBCAN_FM1R_FBM7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM7\fP   \fBCAN_FM1R_FBM7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM8_Msk\fP   (0x1UL << \fBCAN_FM1R_FBM8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM8\fP   \fBCAN_FM1R_FBM8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM9_Msk\fP   (0x1UL << \fBCAN_FM1R_FBM9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM9\fP   \fBCAN_FM1R_FBM9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM10_Msk\fP   (0x1UL << \fBCAN_FM1R_FBM10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM10\fP   \fBCAN_FM1R_FBM10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM11_Msk\fP   (0x1UL << \fBCAN_FM1R_FBM11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM11\fP   \fBCAN_FM1R_FBM11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM12_Msk\fP   (0x1UL << \fBCAN_FM1R_FBM12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM12\fP   \fBCAN_FM1R_FBM12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM13_Msk\fP   (0x1UL << \fBCAN_FM1R_FBM13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM13\fP   \fBCAN_FM1R_FBM13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC_Msk\fP   (0x3FFFUL << \fBCAN_FS1R_FSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC\fP   \fBCAN_FS1R_FSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC0_Msk\fP   (0x1UL << \fBCAN_FS1R_FSC0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC0\fP   \fBCAN_FS1R_FSC0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC1_Msk\fP   (0x1UL << \fBCAN_FS1R_FSC1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC1\fP   \fBCAN_FS1R_FSC1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC2_Msk\fP   (0x1UL << \fBCAN_FS1R_FSC2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC2\fP   \fBCAN_FS1R_FSC2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC3_Msk\fP   (0x1UL << \fBCAN_FS1R_FSC3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC3\fP   \fBCAN_FS1R_FSC3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC4_Msk\fP   (0x1UL << \fBCAN_FS1R_FSC4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC4\fP   \fBCAN_FS1R_FSC4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC5_Msk\fP   (0x1UL << \fBCAN_FS1R_FSC5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC5\fP   \fBCAN_FS1R_FSC5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC6_Msk\fP   (0x1UL << \fBCAN_FS1R_FSC6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC6\fP   \fBCAN_FS1R_FSC6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC7_Msk\fP   (0x1UL << \fBCAN_FS1R_FSC7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC7\fP   \fBCAN_FS1R_FSC7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC8_Msk\fP   (0x1UL << \fBCAN_FS1R_FSC8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC8\fP   \fBCAN_FS1R_FSC8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC9_Msk\fP   (0x1UL << \fBCAN_FS1R_FSC9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC9\fP   \fBCAN_FS1R_FSC9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC10_Msk\fP   (0x1UL << \fBCAN_FS1R_FSC10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC10\fP   \fBCAN_FS1R_FSC10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC11_Msk\fP   (0x1UL << \fBCAN_FS1R_FSC11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC11\fP   \fBCAN_FS1R_FSC11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC12_Msk\fP   (0x1UL << \fBCAN_FS1R_FSC12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC12\fP   \fBCAN_FS1R_FSC12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC13_Msk\fP   (0x1UL << \fBCAN_FS1R_FSC13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC13\fP   \fBCAN_FS1R_FSC13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA_Msk\fP   (0x3FFFUL << \fBCAN_FFA1R_FFA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA\fP   \fBCAN_FFA1R_FFA_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA0_Msk\fP   (0x1UL << \fBCAN_FFA1R_FFA0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA0\fP   \fBCAN_FFA1R_FFA0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA1_Msk\fP   (0x1UL << \fBCAN_FFA1R_FFA1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA1\fP   \fBCAN_FFA1R_FFA1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA2_Msk\fP   (0x1UL << \fBCAN_FFA1R_FFA2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA2\fP   \fBCAN_FFA1R_FFA2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA3_Msk\fP   (0x1UL << \fBCAN_FFA1R_FFA3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA3\fP   \fBCAN_FFA1R_FFA3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA4_Msk\fP   (0x1UL << \fBCAN_FFA1R_FFA4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA4\fP   \fBCAN_FFA1R_FFA4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA5_Msk\fP   (0x1UL << \fBCAN_FFA1R_FFA5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA5\fP   \fBCAN_FFA1R_FFA5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA6_Msk\fP   (0x1UL << \fBCAN_FFA1R_FFA6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA6\fP   \fBCAN_FFA1R_FFA6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA7_Msk\fP   (0x1UL << \fBCAN_FFA1R_FFA7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA7\fP   \fBCAN_FFA1R_FFA7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA8_Msk\fP   (0x1UL << \fBCAN_FFA1R_FFA8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA8\fP   \fBCAN_FFA1R_FFA8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA9_Msk\fP   (0x1UL << \fBCAN_FFA1R_FFA9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA9\fP   \fBCAN_FFA1R_FFA9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA10_Msk\fP   (0x1UL << \fBCAN_FFA1R_FFA10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA10\fP   \fBCAN_FFA1R_FFA10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA11_Msk\fP   (0x1UL << \fBCAN_FFA1R_FFA11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA11\fP   \fBCAN_FFA1R_FFA11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA12_Msk\fP   (0x1UL << \fBCAN_FFA1R_FFA12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA12\fP   \fBCAN_FFA1R_FFA12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA13_Msk\fP   (0x1UL << \fBCAN_FFA1R_FFA13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA13\fP   \fBCAN_FFA1R_FFA13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT_Msk\fP   (0x3FFFUL << \fBCAN_FA1R_FACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT\fP   \fBCAN_FA1R_FACT_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT0_Msk\fP   (0x1UL << \fBCAN_FA1R_FACT0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT0\fP   \fBCAN_FA1R_FACT0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT1_Msk\fP   (0x1UL << \fBCAN_FA1R_FACT1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT1\fP   \fBCAN_FA1R_FACT1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT2_Msk\fP   (0x1UL << \fBCAN_FA1R_FACT2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT2\fP   \fBCAN_FA1R_FACT2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT3_Msk\fP   (0x1UL << \fBCAN_FA1R_FACT3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT3\fP   \fBCAN_FA1R_FACT3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT4_Msk\fP   (0x1UL << \fBCAN_FA1R_FACT4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT4\fP   \fBCAN_FA1R_FACT4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT5_Msk\fP   (0x1UL << \fBCAN_FA1R_FACT5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT5\fP   \fBCAN_FA1R_FACT5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT6_Msk\fP   (0x1UL << \fBCAN_FA1R_FACT6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT6\fP   \fBCAN_FA1R_FACT6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT7_Msk\fP   (0x1UL << \fBCAN_FA1R_FACT7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT7\fP   \fBCAN_FA1R_FACT7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT8_Msk\fP   (0x1UL << \fBCAN_FA1R_FACT8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT8\fP   \fBCAN_FA1R_FACT8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT9_Msk\fP   (0x1UL << \fBCAN_FA1R_FACT9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT9\fP   \fBCAN_FA1R_FACT9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT10_Msk\fP   (0x1UL << \fBCAN_FA1R_FACT10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT10\fP   \fBCAN_FA1R_FACT10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT11_Msk\fP   (0x1UL << \fBCAN_FA1R_FACT11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT11\fP   \fBCAN_FA1R_FACT11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT12_Msk\fP   (0x1UL << \fBCAN_FA1R_FACT12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT12\fP   \fBCAN_FA1R_FACT12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT13_Msk\fP   (0x1UL << \fBCAN_FA1R_FACT13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT13\fP   \fBCAN_FA1R_FACT13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB0_Msk\fP   (0x1UL << \fBCAN_F0R1_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB0\fP   \fBCAN_F0R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB1_Msk\fP   (0x1UL << \fBCAN_F0R1_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB1\fP   \fBCAN_F0R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB2_Msk\fP   (0x1UL << \fBCAN_F0R1_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB2\fP   \fBCAN_F0R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB3_Msk\fP   (0x1UL << \fBCAN_F0R1_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB3\fP   \fBCAN_F0R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB4_Msk\fP   (0x1UL << \fBCAN_F0R1_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB4\fP   \fBCAN_F0R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB5_Msk\fP   (0x1UL << \fBCAN_F0R1_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB5\fP   \fBCAN_F0R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB6_Msk\fP   (0x1UL << \fBCAN_F0R1_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB6\fP   \fBCAN_F0R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB7_Msk\fP   (0x1UL << \fBCAN_F0R1_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB7\fP   \fBCAN_F0R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB8_Msk\fP   (0x1UL << \fBCAN_F0R1_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB8\fP   \fBCAN_F0R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB9_Msk\fP   (0x1UL << \fBCAN_F0R1_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB9\fP   \fBCAN_F0R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB10_Msk\fP   (0x1UL << \fBCAN_F0R1_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB10\fP   \fBCAN_F0R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB11_Msk\fP   (0x1UL << \fBCAN_F0R1_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB11\fP   \fBCAN_F0R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB12_Msk\fP   (0x1UL << \fBCAN_F0R1_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB12\fP   \fBCAN_F0R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB13_Msk\fP   (0x1UL << \fBCAN_F0R1_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB13\fP   \fBCAN_F0R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB14_Msk\fP   (0x1UL << \fBCAN_F0R1_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB14\fP   \fBCAN_F0R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB15_Msk\fP   (0x1UL << \fBCAN_F0R1_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB15\fP   \fBCAN_F0R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB16_Msk\fP   (0x1UL << \fBCAN_F0R1_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB16\fP   \fBCAN_F0R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB17_Msk\fP   (0x1UL << \fBCAN_F0R1_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB17\fP   \fBCAN_F0R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB18_Msk\fP   (0x1UL << \fBCAN_F0R1_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB18\fP   \fBCAN_F0R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB19_Msk\fP   (0x1UL << \fBCAN_F0R1_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB19\fP   \fBCAN_F0R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB20_Msk\fP   (0x1UL << \fBCAN_F0R1_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB20\fP   \fBCAN_F0R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB21_Msk\fP   (0x1UL << \fBCAN_F0R1_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB21\fP   \fBCAN_F0R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB22_Msk\fP   (0x1UL << \fBCAN_F0R1_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB22\fP   \fBCAN_F0R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB23_Msk\fP   (0x1UL << \fBCAN_F0R1_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB23\fP   \fBCAN_F0R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB24_Msk\fP   (0x1UL << \fBCAN_F0R1_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB24\fP   \fBCAN_F0R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB25_Msk\fP   (0x1UL << \fBCAN_F0R1_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB25\fP   \fBCAN_F0R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB26_Msk\fP   (0x1UL << \fBCAN_F0R1_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB26\fP   \fBCAN_F0R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB27_Msk\fP   (0x1UL << \fBCAN_F0R1_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB27\fP   \fBCAN_F0R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB28_Msk\fP   (0x1UL << \fBCAN_F0R1_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB28\fP   \fBCAN_F0R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB29_Msk\fP   (0x1UL << \fBCAN_F0R1_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB29\fP   \fBCAN_F0R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB30_Msk\fP   (0x1UL << \fBCAN_F0R1_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB30\fP   \fBCAN_F0R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB31_Msk\fP   (0x1UL << \fBCAN_F0R1_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB31\fP   \fBCAN_F0R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB0_Msk\fP   (0x1UL << \fBCAN_F1R1_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB0\fP   \fBCAN_F1R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB1_Msk\fP   (0x1UL << \fBCAN_F1R1_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB1\fP   \fBCAN_F1R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB2_Msk\fP   (0x1UL << \fBCAN_F1R1_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB2\fP   \fBCAN_F1R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB3_Msk\fP   (0x1UL << \fBCAN_F1R1_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB3\fP   \fBCAN_F1R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB4_Msk\fP   (0x1UL << \fBCAN_F1R1_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB4\fP   \fBCAN_F1R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB5_Msk\fP   (0x1UL << \fBCAN_F1R1_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB5\fP   \fBCAN_F1R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB6_Msk\fP   (0x1UL << \fBCAN_F1R1_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB6\fP   \fBCAN_F1R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB7_Msk\fP   (0x1UL << \fBCAN_F1R1_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB7\fP   \fBCAN_F1R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB8_Msk\fP   (0x1UL << \fBCAN_F1R1_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB8\fP   \fBCAN_F1R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB9_Msk\fP   (0x1UL << \fBCAN_F1R1_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB9\fP   \fBCAN_F1R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB10_Msk\fP   (0x1UL << \fBCAN_F1R1_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB10\fP   \fBCAN_F1R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB11_Msk\fP   (0x1UL << \fBCAN_F1R1_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB11\fP   \fBCAN_F1R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB12_Msk\fP   (0x1UL << \fBCAN_F1R1_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB12\fP   \fBCAN_F1R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB13_Msk\fP   (0x1UL << \fBCAN_F1R1_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB13\fP   \fBCAN_F1R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB14_Msk\fP   (0x1UL << \fBCAN_F1R1_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB14\fP   \fBCAN_F1R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB15_Msk\fP   (0x1UL << \fBCAN_F1R1_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB15\fP   \fBCAN_F1R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB16_Msk\fP   (0x1UL << \fBCAN_F1R1_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB16\fP   \fBCAN_F1R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB17_Msk\fP   (0x1UL << \fBCAN_F1R1_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB17\fP   \fBCAN_F1R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB18_Msk\fP   (0x1UL << \fBCAN_F1R1_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB18\fP   \fBCAN_F1R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB19_Msk\fP   (0x1UL << \fBCAN_F1R1_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB19\fP   \fBCAN_F1R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB20_Msk\fP   (0x1UL << \fBCAN_F1R1_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB20\fP   \fBCAN_F1R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB21_Msk\fP   (0x1UL << \fBCAN_F1R1_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB21\fP   \fBCAN_F1R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB22_Msk\fP   (0x1UL << \fBCAN_F1R1_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB22\fP   \fBCAN_F1R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB23_Msk\fP   (0x1UL << \fBCAN_F1R1_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB23\fP   \fBCAN_F1R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB24_Msk\fP   (0x1UL << \fBCAN_F1R1_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB24\fP   \fBCAN_F1R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB25_Msk\fP   (0x1UL << \fBCAN_F1R1_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB25\fP   \fBCAN_F1R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB26_Msk\fP   (0x1UL << \fBCAN_F1R1_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB26\fP   \fBCAN_F1R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB27_Msk\fP   (0x1UL << \fBCAN_F1R1_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB27\fP   \fBCAN_F1R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB28_Msk\fP   (0x1UL << \fBCAN_F1R1_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB28\fP   \fBCAN_F1R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB29_Msk\fP   (0x1UL << \fBCAN_F1R1_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB29\fP   \fBCAN_F1R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB30_Msk\fP   (0x1UL << \fBCAN_F1R1_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB30\fP   \fBCAN_F1R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB31_Msk\fP   (0x1UL << \fBCAN_F1R1_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB31\fP   \fBCAN_F1R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB0_Msk\fP   (0x1UL << \fBCAN_F2R1_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB0\fP   \fBCAN_F2R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB1_Msk\fP   (0x1UL << \fBCAN_F2R1_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB1\fP   \fBCAN_F2R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB2_Msk\fP   (0x1UL << \fBCAN_F2R1_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB2\fP   \fBCAN_F2R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB3_Msk\fP   (0x1UL << \fBCAN_F2R1_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB3\fP   \fBCAN_F2R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB4_Msk\fP   (0x1UL << \fBCAN_F2R1_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB4\fP   \fBCAN_F2R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB5_Msk\fP   (0x1UL << \fBCAN_F2R1_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB5\fP   \fBCAN_F2R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB6_Msk\fP   (0x1UL << \fBCAN_F2R1_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB6\fP   \fBCAN_F2R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB7_Msk\fP   (0x1UL << \fBCAN_F2R1_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB7\fP   \fBCAN_F2R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB8_Msk\fP   (0x1UL << \fBCAN_F2R1_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB8\fP   \fBCAN_F2R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB9_Msk\fP   (0x1UL << \fBCAN_F2R1_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB9\fP   \fBCAN_F2R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB10_Msk\fP   (0x1UL << \fBCAN_F2R1_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB10\fP   \fBCAN_F2R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB11_Msk\fP   (0x1UL << \fBCAN_F2R1_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB11\fP   \fBCAN_F2R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB12_Msk\fP   (0x1UL << \fBCAN_F2R1_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB12\fP   \fBCAN_F2R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB13_Msk\fP   (0x1UL << \fBCAN_F2R1_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB13\fP   \fBCAN_F2R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB14_Msk\fP   (0x1UL << \fBCAN_F2R1_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB14\fP   \fBCAN_F2R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB15_Msk\fP   (0x1UL << \fBCAN_F2R1_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB15\fP   \fBCAN_F2R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB16_Msk\fP   (0x1UL << \fBCAN_F2R1_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB16\fP   \fBCAN_F2R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB17_Msk\fP   (0x1UL << \fBCAN_F2R1_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB17\fP   \fBCAN_F2R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB18_Msk\fP   (0x1UL << \fBCAN_F2R1_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB18\fP   \fBCAN_F2R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB19_Msk\fP   (0x1UL << \fBCAN_F2R1_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB19\fP   \fBCAN_F2R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB20_Msk\fP   (0x1UL << \fBCAN_F2R1_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB20\fP   \fBCAN_F2R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB21_Msk\fP   (0x1UL << \fBCAN_F2R1_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB21\fP   \fBCAN_F2R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB22_Msk\fP   (0x1UL << \fBCAN_F2R1_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB22\fP   \fBCAN_F2R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB23_Msk\fP   (0x1UL << \fBCAN_F2R1_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB23\fP   \fBCAN_F2R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB24_Msk\fP   (0x1UL << \fBCAN_F2R1_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB24\fP   \fBCAN_F2R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB25_Msk\fP   (0x1UL << \fBCAN_F2R1_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB25\fP   \fBCAN_F2R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB26_Msk\fP   (0x1UL << \fBCAN_F2R1_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB26\fP   \fBCAN_F2R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB27_Msk\fP   (0x1UL << \fBCAN_F2R1_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB27\fP   \fBCAN_F2R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB28_Msk\fP   (0x1UL << \fBCAN_F2R1_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB28\fP   \fBCAN_F2R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB29_Msk\fP   (0x1UL << \fBCAN_F2R1_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB29\fP   \fBCAN_F2R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB30_Msk\fP   (0x1UL << \fBCAN_F2R1_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB30\fP   \fBCAN_F2R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB31_Msk\fP   (0x1UL << \fBCAN_F2R1_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB31\fP   \fBCAN_F2R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB0_Msk\fP   (0x1UL << \fBCAN_F3R1_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB0\fP   \fBCAN_F3R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB1_Msk\fP   (0x1UL << \fBCAN_F3R1_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB1\fP   \fBCAN_F3R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB2_Msk\fP   (0x1UL << \fBCAN_F3R1_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB2\fP   \fBCAN_F3R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB3_Msk\fP   (0x1UL << \fBCAN_F3R1_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB3\fP   \fBCAN_F3R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB4_Msk\fP   (0x1UL << \fBCAN_F3R1_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB4\fP   \fBCAN_F3R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB5_Msk\fP   (0x1UL << \fBCAN_F3R1_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB5\fP   \fBCAN_F3R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB6_Msk\fP   (0x1UL << \fBCAN_F3R1_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB6\fP   \fBCAN_F3R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB7_Msk\fP   (0x1UL << \fBCAN_F3R1_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB7\fP   \fBCAN_F3R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB8_Msk\fP   (0x1UL << \fBCAN_F3R1_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB8\fP   \fBCAN_F3R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB9_Msk\fP   (0x1UL << \fBCAN_F3R1_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB9\fP   \fBCAN_F3R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB10_Msk\fP   (0x1UL << \fBCAN_F3R1_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB10\fP   \fBCAN_F3R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB11_Msk\fP   (0x1UL << \fBCAN_F3R1_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB11\fP   \fBCAN_F3R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB12_Msk\fP   (0x1UL << \fBCAN_F3R1_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB12\fP   \fBCAN_F3R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB13_Msk\fP   (0x1UL << \fBCAN_F3R1_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB13\fP   \fBCAN_F3R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB14_Msk\fP   (0x1UL << \fBCAN_F3R1_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB14\fP   \fBCAN_F3R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB15_Msk\fP   (0x1UL << \fBCAN_F3R1_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB15\fP   \fBCAN_F3R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB16_Msk\fP   (0x1UL << \fBCAN_F3R1_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB16\fP   \fBCAN_F3R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB17_Msk\fP   (0x1UL << \fBCAN_F3R1_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB17\fP   \fBCAN_F3R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB18_Msk\fP   (0x1UL << \fBCAN_F3R1_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB18\fP   \fBCAN_F3R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB19_Msk\fP   (0x1UL << \fBCAN_F3R1_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB19\fP   \fBCAN_F3R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB20_Msk\fP   (0x1UL << \fBCAN_F3R1_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB20\fP   \fBCAN_F3R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB21_Msk\fP   (0x1UL << \fBCAN_F3R1_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB21\fP   \fBCAN_F3R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB22_Msk\fP   (0x1UL << \fBCAN_F3R1_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB22\fP   \fBCAN_F3R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB23_Msk\fP   (0x1UL << \fBCAN_F3R1_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB23\fP   \fBCAN_F3R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB24_Msk\fP   (0x1UL << \fBCAN_F3R1_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB24\fP   \fBCAN_F3R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB25_Msk\fP   (0x1UL << \fBCAN_F3R1_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB25\fP   \fBCAN_F3R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB26_Msk\fP   (0x1UL << \fBCAN_F3R1_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB26\fP   \fBCAN_F3R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB27_Msk\fP   (0x1UL << \fBCAN_F3R1_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB27\fP   \fBCAN_F3R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB28_Msk\fP   (0x1UL << \fBCAN_F3R1_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB28\fP   \fBCAN_F3R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB29_Msk\fP   (0x1UL << \fBCAN_F3R1_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB29\fP   \fBCAN_F3R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB30_Msk\fP   (0x1UL << \fBCAN_F3R1_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB30\fP   \fBCAN_F3R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB31_Msk\fP   (0x1UL << \fBCAN_F3R1_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB31\fP   \fBCAN_F3R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB0_Msk\fP   (0x1UL << \fBCAN_F4R1_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB0\fP   \fBCAN_F4R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB1_Msk\fP   (0x1UL << \fBCAN_F4R1_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB1\fP   \fBCAN_F4R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB2_Msk\fP   (0x1UL << \fBCAN_F4R1_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB2\fP   \fBCAN_F4R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB3_Msk\fP   (0x1UL << \fBCAN_F4R1_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB3\fP   \fBCAN_F4R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB4_Msk\fP   (0x1UL << \fBCAN_F4R1_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB4\fP   \fBCAN_F4R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB5_Msk\fP   (0x1UL << \fBCAN_F4R1_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB5\fP   \fBCAN_F4R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB6_Msk\fP   (0x1UL << \fBCAN_F4R1_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB6\fP   \fBCAN_F4R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB7_Msk\fP   (0x1UL << \fBCAN_F4R1_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB7\fP   \fBCAN_F4R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB8_Msk\fP   (0x1UL << \fBCAN_F4R1_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB8\fP   \fBCAN_F4R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB9_Msk\fP   (0x1UL << \fBCAN_F4R1_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB9\fP   \fBCAN_F4R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB10_Msk\fP   (0x1UL << \fBCAN_F4R1_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB10\fP   \fBCAN_F4R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB11_Msk\fP   (0x1UL << \fBCAN_F4R1_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB11\fP   \fBCAN_F4R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB12_Msk\fP   (0x1UL << \fBCAN_F4R1_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB12\fP   \fBCAN_F4R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB13_Msk\fP   (0x1UL << \fBCAN_F4R1_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB13\fP   \fBCAN_F4R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB14_Msk\fP   (0x1UL << \fBCAN_F4R1_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB14\fP   \fBCAN_F4R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB15_Msk\fP   (0x1UL << \fBCAN_F4R1_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB15\fP   \fBCAN_F4R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB16_Msk\fP   (0x1UL << \fBCAN_F4R1_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB16\fP   \fBCAN_F4R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB17_Msk\fP   (0x1UL << \fBCAN_F4R1_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB17\fP   \fBCAN_F4R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB18_Msk\fP   (0x1UL << \fBCAN_F4R1_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB18\fP   \fBCAN_F4R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB19_Msk\fP   (0x1UL << \fBCAN_F4R1_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB19\fP   \fBCAN_F4R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB20_Msk\fP   (0x1UL << \fBCAN_F4R1_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB20\fP   \fBCAN_F4R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB21_Msk\fP   (0x1UL << \fBCAN_F4R1_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB21\fP   \fBCAN_F4R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB22_Msk\fP   (0x1UL << \fBCAN_F4R1_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB22\fP   \fBCAN_F4R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB23_Msk\fP   (0x1UL << \fBCAN_F4R1_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB23\fP   \fBCAN_F4R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB24_Msk\fP   (0x1UL << \fBCAN_F4R1_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB24\fP   \fBCAN_F4R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB25_Msk\fP   (0x1UL << \fBCAN_F4R1_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB25\fP   \fBCAN_F4R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB26_Msk\fP   (0x1UL << \fBCAN_F4R1_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB26\fP   \fBCAN_F4R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB27_Msk\fP   (0x1UL << \fBCAN_F4R1_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB27\fP   \fBCAN_F4R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB28_Msk\fP   (0x1UL << \fBCAN_F4R1_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB28\fP   \fBCAN_F4R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB29_Msk\fP   (0x1UL << \fBCAN_F4R1_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB29\fP   \fBCAN_F4R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB30_Msk\fP   (0x1UL << \fBCAN_F4R1_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB30\fP   \fBCAN_F4R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB31_Msk\fP   (0x1UL << \fBCAN_F4R1_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB31\fP   \fBCAN_F4R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB0_Msk\fP   (0x1UL << \fBCAN_F5R1_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB0\fP   \fBCAN_F5R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB1_Msk\fP   (0x1UL << \fBCAN_F5R1_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB1\fP   \fBCAN_F5R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB2_Msk\fP   (0x1UL << \fBCAN_F5R1_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB2\fP   \fBCAN_F5R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB3_Msk\fP   (0x1UL << \fBCAN_F5R1_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB3\fP   \fBCAN_F5R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB4_Msk\fP   (0x1UL << \fBCAN_F5R1_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB4\fP   \fBCAN_F5R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB5_Msk\fP   (0x1UL << \fBCAN_F5R1_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB5\fP   \fBCAN_F5R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB6_Msk\fP   (0x1UL << \fBCAN_F5R1_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB6\fP   \fBCAN_F5R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB7_Msk\fP   (0x1UL << \fBCAN_F5R1_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB7\fP   \fBCAN_F5R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB8_Msk\fP   (0x1UL << \fBCAN_F5R1_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB8\fP   \fBCAN_F5R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB9_Msk\fP   (0x1UL << \fBCAN_F5R1_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB9\fP   \fBCAN_F5R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB10_Msk\fP   (0x1UL << \fBCAN_F5R1_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB10\fP   \fBCAN_F5R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB11_Msk\fP   (0x1UL << \fBCAN_F5R1_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB11\fP   \fBCAN_F5R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB12_Msk\fP   (0x1UL << \fBCAN_F5R1_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB12\fP   \fBCAN_F5R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB13_Msk\fP   (0x1UL << \fBCAN_F5R1_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB13\fP   \fBCAN_F5R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB14_Msk\fP   (0x1UL << \fBCAN_F5R1_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB14\fP   \fBCAN_F5R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB15_Msk\fP   (0x1UL << \fBCAN_F5R1_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB15\fP   \fBCAN_F5R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB16_Msk\fP   (0x1UL << \fBCAN_F5R1_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB16\fP   \fBCAN_F5R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB17_Msk\fP   (0x1UL << \fBCAN_F5R1_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB17\fP   \fBCAN_F5R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB18_Msk\fP   (0x1UL << \fBCAN_F5R1_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB18\fP   \fBCAN_F5R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB19_Msk\fP   (0x1UL << \fBCAN_F5R1_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB19\fP   \fBCAN_F5R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB20_Msk\fP   (0x1UL << \fBCAN_F5R1_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB20\fP   \fBCAN_F5R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB21_Msk\fP   (0x1UL << \fBCAN_F5R1_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB21\fP   \fBCAN_F5R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB22_Msk\fP   (0x1UL << \fBCAN_F5R1_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB22\fP   \fBCAN_F5R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB23_Msk\fP   (0x1UL << \fBCAN_F5R1_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB23\fP   \fBCAN_F5R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB24_Msk\fP   (0x1UL << \fBCAN_F5R1_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB24\fP   \fBCAN_F5R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB25_Msk\fP   (0x1UL << \fBCAN_F5R1_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB25\fP   \fBCAN_F5R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB26_Msk\fP   (0x1UL << \fBCAN_F5R1_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB26\fP   \fBCAN_F5R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB27_Msk\fP   (0x1UL << \fBCAN_F5R1_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB27\fP   \fBCAN_F5R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB28_Msk\fP   (0x1UL << \fBCAN_F5R1_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB28\fP   \fBCAN_F5R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB29_Msk\fP   (0x1UL << \fBCAN_F5R1_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB29\fP   \fBCAN_F5R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB30_Msk\fP   (0x1UL << \fBCAN_F5R1_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB30\fP   \fBCAN_F5R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB31_Msk\fP   (0x1UL << \fBCAN_F5R1_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB31\fP   \fBCAN_F5R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB0_Msk\fP   (0x1UL << \fBCAN_F6R1_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB0\fP   \fBCAN_F6R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB1_Msk\fP   (0x1UL << \fBCAN_F6R1_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB1\fP   \fBCAN_F6R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB2_Msk\fP   (0x1UL << \fBCAN_F6R1_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB2\fP   \fBCAN_F6R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB3_Msk\fP   (0x1UL << \fBCAN_F6R1_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB3\fP   \fBCAN_F6R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB4_Msk\fP   (0x1UL << \fBCAN_F6R1_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB4\fP   \fBCAN_F6R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB5_Msk\fP   (0x1UL << \fBCAN_F6R1_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB5\fP   \fBCAN_F6R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB6_Msk\fP   (0x1UL << \fBCAN_F6R1_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB6\fP   \fBCAN_F6R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB7_Msk\fP   (0x1UL << \fBCAN_F6R1_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB7\fP   \fBCAN_F6R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB8_Msk\fP   (0x1UL << \fBCAN_F6R1_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB8\fP   \fBCAN_F6R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB9_Msk\fP   (0x1UL << \fBCAN_F6R1_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB9\fP   \fBCAN_F6R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB10_Msk\fP   (0x1UL << \fBCAN_F6R1_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB10\fP   \fBCAN_F6R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB11_Msk\fP   (0x1UL << \fBCAN_F6R1_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB11\fP   \fBCAN_F6R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB12_Msk\fP   (0x1UL << \fBCAN_F6R1_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB12\fP   \fBCAN_F6R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB13_Msk\fP   (0x1UL << \fBCAN_F6R1_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB13\fP   \fBCAN_F6R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB14_Msk\fP   (0x1UL << \fBCAN_F6R1_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB14\fP   \fBCAN_F6R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB15_Msk\fP   (0x1UL << \fBCAN_F6R1_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB15\fP   \fBCAN_F6R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB16_Msk\fP   (0x1UL << \fBCAN_F6R1_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB16\fP   \fBCAN_F6R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB17_Msk\fP   (0x1UL << \fBCAN_F6R1_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB17\fP   \fBCAN_F6R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB18_Msk\fP   (0x1UL << \fBCAN_F6R1_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB18\fP   \fBCAN_F6R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB19_Msk\fP   (0x1UL << \fBCAN_F6R1_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB19\fP   \fBCAN_F6R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB20_Msk\fP   (0x1UL << \fBCAN_F6R1_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB20\fP   \fBCAN_F6R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB21_Msk\fP   (0x1UL << \fBCAN_F6R1_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB21\fP   \fBCAN_F6R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB22_Msk\fP   (0x1UL << \fBCAN_F6R1_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB22\fP   \fBCAN_F6R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB23_Msk\fP   (0x1UL << \fBCAN_F6R1_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB23\fP   \fBCAN_F6R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB24_Msk\fP   (0x1UL << \fBCAN_F6R1_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB24\fP   \fBCAN_F6R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB25_Msk\fP   (0x1UL << \fBCAN_F6R1_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB25\fP   \fBCAN_F6R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB26_Msk\fP   (0x1UL << \fBCAN_F6R1_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB26\fP   \fBCAN_F6R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB27_Msk\fP   (0x1UL << \fBCAN_F6R1_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB27\fP   \fBCAN_F6R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB28_Msk\fP   (0x1UL << \fBCAN_F6R1_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB28\fP   \fBCAN_F6R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB29_Msk\fP   (0x1UL << \fBCAN_F6R1_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB29\fP   \fBCAN_F6R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB30_Msk\fP   (0x1UL << \fBCAN_F6R1_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB30\fP   \fBCAN_F6R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB31_Msk\fP   (0x1UL << \fBCAN_F6R1_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB31\fP   \fBCAN_F6R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB0_Msk\fP   (0x1UL << \fBCAN_F7R1_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB0\fP   \fBCAN_F7R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB1_Msk\fP   (0x1UL << \fBCAN_F7R1_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB1\fP   \fBCAN_F7R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB2_Msk\fP   (0x1UL << \fBCAN_F7R1_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB2\fP   \fBCAN_F7R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB3_Msk\fP   (0x1UL << \fBCAN_F7R1_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB3\fP   \fBCAN_F7R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB4_Msk\fP   (0x1UL << \fBCAN_F7R1_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB4\fP   \fBCAN_F7R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB5_Msk\fP   (0x1UL << \fBCAN_F7R1_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB5\fP   \fBCAN_F7R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB6_Msk\fP   (0x1UL << \fBCAN_F7R1_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB6\fP   \fBCAN_F7R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB7_Msk\fP   (0x1UL << \fBCAN_F7R1_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB7\fP   \fBCAN_F7R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB8_Msk\fP   (0x1UL << \fBCAN_F7R1_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB8\fP   \fBCAN_F7R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB9_Msk\fP   (0x1UL << \fBCAN_F7R1_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB9\fP   \fBCAN_F7R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB10_Msk\fP   (0x1UL << \fBCAN_F7R1_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB10\fP   \fBCAN_F7R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB11_Msk\fP   (0x1UL << \fBCAN_F7R1_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB11\fP   \fBCAN_F7R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB12_Msk\fP   (0x1UL << \fBCAN_F7R1_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB12\fP   \fBCAN_F7R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB13_Msk\fP   (0x1UL << \fBCAN_F7R1_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB13\fP   \fBCAN_F7R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB14_Msk\fP   (0x1UL << \fBCAN_F7R1_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB14\fP   \fBCAN_F7R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB15_Msk\fP   (0x1UL << \fBCAN_F7R1_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB15\fP   \fBCAN_F7R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB16_Msk\fP   (0x1UL << \fBCAN_F7R1_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB16\fP   \fBCAN_F7R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB17_Msk\fP   (0x1UL << \fBCAN_F7R1_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB17\fP   \fBCAN_F7R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB18_Msk\fP   (0x1UL << \fBCAN_F7R1_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB18\fP   \fBCAN_F7R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB19_Msk\fP   (0x1UL << \fBCAN_F7R1_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB19\fP   \fBCAN_F7R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB20_Msk\fP   (0x1UL << \fBCAN_F7R1_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB20\fP   \fBCAN_F7R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB21_Msk\fP   (0x1UL << \fBCAN_F7R1_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB21\fP   \fBCAN_F7R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB22_Msk\fP   (0x1UL << \fBCAN_F7R1_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB22\fP   \fBCAN_F7R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB23_Msk\fP   (0x1UL << \fBCAN_F7R1_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB23\fP   \fBCAN_F7R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB24_Msk\fP   (0x1UL << \fBCAN_F7R1_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB24\fP   \fBCAN_F7R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB25_Msk\fP   (0x1UL << \fBCAN_F7R1_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB25\fP   \fBCAN_F7R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB26_Msk\fP   (0x1UL << \fBCAN_F7R1_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB26\fP   \fBCAN_F7R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB27_Msk\fP   (0x1UL << \fBCAN_F7R1_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB27\fP   \fBCAN_F7R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB28_Msk\fP   (0x1UL << \fBCAN_F7R1_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB28\fP   \fBCAN_F7R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB29_Msk\fP   (0x1UL << \fBCAN_F7R1_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB29\fP   \fBCAN_F7R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB30_Msk\fP   (0x1UL << \fBCAN_F7R1_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB30\fP   \fBCAN_F7R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB31_Msk\fP   (0x1UL << \fBCAN_F7R1_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB31\fP   \fBCAN_F7R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB0_Msk\fP   (0x1UL << \fBCAN_F8R1_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB0\fP   \fBCAN_F8R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB1_Msk\fP   (0x1UL << \fBCAN_F8R1_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB1\fP   \fBCAN_F8R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB2_Msk\fP   (0x1UL << \fBCAN_F8R1_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB2\fP   \fBCAN_F8R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB3_Msk\fP   (0x1UL << \fBCAN_F8R1_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB3\fP   \fBCAN_F8R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB4_Msk\fP   (0x1UL << \fBCAN_F8R1_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB4\fP   \fBCAN_F8R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB5_Msk\fP   (0x1UL << \fBCAN_F8R1_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB5\fP   \fBCAN_F8R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB6_Msk\fP   (0x1UL << \fBCAN_F8R1_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB6\fP   \fBCAN_F8R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB7_Msk\fP   (0x1UL << \fBCAN_F8R1_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB7\fP   \fBCAN_F8R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB8_Msk\fP   (0x1UL << \fBCAN_F8R1_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB8\fP   \fBCAN_F8R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB9_Msk\fP   (0x1UL << \fBCAN_F8R1_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB9\fP   \fBCAN_F8R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB10_Msk\fP   (0x1UL << \fBCAN_F8R1_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB10\fP   \fBCAN_F8R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB11_Msk\fP   (0x1UL << \fBCAN_F8R1_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB11\fP   \fBCAN_F8R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB12_Msk\fP   (0x1UL << \fBCAN_F8R1_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB12\fP   \fBCAN_F8R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB13_Msk\fP   (0x1UL << \fBCAN_F8R1_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB13\fP   \fBCAN_F8R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB14_Msk\fP   (0x1UL << \fBCAN_F8R1_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB14\fP   \fBCAN_F8R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB15_Msk\fP   (0x1UL << \fBCAN_F8R1_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB15\fP   \fBCAN_F8R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB16_Msk\fP   (0x1UL << \fBCAN_F8R1_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB16\fP   \fBCAN_F8R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB17_Msk\fP   (0x1UL << \fBCAN_F8R1_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB17\fP   \fBCAN_F8R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB18_Msk\fP   (0x1UL << \fBCAN_F8R1_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB18\fP   \fBCAN_F8R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB19_Msk\fP   (0x1UL << \fBCAN_F8R1_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB19\fP   \fBCAN_F8R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB20_Msk\fP   (0x1UL << \fBCAN_F8R1_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB20\fP   \fBCAN_F8R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB21_Msk\fP   (0x1UL << \fBCAN_F8R1_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB21\fP   \fBCAN_F8R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB22_Msk\fP   (0x1UL << \fBCAN_F8R1_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB22\fP   \fBCAN_F8R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB23_Msk\fP   (0x1UL << \fBCAN_F8R1_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB23\fP   \fBCAN_F8R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB24_Msk\fP   (0x1UL << \fBCAN_F8R1_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB24\fP   \fBCAN_F8R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB25_Msk\fP   (0x1UL << \fBCAN_F8R1_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB25\fP   \fBCAN_F8R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB26_Msk\fP   (0x1UL << \fBCAN_F8R1_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB26\fP   \fBCAN_F8R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB27_Msk\fP   (0x1UL << \fBCAN_F8R1_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB27\fP   \fBCAN_F8R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB28_Msk\fP   (0x1UL << \fBCAN_F8R1_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB28\fP   \fBCAN_F8R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB29_Msk\fP   (0x1UL << \fBCAN_F8R1_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB29\fP   \fBCAN_F8R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB30_Msk\fP   (0x1UL << \fBCAN_F8R1_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB30\fP   \fBCAN_F8R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB31_Msk\fP   (0x1UL << \fBCAN_F8R1_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB31\fP   \fBCAN_F8R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB0_Msk\fP   (0x1UL << \fBCAN_F9R1_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB0\fP   \fBCAN_F9R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB1_Msk\fP   (0x1UL << \fBCAN_F9R1_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB1\fP   \fBCAN_F9R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB2_Msk\fP   (0x1UL << \fBCAN_F9R1_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB2\fP   \fBCAN_F9R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB3_Msk\fP   (0x1UL << \fBCAN_F9R1_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB3\fP   \fBCAN_F9R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB4_Msk\fP   (0x1UL << \fBCAN_F9R1_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB4\fP   \fBCAN_F9R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB5_Msk\fP   (0x1UL << \fBCAN_F9R1_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB5\fP   \fBCAN_F9R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB6_Msk\fP   (0x1UL << \fBCAN_F9R1_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB6\fP   \fBCAN_F9R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB7_Msk\fP   (0x1UL << \fBCAN_F9R1_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB7\fP   \fBCAN_F9R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB8_Msk\fP   (0x1UL << \fBCAN_F9R1_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB8\fP   \fBCAN_F9R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB9_Msk\fP   (0x1UL << \fBCAN_F9R1_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB9\fP   \fBCAN_F9R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB10_Msk\fP   (0x1UL << \fBCAN_F9R1_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB10\fP   \fBCAN_F9R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB11_Msk\fP   (0x1UL << \fBCAN_F9R1_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB11\fP   \fBCAN_F9R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB12_Msk\fP   (0x1UL << \fBCAN_F9R1_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB12\fP   \fBCAN_F9R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB13_Msk\fP   (0x1UL << \fBCAN_F9R1_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB13\fP   \fBCAN_F9R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB14_Msk\fP   (0x1UL << \fBCAN_F9R1_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB14\fP   \fBCAN_F9R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB15_Msk\fP   (0x1UL << \fBCAN_F9R1_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB15\fP   \fBCAN_F9R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB16_Msk\fP   (0x1UL << \fBCAN_F9R1_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB16\fP   \fBCAN_F9R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB17_Msk\fP   (0x1UL << \fBCAN_F9R1_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB17\fP   \fBCAN_F9R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB18_Msk\fP   (0x1UL << \fBCAN_F9R1_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB18\fP   \fBCAN_F9R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB19_Msk\fP   (0x1UL << \fBCAN_F9R1_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB19\fP   \fBCAN_F9R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB20_Msk\fP   (0x1UL << \fBCAN_F9R1_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB20\fP   \fBCAN_F9R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB21_Msk\fP   (0x1UL << \fBCAN_F9R1_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB21\fP   \fBCAN_F9R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB22_Msk\fP   (0x1UL << \fBCAN_F9R1_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB22\fP   \fBCAN_F9R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB23_Msk\fP   (0x1UL << \fBCAN_F9R1_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB23\fP   \fBCAN_F9R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB24_Msk\fP   (0x1UL << \fBCAN_F9R1_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB24\fP   \fBCAN_F9R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB25_Msk\fP   (0x1UL << \fBCAN_F9R1_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB25\fP   \fBCAN_F9R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB26_Msk\fP   (0x1UL << \fBCAN_F9R1_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB26\fP   \fBCAN_F9R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB27_Msk\fP   (0x1UL << \fBCAN_F9R1_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB27\fP   \fBCAN_F9R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB28_Msk\fP   (0x1UL << \fBCAN_F9R1_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB28\fP   \fBCAN_F9R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB29_Msk\fP   (0x1UL << \fBCAN_F9R1_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB29\fP   \fBCAN_F9R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB30_Msk\fP   (0x1UL << \fBCAN_F9R1_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB30\fP   \fBCAN_F9R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB31_Msk\fP   (0x1UL << \fBCAN_F9R1_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB31\fP   \fBCAN_F9R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB0_Msk\fP   (0x1UL << \fBCAN_F10R1_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB0\fP   \fBCAN_F10R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB1_Msk\fP   (0x1UL << \fBCAN_F10R1_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB1\fP   \fBCAN_F10R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB2_Msk\fP   (0x1UL << \fBCAN_F10R1_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB2\fP   \fBCAN_F10R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB3_Msk\fP   (0x1UL << \fBCAN_F10R1_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB3\fP   \fBCAN_F10R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB4_Msk\fP   (0x1UL << \fBCAN_F10R1_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB4\fP   \fBCAN_F10R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB5_Msk\fP   (0x1UL << \fBCAN_F10R1_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB5\fP   \fBCAN_F10R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB6_Msk\fP   (0x1UL << \fBCAN_F10R1_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB6\fP   \fBCAN_F10R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB7_Msk\fP   (0x1UL << \fBCAN_F10R1_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB7\fP   \fBCAN_F10R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB8_Msk\fP   (0x1UL << \fBCAN_F10R1_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB8\fP   \fBCAN_F10R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB9_Msk\fP   (0x1UL << \fBCAN_F10R1_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB9\fP   \fBCAN_F10R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB10_Msk\fP   (0x1UL << \fBCAN_F10R1_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB10\fP   \fBCAN_F10R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB11_Msk\fP   (0x1UL << \fBCAN_F10R1_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB11\fP   \fBCAN_F10R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB12_Msk\fP   (0x1UL << \fBCAN_F10R1_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB12\fP   \fBCAN_F10R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB13_Msk\fP   (0x1UL << \fBCAN_F10R1_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB13\fP   \fBCAN_F10R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB14_Msk\fP   (0x1UL << \fBCAN_F10R1_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB14\fP   \fBCAN_F10R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB15_Msk\fP   (0x1UL << \fBCAN_F10R1_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB15\fP   \fBCAN_F10R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB16_Msk\fP   (0x1UL << \fBCAN_F10R1_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB16\fP   \fBCAN_F10R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB17_Msk\fP   (0x1UL << \fBCAN_F10R1_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB17\fP   \fBCAN_F10R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB18_Msk\fP   (0x1UL << \fBCAN_F10R1_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB18\fP   \fBCAN_F10R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB19_Msk\fP   (0x1UL << \fBCAN_F10R1_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB19\fP   \fBCAN_F10R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB20_Msk\fP   (0x1UL << \fBCAN_F10R1_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB20\fP   \fBCAN_F10R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB21_Msk\fP   (0x1UL << \fBCAN_F10R1_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB21\fP   \fBCAN_F10R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB22_Msk\fP   (0x1UL << \fBCAN_F10R1_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB22\fP   \fBCAN_F10R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB23_Msk\fP   (0x1UL << \fBCAN_F10R1_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB23\fP   \fBCAN_F10R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB24_Msk\fP   (0x1UL << \fBCAN_F10R1_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB24\fP   \fBCAN_F10R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB25_Msk\fP   (0x1UL << \fBCAN_F10R1_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB25\fP   \fBCAN_F10R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB26_Msk\fP   (0x1UL << \fBCAN_F10R1_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB26\fP   \fBCAN_F10R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB27_Msk\fP   (0x1UL << \fBCAN_F10R1_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB27\fP   \fBCAN_F10R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB28_Msk\fP   (0x1UL << \fBCAN_F10R1_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB28\fP   \fBCAN_F10R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB29_Msk\fP   (0x1UL << \fBCAN_F10R1_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB29\fP   \fBCAN_F10R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB30_Msk\fP   (0x1UL << \fBCAN_F10R1_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB30\fP   \fBCAN_F10R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB31_Msk\fP   (0x1UL << \fBCAN_F10R1_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB31\fP   \fBCAN_F10R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB0_Msk\fP   (0x1UL << \fBCAN_F11R1_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB0\fP   \fBCAN_F11R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB1_Msk\fP   (0x1UL << \fBCAN_F11R1_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB1\fP   \fBCAN_F11R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB2_Msk\fP   (0x1UL << \fBCAN_F11R1_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB2\fP   \fBCAN_F11R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB3_Msk\fP   (0x1UL << \fBCAN_F11R1_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB3\fP   \fBCAN_F11R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB4_Msk\fP   (0x1UL << \fBCAN_F11R1_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB4\fP   \fBCAN_F11R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB5_Msk\fP   (0x1UL << \fBCAN_F11R1_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB5\fP   \fBCAN_F11R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB6_Msk\fP   (0x1UL << \fBCAN_F11R1_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB6\fP   \fBCAN_F11R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB7_Msk\fP   (0x1UL << \fBCAN_F11R1_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB7\fP   \fBCAN_F11R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB8_Msk\fP   (0x1UL << \fBCAN_F11R1_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB8\fP   \fBCAN_F11R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB9_Msk\fP   (0x1UL << \fBCAN_F11R1_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB9\fP   \fBCAN_F11R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB10_Msk\fP   (0x1UL << \fBCAN_F11R1_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB10\fP   \fBCAN_F11R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB11_Msk\fP   (0x1UL << \fBCAN_F11R1_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB11\fP   \fBCAN_F11R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB12_Msk\fP   (0x1UL << \fBCAN_F11R1_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB12\fP   \fBCAN_F11R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB13_Msk\fP   (0x1UL << \fBCAN_F11R1_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB13\fP   \fBCAN_F11R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB14_Msk\fP   (0x1UL << \fBCAN_F11R1_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB14\fP   \fBCAN_F11R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB15_Msk\fP   (0x1UL << \fBCAN_F11R1_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB15\fP   \fBCAN_F11R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB16_Msk\fP   (0x1UL << \fBCAN_F11R1_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB16\fP   \fBCAN_F11R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB17_Msk\fP   (0x1UL << \fBCAN_F11R1_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB17\fP   \fBCAN_F11R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB18_Msk\fP   (0x1UL << \fBCAN_F11R1_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB18\fP   \fBCAN_F11R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB19_Msk\fP   (0x1UL << \fBCAN_F11R1_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB19\fP   \fBCAN_F11R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB20_Msk\fP   (0x1UL << \fBCAN_F11R1_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB20\fP   \fBCAN_F11R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB21_Msk\fP   (0x1UL << \fBCAN_F11R1_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB21\fP   \fBCAN_F11R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB22_Msk\fP   (0x1UL << \fBCAN_F11R1_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB22\fP   \fBCAN_F11R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB23_Msk\fP   (0x1UL << \fBCAN_F11R1_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB23\fP   \fBCAN_F11R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB24_Msk\fP   (0x1UL << \fBCAN_F11R1_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB24\fP   \fBCAN_F11R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB25_Msk\fP   (0x1UL << \fBCAN_F11R1_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB25\fP   \fBCAN_F11R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB26_Msk\fP   (0x1UL << \fBCAN_F11R1_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB26\fP   \fBCAN_F11R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB27_Msk\fP   (0x1UL << \fBCAN_F11R1_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB27\fP   \fBCAN_F11R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB28_Msk\fP   (0x1UL << \fBCAN_F11R1_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB28\fP   \fBCAN_F11R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB29_Msk\fP   (0x1UL << \fBCAN_F11R1_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB29\fP   \fBCAN_F11R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB30_Msk\fP   (0x1UL << \fBCAN_F11R1_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB30\fP   \fBCAN_F11R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB31_Msk\fP   (0x1UL << \fBCAN_F11R1_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB31\fP   \fBCAN_F11R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB0_Msk\fP   (0x1UL << \fBCAN_F12R1_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB0\fP   \fBCAN_F12R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB1_Msk\fP   (0x1UL << \fBCAN_F12R1_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB1\fP   \fBCAN_F12R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB2_Msk\fP   (0x1UL << \fBCAN_F12R1_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB2\fP   \fBCAN_F12R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB3_Msk\fP   (0x1UL << \fBCAN_F12R1_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB3\fP   \fBCAN_F12R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB4_Msk\fP   (0x1UL << \fBCAN_F12R1_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB4\fP   \fBCAN_F12R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB5_Msk\fP   (0x1UL << \fBCAN_F12R1_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB5\fP   \fBCAN_F12R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB6_Msk\fP   (0x1UL << \fBCAN_F12R1_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB6\fP   \fBCAN_F12R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB7_Msk\fP   (0x1UL << \fBCAN_F12R1_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB7\fP   \fBCAN_F12R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB8_Msk\fP   (0x1UL << \fBCAN_F12R1_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB8\fP   \fBCAN_F12R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB9_Msk\fP   (0x1UL << \fBCAN_F12R1_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB9\fP   \fBCAN_F12R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB10_Msk\fP   (0x1UL << \fBCAN_F12R1_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB10\fP   \fBCAN_F12R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB11_Msk\fP   (0x1UL << \fBCAN_F12R1_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB11\fP   \fBCAN_F12R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB12_Msk\fP   (0x1UL << \fBCAN_F12R1_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB12\fP   \fBCAN_F12R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB13_Msk\fP   (0x1UL << \fBCAN_F12R1_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB13\fP   \fBCAN_F12R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB14_Msk\fP   (0x1UL << \fBCAN_F12R1_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB14\fP   \fBCAN_F12R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB15_Msk\fP   (0x1UL << \fBCAN_F12R1_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB15\fP   \fBCAN_F12R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB16_Msk\fP   (0x1UL << \fBCAN_F12R1_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB16\fP   \fBCAN_F12R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB17_Msk\fP   (0x1UL << \fBCAN_F12R1_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB17\fP   \fBCAN_F12R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB18_Msk\fP   (0x1UL << \fBCAN_F12R1_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB18\fP   \fBCAN_F12R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB19_Msk\fP   (0x1UL << \fBCAN_F12R1_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB19\fP   \fBCAN_F12R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB20_Msk\fP   (0x1UL << \fBCAN_F12R1_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB20\fP   \fBCAN_F12R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB21_Msk\fP   (0x1UL << \fBCAN_F12R1_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB21\fP   \fBCAN_F12R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB22_Msk\fP   (0x1UL << \fBCAN_F12R1_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB22\fP   \fBCAN_F12R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB23_Msk\fP   (0x1UL << \fBCAN_F12R1_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB23\fP   \fBCAN_F12R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB24_Msk\fP   (0x1UL << \fBCAN_F12R1_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB24\fP   \fBCAN_F12R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB25_Msk\fP   (0x1UL << \fBCAN_F12R1_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB25\fP   \fBCAN_F12R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB26_Msk\fP   (0x1UL << \fBCAN_F12R1_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB26\fP   \fBCAN_F12R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB27_Msk\fP   (0x1UL << \fBCAN_F12R1_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB27\fP   \fBCAN_F12R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB28_Msk\fP   (0x1UL << \fBCAN_F12R1_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB28\fP   \fBCAN_F12R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB29_Msk\fP   (0x1UL << \fBCAN_F12R1_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB29\fP   \fBCAN_F12R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB30_Msk\fP   (0x1UL << \fBCAN_F12R1_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB30\fP   \fBCAN_F12R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB31_Msk\fP   (0x1UL << \fBCAN_F12R1_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB31\fP   \fBCAN_F12R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB0_Msk\fP   (0x1UL << \fBCAN_F13R1_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB0\fP   \fBCAN_F13R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB1_Msk\fP   (0x1UL << \fBCAN_F13R1_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB1\fP   \fBCAN_F13R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB2_Msk\fP   (0x1UL << \fBCAN_F13R1_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB2\fP   \fBCAN_F13R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB3_Msk\fP   (0x1UL << \fBCAN_F13R1_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB3\fP   \fBCAN_F13R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB4_Msk\fP   (0x1UL << \fBCAN_F13R1_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB4\fP   \fBCAN_F13R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB5_Msk\fP   (0x1UL << \fBCAN_F13R1_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB5\fP   \fBCAN_F13R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB6_Msk\fP   (0x1UL << \fBCAN_F13R1_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB6\fP   \fBCAN_F13R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB7_Msk\fP   (0x1UL << \fBCAN_F13R1_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB7\fP   \fBCAN_F13R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB8_Msk\fP   (0x1UL << \fBCAN_F13R1_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB8\fP   \fBCAN_F13R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB9_Msk\fP   (0x1UL << \fBCAN_F13R1_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB9\fP   \fBCAN_F13R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB10_Msk\fP   (0x1UL << \fBCAN_F13R1_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB10\fP   \fBCAN_F13R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB11_Msk\fP   (0x1UL << \fBCAN_F13R1_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB11\fP   \fBCAN_F13R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB12_Msk\fP   (0x1UL << \fBCAN_F13R1_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB12\fP   \fBCAN_F13R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB13_Msk\fP   (0x1UL << \fBCAN_F13R1_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB13\fP   \fBCAN_F13R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB14_Msk\fP   (0x1UL << \fBCAN_F13R1_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB14\fP   \fBCAN_F13R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB15_Msk\fP   (0x1UL << \fBCAN_F13R1_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB15\fP   \fBCAN_F13R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB16_Msk\fP   (0x1UL << \fBCAN_F13R1_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB16\fP   \fBCAN_F13R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB17_Msk\fP   (0x1UL << \fBCAN_F13R1_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB17\fP   \fBCAN_F13R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB18_Msk\fP   (0x1UL << \fBCAN_F13R1_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB18\fP   \fBCAN_F13R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB19_Msk\fP   (0x1UL << \fBCAN_F13R1_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB19\fP   \fBCAN_F13R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB20_Msk\fP   (0x1UL << \fBCAN_F13R1_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB20\fP   \fBCAN_F13R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB21_Msk\fP   (0x1UL << \fBCAN_F13R1_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB21\fP   \fBCAN_F13R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB22_Msk\fP   (0x1UL << \fBCAN_F13R1_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB22\fP   \fBCAN_F13R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB23_Msk\fP   (0x1UL << \fBCAN_F13R1_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB23\fP   \fBCAN_F13R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB24_Msk\fP   (0x1UL << \fBCAN_F13R1_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB24\fP   \fBCAN_F13R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB25_Msk\fP   (0x1UL << \fBCAN_F13R1_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB25\fP   \fBCAN_F13R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB26_Msk\fP   (0x1UL << \fBCAN_F13R1_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB26\fP   \fBCAN_F13R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB27_Msk\fP   (0x1UL << \fBCAN_F13R1_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB27\fP   \fBCAN_F13R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB28_Msk\fP   (0x1UL << \fBCAN_F13R1_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB28\fP   \fBCAN_F13R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB29_Msk\fP   (0x1UL << \fBCAN_F13R1_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB29\fP   \fBCAN_F13R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB30_Msk\fP   (0x1UL << \fBCAN_F13R1_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB30\fP   \fBCAN_F13R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB31_Msk\fP   (0x1UL << \fBCAN_F13R1_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB31\fP   \fBCAN_F13R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB0_Msk\fP   (0x1UL << \fBCAN_F0R2_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB0\fP   \fBCAN_F0R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB1_Msk\fP   (0x1UL << \fBCAN_F0R2_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB1\fP   \fBCAN_F0R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB2_Msk\fP   (0x1UL << \fBCAN_F0R2_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB2\fP   \fBCAN_F0R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB3_Msk\fP   (0x1UL << \fBCAN_F0R2_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB3\fP   \fBCAN_F0R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB4_Msk\fP   (0x1UL << \fBCAN_F0R2_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB4\fP   \fBCAN_F0R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB5_Msk\fP   (0x1UL << \fBCAN_F0R2_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB5\fP   \fBCAN_F0R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB6_Msk\fP   (0x1UL << \fBCAN_F0R2_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB6\fP   \fBCAN_F0R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB7_Msk\fP   (0x1UL << \fBCAN_F0R2_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB7\fP   \fBCAN_F0R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB8_Msk\fP   (0x1UL << \fBCAN_F0R2_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB8\fP   \fBCAN_F0R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB9_Msk\fP   (0x1UL << \fBCAN_F0R2_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB9\fP   \fBCAN_F0R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB10_Msk\fP   (0x1UL << \fBCAN_F0R2_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB10\fP   \fBCAN_F0R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB11_Msk\fP   (0x1UL << \fBCAN_F0R2_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB11\fP   \fBCAN_F0R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB12_Msk\fP   (0x1UL << \fBCAN_F0R2_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB12\fP   \fBCAN_F0R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB13_Msk\fP   (0x1UL << \fBCAN_F0R2_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB13\fP   \fBCAN_F0R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB14_Msk\fP   (0x1UL << \fBCAN_F0R2_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB14\fP   \fBCAN_F0R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB15_Msk\fP   (0x1UL << \fBCAN_F0R2_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB15\fP   \fBCAN_F0R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB16_Msk\fP   (0x1UL << \fBCAN_F0R2_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB16\fP   \fBCAN_F0R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB17_Msk\fP   (0x1UL << \fBCAN_F0R2_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB17\fP   \fBCAN_F0R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB18_Msk\fP   (0x1UL << \fBCAN_F0R2_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB18\fP   \fBCAN_F0R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB19_Msk\fP   (0x1UL << \fBCAN_F0R2_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB19\fP   \fBCAN_F0R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB20_Msk\fP   (0x1UL << \fBCAN_F0R2_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB20\fP   \fBCAN_F0R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB21_Msk\fP   (0x1UL << \fBCAN_F0R2_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB21\fP   \fBCAN_F0R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB22_Msk\fP   (0x1UL << \fBCAN_F0R2_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB22\fP   \fBCAN_F0R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB23_Msk\fP   (0x1UL << \fBCAN_F0R2_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB23\fP   \fBCAN_F0R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB24_Msk\fP   (0x1UL << \fBCAN_F0R2_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB24\fP   \fBCAN_F0R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB25_Msk\fP   (0x1UL << \fBCAN_F0R2_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB25\fP   \fBCAN_F0R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB26_Msk\fP   (0x1UL << \fBCAN_F0R2_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB26\fP   \fBCAN_F0R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB27_Msk\fP   (0x1UL << \fBCAN_F0R2_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB27\fP   \fBCAN_F0R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB28_Msk\fP   (0x1UL << \fBCAN_F0R2_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB28\fP   \fBCAN_F0R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB29_Msk\fP   (0x1UL << \fBCAN_F0R2_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB29\fP   \fBCAN_F0R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB30_Msk\fP   (0x1UL << \fBCAN_F0R2_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB30\fP   \fBCAN_F0R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB31_Msk\fP   (0x1UL << \fBCAN_F0R2_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB31\fP   \fBCAN_F0R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB0_Msk\fP   (0x1UL << \fBCAN_F1R2_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB0\fP   \fBCAN_F1R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB1_Msk\fP   (0x1UL << \fBCAN_F1R2_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB1\fP   \fBCAN_F1R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB2_Msk\fP   (0x1UL << \fBCAN_F1R2_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB2\fP   \fBCAN_F1R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB3_Msk\fP   (0x1UL << \fBCAN_F1R2_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB3\fP   \fBCAN_F1R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB4_Msk\fP   (0x1UL << \fBCAN_F1R2_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB4\fP   \fBCAN_F1R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB5_Msk\fP   (0x1UL << \fBCAN_F1R2_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB5\fP   \fBCAN_F1R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB6_Msk\fP   (0x1UL << \fBCAN_F1R2_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB6\fP   \fBCAN_F1R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB7_Msk\fP   (0x1UL << \fBCAN_F1R2_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB7\fP   \fBCAN_F1R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB8_Msk\fP   (0x1UL << \fBCAN_F1R2_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB8\fP   \fBCAN_F1R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB9_Msk\fP   (0x1UL << \fBCAN_F1R2_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB9\fP   \fBCAN_F1R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB10_Msk\fP   (0x1UL << \fBCAN_F1R2_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB10\fP   \fBCAN_F1R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB11_Msk\fP   (0x1UL << \fBCAN_F1R2_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB11\fP   \fBCAN_F1R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB12_Msk\fP   (0x1UL << \fBCAN_F1R2_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB12\fP   \fBCAN_F1R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB13_Msk\fP   (0x1UL << \fBCAN_F1R2_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB13\fP   \fBCAN_F1R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB14_Msk\fP   (0x1UL << \fBCAN_F1R2_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB14\fP   \fBCAN_F1R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB15_Msk\fP   (0x1UL << \fBCAN_F1R2_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB15\fP   \fBCAN_F1R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB16_Msk\fP   (0x1UL << \fBCAN_F1R2_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB16\fP   \fBCAN_F1R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB17_Msk\fP   (0x1UL << \fBCAN_F1R2_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB17\fP   \fBCAN_F1R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB18_Msk\fP   (0x1UL << \fBCAN_F1R2_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB18\fP   \fBCAN_F1R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB19_Msk\fP   (0x1UL << \fBCAN_F1R2_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB19\fP   \fBCAN_F1R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB20_Msk\fP   (0x1UL << \fBCAN_F1R2_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB20\fP   \fBCAN_F1R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB21_Msk\fP   (0x1UL << \fBCAN_F1R2_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB21\fP   \fBCAN_F1R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB22_Msk\fP   (0x1UL << \fBCAN_F1R2_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB22\fP   \fBCAN_F1R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB23_Msk\fP   (0x1UL << \fBCAN_F1R2_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB23\fP   \fBCAN_F1R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB24_Msk\fP   (0x1UL << \fBCAN_F1R2_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB24\fP   \fBCAN_F1R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB25_Msk\fP   (0x1UL << \fBCAN_F1R2_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB25\fP   \fBCAN_F1R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB26_Msk\fP   (0x1UL << \fBCAN_F1R2_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB26\fP   \fBCAN_F1R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB27_Msk\fP   (0x1UL << \fBCAN_F1R2_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB27\fP   \fBCAN_F1R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB28_Msk\fP   (0x1UL << \fBCAN_F1R2_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB28\fP   \fBCAN_F1R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB29_Msk\fP   (0x1UL << \fBCAN_F1R2_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB29\fP   \fBCAN_F1R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB30_Msk\fP   (0x1UL << \fBCAN_F1R2_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB30\fP   \fBCAN_F1R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB31_Msk\fP   (0x1UL << \fBCAN_F1R2_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB31\fP   \fBCAN_F1R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB0_Msk\fP   (0x1UL << \fBCAN_F2R2_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB0\fP   \fBCAN_F2R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB1_Msk\fP   (0x1UL << \fBCAN_F2R2_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB1\fP   \fBCAN_F2R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB2_Msk\fP   (0x1UL << \fBCAN_F2R2_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB2\fP   \fBCAN_F2R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB3_Msk\fP   (0x1UL << \fBCAN_F2R2_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB3\fP   \fBCAN_F2R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB4_Msk\fP   (0x1UL << \fBCAN_F2R2_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB4\fP   \fBCAN_F2R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB5_Msk\fP   (0x1UL << \fBCAN_F2R2_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB5\fP   \fBCAN_F2R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB6_Msk\fP   (0x1UL << \fBCAN_F2R2_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB6\fP   \fBCAN_F2R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB7_Msk\fP   (0x1UL << \fBCAN_F2R2_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB7\fP   \fBCAN_F2R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB8_Msk\fP   (0x1UL << \fBCAN_F2R2_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB8\fP   \fBCAN_F2R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB9_Msk\fP   (0x1UL << \fBCAN_F2R2_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB9\fP   \fBCAN_F2R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB10_Msk\fP   (0x1UL << \fBCAN_F2R2_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB10\fP   \fBCAN_F2R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB11_Msk\fP   (0x1UL << \fBCAN_F2R2_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB11\fP   \fBCAN_F2R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB12_Msk\fP   (0x1UL << \fBCAN_F2R2_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB12\fP   \fBCAN_F2R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB13_Msk\fP   (0x1UL << \fBCAN_F2R2_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB13\fP   \fBCAN_F2R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB14_Msk\fP   (0x1UL << \fBCAN_F2R2_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB14\fP   \fBCAN_F2R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB15_Msk\fP   (0x1UL << \fBCAN_F2R2_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB15\fP   \fBCAN_F2R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB16_Msk\fP   (0x1UL << \fBCAN_F2R2_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB16\fP   \fBCAN_F2R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB17_Msk\fP   (0x1UL << \fBCAN_F2R2_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB17\fP   \fBCAN_F2R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB18_Msk\fP   (0x1UL << \fBCAN_F2R2_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB18\fP   \fBCAN_F2R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB19_Msk\fP   (0x1UL << \fBCAN_F2R2_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB19\fP   \fBCAN_F2R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB20_Msk\fP   (0x1UL << \fBCAN_F2R2_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB20\fP   \fBCAN_F2R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB21_Msk\fP   (0x1UL << \fBCAN_F2R2_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB21\fP   \fBCAN_F2R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB22_Msk\fP   (0x1UL << \fBCAN_F2R2_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB22\fP   \fBCAN_F2R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB23_Msk\fP   (0x1UL << \fBCAN_F2R2_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB23\fP   \fBCAN_F2R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB24_Msk\fP   (0x1UL << \fBCAN_F2R2_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB24\fP   \fBCAN_F2R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB25_Msk\fP   (0x1UL << \fBCAN_F2R2_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB25\fP   \fBCAN_F2R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB26_Msk\fP   (0x1UL << \fBCAN_F2R2_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB26\fP   \fBCAN_F2R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB27_Msk\fP   (0x1UL << \fBCAN_F2R2_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB27\fP   \fBCAN_F2R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB28_Msk\fP   (0x1UL << \fBCAN_F2R2_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB28\fP   \fBCAN_F2R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB29_Msk\fP   (0x1UL << \fBCAN_F2R2_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB29\fP   \fBCAN_F2R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB30_Msk\fP   (0x1UL << \fBCAN_F2R2_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB30\fP   \fBCAN_F2R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB31_Msk\fP   (0x1UL << \fBCAN_F2R2_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB31\fP   \fBCAN_F2R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB0_Msk\fP   (0x1UL << \fBCAN_F3R2_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB0\fP   \fBCAN_F3R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB1_Msk\fP   (0x1UL << \fBCAN_F3R2_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB1\fP   \fBCAN_F3R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB2_Msk\fP   (0x1UL << \fBCAN_F3R2_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB2\fP   \fBCAN_F3R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB3_Msk\fP   (0x1UL << \fBCAN_F3R2_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB3\fP   \fBCAN_F3R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB4_Msk\fP   (0x1UL << \fBCAN_F3R2_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB4\fP   \fBCAN_F3R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB5_Msk\fP   (0x1UL << \fBCAN_F3R2_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB5\fP   \fBCAN_F3R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB6_Msk\fP   (0x1UL << \fBCAN_F3R2_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB6\fP   \fBCAN_F3R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB7_Msk\fP   (0x1UL << \fBCAN_F3R2_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB7\fP   \fBCAN_F3R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB8_Msk\fP   (0x1UL << \fBCAN_F3R2_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB8\fP   \fBCAN_F3R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB9_Msk\fP   (0x1UL << \fBCAN_F3R2_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB9\fP   \fBCAN_F3R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB10_Msk\fP   (0x1UL << \fBCAN_F3R2_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB10\fP   \fBCAN_F3R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB11_Msk\fP   (0x1UL << \fBCAN_F3R2_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB11\fP   \fBCAN_F3R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB12_Msk\fP   (0x1UL << \fBCAN_F3R2_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB12\fP   \fBCAN_F3R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB13_Msk\fP   (0x1UL << \fBCAN_F3R2_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB13\fP   \fBCAN_F3R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB14_Msk\fP   (0x1UL << \fBCAN_F3R2_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB14\fP   \fBCAN_F3R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB15_Msk\fP   (0x1UL << \fBCAN_F3R2_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB15\fP   \fBCAN_F3R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB16_Msk\fP   (0x1UL << \fBCAN_F3R2_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB16\fP   \fBCAN_F3R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB17_Msk\fP   (0x1UL << \fBCAN_F3R2_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB17\fP   \fBCAN_F3R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB18_Msk\fP   (0x1UL << \fBCAN_F3R2_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB18\fP   \fBCAN_F3R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB19_Msk\fP   (0x1UL << \fBCAN_F3R2_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB19\fP   \fBCAN_F3R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB20_Msk\fP   (0x1UL << \fBCAN_F3R2_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB20\fP   \fBCAN_F3R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB21_Msk\fP   (0x1UL << \fBCAN_F3R2_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB21\fP   \fBCAN_F3R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB22_Msk\fP   (0x1UL << \fBCAN_F3R2_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB22\fP   \fBCAN_F3R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB23_Msk\fP   (0x1UL << \fBCAN_F3R2_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB23\fP   \fBCAN_F3R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB24_Msk\fP   (0x1UL << \fBCAN_F3R2_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB24\fP   \fBCAN_F3R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB25_Msk\fP   (0x1UL << \fBCAN_F3R2_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB25\fP   \fBCAN_F3R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB26_Msk\fP   (0x1UL << \fBCAN_F3R2_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB26\fP   \fBCAN_F3R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB27_Msk\fP   (0x1UL << \fBCAN_F3R2_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB27\fP   \fBCAN_F3R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB28_Msk\fP   (0x1UL << \fBCAN_F3R2_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB28\fP   \fBCAN_F3R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB29_Msk\fP   (0x1UL << \fBCAN_F3R2_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB29\fP   \fBCAN_F3R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB30_Msk\fP   (0x1UL << \fBCAN_F3R2_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB30\fP   \fBCAN_F3R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB31_Msk\fP   (0x1UL << \fBCAN_F3R2_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB31\fP   \fBCAN_F3R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB0_Msk\fP   (0x1UL << \fBCAN_F4R2_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB0\fP   \fBCAN_F4R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB1_Msk\fP   (0x1UL << \fBCAN_F4R2_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB1\fP   \fBCAN_F4R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB2_Msk\fP   (0x1UL << \fBCAN_F4R2_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB2\fP   \fBCAN_F4R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB3_Msk\fP   (0x1UL << \fBCAN_F4R2_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB3\fP   \fBCAN_F4R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB4_Msk\fP   (0x1UL << \fBCAN_F4R2_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB4\fP   \fBCAN_F4R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB5_Msk\fP   (0x1UL << \fBCAN_F4R2_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB5\fP   \fBCAN_F4R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB6_Msk\fP   (0x1UL << \fBCAN_F4R2_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB6\fP   \fBCAN_F4R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB7_Msk\fP   (0x1UL << \fBCAN_F4R2_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB7\fP   \fBCAN_F4R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB8_Msk\fP   (0x1UL << \fBCAN_F4R2_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB8\fP   \fBCAN_F4R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB9_Msk\fP   (0x1UL << \fBCAN_F4R2_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB9\fP   \fBCAN_F4R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB10_Msk\fP   (0x1UL << \fBCAN_F4R2_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB10\fP   \fBCAN_F4R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB11_Msk\fP   (0x1UL << \fBCAN_F4R2_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB11\fP   \fBCAN_F4R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB12_Msk\fP   (0x1UL << \fBCAN_F4R2_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB12\fP   \fBCAN_F4R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB13_Msk\fP   (0x1UL << \fBCAN_F4R2_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB13\fP   \fBCAN_F4R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB14_Msk\fP   (0x1UL << \fBCAN_F4R2_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB14\fP   \fBCAN_F4R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB15_Msk\fP   (0x1UL << \fBCAN_F4R2_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB15\fP   \fBCAN_F4R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB16_Msk\fP   (0x1UL << \fBCAN_F4R2_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB16\fP   \fBCAN_F4R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB17_Msk\fP   (0x1UL << \fBCAN_F4R2_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB17\fP   \fBCAN_F4R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB18_Msk\fP   (0x1UL << \fBCAN_F4R2_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB18\fP   \fBCAN_F4R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB19_Msk\fP   (0x1UL << \fBCAN_F4R2_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB19\fP   \fBCAN_F4R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB20_Msk\fP   (0x1UL << \fBCAN_F4R2_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB20\fP   \fBCAN_F4R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB21_Msk\fP   (0x1UL << \fBCAN_F4R2_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB21\fP   \fBCAN_F4R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB22_Msk\fP   (0x1UL << \fBCAN_F4R2_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB22\fP   \fBCAN_F4R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB23_Msk\fP   (0x1UL << \fBCAN_F4R2_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB23\fP   \fBCAN_F4R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB24_Msk\fP   (0x1UL << \fBCAN_F4R2_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB24\fP   \fBCAN_F4R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB25_Msk\fP   (0x1UL << \fBCAN_F4R2_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB25\fP   \fBCAN_F4R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB26_Msk\fP   (0x1UL << \fBCAN_F4R2_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB26\fP   \fBCAN_F4R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB27_Msk\fP   (0x1UL << \fBCAN_F4R2_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB27\fP   \fBCAN_F4R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB28_Msk\fP   (0x1UL << \fBCAN_F4R2_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB28\fP   \fBCAN_F4R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB29_Msk\fP   (0x1UL << \fBCAN_F4R2_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB29\fP   \fBCAN_F4R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB30_Msk\fP   (0x1UL << \fBCAN_F4R2_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB30\fP   \fBCAN_F4R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB31_Msk\fP   (0x1UL << \fBCAN_F4R2_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB31\fP   \fBCAN_F4R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB0_Msk\fP   (0x1UL << \fBCAN_F5R2_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB0\fP   \fBCAN_F5R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB1_Msk\fP   (0x1UL << \fBCAN_F5R2_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB1\fP   \fBCAN_F5R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB2_Msk\fP   (0x1UL << \fBCAN_F5R2_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB2\fP   \fBCAN_F5R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB3_Msk\fP   (0x1UL << \fBCAN_F5R2_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB3\fP   \fBCAN_F5R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB4_Msk\fP   (0x1UL << \fBCAN_F5R2_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB4\fP   \fBCAN_F5R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB5_Msk\fP   (0x1UL << \fBCAN_F5R2_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB5\fP   \fBCAN_F5R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB6_Msk\fP   (0x1UL << \fBCAN_F5R2_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB6\fP   \fBCAN_F5R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB7_Msk\fP   (0x1UL << \fBCAN_F5R2_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB7\fP   \fBCAN_F5R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB8_Msk\fP   (0x1UL << \fBCAN_F5R2_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB8\fP   \fBCAN_F5R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB9_Msk\fP   (0x1UL << \fBCAN_F5R2_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB9\fP   \fBCAN_F5R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB10_Msk\fP   (0x1UL << \fBCAN_F5R2_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB10\fP   \fBCAN_F5R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB11_Msk\fP   (0x1UL << \fBCAN_F5R2_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB11\fP   \fBCAN_F5R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB12_Msk\fP   (0x1UL << \fBCAN_F5R2_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB12\fP   \fBCAN_F5R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB13_Msk\fP   (0x1UL << \fBCAN_F5R2_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB13\fP   \fBCAN_F5R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB14_Msk\fP   (0x1UL << \fBCAN_F5R2_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB14\fP   \fBCAN_F5R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB15_Msk\fP   (0x1UL << \fBCAN_F5R2_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB15\fP   \fBCAN_F5R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB16_Msk\fP   (0x1UL << \fBCAN_F5R2_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB16\fP   \fBCAN_F5R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB17_Msk\fP   (0x1UL << \fBCAN_F5R2_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB17\fP   \fBCAN_F5R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB18_Msk\fP   (0x1UL << \fBCAN_F5R2_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB18\fP   \fBCAN_F5R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB19_Msk\fP   (0x1UL << \fBCAN_F5R2_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB19\fP   \fBCAN_F5R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB20_Msk\fP   (0x1UL << \fBCAN_F5R2_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB20\fP   \fBCAN_F5R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB21_Msk\fP   (0x1UL << \fBCAN_F5R2_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB21\fP   \fBCAN_F5R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB22_Msk\fP   (0x1UL << \fBCAN_F5R2_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB22\fP   \fBCAN_F5R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB23_Msk\fP   (0x1UL << \fBCAN_F5R2_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB23\fP   \fBCAN_F5R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB24_Msk\fP   (0x1UL << \fBCAN_F5R2_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB24\fP   \fBCAN_F5R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB25_Msk\fP   (0x1UL << \fBCAN_F5R2_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB25\fP   \fBCAN_F5R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB26_Msk\fP   (0x1UL << \fBCAN_F5R2_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB26\fP   \fBCAN_F5R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB27_Msk\fP   (0x1UL << \fBCAN_F5R2_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB27\fP   \fBCAN_F5R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB28_Msk\fP   (0x1UL << \fBCAN_F5R2_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB28\fP   \fBCAN_F5R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB29_Msk\fP   (0x1UL << \fBCAN_F5R2_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB29\fP   \fBCAN_F5R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB30_Msk\fP   (0x1UL << \fBCAN_F5R2_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB30\fP   \fBCAN_F5R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB31_Msk\fP   (0x1UL << \fBCAN_F5R2_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB31\fP   \fBCAN_F5R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB0_Msk\fP   (0x1UL << \fBCAN_F6R2_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB0\fP   \fBCAN_F6R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB1_Msk\fP   (0x1UL << \fBCAN_F6R2_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB1\fP   \fBCAN_F6R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB2_Msk\fP   (0x1UL << \fBCAN_F6R2_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB2\fP   \fBCAN_F6R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB3_Msk\fP   (0x1UL << \fBCAN_F6R2_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB3\fP   \fBCAN_F6R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB4_Msk\fP   (0x1UL << \fBCAN_F6R2_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB4\fP   \fBCAN_F6R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB5_Msk\fP   (0x1UL << \fBCAN_F6R2_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB5\fP   \fBCAN_F6R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB6_Msk\fP   (0x1UL << \fBCAN_F6R2_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB6\fP   \fBCAN_F6R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB7_Msk\fP   (0x1UL << \fBCAN_F6R2_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB7\fP   \fBCAN_F6R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB8_Msk\fP   (0x1UL << \fBCAN_F6R2_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB8\fP   \fBCAN_F6R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB9_Msk\fP   (0x1UL << \fBCAN_F6R2_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB9\fP   \fBCAN_F6R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB10_Msk\fP   (0x1UL << \fBCAN_F6R2_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB10\fP   \fBCAN_F6R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB11_Msk\fP   (0x1UL << \fBCAN_F6R2_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB11\fP   \fBCAN_F6R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB12_Msk\fP   (0x1UL << \fBCAN_F6R2_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB12\fP   \fBCAN_F6R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB13_Msk\fP   (0x1UL << \fBCAN_F6R2_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB13\fP   \fBCAN_F6R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB14_Msk\fP   (0x1UL << \fBCAN_F6R2_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB14\fP   \fBCAN_F6R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB15_Msk\fP   (0x1UL << \fBCAN_F6R2_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB15\fP   \fBCAN_F6R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB16_Msk\fP   (0x1UL << \fBCAN_F6R2_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB16\fP   \fBCAN_F6R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB17_Msk\fP   (0x1UL << \fBCAN_F6R2_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB17\fP   \fBCAN_F6R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB18_Msk\fP   (0x1UL << \fBCAN_F6R2_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB18\fP   \fBCAN_F6R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB19_Msk\fP   (0x1UL << \fBCAN_F6R2_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB19\fP   \fBCAN_F6R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB20_Msk\fP   (0x1UL << \fBCAN_F6R2_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB20\fP   \fBCAN_F6R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB21_Msk\fP   (0x1UL << \fBCAN_F6R2_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB21\fP   \fBCAN_F6R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB22_Msk\fP   (0x1UL << \fBCAN_F6R2_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB22\fP   \fBCAN_F6R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB23_Msk\fP   (0x1UL << \fBCAN_F6R2_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB23\fP   \fBCAN_F6R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB24_Msk\fP   (0x1UL << \fBCAN_F6R2_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB24\fP   \fBCAN_F6R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB25_Msk\fP   (0x1UL << \fBCAN_F6R2_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB25\fP   \fBCAN_F6R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB26_Msk\fP   (0x1UL << \fBCAN_F6R2_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB26\fP   \fBCAN_F6R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB27_Msk\fP   (0x1UL << \fBCAN_F6R2_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB27\fP   \fBCAN_F6R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB28_Msk\fP   (0x1UL << \fBCAN_F6R2_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB28\fP   \fBCAN_F6R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB29_Msk\fP   (0x1UL << \fBCAN_F6R2_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB29\fP   \fBCAN_F6R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB30_Msk\fP   (0x1UL << \fBCAN_F6R2_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB30\fP   \fBCAN_F6R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB31_Msk\fP   (0x1UL << \fBCAN_F6R2_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB31\fP   \fBCAN_F6R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB0_Msk\fP   (0x1UL << \fBCAN_F7R2_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB0\fP   \fBCAN_F7R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB1_Msk\fP   (0x1UL << \fBCAN_F7R2_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB1\fP   \fBCAN_F7R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB2_Msk\fP   (0x1UL << \fBCAN_F7R2_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB2\fP   \fBCAN_F7R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB3_Msk\fP   (0x1UL << \fBCAN_F7R2_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB3\fP   \fBCAN_F7R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB4_Msk\fP   (0x1UL << \fBCAN_F7R2_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB4\fP   \fBCAN_F7R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB5_Msk\fP   (0x1UL << \fBCAN_F7R2_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB5\fP   \fBCAN_F7R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB6_Msk\fP   (0x1UL << \fBCAN_F7R2_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB6\fP   \fBCAN_F7R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB7_Msk\fP   (0x1UL << \fBCAN_F7R2_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB7\fP   \fBCAN_F7R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB8_Msk\fP   (0x1UL << \fBCAN_F7R2_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB8\fP   \fBCAN_F7R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB9_Msk\fP   (0x1UL << \fBCAN_F7R2_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB9\fP   \fBCAN_F7R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB10_Msk\fP   (0x1UL << \fBCAN_F7R2_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB10\fP   \fBCAN_F7R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB11_Msk\fP   (0x1UL << \fBCAN_F7R2_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB11\fP   \fBCAN_F7R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB12_Msk\fP   (0x1UL << \fBCAN_F7R2_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB12\fP   \fBCAN_F7R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB13_Msk\fP   (0x1UL << \fBCAN_F7R2_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB13\fP   \fBCAN_F7R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB14_Msk\fP   (0x1UL << \fBCAN_F7R2_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB14\fP   \fBCAN_F7R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB15_Msk\fP   (0x1UL << \fBCAN_F7R2_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB15\fP   \fBCAN_F7R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB16_Msk\fP   (0x1UL << \fBCAN_F7R2_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB16\fP   \fBCAN_F7R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB17_Msk\fP   (0x1UL << \fBCAN_F7R2_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB17\fP   \fBCAN_F7R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB18_Msk\fP   (0x1UL << \fBCAN_F7R2_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB18\fP   \fBCAN_F7R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB19_Msk\fP   (0x1UL << \fBCAN_F7R2_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB19\fP   \fBCAN_F7R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB20_Msk\fP   (0x1UL << \fBCAN_F7R2_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB20\fP   \fBCAN_F7R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB21_Msk\fP   (0x1UL << \fBCAN_F7R2_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB21\fP   \fBCAN_F7R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB22_Msk\fP   (0x1UL << \fBCAN_F7R2_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB22\fP   \fBCAN_F7R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB23_Msk\fP   (0x1UL << \fBCAN_F7R2_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB23\fP   \fBCAN_F7R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB24_Msk\fP   (0x1UL << \fBCAN_F7R2_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB24\fP   \fBCAN_F7R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB25_Msk\fP   (0x1UL << \fBCAN_F7R2_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB25\fP   \fBCAN_F7R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB26_Msk\fP   (0x1UL << \fBCAN_F7R2_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB26\fP   \fBCAN_F7R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB27_Msk\fP   (0x1UL << \fBCAN_F7R2_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB27\fP   \fBCAN_F7R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB28_Msk\fP   (0x1UL << \fBCAN_F7R2_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB28\fP   \fBCAN_F7R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB29_Msk\fP   (0x1UL << \fBCAN_F7R2_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB29\fP   \fBCAN_F7R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB30_Msk\fP   (0x1UL << \fBCAN_F7R2_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB30\fP   \fBCAN_F7R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB31_Msk\fP   (0x1UL << \fBCAN_F7R2_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB31\fP   \fBCAN_F7R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB0_Msk\fP   (0x1UL << \fBCAN_F8R2_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB0\fP   \fBCAN_F8R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB1_Msk\fP   (0x1UL << \fBCAN_F8R2_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB1\fP   \fBCAN_F8R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB2_Msk\fP   (0x1UL << \fBCAN_F8R2_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB2\fP   \fBCAN_F8R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB3_Msk\fP   (0x1UL << \fBCAN_F8R2_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB3\fP   \fBCAN_F8R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB4_Msk\fP   (0x1UL << \fBCAN_F8R2_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB4\fP   \fBCAN_F8R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB5_Msk\fP   (0x1UL << \fBCAN_F8R2_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB5\fP   \fBCAN_F8R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB6_Msk\fP   (0x1UL << \fBCAN_F8R2_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB6\fP   \fBCAN_F8R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB7_Msk\fP   (0x1UL << \fBCAN_F8R2_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB7\fP   \fBCAN_F8R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB8_Msk\fP   (0x1UL << \fBCAN_F8R2_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB8\fP   \fBCAN_F8R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB9_Msk\fP   (0x1UL << \fBCAN_F8R2_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB9\fP   \fBCAN_F8R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB10_Msk\fP   (0x1UL << \fBCAN_F8R2_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB10\fP   \fBCAN_F8R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB11_Msk\fP   (0x1UL << \fBCAN_F8R2_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB11\fP   \fBCAN_F8R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB12_Msk\fP   (0x1UL << \fBCAN_F8R2_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB12\fP   \fBCAN_F8R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB13_Msk\fP   (0x1UL << \fBCAN_F8R2_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB13\fP   \fBCAN_F8R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB14_Msk\fP   (0x1UL << \fBCAN_F8R2_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB14\fP   \fBCAN_F8R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB15_Msk\fP   (0x1UL << \fBCAN_F8R2_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB15\fP   \fBCAN_F8R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB16_Msk\fP   (0x1UL << \fBCAN_F8R2_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB16\fP   \fBCAN_F8R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB17_Msk\fP   (0x1UL << \fBCAN_F8R2_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB17\fP   \fBCAN_F8R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB18_Msk\fP   (0x1UL << \fBCAN_F8R2_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB18\fP   \fBCAN_F8R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB19_Msk\fP   (0x1UL << \fBCAN_F8R2_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB19\fP   \fBCAN_F8R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB20_Msk\fP   (0x1UL << \fBCAN_F8R2_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB20\fP   \fBCAN_F8R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB21_Msk\fP   (0x1UL << \fBCAN_F8R2_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB21\fP   \fBCAN_F8R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB22_Msk\fP   (0x1UL << \fBCAN_F8R2_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB22\fP   \fBCAN_F8R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB23_Msk\fP   (0x1UL << \fBCAN_F8R2_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB23\fP   \fBCAN_F8R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB24_Msk\fP   (0x1UL << \fBCAN_F8R2_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB24\fP   \fBCAN_F8R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB25_Msk\fP   (0x1UL << \fBCAN_F8R2_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB25\fP   \fBCAN_F8R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB26_Msk\fP   (0x1UL << \fBCAN_F8R2_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB26\fP   \fBCAN_F8R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB27_Msk\fP   (0x1UL << \fBCAN_F8R2_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB27\fP   \fBCAN_F8R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB28_Msk\fP   (0x1UL << \fBCAN_F8R2_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB28\fP   \fBCAN_F8R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB29_Msk\fP   (0x1UL << \fBCAN_F8R2_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB29\fP   \fBCAN_F8R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB30_Msk\fP   (0x1UL << \fBCAN_F8R2_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB30\fP   \fBCAN_F8R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB31_Msk\fP   (0x1UL << \fBCAN_F8R2_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB31\fP   \fBCAN_F8R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB0_Msk\fP   (0x1UL << \fBCAN_F9R2_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB0\fP   \fBCAN_F9R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB1_Msk\fP   (0x1UL << \fBCAN_F9R2_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB1\fP   \fBCAN_F9R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB2_Msk\fP   (0x1UL << \fBCAN_F9R2_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB2\fP   \fBCAN_F9R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB3_Msk\fP   (0x1UL << \fBCAN_F9R2_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB3\fP   \fBCAN_F9R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB4_Msk\fP   (0x1UL << \fBCAN_F9R2_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB4\fP   \fBCAN_F9R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB5_Msk\fP   (0x1UL << \fBCAN_F9R2_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB5\fP   \fBCAN_F9R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB6_Msk\fP   (0x1UL << \fBCAN_F9R2_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB6\fP   \fBCAN_F9R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB7_Msk\fP   (0x1UL << \fBCAN_F9R2_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB7\fP   \fBCAN_F9R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB8_Msk\fP   (0x1UL << \fBCAN_F9R2_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB8\fP   \fBCAN_F9R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB9_Msk\fP   (0x1UL << \fBCAN_F9R2_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB9\fP   \fBCAN_F9R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB10_Msk\fP   (0x1UL << \fBCAN_F9R2_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB10\fP   \fBCAN_F9R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB11_Msk\fP   (0x1UL << \fBCAN_F9R2_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB11\fP   \fBCAN_F9R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB12_Msk\fP   (0x1UL << \fBCAN_F9R2_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB12\fP   \fBCAN_F9R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB13_Msk\fP   (0x1UL << \fBCAN_F9R2_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB13\fP   \fBCAN_F9R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB14_Msk\fP   (0x1UL << \fBCAN_F9R2_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB14\fP   \fBCAN_F9R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB15_Msk\fP   (0x1UL << \fBCAN_F9R2_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB15\fP   \fBCAN_F9R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB16_Msk\fP   (0x1UL << \fBCAN_F9R2_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB16\fP   \fBCAN_F9R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB17_Msk\fP   (0x1UL << \fBCAN_F9R2_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB17\fP   \fBCAN_F9R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB18_Msk\fP   (0x1UL << \fBCAN_F9R2_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB18\fP   \fBCAN_F9R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB19_Msk\fP   (0x1UL << \fBCAN_F9R2_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB19\fP   \fBCAN_F9R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB20_Msk\fP   (0x1UL << \fBCAN_F9R2_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB20\fP   \fBCAN_F9R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB21_Msk\fP   (0x1UL << \fBCAN_F9R2_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB21\fP   \fBCAN_F9R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB22_Msk\fP   (0x1UL << \fBCAN_F9R2_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB22\fP   \fBCAN_F9R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB23_Msk\fP   (0x1UL << \fBCAN_F9R2_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB23\fP   \fBCAN_F9R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB24_Msk\fP   (0x1UL << \fBCAN_F9R2_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB24\fP   \fBCAN_F9R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB25_Msk\fP   (0x1UL << \fBCAN_F9R2_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB25\fP   \fBCAN_F9R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB26_Msk\fP   (0x1UL << \fBCAN_F9R2_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB26\fP   \fBCAN_F9R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB27_Msk\fP   (0x1UL << \fBCAN_F9R2_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB27\fP   \fBCAN_F9R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB28_Msk\fP   (0x1UL << \fBCAN_F9R2_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB28\fP   \fBCAN_F9R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB29_Msk\fP   (0x1UL << \fBCAN_F9R2_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB29\fP   \fBCAN_F9R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB30_Msk\fP   (0x1UL << \fBCAN_F9R2_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB30\fP   \fBCAN_F9R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB31_Msk\fP   (0x1UL << \fBCAN_F9R2_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB31\fP   \fBCAN_F9R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB0_Msk\fP   (0x1UL << \fBCAN_F10R2_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB0\fP   \fBCAN_F10R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB1_Msk\fP   (0x1UL << \fBCAN_F10R2_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB1\fP   \fBCAN_F10R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB2_Msk\fP   (0x1UL << \fBCAN_F10R2_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB2\fP   \fBCAN_F10R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB3_Msk\fP   (0x1UL << \fBCAN_F10R2_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB3\fP   \fBCAN_F10R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB4_Msk\fP   (0x1UL << \fBCAN_F10R2_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB4\fP   \fBCAN_F10R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB5_Msk\fP   (0x1UL << \fBCAN_F10R2_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB5\fP   \fBCAN_F10R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB6_Msk\fP   (0x1UL << \fBCAN_F10R2_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB6\fP   \fBCAN_F10R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB7_Msk\fP   (0x1UL << \fBCAN_F10R2_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB7\fP   \fBCAN_F10R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB8_Msk\fP   (0x1UL << \fBCAN_F10R2_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB8\fP   \fBCAN_F10R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB9_Msk\fP   (0x1UL << \fBCAN_F10R2_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB9\fP   \fBCAN_F10R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB10_Msk\fP   (0x1UL << \fBCAN_F10R2_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB10\fP   \fBCAN_F10R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB11_Msk\fP   (0x1UL << \fBCAN_F10R2_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB11\fP   \fBCAN_F10R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB12_Msk\fP   (0x1UL << \fBCAN_F10R2_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB12\fP   \fBCAN_F10R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB13_Msk\fP   (0x1UL << \fBCAN_F10R2_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB13\fP   \fBCAN_F10R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB14_Msk\fP   (0x1UL << \fBCAN_F10R2_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB14\fP   \fBCAN_F10R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB15_Msk\fP   (0x1UL << \fBCAN_F10R2_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB15\fP   \fBCAN_F10R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB16_Msk\fP   (0x1UL << \fBCAN_F10R2_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB16\fP   \fBCAN_F10R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB17_Msk\fP   (0x1UL << \fBCAN_F10R2_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB17\fP   \fBCAN_F10R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB18_Msk\fP   (0x1UL << \fBCAN_F10R2_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB18\fP   \fBCAN_F10R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB19_Msk\fP   (0x1UL << \fBCAN_F10R2_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB19\fP   \fBCAN_F10R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB20_Msk\fP   (0x1UL << \fBCAN_F10R2_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB20\fP   \fBCAN_F10R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB21_Msk\fP   (0x1UL << \fBCAN_F10R2_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB21\fP   \fBCAN_F10R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB22_Msk\fP   (0x1UL << \fBCAN_F10R2_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB22\fP   \fBCAN_F10R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB23_Msk\fP   (0x1UL << \fBCAN_F10R2_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB23\fP   \fBCAN_F10R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB24_Msk\fP   (0x1UL << \fBCAN_F10R2_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB24\fP   \fBCAN_F10R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB25_Msk\fP   (0x1UL << \fBCAN_F10R2_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB25\fP   \fBCAN_F10R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB26_Msk\fP   (0x1UL << \fBCAN_F10R2_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB26\fP   \fBCAN_F10R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB27_Msk\fP   (0x1UL << \fBCAN_F10R2_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB27\fP   \fBCAN_F10R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB28_Msk\fP   (0x1UL << \fBCAN_F10R2_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB28\fP   \fBCAN_F10R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB29_Msk\fP   (0x1UL << \fBCAN_F10R2_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB29\fP   \fBCAN_F10R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB30_Msk\fP   (0x1UL << \fBCAN_F10R2_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB30\fP   \fBCAN_F10R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB31_Msk\fP   (0x1UL << \fBCAN_F10R2_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB31\fP   \fBCAN_F10R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB0_Msk\fP   (0x1UL << \fBCAN_F11R2_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB0\fP   \fBCAN_F11R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB1_Msk\fP   (0x1UL << \fBCAN_F11R2_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB1\fP   \fBCAN_F11R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB2_Msk\fP   (0x1UL << \fBCAN_F11R2_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB2\fP   \fBCAN_F11R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB3_Msk\fP   (0x1UL << \fBCAN_F11R2_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB3\fP   \fBCAN_F11R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB4_Msk\fP   (0x1UL << \fBCAN_F11R2_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB4\fP   \fBCAN_F11R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB5_Msk\fP   (0x1UL << \fBCAN_F11R2_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB5\fP   \fBCAN_F11R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB6_Msk\fP   (0x1UL << \fBCAN_F11R2_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB6\fP   \fBCAN_F11R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB7_Msk\fP   (0x1UL << \fBCAN_F11R2_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB7\fP   \fBCAN_F11R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB8_Msk\fP   (0x1UL << \fBCAN_F11R2_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB8\fP   \fBCAN_F11R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB9_Msk\fP   (0x1UL << \fBCAN_F11R2_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB9\fP   \fBCAN_F11R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB10_Msk\fP   (0x1UL << \fBCAN_F11R2_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB10\fP   \fBCAN_F11R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB11_Msk\fP   (0x1UL << \fBCAN_F11R2_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB11\fP   \fBCAN_F11R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB12_Msk\fP   (0x1UL << \fBCAN_F11R2_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB12\fP   \fBCAN_F11R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB13_Msk\fP   (0x1UL << \fBCAN_F11R2_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB13\fP   \fBCAN_F11R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB14_Msk\fP   (0x1UL << \fBCAN_F11R2_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB14\fP   \fBCAN_F11R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB15_Msk\fP   (0x1UL << \fBCAN_F11R2_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB15\fP   \fBCAN_F11R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB16_Msk\fP   (0x1UL << \fBCAN_F11R2_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB16\fP   \fBCAN_F11R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB17_Msk\fP   (0x1UL << \fBCAN_F11R2_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB17\fP   \fBCAN_F11R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB18_Msk\fP   (0x1UL << \fBCAN_F11R2_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB18\fP   \fBCAN_F11R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB19_Msk\fP   (0x1UL << \fBCAN_F11R2_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB19\fP   \fBCAN_F11R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB20_Msk\fP   (0x1UL << \fBCAN_F11R2_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB20\fP   \fBCAN_F11R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB21_Msk\fP   (0x1UL << \fBCAN_F11R2_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB21\fP   \fBCAN_F11R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB22_Msk\fP   (0x1UL << \fBCAN_F11R2_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB22\fP   \fBCAN_F11R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB23_Msk\fP   (0x1UL << \fBCAN_F11R2_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB23\fP   \fBCAN_F11R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB24_Msk\fP   (0x1UL << \fBCAN_F11R2_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB24\fP   \fBCAN_F11R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB25_Msk\fP   (0x1UL << \fBCAN_F11R2_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB25\fP   \fBCAN_F11R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB26_Msk\fP   (0x1UL << \fBCAN_F11R2_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB26\fP   \fBCAN_F11R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB27_Msk\fP   (0x1UL << \fBCAN_F11R2_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB27\fP   \fBCAN_F11R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB28_Msk\fP   (0x1UL << \fBCAN_F11R2_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB28\fP   \fBCAN_F11R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB29_Msk\fP   (0x1UL << \fBCAN_F11R2_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB29\fP   \fBCAN_F11R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB30_Msk\fP   (0x1UL << \fBCAN_F11R2_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB30\fP   \fBCAN_F11R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB31_Msk\fP   (0x1UL << \fBCAN_F11R2_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB31\fP   \fBCAN_F11R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB0_Msk\fP   (0x1UL << \fBCAN_F12R2_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB0\fP   \fBCAN_F12R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB1_Msk\fP   (0x1UL << \fBCAN_F12R2_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB1\fP   \fBCAN_F12R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB2_Msk\fP   (0x1UL << \fBCAN_F12R2_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB2\fP   \fBCAN_F12R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB3_Msk\fP   (0x1UL << \fBCAN_F12R2_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB3\fP   \fBCAN_F12R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB4_Msk\fP   (0x1UL << \fBCAN_F12R2_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB4\fP   \fBCAN_F12R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB5_Msk\fP   (0x1UL << \fBCAN_F12R2_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB5\fP   \fBCAN_F12R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB6_Msk\fP   (0x1UL << \fBCAN_F12R2_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB6\fP   \fBCAN_F12R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB7_Msk\fP   (0x1UL << \fBCAN_F12R2_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB7\fP   \fBCAN_F12R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB8_Msk\fP   (0x1UL << \fBCAN_F12R2_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB8\fP   \fBCAN_F12R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB9_Msk\fP   (0x1UL << \fBCAN_F12R2_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB9\fP   \fBCAN_F12R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB10_Msk\fP   (0x1UL << \fBCAN_F12R2_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB10\fP   \fBCAN_F12R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB11_Msk\fP   (0x1UL << \fBCAN_F12R2_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB11\fP   \fBCAN_F12R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB12_Msk\fP   (0x1UL << \fBCAN_F12R2_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB12\fP   \fBCAN_F12R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB13_Msk\fP   (0x1UL << \fBCAN_F12R2_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB13\fP   \fBCAN_F12R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB14_Msk\fP   (0x1UL << \fBCAN_F12R2_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB14\fP   \fBCAN_F12R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB15_Msk\fP   (0x1UL << \fBCAN_F12R2_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB15\fP   \fBCAN_F12R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB16_Msk\fP   (0x1UL << \fBCAN_F12R2_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB16\fP   \fBCAN_F12R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB17_Msk\fP   (0x1UL << \fBCAN_F12R2_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB17\fP   \fBCAN_F12R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB18_Msk\fP   (0x1UL << \fBCAN_F12R2_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB18\fP   \fBCAN_F12R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB19_Msk\fP   (0x1UL << \fBCAN_F12R2_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB19\fP   \fBCAN_F12R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB20_Msk\fP   (0x1UL << \fBCAN_F12R2_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB20\fP   \fBCAN_F12R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB21_Msk\fP   (0x1UL << \fBCAN_F12R2_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB21\fP   \fBCAN_F12R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB22_Msk\fP   (0x1UL << \fBCAN_F12R2_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB22\fP   \fBCAN_F12R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB23_Msk\fP   (0x1UL << \fBCAN_F12R2_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB23\fP   \fBCAN_F12R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB24_Msk\fP   (0x1UL << \fBCAN_F12R2_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB24\fP   \fBCAN_F12R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB25_Msk\fP   (0x1UL << \fBCAN_F12R2_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB25\fP   \fBCAN_F12R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB26_Msk\fP   (0x1UL << \fBCAN_F12R2_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB26\fP   \fBCAN_F12R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB27_Msk\fP   (0x1UL << \fBCAN_F12R2_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB27\fP   \fBCAN_F12R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB28_Msk\fP   (0x1UL << \fBCAN_F12R2_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB28\fP   \fBCAN_F12R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB29_Msk\fP   (0x1UL << \fBCAN_F12R2_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB29\fP   \fBCAN_F12R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB30_Msk\fP   (0x1UL << \fBCAN_F12R2_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB30\fP   \fBCAN_F12R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB31_Msk\fP   (0x1UL << \fBCAN_F12R2_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB31\fP   \fBCAN_F12R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB0_Msk\fP   (0x1UL << \fBCAN_F13R2_FB0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB0\fP   \fBCAN_F13R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB1_Msk\fP   (0x1UL << \fBCAN_F13R2_FB1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB1\fP   \fBCAN_F13R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB2_Msk\fP   (0x1UL << \fBCAN_F13R2_FB2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB2\fP   \fBCAN_F13R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB3_Msk\fP   (0x1UL << \fBCAN_F13R2_FB3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB3\fP   \fBCAN_F13R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB4_Msk\fP   (0x1UL << \fBCAN_F13R2_FB4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB4\fP   \fBCAN_F13R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB5_Msk\fP   (0x1UL << \fBCAN_F13R2_FB5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB5\fP   \fBCAN_F13R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB6_Msk\fP   (0x1UL << \fBCAN_F13R2_FB6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB6\fP   \fBCAN_F13R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB7_Msk\fP   (0x1UL << \fBCAN_F13R2_FB7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB7\fP   \fBCAN_F13R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB8_Msk\fP   (0x1UL << \fBCAN_F13R2_FB8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB8\fP   \fBCAN_F13R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB9_Msk\fP   (0x1UL << \fBCAN_F13R2_FB9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB9\fP   \fBCAN_F13R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB10_Msk\fP   (0x1UL << \fBCAN_F13R2_FB10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB10\fP   \fBCAN_F13R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB11_Msk\fP   (0x1UL << \fBCAN_F13R2_FB11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB11\fP   \fBCAN_F13R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB12_Msk\fP   (0x1UL << \fBCAN_F13R2_FB12_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB12\fP   \fBCAN_F13R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB13_Msk\fP   (0x1UL << \fBCAN_F13R2_FB13_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB13\fP   \fBCAN_F13R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB14_Msk\fP   (0x1UL << \fBCAN_F13R2_FB14_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB14\fP   \fBCAN_F13R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB15_Msk\fP   (0x1UL << \fBCAN_F13R2_FB15_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB15\fP   \fBCAN_F13R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB16_Msk\fP   (0x1UL << \fBCAN_F13R2_FB16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB16\fP   \fBCAN_F13R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB17_Msk\fP   (0x1UL << \fBCAN_F13R2_FB17_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB17\fP   \fBCAN_F13R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB18_Msk\fP   (0x1UL << \fBCAN_F13R2_FB18_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB18\fP   \fBCAN_F13R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB19_Msk\fP   (0x1UL << \fBCAN_F13R2_FB19_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB19\fP   \fBCAN_F13R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB20_Msk\fP   (0x1UL << \fBCAN_F13R2_FB20_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB20\fP   \fBCAN_F13R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB21_Msk\fP   (0x1UL << \fBCAN_F13R2_FB21_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB21\fP   \fBCAN_F13R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB22_Msk\fP   (0x1UL << \fBCAN_F13R2_FB22_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB22\fP   \fBCAN_F13R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB23_Msk\fP   (0x1UL << \fBCAN_F13R2_FB23_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB23\fP   \fBCAN_F13R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB24_Msk\fP   (0x1UL << \fBCAN_F13R2_FB24_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB24\fP   \fBCAN_F13R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB25_Msk\fP   (0x1UL << \fBCAN_F13R2_FB25_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB25\fP   \fBCAN_F13R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB26_Msk\fP   (0x1UL << \fBCAN_F13R2_FB26_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB26\fP   \fBCAN_F13R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB27_Msk\fP   (0x1UL << \fBCAN_F13R2_FB27_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB27\fP   \fBCAN_F13R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB28_Msk\fP   (0x1UL << \fBCAN_F13R2_FB28_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB28\fP   \fBCAN_F13R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB29_Msk\fP   (0x1UL << \fBCAN_F13R2_FB29_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB29\fP   \fBCAN_F13R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB30_Msk\fP   (0x1UL << \fBCAN_F13R2_FB30_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB30\fP   \fBCAN_F13R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB31_Msk\fP   (0x1UL << \fBCAN_F13R2_FB31_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB31\fP   \fBCAN_F13R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CPHA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CPHA_Msk\fP   (0x1UL << \fBSPI_CR1_CPHA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CPHA\fP   \fBSPI_CR1_CPHA_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CPOL_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CPOL_Msk\fP   (0x1UL << \fBSPI_CR1_CPOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CPOL\fP   \fBSPI_CR1_CPOL_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_MSTR_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_MSTR_Msk\fP   (0x1UL << \fBSPI_CR1_MSTR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_MSTR\fP   \fBSPI_CR1_MSTR_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BR_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BR_Msk\fP   (0x7UL << \fBSPI_CR1_BR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BR\fP   \fBSPI_CR1_BR_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BR_0\fP   (0x1UL << \fBSPI_CR1_BR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BR_1\fP   (0x2UL << \fBSPI_CR1_BR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BR_2\fP   (0x4UL << \fBSPI_CR1_BR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SPE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SPE_Msk\fP   (0x1UL << \fBSPI_CR1_SPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SPE\fP   \fBSPI_CR1_SPE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_LSBFIRST_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_LSBFIRST_Msk\fP   (0x1UL << \fBSPI_CR1_LSBFIRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_LSBFIRST\fP   \fBSPI_CR1_LSBFIRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SSI_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SSI_Msk\fP   (0x1UL << \fBSPI_CR1_SSI_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SSI\fP   \fBSPI_CR1_SSI_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SSM_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SSM_Msk\fP   (0x1UL << \fBSPI_CR1_SSM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SSM\fP   \fBSPI_CR1_SSM_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_RXONLY_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_RXONLY_Msk\fP   (0x1UL << \fBSPI_CR1_RXONLY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_RXONLY\fP   \fBSPI_CR1_RXONLY_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_DFF_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_DFF_Msk\fP   (0x1UL << \fBSPI_CR1_DFF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_DFF\fP   \fBSPI_CR1_DFF_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CRCNEXT_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CRCNEXT_Msk\fP   (0x1UL << \fBSPI_CR1_CRCNEXT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CRCNEXT\fP   \fBSPI_CR1_CRCNEXT_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CRCEN_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CRCEN_Msk\fP   (0x1UL << \fBSPI_CR1_CRCEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CRCEN\fP   \fBSPI_CR1_CRCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BIDIOE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BIDIOE_Msk\fP   (0x1UL << \fBSPI_CR1_BIDIOE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BIDIOE\fP   \fBSPI_CR1_BIDIOE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BIDIMODE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BIDIMODE_Msk\fP   (0x1UL << \fBSPI_CR1_BIDIMODE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BIDIMODE\fP   \fBSPI_CR1_BIDIMODE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_RXDMAEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_RXDMAEN_Msk\fP   (0x1UL << \fBSPI_CR2_RXDMAEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_RXDMAEN\fP   \fBSPI_CR2_RXDMAEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_TXDMAEN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_TXDMAEN_Msk\fP   (0x1UL << \fBSPI_CR2_TXDMAEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_TXDMAEN\fP   \fBSPI_CR2_TXDMAEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_SSOE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_SSOE_Msk\fP   (0x1UL << \fBSPI_CR2_SSOE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_SSOE\fP   \fBSPI_CR2_SSOE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_ERRIE_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_ERRIE_Msk\fP   (0x1UL << \fBSPI_CR2_ERRIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_ERRIE\fP   \fBSPI_CR2_ERRIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_RXNEIE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_RXNEIE_Msk\fP   (0x1UL << \fBSPI_CR2_RXNEIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_RXNEIE\fP   \fBSPI_CR2_RXNEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_TXEIE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_TXEIE_Msk\fP   (0x1UL << \fBSPI_CR2_TXEIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_TXEIE\fP   \fBSPI_CR2_TXEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_RXNE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_RXNE_Msk\fP   (0x1UL << \fBSPI_SR_RXNE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_SR_RXNE\fP   \fBSPI_SR_RXNE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_TXE_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_TXE_Msk\fP   (0x1UL << \fBSPI_SR_TXE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_SR_TXE\fP   \fBSPI_SR_TXE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_CHSIDE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_CHSIDE_Msk\fP   (0x1UL << \fBSPI_SR_CHSIDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_SR_CHSIDE\fP   \fBSPI_SR_CHSIDE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_UDR_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_UDR_Msk\fP   (0x1UL << \fBSPI_SR_UDR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_SR_UDR\fP   \fBSPI_SR_UDR_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_CRCERR_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_CRCERR_Msk\fP   (0x1UL << \fBSPI_SR_CRCERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_SR_CRCERR\fP   \fBSPI_SR_CRCERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_MODF_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_MODF_Msk\fP   (0x1UL << \fBSPI_SR_MODF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_SR_MODF\fP   \fBSPI_SR_MODF_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_OVR_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_OVR_Msk\fP   (0x1UL << \fBSPI_SR_OVR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_SR_OVR\fP   \fBSPI_SR_OVR_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_BSY_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_BSY_Msk\fP   (0x1UL << \fBSPI_SR_BSY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_SR_BSY\fP   \fBSPI_SR_BSY_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_DR_DR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_DR_DR_Msk\fP   (0xFFFFUL << \fBSPI_DR_DR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_DR_DR\fP   \fBSPI_DR_DR_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CRCPR_CRCPOLY_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_CRCPR_CRCPOLY_Msk\fP   (0xFFFFUL << \fBSPI_CRCPR_CRCPOLY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_CRCPR_CRCPOLY\fP   \fBSPI_CRCPR_CRCPOLY_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_RXCRCR_RXCRC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_RXCRCR_RXCRC_Msk\fP   (0xFFFFUL << \fBSPI_RXCRCR_RXCRC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_RXCRCR_RXCRC\fP   \fBSPI_RXCRCR_RXCRC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_TXCRCR_TXCRC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_TXCRCR_TXCRC_Msk\fP   (0xFFFFUL << \fBSPI_TXCRCR_TXCRC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_TXCRCR_TXCRC\fP   \fBSPI_TXCRCR_TXCRC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SMOD_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SMOD_Msk\fP   (0x1UL << \fBSPI_I2SCFGR_I2SMOD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SMOD\fP   \fBSPI_I2SCFGR_I2SMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_PE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_PE_Msk\fP   (0x1UL << \fBI2C_CR1_PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_PE\fP   \fBI2C_CR1_PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SMBUS_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SMBUS_Msk\fP   (0x1UL << \fBI2C_CR1_SMBUS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SMBUS\fP   \fBI2C_CR1_SMBUS_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SMBTYPE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SMBTYPE_Msk\fP   (0x1UL << \fBI2C_CR1_SMBTYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SMBTYPE\fP   \fBI2C_CR1_SMBTYPE_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ENARP_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ENARP_Msk\fP   (0x1UL << \fBI2C_CR1_ENARP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ENARP\fP   \fBI2C_CR1_ENARP_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ENPEC_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ENPEC_Msk\fP   (0x1UL << \fBI2C_CR1_ENPEC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ENPEC\fP   \fBI2C_CR1_ENPEC_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ENGC_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ENGC_Msk\fP   (0x1UL << \fBI2C_CR1_ENGC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ENGC\fP   \fBI2C_CR1_ENGC_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_NOSTRETCH_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_NOSTRETCH_Msk\fP   (0x1UL << \fBI2C_CR1_NOSTRETCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_NOSTRETCH\fP   \fBI2C_CR1_NOSTRETCH_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_START_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_START_Msk\fP   (0x1UL << \fBI2C_CR1_START_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_START\fP   \fBI2C_CR1_START_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_STOP_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_STOP_Msk\fP   (0x1UL << \fBI2C_CR1_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_STOP\fP   \fBI2C_CR1_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ACK_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ACK_Msk\fP   (0x1UL << \fBI2C_CR1_ACK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ACK\fP   \fBI2C_CR1_ACK_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_POS_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_POS_Msk\fP   (0x1UL << \fBI2C_CR1_POS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_POS\fP   \fBI2C_CR1_POS_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_PEC_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_PEC_Msk\fP   (0x1UL << \fBI2C_CR1_PEC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_PEC\fP   \fBI2C_CR1_PEC_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ALERT_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ALERT_Msk\fP   (0x1UL << \fBI2C_CR1_ALERT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ALERT\fP   \fBI2C_CR1_ALERT_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SWRST_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SWRST_Msk\fP   (0x1UL << \fBI2C_CR1_SWRST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SWRST\fP   \fBI2C_CR1_SWRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR2_FREQ_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_FREQ_Msk\fP   (0x3FUL << \fBI2C_CR2_FREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_FREQ\fP   \fBI2C_CR2_FREQ_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR2_FREQ_0\fP   (0x01UL << \fBI2C_CR2_FREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_FREQ_1\fP   (0x02UL << \fBI2C_CR2_FREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_FREQ_2\fP   (0x04UL << \fBI2C_CR2_FREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_FREQ_3\fP   (0x08UL << \fBI2C_CR2_FREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_FREQ_4\fP   (0x10UL << \fBI2C_CR2_FREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_FREQ_5\fP   (0x20UL << \fBI2C_CR2_FREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_ITERREN_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_ITERREN_Msk\fP   (0x1UL << \fBI2C_CR2_ITERREN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_ITERREN\fP   \fBI2C_CR2_ITERREN_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR2_ITEVTEN_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_ITEVTEN_Msk\fP   (0x1UL << \fBI2C_CR2_ITEVTEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_ITEVTEN\fP   \fBI2C_CR2_ITEVTEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR2_ITBUFEN_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_ITBUFEN_Msk\fP   (0x1UL << \fBI2C_CR2_ITBUFEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_ITBUFEN\fP   \fBI2C_CR2_ITBUFEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR2_DMAEN_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_DMAEN_Msk\fP   (0x1UL << \fBI2C_CR2_DMAEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_DMAEN\fP   \fBI2C_CR2_DMAEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR2_LAST_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_LAST_Msk\fP   (0x1UL << \fBI2C_CR2_LAST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_LAST\fP   \fBI2C_CR2_LAST_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD1_7\fP   0x000000FEU"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD8_9\fP   0x00000300U"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD0_Msk\fP   (0x1UL << \fBI2C_OAR1_ADD0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD0\fP   \fBI2C_OAR1_ADD0_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD1_Msk\fP   (0x1UL << \fBI2C_OAR1_ADD1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD1\fP   \fBI2C_OAR1_ADD1_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD2_Msk\fP   (0x1UL << \fBI2C_OAR1_ADD2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD2\fP   \fBI2C_OAR1_ADD2_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD3_Msk\fP   (0x1UL << \fBI2C_OAR1_ADD3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD3\fP   \fBI2C_OAR1_ADD3_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD4_Msk\fP   (0x1UL << \fBI2C_OAR1_ADD4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD4\fP   \fBI2C_OAR1_ADD4_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD5_Msk\fP   (0x1UL << \fBI2C_OAR1_ADD5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD5\fP   \fBI2C_OAR1_ADD5_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD6_Msk\fP   (0x1UL << \fBI2C_OAR1_ADD6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD6\fP   \fBI2C_OAR1_ADD6_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD7_Msk\fP   (0x1UL << \fBI2C_OAR1_ADD7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD7\fP   \fBI2C_OAR1_ADD7_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD8_Msk\fP   (0x1UL << \fBI2C_OAR1_ADD8_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD8\fP   \fBI2C_OAR1_ADD8_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD9_Msk\fP   (0x1UL << \fBI2C_OAR1_ADD9_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD9\fP   \fBI2C_OAR1_ADD9_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADDMODE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADDMODE_Msk\fP   (0x1UL << \fBI2C_OAR1_ADDMODE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADDMODE\fP   \fBI2C_OAR1_ADDMODE_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_ENDUAL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_ENDUAL_Msk\fP   (0x1UL << \fBI2C_OAR2_ENDUAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_ENDUAL\fP   \fBI2C_OAR2_ENDUAL_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_ADD2_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_ADD2_Msk\fP   (0x7FUL << \fBI2C_OAR2_ADD2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_ADD2\fP   \fBI2C_OAR2_ADD2_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_DR_DR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_DR_DR_Msk\fP   (0xFFUL << \fBI2C_DR_DR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_DR_DR\fP   \fBI2C_DR_DR_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_SB_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_SB_Msk\fP   (0x1UL << \fBI2C_SR1_SB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_SB\fP   \fBI2C_SR1_SB_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_ADDR_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_ADDR_Msk\fP   (0x1UL << \fBI2C_SR1_ADDR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_ADDR\fP   \fBI2C_SR1_ADDR_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_BTF_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_BTF_Msk\fP   (0x1UL << \fBI2C_SR1_BTF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_BTF\fP   \fBI2C_SR1_BTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_ADD10_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_ADD10_Msk\fP   (0x1UL << \fBI2C_SR1_ADD10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_ADD10\fP   \fBI2C_SR1_ADD10_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_STOPF_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_STOPF_Msk\fP   (0x1UL << \fBI2C_SR1_STOPF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_STOPF\fP   \fBI2C_SR1_STOPF_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_RXNE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_RXNE_Msk\fP   (0x1UL << \fBI2C_SR1_RXNE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_RXNE\fP   \fBI2C_SR1_RXNE_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_TXE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_TXE_Msk\fP   (0x1UL << \fBI2C_SR1_TXE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_TXE\fP   \fBI2C_SR1_TXE_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_BERR_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_BERR_Msk\fP   (0x1UL << \fBI2C_SR1_BERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_BERR\fP   \fBI2C_SR1_BERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_ARLO_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_ARLO_Msk\fP   (0x1UL << \fBI2C_SR1_ARLO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_ARLO\fP   \fBI2C_SR1_ARLO_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_AF_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_AF_Msk\fP   (0x1UL << \fBI2C_SR1_AF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_AF\fP   \fBI2C_SR1_AF_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_OVR_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_OVR_Msk\fP   (0x1UL << \fBI2C_SR1_OVR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_OVR\fP   \fBI2C_SR1_OVR_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_PECERR_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_PECERR_Msk\fP   (0x1UL << \fBI2C_SR1_PECERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_PECERR\fP   \fBI2C_SR1_PECERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_TIMEOUT_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_TIMEOUT_Msk\fP   (0x1UL << \fBI2C_SR1_TIMEOUT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_TIMEOUT\fP   \fBI2C_SR1_TIMEOUT_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_SMBALERT_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_SMBALERT_Msk\fP   (0x1UL << \fBI2C_SR1_SMBALERT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_SMBALERT\fP   \fBI2C_SR1_SMBALERT_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR2_MSL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_MSL_Msk\fP   (0x1UL << \fBI2C_SR2_MSL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_MSL\fP   \fBI2C_SR2_MSL_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR2_BUSY_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_BUSY_Msk\fP   (0x1UL << \fBI2C_SR2_BUSY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_BUSY\fP   \fBI2C_SR2_BUSY_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR2_TRA_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_TRA_Msk\fP   (0x1UL << \fBI2C_SR2_TRA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_TRA\fP   \fBI2C_SR2_TRA_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR2_GENCALL_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_GENCALL_Msk\fP   (0x1UL << \fBI2C_SR2_GENCALL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_GENCALL\fP   \fBI2C_SR2_GENCALL_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR2_SMBDEFAULT_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_SMBDEFAULT_Msk\fP   (0x1UL << \fBI2C_SR2_SMBDEFAULT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_SMBDEFAULT\fP   \fBI2C_SR2_SMBDEFAULT_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR2_SMBHOST_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_SMBHOST_Msk\fP   (0x1UL << \fBI2C_SR2_SMBHOST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_SMBHOST\fP   \fBI2C_SR2_SMBHOST_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR2_DUALF_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_DUALF_Msk\fP   (0x1UL << \fBI2C_SR2_DUALF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_DUALF\fP   \fBI2C_SR2_DUALF_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR2_PEC_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_PEC_Msk\fP   (0xFFUL << \fBI2C_SR2_PEC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_PEC\fP   \fBI2C_SR2_PEC_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CCR_CCR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_CCR_CCR_Msk\fP   (0xFFFUL << \fBI2C_CCR_CCR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CCR_CCR\fP   \fBI2C_CCR_CCR_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CCR_DUTY_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBI2C_CCR_DUTY_Msk\fP   (0x1UL << \fBI2C_CCR_DUTY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CCR_DUTY\fP   \fBI2C_CCR_DUTY_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CCR_FS_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBI2C_CCR_FS_Msk\fP   (0x1UL << \fBI2C_CCR_FS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_CCR_FS\fP   \fBI2C_CCR_FS_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_TRISE_TRISE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_TRISE_TRISE_Msk\fP   (0x3FUL << \fBI2C_TRISE_TRISE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBI2C_TRISE_TRISE\fP   \fBI2C_TRISE_TRISE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_SR_PE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSART_SR_PE_Msk\fP   (0x1UL << \fBUSART_SR_PE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_SR_PE\fP   \fBUSART_SR_PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_SR_FE_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSART_SR_FE_Msk\fP   (0x1UL << \fBUSART_SR_FE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_SR_FE\fP   \fBUSART_SR_FE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_SR_NE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSART_SR_NE_Msk\fP   (0x1UL << \fBUSART_SR_NE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_SR_NE\fP   \fBUSART_SR_NE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_SR_ORE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSART_SR_ORE_Msk\fP   (0x1UL << \fBUSART_SR_ORE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_SR_ORE\fP   \fBUSART_SR_ORE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_SR_IDLE_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSART_SR_IDLE_Msk\fP   (0x1UL << \fBUSART_SR_IDLE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_SR_IDLE\fP   \fBUSART_SR_IDLE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_SR_RXNE_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSART_SR_RXNE_Msk\fP   (0x1UL << \fBUSART_SR_RXNE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_SR_RXNE\fP   \fBUSART_SR_RXNE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_SR_TC_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSART_SR_TC_Msk\fP   (0x1UL << \fBUSART_SR_TC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_SR_TC\fP   \fBUSART_SR_TC_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_SR_TXE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSART_SR_TXE_Msk\fP   (0x1UL << \fBUSART_SR_TXE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_SR_TXE\fP   \fBUSART_SR_TXE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_SR_LBD_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSART_SR_LBD_Msk\fP   (0x1UL << \fBUSART_SR_LBD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_SR_LBD\fP   \fBUSART_SR_LBD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_SR_CTS_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSART_SR_CTS_Msk\fP   (0x1UL << \fBUSART_SR_CTS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_SR_CTS\fP   \fBUSART_SR_CTS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_DR_DR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSART_DR_DR_Msk\fP   (0x1FFUL << \fBUSART_DR_DR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_DR_DR\fP   \fBUSART_DR_DR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_BRR_DIV_Fraction_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSART_BRR_DIV_Fraction_Msk\fP   (0xFUL << \fBUSART_BRR_DIV_Fraction_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_BRR_DIV_Fraction\fP   \fBUSART_BRR_DIV_Fraction_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_BRR_DIV_Mantissa_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSART_BRR_DIV_Mantissa_Msk\fP   (0xFFFUL << \fBUSART_BRR_DIV_Mantissa_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_BRR_DIV_Mantissa\fP   \fBUSART_BRR_DIV_Mantissa_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_SBK_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_SBK_Msk\fP   (0x1UL << \fBUSART_CR1_SBK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_SBK\fP   \fBUSART_CR1_SBK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RWU_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RWU_Msk\fP   (0x1UL << \fBUSART_CR1_RWU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RWU\fP   \fBUSART_CR1_RWU_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RE_Msk\fP   (0x1UL << \fBUSART_CR1_RE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RE\fP   \fBUSART_CR1_RE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TE_Msk\fP   (0x1UL << \fBUSART_CR1_TE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TE\fP   \fBUSART_CR1_TE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_IDLEIE_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_IDLEIE_Msk\fP   (0x1UL << \fBUSART_CR1_IDLEIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_IDLEIE\fP   \fBUSART_CR1_IDLEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RXNEIE_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RXNEIE_Msk\fP   (0x1UL << \fBUSART_CR1_RXNEIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RXNEIE\fP   \fBUSART_CR1_RXNEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TCIE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TCIE_Msk\fP   (0x1UL << \fBUSART_CR1_TCIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TCIE\fP   \fBUSART_CR1_TCIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TXEIE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TXEIE_Msk\fP   (0x1UL << \fBUSART_CR1_TXEIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TXEIE\fP   \fBUSART_CR1_TXEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PEIE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PEIE_Msk\fP   (0x1UL << \fBUSART_CR1_PEIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PEIE\fP   \fBUSART_CR1_PEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PS_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PS_Msk\fP   (0x1UL << \fBUSART_CR1_PS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PS\fP   \fBUSART_CR1_PS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PCE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PCE_Msk\fP   (0x1UL << \fBUSART_CR1_PCE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PCE\fP   \fBUSART_CR1_PCE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_WAKE_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_WAKE_Msk\fP   (0x1UL << \fBUSART_CR1_WAKE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_WAKE\fP   \fBUSART_CR1_WAKE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_M_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_M_Msk\fP   (0x1UL << \fBUSART_CR1_M_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_M\fP   \fBUSART_CR1_M_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_UE_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_UE_Msk\fP   (0x1UL << \fBUSART_CR1_UE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_UE\fP   \fBUSART_CR1_UE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_ADD_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_ADD_Msk\fP   (0xFUL << \fBUSART_CR2_ADD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_ADD\fP   \fBUSART_CR2_ADD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBDL_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBDL_Msk\fP   (0x1UL << \fBUSART_CR2_LBDL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBDL\fP   \fBUSART_CR2_LBDL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBDIE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBDIE_Msk\fP   (0x1UL << \fBUSART_CR2_LBDIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBDIE\fP   \fBUSART_CR2_LBDIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBCL_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBCL_Msk\fP   (0x1UL << \fBUSART_CR2_LBCL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBCL\fP   \fBUSART_CR2_LBCL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CPHA_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CPHA_Msk\fP   (0x1UL << \fBUSART_CR2_CPHA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CPHA\fP   \fBUSART_CR2_CPHA_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CPOL_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CPOL_Msk\fP   (0x1UL << \fBUSART_CR2_CPOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CPOL\fP   \fBUSART_CR2_CPOL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CLKEN_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CLKEN_Msk\fP   (0x1UL << \fBUSART_CR2_CLKEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CLKEN\fP   \fBUSART_CR2_CLKEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_STOP_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_STOP_Msk\fP   (0x3UL << \fBUSART_CR2_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_STOP\fP   \fBUSART_CR2_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_STOP_0\fP   (0x1UL << \fBUSART_CR2_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_STOP_1\fP   (0x2UL << \fBUSART_CR2_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LINEN_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LINEN_Msk\fP   (0x1UL << \fBUSART_CR2_LINEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LINEN\fP   \fBUSART_CR2_LINEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_EIE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_EIE_Msk\fP   (0x1UL << \fBUSART_CR3_EIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_EIE\fP   \fBUSART_CR3_EIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_IREN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_IREN_Msk\fP   (0x1UL << \fBUSART_CR3_IREN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_IREN\fP   \fBUSART_CR3_IREN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_IRLP_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_IRLP_Msk\fP   (0x1UL << \fBUSART_CR3_IRLP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_IRLP\fP   \fBUSART_CR3_IRLP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_HDSEL_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_HDSEL_Msk\fP   (0x1UL << \fBUSART_CR3_HDSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_HDSEL\fP   \fBUSART_CR3_HDSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_NACK_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_NACK_Msk\fP   (0x1UL << \fBUSART_CR3_NACK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_NACK\fP   \fBUSART_CR3_NACK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_SCEN_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_SCEN_Msk\fP   (0x1UL << \fBUSART_CR3_SCEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_SCEN\fP   \fBUSART_CR3_SCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DMAR_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DMAR_Msk\fP   (0x1UL << \fBUSART_CR3_DMAR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DMAR\fP   \fBUSART_CR3_DMAR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DMAT_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DMAT_Msk\fP   (0x1UL << \fBUSART_CR3_DMAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DMAT\fP   \fBUSART_CR3_DMAT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_RTSE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_RTSE_Msk\fP   (0x1UL << \fBUSART_CR3_RTSE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_RTSE\fP   \fBUSART_CR3_RTSE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_CTSE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_CTSE_Msk\fP   (0x1UL << \fBUSART_CR3_CTSE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_CTSE\fP   \fBUSART_CR3_CTSE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_CTSIE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_CTSIE_Msk\fP   (0x1UL << \fBUSART_CR3_CTSIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_CTSIE\fP   \fBUSART_CR3_CTSIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC_Msk\fP   (0xFFUL << \fBUSART_GTPR_PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC\fP   \fBUSART_GTPR_PSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC_0\fP   (0x01UL << \fBUSART_GTPR_PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC_1\fP   (0x02UL << \fBUSART_GTPR_PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC_2\fP   (0x04UL << \fBUSART_GTPR_PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC_3\fP   (0x08UL << \fBUSART_GTPR_PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC_4\fP   (0x10UL << \fBUSART_GTPR_PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC_5\fP   (0x20UL << \fBUSART_GTPR_PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC_6\fP   (0x40UL << \fBUSART_GTPR_PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC_7\fP   (0x80UL << \fBUSART_GTPR_PSC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_GT_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_GT_Msk\fP   (0xFFUL << \fBUSART_GTPR_GT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_GT\fP   \fBUSART_GTPR_GT_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_DEV_ID_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_DEV_ID_Msk\fP   (0xFFFUL << \fBDBGMCU_IDCODE_DEV_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_DEV_ID\fP   \fBDBGMCU_IDCODE_DEV_ID_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_REV_ID_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_REV_ID_Msk\fP   (0xFFFFUL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_REV_ID\fP   \fBDBGMCU_IDCODE_REV_ID_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_REV_ID_0\fP   (0x0001UL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_REV_ID_1\fP   (0x0002UL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_REV_ID_2\fP   (0x0004UL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_REV_ID_3\fP   (0x0008UL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_REV_ID_4\fP   (0x0010UL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_REV_ID_5\fP   (0x0020UL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_REV_ID_6\fP   (0x0040UL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_REV_ID_7\fP   (0x0080UL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_REV_ID_8\fP   (0x0100UL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_REV_ID_9\fP   (0x0200UL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_REV_ID_10\fP   (0x0400UL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_REV_ID_11\fP   (0x0800UL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_REV_ID_12\fP   (0x1000UL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_REV_ID_13\fP   (0x2000UL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_REV_ID_14\fP   (0x4000UL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_REV_ID_15\fP   (0x8000UL << \fBDBGMCU_IDCODE_REV_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_SLEEP_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_SLEEP_Msk\fP   (0x1UL << \fBDBGMCU_CR_DBG_SLEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_SLEEP\fP   \fBDBGMCU_CR_DBG_SLEEP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_STOP_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_STOP_Msk\fP   (0x1UL << \fBDBGMCU_CR_DBG_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_STOP\fP   \fBDBGMCU_CR_DBG_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_STANDBY_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_STANDBY_Msk\fP   (0x1UL << \fBDBGMCU_CR_DBG_STANDBY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_STANDBY\fP   \fBDBGMCU_CR_DBG_STANDBY_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_TRACE_IOEN_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_TRACE_IOEN_Msk\fP   (0x1UL << \fBDBGMCU_CR_TRACE_IOEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_TRACE_IOEN\fP   \fBDBGMCU_CR_TRACE_IOEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_TRACE_MODE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_TRACE_MODE_Msk\fP   (0x3UL << \fBDBGMCU_CR_TRACE_MODE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_TRACE_MODE\fP   \fBDBGMCU_CR_TRACE_MODE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_TRACE_MODE_0\fP   (0x1UL << \fBDBGMCU_CR_TRACE_MODE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_TRACE_MODE_1\fP   (0x2UL << \fBDBGMCU_CR_TRACE_MODE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_IWDG_STOP_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_IWDG_STOP_Msk\fP   (0x1UL << \fBDBGMCU_CR_DBG_IWDG_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_IWDG_STOP\fP   \fBDBGMCU_CR_DBG_IWDG_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_WWDG_STOP_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_WWDG_STOP_Msk\fP   (0x1UL << \fBDBGMCU_CR_DBG_WWDG_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_WWDG_STOP\fP   \fBDBGMCU_CR_DBG_WWDG_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_TIM1_STOP_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_TIM1_STOP_Msk\fP   (0x1UL << \fBDBGMCU_CR_DBG_TIM1_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_TIM1_STOP\fP   \fBDBGMCU_CR_DBG_TIM1_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_TIM2_STOP_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_TIM2_STOP_Msk\fP   (0x1UL << \fBDBGMCU_CR_DBG_TIM2_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_TIM2_STOP\fP   \fBDBGMCU_CR_DBG_TIM2_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_TIM3_STOP_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_TIM3_STOP_Msk\fP   (0x1UL << \fBDBGMCU_CR_DBG_TIM3_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_TIM3_STOP\fP   \fBDBGMCU_CR_DBG_TIM3_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_CAN1_STOP_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_CAN1_STOP_Msk\fP   (0x1UL << \fBDBGMCU_CR_DBG_CAN1_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_CAN1_STOP\fP   \fBDBGMCU_CR_DBG_CAN1_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Msk\fP   (0x1UL << \fBDBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT\fP   \fBDBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_LATENCY_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_LATENCY_Msk\fP   (0x7UL << \fBFLASH_ACR_LATENCY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_LATENCY\fP   \fBFLASH_ACR_LATENCY_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_LATENCY_0\fP   (0x1UL << \fBFLASH_ACR_LATENCY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_LATENCY_1\fP   (0x2UL << \fBFLASH_ACR_LATENCY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_LATENCY_2\fP   (0x4UL << \fBFLASH_ACR_LATENCY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_HLFCYA_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_HLFCYA_Msk\fP   (0x1UL << \fBFLASH_ACR_HLFCYA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_HLFCYA\fP   \fBFLASH_ACR_HLFCYA_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_PRFTBE_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_PRFTBE_Msk\fP   (0x1UL << \fBFLASH_ACR_PRFTBE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_PRFTBE\fP   \fBFLASH_ACR_PRFTBE_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_PRFTBS_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_PRFTBS_Msk\fP   (0x1UL << \fBFLASH_ACR_PRFTBS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_PRFTBS\fP   \fBFLASH_ACR_PRFTBS_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_KEYR_FKEYR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_KEYR_FKEYR_Msk\fP   (0xFFFFFFFFUL << \fBFLASH_KEYR_FKEYR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_KEYR_FKEYR\fP   \fBFLASH_KEYR_FKEYR_Msk\fP"
.br
.ti -1c
.RI "#define \fBRDP_KEY_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRDP_KEY_Msk\fP   (0xA5UL << \fBRDP_KEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRDP_KEY\fP   \fBRDP_KEY_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_KEY1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_KEY1_Msk\fP   (0x45670123UL << \fBFLASH_KEY1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_KEY1\fP   \fBFLASH_KEY1_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_KEY2_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_KEY2_Msk\fP   (0xCDEF89ABUL << \fBFLASH_KEY2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_KEY2\fP   \fBFLASH_KEY2_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OPTKEYR_OPTKEYR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTKEYR_OPTKEYR_Msk\fP   (0xFFFFFFFFUL << \fBFLASH_OPTKEYR_OPTKEYR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTKEYR_OPTKEYR\fP   \fBFLASH_OPTKEYR_OPTKEYR_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OPTKEY1\fP   \fBFLASH_KEY1\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OPTKEY2\fP   \fBFLASH_KEY2\fP"
.br
.ti -1c
.RI "#define \fBFLASH_SR_BSY_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_BSY_Msk\fP   (0x1UL << \fBFLASH_SR_BSY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_BSY\fP   \fBFLASH_SR_BSY_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_SR_PGERR_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_PGERR_Msk\fP   (0x1UL << \fBFLASH_SR_PGERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_PGERR\fP   \fBFLASH_SR_PGERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_SR_WRPRTERR_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_WRPRTERR_Msk\fP   (0x1UL << \fBFLASH_SR_WRPRTERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_WRPRTERR\fP   \fBFLASH_SR_WRPRTERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_SR_EOP_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_EOP_Msk\fP   (0x1UL << \fBFLASH_SR_EOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_EOP\fP   \fBFLASH_SR_EOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_PG_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_PG_Msk\fP   (0x1UL << \fBFLASH_CR_PG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_PG\fP   \fBFLASH_CR_PG_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_PER_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_PER_Msk\fP   (0x1UL << \fBFLASH_CR_PER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_PER\fP   \fBFLASH_CR_PER_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_MER_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_MER_Msk\fP   (0x1UL << \fBFLASH_CR_MER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_MER\fP   \fBFLASH_CR_MER_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_OPTPG_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_OPTPG_Msk\fP   (0x1UL << \fBFLASH_CR_OPTPG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_OPTPG\fP   \fBFLASH_CR_OPTPG_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_OPTER_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_OPTER_Msk\fP   (0x1UL << \fBFLASH_CR_OPTER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_OPTER\fP   \fBFLASH_CR_OPTER_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_STRT_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_STRT_Msk\fP   (0x1UL << \fBFLASH_CR_STRT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_STRT\fP   \fBFLASH_CR_STRT_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_LOCK_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_LOCK_Msk\fP   (0x1UL << \fBFLASH_CR_LOCK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_LOCK\fP   \fBFLASH_CR_LOCK_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_OPTWRE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_OPTWRE_Msk\fP   (0x1UL << \fBFLASH_CR_OPTWRE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_OPTWRE\fP   \fBFLASH_CR_OPTWRE_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_ERRIE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_ERRIE_Msk\fP   (0x1UL << \fBFLASH_CR_ERRIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_ERRIE\fP   \fBFLASH_CR_ERRIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_EOPIE_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_EOPIE_Msk\fP   (0x1UL << \fBFLASH_CR_EOPIE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_EOPIE\fP   \fBFLASH_CR_EOPIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_AR_FAR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_AR_FAR_Msk\fP   (0xFFFFFFFFUL << \fBFLASH_AR_FAR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_AR_FAR\fP   \fBFLASH_AR_FAR_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OBR_OPTERR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_OBR_OPTERR_Msk\fP   (0x1UL << \fBFLASH_OBR_OPTERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_OBR_OPTERR\fP   \fBFLASH_OBR_OPTERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OBR_RDPRT_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBFLASH_OBR_RDPRT_Msk\fP   (0x1UL << \fBFLASH_OBR_RDPRT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_OBR_RDPRT\fP   \fBFLASH_OBR_RDPRT_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OBR_IWDG_SW_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBFLASH_OBR_IWDG_SW_Msk\fP   (0x1UL << \fBFLASH_OBR_IWDG_SW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_OBR_IWDG_SW\fP   \fBFLASH_OBR_IWDG_SW_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OBR_nRST_STOP_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBFLASH_OBR_nRST_STOP_Msk\fP   (0x1UL << \fBFLASH_OBR_nRST_STOP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_OBR_nRST_STOP\fP   \fBFLASH_OBR_nRST_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OBR_nRST_STDBY_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBFLASH_OBR_nRST_STDBY_Msk\fP   (0x1UL << \fBFLASH_OBR_nRST_STDBY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_OBR_nRST_STDBY\fP   \fBFLASH_OBR_nRST_STDBY_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OBR_USER_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBFLASH_OBR_USER_Msk\fP   (0x7UL << \fBFLASH_OBR_USER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_OBR_USER\fP   \fBFLASH_OBR_USER_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OBR_DATA0_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBFLASH_OBR_DATA0_Msk\fP   (0xFFUL << \fBFLASH_OBR_DATA0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_OBR_DATA0\fP   \fBFLASH_OBR_DATA0_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OBR_DATA1_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBFLASH_OBR_DATA1_Msk\fP   (0xFFUL << \fBFLASH_OBR_DATA1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_OBR_DATA1\fP   \fBFLASH_OBR_DATA1_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_WRPR_WRP_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_WRPR_WRP_Msk\fP   (0xFFFFFFFFUL << \fBFLASH_WRPR_WRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_WRPR_WRP\fP   \fBFLASH_WRPR_WRP_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_RDP_RDP_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_RDP_RDP_Msk\fP   (0xFFUL << \fBFLASH_RDP_RDP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_RDP_RDP\fP   \fBFLASH_RDP_RDP_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_RDP_nRDP_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFLASH_RDP_nRDP_Msk\fP   (0xFFUL << \fBFLASH_RDP_nRDP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_RDP_nRDP\fP   \fBFLASH_RDP_nRDP_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_USER_USER_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFLASH_USER_USER_Msk\fP   (0xFFUL << \fBFLASH_USER_USER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_USER_USER\fP   \fBFLASH_USER_USER_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_USER_nUSER_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBFLASH_USER_nUSER_Msk\fP   (0xFFUL << \fBFLASH_USER_nUSER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_USER_nUSER\fP   \fBFLASH_USER_nUSER_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_DATA0_DATA0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_DATA0_DATA0_Msk\fP   (0xFFUL << \fBFLASH_DATA0_DATA0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_DATA0_DATA0\fP   \fBFLASH_DATA0_DATA0_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_DATA0_nDATA0_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFLASH_DATA0_nDATA0_Msk\fP   (0xFFUL << \fBFLASH_DATA0_nDATA0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_DATA0_nDATA0\fP   \fBFLASH_DATA0_nDATA0_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_DATA1_DATA1_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFLASH_DATA1_DATA1_Msk\fP   (0xFFUL << \fBFLASH_DATA1_DATA1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_DATA1_DATA1\fP   \fBFLASH_DATA1_DATA1_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_DATA1_nDATA1_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBFLASH_DATA1_nDATA1_Msk\fP   (0xFFUL << \fBFLASH_DATA1_nDATA1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_DATA1_nDATA1\fP   \fBFLASH_DATA1_nDATA1_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_WRP0_WRP0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_WRP0_WRP0_Msk\fP   (0xFFUL << \fBFLASH_WRP0_WRP0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_WRP0_WRP0\fP   \fBFLASH_WRP0_WRP0_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_WRP0_nWRP0_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFLASH_WRP0_nWRP0_Msk\fP   (0xFFUL << \fBFLASH_WRP0_nWRP0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFLASH_WRP0_nWRP0\fP   \fBFLASH_WRP0_nWRP0_Msk\fP"
.br
.ti -1c
.RI "#define \fBIS_ADC_ALL_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_ADC_COMMON_INSTANCE\fP(INSTANCE)   ((INSTANCE) == \fBADC12_COMMON\fP)"
.br
.ti -1c
.RI "#define \fBIS_ADC_MULTIMODE_MASTER_INSTANCE\fP(INSTANCE)   ((INSTANCE) == \fBADC1\fP)"
.br
.ti -1c
.RI "#define \fBIS_ADC_DMA_CAPABILITY_INSTANCE\fP(INSTANCE)   ((INSTANCE) == \fBADC1\fP)"
.br
.ti -1c
.RI "#define \fBIS_CAN_ALL_INSTANCE\fP(INSTANCE)   ((INSTANCE) == \fBCAN1\fP)"
.br
.ti -1c
.RI "#define \fBIS_CRC_ALL_INSTANCE\fP(INSTANCE)   ((INSTANCE) == \fBCRC\fP)"
.br
.ti -1c
.RI "#define \fBIS_DMA_ALL_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_GPIO_ALL_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_GPIO_AF_INSTANCE\fP(INSTANCE)   \fBIS_GPIO_ALL_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_GPIO_LOCK_INSTANCE\fP(INSTANCE)   \fBIS_GPIO_ALL_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_I2C_ALL_INSTANCE\fP(INSTANCE)   ((INSTANCE) == \fBI2C1\fP)"
.br
.ti -1c
.RI "#define \fBIS_SMBUS_ALL_INSTANCE\fP   \fBIS_I2C_ALL_INSTANCE\fP"
.br
.ti -1c
.RI "#define \fBIS_IWDG_ALL_INSTANCE\fP(INSTANCE)   ((INSTANCE) == \fBIWDG\fP)"
.br
.ti -1c
.RI "#define \fBIS_SPI_ALL_INSTANCE\fP(INSTANCE)   ((INSTANCE) == \fBSPI1\fP)"
.br
.ti -1c
.RI "#define \fBIS_TIM_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_ADVANCED_INSTANCE\fP(INSTANCE)   ((INSTANCE) == \fBTIM1\fP)"
.br
.ti -1c
.RI "#define \fBIS_TIM_CC1_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_CC2_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_CC3_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_CC4_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_CLOCKSOURCE_TIX_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_CLOCKSOURCE_ITRX_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_OCXREF_CLEAR_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_ENCODER_INTERFACE_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_XOR_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_MASTER_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_SLAVE_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_DMABURST_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_BREAK_INSTANCE\fP(INSTANCE)   ((INSTANCE) == \fBTIM1\fP)"
.br
.ti -1c
.RI "#define \fBIS_TIM_CCX_INSTANCE\fP(INSTANCE,  CHANNEL)"
.br
.ti -1c
.RI "#define \fBIS_TIM_CCXN_INSTANCE\fP(INSTANCE,  CHANNEL)"
.br
.ti -1c
.RI "#define \fBIS_TIM_COUNTER_MODE_SELECT_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_REPETITION_COUNTER_INSTANCE\fP(INSTANCE)   ((INSTANCE) == \fBTIM1\fP)"
.br
.ti -1c
.RI "#define \fBIS_TIM_CLOCK_DIVISION_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_DMA_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_DMA_CC_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_COMMUTATION_EVENT_INSTANCE\fP(INSTANCE)   ((INSTANCE) == \fBTIM1\fP)"
.br
.ti -1c
.RI "#define \fBIS_TIM_ETR_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_HALL_SENSOR_INTERFACE_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_TIM_32B_COUNTER_INSTANCE\fP(INSTANCE)   0U"
.br
.ti -1c
.RI "#define \fBIS_USART_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_UART_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_UART_HALFDUPLEX_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_UART_LIN_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_UART_HWFLOW_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_SMARTCARD_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_IRDA_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_UART_MULTIPROCESSOR_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_UART_DMA_INSTANCE\fP(INSTANCE)"
.br
.ti -1c
.RI "#define \fBIS_RTC_ALL_INSTANCE\fP(INSTANCE)   ((INSTANCE) == \fBRTC\fP)"
.br
.ti -1c
.RI "#define \fBIS_WWDG_ALL_INSTANCE\fP(INSTANCE)   ((INSTANCE) == \fBWWDG\fP)"
.br
.ti -1c
.RI "#define \fBIS_PCD_ALL_INSTANCE\fP(INSTANCE)   ((INSTANCE) == \fBUSB\fP)"
.br
.ti -1c
.RI "#define \fBRCC_HSE_MIN\fP   4000000U"
.br
.ti -1c
.RI "#define \fBRCC_HSE_MAX\fP   16000000U"
.br
.ti -1c
.RI "#define \fBRCC_MAX_FREQUENCY\fP   72000000U"
.br
.ti -1c
.RI "#define \fBADC1_IRQn\fP   \fBADC1_2_IRQn\fP"
.br
.ti -1c
.RI "#define \fBTIM1_BRK_TIM9_IRQn\fP   \fBTIM1_BRK_IRQn\fP"
.br
.ti -1c
.RI "#define \fBTIM1_BRK_TIM15_IRQn\fP   \fBTIM1_BRK_IRQn\fP"
.br
.ti -1c
.RI "#define \fBTIM9_IRQn\fP   \fBTIM1_BRK_IRQn\fP"
.br
.ti -1c
.RI "#define \fBTIM11_IRQn\fP   \fBTIM1_TRG_COM_IRQn\fP"
.br
.ti -1c
.RI "#define \fBTIM1_TRG_COM_TIM17_IRQn\fP   \fBTIM1_TRG_COM_IRQn\fP"
.br
.ti -1c
.RI "#define \fBTIM1_TRG_COM_TIM11_IRQn\fP   \fBTIM1_TRG_COM_IRQn\fP"
.br
.ti -1c
.RI "#define \fBTIM1_UP_TIM16_IRQn\fP   \fBTIM1_UP_IRQn\fP"
.br
.ti -1c
.RI "#define \fBTIM1_UP_TIM10_IRQn\fP   \fBTIM1_UP_IRQn\fP"
.br
.ti -1c
.RI "#define \fBTIM10_IRQn\fP   \fBTIM1_UP_IRQn\fP"
.br
.ti -1c
.RI "#define \fBOTG_FS_WKUP_IRQn\fP   \fBUSBWakeUp_IRQn\fP"
.br
.ti -1c
.RI "#define \fBCEC_IRQn\fP   \fBUSBWakeUp_IRQn\fP"
.br
.ti -1c
.RI "#define \fBUSB_HP_IRQn\fP   \fBUSB_HP_CAN1_TX_IRQn\fP"
.br
.ti -1c
.RI "#define \fBCAN1_TX_IRQn\fP   \fBUSB_HP_CAN1_TX_IRQn\fP"
.br
.ti -1c
.RI "#define \fBUSB_LP_IRQn\fP   \fBUSB_LP_CAN1_RX0_IRQn\fP"
.br
.ti -1c
.RI "#define \fBCAN1_RX0_IRQn\fP   \fBUSB_LP_CAN1_RX0_IRQn\fP"
.br
.ti -1c
.RI "#define \fBADC1_IRQHandler\fP   ADC1_2_IRQHandler"
.br
.ti -1c
.RI "#define \fBTIM1_BRK_TIM9_IRQHandler\fP   TIM1_BRK_IRQHandler"
.br
.ti -1c
.RI "#define \fBTIM1_BRK_TIM15_IRQHandler\fP   TIM1_BRK_IRQHandler"
.br
.ti -1c
.RI "#define \fBTIM9_IRQHandler\fP   TIM1_BRK_IRQHandler"
.br
.ti -1c
.RI "#define \fBTIM11_IRQHandler\fP   TIM1_TRG_COM_IRQHandler"
.br
.ti -1c
.RI "#define \fBTIM1_TRG_COM_TIM17_IRQHandler\fP   TIM1_TRG_COM_IRQHandler"
.br
.ti -1c
.RI "#define \fBTIM1_TRG_COM_TIM11_IRQHandler\fP   TIM1_TRG_COM_IRQHandler"
.br
.ti -1c
.RI "#define \fBTIM1_UP_TIM16_IRQHandler\fP   TIM1_UP_IRQHandler"
.br
.ti -1c
.RI "#define \fBTIM1_UP_TIM10_IRQHandler\fP   TIM1_UP_IRQHandler"
.br
.ti -1c
.RI "#define \fBTIM10_IRQHandler\fP   TIM1_UP_IRQHandler"
.br
.ti -1c
.RI "#define \fBOTG_FS_WKUP_IRQHandler\fP   USBWakeUp_IRQHandler"
.br
.ti -1c
.RI "#define \fBCEC_IRQHandler\fP   USBWakeUp_IRQHandler"
.br
.ti -1c
.RI "#define \fBUSB_HP_IRQHandler\fP   USB_HP_CAN1_TX_IRQHandler"
.br
.ti -1c
.RI "#define \fBCAN1_TX_IRQHandler\fP   USB_HP_CAN1_TX_IRQHandler"
.br
.ti -1c
.RI "#define \fBUSB_LP_IRQHandler\fP   USB_LP_CAN1_RX0_IRQHandler"
.br
.ti -1c
.RI "#define \fBCAN1_RX0_IRQHandler\fP   USB_LP_CAN1_RX0_IRQHandler"
.br
.in -1c
.SS "Enumerations"

.in +1c
.ti -1c
.RI "enum \fBIRQn_Type\fP { \fBNonMaskableInt_IRQn\fP = -14, \fBHardFault_IRQn\fP = -13, \fBMemoryManagement_IRQn\fP = -12, \fBBusFault_IRQn\fP = -11, \fBUsageFault_IRQn\fP = -10, \fBSVCall_IRQn\fP = -5, \fBDebugMonitor_IRQn\fP = -4, \fBPendSV_IRQn\fP = -2, \fBSysTick_IRQn\fP = -1, \fBWWDG_IRQn\fP = 0, \fBPVD_IRQn\fP = 1, \fBTAMPER_IRQn\fP = 2, \fBRTC_IRQn\fP = 3, \fBFLASH_IRQn\fP = 4, \fBRCC_IRQn\fP = 5, \fBEXTI0_IRQn\fP = 6, \fBEXTI1_IRQn\fP = 7, \fBEXTI2_IRQn\fP = 8, \fBEXTI3_IRQn\fP = 9, \fBEXTI4_IRQn\fP = 10, \fBDMA1_Channel1_IRQn\fP = 11, \fBDMA1_Channel2_IRQn\fP = 12, \fBDMA1_Channel3_IRQn\fP = 13, \fBDMA1_Channel4_IRQn\fP = 14, \fBDMA1_Channel5_IRQn\fP = 15, \fBDMA1_Channel6_IRQn\fP = 16, \fBDMA1_Channel7_IRQn\fP = 17, \fBADC1_2_IRQn\fP = 18, \fBUSB_HP_CAN1_TX_IRQn\fP = 19, \fBUSB_LP_CAN1_RX0_IRQn\fP = 20, \fBCAN1_RX1_IRQn\fP = 21, \fBCAN1_SCE_IRQn\fP = 22, \fBEXTI9_5_IRQn\fP = 23, \fBTIM1_BRK_IRQn\fP = 24, \fBTIM1_UP_IRQn\fP = 25, \fBTIM1_TRG_COM_IRQn\fP = 26, \fBTIM1_CC_IRQn\fP = 27, \fBTIM2_IRQn\fP = 28, \fBTIM3_IRQn\fP = 29, \fBI2C1_EV_IRQn\fP = 31, \fBI2C1_ER_IRQn\fP = 32, \fBSPI1_IRQn\fP = 35, \fBUSART1_IRQn\fP = 37, \fBUSART2_IRQn\fP = 38, \fBEXTI15_10_IRQn\fP = 40, \fBRTC_Alarm_IRQn\fP = 41, \fBUSBWakeUp_IRQn\fP = 42 }"
.br
.RI "STM32F10x Interrupt Number Definition, according to the selected device in \fBLibrary_configuration_section\fP\&. "
.in -1c
.SH "Detailed Description"
.PP 
CMSIS Cortex-M3 Device Peripheral Access Layer Header File\&. This file contains all the peripheral register's definitions, bits definitions and memory mapping for STM32F1xx devices\&. 
.br
 


.PP
\fBAuthor\fP
.RS 4
MCD Application Team This file contains:
.IP "\(bu" 2
Data structures and the address mapping for all peripherals
.IP "\(bu" 2
Peripheral's registers declarations and bits definition
.IP "\(bu" 2
Macros to access peripherals registers hardware
.PP
.RE
.PP
\fBAttention\fP
.RS 4
.RE
.PP
.SS "(C) Copyright (c) 2017 STMicroelectronics\&. All rights reserved\&."
.PP
This software component is licensed by ST under BSD 3-Clause license, the 'License'; You may not use this file except in compliance with the License\&. You may obtain a copy of the License at: opensource\&.org/licenses/BSD-3-Clause 
.SH "Author"
.PP 
Generated automatically by Doxygen for lcd_display from the source code\&.
