Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/fjsda/Studying/FPGA/FullAddSub/addsubtest_isim_beh.exe -prj C:/Users/fjsda/Studying/FPGA/FullAddSub/addsubtest_beh.prj work.addsubtest work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/fjsda/Studying/FPGA/FullAddSub/HalfSUB.v" into library work
Analyzing Verilog file "C:/Users/fjsda/Studying/FPGA/FullAddSub/HalfADD.v" into library work
Analyzing Verilog file "C:/Users/fjsda/Studying/FPGA/FullAddSub/FullSUB.v" into library work
Analyzing Verilog file "C:/Users/fjsda/Studying/FPGA/FullAddSub/FullADD.v" into library work
Analyzing Verilog file "C:/Users/fjsda/Studying/FPGA/FullAddSub/ADDSUB.v" into library work
Analyzing Verilog file "C:/Users/fjsda/Studying/FPGA/FullAddSub/addsubtest.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module HalfADD
Compiling module FullADD
Compiling module HalfSUB
Compiling module FullSUB
Compiling module ADDSUB
Compiling module addsubtest
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: 指定されたパスが見つかりません。, "isim\addsubtest_isim_beh.exe.sim\libPortability.dll".
Compiled 7 Verilog Units
Built simulation executable C:/Users/fjsda/Studying/FPGA/FullAddSub/addsubtest_isim_beh.exe
Fuse Memory Usage: 28140 KB
Fuse CPU Usage: 952 ms
