/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [8:0] _01_;
  reg [17:0] _02_;
  wire [2:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_22z;
  wire [14:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [17:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [14:0] celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = ~(celloutsig_1_6z & celloutsig_1_2z);
  assign celloutsig_1_9z = celloutsig_1_6z ^ celloutsig_1_8z[10];
  assign celloutsig_0_11z = _00_ ^ celloutsig_0_8z;
  assign celloutsig_1_2z = in_data[149] ^ in_data[166];
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _01_ <= 9'h000;
    else _01_ <= { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z };
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _02_ <= 18'h00000;
    else _02_ <= { celloutsig_1_7z[12], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_7z };
  reg [6:0] _10_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _10_ <= 7'h00;
    else _10_ <= { celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_16z };
  assign out_data[102:96] = _10_;
  reg [2:0] _11_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _11_ <= 3'h0;
    else _11_ <= { celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_5z };
  assign { _00_, _03_[1:0] } = _11_;
  reg [9:0] _12_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _12_ <= 10'h000;
    else _12_ <= { celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_2z, _00_, _03_[1:0], celloutsig_0_7z, celloutsig_0_12z };
  assign out_data[41:32] = _12_;
  assign celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z } / { 1'h1, _01_[0], celloutsig_1_3z };
  assign celloutsig_0_6z = { in_data[90:81], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z } / { 1'h1, in_data[25:11], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_17z = { celloutsig_0_14z[5:1], celloutsig_0_16z } / { 1'h1, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_2z };
  assign celloutsig_0_22z = { celloutsig_0_14z[9:7], celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_11z } / { 1'h1, celloutsig_0_17z[4:1], celloutsig_0_7z, celloutsig_0_3z, in_data[0] };
  assign celloutsig_0_24z = { celloutsig_0_22z, celloutsig_0_17z, celloutsig_0_3z } / { 1'h1, in_data[71:59], celloutsig_0_11z };
  assign celloutsig_1_16z = { celloutsig_1_8z[0], celloutsig_1_1z, celloutsig_1_15z } === { celloutsig_1_5z[1:0], celloutsig_1_1z };
  assign celloutsig_0_5z = { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z } === { in_data[8:7], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_7z = in_data[62:27] === { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_12z = { in_data[21], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_9z } === { in_data[7:5], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_0_1z = in_data[45:36] === in_data[84:75];
  assign celloutsig_1_11z = { celloutsig_1_7z[4:1], celloutsig_1_2z } && in_data[136:132];
  assign celloutsig_0_13z = { in_data[26:11], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_1z } && { celloutsig_0_6z[15:3], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_19z = { in_data[50:43], celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_2z } && { in_data[74:66], _00_, _03_[1:0], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_1_10z = { celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_6z } % { 1'h1, celloutsig_1_8z[9], celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_7z[9:3], celloutsig_1_3z } * { _01_[5:2], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_0_14z = celloutsig_0_6z[14:5] * { in_data[81], celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_12z, _00_, _03_[1:0], celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_4z };
  assign celloutsig_1_6z = in_data[120:117] != { in_data[128:126], celloutsig_1_2z };
  assign celloutsig_0_15z = { celloutsig_0_14z[3], _00_, _03_[1:0], _00_, _03_[1:0] } != { celloutsig_0_14z[5:0], celloutsig_0_13z };
  assign celloutsig_0_16z = { celloutsig_0_6z[1], celloutsig_0_11z } != { celloutsig_0_3z, celloutsig_0_13z };
  assign celloutsig_0_26z = in_data[65:54] != celloutsig_0_24z[13:2];
  assign celloutsig_0_3z = { in_data[15:7], celloutsig_0_2z, celloutsig_0_0z } !== { in_data[93:85], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_13z = celloutsig_1_7z[10:1] !== { celloutsig_1_7z[11:8], celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_12z };
  assign celloutsig_1_15z = { _02_[13:5], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_9z } !== { celloutsig_1_7z[12:1], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_12z };
  assign celloutsig_0_8z = { in_data[42:39], celloutsig_0_4z } !== in_data[74:70];
  assign celloutsig_0_2z = in_data[43:27] !== { in_data[41:27], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[178:161] !== in_data[132:115];
  assign celloutsig_1_1z = | { celloutsig_1_0z, in_data[101:96] };
  assign celloutsig_1_7z = { in_data[185:181], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_2z } - { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, _01_, celloutsig_1_6z };
  assign celloutsig_1_3z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z } - { in_data[119:118], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_4z = ~((celloutsig_0_0z & celloutsig_0_0z) | celloutsig_0_3z);
  assign celloutsig_0_9z = ~((celloutsig_0_5z & celloutsig_0_1z) | celloutsig_0_0z);
  assign celloutsig_0_0z = ~((in_data[46] & in_data[79]) | (in_data[81] & in_data[22]));
  assign celloutsig_1_18z = ~((celloutsig_1_1z & celloutsig_1_16z) | (_01_[0] & in_data[98]));
  assign _03_[2] = _00_;
  assign { out_data[128], out_data[0] } = { celloutsig_1_18z, celloutsig_0_26z };
endmodule
