<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - lcov.info - ambel/Apb2CSTrgt8BitW1CRegsTestWrapper.sv</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">ambel</a> - Apb2CSTrgt8BitW1CRegsTestWrapper.sv<span style="font-size: 80%;"> (source / <a href="Apb2CSTrgt8BitW1CRegsTestWrapper.sv.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">lcov.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">60</td>
            <td class="headerCovTableEntry">67</td>
            <td class="headerCovTableEntryMed">89.6 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2023-03-12 18:06:18</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : module GenCSTrgt(</a>
<a name="2"><span class="lineNum">       2 </span>            :   input         clock,</a>
<a name="3"><span class="lineNum">       3 </span>            :   input         reset,</a>
<a name="4"><span class="lineNum">       4 </span>            :   input  [29:0] io_addr, // @[src/main/scala/GenCSTrgt.scala 67:14]</a>
<a name="5"><span class="lineNum">       5 </span>            :   input         io_write, // @[src/main/scala/GenCSTrgt.scala 67:14]</a>
<a name="6"><span class="lineNum">       6 </span>            :   input  [3:0]  io_writeStrb, // @[src/main/scala/GenCSTrgt.scala 67:14]</a>
<a name="7"><span class="lineNum">       7 </span>            :   input  [31:0] io_writeData, // @[src/main/scala/GenCSTrgt.scala 67:14]</a>
<a name="8"><span class="lineNum">       8 </span>            :   input         io_read, // @[src/main/scala/GenCSTrgt.scala 67:14]</a>
<a name="9"><span class="lineNum">       9 </span>            :   output [31:0] io_readData, // @[src/main/scala/GenCSTrgt.scala 67:14]</a>
<a name="10"><span class="lineNum">      10 </span>            :   output        io_error, // @[src/main/scala/GenCSTrgt.scala 67:14]</a>
<a name="11"><span class="lineNum">      11 </span>            :   input  [7:0]  io_wcVec_3, // @[src/main/scala/GenCSTrgt.scala 67:14]</a>
<a name="12"><span class="lineNum">      12 </span>            :   input  [7:0]  io_wcVec_2, // @[src/main/scala/GenCSTrgt.scala 67:14]</a>
<a name="13"><span class="lineNum">      13 </span>            :   input  [7:0]  io_wcVec_1, // @[src/main/scala/GenCSTrgt.scala 67:14]</a>
<a name="14"><span class="lineNum">      14 </span>            :   input  [7:0]  io_wcVec_0 // @[src/main/scala/GenCSTrgt.scala 67:14]</a>
<a name="15"><span class="lineNum">      15 </span>            : );</a>
<a name="16"><span class="lineNum">      16 </span>            : `ifdef RANDOMIZE_REG_INIT</a>
<a name="17"><span class="lineNum">      17 </span>            :   reg [31:0] _RAND_0;</a>
<a name="18"><span class="lineNum">      18 </span>            :   reg [31:0] _RAND_1;</a>
<a name="19"><span class="lineNum">      19 </span>            :   reg [31:0] _RAND_2;</a>
<a name="20"><span class="lineNum">      20 </span>            :   reg [31:0] _RAND_3;</a>
<a name="21"><span class="lineNum">      21 </span>            :   reg [31:0] _RAND_4;</a>
<a name="22"><span class="lineNum">      22 </span>            :   reg [31:0] _RAND_5;</a>
<a name="23"><span class="lineNum">      23 </span>            :   reg [31:0] _RAND_6;</a>
<a name="24"><span class="lineNum">      24 </span>            : `endif // RANDOMIZE_REG_INIT</a>
<a name="25"><span class="lineNum">      25 </span>            :   reg [7:0] RegZero_W1cBits; // @[src/main/scala/Registers.scala 322:58]</a>
<a name="26"><span class="lineNum">      26 </span>            :   reg [7:0] RegOne_W1cBits; // @[src/main/scala/Registers.scala 322:58]</a>
<a name="27"><span class="lineNum">      27 </span>            :   reg [7:0] RegTwo_W1cBits; // @[src/main/scala/Registers.scala 322:58]</a>
<a name="28"><span class="lineNum">      28 </span>            :   reg [7:0] RegThree_W1cBits; // @[src/main/scala/Registers.scala 322:58]</a>
<a name="29"><span class="lineNum">      29 </span>            :   wire  regAlias = |io_addr[29:4]; // @[src/main/scala/GenCSTrgt.scala 190:50]</a>
<a name="30"><span class="lineNum">      30 </span>            :   wire [1:0] regIndex = io_addr[3:2]; // @[src/main/scala/GenCSTrgt.scala 191:51]</a>
<a name="31"><span class="lineNum">      31 </span>            :   reg  writeErrorFF; // @[src/main/scala/GenCSTrgt.scala 194:29]</a>
<a name="32"><span class="lineNum">      32 </span>            :   wire  _T_2 = regIndex == 2'h0; // @[src/main/scala/GenCSTrgt.scala 201:22]</a>
<a name="33"><span class="lineNum">      33 </span>            :   wire  fieldStrbBits_0 = io_writeStrb[0]; // @[src/main/scala/GenCSTrgt.scala 223:33]</a>
<a name="34"><span class="lineNum">      34 </span>            :   wire  clrBits__0 = io_writeData[0]; // @[src/main/scala/GenCSTrgt.scala 232:63]</a>
<a name="35"><span class="lineNum">      35 </span>            :   wire  clrBits__1 = io_writeData[1]; // @[src/main/scala/GenCSTrgt.scala 232:63]</a>
<a name="36"><span class="lineNum">      36 </span>            :   wire  clrBits__2 = io_writeData[2]; // @[src/main/scala/GenCSTrgt.scala 232:63]</a>
<a name="37"><span class="lineNum">      37 </span>            :   wire  clrBits__3 = io_writeData[3]; // @[src/main/scala/GenCSTrgt.scala 232:63]</a>
<a name="38"><span class="lineNum">      38 </span>            :   wire  clrBits__4 = io_writeData[4]; // @[src/main/scala/GenCSTrgt.scala 232:63]</a>
<a name="39"><span class="lineNum">      39 </span>            :   wire  clrBits__5 = io_writeData[5]; // @[src/main/scala/GenCSTrgt.scala 232:63]</a>
<a name="40"><span class="lineNum">      40 </span>            :   wire  clrBits__6 = io_writeData[6]; // @[src/main/scala/GenCSTrgt.scala 232:63]</a>
<a name="41"><span class="lineNum">      41 </span>            :   wire  clrBits__7 = io_writeData[7]; // @[src/main/scala/GenCSTrgt.scala 232:63]</a>
<a name="42"><span class="lineNum">      42 </span>            :   wire  nxtBits__7 = clrBits__7 ? 1'h0 : RegZero_W1cBits[7]; // @[src/main/scala/GenCSTrgt.scala 234:30 235:25 231:38]</a>
<a name="43"><span class="lineNum">      43 </span>            :   wire  nxtBits__2 = clrBits__2 ? 1'h0 : RegZero_W1cBits[2]; // @[src/main/scala/GenCSTrgt.scala 234:30 235:25 231:38]</a>
<a name="44"><span class="lineNum">      44 </span>            :   wire  nxtBits__1 = clrBits__1 ? 1'h0 : RegZero_W1cBits[1]; // @[src/main/scala/GenCSTrgt.scala 234:30 235:25 231:38]</a>
<a name="45"><span class="lineNum">      45 </span>            :   wire  nxtBits__3 = clrBits__3 ? 1'h0 : RegZero_W1cBits[3]; // @[src/main/scala/GenCSTrgt.scala 234:30 235:25 231:38]</a>
<a name="46"><span class="lineNum">      46 </span>            :   wire  nxtBits__5 = clrBits__5 ? 1'h0 : RegZero_W1cBits[5]; // @[src/main/scala/GenCSTrgt.scala 234:30 235:25 231:38]</a>
<a name="47"><span class="lineNum">      47 </span>            :   wire  nxtBits__0 = clrBits__0 ? 1'h0 : RegZero_W1cBits[0]; // @[src/main/scala/GenCSTrgt.scala 234:30 235:25 231:38]</a>
<a name="48"><span class="lineNum">      48 </span>            :   wire  nxtBits__4 = clrBits__4 ? 1'h0 : RegZero_W1cBits[4]; // @[src/main/scala/GenCSTrgt.scala 234:30 235:25 231:38]</a>
<a name="49"><span class="lineNum">      49 </span>            :   wire  nxtBits__6 = clrBits__6 ? 1'h0 : RegZero_W1cBits[6]; // @[src/main/scala/GenCSTrgt.scala 234:30 235:25 231:38]</a>
<a name="50"><span class="lineNum">      50 </span>            :   wire [7:0] _RegZero_W1cBits_T = {nxtBits__7,nxtBits__6,nxtBits__5,nxtBits__4,nxtBits__3,nxtBits__2,nxtBits__1,</a>
<a name="51"><span class="lineNum">      51 </span>            :     nxtBits__0}; // @[src/main/scala/GenCSTrgt.scala 238:34]</a>
<a name="52"><span class="lineNum">      52 </span>            :   wire  _GEN_10 = fieldStrbBits_0 ? 1'h0 : fieldStrbBits_0; // @[src/main/scala/GenCSTrgt.scala 198:18 225:52]</a>
<a name="53"><span class="lineNum">      53 </span>            :   wire  _GEN_12 = regIndex == 2'h0 &amp; _GEN_10; // @[src/main/scala/GenCSTrgt.scala 198:18 201:31]</a>
<a name="54"><span class="lineNum">      54 </span>            :   wire  _T_3 = regIndex == 2'h1; // @[src/main/scala/GenCSTrgt.scala 201:22]</a>
<a name="55"><span class="lineNum">      55 </span>            :   wire  nxtBits_1_5 = clrBits__5 ? 1'h0 : RegOne_W1cBits[5]; // @[src/main/scala/GenCSTrgt.scala 234:30 235:25 231:38]</a>
<a name="56"><span class="lineNum">      56 </span>            :   wire  nxtBits_1_0 = clrBits__0 ? 1'h0 : RegOne_W1cBits[0]; // @[src/main/scala/GenCSTrgt.scala 234:30 235:25 231:38]</a>
<a name="57"><span class="lineNum">      57 </span>            :   wire  nxtBits_1_1 = clrBits__1 ? 1'h0 : RegOne_W1cBits[1]; // @[src/main/scala/GenCSTrgt.scala 234:30 235:25 231:38]</a>
<a name="58"><span class="lineNum">      58 </span>            :   wire  nxtBits_1_3 = clrBits__3 ? 1'h0 : RegOne_W1cBits[3]; // @[src/main/scala/GenCSTrgt.scala 234:30 235:25 231:38]</a>
<a name="59"><span class="lineNum">      59 </span>            :   wire  nxtBits_1_6 = clrBits__6 ? 1'h0 : RegOne_W1cBits[6]; // @[src/main/scala/GenCSTrgt.scala 234:30 235:25 231:38]</a>
<a name="60"><span class="lineNum">      60 </span>            :   wire  nxtBits_1_7 = clrBits__7 ? 1'h0 : RegOne_W1cBits[7]; // @[src/main/scala/GenCSTrgt.scala 234:30 235:25 231:38]</a>
<a name="61"><span class="lineNum">      61 </span>            :   wire  nxtBits_1_4 = clrBits__4 ? 1'h0 : RegOne_W1cBits[4]; // @[src/main/scala/GenCSTrgt.scala 234:30 235:25 231:38]</a>
<a name="62"><span class="lineNum">      62 </span>            :   wire  nxtBits_1_2 = clrBits__2 ? 1'h0 : RegOne_W1cBits[2]; // @[src/main/scala/GenCSTrgt.scala 234:30 235:25 231:38]</a>
<a name="63"><span class="lineNum">      63 </span>            :   wire [7:0] _RegOne_W1cBits_T = {nxtBits_1_7,nxtBits_1_6,nxtBits_1_5,nxtBits_1_4,nxtBits_1_3,nxtBits_1_2,nxtBits_1_1,</a>
<a name="64"><span class="lineNum">      64 </span>            :     nxtBits_1_0}; // @[src/main/scala/GenCSTrgt.scala 238:34]</a>
<a name="65"><span class="lineNum">      65 </span>            :   wire  _GEN_21 = fieldStrbBits_0 | _GEN_12; // @[src/main/scala/GenCSTrgt.scala 243:58 245:28]</a>
<a name="66"><span class="lineNum">      66 </span>            :   wire  _GEN_23 = fieldStrbBits_0 ? _GEN_12 : _GEN_21; // @[src/main/scala/GenCSTrgt.scala 225:52]</a>
<a name="67"><span class="lineNum">      67 </span>            :   wire  _GEN_25 = regIndex == 2'h1 ? _GEN_23 : _GEN_12; // @[src/main/scala/GenCSTrgt.scala 201:31]</a>
<a name="68"><span class="lineNum">      68 </span>            :   wire  _T_4 = regIndex == 2'h2; // @[src/main/scala/GenCSTrgt.scala 201:22]</a>
<a name="69"><span class="lineNum">      69 </span>            :   wire  nxtBits_2_7 = clrBits__7 ? 1'h0 : RegTwo_W1cBits[7]; // @[src/main/scala/GenCSTrgt.scala 234:30 235:25 231:38]</a>
<a name="70"><span class="lineNum">      70 </span>            :   wire  nxtBits_2_0 = clrBits__0 ? 1'h0 : RegTwo_W1cBits[0]; // @[src/main/scala/GenCSTrgt.scala 234:30 235:25 231:38]</a>
<a name="71"><span class="lineNum">      71 </span>            :   wire  nxtBits_2_1 = clrBits__1 ? 1'h0 : RegTwo_W1cBits[1]; // @[src/main/scala/GenCSTrgt.scala 234:30 235:25 231:38]</a>
<a name="72"><span class="lineNum">      72 </span>            :   wire  nxtBits_2_5 = clrBits__5 ? 1'h0 : RegTwo_W1cBits[5]; // @[src/main/scala/GenCSTrgt.scala 234:30 235:25 231:38]</a>
<a name="73"><span class="lineNum">      73 </span>            :   wire  nxtBits_2_4 = clrBits__4 ? 1'h0 : RegTwo_W1cBits[4]; // @[src/main/scala/GenCSTrgt.scala 234:30 235:25 231:38]</a>
<a name="74"><span class="lineNum">      74 </span>            :   wire  nxtBits_2_2 = clrBits__2 ? 1'h0 : RegTwo_W1cBits[2]; // @[src/main/scala/GenCSTrgt.scala 234:30 235:25 231:38]</a>
<a name="75"><span class="lineNum">      75 </span>            :   wire  nxtBits_2_6 = clrBits__6 ? 1'h0 : RegTwo_W1cBits[6]; // @[src/main/scala/GenCSTrgt.scala 234:30 235:25 231:38]</a>
<a name="76"><span class="lineNum">      76 </span>            :   wire  nxtBits_2_3 = clrBits__3 ? 1'h0 : RegTwo_W1cBits[3]; // @[src/main/scala/GenCSTrgt.scala 234:30 235:25 231:38]</a>
<a name="77"><span class="lineNum">      77 </span>            :   wire [7:0] _RegTwo_W1cBits_T = {nxtBits_2_7,nxtBits_2_6,nxtBits_2_5,nxtBits_2_4,nxtBits_2_3,nxtBits_2_2,nxtBits_2_1,</a>
<a name="78"><span class="lineNum">      78 </span>            :     nxtBits_2_0}; // @[src/main/scala/GenCSTrgt.scala 238:34]</a>
<a name="79"><span class="lineNum">      79 </span>            :   wire  _GEN_34 = fieldStrbBits_0 | _GEN_25; // @[src/main/scala/GenCSTrgt.scala 243:58 245:28]</a>
<a name="80"><span class="lineNum">      80 </span>            :   wire  _GEN_36 = fieldStrbBits_0 ? _GEN_25 : _GEN_34; // @[src/main/scala/GenCSTrgt.scala 225:52]</a>
<a name="81"><span class="lineNum">      81 </span>            :   wire  _GEN_38 = regIndex == 2'h2 ? _GEN_36 : _GEN_25; // @[src/main/scala/GenCSTrgt.scala 201:31]</a>
<a name="82"><span class="lineNum">      82 </span>            :   wire  _T_5 = regIndex == 2'h3; // @[src/main/scala/GenCSTrgt.scala 201:22]</a>
<a name="83"><span class="lineNum">      83 </span>            :   wire  nxtBits_3_6 = clrBits__6 ? 1'h0 : RegThree_W1cBits[6]; // @[src/main/scala/GenCSTrgt.scala 234:30 235:25 231:38]</a>
<a name="84"><span class="lineNum">      84 </span>            :   wire  nxtBits_3_2 = clrBits__2 ? 1'h0 : RegThree_W1cBits[2]; // @[src/main/scala/GenCSTrgt.scala 234:30 235:25 231:38]</a>
<a name="85"><span class="lineNum">      85 </span>            :   wire  nxtBits_3_3 = clrBits__3 ? 1'h0 : RegThree_W1cBits[3]; // @[src/main/scala/GenCSTrgt.scala 234:30 235:25 231:38]</a>
<a name="86"><span class="lineNum">      86 </span>            :   wire  nxtBits_3_0 = clrBits__0 ? 1'h0 : RegThree_W1cBits[0]; // @[src/main/scala/GenCSTrgt.scala 234:30 235:25 231:38]</a>
<a name="87"><span class="lineNum">      87 </span>            :   wire  nxtBits_3_4 = clrBits__4 ? 1'h0 : RegThree_W1cBits[4]; // @[src/main/scala/GenCSTrgt.scala 234:30 235:25 231:38]</a>
<a name="88"><span class="lineNum">      88 </span>            :   wire  nxtBits_3_7 = clrBits__7 ? 1'h0 : RegThree_W1cBits[7]; // @[src/main/scala/GenCSTrgt.scala 234:30 235:25 231:38]</a>
<a name="89"><span class="lineNum">      89 </span>            :   wire  nxtBits_3_1 = clrBits__1 ? 1'h0 : RegThree_W1cBits[1]; // @[src/main/scala/GenCSTrgt.scala 234:30 235:25 231:38]</a>
<a name="90"><span class="lineNum">      90 </span>            :   wire  nxtBits_3_5 = clrBits__5 ? 1'h0 : RegThree_W1cBits[5]; // @[src/main/scala/GenCSTrgt.scala 234:30 235:25 231:38]</a>
<a name="91"><span class="lineNum">      91 </span>            :   wire [7:0] _RegThree_W1cBits_T = {nxtBits_3_7,nxtBits_3_6,nxtBits_3_5,nxtBits_3_4,nxtBits_3_3,nxtBits_3_2,nxtBits_3_1,</a>
<a name="92"><span class="lineNum">      92 </span>            :     nxtBits_3_0}; // @[src/main/scala/GenCSTrgt.scala 238:34]</a>
<a name="93"><span class="lineNum">      93 </span>            :   wire  _GEN_47 = fieldStrbBits_0 | _GEN_38; // @[src/main/scala/GenCSTrgt.scala 243:58 245:28]</a>
<a name="94"><span class="lineNum">      94 </span>            :   wire  setBits__0 = io_wcVec_0[0]; // @[src/main/scala/GenCSTrgt.scala 266:43]</a>
<a name="95"><span class="lineNum">      95 </span>            :   wire  setBits__1 = io_wcVec_0[1]; // @[src/main/scala/GenCSTrgt.scala 266:43]</a>
<a name="96"><span class="lineNum">      96 </span>            :   wire  setBits__2 = io_wcVec_0[2]; // @[src/main/scala/GenCSTrgt.scala 266:43]</a>
<a name="97"><span class="lineNum">      97 </span>            :   wire  setBits__3 = io_wcVec_0[3]; // @[src/main/scala/GenCSTrgt.scala 266:43]</a>
<a name="98"><span class="lineNum">      98 </span>            :   wire  setBits__4 = io_wcVec_0[4]; // @[src/main/scala/GenCSTrgt.scala 266:43]</a>
<a name="99"><span class="lineNum">      99 </span>            :   wire  setBits__5 = io_wcVec_0[5]; // @[src/main/scala/GenCSTrgt.scala 266:43]</a>
<a name="100"><span class="lineNum">     100 </span>            :   wire  setBits__6 = io_wcVec_0[6]; // @[src/main/scala/GenCSTrgt.scala 266:43]</a>
<a name="101"><span class="lineNum">     101 </span>            :   wire  setBits__7 = io_wcVec_0[7]; // @[src/main/scala/GenCSTrgt.scala 266:43]</a>
<a name="102"><span class="lineNum">     102 </span>            :   wire  nxtBits_4_4 = setBits__4 | RegZero_W1cBits[4]; // @[src/main/scala/GenCSTrgt.scala 268:24 269:19 265:32]</a>
<a name="103"><span class="lineNum">     103 </span>            :   wire  nxtBits_4_3 = setBits__3 | RegZero_W1cBits[3]; // @[src/main/scala/GenCSTrgt.scala 268:24 269:19 265:32]</a>
<a name="104"><span class="lineNum">     104 </span>            :   wire  nxtBits_4_1 = setBits__1 | RegZero_W1cBits[1]; // @[src/main/scala/GenCSTrgt.scala 268:24 269:19 265:32]</a>
<a name="105"><span class="lineNum">     105 </span>            :   wire  nxtBits_4_2 = setBits__2 | RegZero_W1cBits[2]; // @[src/main/scala/GenCSTrgt.scala 268:24 269:19 265:32]</a>
<a name="106"><span class="lineNum">     106 </span>            :   wire  nxtBits_4_5 = setBits__5 | RegZero_W1cBits[5]; // @[src/main/scala/GenCSTrgt.scala 268:24 269:19 265:32]</a>
<a name="107"><span class="lineNum">     107 </span>            :   wire  nxtBits_4_7 = setBits__7 | RegZero_W1cBits[7]; // @[src/main/scala/GenCSTrgt.scala 268:24 269:19 265:32]</a>
<a name="108"><span class="lineNum">     108 </span>            :   wire  nxtBits_4_6 = setBits__6 | RegZero_W1cBits[6]; // @[src/main/scala/GenCSTrgt.scala 268:24 269:19 265:32]</a>
<a name="109"><span class="lineNum">     109 </span>            :   wire  nxtBits_4_0 = setBits__0 | RegZero_W1cBits[0]; // @[src/main/scala/GenCSTrgt.scala 268:24 269:19 265:32]</a>
<a name="110"><span class="lineNum">     110 </span>            :   wire [7:0] _RegZero_W1cBits_T_1 = {nxtBits_4_7,nxtBits_4_6,nxtBits_4_5,nxtBits_4_4,nxtBits_4_3,nxtBits_4_2,nxtBits_4_1</a>
<a name="111"><span class="lineNum">     111 </span>            :     ,nxtBits_4_0}; // @[src/main/scala/GenCSTrgt.scala 272:28]</a>
<a name="112"><span class="lineNum">     112 </span>            :   wire  setBits_1_0 = io_wcVec_1[0]; // @[src/main/scala/GenCSTrgt.scala 266:43]</a>
<a name="113"><span class="lineNum">     113 </span>            :   wire  setBits_1_1 = io_wcVec_1[1]; // @[src/main/scala/GenCSTrgt.scala 266:43]</a>
<a name="114"><span class="lineNum">     114 </span>            :   wire  setBits_1_2 = io_wcVec_1[2]; // @[src/main/scala/GenCSTrgt.scala 266:43]</a>
<a name="115"><span class="lineNum">     115 </span>            :   wire  setBits_1_3 = io_wcVec_1[3]; // @[src/main/scala/GenCSTrgt.scala 266:43]</a>
<a name="116"><span class="lineNum">     116 </span>            :   wire  setBits_1_4 = io_wcVec_1[4]; // @[src/main/scala/GenCSTrgt.scala 266:43]</a>
<a name="117"><span class="lineNum">     117 </span>            :   wire  setBits_1_5 = io_wcVec_1[5]; // @[src/main/scala/GenCSTrgt.scala 266:43]</a>
<a name="118"><span class="lineNum">     118 </span>            :   wire  setBits_1_6 = io_wcVec_1[6]; // @[src/main/scala/GenCSTrgt.scala 266:43]</a>
<a name="119"><span class="lineNum">     119 </span>            :   wire  setBits_1_7 = io_wcVec_1[7]; // @[src/main/scala/GenCSTrgt.scala 266:43]</a>
<a name="120"><span class="lineNum">     120 </span>            :   wire  nxtBits_5_5 = setBits_1_5 | RegOne_W1cBits[5]; // @[src/main/scala/GenCSTrgt.scala 268:24 269:19 265:32]</a>
<a name="121"><span class="lineNum">     121 </span>            :   wire  nxtBits_5_3 = setBits_1_3 | RegOne_W1cBits[3]; // @[src/main/scala/GenCSTrgt.scala 268:24 269:19 265:32]</a>
<a name="122"><span class="lineNum">     122 </span>            :   wire  nxtBits_5_1 = setBits_1_1 | RegOne_W1cBits[1]; // @[src/main/scala/GenCSTrgt.scala 268:24 269:19 265:32]</a>
<a name="123"><span class="lineNum">     123 </span>            :   wire  nxtBits_5_2 = setBits_1_2 | RegOne_W1cBits[2]; // @[src/main/scala/GenCSTrgt.scala 268:24 269:19 265:32]</a>
<a name="124"><span class="lineNum">     124 </span>            :   wire  nxtBits_5_4 = setBits_1_4 | RegOne_W1cBits[4]; // @[src/main/scala/GenCSTrgt.scala 268:24 269:19 265:32]</a>
<a name="125"><span class="lineNum">     125 </span>            :   wire  nxtBits_5_6 = setBits_1_6 | RegOne_W1cBits[6]; // @[src/main/scala/GenCSTrgt.scala 268:24 269:19 265:32]</a>
<a name="126"><span class="lineNum">     126 </span>            :   wire  nxtBits_5_7 = setBits_1_7 | RegOne_W1cBits[7]; // @[src/main/scala/GenCSTrgt.scala 268:24 269:19 265:32]</a>
<a name="127"><span class="lineNum">     127 </span>            :   wire  nxtBits_5_0 = setBits_1_0 | RegOne_W1cBits[0]; // @[src/main/scala/GenCSTrgt.scala 268:24 269:19 265:32]</a>
<a name="128"><span class="lineNum">     128 </span>            :   wire [7:0] _RegOne_W1cBits_T_1 = {nxtBits_5_7,nxtBits_5_6,nxtBits_5_5,nxtBits_5_4,nxtBits_5_3,nxtBits_5_2,nxtBits_5_1,</a>
<a name="129"><span class="lineNum">     129 </span>            :     nxtBits_5_0}; // @[src/main/scala/GenCSTrgt.scala 272:28]</a>
<a name="130"><span class="lineNum">     130 </span>            :   wire  setBits_2_0 = io_wcVec_2[0]; // @[src/main/scala/GenCSTrgt.scala 266:43]</a>
<a name="131"><span class="lineNum">     131 </span>            :   wire  setBits_2_1 = io_wcVec_2[1]; // @[src/main/scala/GenCSTrgt.scala 266:43]</a>
<a name="132"><span class="lineNum">     132 </span>            :   wire  setBits_2_2 = io_wcVec_2[2]; // @[src/main/scala/GenCSTrgt.scala 266:43]</a>
<a name="133"><span class="lineNum">     133 </span>            :   wire  setBits_2_3 = io_wcVec_2[3]; // @[src/main/scala/GenCSTrgt.scala 266:43]</a>
<a name="134"><span class="lineNum">     134 </span>            :   wire  setBits_2_4 = io_wcVec_2[4]; // @[src/main/scala/GenCSTrgt.scala 266:43]</a>
<a name="135"><span class="lineNum">     135 </span>            :   wire  setBits_2_5 = io_wcVec_2[5]; // @[src/main/scala/GenCSTrgt.scala 266:43]</a>
<a name="136"><span class="lineNum">     136 </span>            :   wire  setBits_2_6 = io_wcVec_2[6]; // @[src/main/scala/GenCSTrgt.scala 266:43]</a>
<a name="137"><span class="lineNum">     137 </span>            :   wire  setBits_2_7 = io_wcVec_2[7]; // @[src/main/scala/GenCSTrgt.scala 266:43]</a>
<a name="138"><span class="lineNum">     138 </span>            :   wire  nxtBits_6_6 = setBits_2_6 | RegTwo_W1cBits[6]; // @[src/main/scala/GenCSTrgt.scala 268:24 269:19 265:32]</a>
<a name="139"><span class="lineNum">     139 </span>            :   wire  nxtBits_6_5 = setBits_2_5 | RegTwo_W1cBits[5]; // @[src/main/scala/GenCSTrgt.scala 268:24 269:19 265:32]</a>
<a name="140"><span class="lineNum">     140 </span>            :   wire  nxtBits_6_3 = setBits_2_3 | RegTwo_W1cBits[3]; // @[src/main/scala/GenCSTrgt.scala 268:24 269:19 265:32]</a>
<a name="141"><span class="lineNum">     141 </span>            :   wire  nxtBits_6_1 = setBits_2_1 | RegTwo_W1cBits[1]; // @[src/main/scala/GenCSTrgt.scala 268:24 269:19 265:32]</a>
<a name="142"><span class="lineNum">     142 </span>            :   wire  nxtBits_6_4 = setBits_2_4 | RegTwo_W1cBits[4]; // @[src/main/scala/GenCSTrgt.scala 268:24 269:19 265:32]</a>
<a name="143"><span class="lineNum">     143 </span>            :   wire  nxtBits_6_2 = setBits_2_2 | RegTwo_W1cBits[2]; // @[src/main/scala/GenCSTrgt.scala 268:24 269:19 265:32]</a>
<a name="144"><span class="lineNum">     144 </span>            :   wire  nxtBits_6_7 = setBits_2_7 | RegTwo_W1cBits[7]; // @[src/main/scala/GenCSTrgt.scala 268:24 269:19 265:32]</a>
<a name="145"><span class="lineNum">     145 </span>            :   wire  nxtBits_6_0 = setBits_2_0 | RegTwo_W1cBits[0]; // @[src/main/scala/GenCSTrgt.scala 268:24 269:19 265:32]</a>
<a name="146"><span class="lineNum">     146 </span>            :   wire [7:0] _RegTwo_W1cBits_T_1 = {nxtBits_6_7,nxtBits_6_6,nxtBits_6_5,nxtBits_6_4,nxtBits_6_3,nxtBits_6_2,nxtBits_6_1,</a>
<a name="147"><span class="lineNum">     147 </span>            :     nxtBits_6_0}; // @[src/main/scala/GenCSTrgt.scala 272:28]</a>
<a name="148"><span class="lineNum">     148 </span>            :   wire  setBits_3_0 = io_wcVec_3[0]; // @[src/main/scala/GenCSTrgt.scala 266:43]</a>
<a name="149"><span class="lineNum">     149 </span>            :   wire  setBits_3_1 = io_wcVec_3[1]; // @[src/main/scala/GenCSTrgt.scala 266:43]</a>
<a name="150"><span class="lineNum">     150 </span>            :   wire  setBits_3_2 = io_wcVec_3[2]; // @[src/main/scala/GenCSTrgt.scala 266:43]</a>
<a name="151"><span class="lineNum">     151 </span>            :   wire  setBits_3_3 = io_wcVec_3[3]; // @[src/main/scala/GenCSTrgt.scala 266:43]</a>
<a name="152"><span class="lineNum">     152 </span>            :   wire  setBits_3_4 = io_wcVec_3[4]; // @[src/main/scala/GenCSTrgt.scala 266:43]</a>
<a name="153"><span class="lineNum">     153 </span>            :   wire  setBits_3_5 = io_wcVec_3[5]; // @[src/main/scala/GenCSTrgt.scala 266:43]</a>
<a name="154"><span class="lineNum">     154 </span>            :   wire  setBits_3_6 = io_wcVec_3[6]; // @[src/main/scala/GenCSTrgt.scala 266:43]</a>
<a name="155"><span class="lineNum">     155 </span>            :   wire  setBits_3_7 = io_wcVec_3[7]; // @[src/main/scala/GenCSTrgt.scala 266:43]</a>
<a name="156"><span class="lineNum">     156 </span>            :   wire  nxtBits_7_2 = setBits_3_2 | RegThree_W1cBits[2]; // @[src/main/scala/GenCSTrgt.scala 268:24 269:19 265:32]</a>
<a name="157"><span class="lineNum">     157 </span>            :   wire  nxtBits_7_3 = setBits_3_3 | RegThree_W1cBits[3]; // @[src/main/scala/GenCSTrgt.scala 268:24 269:19 265:32]</a>
<a name="158"><span class="lineNum">     158 </span>            :   wire  nxtBits_7_1 = setBits_3_1 | RegThree_W1cBits[1]; // @[src/main/scala/GenCSTrgt.scala 268:24 269:19 265:32]</a>
<a name="159"><span class="lineNum">     159 </span>            :   wire  nxtBits_7_0 = setBits_3_0 | RegThree_W1cBits[0]; // @[src/main/scala/GenCSTrgt.scala 268:24 269:19 265:32]</a>
<a name="160"><span class="lineNum">     160 </span>            :   wire  nxtBits_7_7 = setBits_3_7 | RegThree_W1cBits[7]; // @[src/main/scala/GenCSTrgt.scala 268:24 269:19 265:32]</a>
<a name="161"><span class="lineNum">     161 </span>            :   wire  nxtBits_7_4 = setBits_3_4 | RegThree_W1cBits[4]; // @[src/main/scala/GenCSTrgt.scala 268:24 269:19 265:32]</a>
<a name="162"><span class="lineNum">     162 </span>            :   wire  nxtBits_7_5 = setBits_3_5 | RegThree_W1cBits[5]; // @[src/main/scala/GenCSTrgt.scala 268:24 269:19 265:32]</a>
<a name="163"><span class="lineNum">     163 </span>            :   wire  nxtBits_7_6 = setBits_3_6 | RegThree_W1cBits[6]; // @[src/main/scala/GenCSTrgt.scala 268:24 269:19 265:32]</a>
<a name="164"><span class="lineNum">     164 </span>            :   wire [7:0] _RegThree_W1cBits_T_1 = {nxtBits_7_7,nxtBits_7_6,nxtBits_7_5,nxtBits_7_4,nxtBits_7_3,nxtBits_7_2,</a>
<a name="165"><span class="lineNum">     165 </span>            :     nxtBits_7_1,nxtBits_7_0}; // @[src/main/scala/GenCSTrgt.scala 272:28]</a>
<a name="166"><span class="lineNum">     166 </span>            :   reg [31:0] readDataFF; // @[src/main/scala/GenCSTrgt.scala 281:27]</a>
<a name="167"><span class="lineNum">     167 </span>            :   reg  readErrorFF; // @[src/main/scala/GenCSTrgt.scala 282:28]</a>
<a name="168"><span class="lineNum">     168 </span>            :   wire [7:0] _GEN_89 = _T_2 ? RegZero_W1cBits : 8'h0; // @[src/main/scala/GenCSTrgt.scala 286:16 289:31 293:20]</a>
<a name="169"><span class="lineNum">     169 </span>            :   wire [7:0] _GEN_90 = _T_3 ? RegOne_W1cBits : _GEN_89; // @[src/main/scala/GenCSTrgt.scala 289:31 293:20]</a>
<a name="170"><span class="lineNum">     170 </span>            :   wire [7:0] _GEN_91 = _T_4 ? RegTwo_W1cBits : _GEN_90; // @[src/main/scala/GenCSTrgt.scala 289:31 293:20]</a>
<a name="171"><span class="lineNum">     171 </span>            :   wire [7:0] _GEN_92 = _T_5 ? RegThree_W1cBits : _GEN_91; // @[src/main/scala/GenCSTrgt.scala 289:31 293:20]</a>
<a name="172"><span class="lineNum">     172 </span>            :   assign io_readData = readDataFF; // @[src/main/scala/GenCSTrgt.scala 301:15]</a>
<a name="173"><span class="lineNum">     173 </span>            :   assign io_error = writeErrorFF | readErrorFF; // @[src/main/scala/GenCSTrgt.scala 302:28]</a>
<a name="174"><span class="lineNum">     174 </span><span class="lineCov">        370 :   always @(posedge clock) begin</span></a>
<a name="175"><span class="lineNum">     175 </span><span class="lineCov">          2 :     if (reset) begin // @[src/main/scala/Registers.scala 322:58]</span></a>
<a name="176"><span class="lineNum">     176 </span><span class="lineCov">          1 :       RegZero_W1cBits &lt;= 8'h0; // @[src/main/scala/Registers.scala 322:58]</span></a>
<a name="177"><span class="lineNum">     177 </span><span class="lineCov">         72 :     end else if (io_write &amp; ~regAlias) begin // @[src/main/scala/GenCSTrgt.scala 196:31]</span></a>
<a name="178"><span class="lineNum">     178 </span><span class="lineCov">         18 :       if (regIndex == 2'h0) begin // @[src/main/scala/GenCSTrgt.scala 201:31]</span></a>
<a name="179"><span class="lineNum">     179 </span><span class="lineNoCov">          0 :         if (fieldStrbBits_0) begin // @[src/main/scala/GenCSTrgt.scala 225:52]</span></a>
<a name="180"><span class="lineNum">     180 </span><span class="lineCov">          9 :           RegZero_W1cBits &lt;= _RegZero_W1cBits_T; // @[src/main/scala/GenCSTrgt.scala 238:23]</span></a>
<a name="181"><span class="lineNum">     181 </span>            :         end</a>
<a name="182"><span class="lineNum">     182 </span>            :       end</a>
<a name="183"><span class="lineNum">     183 </span><span class="lineCov">        148 :     end else begin</span></a>
<a name="184"><span class="lineNum">     184 </span><span class="lineCov">        148 :       RegZero_W1cBits &lt;= _RegZero_W1cBits_T_1; // @[src/main/scala/GenCSTrgt.scala 272:17]</span></a>
<a name="185"><span class="lineNum">     185 </span>            :     end</a>
<a name="186"><span class="lineNum">     186 </span><span class="lineCov">          2 :     if (reset) begin // @[src/main/scala/Registers.scala 322:58]</span></a>
<a name="187"><span class="lineNum">     187 </span><span class="lineCov">          1 :       RegOne_W1cBits &lt;= 8'h0; // @[src/main/scala/Registers.scala 322:58]</span></a>
<a name="188"><span class="lineNum">     188 </span><span class="lineCov">         72 :     end else if (io_write &amp; ~regAlias) begin // @[src/main/scala/GenCSTrgt.scala 196:31]</span></a>
<a name="189"><span class="lineNum">     189 </span><span class="lineCov">         18 :       if (regIndex == 2'h1) begin // @[src/main/scala/GenCSTrgt.scala 201:31]</span></a>
<a name="190"><span class="lineNum">     190 </span><span class="lineNoCov">          0 :         if (fieldStrbBits_0) begin // @[src/main/scala/GenCSTrgt.scala 225:52]</span></a>
<a name="191"><span class="lineNum">     191 </span><span class="lineCov">          9 :           RegOne_W1cBits &lt;= _RegOne_W1cBits_T; // @[src/main/scala/GenCSTrgt.scala 238:23]</span></a>
<a name="192"><span class="lineNum">     192 </span>            :         end</a>
<a name="193"><span class="lineNum">     193 </span>            :       end</a>
<a name="194"><span class="lineNum">     194 </span><span class="lineCov">        148 :     end else begin</span></a>
<a name="195"><span class="lineNum">     195 </span><span class="lineCov">        148 :       RegOne_W1cBits &lt;= _RegOne_W1cBits_T_1; // @[src/main/scala/GenCSTrgt.scala 272:17]</span></a>
<a name="196"><span class="lineNum">     196 </span>            :     end</a>
<a name="197"><span class="lineNum">     197 </span><span class="lineCov">          2 :     if (reset) begin // @[src/main/scala/Registers.scala 322:58]</span></a>
<a name="198"><span class="lineNum">     198 </span><span class="lineCov">          1 :       RegTwo_W1cBits &lt;= 8'h0; // @[src/main/scala/Registers.scala 322:58]</span></a>
<a name="199"><span class="lineNum">     199 </span><span class="lineCov">         72 :     end else if (io_write &amp; ~regAlias) begin // @[src/main/scala/GenCSTrgt.scala 196:31]</span></a>
<a name="200"><span class="lineNum">     200 </span><span class="lineCov">         18 :       if (regIndex == 2'h2) begin // @[src/main/scala/GenCSTrgt.scala 201:31]</span></a>
<a name="201"><span class="lineNum">     201 </span><span class="lineNoCov">          0 :         if (fieldStrbBits_0) begin // @[src/main/scala/GenCSTrgt.scala 225:52]</span></a>
<a name="202"><span class="lineNum">     202 </span><span class="lineCov">          9 :           RegTwo_W1cBits &lt;= _RegTwo_W1cBits_T; // @[src/main/scala/GenCSTrgt.scala 238:23]</span></a>
<a name="203"><span class="lineNum">     203 </span>            :         end</a>
<a name="204"><span class="lineNum">     204 </span>            :       end</a>
<a name="205"><span class="lineNum">     205 </span><span class="lineCov">        148 :     end else begin</span></a>
<a name="206"><span class="lineNum">     206 </span><span class="lineCov">        148 :       RegTwo_W1cBits &lt;= _RegTwo_W1cBits_T_1; // @[src/main/scala/GenCSTrgt.scala 272:17]</span></a>
<a name="207"><span class="lineNum">     207 </span>            :     end</a>
<a name="208"><span class="lineNum">     208 </span><span class="lineCov">          2 :     if (reset) begin // @[src/main/scala/Registers.scala 322:58]</span></a>
<a name="209"><span class="lineNum">     209 </span><span class="lineCov">          1 :       RegThree_W1cBits &lt;= 8'h0; // @[src/main/scala/Registers.scala 322:58]</span></a>
<a name="210"><span class="lineNum">     210 </span><span class="lineCov">         72 :     end else if (io_write &amp; ~regAlias) begin // @[src/main/scala/GenCSTrgt.scala 196:31]</span></a>
<a name="211"><span class="lineNum">     211 </span><span class="lineCov">         18 :       if (regIndex == 2'h3) begin // @[src/main/scala/GenCSTrgt.scala 201:31]</span></a>
<a name="212"><span class="lineNum">     212 </span><span class="lineNoCov">          0 :         if (fieldStrbBits_0) begin // @[src/main/scala/GenCSTrgt.scala 225:52]</span></a>
<a name="213"><span class="lineNum">     213 </span><span class="lineCov">          9 :           RegThree_W1cBits &lt;= _RegThree_W1cBits_T; // @[src/main/scala/GenCSTrgt.scala 238:23]</span></a>
<a name="214"><span class="lineNum">     214 </span>            :         end</a>
<a name="215"><span class="lineNum">     215 </span>            :       end</a>
<a name="216"><span class="lineNum">     216 </span><span class="lineCov">        148 :     end else begin</span></a>
<a name="217"><span class="lineNum">     217 </span><span class="lineCov">        148 :       RegThree_W1cBits &lt;= _RegThree_W1cBits_T_1; // @[src/main/scala/GenCSTrgt.scala 272:17]</span></a>
<a name="218"><span class="lineNum">     218 </span>            :     end</a>
<a name="219"><span class="lineNum">     219 </span><span class="lineCov">          2 :     if (reset) begin // @[src/main/scala/GenCSTrgt.scala 194:29]</span></a>
<a name="220"><span class="lineNum">     220 </span><span class="lineCov">          1 :       writeErrorFF &lt;= 1'h0; // @[src/main/scala/GenCSTrgt.scala 194:29]</span></a>
<a name="221"><span class="lineNum">     221 </span><span class="lineCov">         72 :     end else if (io_write &amp; ~regAlias) begin // @[src/main/scala/GenCSTrgt.scala 196:31]</span></a>
<a name="222"><span class="lineNum">     222 </span><span class="lineCov">         18 :       if (regIndex == 2'h3) begin // @[src/main/scala/GenCSTrgt.scala 201:31]</span></a>
<a name="223"><span class="lineNum">     223 </span><span class="lineNoCov">          0 :         if (fieldStrbBits_0) begin // @[src/main/scala/GenCSTrgt.scala 225:52]</span></a>
<a name="224"><span class="lineNum">     224 </span><span class="lineCov">          9 :           writeErrorFF &lt;= _GEN_38;</span></a>
<a name="225"><span class="lineNum">     225 </span><span class="lineNoCov">          0 :         end else begin</span></a>
<a name="226"><span class="lineNum">     226 </span><span class="lineNoCov">          0 :           writeErrorFF &lt;= _GEN_47;</span></a>
<a name="227"><span class="lineNum">     227 </span>            :         end</a>
<a name="228"><span class="lineNum">     228 </span><span class="lineCov">         27 :       end else begin</span></a>
<a name="229"><span class="lineNum">     229 </span><span class="lineCov">         27 :         writeErrorFF &lt;= _GEN_38;</span></a>
<a name="230"><span class="lineNum">     230 </span>            :       end</a>
<a name="231"><span class="lineNum">     231 </span><span class="lineCov">        148 :     end else begin</span></a>
<a name="232"><span class="lineNum">     232 </span><span class="lineCov">        148 :       writeErrorFF &lt;= regAlias; // @[src/main/scala/GenCSTrgt.scala 278:18]</span></a>
<a name="233"><span class="lineNum">     233 </span>            :     end</a>
<a name="234"><span class="lineNum">     234 </span><span class="lineCov">          2 :     if (reset) begin // @[src/main/scala/GenCSTrgt.scala 281:27]</span></a>
<a name="235"><span class="lineNum">     235 </span><span class="lineCov">          1 :       readDataFF &lt;= 32'h0; // @[src/main/scala/GenCSTrgt.scala 281:27]</span></a>
<a name="236"><span class="lineNum">     236 </span><span class="lineCov">         96 :     end else if (io_read) begin // @[src/main/scala/GenCSTrgt.scala 284:18]</span></a>
<a name="237"><span class="lineNum">     237 </span><span class="lineCov">         48 :       readDataFF &lt;= {{24'd0}, _GEN_92};</span></a>
<a name="238"><span class="lineNum">     238 </span>            :     end</a>
<a name="239"><span class="lineNum">     239 </span><span class="lineCov">          2 :     if (reset) begin // @[src/main/scala/GenCSTrgt.scala 282:28]</span></a>
<a name="240"><span class="lineNum">     240 </span><span class="lineCov">          1 :       readErrorFF &lt;= regAlias; // @[src/main/scala/GenCSTrgt.scala 282:28]</span></a>
<a name="241"><span class="lineNum">     241 </span>            :     end</a>
<a name="242"><span class="lineNum">     242 </span>            :   end</a>
<a name="243"><span class="lineNum">     243 </span>            : // Register and memory initialization</a>
<a name="244"><span class="lineNum">     244 </span>            : `ifdef RANDOMIZE_GARBAGE_ASSIGN</a>
<a name="245"><span class="lineNum">     245 </span>            : `define RANDOMIZE</a>
<a name="246"><span class="lineNum">     246 </span>            : `endif</a>
<a name="247"><span class="lineNum">     247 </span>            : `ifdef RANDOMIZE_INVALID_ASSIGN</a>
<a name="248"><span class="lineNum">     248 </span>            : `define RANDOMIZE</a>
<a name="249"><span class="lineNum">     249 </span>            : `endif</a>
<a name="250"><span class="lineNum">     250 </span>            : `ifdef RANDOMIZE_REG_INIT</a>
<a name="251"><span class="lineNum">     251 </span>            : `define RANDOMIZE</a>
<a name="252"><span class="lineNum">     252 </span>            : `endif</a>
<a name="253"><span class="lineNum">     253 </span>            : `ifdef RANDOMIZE_MEM_INIT</a>
<a name="254"><span class="lineNum">     254 </span>            : `define RANDOMIZE</a>
<a name="255"><span class="lineNum">     255 </span>            : `endif</a>
<a name="256"><span class="lineNum">     256 </span>            : `ifndef RANDOM</a>
<a name="257"><span class="lineNum">     257 </span>            : `define RANDOM $random</a>
<a name="258"><span class="lineNum">     258 </span>            : `endif</a>
<a name="259"><span class="lineNum">     259 </span>            : `ifdef RANDOMIZE_MEM_INIT</a>
<a name="260"><span class="lineNum">     260 </span>            :   integer initvar;</a>
<a name="261"><span class="lineNum">     261 </span>            : `endif</a>
<a name="262"><span class="lineNum">     262 </span>            : `ifndef SYNTHESIS</a>
<a name="263"><span class="lineNum">     263 </span>            : `ifdef FIRRTL_BEFORE_INITIAL</a>
<a name="264"><span class="lineNum">     264 </span>            : `FIRRTL_BEFORE_INITIAL</a>
<a name="265"><span class="lineNum">     265 </span>            : `endif</a>
<a name="266"><span class="lineNum">     266 </span><span class="lineCov">          2 : initial begin</span></a>
<a name="267"><span class="lineNum">     267 </span>            :   `ifdef RANDOMIZE</a>
<a name="268"><span class="lineNum">     268 </span>            :     `ifdef INIT_RANDOM</a>
<a name="269"><span class="lineNum">     269 </span>            :       `INIT_RANDOM</a>
<a name="270"><span class="lineNum">     270 </span>            :     `endif</a>
<a name="271"><span class="lineNum">     271 </span>            :     `ifndef VERILATOR</a>
<a name="272"><span class="lineNum">     272 </span>            :       `ifdef RANDOMIZE_DELAY</a>
<a name="273"><span class="lineNum">     273 </span>            :         #`RANDOMIZE_DELAY begin end</a>
<a name="274"><span class="lineNum">     274 </span>            :       `else</a>
<a name="275"><span class="lineNum">     275 </span>            :         #0.002 begin end</a>
<a name="276"><span class="lineNum">     276 </span>            :       `endif</a>
<a name="277"><span class="lineNum">     277 </span>            :     `endif</a>
<a name="278"><span class="lineNum">     278 </span>            : `ifdef RANDOMIZE_REG_INIT</a>
<a name="279"><span class="lineNum">     279 </span>            :   _RAND_0 = {1{`RANDOM}};</a>
<a name="280"><span class="lineNum">     280 </span>            :   RegZero_W1cBits = _RAND_0[7:0];</a>
<a name="281"><span class="lineNum">     281 </span>            :   _RAND_1 = {1{`RANDOM}};</a>
<a name="282"><span class="lineNum">     282 </span>            :   RegOne_W1cBits = _RAND_1[7:0];</a>
<a name="283"><span class="lineNum">     283 </span>            :   _RAND_2 = {1{`RANDOM}};</a>
<a name="284"><span class="lineNum">     284 </span>            :   RegTwo_W1cBits = _RAND_2[7:0];</a>
<a name="285"><span class="lineNum">     285 </span>            :   _RAND_3 = {1{`RANDOM}};</a>
<a name="286"><span class="lineNum">     286 </span>            :   RegThree_W1cBits = _RAND_3[7:0];</a>
<a name="287"><span class="lineNum">     287 </span>            :   _RAND_4 = {1{`RANDOM}};</a>
<a name="288"><span class="lineNum">     288 </span>            :   writeErrorFF = _RAND_4[0:0];</a>
<a name="289"><span class="lineNum">     289 </span>            :   _RAND_5 = {1{`RANDOM}};</a>
<a name="290"><span class="lineNum">     290 </span>            :   readDataFF = _RAND_5[31:0];</a>
<a name="291"><span class="lineNum">     291 </span>            :   _RAND_6 = {1{`RANDOM}};</a>
<a name="292"><span class="lineNum">     292 </span>            :   readErrorFF = _RAND_6[0:0];</a>
<a name="293"><span class="lineNum">     293 </span>            : `endif // RANDOMIZE_REG_INIT</a>
<a name="294"><span class="lineNum">     294 </span>            :   `endif // RANDOMIZE</a>
<a name="295"><span class="lineNum">     295 </span>            : end // initial</a>
<a name="296"><span class="lineNum">     296 </span>            : `ifdef FIRRTL_AFTER_INITIAL</a>
<a name="297"><span class="lineNum">     297 </span>            : `FIRRTL_AFTER_INITIAL</a>
<a name="298"><span class="lineNum">     298 </span>            : `endif</a>
<a name="299"><span class="lineNum">     299 </span>            : `endif // SYNTHESIS</a>
<a name="300"><span class="lineNum">     300 </span>            : endmodule</a>
<a name="301"><span class="lineNum">     301 </span>            : module Apb2CSTrgt(</a>
<a name="302"><span class="lineNum">     302 </span>            :   input         clock,</a>
<a name="303"><span class="lineNum">     303 </span>            :   input         reset,</a>
<a name="304"><span class="lineNum">     304 </span>            :   input  [31:0] io_apb2T_req_pAddr, // @[src/main/scala/Apb2CSTrgt.scala 63:14]</a>
<a name="305"><span class="lineNum">     305 </span>            :   input         io_apb2T_req_pSel, // @[src/main/scala/Apb2CSTrgt.scala 63:14]</a>
<a name="306"><span class="lineNum">     306 </span>            :   input         io_apb2T_req_pEnable, // @[src/main/scala/Apb2CSTrgt.scala 63:14]</a>
<a name="307"><span class="lineNum">     307 </span>            :   input         io_apb2T_req_pWrite, // @[src/main/scala/Apb2CSTrgt.scala 63:14]</a>
<a name="308"><span class="lineNum">     308 </span>            :   input  [31:0] io_apb2T_req_pWData, // @[src/main/scala/Apb2CSTrgt.scala 63:14]</a>
<a name="309"><span class="lineNum">     309 </span>            :   input  [3:0]  io_apb2T_req_pStrb, // @[src/main/scala/Apb2CSTrgt.scala 63:14]</a>
<a name="310"><span class="lineNum">     310 </span>            :   output        io_apb2T_rsp_pReady, // @[src/main/scala/Apb2CSTrgt.scala 63:14]</a>
<a name="311"><span class="lineNum">     311 </span>            :   output [31:0] io_apb2T_rsp_pRData, // @[src/main/scala/Apb2CSTrgt.scala 63:14]</a>
<a name="312"><span class="lineNum">     312 </span>            :   output        io_apb2T_rsp_pSlvErr, // @[src/main/scala/Apb2CSTrgt.scala 63:14]</a>
<a name="313"><span class="lineNum">     313 </span>            :   input  [7:0]  io_wcVec_3, // @[src/main/scala/Apb2CSTrgt.scala 63:14]</a>
<a name="314"><span class="lineNum">     314 </span>            :   input  [7:0]  io_wcVec_2, // @[src/main/scala/Apb2CSTrgt.scala 63:14]</a>
<a name="315"><span class="lineNum">     315 </span>            :   input  [7:0]  io_wcVec_1, // @[src/main/scala/Apb2CSTrgt.scala 63:14]</a>
<a name="316"><span class="lineNum">     316 </span>            :   input  [7:0]  io_wcVec_0 // @[src/main/scala/Apb2CSTrgt.scala 63:14]</a>
<a name="317"><span class="lineNum">     317 </span>            : );</a>
<a name="318"><span class="lineNum">     318 </span>            : `ifdef RANDOMIZE_REG_INIT</a>
<a name="319"><span class="lineNum">     319 </span>            :   reg [31:0] _RAND_0;</a>
<a name="320"><span class="lineNum">     320 </span>            :   reg [31:0] _RAND_1;</a>
<a name="321"><span class="lineNum">     321 </span>            :   reg [31:0] _RAND_2;</a>
<a name="322"><span class="lineNum">     322 </span>            :   reg [31:0] _RAND_3;</a>
<a name="323"><span class="lineNum">     323 </span>            : `endif // RANDOMIZE_REG_INIT</a>
<a name="324"><span class="lineNum">     324 </span>            :   wire  t_clock; // @[src/main/scala/Apb2CSTrgt.scala 72:17]</a>
<a name="325"><span class="lineNum">     325 </span>            :   wire  t_reset; // @[src/main/scala/Apb2CSTrgt.scala 72:17]</a>
<a name="326"><span class="lineNum">     326 </span>            :   wire [29:0] t_io_addr; // @[src/main/scala/Apb2CSTrgt.scala 72:17]</a>
<a name="327"><span class="lineNum">     327 </span>            :   wire  t_io_write; // @[src/main/scala/Apb2CSTrgt.scala 72:17]</a>
<a name="328"><span class="lineNum">     328 </span>            :   wire [3:0] t_io_writeStrb; // @[src/main/scala/Apb2CSTrgt.scala 72:17]</a>
<a name="329"><span class="lineNum">     329 </span>            :   wire [31:0] t_io_writeData; // @[src/main/scala/Apb2CSTrgt.scala 72:17]</a>
<a name="330"><span class="lineNum">     330 </span>            :   wire  t_io_read; // @[src/main/scala/Apb2CSTrgt.scala 72:17]</a>
<a name="331"><span class="lineNum">     331 </span>            :   wire [31:0] t_io_readData; // @[src/main/scala/Apb2CSTrgt.scala 72:17]</a>
<a name="332"><span class="lineNum">     332 </span>            :   wire  t_io_error; // @[src/main/scala/Apb2CSTrgt.scala 72:17]</a>
<a name="333"><span class="lineNum">     333 </span>            :   wire [7:0] t_io_wcVec_3; // @[src/main/scala/Apb2CSTrgt.scala 72:17]</a>
<a name="334"><span class="lineNum">     334 </span>            :   wire [7:0] t_io_wcVec_2; // @[src/main/scala/Apb2CSTrgt.scala 72:17]</a>
<a name="335"><span class="lineNum">     335 </span>            :   wire [7:0] t_io_wcVec_1; // @[src/main/scala/Apb2CSTrgt.scala 72:17]</a>
<a name="336"><span class="lineNum">     336 </span>            :   wire [7:0] t_io_wcVec_0; // @[src/main/scala/Apb2CSTrgt.scala 72:17]</a>
<a name="337"><span class="lineNum">     337 </span>            :   reg [31:0] pAddrFF; // @[src/main/scala/Apb2CSTrgt.scala 79:26]</a>
<a name="338"><span class="lineNum">     338 </span>            :   reg  pWriteFF; // @[src/main/scala/Apb2CSTrgt.scala 80:26]</a>
<a name="339"><span class="lineNum">     339 </span>            :   reg [3:0] pStrbFF; // @[src/main/scala/Apb2CSTrgt.scala 81:26]</a>
<a name="340"><span class="lineNum">     340 </span>            :   reg  pReadyFF; // @[src/main/scala/Apb2CSTrgt.scala 82:26]</a>
<a name="341"><span class="lineNum">     341 </span>            :   wire  _GEN_1 = io_apb2T_req_pSel &amp; ~io_apb2T_req_pEnable &amp; io_apb2T_req_pWrite; // @[src/main/scala/Apb2CSTrgt.scala 92:52 94:14 99:14]</a>
<a name="342"><span class="lineNum">     342 </span>            :   wire  _GEN_3 = io_apb2T_req_pSel &amp; ~io_apb2T_req_pEnable ? io_apb2T_req_pWrite : 1'h1; // @[src/main/scala/Apb2CSTrgt.scala 92:52 96:14 98:14]</a>
<a name="343"><span class="lineNum">     343 </span>            :   GenCSTrgt t ( // @[src/main/scala/Apb2CSTrgt.scala 72:17]</a>
<a name="344"><span class="lineNum">     344 </span>            :     .clock(t_clock),</a>
<a name="345"><span class="lineNum">     345 </span>            :     .reset(t_reset),</a>
<a name="346"><span class="lineNum">     346 </span>            :     .io_addr(t_io_addr),</a>
<a name="347"><span class="lineNum">     347 </span>            :     .io_write(t_io_write),</a>
<a name="348"><span class="lineNum">     348 </span>            :     .io_writeStrb(t_io_writeStrb),</a>
<a name="349"><span class="lineNum">     349 </span>            :     .io_writeData(t_io_writeData),</a>
<a name="350"><span class="lineNum">     350 </span>            :     .io_read(t_io_read),</a>
<a name="351"><span class="lineNum">     351 </span>            :     .io_readData(t_io_readData),</a>
<a name="352"><span class="lineNum">     352 </span>            :     .io_error(t_io_error),</a>
<a name="353"><span class="lineNum">     353 </span>            :     .io_wcVec_3(t_io_wcVec_3),</a>
<a name="354"><span class="lineNum">     354 </span>            :     .io_wcVec_2(t_io_wcVec_2),</a>
<a name="355"><span class="lineNum">     355 </span>            :     .io_wcVec_1(t_io_wcVec_1),</a>
<a name="356"><span class="lineNum">     356 </span>            :     .io_wcVec_0(t_io_wcVec_0)</a>
<a name="357"><span class="lineNum">     357 </span>            :   );</a>
<a name="358"><span class="lineNum">     358 </span>            :   assign io_apb2T_rsp_pReady = pReadyFF; // @[src/main/scala/Apb2CSTrgt.scala 114:24]</a>
<a name="359"><span class="lineNum">     359 </span>            :   assign io_apb2T_rsp_pRData = t_io_readData; // @[src/main/scala/Apb2CSTrgt.scala 115:24]</a>
<a name="360"><span class="lineNum">     360 </span>            :   assign io_apb2T_rsp_pSlvErr = t_io_error; // @[src/main/scala/Apb2CSTrgt.scala 116:24]</a>
<a name="361"><span class="lineNum">     361 </span>            :   assign t_clock = clock;</a>
<a name="362"><span class="lineNum">     362 </span>            :   assign t_reset = reset;</a>
<a name="363"><span class="lineNum">     363 </span>            :   assign t_io_addr = pAddrFF[29:0]; // @[src/main/scala/Apb2CSTrgt.scala 103:13]</a>
<a name="364"><span class="lineNum">     364 </span>            :   assign t_io_write = pWriteFF; // @[src/main/scala/Apb2CSTrgt.scala 106:18]</a>
<a name="365"><span class="lineNum">     365 </span>            :   assign t_io_writeStrb = pStrbFF; // @[src/main/scala/Apb2CSTrgt.scala 107:18]</a>
<a name="366"><span class="lineNum">     366 </span>            :   assign t_io_writeData = io_apb2T_req_pWData; // @[src/main/scala/Apb2CSTrgt.scala 108:18]</a>
<a name="367"><span class="lineNum">     367 </span>            :   assign t_io_read = ~pReadyFF; // @[src/main/scala/Apb2CSTrgt.scala 111:16]</a>
<a name="368"><span class="lineNum">     368 </span>            :   assign t_io_wcVec_3 = io_wcVec_3; // @[src/main/scala/chisel3/util/MixedVec.scala 118:9]</a>
<a name="369"><span class="lineNum">     369 </span>            :   assign t_io_wcVec_2 = io_wcVec_2; // @[src/main/scala/chisel3/util/MixedVec.scala 118:9]</a>
<a name="370"><span class="lineNum">     370 </span>            :   assign t_io_wcVec_1 = io_wcVec_1; // @[src/main/scala/chisel3/util/MixedVec.scala 118:9]</a>
<a name="371"><span class="lineNum">     371 </span>            :   assign t_io_wcVec_0 = io_wcVec_0; // @[src/main/scala/chisel3/util/MixedVec.scala 118:9]</a>
<a name="372"><span class="lineNum">     372 </span><span class="lineCov">        370 :   always @(posedge clock) begin</span></a>
<a name="373"><span class="lineNum">     373 </span><span class="lineCov">          2 :     if (reset) begin // @[src/main/scala/Apb2CSTrgt.scala 79:26]</span></a>
<a name="374"><span class="lineNum">     374 </span><span class="lineCov">          1 :       pAddrFF &lt;= 32'h0; // @[src/main/scala/Apb2CSTrgt.scala 79:26]</span></a>
<a name="375"><span class="lineNum">     375 </span><span class="lineCov">        100 :     end else if (io_apb2T_req_pSel &amp; ~io_apb2T_req_pEnable) begin // @[src/main/scala/Apb2CSTrgt.scala 92:52]</span></a>
<a name="376"><span class="lineNum">     376 </span><span class="lineCov">         84 :       pAddrFF &lt;= io_apb2T_req_pAddr; // @[src/main/scala/Apb2CSTrgt.scala 93:14]</span></a>
<a name="377"><span class="lineNum">     377 </span>            :     end</a>
<a name="378"><span class="lineNum">     378 </span><span class="lineCov">          2 :     if (reset) begin // @[src/main/scala/Apb2CSTrgt.scala 80:26]</span></a>
<a name="379"><span class="lineNum">     379 </span><span class="lineCov">          1 :       pWriteFF &lt;= 1'h0; // @[src/main/scala/Apb2CSTrgt.scala 80:26]</span></a>
<a name="380"><span class="lineNum">     380 </span><span class="lineCov">        184 :     end else begin</span></a>
<a name="381"><span class="lineNum">     381 </span><span class="lineCov">        184 :       pWriteFF &lt;= _GEN_1;</span></a>
<a name="382"><span class="lineNum">     382 </span>            :     end</a>
<a name="383"><span class="lineNum">     383 </span><span class="lineCov">          2 :     if (reset) begin // @[src/main/scala/Apb2CSTrgt.scala 81:26]</span></a>
<a name="384"><span class="lineNum">     384 </span><span class="lineCov">          1 :       pStrbFF &lt;= 4'h0; // @[src/main/scala/Apb2CSTrgt.scala 81:26]</span></a>
<a name="385"><span class="lineNum">     385 </span><span class="lineCov">        100 :     end else if (io_apb2T_req_pSel &amp; ~io_apb2T_req_pEnable) begin // @[src/main/scala/Apb2CSTrgt.scala 92:52]</span></a>
<a name="386"><span class="lineNum">     386 </span><span class="lineCov">         84 :       pStrbFF &lt;= io_apb2T_req_pStrb; // @[src/main/scala/Apb2CSTrgt.scala 95:14]</span></a>
<a name="387"><span class="lineNum">     387 </span>            :     end</a>
<a name="388"><span class="lineNum">     388 </span><span class="lineCov">        185 :     pReadyFF &lt;= reset | _GEN_3; // @[src/main/scala/Apb2CSTrgt.scala 82:{26,26}]</span></a>
<a name="389"><span class="lineNum">     389 </span>            :   end</a>
<a name="390"><span class="lineNum">     390 </span>            : // Register and memory initialization</a>
<a name="391"><span class="lineNum">     391 </span>            : `ifdef RANDOMIZE_GARBAGE_ASSIGN</a>
<a name="392"><span class="lineNum">     392 </span>            : `define RANDOMIZE</a>
<a name="393"><span class="lineNum">     393 </span>            : `endif</a>
<a name="394"><span class="lineNum">     394 </span>            : `ifdef RANDOMIZE_INVALID_ASSIGN</a>
<a name="395"><span class="lineNum">     395 </span>            : `define RANDOMIZE</a>
<a name="396"><span class="lineNum">     396 </span>            : `endif</a>
<a name="397"><span class="lineNum">     397 </span>            : `ifdef RANDOMIZE_REG_INIT</a>
<a name="398"><span class="lineNum">     398 </span>            : `define RANDOMIZE</a>
<a name="399"><span class="lineNum">     399 </span>            : `endif</a>
<a name="400"><span class="lineNum">     400 </span>            : `ifdef RANDOMIZE_MEM_INIT</a>
<a name="401"><span class="lineNum">     401 </span>            : `define RANDOMIZE</a>
<a name="402"><span class="lineNum">     402 </span>            : `endif</a>
<a name="403"><span class="lineNum">     403 </span>            : `ifndef RANDOM</a>
<a name="404"><span class="lineNum">     404 </span>            : `define RANDOM $random</a>
<a name="405"><span class="lineNum">     405 </span>            : `endif</a>
<a name="406"><span class="lineNum">     406 </span>            : `ifdef RANDOMIZE_MEM_INIT</a>
<a name="407"><span class="lineNum">     407 </span>            :   integer initvar;</a>
<a name="408"><span class="lineNum">     408 </span>            : `endif</a>
<a name="409"><span class="lineNum">     409 </span>            : `ifndef SYNTHESIS</a>
<a name="410"><span class="lineNum">     410 </span>            : `ifdef FIRRTL_BEFORE_INITIAL</a>
<a name="411"><span class="lineNum">     411 </span>            : `FIRRTL_BEFORE_INITIAL</a>
<a name="412"><span class="lineNum">     412 </span>            : `endif</a>
<a name="413"><span class="lineNum">     413 </span><span class="lineCov">          2 : initial begin</span></a>
<a name="414"><span class="lineNum">     414 </span>            :   `ifdef RANDOMIZE</a>
<a name="415"><span class="lineNum">     415 </span>            :     `ifdef INIT_RANDOM</a>
<a name="416"><span class="lineNum">     416 </span>            :       `INIT_RANDOM</a>
<a name="417"><span class="lineNum">     417 </span>            :     `endif</a>
<a name="418"><span class="lineNum">     418 </span>            :     `ifndef VERILATOR</a>
<a name="419"><span class="lineNum">     419 </span>            :       `ifdef RANDOMIZE_DELAY</a>
<a name="420"><span class="lineNum">     420 </span>            :         #`RANDOMIZE_DELAY begin end</a>
<a name="421"><span class="lineNum">     421 </span>            :       `else</a>
<a name="422"><span class="lineNum">     422 </span>            :         #0.002 begin end</a>
<a name="423"><span class="lineNum">     423 </span>            :       `endif</a>
<a name="424"><span class="lineNum">     424 </span>            :     `endif</a>
<a name="425"><span class="lineNum">     425 </span>            : `ifdef RANDOMIZE_REG_INIT</a>
<a name="426"><span class="lineNum">     426 </span>            :   _RAND_0 = {1{`RANDOM}};</a>
<a name="427"><span class="lineNum">     427 </span>            :   pAddrFF = _RAND_0[31:0];</a>
<a name="428"><span class="lineNum">     428 </span>            :   _RAND_1 = {1{`RANDOM}};</a>
<a name="429"><span class="lineNum">     429 </span>            :   pWriteFF = _RAND_1[0:0];</a>
<a name="430"><span class="lineNum">     430 </span>            :   _RAND_2 = {1{`RANDOM}};</a>
<a name="431"><span class="lineNum">     431 </span>            :   pStrbFF = _RAND_2[3:0];</a>
<a name="432"><span class="lineNum">     432 </span>            :   _RAND_3 = {1{`RANDOM}};</a>
<a name="433"><span class="lineNum">     433 </span>            :   pReadyFF = _RAND_3[0:0];</a>
<a name="434"><span class="lineNum">     434 </span>            : `endif // RANDOMIZE_REG_INIT</a>
<a name="435"><span class="lineNum">     435 </span>            :   `endif // RANDOMIZE</a>
<a name="436"><span class="lineNum">     436 </span>            : end // initial</a>
<a name="437"><span class="lineNum">     437 </span>            : `ifdef FIRRTL_AFTER_INITIAL</a>
<a name="438"><span class="lineNum">     438 </span>            : `FIRRTL_AFTER_INITIAL</a>
<a name="439"><span class="lineNum">     439 </span>            : `endif</a>
<a name="440"><span class="lineNum">     440 </span>            : `endif // SYNTHESIS</a>
<a name="441"><span class="lineNum">     441 </span>            : endmodule</a>
<a name="442"><span class="lineNum">     442 </span>            : module Apb2CSTrgt8BitW1CRegsTestWrapper(</a>
<a name="443"><span class="lineNum">     443 </span>            :   input         clock,</a>
<a name="444"><span class="lineNum">     444 </span>            :   input         reset,</a>
<a name="445"><span class="lineNum">     445 </span>            :   input  [31:0] io_apb2T_req_pAddr, // @[src/test/scala/Apb2CSTrgtUnitTest.scala 103:14]</a>
<a name="446"><span class="lineNum">     446 </span>            :   input  [2:0]  io_apb2T_req_pProt, // @[src/test/scala/Apb2CSTrgtUnitTest.scala 103:14]</a>
<a name="447"><span class="lineNum">     447 </span>            :   input         io_apb2T_req_pSel, // @[src/test/scala/Apb2CSTrgtUnitTest.scala 103:14]</a>
<a name="448"><span class="lineNum">     448 </span>            :   input         io_apb2T_req_pEnable, // @[src/test/scala/Apb2CSTrgtUnitTest.scala 103:14]</a>
<a name="449"><span class="lineNum">     449 </span>            :   input         io_apb2T_req_pWrite, // @[src/test/scala/Apb2CSTrgtUnitTest.scala 103:14]</a>
<a name="450"><span class="lineNum">     450 </span>            :   input  [31:0] io_apb2T_req_pWData, // @[src/test/scala/Apb2CSTrgtUnitTest.scala 103:14]</a>
<a name="451"><span class="lineNum">     451 </span>            :   input  [3:0]  io_apb2T_req_pStrb, // @[src/test/scala/Apb2CSTrgtUnitTest.scala 103:14]</a>
<a name="452"><span class="lineNum">     452 </span>            :   output        io_apb2T_rsp_pReady, // @[src/test/scala/Apb2CSTrgtUnitTest.scala 103:14]</a>
<a name="453"><span class="lineNum">     453 </span>            :   output [31:0] io_apb2T_rsp_pRData, // @[src/test/scala/Apb2CSTrgtUnitTest.scala 103:14]</a>
<a name="454"><span class="lineNum">     454 </span>            :   output        io_apb2T_rsp_pSlvErr, // @[src/test/scala/Apb2CSTrgtUnitTest.scala 103:14]</a>
<a name="455"><span class="lineNum">     455 </span>            :   input  [7:0]  io_wc_RegZero_StatusBits, // @[src/test/scala/Apb2CSTrgtUnitTest.scala 103:14]</a>
<a name="456"><span class="lineNum">     456 </span>            :   input  [7:0]  io_wc_RegOne_StatusBits, // @[src/test/scala/Apb2CSTrgtUnitTest.scala 103:14]</a>
<a name="457"><span class="lineNum">     457 </span>            :   input  [7:0]  io_wc_RegTwo_StatusBits, // @[src/test/scala/Apb2CSTrgtUnitTest.scala 103:14]</a>
<a name="458"><span class="lineNum">     458 </span>            :   input  [7:0]  io_wc_RegThree_StatusBits // @[src/test/scala/Apb2CSTrgtUnitTest.scala 103:14]</a>
<a name="459"><span class="lineNum">     459 </span>            : );</a>
<a name="460"><span class="lineNum">     460 </span>            :   wire  t_clock; // @[src/test/scala/Apb2CSTrgtUnitTest.scala 101:17]</a>
<a name="461"><span class="lineNum">     461 </span>            :   wire  t_reset; // @[src/test/scala/Apb2CSTrgtUnitTest.scala 101:17]</a>
<a name="462"><span class="lineNum">     462 </span>            :   wire [31:0] t_io_apb2T_req_pAddr; // @[src/test/scala/Apb2CSTrgtUnitTest.scala 101:17]</a>
<a name="463"><span class="lineNum">     463 </span>            :   wire  t_io_apb2T_req_pSel; // @[src/test/scala/Apb2CSTrgtUnitTest.scala 101:17]</a>
<a name="464"><span class="lineNum">     464 </span>            :   wire  t_io_apb2T_req_pEnable; // @[src/test/scala/Apb2CSTrgtUnitTest.scala 101:17]</a>
<a name="465"><span class="lineNum">     465 </span>            :   wire  t_io_apb2T_req_pWrite; // @[src/test/scala/Apb2CSTrgtUnitTest.scala 101:17]</a>
<a name="466"><span class="lineNum">     466 </span>            :   wire [31:0] t_io_apb2T_req_pWData; // @[src/test/scala/Apb2CSTrgtUnitTest.scala 101:17]</a>
<a name="467"><span class="lineNum">     467 </span>            :   wire [3:0] t_io_apb2T_req_pStrb; // @[src/test/scala/Apb2CSTrgtUnitTest.scala 101:17]</a>
<a name="468"><span class="lineNum">     468 </span>            :   wire  t_io_apb2T_rsp_pReady; // @[src/test/scala/Apb2CSTrgtUnitTest.scala 101:17]</a>
<a name="469"><span class="lineNum">     469 </span>            :   wire [31:0] t_io_apb2T_rsp_pRData; // @[src/test/scala/Apb2CSTrgtUnitTest.scala 101:17]</a>
<a name="470"><span class="lineNum">     470 </span>            :   wire  t_io_apb2T_rsp_pSlvErr; // @[src/test/scala/Apb2CSTrgtUnitTest.scala 101:17]</a>
<a name="471"><span class="lineNum">     471 </span>            :   wire [7:0] t_io_wcVec_3; // @[src/test/scala/Apb2CSTrgtUnitTest.scala 101:17]</a>
<a name="472"><span class="lineNum">     472 </span>            :   wire [7:0] t_io_wcVec_2; // @[src/test/scala/Apb2CSTrgtUnitTest.scala 101:17]</a>
<a name="473"><span class="lineNum">     473 </span>            :   wire [7:0] t_io_wcVec_1; // @[src/test/scala/Apb2CSTrgtUnitTest.scala 101:17]</a>
<a name="474"><span class="lineNum">     474 </span>            :   wire [7:0] t_io_wcVec_0; // @[src/test/scala/Apb2CSTrgtUnitTest.scala 101:17]</a>
<a name="475"><span class="lineNum">     475 </span>            :   Apb2CSTrgt t ( // @[src/test/scala/Apb2CSTrgtUnitTest.scala 101:17]</a>
<a name="476"><span class="lineNum">     476 </span>            :     .clock(t_clock),</a>
<a name="477"><span class="lineNum">     477 </span>            :     .reset(t_reset),</a>
<a name="478"><span class="lineNum">     478 </span>            :     .io_apb2T_req_pAddr(t_io_apb2T_req_pAddr),</a>
<a name="479"><span class="lineNum">     479 </span>            :     .io_apb2T_req_pSel(t_io_apb2T_req_pSel),</a>
<a name="480"><span class="lineNum">     480 </span>            :     .io_apb2T_req_pEnable(t_io_apb2T_req_pEnable),</a>
<a name="481"><span class="lineNum">     481 </span>            :     .io_apb2T_req_pWrite(t_io_apb2T_req_pWrite),</a>
<a name="482"><span class="lineNum">     482 </span>            :     .io_apb2T_req_pWData(t_io_apb2T_req_pWData),</a>
<a name="483"><span class="lineNum">     483 </span>            :     .io_apb2T_req_pStrb(t_io_apb2T_req_pStrb),</a>
<a name="484"><span class="lineNum">     484 </span>            :     .io_apb2T_rsp_pReady(t_io_apb2T_rsp_pReady),</a>
<a name="485"><span class="lineNum">     485 </span>            :     .io_apb2T_rsp_pRData(t_io_apb2T_rsp_pRData),</a>
<a name="486"><span class="lineNum">     486 </span>            :     .io_apb2T_rsp_pSlvErr(t_io_apb2T_rsp_pSlvErr),</a>
<a name="487"><span class="lineNum">     487 </span>            :     .io_wcVec_3(t_io_wcVec_3),</a>
<a name="488"><span class="lineNum">     488 </span>            :     .io_wcVec_2(t_io_wcVec_2),</a>
<a name="489"><span class="lineNum">     489 </span>            :     .io_wcVec_1(t_io_wcVec_1),</a>
<a name="490"><span class="lineNum">     490 </span>            :     .io_wcVec_0(t_io_wcVec_0)</a>
<a name="491"><span class="lineNum">     491 </span>            :   );</a>
<a name="492"><span class="lineNum">     492 </span>            :   assign io_apb2T_rsp_pReady = t_io_apb2T_rsp_pReady; // @[src/test/scala/Apb2CSTrgtUnitTest.scala 108:14]</a>
<a name="493"><span class="lineNum">     493 </span>            :   assign io_apb2T_rsp_pRData = t_io_apb2T_rsp_pRData; // @[src/test/scala/Apb2CSTrgtUnitTest.scala 108:14]</a>
<a name="494"><span class="lineNum">     494 </span>            :   assign io_apb2T_rsp_pSlvErr = t_io_apb2T_rsp_pSlvErr; // @[src/test/scala/Apb2CSTrgtUnitTest.scala 108:14]</a>
<a name="495"><span class="lineNum">     495 </span>            :   assign t_clock = clock;</a>
<a name="496"><span class="lineNum">     496 </span>            :   assign t_reset = reset;</a>
<a name="497"><span class="lineNum">     497 </span>            :   assign t_io_apb2T_req_pAddr = io_apb2T_req_pAddr; // @[src/test/scala/Apb2CSTrgtUnitTest.scala 108:14]</a>
<a name="498"><span class="lineNum">     498 </span>            :   assign t_io_apb2T_req_pSel = io_apb2T_req_pSel; // @[src/test/scala/Apb2CSTrgtUnitTest.scala 108:14]</a>
<a name="499"><span class="lineNum">     499 </span>            :   assign t_io_apb2T_req_pEnable = io_apb2T_req_pEnable; // @[src/test/scala/Apb2CSTrgtUnitTest.scala 108:14]</a>
<a name="500"><span class="lineNum">     500 </span>            :   assign t_io_apb2T_req_pWrite = io_apb2T_req_pWrite; // @[src/test/scala/Apb2CSTrgtUnitTest.scala 108:14]</a>
<a name="501"><span class="lineNum">     501 </span>            :   assign t_io_apb2T_req_pWData = io_apb2T_req_pWData; // @[src/test/scala/Apb2CSTrgtUnitTest.scala 108:14]</a>
<a name="502"><span class="lineNum">     502 </span>            :   assign t_io_apb2T_req_pStrb = io_apb2T_req_pStrb; // @[src/test/scala/Apb2CSTrgtUnitTest.scala 108:14]</a>
<a name="503"><span class="lineNum">     503 </span>            :   assign t_io_wcVec_3 = io_wc_RegThree_StatusBits; // @[src/test/scala/Apb2CSTrgtUnitTest.scala 113:17]</a>
<a name="504"><span class="lineNum">     504 </span>            :   assign t_io_wcVec_2 = io_wc_RegTwo_StatusBits; // @[src/test/scala/Apb2CSTrgtUnitTest.scala 112:17]</a>
<a name="505"><span class="lineNum">     505 </span>            :   assign t_io_wcVec_1 = io_wc_RegOne_StatusBits; // @[src/test/scala/Apb2CSTrgtUnitTest.scala 111:17]</a>
<a name="506"><span class="lineNum">     506 </span>            :   assign t_io_wcVec_0 = io_wc_RegZero_StatusBits; // @[src/test/scala/Apb2CSTrgtUnitTest.scala 110:17]</a>
<a name="507"><span class="lineNum">     507 </span>            : endmodule</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
