Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Feb  7 14:39:40 2021
| Host         : LOUIS-HP15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file test_wrapper_timing_summary_routed.rpt -pb test_wrapper_timing_summary_routed.pb -rpx test_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : test_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_fund/nco/fdiv_cnt_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_sub_fund/nco/fdiv_cnt_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_sub_third/nco/fdiv_cnt_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_fund/nco/fdiv_cnt_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_fund/nco/fdiv_cnt_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/fdiv_cnt_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N2/dds_fund/nco/fdiv_cnt_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N2/dds_sub_fund/nco/fdiv_cnt_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N2/dds_sub_third/nco/fdiv_cnt_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_sub_fund/nco/fdiv_cnt_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_sub_third/nco/fdiv_cnt_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N4/dds_fund/nco/fdiv_cnt_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N4/dds_sub_fund/nco/fdiv_cnt_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N4/dds_sub_third/nco/fdiv_cnt_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N5/dds_fund/nco/fdiv_cnt_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N5/dds_sub_fund/nco/fdiv_cnt_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N5/dds_sub_third/nco/fdiv_cnt_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N6/dds_fund/nco/fdiv_cnt_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N6/dds_sub_fund/nco/fdiv_cnt_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N6/dds_sub_third/nco/fdiv_cnt_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N7/dds_fund/nco/fdiv_cnt_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N7/dds_sub_fund/nco/fdiv_cnt_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N7/dds_sub_third/nco/fdiv_cnt_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1152 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.870       -7.190                     13                 4558        0.056        0.000                      0                 4558        9.020        0.000                       0                  2032  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          
clk_fpga_1  {0.000 40.500}     81.000          12.346          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.870       -7.190                     13                 4297        0.056        0.000                      0                 4297        9.020        0.000                       0                  2031  
clk_fpga_1                                                                                                                                                     78.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               9.007        0.000                      0                  261        1.421        0.000                      0                  261  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           13  Failing Endpoints,  Worst Slack       -0.870ns,  Total Violation       -7.190ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.870ns  (required time - arrival time)
  Source:                 test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.360ns  (logic 5.413ns (26.587%)  route 14.947ns (73.413%))
  Logic Levels:           22  (CARRY4=6 LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.706ns = ( 22.706 - 20.000 ) 
    Source Clock Delay      (SCD):    3.091ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        1.797     3.091    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y38         FDRE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y38         FDRE (Prop_fdre_C_Q)         0.456     3.547 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=7, routed)           0.646     4.193    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/wave_out[23]_i_368[1]
    SLICE_X92Y38         LUT3 (Prop_lut3_I0_O)        0.124     4.317 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/g0_b0__0_i_7/O
                         net (fo=3, routed)           0.185     4.502    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/dds_fund/fcw_lut/accum[0]_i_5__6_0
    SLICE_X92Y38         LUT5 (Prop_lut5_I3_O)        0.124     4.626 f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/g0_b0_i_7/O
                         net (fo=30, routed)          0.902     5.528    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/slv_reg1_reg[6]
    SLICE_X91Y39         LUT2 (Prop_lut2_I1_O)        0.152     5.680 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/g0_b0__1_i_4/O
                         net (fo=40, routed)          1.282     6.962    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/slv_reg1_reg[5][3]
    SLICE_X86Y44         LUT6 (Prop_lut6_I5_O)        0.332     7.294 f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/g0_b12__1/O
                         net (fo=2, routed)           0.719     8.012    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen_n_957
    SLICE_X97Y44         LUT4 (Prop_lut4_I3_O)        0.124     8.136 f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/dds_fund/fcw_lut/accum[12]_i_5__6/O
                         net (fo=2, routed)           1.022     9.159    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/dds_fund/fcw_lut/accum[12]_i_5__6_n_0
    SLICE_X97Y44         LUT6 (Prop_lut6_I1_O)        0.124     9.283 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/wave_out[23]_i_291/O
                         net (fo=65, routed)          1.205    10.488    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/wave_out[23]_i_291_n_0
    SLICE_X91Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.612 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/wave_out[23]_i_341/O
                         net (fo=5, routed)           0.668    11.280    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_fund/nco/wave_out[23]_i_65
    SLICE_X98Y44         LUT2 (Prop_lut2_I1_O)        0.124    11.404 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_fund/nco/wave_out[23]_i_719/O
                         net (fo=101, routed)         1.815    13.219    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_fund/sine_lut/addr[9]
    SLICE_X88Y47         LUT6 (Prop_lut6_I2_O)        0.124    13.343 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_fund/sine_lut/wave_out[18]_i_1714/O
                         net (fo=1, routed)           0.955    14.298    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_fund/sine_lut/wave_out[18]_i_1714_n_0
    SLICE_X84Y46         LUT6 (Prop_lut6_I1_O)        0.124    14.422 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_fund/sine_lut/wave_out[18]_i_779/O
                         net (fo=1, routed)           0.000    14.422    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_fund/sine_lut/wave_out[18]_i_779_n_0
    SLICE_X84Y46         MUXF7 (Prop_muxf7_I0_O)      0.238    14.660 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_fund/sine_lut/wave_out_reg[18]_i_322/O
                         net (fo=2, routed)           0.850    15.510    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/fund[3]
    SLICE_X78Y46         LUT5 (Prop_lut5_I1_O)        0.298    15.808 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/wave_out[18]_i_130/O
                         net (fo=2, routed)           0.635    16.443    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/wave_out[18]_i_130_n_0
    SLICE_X81Y46         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    17.039 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/wave_out_reg[18]_i_65/O[3]
                         net (fo=2, routed)           0.954    17.993    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[23]_i_4_0[7]
    SLICE_X65Y42         LUT3 (Prop_lut3_I1_O)        0.306    18.299 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[18]_i_29/O
                         net (fo=2, routed)           0.881    19.180    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[18]_i_29_n_0
    SLICE_X65Y54         LUT4 (Prop_lut4_I3_O)        0.124    19.304 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[18]_i_33/O
                         net (fo=1, routed)           0.000    19.304    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[18]_i_33_n_0
    SLICE_X65Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.836 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.836    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[18]_i_14_n_0
    SLICE_X65Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.075 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[22]_i_15/O[2]
                         net (fo=3, routed)           1.073    21.148    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[22]_i_15_n_5
    SLICE_X63Y71         LUT3 (Prop_lut3_I2_O)        0.302    21.450 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[18]_i_10/O
                         net (fo=2, routed)           0.572    22.022    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[18]_i_10_n_0
    SLICE_X65Y70         LUT5 (Prop_lut5_I1_O)        0.124    22.146 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[18]_i_2/O
                         net (fo=2, routed)           0.583    22.729    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[18]_i_2_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    23.114 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.114    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[18]_i_1_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.228 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.228    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[22]_i_1_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    23.451 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000    23.451    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_tmp[20]
    SLICE_X64Y72         FDCE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        1.527    22.706    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/s00_axi_aclk
    SLICE_X64Y72         FDCE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[23]/C
                         clock pessimism              0.115    22.821    
                         clock uncertainty           -0.302    22.519    
    SLICE_X64Y72         FDCE (Setup_fdce_C_D)        0.062    22.581    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[23]
  -------------------------------------------------------------------
                         required time                         22.581    
                         arrival time                         -23.451    
  -------------------------------------------------------------------
                         slack                                 -0.870    

Slack (VIOLATED) :        -0.865ns  (required time - arrival time)
  Source:                 test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.357ns  (logic 5.410ns (26.576%)  route 14.947ns (73.424%))
  Logic Levels:           21  (CARRY4=5 LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 22.708 - 20.000 ) 
    Source Clock Delay      (SCD):    3.091ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        1.797     3.091    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y38         FDRE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y38         FDRE (Prop_fdre_C_Q)         0.456     3.547 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=7, routed)           0.646     4.193    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/wave_out[23]_i_368[1]
    SLICE_X92Y38         LUT3 (Prop_lut3_I0_O)        0.124     4.317 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/g0_b0__0_i_7/O
                         net (fo=3, routed)           0.185     4.502    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/dds_fund/fcw_lut/accum[0]_i_5__6_0
    SLICE_X92Y38         LUT5 (Prop_lut5_I3_O)        0.124     4.626 f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/g0_b0_i_7/O
                         net (fo=30, routed)          0.902     5.528    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/slv_reg1_reg[6]
    SLICE_X91Y39         LUT2 (Prop_lut2_I1_O)        0.152     5.680 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/g0_b0__1_i_4/O
                         net (fo=40, routed)          1.282     6.962    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/slv_reg1_reg[5][3]
    SLICE_X86Y44         LUT6 (Prop_lut6_I5_O)        0.332     7.294 f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/g0_b12__1/O
                         net (fo=2, routed)           0.719     8.012    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen_n_957
    SLICE_X97Y44         LUT4 (Prop_lut4_I3_O)        0.124     8.136 f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/dds_fund/fcw_lut/accum[12]_i_5__6/O
                         net (fo=2, routed)           1.022     9.159    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/dds_fund/fcw_lut/accum[12]_i_5__6_n_0
    SLICE_X97Y44         LUT6 (Prop_lut6_I1_O)        0.124     9.283 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/wave_out[23]_i_291/O
                         net (fo=65, routed)          1.205    10.488    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/wave_out[23]_i_291_n_0
    SLICE_X91Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.612 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/wave_out[23]_i_341/O
                         net (fo=5, routed)           0.668    11.280    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_fund/nco/wave_out[23]_i_65
    SLICE_X98Y44         LUT2 (Prop_lut2_I1_O)        0.124    11.404 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_fund/nco/wave_out[23]_i_719/O
                         net (fo=101, routed)         1.815    13.219    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_fund/sine_lut/addr[9]
    SLICE_X88Y47         LUT6 (Prop_lut6_I2_O)        0.124    13.343 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_fund/sine_lut/wave_out[18]_i_1714/O
                         net (fo=1, routed)           0.955    14.298    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_fund/sine_lut/wave_out[18]_i_1714_n_0
    SLICE_X84Y46         LUT6 (Prop_lut6_I1_O)        0.124    14.422 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_fund/sine_lut/wave_out[18]_i_779/O
                         net (fo=1, routed)           0.000    14.422    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_fund/sine_lut/wave_out[18]_i_779_n_0
    SLICE_X84Y46         MUXF7 (Prop_muxf7_I0_O)      0.238    14.660 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_fund/sine_lut/wave_out_reg[18]_i_322/O
                         net (fo=2, routed)           0.850    15.510    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/fund[3]
    SLICE_X78Y46         LUT5 (Prop_lut5_I1_O)        0.298    15.808 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/wave_out[18]_i_130/O
                         net (fo=2, routed)           0.635    16.443    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/wave_out[18]_i_130_n_0
    SLICE_X81Y46         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    17.039 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/wave_out_reg[18]_i_65/O[3]
                         net (fo=2, routed)           0.954    17.993    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[23]_i_4_0[7]
    SLICE_X65Y42         LUT3 (Prop_lut3_I1_O)        0.306    18.299 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[18]_i_29/O
                         net (fo=2, routed)           0.881    19.180    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[18]_i_29_n_0
    SLICE_X65Y54         LUT4 (Prop_lut4_I3_O)        0.124    19.304 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[18]_i_33/O
                         net (fo=1, routed)           0.000    19.304    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[18]_i_33_n_0
    SLICE_X65Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.836 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.836    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[18]_i_14_n_0
    SLICE_X65Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.075 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[22]_i_15/O[2]
                         net (fo=3, routed)           1.073    21.148    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[22]_i_15_n_5
    SLICE_X63Y71         LUT3 (Prop_lut3_I2_O)        0.302    21.450 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[18]_i_10/O
                         net (fo=2, routed)           0.572    22.022    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[18]_i_10_n_0
    SLICE_X65Y70         LUT5 (Prop_lut5_I1_O)        0.124    22.146 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[18]_i_2/O
                         net (fo=2, routed)           0.583    22.729    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[18]_i_2_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    23.114 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.114    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[18]_i_1_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.448 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[22]_i_1/O[1]
                         net (fo=1, routed)           0.000    23.448    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_tmp[17]
    SLICE_X64Y71         FDCE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        1.529    22.708    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/s00_axi_aclk
    SLICE_X64Y71         FDCE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[20]/C
                         clock pessimism              0.115    22.823    
                         clock uncertainty           -0.302    22.521    
    SLICE_X64Y71         FDCE (Setup_fdce_C_D)        0.062    22.583    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[20]
  -------------------------------------------------------------------
                         required time                         22.583    
                         arrival time                         -23.448    
  -------------------------------------------------------------------
                         slack                                 -0.865    

Slack (VIOLATED) :        -0.844ns  (required time - arrival time)
  Source:                 test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.336ns  (logic 5.389ns (26.500%)  route 14.947ns (73.500%))
  Logic Levels:           21  (CARRY4=5 LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 22.708 - 20.000 ) 
    Source Clock Delay      (SCD):    3.091ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        1.797     3.091    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y38         FDRE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y38         FDRE (Prop_fdre_C_Q)         0.456     3.547 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=7, routed)           0.646     4.193    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/wave_out[23]_i_368[1]
    SLICE_X92Y38         LUT3 (Prop_lut3_I0_O)        0.124     4.317 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/g0_b0__0_i_7/O
                         net (fo=3, routed)           0.185     4.502    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/dds_fund/fcw_lut/accum[0]_i_5__6_0
    SLICE_X92Y38         LUT5 (Prop_lut5_I3_O)        0.124     4.626 f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/g0_b0_i_7/O
                         net (fo=30, routed)          0.902     5.528    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/slv_reg1_reg[6]
    SLICE_X91Y39         LUT2 (Prop_lut2_I1_O)        0.152     5.680 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/g0_b0__1_i_4/O
                         net (fo=40, routed)          1.282     6.962    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/slv_reg1_reg[5][3]
    SLICE_X86Y44         LUT6 (Prop_lut6_I5_O)        0.332     7.294 f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/g0_b12__1/O
                         net (fo=2, routed)           0.719     8.012    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen_n_957
    SLICE_X97Y44         LUT4 (Prop_lut4_I3_O)        0.124     8.136 f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/dds_fund/fcw_lut/accum[12]_i_5__6/O
                         net (fo=2, routed)           1.022     9.159    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/dds_fund/fcw_lut/accum[12]_i_5__6_n_0
    SLICE_X97Y44         LUT6 (Prop_lut6_I1_O)        0.124     9.283 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/wave_out[23]_i_291/O
                         net (fo=65, routed)          1.205    10.488    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/wave_out[23]_i_291_n_0
    SLICE_X91Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.612 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/wave_out[23]_i_341/O
                         net (fo=5, routed)           0.668    11.280    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_fund/nco/wave_out[23]_i_65
    SLICE_X98Y44         LUT2 (Prop_lut2_I1_O)        0.124    11.404 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_fund/nco/wave_out[23]_i_719/O
                         net (fo=101, routed)         1.815    13.219    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_fund/sine_lut/addr[9]
    SLICE_X88Y47         LUT6 (Prop_lut6_I2_O)        0.124    13.343 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_fund/sine_lut/wave_out[18]_i_1714/O
                         net (fo=1, routed)           0.955    14.298    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_fund/sine_lut/wave_out[18]_i_1714_n_0
    SLICE_X84Y46         LUT6 (Prop_lut6_I1_O)        0.124    14.422 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_fund/sine_lut/wave_out[18]_i_779/O
                         net (fo=1, routed)           0.000    14.422    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_fund/sine_lut/wave_out[18]_i_779_n_0
    SLICE_X84Y46         MUXF7 (Prop_muxf7_I0_O)      0.238    14.660 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_fund/sine_lut/wave_out_reg[18]_i_322/O
                         net (fo=2, routed)           0.850    15.510    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/fund[3]
    SLICE_X78Y46         LUT5 (Prop_lut5_I1_O)        0.298    15.808 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/wave_out[18]_i_130/O
                         net (fo=2, routed)           0.635    16.443    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/wave_out[18]_i_130_n_0
    SLICE_X81Y46         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    17.039 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/wave_out_reg[18]_i_65/O[3]
                         net (fo=2, routed)           0.954    17.993    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[23]_i_4_0[7]
    SLICE_X65Y42         LUT3 (Prop_lut3_I1_O)        0.306    18.299 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[18]_i_29/O
                         net (fo=2, routed)           0.881    19.180    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[18]_i_29_n_0
    SLICE_X65Y54         LUT4 (Prop_lut4_I3_O)        0.124    19.304 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[18]_i_33/O
                         net (fo=1, routed)           0.000    19.304    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[18]_i_33_n_0
    SLICE_X65Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.836 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.836    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[18]_i_14_n_0
    SLICE_X65Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.075 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[22]_i_15/O[2]
                         net (fo=3, routed)           1.073    21.148    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[22]_i_15_n_5
    SLICE_X63Y71         LUT3 (Prop_lut3_I2_O)        0.302    21.450 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[18]_i_10/O
                         net (fo=2, routed)           0.572    22.022    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[18]_i_10_n_0
    SLICE_X65Y70         LUT5 (Prop_lut5_I1_O)        0.124    22.146 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[18]_i_2/O
                         net (fo=2, routed)           0.583    22.729    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[18]_i_2_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    23.114 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.114    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[18]_i_1_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.427 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[22]_i_1/O[3]
                         net (fo=1, routed)           0.000    23.427    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_tmp[19]
    SLICE_X64Y71         FDCE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        1.529    22.708    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/s00_axi_aclk
    SLICE_X64Y71         FDCE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[22]/C
                         clock pessimism              0.115    22.823    
                         clock uncertainty           -0.302    22.521    
    SLICE_X64Y71         FDCE (Setup_fdce_C_D)        0.062    22.583    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[22]
  -------------------------------------------------------------------
                         required time                         22.583    
                         arrival time                         -23.427    
  -------------------------------------------------------------------
                         slack                                 -0.844    

Slack (VIOLATED) :        -0.770ns  (required time - arrival time)
  Source:                 test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.262ns  (logic 5.315ns (26.231%)  route 14.947ns (73.769%))
  Logic Levels:           21  (CARRY4=5 LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 22.708 - 20.000 ) 
    Source Clock Delay      (SCD):    3.091ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        1.797     3.091    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y38         FDRE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y38         FDRE (Prop_fdre_C_Q)         0.456     3.547 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=7, routed)           0.646     4.193    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/wave_out[23]_i_368[1]
    SLICE_X92Y38         LUT3 (Prop_lut3_I0_O)        0.124     4.317 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/g0_b0__0_i_7/O
                         net (fo=3, routed)           0.185     4.502    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/dds_fund/fcw_lut/accum[0]_i_5__6_0
    SLICE_X92Y38         LUT5 (Prop_lut5_I3_O)        0.124     4.626 f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/g0_b0_i_7/O
                         net (fo=30, routed)          0.902     5.528    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/slv_reg1_reg[6]
    SLICE_X91Y39         LUT2 (Prop_lut2_I1_O)        0.152     5.680 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/g0_b0__1_i_4/O
                         net (fo=40, routed)          1.282     6.962    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/slv_reg1_reg[5][3]
    SLICE_X86Y44         LUT6 (Prop_lut6_I5_O)        0.332     7.294 f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/g0_b12__1/O
                         net (fo=2, routed)           0.719     8.012    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen_n_957
    SLICE_X97Y44         LUT4 (Prop_lut4_I3_O)        0.124     8.136 f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/dds_fund/fcw_lut/accum[12]_i_5__6/O
                         net (fo=2, routed)           1.022     9.159    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/dds_fund/fcw_lut/accum[12]_i_5__6_n_0
    SLICE_X97Y44         LUT6 (Prop_lut6_I1_O)        0.124     9.283 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/wave_out[23]_i_291/O
                         net (fo=65, routed)          1.205    10.488    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/wave_out[23]_i_291_n_0
    SLICE_X91Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.612 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/wave_out[23]_i_341/O
                         net (fo=5, routed)           0.668    11.280    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_fund/nco/wave_out[23]_i_65
    SLICE_X98Y44         LUT2 (Prop_lut2_I1_O)        0.124    11.404 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_fund/nco/wave_out[23]_i_719/O
                         net (fo=101, routed)         1.815    13.219    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_fund/sine_lut/addr[9]
    SLICE_X88Y47         LUT6 (Prop_lut6_I2_O)        0.124    13.343 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_fund/sine_lut/wave_out[18]_i_1714/O
                         net (fo=1, routed)           0.955    14.298    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_fund/sine_lut/wave_out[18]_i_1714_n_0
    SLICE_X84Y46         LUT6 (Prop_lut6_I1_O)        0.124    14.422 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_fund/sine_lut/wave_out[18]_i_779/O
                         net (fo=1, routed)           0.000    14.422    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_fund/sine_lut/wave_out[18]_i_779_n_0
    SLICE_X84Y46         MUXF7 (Prop_muxf7_I0_O)      0.238    14.660 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_fund/sine_lut/wave_out_reg[18]_i_322/O
                         net (fo=2, routed)           0.850    15.510    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/fund[3]
    SLICE_X78Y46         LUT5 (Prop_lut5_I1_O)        0.298    15.808 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/wave_out[18]_i_130/O
                         net (fo=2, routed)           0.635    16.443    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/wave_out[18]_i_130_n_0
    SLICE_X81Y46         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    17.039 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/wave_out_reg[18]_i_65/O[3]
                         net (fo=2, routed)           0.954    17.993    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[23]_i_4_0[7]
    SLICE_X65Y42         LUT3 (Prop_lut3_I1_O)        0.306    18.299 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[18]_i_29/O
                         net (fo=2, routed)           0.881    19.180    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[18]_i_29_n_0
    SLICE_X65Y54         LUT4 (Prop_lut4_I3_O)        0.124    19.304 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[18]_i_33/O
                         net (fo=1, routed)           0.000    19.304    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[18]_i_33_n_0
    SLICE_X65Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.836 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.836    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[18]_i_14_n_0
    SLICE_X65Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.075 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[22]_i_15/O[2]
                         net (fo=3, routed)           1.073    21.148    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[22]_i_15_n_5
    SLICE_X63Y71         LUT3 (Prop_lut3_I2_O)        0.302    21.450 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[18]_i_10/O
                         net (fo=2, routed)           0.572    22.022    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[18]_i_10_n_0
    SLICE_X65Y70         LUT5 (Prop_lut5_I1_O)        0.124    22.146 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[18]_i_2/O
                         net (fo=2, routed)           0.583    22.729    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[18]_i_2_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    23.114 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.114    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[18]_i_1_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.353 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[22]_i_1/O[2]
                         net (fo=1, routed)           0.000    23.353    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_tmp[18]
    SLICE_X64Y71         FDCE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        1.529    22.708    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/s00_axi_aclk
    SLICE_X64Y71         FDCE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[21]/C
                         clock pessimism              0.115    22.823    
                         clock uncertainty           -0.302    22.521    
    SLICE_X64Y71         FDCE (Setup_fdce_C_D)        0.062    22.583    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[21]
  -------------------------------------------------------------------
                         required time                         22.583    
                         arrival time                         -23.353    
  -------------------------------------------------------------------
                         slack                                 -0.770    

Slack (VIOLATED) :        -0.754ns  (required time - arrival time)
  Source:                 test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.246ns  (logic 5.299ns (26.173%)  route 14.947ns (73.827%))
  Logic Levels:           21  (CARRY4=5 LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 22.708 - 20.000 ) 
    Source Clock Delay      (SCD):    3.091ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        1.797     3.091    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y38         FDRE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y38         FDRE (Prop_fdre_C_Q)         0.456     3.547 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=7, routed)           0.646     4.193    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/wave_out[23]_i_368[1]
    SLICE_X92Y38         LUT3 (Prop_lut3_I0_O)        0.124     4.317 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/g0_b0__0_i_7/O
                         net (fo=3, routed)           0.185     4.502    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/dds_fund/fcw_lut/accum[0]_i_5__6_0
    SLICE_X92Y38         LUT5 (Prop_lut5_I3_O)        0.124     4.626 f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/g0_b0_i_7/O
                         net (fo=30, routed)          0.902     5.528    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/slv_reg1_reg[6]
    SLICE_X91Y39         LUT2 (Prop_lut2_I1_O)        0.152     5.680 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/g0_b0__1_i_4/O
                         net (fo=40, routed)          1.282     6.962    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/slv_reg1_reg[5][3]
    SLICE_X86Y44         LUT6 (Prop_lut6_I5_O)        0.332     7.294 f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/g0_b12__1/O
                         net (fo=2, routed)           0.719     8.012    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen_n_957
    SLICE_X97Y44         LUT4 (Prop_lut4_I3_O)        0.124     8.136 f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/dds_fund/fcw_lut/accum[12]_i_5__6/O
                         net (fo=2, routed)           1.022     9.159    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/dds_fund/fcw_lut/accum[12]_i_5__6_n_0
    SLICE_X97Y44         LUT6 (Prop_lut6_I1_O)        0.124     9.283 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/wave_out[23]_i_291/O
                         net (fo=65, routed)          1.205    10.488    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/wave_out[23]_i_291_n_0
    SLICE_X91Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.612 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/wave_out[23]_i_341/O
                         net (fo=5, routed)           0.668    11.280    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_fund/nco/wave_out[23]_i_65
    SLICE_X98Y44         LUT2 (Prop_lut2_I1_O)        0.124    11.404 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_fund/nco/wave_out[23]_i_719/O
                         net (fo=101, routed)         1.815    13.219    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_fund/sine_lut/addr[9]
    SLICE_X88Y47         LUT6 (Prop_lut6_I2_O)        0.124    13.343 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_fund/sine_lut/wave_out[18]_i_1714/O
                         net (fo=1, routed)           0.955    14.298    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_fund/sine_lut/wave_out[18]_i_1714_n_0
    SLICE_X84Y46         LUT6 (Prop_lut6_I1_O)        0.124    14.422 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_fund/sine_lut/wave_out[18]_i_779/O
                         net (fo=1, routed)           0.000    14.422    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_fund/sine_lut/wave_out[18]_i_779_n_0
    SLICE_X84Y46         MUXF7 (Prop_muxf7_I0_O)      0.238    14.660 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_fund/sine_lut/wave_out_reg[18]_i_322/O
                         net (fo=2, routed)           0.850    15.510    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/fund[3]
    SLICE_X78Y46         LUT5 (Prop_lut5_I1_O)        0.298    15.808 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/wave_out[18]_i_130/O
                         net (fo=2, routed)           0.635    16.443    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/wave_out[18]_i_130_n_0
    SLICE_X81Y46         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    17.039 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/tone_gen/wave_out_reg[18]_i_65/O[3]
                         net (fo=2, routed)           0.954    17.993    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[23]_i_4_0[7]
    SLICE_X65Y42         LUT3 (Prop_lut3_I1_O)        0.306    18.299 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[18]_i_29/O
                         net (fo=2, routed)           0.881    19.180    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[18]_i_29_n_0
    SLICE_X65Y54         LUT4 (Prop_lut4_I3_O)        0.124    19.304 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[18]_i_33/O
                         net (fo=1, routed)           0.000    19.304    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[18]_i_33_n_0
    SLICE_X65Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.836 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.836    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[18]_i_14_n_0
    SLICE_X65Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.075 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[22]_i_15/O[2]
                         net (fo=3, routed)           1.073    21.148    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[22]_i_15_n_5
    SLICE_X63Y71         LUT3 (Prop_lut3_I2_O)        0.302    21.450 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[18]_i_10/O
                         net (fo=2, routed)           0.572    22.022    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[18]_i_10_n_0
    SLICE_X65Y70         LUT5 (Prop_lut5_I1_O)        0.124    22.146 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[18]_i_2/O
                         net (fo=2, routed)           0.583    22.729    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[18]_i_2_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    23.114 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.114    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[18]_i_1_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    23.337 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[22]_i_1/O[0]
                         net (fo=1, routed)           0.000    23.337    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_tmp[16]
    SLICE_X64Y71         FDCE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        1.529    22.708    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/s00_axi_aclk
    SLICE_X64Y71         FDCE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[19]/C
                         clock pessimism              0.115    22.823    
                         clock uncertainty           -0.302    22.521    
    SLICE_X64Y71         FDCE (Setup_fdce_C_D)        0.062    22.583    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[19]
  -------------------------------------------------------------------
                         required time                         22.583    
                         arrival time                         -23.337    
  -------------------------------------------------------------------
                         slack                                 -0.754    

Slack (VIOLATED) :        -0.626ns  (required time - arrival time)
  Source:                 test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/slv_reg1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.103ns  (logic 5.738ns (28.542%)  route 14.365ns (71.458%))
  Logic Levels:           24  (CARRY4=6 LUT2=1 LUT3=3 LUT4=3 LUT5=2 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 22.709 - 20.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        1.826     3.120    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y113        FDRE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/slv_reg1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_fdre_C_Q)         0.456     3.576 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/slv_reg1_reg[30]/Q
                         net (fo=20, routed)          0.840     4.416    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/dds_fund/fcw_lut/accum[0]_i_5__3[4]
    SLICE_X52Y113        LUT5 (Prop_lut5_I0_O)        0.124     4.540 f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/g0_b0_i_7/O
                         net (fo=30, routed)          0.713     5.253    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/slv_reg1_reg[30]_0
    SLICE_X53Y113        LUT2 (Prop_lut2_I1_O)        0.124     5.377 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/g0_b0_i_2/O
                         net (fo=80, routed)          1.491     6.868    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/fcw_fund[1]
    SLICE_X56Y113        LUT6 (Prop_lut6_I1_O)        0.124     6.992 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/g0_b1__1/O
                         net (fo=2, routed)           0.617     7.609    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen_n_577
    SLICE_X56Y113        LUT4 (Prop_lut4_I3_O)        0.124     7.733 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/dds_fund/fcw_lut/accum[0]_i_4__3/O
                         net (fo=2, routed)           0.650     8.383    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/dds_fund/fcw_lut/accum[0]_i_4__3_n_0
    SLICE_X56Y115        LUT6 (Prop_lut6_I5_O)        0.124     8.507 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/wave_out[23]_i_158/O
                         net (fo=65, routed)          1.607    10.114    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/wave_out[22]_i_4334
    SLICE_X51Y117        LUT6 (Prop_lut6_I1_O)        0.124    10.238 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/wave_out[14]_i_7729/O
                         net (fo=64, routed)          1.212    11.450    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out_reg[14]_i_4592_1
    SLICE_X51Y119        LUT6 (Prop_lut6_I1_O)        0.124    11.574 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out[14]_i_6872/O
                         net (fo=1, routed)           0.000    11.574    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out[14]_i_6872_n_0
    SLICE_X51Y119        MUXF7 (Prop_muxf7_I0_O)      0.212    11.786 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out_reg[14]_i_4578/O
                         net (fo=1, routed)           0.810    12.595    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out_reg[14]_i_4578_n_0
    SLICE_X51Y120        LUT6 (Prop_lut6_I1_O)        0.299    12.894 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out[14]_i_2573/O
                         net (fo=1, routed)           0.939    13.834    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out[14]_i_2573_n_0
    SLICE_X55Y118        LUT6 (Prop_lut6_I3_O)        0.124    13.958 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out[14]_i_1097/O
                         net (fo=1, routed)           0.000    13.958    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out[14]_i_1097_n_0
    SLICE_X55Y118        MUXF7 (Prop_muxf7_I0_O)      0.212    14.170 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out_reg[14]_i_399/O
                         net (fo=3, routed)           1.106    15.276    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/fund[1]
    SLICE_X57Y99         LUT3 (Prop_lut3_I1_O)        0.299    15.575 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/wave_out[14]_i_153/O
                         net (fo=2, routed)           0.668    16.243    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/wave_out[14]_i_153_n_0
    SLICE_X58Y99         LUT4 (Prop_lut4_I3_O)        0.124    16.367 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/wave_out[14]_i_157/O
                         net (fo=1, routed)           0.000    16.367    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/wave_out[14]_i_157_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.743 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/wave_out_reg[14]_i_69/CO[3]
                         net (fo=1, routed)           0.001    16.744    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/wave_out_reg[14]_i_69_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.067 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/wave_out_reg[18]_i_68/O[1]
                         net (fo=2, routed)           1.279    18.346    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[23]_i_3_1[5]
    SLICE_X62Y83         LUT3 (Prop_lut3_I1_O)        0.306    18.652 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_35/O
                         net (fo=2, routed)           0.592    19.244    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_35_n_0
    SLICE_X63Y82         LUT4 (Prop_lut4_I3_O)        0.124    19.368 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_39/O
                         net (fo=1, routed)           0.000    19.368    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_39_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.766 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.766    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[14]_i_15_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.100 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[18]_i_15/O[1]
                         net (fo=3, routed)           0.880    20.980    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[18]_i_15_n_6
    SLICE_X62Y70         LUT3 (Prop_lut3_I1_O)        0.303    21.283 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_11/O
                         net (fo=2, routed)           0.302    21.585    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_11_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I1_O)        0.124    21.709 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_3/O
                         net (fo=2, routed)           0.658    22.367    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_3_n_0
    SLICE_X64Y69         LUT6 (Prop_lut6_I0_O)        0.124    22.491 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_7/O
                         net (fo=1, routed)           0.000    22.491    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_7_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.889 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.889    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[14]_i_1_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.223 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000    23.223    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_tmp[13]
    SLICE_X64Y70         FDCE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        1.530    22.709    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/s00_axi_aclk
    SLICE_X64Y70         FDCE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[16]/C
                         clock pessimism              0.129    22.838    
                         clock uncertainty           -0.302    22.536    
    SLICE_X64Y70         FDCE (Setup_fdce_C_D)        0.062    22.598    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[16]
  -------------------------------------------------------------------
                         required time                         22.598    
                         arrival time                         -23.223    
  -------------------------------------------------------------------
                         slack                                 -0.626    

Slack (VIOLATED) :        -0.605ns  (required time - arrival time)
  Source:                 test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/slv_reg1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.082ns  (logic 5.717ns (28.468%)  route 14.365ns (71.532%))
  Logic Levels:           24  (CARRY4=6 LUT2=1 LUT3=3 LUT4=3 LUT5=2 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 22.709 - 20.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        1.826     3.120    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y113        FDRE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/slv_reg1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_fdre_C_Q)         0.456     3.576 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/slv_reg1_reg[30]/Q
                         net (fo=20, routed)          0.840     4.416    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/dds_fund/fcw_lut/accum[0]_i_5__3[4]
    SLICE_X52Y113        LUT5 (Prop_lut5_I0_O)        0.124     4.540 f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/g0_b0_i_7/O
                         net (fo=30, routed)          0.713     5.253    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/slv_reg1_reg[30]_0
    SLICE_X53Y113        LUT2 (Prop_lut2_I1_O)        0.124     5.377 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/g0_b0_i_2/O
                         net (fo=80, routed)          1.491     6.868    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/fcw_fund[1]
    SLICE_X56Y113        LUT6 (Prop_lut6_I1_O)        0.124     6.992 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/g0_b1__1/O
                         net (fo=2, routed)           0.617     7.609    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen_n_577
    SLICE_X56Y113        LUT4 (Prop_lut4_I3_O)        0.124     7.733 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/dds_fund/fcw_lut/accum[0]_i_4__3/O
                         net (fo=2, routed)           0.650     8.383    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/dds_fund/fcw_lut/accum[0]_i_4__3_n_0
    SLICE_X56Y115        LUT6 (Prop_lut6_I5_O)        0.124     8.507 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/wave_out[23]_i_158/O
                         net (fo=65, routed)          1.607    10.114    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/wave_out[22]_i_4334
    SLICE_X51Y117        LUT6 (Prop_lut6_I1_O)        0.124    10.238 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/wave_out[14]_i_7729/O
                         net (fo=64, routed)          1.212    11.450    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out_reg[14]_i_4592_1
    SLICE_X51Y119        LUT6 (Prop_lut6_I1_O)        0.124    11.574 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out[14]_i_6872/O
                         net (fo=1, routed)           0.000    11.574    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out[14]_i_6872_n_0
    SLICE_X51Y119        MUXF7 (Prop_muxf7_I0_O)      0.212    11.786 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out_reg[14]_i_4578/O
                         net (fo=1, routed)           0.810    12.595    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out_reg[14]_i_4578_n_0
    SLICE_X51Y120        LUT6 (Prop_lut6_I1_O)        0.299    12.894 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out[14]_i_2573/O
                         net (fo=1, routed)           0.939    13.834    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out[14]_i_2573_n_0
    SLICE_X55Y118        LUT6 (Prop_lut6_I3_O)        0.124    13.958 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out[14]_i_1097/O
                         net (fo=1, routed)           0.000    13.958    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out[14]_i_1097_n_0
    SLICE_X55Y118        MUXF7 (Prop_muxf7_I0_O)      0.212    14.170 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out_reg[14]_i_399/O
                         net (fo=3, routed)           1.106    15.276    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/fund[1]
    SLICE_X57Y99         LUT3 (Prop_lut3_I1_O)        0.299    15.575 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/wave_out[14]_i_153/O
                         net (fo=2, routed)           0.668    16.243    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/wave_out[14]_i_153_n_0
    SLICE_X58Y99         LUT4 (Prop_lut4_I3_O)        0.124    16.367 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/wave_out[14]_i_157/O
                         net (fo=1, routed)           0.000    16.367    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/wave_out[14]_i_157_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.743 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/wave_out_reg[14]_i_69/CO[3]
                         net (fo=1, routed)           0.001    16.744    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/wave_out_reg[14]_i_69_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.067 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/wave_out_reg[18]_i_68/O[1]
                         net (fo=2, routed)           1.279    18.346    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[23]_i_3_1[5]
    SLICE_X62Y83         LUT3 (Prop_lut3_I1_O)        0.306    18.652 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_35/O
                         net (fo=2, routed)           0.592    19.244    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_35_n_0
    SLICE_X63Y82         LUT4 (Prop_lut4_I3_O)        0.124    19.368 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_39/O
                         net (fo=1, routed)           0.000    19.368    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_39_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.766 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.766    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[14]_i_15_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.100 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[18]_i_15/O[1]
                         net (fo=3, routed)           0.880    20.980    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[18]_i_15_n_6
    SLICE_X62Y70         LUT3 (Prop_lut3_I1_O)        0.303    21.283 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_11/O
                         net (fo=2, routed)           0.302    21.585    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_11_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I1_O)        0.124    21.709 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_3/O
                         net (fo=2, routed)           0.658    22.367    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_3_n_0
    SLICE_X64Y69         LUT6 (Prop_lut6_I0_O)        0.124    22.491 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_7/O
                         net (fo=1, routed)           0.000    22.491    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_7_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.889 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.889    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[14]_i_1_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.202 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[18]_i_1/O[3]
                         net (fo=1, routed)           0.000    23.202    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_tmp[15]
    SLICE_X64Y70         FDCE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        1.530    22.709    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/s00_axi_aclk
    SLICE_X64Y70         FDCE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[18]/C
                         clock pessimism              0.129    22.838    
                         clock uncertainty           -0.302    22.536    
    SLICE_X64Y70         FDCE (Setup_fdce_C_D)        0.062    22.598    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[18]
  -------------------------------------------------------------------
                         required time                         22.598    
                         arrival time                         -23.202    
  -------------------------------------------------------------------
                         slack                                 -0.605    

Slack (VIOLATED) :        -0.531ns  (required time - arrival time)
  Source:                 test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/slv_reg1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.008ns  (logic 5.643ns (28.203%)  route 14.365ns (71.797%))
  Logic Levels:           24  (CARRY4=6 LUT2=1 LUT3=3 LUT4=3 LUT5=2 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 22.709 - 20.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        1.826     3.120    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y113        FDRE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/slv_reg1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_fdre_C_Q)         0.456     3.576 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/slv_reg1_reg[30]/Q
                         net (fo=20, routed)          0.840     4.416    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/dds_fund/fcw_lut/accum[0]_i_5__3[4]
    SLICE_X52Y113        LUT5 (Prop_lut5_I0_O)        0.124     4.540 f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/g0_b0_i_7/O
                         net (fo=30, routed)          0.713     5.253    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/slv_reg1_reg[30]_0
    SLICE_X53Y113        LUT2 (Prop_lut2_I1_O)        0.124     5.377 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/g0_b0_i_2/O
                         net (fo=80, routed)          1.491     6.868    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/fcw_fund[1]
    SLICE_X56Y113        LUT6 (Prop_lut6_I1_O)        0.124     6.992 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/g0_b1__1/O
                         net (fo=2, routed)           0.617     7.609    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen_n_577
    SLICE_X56Y113        LUT4 (Prop_lut4_I3_O)        0.124     7.733 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/dds_fund/fcw_lut/accum[0]_i_4__3/O
                         net (fo=2, routed)           0.650     8.383    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/dds_fund/fcw_lut/accum[0]_i_4__3_n_0
    SLICE_X56Y115        LUT6 (Prop_lut6_I5_O)        0.124     8.507 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/wave_out[23]_i_158/O
                         net (fo=65, routed)          1.607    10.114    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/wave_out[22]_i_4334
    SLICE_X51Y117        LUT6 (Prop_lut6_I1_O)        0.124    10.238 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/wave_out[14]_i_7729/O
                         net (fo=64, routed)          1.212    11.450    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out_reg[14]_i_4592_1
    SLICE_X51Y119        LUT6 (Prop_lut6_I1_O)        0.124    11.574 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out[14]_i_6872/O
                         net (fo=1, routed)           0.000    11.574    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out[14]_i_6872_n_0
    SLICE_X51Y119        MUXF7 (Prop_muxf7_I0_O)      0.212    11.786 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out_reg[14]_i_4578/O
                         net (fo=1, routed)           0.810    12.595    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out_reg[14]_i_4578_n_0
    SLICE_X51Y120        LUT6 (Prop_lut6_I1_O)        0.299    12.894 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out[14]_i_2573/O
                         net (fo=1, routed)           0.939    13.834    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out[14]_i_2573_n_0
    SLICE_X55Y118        LUT6 (Prop_lut6_I3_O)        0.124    13.958 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out[14]_i_1097/O
                         net (fo=1, routed)           0.000    13.958    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out[14]_i_1097_n_0
    SLICE_X55Y118        MUXF7 (Prop_muxf7_I0_O)      0.212    14.170 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out_reg[14]_i_399/O
                         net (fo=3, routed)           1.106    15.276    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/fund[1]
    SLICE_X57Y99         LUT3 (Prop_lut3_I1_O)        0.299    15.575 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/wave_out[14]_i_153/O
                         net (fo=2, routed)           0.668    16.243    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/wave_out[14]_i_153_n_0
    SLICE_X58Y99         LUT4 (Prop_lut4_I3_O)        0.124    16.367 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/wave_out[14]_i_157/O
                         net (fo=1, routed)           0.000    16.367    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/wave_out[14]_i_157_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.743 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/wave_out_reg[14]_i_69/CO[3]
                         net (fo=1, routed)           0.001    16.744    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/wave_out_reg[14]_i_69_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.067 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/wave_out_reg[18]_i_68/O[1]
                         net (fo=2, routed)           1.279    18.346    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[23]_i_3_1[5]
    SLICE_X62Y83         LUT3 (Prop_lut3_I1_O)        0.306    18.652 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_35/O
                         net (fo=2, routed)           0.592    19.244    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_35_n_0
    SLICE_X63Y82         LUT4 (Prop_lut4_I3_O)        0.124    19.368 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_39/O
                         net (fo=1, routed)           0.000    19.368    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_39_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.766 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.766    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[14]_i_15_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.100 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[18]_i_15/O[1]
                         net (fo=3, routed)           0.880    20.980    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[18]_i_15_n_6
    SLICE_X62Y70         LUT3 (Prop_lut3_I1_O)        0.303    21.283 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_11/O
                         net (fo=2, routed)           0.302    21.585    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_11_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I1_O)        0.124    21.709 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_3/O
                         net (fo=2, routed)           0.658    22.367    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_3_n_0
    SLICE_X64Y69         LUT6 (Prop_lut6_I0_O)        0.124    22.491 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_7/O
                         net (fo=1, routed)           0.000    22.491    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_7_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.889 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.889    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[14]_i_1_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.128 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[18]_i_1/O[2]
                         net (fo=1, routed)           0.000    23.128    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_tmp[14]
    SLICE_X64Y70         FDCE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        1.530    22.709    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/s00_axi_aclk
    SLICE_X64Y70         FDCE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[17]/C
                         clock pessimism              0.129    22.838    
                         clock uncertainty           -0.302    22.536    
    SLICE_X64Y70         FDCE (Setup_fdce_C_D)        0.062    22.598    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[17]
  -------------------------------------------------------------------
                         required time                         22.598    
                         arrival time                         -23.128    
  -------------------------------------------------------------------
                         slack                                 -0.531    

Slack (VIOLATED) :        -0.515ns  (required time - arrival time)
  Source:                 test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/slv_reg1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.992ns  (logic 5.627ns (28.146%)  route 14.365ns (71.854%))
  Logic Levels:           24  (CARRY4=6 LUT2=1 LUT3=3 LUT4=3 LUT5=2 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 22.709 - 20.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        1.826     3.120    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y113        FDRE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/slv_reg1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_fdre_C_Q)         0.456     3.576 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/slv_reg1_reg[30]/Q
                         net (fo=20, routed)          0.840     4.416    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/dds_fund/fcw_lut/accum[0]_i_5__3[4]
    SLICE_X52Y113        LUT5 (Prop_lut5_I0_O)        0.124     4.540 f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/g0_b0_i_7/O
                         net (fo=30, routed)          0.713     5.253    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/slv_reg1_reg[30]_0
    SLICE_X53Y113        LUT2 (Prop_lut2_I1_O)        0.124     5.377 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/g0_b0_i_2/O
                         net (fo=80, routed)          1.491     6.868    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/fcw_fund[1]
    SLICE_X56Y113        LUT6 (Prop_lut6_I1_O)        0.124     6.992 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/g0_b1__1/O
                         net (fo=2, routed)           0.617     7.609    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen_n_577
    SLICE_X56Y113        LUT4 (Prop_lut4_I3_O)        0.124     7.733 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/dds_fund/fcw_lut/accum[0]_i_4__3/O
                         net (fo=2, routed)           0.650     8.383    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/dds_fund/fcw_lut/accum[0]_i_4__3_n_0
    SLICE_X56Y115        LUT6 (Prop_lut6_I5_O)        0.124     8.507 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/wave_out[23]_i_158/O
                         net (fo=65, routed)          1.607    10.114    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/wave_out[22]_i_4334
    SLICE_X51Y117        LUT6 (Prop_lut6_I1_O)        0.124    10.238 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/wave_out[14]_i_7729/O
                         net (fo=64, routed)          1.212    11.450    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out_reg[14]_i_4592_1
    SLICE_X51Y119        LUT6 (Prop_lut6_I1_O)        0.124    11.574 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out[14]_i_6872/O
                         net (fo=1, routed)           0.000    11.574    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out[14]_i_6872_n_0
    SLICE_X51Y119        MUXF7 (Prop_muxf7_I0_O)      0.212    11.786 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out_reg[14]_i_4578/O
                         net (fo=1, routed)           0.810    12.595    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out_reg[14]_i_4578_n_0
    SLICE_X51Y120        LUT6 (Prop_lut6_I1_O)        0.299    12.894 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out[14]_i_2573/O
                         net (fo=1, routed)           0.939    13.834    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out[14]_i_2573_n_0
    SLICE_X55Y118        LUT6 (Prop_lut6_I3_O)        0.124    13.958 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out[14]_i_1097/O
                         net (fo=1, routed)           0.000    13.958    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out[14]_i_1097_n_0
    SLICE_X55Y118        MUXF7 (Prop_muxf7_I0_O)      0.212    14.170 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out_reg[14]_i_399/O
                         net (fo=3, routed)           1.106    15.276    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/fund[1]
    SLICE_X57Y99         LUT3 (Prop_lut3_I1_O)        0.299    15.575 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/wave_out[14]_i_153/O
                         net (fo=2, routed)           0.668    16.243    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/wave_out[14]_i_153_n_0
    SLICE_X58Y99         LUT4 (Prop_lut4_I3_O)        0.124    16.367 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/wave_out[14]_i_157/O
                         net (fo=1, routed)           0.000    16.367    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/wave_out[14]_i_157_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.743 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/wave_out_reg[14]_i_69/CO[3]
                         net (fo=1, routed)           0.001    16.744    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/wave_out_reg[14]_i_69_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.067 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/wave_out_reg[18]_i_68/O[1]
                         net (fo=2, routed)           1.279    18.346    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[23]_i_3_1[5]
    SLICE_X62Y83         LUT3 (Prop_lut3_I1_O)        0.306    18.652 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_35/O
                         net (fo=2, routed)           0.592    19.244    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_35_n_0
    SLICE_X63Y82         LUT4 (Prop_lut4_I3_O)        0.124    19.368 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_39/O
                         net (fo=1, routed)           0.000    19.368    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_39_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.766 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.766    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[14]_i_15_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.100 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[18]_i_15/O[1]
                         net (fo=3, routed)           0.880    20.980    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[18]_i_15_n_6
    SLICE_X62Y70         LUT3 (Prop_lut3_I1_O)        0.303    21.283 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_11/O
                         net (fo=2, routed)           0.302    21.585    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_11_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I1_O)        0.124    21.709 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_3/O
                         net (fo=2, routed)           0.658    22.367    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_3_n_0
    SLICE_X64Y69         LUT6 (Prop_lut6_I0_O)        0.124    22.491 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_7/O
                         net (fo=1, routed)           0.000    22.491    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_7_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.889 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.889    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[14]_i_1_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    23.112 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.000    23.112    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_tmp[12]
    SLICE_X64Y70         FDCE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        1.530    22.709    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/s00_axi_aclk
    SLICE_X64Y70         FDCE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[15]/C
                         clock pessimism              0.129    22.838    
                         clock uncertainty           -0.302    22.536    
    SLICE_X64Y70         FDCE (Setup_fdce_C_D)        0.062    22.598    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[15]
  -------------------------------------------------------------------
                         required time                         22.598    
                         arrival time                         -23.112    
  -------------------------------------------------------------------
                         slack                                 -0.515    

Slack (VIOLATED) :        -0.270ns  (required time - arrival time)
  Source:                 test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/slv_reg1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.748ns  (logic 5.530ns (28.003%)  route 14.218ns (71.996%))
  Logic Levels:           23  (CARRY4=5 LUT2=1 LUT3=3 LUT4=3 LUT5=2 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 22.709 - 20.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        1.826     3.120    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y113        FDRE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/slv_reg1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_fdre_C_Q)         0.456     3.576 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/slv_reg1_reg[30]/Q
                         net (fo=20, routed)          0.840     4.416    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/dds_fund/fcw_lut/accum[0]_i_5__3[4]
    SLICE_X52Y113        LUT5 (Prop_lut5_I0_O)        0.124     4.540 f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/g0_b0_i_7/O
                         net (fo=30, routed)          0.713     5.253    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/slv_reg1_reg[30]_0
    SLICE_X53Y113        LUT2 (Prop_lut2_I1_O)        0.124     5.377 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/g0_b0_i_2/O
                         net (fo=80, routed)          1.491     6.868    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/fcw_fund[1]
    SLICE_X56Y113        LUT6 (Prop_lut6_I1_O)        0.124     6.992 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/g0_b1__1/O
                         net (fo=2, routed)           0.617     7.609    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen_n_577
    SLICE_X56Y113        LUT4 (Prop_lut4_I3_O)        0.124     7.733 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/dds_fund/fcw_lut/accum[0]_i_4__3/O
                         net (fo=2, routed)           0.650     8.383    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/dds_fund/fcw_lut/accum[0]_i_4__3_n_0
    SLICE_X56Y115        LUT6 (Prop_lut6_I5_O)        0.124     8.507 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/wave_out[23]_i_158/O
                         net (fo=65, routed)          1.607    10.114    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/wave_out[22]_i_4334
    SLICE_X51Y117        LUT6 (Prop_lut6_I1_O)        0.124    10.238 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/wave_out[14]_i_7729/O
                         net (fo=64, routed)          1.212    11.450    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out_reg[14]_i_4592_1
    SLICE_X51Y119        LUT6 (Prop_lut6_I1_O)        0.124    11.574 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out[14]_i_6872/O
                         net (fo=1, routed)           0.000    11.574    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out[14]_i_6872_n_0
    SLICE_X51Y119        MUXF7 (Prop_muxf7_I0_O)      0.212    11.786 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out_reg[14]_i_4578/O
                         net (fo=1, routed)           0.810    12.595    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out_reg[14]_i_4578_n_0
    SLICE_X51Y120        LUT6 (Prop_lut6_I1_O)        0.299    12.894 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out[14]_i_2573/O
                         net (fo=1, routed)           0.939    13.834    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out[14]_i_2573_n_0
    SLICE_X55Y118        LUT6 (Prop_lut6_I3_O)        0.124    13.958 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out[14]_i_1097/O
                         net (fo=1, routed)           0.000    13.958    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out[14]_i_1097_n_0
    SLICE_X55Y118        MUXF7 (Prop_muxf7_I0_O)      0.212    14.170 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/sine_lut/wave_out_reg[14]_i_399/O
                         net (fo=3, routed)           1.106    15.276    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/fund[1]
    SLICE_X57Y99         LUT3 (Prop_lut3_I1_O)        0.299    15.575 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/wave_out[14]_i_153/O
                         net (fo=2, routed)           0.668    16.243    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/wave_out[14]_i_153_n_0
    SLICE_X58Y99         LUT4 (Prop_lut4_I3_O)        0.124    16.367 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/wave_out[14]_i_157/O
                         net (fo=1, routed)           0.000    16.367    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/wave_out[14]_i_157_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.743 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/wave_out_reg[14]_i_69/CO[3]
                         net (fo=1, routed)           0.001    16.744    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/wave_out_reg[14]_i_69_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.067 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/tone_gen/wave_out_reg[18]_i_68/O[1]
                         net (fo=2, routed)           1.279    18.346    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[23]_i_3_1[5]
    SLICE_X62Y83         LUT3 (Prop_lut3_I1_O)        0.306    18.652 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_35/O
                         net (fo=2, routed)           0.592    19.244    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_35_n_0
    SLICE_X63Y82         LUT4 (Prop_lut4_I3_O)        0.124    19.368 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_39/O
                         net (fo=1, routed)           0.000    19.368    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_39_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.766 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.766    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[14]_i_15_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.988 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[18]_i_15/O[0]
                         net (fo=3, routed)           1.017    21.005    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[18]_i_15_n_7
    SLICE_X65Y69         LUT3 (Prop_lut3_I1_O)        0.299    21.304 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_12/O
                         net (fo=2, routed)           0.167    21.471    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_12_n_0
    SLICE_X65Y69         LUT5 (Prop_lut5_I1_O)        0.124    21.595 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_4/O
                         net (fo=2, routed)           0.509    22.104    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_4_n_0
    SLICE_X64Y69         LUT6 (Prop_lut6_I0_O)        0.124    22.228 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_8/O
                         net (fo=1, routed)           0.000    22.228    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out[14]_i_8_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    22.868 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[14]_i_1/O[3]
                         net (fo=1, routed)           0.000    22.868    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_tmp[11]
    SLICE_X64Y69         FDCE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        1.530    22.709    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/s00_axi_aclk
    SLICE_X64Y69         FDCE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[14]/C
                         clock pessimism              0.129    22.838    
                         clock uncertainty           -0.302    22.536    
    SLICE_X64Y69         FDCE (Setup_fdce_C_D)        0.062    22.598    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/wave_out_reg[14]
  -------------------------------------------------------------------
                         required time                         22.598    
                         arrival time                         -22.868    
  -------------------------------------------------------------------
                         slack                                 -0.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.077%)  route 0.151ns (41.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        0.656     0.992    test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]/Q
                         net (fo=1, routed)           0.151     1.307    test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[56]
    SLICE_X26Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.352 r  test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[56]_i_1/O
                         net (fo=1, routed)           0.000     1.352    test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[56]
    SLICE_X26Y99         FDRE                                         r  test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        0.844     1.210    test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.121     1.296    test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        0.659     0.995    test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.056     1.192    test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X30Y100        SRL16E                                       r  test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        0.931     1.297    test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y100        SRL16E                                       r  test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.289     1.008    
    SLICE_X30Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.125    test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 test_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/FSM_onehot_iis_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.394%)  route 0.232ns (52.606%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        0.539     0.875    test_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/S_AXI_ACLK
    SLICE_X50Y75         FDRE                                         r  test_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/FSM_onehot_iis_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDRE (Prop_fdre_C_Q)         0.164     1.039 r  test_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/FSM_onehot_iis_state_reg[2]/Q
                         net (fo=52, routed)          0.232     1.271    test_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/FSM_onehot_iis_state_reg[2]_0[1]
    SLICE_X49Y75         LUT5 (Prop_lut5_I3_O)        0.045     1.316 r  test_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.316    test_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg[7]_i_1_n_0
    SLICE_X49Y75         FDRE                                         r  test_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        0.808     1.174    test_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/S_AXI_ACLK
    SLICE_X49Y75         FDRE                                         r  test_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg_reg[7]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X49Y75         FDRE (Hold_fdre_C_D)         0.092     1.231    test_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 test_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/FSM_onehot_iis_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.287%)  route 0.233ns (52.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        0.539     0.875    test_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/S_AXI_ACLK
    SLICE_X50Y75         FDRE                                         r  test_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/FSM_onehot_iis_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDRE (Prop_fdre_C_Q)         0.164     1.039 r  test_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/FSM_onehot_iis_state_reg[2]/Q
                         net (fo=52, routed)          0.233     1.272    test_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/FSM_onehot_iis_state_reg[2]_0[1]
    SLICE_X49Y75         LUT5 (Prop_lut5_I3_O)        0.045     1.317 r  test_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.317    test_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg[8]_i_1_n_0
    SLICE_X49Y75         FDRE                                         r  test_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        0.808     1.174    test_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/S_AXI_ACLK
    SLICE_X49Y75         FDRE                                         r  test_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg_reg[8]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X49Y75         FDRE (Hold_fdre_C_D)         0.092     1.231    test_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.654%)  route 0.155ns (52.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        0.576     0.912    test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y93         FDRE                                         r  test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.155     1.207    test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X30Y93         SRLC32E                                      r  test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        0.844     1.210    test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y93         SRLC32E                                      r  test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/slv_reg1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        0.546     0.882    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y72         FDRE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/slv_reg1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/slv_reg1_reg[15]/Q
                         net (fo=1, routed)           0.054     1.077    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/axi_rdata_reg[23][12]
    SLICE_X46Y72         LUT6 (Prop_lut6_I1_O)        0.045     1.122 r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/wav_blend/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     1.122    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X46Y72         FDRE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        0.811     1.177    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y72         FDRE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism             -0.282     0.895    
    SLICE_X46Y72         FDRE (Hold_fdre_C_D)         0.121     1.016    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 test_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/DataRx_L_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        0.543     0.879    test_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X43Y74         FDRE                                         r  test_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/DataRx_L_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  test_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/DataRx_L_reg[5]/Q
                         net (fo=1, routed)           0.054     1.074    test_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i_reg[23]_0[5]
    SLICE_X42Y74         LUT5 (Prop_lut5_I0_O)        0.045     1.119 r  test_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[5]_i_1/O
                         net (fo=1, routed)           0.000     1.119    test_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[5]
    SLICE_X42Y74         FDRE                                         r  test_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        0.808     1.174    test_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X42Y74         FDRE                                         r  test_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
                         clock pessimism             -0.282     0.892    
    SLICE_X42Y74         FDRE (Hold_fdre_C_D)         0.121     1.013    test_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        0.548     0.884    test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y80         FDRE                                         r  test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/Q
                         net (fo=1, routed)           0.099     1.124    test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X36Y81         SRLC32E                                      r  test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        0.815     1.181    test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y81         SRLC32E                                      r  test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism             -0.282     0.899    
    SLICE_X36Y81         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.016    test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.148ns (58.626%)  route 0.104ns (41.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        0.549     0.885    test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X38Y81         FDRE                                         r  test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.148     1.033 r  test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.104     1.137    test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[25]
    SLICE_X36Y81         SRLC32E                                      r  test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        0.815     1.181    test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y81         SRLC32E                                      r  test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
                         clock pessimism             -0.282     0.899    
    SLICE_X36Y81         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.029    test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        0.659     0.995    test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.170     1.306    test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y100        SRL16E                                       r  test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        0.931     1.297    test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y100        SRL16E                                       r  test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.289     1.008    
    SLICE_X30Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.191    test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X32Y77    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X27Y77    test_i/axi_gpio_muten/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X29Y74    test_i/axi_gpio_muten/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg1_reg[31]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X29Y74    test_i/axi_gpio_muten/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg2_reg[31]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X28Y74    test_i/axi_gpio_muten/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X28Y74    test_i/axi_gpio_muten/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X28Y74    test_i/axi_gpio_muten/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X28Y74    test_i/axi_gpio_muten/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X29Y74    test_i/axi_gpio_muten/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y81    test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y81    test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y86    test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X36Y81    test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X36Y81    test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X36Y81    test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X36Y81    test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y81    test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y86    test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X36Y86    test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y81    test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y81    test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y81    test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y81    test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y81    test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y81    test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X36Y81    test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y83    test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X36Y81    test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X36Y81    test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       78.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 40.500 }
Period(ns):         81.000
Sources:            { test_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         81.000      78.845     BUFGCTRL_X0Y17  test_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.421ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.007ns  (required time - arrival time)
  Source:                 test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/fdiv_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.969ns  (logic 0.580ns (5.818%)  route 9.389ns (94.182%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 22.733 - 20.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        1.870     3.164    test_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y122        FDRE                                         r  test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y122        FDRE (Prop_fdre_C_Q)         0.456     3.620 r  test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          1.017     4.637    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_sub_fund/nco/s00_axi_aresetn
    SLICE_X28Y117        LUT1 (Prop_lut1_I0_O)        0.124     4.761 f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_sub_fund/nco/axi_awready_i_1/O
                         net (fo=975, routed)         8.372    13.133    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/accum_reg[0]_0
    SLICE_X68Y13         FDCE                                         f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/fdiv_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        1.553    22.733    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/s00_axi_aclk
    SLICE_X68Y13         FDCE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/fdiv_cnt_reg[1]/C
                         clock pessimism              0.115    22.847    
                         clock uncertainty           -0.302    22.545    
    SLICE_X68Y13         FDCE (Recov_fdce_C_CLR)     -0.405    22.140    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/fdiv_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         22.140    
                         arrival time                         -13.133    
  -------------------------------------------------------------------
                         slack                                  9.007    

Slack (MET) :             9.007ns  (required time - arrival time)
  Source:                 test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/fdiv_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.969ns  (logic 0.580ns (5.818%)  route 9.389ns (94.182%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 22.733 - 20.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        1.870     3.164    test_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y122        FDRE                                         r  test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y122        FDRE (Prop_fdre_C_Q)         0.456     3.620 r  test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          1.017     4.637    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_sub_fund/nco/s00_axi_aresetn
    SLICE_X28Y117        LUT1 (Prop_lut1_I0_O)        0.124     4.761 f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_sub_fund/nco/axi_awready_i_1/O
                         net (fo=975, routed)         8.372    13.133    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/accum_reg[0]_0
    SLICE_X68Y13         FDCE                                         f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/fdiv_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        1.553    22.733    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/s00_axi_aclk
    SLICE_X68Y13         FDCE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/fdiv_cnt_reg[2]/C
                         clock pessimism              0.115    22.847    
                         clock uncertainty           -0.302    22.545    
    SLICE_X68Y13         FDCE (Recov_fdce_C_CLR)     -0.405    22.140    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/fdiv_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         22.140    
                         arrival time                         -13.133    
  -------------------------------------------------------------------
                         slack                                  9.007    

Slack (MET) :             9.007ns  (required time - arrival time)
  Source:                 test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/fdiv_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.969ns  (logic 0.580ns (5.818%)  route 9.389ns (94.182%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 22.733 - 20.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        1.870     3.164    test_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y122        FDRE                                         r  test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y122        FDRE (Prop_fdre_C_Q)         0.456     3.620 r  test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          1.017     4.637    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_sub_fund/nco/s00_axi_aresetn
    SLICE_X28Y117        LUT1 (Prop_lut1_I0_O)        0.124     4.761 f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_sub_fund/nco/axi_awready_i_1/O
                         net (fo=975, routed)         8.372    13.133    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/accum_reg[0]_0
    SLICE_X68Y13         FDCE                                         f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/fdiv_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        1.553    22.733    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/s00_axi_aclk
    SLICE_X68Y13         FDCE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/fdiv_cnt_reg[3]/C
                         clock pessimism              0.115    22.847    
                         clock uncertainty           -0.302    22.545    
    SLICE_X68Y13         FDCE (Recov_fdce_C_CLR)     -0.405    22.140    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/fdiv_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         22.140    
                         arrival time                         -13.133    
  -------------------------------------------------------------------
                         slack                                  9.007    

Slack (MET) :             9.007ns  (required time - arrival time)
  Source:                 test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/fdiv_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.969ns  (logic 0.580ns (5.818%)  route 9.389ns (94.182%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 22.733 - 20.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        1.870     3.164    test_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y122        FDRE                                         r  test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y122        FDRE (Prop_fdre_C_Q)         0.456     3.620 r  test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          1.017     4.637    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_sub_fund/nco/s00_axi_aresetn
    SLICE_X28Y117        LUT1 (Prop_lut1_I0_O)        0.124     4.761 f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_sub_fund/nco/axi_awready_i_1/O
                         net (fo=975, routed)         8.372    13.133    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/accum_reg[0]_0
    SLICE_X68Y13         FDCE                                         f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/fdiv_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        1.553    22.733    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/s00_axi_aclk
    SLICE_X68Y13         FDCE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/fdiv_cnt_reg[4]/C
                         clock pessimism              0.115    22.847    
                         clock uncertainty           -0.302    22.545    
    SLICE_X68Y13         FDCE (Recov_fdce_C_CLR)     -0.405    22.140    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/fdiv_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         22.140    
                         arrival time                         -13.133    
  -------------------------------------------------------------------
                         slack                                  9.007    

Slack (MET) :             9.007ns  (required time - arrival time)
  Source:                 test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/fdiv_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.969ns  (logic 0.580ns (5.818%)  route 9.389ns (94.182%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 22.733 - 20.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        1.870     3.164    test_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y122        FDRE                                         r  test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y122        FDRE (Prop_fdre_C_Q)         0.456     3.620 r  test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          1.017     4.637    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_sub_fund/nco/s00_axi_aresetn
    SLICE_X28Y117        LUT1 (Prop_lut1_I0_O)        0.124     4.761 f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_sub_fund/nco/axi_awready_i_1/O
                         net (fo=975, routed)         8.372    13.133    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/accum_reg[0]_0
    SLICE_X68Y13         FDCE                                         f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/fdiv_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        1.553    22.733    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/s00_axi_aclk
    SLICE_X68Y13         FDCE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/fdiv_cnt_reg[5]/C
                         clock pessimism              0.115    22.847    
                         clock uncertainty           -0.302    22.545    
    SLICE_X68Y13         FDCE (Recov_fdce_C_CLR)     -0.405    22.140    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/fdiv_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         22.140    
                         arrival time                         -13.133    
  -------------------------------------------------------------------
                         slack                                  9.007    

Slack (MET) :             9.201ns  (required time - arrival time)
  Source:                 test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/fdiv_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.775ns  (logic 0.580ns (5.934%)  route 9.195ns (94.066%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 22.731 - 20.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        1.870     3.164    test_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y122        FDRE                                         r  test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y122        FDRE (Prop_fdre_C_Q)         0.456     3.620 r  test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          1.017     4.637    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_sub_fund/nco/s00_axi_aresetn
    SLICE_X28Y117        LUT1 (Prop_lut1_I0_O)        0.124     4.761 f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_sub_fund/nco/axi_awready_i_1/O
                         net (fo=975, routed)         8.178    12.939    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/accum_reg[0]_0
    SLICE_X67Y14         FDCE                                         f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/fdiv_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        1.552    22.732    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/s00_axi_aclk
    SLICE_X67Y14         FDCE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/fdiv_cnt_reg[6]/C
                         clock pessimism              0.115    22.846    
                         clock uncertainty           -0.302    22.544    
    SLICE_X67Y14         FDCE (Recov_fdce_C_CLR)     -0.405    22.139    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/fdiv_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         22.139    
                         arrival time                         -12.939    
  -------------------------------------------------------------------
                         slack                                  9.201    

Slack (MET) :             9.201ns  (required time - arrival time)
  Source:                 test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/fdiv_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.775ns  (logic 0.580ns (5.934%)  route 9.195ns (94.066%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 22.731 - 20.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        1.870     3.164    test_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y122        FDRE                                         r  test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y122        FDRE (Prop_fdre_C_Q)         0.456     3.620 r  test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          1.017     4.637    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_sub_fund/nco/s00_axi_aresetn
    SLICE_X28Y117        LUT1 (Prop_lut1_I0_O)        0.124     4.761 f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_sub_fund/nco/axi_awready_i_1/O
                         net (fo=975, routed)         8.178    12.939    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/accum_reg[0]_0
    SLICE_X67Y14         FDCE                                         f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/fdiv_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        1.552    22.732    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/s00_axi_aclk
    SLICE_X67Y14         FDCE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/fdiv_cnt_reg[7]/C
                         clock pessimism              0.115    22.846    
                         clock uncertainty           -0.302    22.544    
    SLICE_X67Y14         FDCE (Recov_fdce_C_CLR)     -0.405    22.139    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/fdiv_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         22.139    
                         arrival time                         -12.939    
  -------------------------------------------------------------------
                         slack                                  9.201    

Slack (MET) :             9.201ns  (required time - arrival time)
  Source:                 test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/fdiv_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.775ns  (logic 0.580ns (5.934%)  route 9.195ns (94.066%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 22.731 - 20.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        1.870     3.164    test_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y122        FDRE                                         r  test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y122        FDRE (Prop_fdre_C_Q)         0.456     3.620 r  test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          1.017     4.637    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_sub_fund/nco/s00_axi_aresetn
    SLICE_X28Y117        LUT1 (Prop_lut1_I0_O)        0.124     4.761 f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_sub_fund/nco/axi_awready_i_1/O
                         net (fo=975, routed)         8.178    12.939    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/accum_reg[0]_0
    SLICE_X67Y14         FDCE                                         f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/fdiv_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        1.552    22.732    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/s00_axi_aclk
    SLICE_X67Y14         FDCE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/fdiv_cnt_reg[8]/C
                         clock pessimism              0.115    22.846    
                         clock uncertainty           -0.302    22.544    
    SLICE_X67Y14         FDCE (Recov_fdce_C_CLR)     -0.405    22.139    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/fdiv_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         22.139    
                         arrival time                         -12.939    
  -------------------------------------------------------------------
                         slack                                  9.201    

Slack (MET) :             9.201ns  (required time - arrival time)
  Source:                 test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/fdiv_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.775ns  (logic 0.580ns (5.934%)  route 9.195ns (94.066%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 22.731 - 20.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        1.870     3.164    test_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y122        FDRE                                         r  test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y122        FDRE (Prop_fdre_C_Q)         0.456     3.620 r  test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          1.017     4.637    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_sub_fund/nco/s00_axi_aresetn
    SLICE_X28Y117        LUT1 (Prop_lut1_I0_O)        0.124     4.761 f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_sub_fund/nco/axi_awready_i_1/O
                         net (fo=975, routed)         8.178    12.939    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/accum_reg[0]_0
    SLICE_X67Y14         FDCE                                         f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/fdiv_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        1.552    22.732    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/s00_axi_aclk
    SLICE_X67Y14         FDCE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/fdiv_cnt_reg[9]/C
                         clock pessimism              0.115    22.846    
                         clock uncertainty           -0.302    22.544    
    SLICE_X67Y14         FDCE (Recov_fdce_C_CLR)     -0.405    22.139    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/fdiv_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         22.139    
                         arrival time                         -12.939    
  -------------------------------------------------------------------
                         slack                                  9.201    

Slack (MET) :             9.497ns  (required time - arrival time)
  Source:                 test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_fund/nco/fdiv_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.525ns  (logic 0.580ns (6.089%)  route 8.945ns (93.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 22.733 - 20.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        1.870     3.164    test_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y122        FDRE                                         r  test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y122        FDRE (Prop_fdre_C_Q)         0.456     3.620 r  test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          1.017     4.637    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_sub_fund/nco/s00_axi_aresetn
    SLICE_X28Y117        LUT1 (Prop_lut1_I0_O)        0.124     4.761 f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_sub_fund/nco/axi_awready_i_1/O
                         net (fo=975, routed)         7.928    12.689    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_fund/nco/fdiv_cnt_reg[9]_0
    SLICE_X66Y11         FDCE                                         f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_fund/nco/fdiv_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        1.554    22.733    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_fund/nco/s00_axi_aclk
    SLICE_X66Y11         FDCE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_fund/nco/fdiv_cnt_reg[2]/C
                         clock pessimism              0.115    22.848    
                         clock uncertainty           -0.302    22.546    
    SLICE_X66Y11         FDCE (Recov_fdce_C_CLR)     -0.361    22.185    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_fund/nco/fdiv_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         22.185    
                         arrival time                         -12.689    
  -------------------------------------------------------------------
                         slack                                  9.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.421ns  (arrival time - required time)
  Source:                 test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.186ns (11.416%)  route 1.443ns (88.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        0.645     0.981    test_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y122        FDRE                                         r  test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y122        FDRE (Prop_fdre_C_Q)         0.141     1.122 r  test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          0.369     1.491    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_sub_fund/nco/s00_axi_aresetn
    SLICE_X28Y117        LUT1 (Prop_lut1_I0_O)        0.045     1.536 f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_sub_fund/nco/axi_awready_i_1/O
                         net (fo=975, routed)         1.074     2.610    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[0]_0
    SLICE_X54Y111        FDCE                                         f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        0.929     1.295    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/s00_axi_aclk
    SLICE_X54Y111        FDCE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[1]/C
                         clock pessimism             -0.039     1.256    
    SLICE_X54Y111        FDCE (Remov_fdce_C_CLR)     -0.067     1.189    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  1.421    

Slack (MET) :             1.421ns  (arrival time - required time)
  Source:                 test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.186ns (11.416%)  route 1.443ns (88.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        0.645     0.981    test_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y122        FDRE                                         r  test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y122        FDRE (Prop_fdre_C_Q)         0.141     1.122 r  test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          0.369     1.491    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_sub_fund/nco/s00_axi_aresetn
    SLICE_X28Y117        LUT1 (Prop_lut1_I0_O)        0.045     1.536 f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_sub_fund/nco/axi_awready_i_1/O
                         net (fo=975, routed)         1.074     2.610    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[0]_0
    SLICE_X54Y111        FDCE                                         f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        0.929     1.295    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/s00_axi_aclk
    SLICE_X54Y111        FDCE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[2]/C
                         clock pessimism             -0.039     1.256    
    SLICE_X54Y111        FDCE (Remov_fdce_C_CLR)     -0.067     1.189    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  1.421    

Slack (MET) :             1.421ns  (arrival time - required time)
  Source:                 test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.186ns (11.416%)  route 1.443ns (88.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        0.645     0.981    test_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y122        FDRE                                         r  test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y122        FDRE (Prop_fdre_C_Q)         0.141     1.122 r  test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          0.369     1.491    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_sub_fund/nco/s00_axi_aresetn
    SLICE_X28Y117        LUT1 (Prop_lut1_I0_O)        0.045     1.536 f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_sub_fund/nco/axi_awready_i_1/O
                         net (fo=975, routed)         1.074     2.610    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[0]_0
    SLICE_X54Y111        FDCE                                         f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        0.929     1.295    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/s00_axi_aclk
    SLICE_X54Y111        FDCE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[3]/C
                         clock pessimism             -0.039     1.256    
    SLICE_X54Y111        FDCE (Remov_fdce_C_CLR)     -0.067     1.189    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  1.421    

Slack (MET) :             1.421ns  (arrival time - required time)
  Source:                 test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.186ns (11.416%)  route 1.443ns (88.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        0.645     0.981    test_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y122        FDRE                                         r  test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y122        FDRE (Prop_fdre_C_Q)         0.141     1.122 r  test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          0.369     1.491    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_sub_fund/nco/s00_axi_aresetn
    SLICE_X28Y117        LUT1 (Prop_lut1_I0_O)        0.045     1.536 f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_sub_fund/nco/axi_awready_i_1/O
                         net (fo=975, routed)         1.074     2.610    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[0]_0
    SLICE_X54Y111        FDCE                                         f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        0.929     1.295    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/s00_axi_aclk
    SLICE_X54Y111        FDCE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[4]/C
                         clock pessimism             -0.039     1.256    
    SLICE_X54Y111        FDCE (Remov_fdce_C_CLR)     -0.067     1.189    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  1.421    

Slack (MET) :             1.421ns  (arrival time - required time)
  Source:                 test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.186ns (11.416%)  route 1.443ns (88.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        0.645     0.981    test_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y122        FDRE                                         r  test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y122        FDRE (Prop_fdre_C_Q)         0.141     1.122 r  test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          0.369     1.491    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_sub_fund/nco/s00_axi_aresetn
    SLICE_X28Y117        LUT1 (Prop_lut1_I0_O)        0.045     1.536 f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_sub_fund/nco/axi_awready_i_1/O
                         net (fo=975, routed)         1.074     2.610    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[0]_0
    SLICE_X54Y111        FDCE                                         f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        0.929     1.295    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/s00_axi_aclk
    SLICE_X54Y111        FDCE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[5]/C
                         clock pessimism             -0.039     1.256    
    SLICE_X54Y111        FDCE (Remov_fdce_C_CLR)     -0.067     1.189    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  1.421    

Slack (MET) :             1.488ns  (arrival time - required time)
  Source:                 test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.186ns (10.964%)  route 1.510ns (89.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        0.645     0.981    test_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y122        FDRE                                         r  test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y122        FDRE (Prop_fdre_C_Q)         0.141     1.122 r  test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          0.369     1.491    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_sub_fund/nco/s00_axi_aresetn
    SLICE_X28Y117        LUT1 (Prop_lut1_I0_O)        0.045     1.536 f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_sub_fund/nco/axi_awready_i_1/O
                         net (fo=975, routed)         1.141     2.677    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[0]_0
    SLICE_X54Y110        FDCE                                         f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        0.929     1.295    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/s00_axi_aclk
    SLICE_X54Y110        FDCE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[0]/C
                         clock pessimism             -0.039     1.256    
    SLICE_X54Y110        FDCE (Remov_fdce_C_CLR)     -0.067     1.189    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           2.677    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.587ns  (arrival time - required time)
  Source:                 test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.773ns  (logic 0.186ns (10.491%)  route 1.587ns (89.509%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        0.645     0.981    test_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y122        FDRE                                         r  test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y122        FDRE (Prop_fdre_C_Q)         0.141     1.122 r  test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          0.369     1.491    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_sub_fund/nco/s00_axi_aresetn
    SLICE_X28Y117        LUT1 (Prop_lut1_I0_O)        0.045     1.536 f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_sub_fund/nco/axi_awready_i_1/O
                         net (fo=975, routed)         1.218     2.754    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[0]_0
    SLICE_X57Y109        FDCE                                         f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        0.932     1.298    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/s00_axi_aclk
    SLICE_X57Y109        FDCE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[6]/C
                         clock pessimism             -0.039     1.259    
    SLICE_X57Y109        FDCE (Remov_fdce_C_CLR)     -0.092     1.167    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           2.754    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.587ns  (arrival time - required time)
  Source:                 test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.773ns  (logic 0.186ns (10.491%)  route 1.587ns (89.509%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        0.645     0.981    test_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y122        FDRE                                         r  test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y122        FDRE (Prop_fdre_C_Q)         0.141     1.122 r  test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          0.369     1.491    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_sub_fund/nco/s00_axi_aresetn
    SLICE_X28Y117        LUT1 (Prop_lut1_I0_O)        0.045     1.536 f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_sub_fund/nco/axi_awready_i_1/O
                         net (fo=975, routed)         1.218     2.754    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[0]_0
    SLICE_X57Y109        FDCE                                         f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        0.932     1.298    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/s00_axi_aclk
    SLICE_X57Y109        FDCE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[7]/C
                         clock pessimism             -0.039     1.259    
    SLICE_X57Y109        FDCE (Remov_fdce_C_CLR)     -0.092     1.167    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           2.754    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.587ns  (arrival time - required time)
  Source:                 test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.773ns  (logic 0.186ns (10.491%)  route 1.587ns (89.509%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        0.645     0.981    test_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y122        FDRE                                         r  test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y122        FDRE (Prop_fdre_C_Q)         0.141     1.122 r  test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          0.369     1.491    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_sub_fund/nco/s00_axi_aresetn
    SLICE_X28Y117        LUT1 (Prop_lut1_I0_O)        0.045     1.536 f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_sub_fund/nco/axi_awready_i_1/O
                         net (fo=975, routed)         1.218     2.754    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[0]_0
    SLICE_X57Y109        FDCE                                         f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        0.932     1.298    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/s00_axi_aclk
    SLICE_X57Y109        FDCE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[8]/C
                         clock pessimism             -0.039     1.259    
    SLICE_X57Y109        FDCE (Remov_fdce_C_CLR)     -0.092     1.167    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           2.754    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.587ns  (arrival time - required time)
  Source:                 test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.773ns  (logic 0.186ns (10.491%)  route 1.587ns (89.509%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        0.645     0.981    test_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y122        FDRE                                         r  test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y122        FDRE (Prop_fdre_C_Q)         0.141     1.122 r  test_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          0.369     1.491    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_sub_fund/nco/s00_axi_aresetn
    SLICE_X28Y117        LUT1 (Prop_lut1_I0_O)        0.045     1.536 f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_sub_fund/nco/axi_awready_i_1/O
                         net (fo=975, routed)         1.218     2.754    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[0]_0
    SLICE_X57Y109        FDCE                                         f  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2031, routed)        0.932     1.298    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/s00_axi_aclk
    SLICE_X57Y109        FDCE                                         r  test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[9]/C
                         clock pessimism             -0.039     1.259    
    SLICE_X57Y109        FDCE (Remov_fdce_C_CLR)     -0.092     1.167    test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           2.754    
  -------------------------------------------------------------------
                         slack                                  1.587    





