$date
	Thu Sep 22 09:02:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module qb_tb $end
$var wire 1 ! altb $end
$var wire 1 " agtb $end
$var wire 1 # aeqb $end
$var reg 5 $ a [4:0] $end
$var reg 5 % b [4:0] $end
$scope module c1 $end
$var wire 5 & a [4:0] $end
$var wire 1 # aeqb $end
$var wire 1 " agtb $end
$var wire 1 ! altb $end
$var wire 5 ' b [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 '
b0 &
b1 %
b0 $
0#
0"
1!
$end
#20
0!
1#
b1 $
b1 &
#40
