Anant Agarwal , David A. Kranz , Venkat Natarajan, Automatic Partitioning of Parallel Loops and Data Arrays for Distributed Shared-Memory Multiprocessors, IEEE Transactions on Parallel and Distributed Systems, v.6 n.9, p.943-962, September 1995[doi>10.1109/71.466632]
A. Aggarwal , B. Alpern , A. Chandra , M. Snir, A model for hierarchical memory, Proceedings of the nineteenth annual ACM symposium on Theory of computing, p.305-314, January 1987, New York, New York, USA[doi>10.1145/28395.28428]
Mohamed F. Ahmed , Reda A. Ammar , Sanguthevar Rajasekaran, SPENK: adding another level of parallelism on the cell broadband engine, Proceedings of the 1st international forum on Next-generation multicore/manycore technologies, November 24-25, 2008, Cairo, Egypt[doi>10.1145/1463768.1463771]
Bai, S., Zhou, Q., Zhou, R., and Li, L. 2008. Barrier synchronization for cell multi-processor architecture. In Proceedings of the 1st IEEE International Conference on Ubi-Media Computing. 155--158.
Beltran, V., Carrera, D., Torres, J., and Ayguadé, E. 2009. CellMT: A cooperative multithreading library for the Cell/BE. In Proceedings of the International Conference on High Performance Computing (HiPC). IEEE, 245--253.
Filip Blagojevic , Xizhou Feng , Kirk W. Cameron , Dimitrios S. Nikolopoulos, Modeling multigrain parallelism on heterogeneous multi-core processors: a case study of the cell BE, Proceedings of the 3rd international conference on High performance embedded architectures and compilers, January 27-29, 2008, Göteborg, Sweden
David Callahan , Ken Kennedy , Allan Porterfield, Software prefetching, Proceedings of the fourth international conference on Architectural support for programming languages and operating systems, p.40-52, April 08-11, 1991, Santa Clara, California, USA[doi>10.1145/106972.106979]
Paul M. Carpenter , Alex Ramirez , Eduard Ayguadé, Buffer sizing for self-timed stream programs on heterogeneous distributed memory multiprocessors, Proceedings of the 5th international conference on High Performance Embedded Architectures and Compilers, January 25-27, 2010, Pisa, Italy[doi>10.1007/978-3-642-11515-8_9]
Tong Chen , Zehra Sura , Kathryn O'Brien , John K. O'Brien, Optimizing the use of static buffers for DMA on a CELL chip, Proceedings of the 19th international conference on Languages and compilers for parallel computing, November 02-04, 2006, New Orleans, LA, USA
T.-F. Chen , J.-L. Baer, A performance study of software and hardware data prefetching schemes, ACM SIGARCH Computer Architecture News, v.22 n.2, p.223-232, April 1994[doi>10.1145/192007.192030]
Stephanie Coleman , Kathryn S. McKinley, Tile size selection using cache organization and data layout, Proceedings of the ACM SIGPLAN 1995 conference on Programming language design and implementation, p.279-290, June 18-21, 1995, La Jolla, California, USA[doi>10.1145/207110.207162]
David Culler , Richard Karp , David Patterson , Abhijit Sahay , Klaus Erik Schauser , Eunice Santos , Ramesh Subramonian , Thorsten von Eicken, LogP: towards a realistic model of parallel computation, Proceedings of the fourth ACM SIGPLAN symposium on Principles and practice of parallel programming, p.1-12, May 19-22, 1993, San Diego, California, USA[doi>10.1145/155332.155333]
Fredrik Dahlgren , Michel Dubois , Per Stenström, Sequential Hardware Prefetching in Shared-Memory Multiprocessors, IEEE Transactions on Parallel and Distributed Systems, v.6 n.7, p.733-746, July 1995[doi>10.1109/71.395402]
Esseghir, K. 1993. Improving data locality for caches. Master's thesis, Department of Computer Science, Rice University.
Kayvon Fatahalian , Daniel Reiter Horn , Timothy J. Knight , Larkhoon Leem , Mike Houston , Ji Young Park , Mattan Erez , Manman Ren , Alex Aiken , William J. Dally , Pat Hanrahan, Sequoia: programming the memory hierarchy, Proceedings of the 2006 ACM/IEEE conference on Supercomputing, November 11-17, 2006, Tampa, Florida[doi>10.1145/1188455.1188543]
Fritts, J. 2002. Multi-level memory prefetching for media and stream processing. In Proceedings of the IEEE International Conference on Multimedia and Expo (ICME '02). vol. 2, 101--104.
Jean-Loup Baer , Tien-Fu Chen, Effective Hardware-Based Data Prefetching for High-Performance Processors, IEEE Transactions on Computers, v.44 n.5, p.609-623, May 1995[doi>10.1109/12.381947]
Michael Gschwind, The cell broadband engine: exploiting multiple levels of parallelism in a chip multiprocessor, International Journal of Parallel Programming, v.35 n.3, p.233-262, June 2007[doi>10.1007/s10766-007-0035-4]
IBM. 2008. Cell SDK 3.1. https://www.ibm.com/developerworks/power/cell/.
IBM. 2009. Cell Simulator. http://www.alphaworks.ibm.com/tech/cellsystemsim.
Michael Kistler , Michael Perrone , Fabrizio Petrini, Cell Multiprocessor Communication Network: Built for Speed, IEEE Micro, v.26 n.3, p.10-23, May 2006[doi>10.1109/MM.2006.49]
Monica D. Lam , Edward E. Rothberg , Michael E. Wolf, The cache performance and optimizations of blocked algorithms, ACM SIGARCH Computer Architecture News, v.19 n.2, p.63-74, Apr. 1991[doi>10.1145/106975.106981]
Todd Mowry , Anoop Gupta, Tolerating latency through software-controlled prefetching in shared-memory multiprocessors, Journal of Parallel and Distributed Computing, v.12 n.2, p.87-106, June 1991[doi>10.1016/0743-7315(91)90014-Z]
Nussbaumer, H. J. 1981. Fast Fourier Transform and Convolution Algorithms. Springer-Verlag, Berlin.
Petrini, F., Fossum, G., Fernandez, J., Varbanescu, A., Kistler, M., and Perrone, M. 2007. Multicore surprises: Lessons learned from optimizing sweep3d on the cell broadband engine. In Proceedings of IPDPS'07. IEEE, 1--10.
Dac Pham , Hans-Werner Anderson , Erwin Behnen , Mark Bolliger , Sanjay Gupta , Peter Hofstee , Paul Harvey , Charles Johns , Jim Kahle , Atsushi Kameyama , John Keaty , Bob Le , Sang Lee , Tuyen Nguyen , John Petrovick , Mydung Pham , Juergen Pille , Stephen Posluszny , Mack Riley , Joseph Verock , James Warnock , Steve Weitzel , Dieter Wendel, Key features of the design methodology enabling a multi-core SoC implementation of a first-generation CELL processor, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan[doi>10.1145/1118299.1118497]
Sancho, J. and Kerbyson, D. 2008. Analysis of double buffering on two different multicore architectures: Quad-core Opteron and the Cell-BE. In IPDPS 2008. Proceedings of the IEEE International Symposium on Parallel and Distributed Processing. IEEE.
José Carlos Sancho , Kevin J. Barker , Darren J. Kerbyson , Kei Davis, Quantifying the potential benefit of overlapping communication and computation in large-scale scientific applications, Proceedings of the 2006 ACM/IEEE conference on Supercomputing, November 11-17, 2006, Tampa, Florida[doi>10.1145/1188455.1188585]
Scott Schneider , Jae-Seung Yeom , Dimitrios S. Nikolopoulos, Programming Multiprocessors with Explicitly Managed Memory Hierarchies, Computer, v.42 n.12, p.28-34, December 2009[doi>10.1109/MC.2009.407]
Scott Schneider , Jae-Seung Yeom , Benjamin Rose , John C. Linford , Adrian Sandu , Dimitrios S. Nikolopoulos, A comparison of programming models for multiprocessors with explicitly managed memory hierarchies, ACM SIGPLAN Notices, v.44 n.4, April 2009[doi>10.1145/1594835.1504197]
STMicroelectronics and CEA. 2010. Platform 2012: A many core programmable accelerator for ultra efficient embedded computing in nanometer technology.
C. D. Sudheer , T. Nagaraju , P. K. Baruah , Ashok Srinivasan, Optimizing assignment of threads to SPEs on the cell BE processor, Proceedings of the 2009 IEEE International Symposium on Parallel&Distributed; Processing, p.1-8, May 23-29, 2009[doi>10.1109/IPDPS.2009.5161168]
Leslie G. Valiant, A bridging model for parallel computation, Communications of the ACM, v.33 n.8, p.103-111, Aug. 1990[doi>10.1145/79173.79181]
Zhenlin Wang , Doug Burger , Kathryn S. McKinley , Steven K. Reinhardt , Charles C. Weems, Guided region prefetching: a cooperative hardware/software approach, ACM SIGARCH Computer Architecture News, v.31 n.2, May 2003[doi>10.1145/871656.859663]
M. Wolfe, More iteration space tiling, Proceedings of the 1989 ACM/IEEE conference on Supercomputing, p.655-664, November 12-17, 1989, Reno, Nevada, USA[doi>10.1145/76263.76337]
Christian Zinner , Wilfried Kubinger, ROS-DMA: A DMA Double Buffering Method for Embedded Image Processing with Resource Optimized Slicing, Proceedings of the 12th IEEE Real-Time and Embedded Technology and Applications Symposium, p.361-372, April 04-07, 2006[doi>10.1109/RTAS.2006.38]
