{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1563389484197 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1563389484197 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "consoleFPGA EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"consoleFPGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1563389484204 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1563389484290 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1563389484291 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1563389484570 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1563389484594 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1563389484949 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1563389484949 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1563389484949 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1563389484949 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/" { { 0 { 0 ""} 0 2389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563389484954 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/" { { 0 { 0 ""} 0 2391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563389484954 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/" { { 0 { 0 ""} 0 2393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563389484954 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/" { { 0 { 0 ""} 0 2395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563389484954 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/" { { 0 { 0 ""} 0 2397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563389484954 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1563389484954 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1563389484967 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1563389485016 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "56 " "The Timing Analyzer is analyzing 56 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1563389485965 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "consoleFPGA.sdc " "Synopsys Design Constraints File file not found: 'consoleFPGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1563389485966 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1563389485966 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1563389485979 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1563389485979 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1563389485998 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563389486092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SVGA_sync:SVGA\|pixel_y\[3\] " "Destination node SVGA_sync:SVGA\|pixel_y\[3\]" {  } { { "Modulos/SVGAGrafico/SVGA_sync.v" "" { Text "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/Modulos/SVGAGrafico/SVGA_sync.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/" { { 0 { 0 ""} 0 406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563389486092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SVGA_sync:SVGA\|pixel_y\[4\] " "Destination node SVGA_sync:SVGA\|pixel_y\[4\]" {  } { { "Modulos/SVGAGrafico/SVGA_sync.v" "" { Text "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/Modulos/SVGAGrafico/SVGA_sync.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563389486092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SVGA_sync:SVGA\|pixel_y\[5\] " "Destination node SVGA_sync:SVGA\|pixel_y\[5\]" {  } { { "Modulos/SVGAGrafico/SVGA_sync.v" "" { Text "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/Modulos/SVGAGrafico/SVGA_sync.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563389486092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SVGA_sync:SVGA\|pixel_y\[6\] " "Destination node SVGA_sync:SVGA\|pixel_y\[6\]" {  } { { "Modulos/SVGAGrafico/SVGA_sync.v" "" { Text "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/Modulos/SVGAGrafico/SVGA_sync.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563389486092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SVGA_sync:SVGA\|pixel_y\[7\] " "Destination node SVGA_sync:SVGA\|pixel_y\[7\]" {  } { { "Modulos/SVGAGrafico/SVGA_sync.v" "" { Text "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/Modulos/SVGAGrafico/SVGA_sync.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563389486092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SVGA_sync:SVGA\|pixel_y\[8\] " "Destination node SVGA_sync:SVGA\|pixel_y\[8\]" {  } { { "Modulos/SVGAGrafico/SVGA_sync.v" "" { Text "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/Modulos/SVGAGrafico/SVGA_sync.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563389486092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SVGA_sync:SVGA\|pixel_y\[9\] " "Destination node SVGA_sync:SVGA\|pixel_y\[9\]" {  } { { "Modulos/SVGAGrafico/SVGA_sync.v" "" { Text "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/Modulos/SVGAGrafico/SVGA_sync.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563389486092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SVGA_sync:SVGA\|pixel_x\[5\] " "Destination node SVGA_sync:SVGA\|pixel_x\[5\]" {  } { { "Modulos/SVGAGrafico/SVGA_sync.v" "" { Text "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/Modulos/SVGAGrafico/SVGA_sync.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/" { { 0 { 0 ""} 0 394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563389486092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SVGA_sync:SVGA\|pixel_x\[6\] " "Destination node SVGA_sync:SVGA\|pixel_x\[6\]" {  } { { "Modulos/SVGAGrafico/SVGA_sync.v" "" { Text "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/Modulos/SVGAGrafico/SVGA_sync.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563389486092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SVGA_sync:SVGA\|pixel_x\[7\] " "Destination node SVGA_sync:SVGA\|pixel_x\[7\]" {  } { { "Modulos/SVGAGrafico/SVGA_sync.v" "" { Text "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/Modulos/SVGAGrafico/SVGA_sync.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563389486092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1563389486092 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1563389486092 ""}  } { { "Modulos/top.v" "" { Text "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/Modulos/top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/" { { 0 { 0 ""} 0 2381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563389486092 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_R\[0\]~5  " "Automatically promoted node VGA_R\[0\]~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563389486092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "colour\[8\]~11 " "Destination node colour\[8\]~11" {  } { { "Modulos/top.v" "" { Text "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/Modulos/top.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/" { { 0 { 0 ""} 0 775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563389486092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "colour\[4\]~20 " "Destination node colour\[4\]~20" {  } { { "Modulos/top.v" "" { Text "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/Modulos/top.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/" { { 0 { 0 ""} 0 801 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563389486092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "colour\[1\]~30 " "Destination node colour\[1\]~30" {  } { { "Modulos/top.v" "" { Text "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/Modulos/top.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/" { { 0 { 0 ""} 0 834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563389486092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "colour\[2\]~36 " "Destination node colour\[2\]~36" {  } { { "Modulos/top.v" "" { Text "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/Modulos/top.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/" { { 0 { 0 ""} 0 841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563389486092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "elementMemory\[2\] " "Destination node elementMemory\[2\]" {  } { { "Modulos/top.v" "" { Text "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/Modulos/top.v" 163 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563389486092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "elementMemory\[1\] " "Destination node elementMemory\[1\]" {  } { { "Modulos/top.v" "" { Text "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/Modulos/top.v" 163 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563389486092 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1563389486092 ""}  } { { "Modulos/top.v" "" { Text "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/Modulos/top.v" 184 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/" { { 0 { 0 ""} 0 773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563389486092 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memorySprites:memorySprites_inst\|Decoder0~0  " "Automatically promoted node memorySprites:memorySprites_inst\|Decoder0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563389486092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memorySprites:memorySprites_inst\|read_enable1~0 " "Destination node memorySprites:memorySprites_inst\|read_enable1~0" {  } { { "Modulos/memorySprites.v" "" { Text "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/Modulos/memorySprites.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/" { { 0 { 0 ""} 0 1012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563389486092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memorySprites:memorySprites_inst\|read_enable1 " "Destination node memorySprites:memorySprites_inst\|read_enable1" {  } { { "Modulos/memorySprites.v" "" { Text "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/Modulos/memorySprites.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563389486092 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1563389486092 ""}  } { { "Modulos/memorySprites.v" "" { Text "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/Modulos/memorySprites.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/" { { 0 { 0 ""} 0 1011 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563389486092 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memorySprites:memorySprites_inst\|Decoder0~1  " "Automatically promoted node memorySprites:memorySprites_inst\|Decoder0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563389486092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memorySprites:memorySprites_inst\|read_enable4~0 " "Destination node memorySprites:memorySprites_inst\|read_enable4~0" {  } { { "Modulos/memorySprites.v" "" { Text "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/Modulos/memorySprites.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/" { { 0 { 0 ""} 0 1015 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563389486092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memorySprites:memorySprites_inst\|read_enable4 " "Destination node memorySprites:memorySprites_inst\|read_enable4" {  } { { "Modulos/memorySprites.v" "" { Text "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/Modulos/memorySprites.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563389486092 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1563389486092 ""}  } { { "Modulos/memorySprites.v" "" { Text "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/Modulos/memorySprites.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/" { { 0 { 0 ""} 0 1013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563389486092 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memorySprites:memorySprites_inst\|Decoder0~4  " "Automatically promoted node memorySprites:memorySprites_inst\|Decoder0~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563389486092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memorySprites:memorySprites_inst\|read_enable5~1 " "Destination node memorySprites:memorySprites_inst\|read_enable5~1" {  } { { "Modulos/memorySprites.v" "" { Text "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/Modulos/memorySprites.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/" { { 0 { 0 ""} 0 1022 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563389486092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memorySprites:memorySprites_inst\|read_enable5 " "Destination node memorySprites:memorySprites_inst\|read_enable5" {  } { { "Modulos/memorySprites.v" "" { Text "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/Modulos/memorySprites.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563389486092 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1563389486092 ""}  } { { "Modulos/memorySprites.v" "" { Text "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/Modulos/memorySprites.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/" { { 0 { 0 ""} 0 1020 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563389486092 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memorySprites:memorySprites_inst\|Decoder0~2  " "Automatically promoted node memorySprites:memorySprites_inst\|Decoder0~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563389486092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memorySprites:memorySprites_inst\|read_enable2~0 " "Destination node memorySprites:memorySprites_inst\|read_enable2~0" {  } { { "Modulos/memorySprites.v" "" { Text "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/Modulos/memorySprites.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/" { { 0 { 0 ""} 0 1017 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563389486092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memorySprites:memorySprites_inst\|read_enable2 " "Destination node memorySprites:memorySprites_inst\|read_enable2" {  } { { "Modulos/memorySprites.v" "" { Text "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/Modulos/memorySprites.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563389486092 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1563389486092 ""}  } { { "Modulos/memorySprites.v" "" { Text "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/Modulos/memorySprites.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/" { { 0 { 0 ""} 0 1016 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563389486092 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node reset~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563389486092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "printRGB:printRGB_inst\|movementModule:movementModule_inst\|move " "Destination node printRGB:printRGB_inst\|movementModule:movementModule_inst\|move" {  } { { "Modulos/movementModule/movementModule.v" "" { Text "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/Modulos/movementModule/movementModule.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563389486092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "printRGB:printRGB_inst\|movementModule:movementModule_inst\|printSprite:spriteGeneric\|new_current_y~0 " "Destination node printRGB:printRGB_inst\|movementModule:movementModule_inst\|printSprite:spriteGeneric\|new_current_y~0" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/" { { 0 { 0 ""} 0 1030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563389486092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "printRGB:printRGB_inst\|movementModule:movementModule_inst\|printSprite:spriteGeneric\|new_current_y~1 " "Destination node printRGB:printRGB_inst\|movementModule:movementModule_inst\|printSprite:spriteGeneric\|new_current_y~1" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/" { { 0 { 0 ""} 0 1031 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563389486092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "printRGB:printRGB_inst\|movementModule:movementModule_inst\|printSprite:spriteGeneric\|new_current_y~2 " "Destination node printRGB:printRGB_inst\|movementModule:movementModule_inst\|printSprite:spriteGeneric\|new_current_y~2" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/" { { 0 { 0 ""} 0 1032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563389486092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "printRGB:printRGB_inst\|movementModule:movementModule_inst\|printSprite:spriteGeneric\|new_current_y~3 " "Destination node printRGB:printRGB_inst\|movementModule:movementModule_inst\|printSprite:spriteGeneric\|new_current_y~3" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/" { { 0 { 0 ""} 0 1033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563389486092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "printRGB:printRGB_inst\|movementModule:movementModule_inst\|printSprite:spriteGeneric\|new_current_y~4 " "Destination node printRGB:printRGB_inst\|movementModule:movementModule_inst\|printSprite:spriteGeneric\|new_current_y~4" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/" { { 0 { 0 ""} 0 1034 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563389486092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "printRGB:printRGB_inst\|movementModule:movementModule_inst\|printSprite:spriteGeneric\|new_current_y~5 " "Destination node printRGB:printRGB_inst\|movementModule:movementModule_inst\|printSprite:spriteGeneric\|new_current_y~5" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/" { { 0 { 0 ""} 0 1035 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563389486092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "printRGB:printRGB_inst\|movementModule:movementModule_inst\|printSprite:spriteGeneric\|new_current_y~6 " "Destination node printRGB:printRGB_inst\|movementModule:movementModule_inst\|printSprite:spriteGeneric\|new_current_y~6" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/" { { 0 { 0 ""} 0 1036 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563389486092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "printRGB:printRGB_inst\|movementModule:movementModule_inst\|printSprite:spriteGeneric\|new_current_y~7 " "Destination node printRGB:printRGB_inst\|movementModule:movementModule_inst\|printSprite:spriteGeneric\|new_current_y~7" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/" { { 0 { 0 ""} 0 1037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563389486092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "printRGB:printRGB_inst\|movementModule:movementModule_inst\|printSprite:spriteGeneric\|new_current_y~8 " "Destination node printRGB:printRGB_inst\|movementModule:movementModule_inst\|printSprite:spriteGeneric\|new_current_y~8" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/" { { 0 { 0 ""} 0 1038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563389486092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1563389486092 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1563389486092 ""}  } { { "Modulos/top.v" "" { Text "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/Modulos/top.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/" { { 0 { 0 ""} 0 2382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563389486092 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1563389486343 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1563389486345 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1563389486345 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1563389486347 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1563389486349 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1563389486351 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1563389486351 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1563389486352 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1563389486406 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1563389486407 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1563389486407 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563389486471 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1563389486554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1563389487564 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563389487884 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1563389487913 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1563389489983 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563389489983 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1563389490293 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X21_Y0 X31_Y10 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X21_Y0 to location X31_Y10" {  } { { "loc" "" { Generic "/home/lablenda2/Documentos/Gabriel_Sa/ConsoleFPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X21_Y0 to location X31_Y10"} { { 12 { 0 ""} 21 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1563389491805 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1563389491805 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1563389494345 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1563389494345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563389494346 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.92 " "Total time spent on timing analysis during the Fitter is 0.92 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1563389494519 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1563389494534 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1563389494824 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1563389494825 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1563389495047 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563389495508 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1292 " "Peak virtual memory: 1292 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563389496350 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 17 15:51:36 2019 " "Processing ended: Wed Jul 17 15:51:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563389496350 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563389496350 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563389496350 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1563389496350 ""}
