// Seed: 1131531786
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  always @(posedge {1,
    id_2
  } or posedge id_4)
  begin
    id_7 <= #id_4 id_1;
  end
  module_0();
endmodule
module module_2 #(
    parameter id_6 = 32'd75,
    parameter id_7 = 32'd95
) (
    input  wire  id_0,
    input  uwire id_1,
    input  tri   id_2,
    output logic id_3,
    input  wor   id_4
);
  initial begin
    id_3 <= 1;
  end
  module_0(); defparam id_6.id_7 = "";
  assign {id_1, id_1, 1} = id_4;
endmodule
