@article{Hisamoto2000_FinFET,
  author    = {D. Hisamoto and W. C. Lee and J. Kedzierski and H. Takeuchi and K. Asano and C. Kuo and E. Anderson and T.-J. King and J. Bokor and C. Hu},
  title     = {FinFET - A Self-Aligned Double-Gate MOSFET Scalable to 20 nm},
  journal   = {IEEE Transactions on Electron Devices},
  volume    = {47},
  number    = {12},
  pages     = {2320--2325},
  year      = {2000},
  doi       = {10.1109/16.887014}
}

@article{Auth2012_FinFET_22nm,
  author    = {C. Auth and et al.},
  title     = {A 22nm High Performance and Low-Power CMOS Technology Featuring Fully-Depleted Tri-Gate Transistors, Self-Aligned Contacts and High Density MIM Capacitors},
  journal   = {IEDM Technical Digest},
  pages     = {33.7.1--33.7.4},
  year      = {2012},
  doi       = {10.1109/IEDM.2012.6479200}
}

@article{Yu2019_Nanosheet,
  author    = {Z. Yu and J. Ryckaert and A. Vandooren and N. Horiguchi},
  title     = {Nanosheet FETs for Sub-5nm Technology Nodes},
  journal   = {IEEE Transactions on Electron Devices},
  volume    = {66},
  number    = {11},
  pages     = {4750--4757},
  year      = {2019},
  doi       = {10.1109/TED.2019.2941191}
}

@article{Horiguchi2022_CFET,
  author    = {N. Horiguchi and A. Vandooren and J. Ryckaert},
  title     = {Complementary FET (CFET) Technology for Advanced CMOS Scaling},
  journal   = {IEDM Technical Digest},
  pages     = {19.1.1--19.1.4},
  year      = {2022},
  doi       = {10.1109/IEDM45625.2022.10019600}
}

@article{Imec2024_IRDS_CFET,
  author    = {IMEC},
  title     = {System-Technology Co-Optimization Beyond 2 nm: CFET and Backside Power Delivery},
  journal   = {IMEC Technology Forum (ITF)},
  year      = {2024},
  note      = {Presentation materials, Leuven, Belgium}
}

@article{IRDS2023_CMOS,
  author    = {IRDS},
  title     = {International Roadmap for Devices and Systems 2023: More Moore Chapter},
  journal   = {IEEE IRDS},
  year      = {2023},
  url       = {https://irds.ieee.org/editions/2023}
}

@article{Wu2020_BPR,
  author    = {Y. Wu and H. Yu and X. Wang and Z. Zhang},
  title     = {Design and Analysis of Backside Power Rail for Advanced Nodes},
  journal   = {IEEE Transactions on Electron Devices},
  volume    = {67},
  number    = {8},
  pages     = {3356--3363},
  year      = {2020},
  doi       = {10.1109/TED.2020.3001174}
}

@article{Chuang2021_BEOL_lowk,
  author    = {H. Chuang and S. Y. Lee},
  title     = {Low-k and Ultra Low-k Dielectrics for BEOL Interconnects},
  journal   = {Microelectronics Reliability},
  volume    = {122},
  pages     = {114118},
  year      = {2021},
  doi       = {10.1016/j.microrel.2021.114118}
}

@article{BSIMCMG2015,
  author    = {X. Guo and W. Zhao and Y. Cheng and C. Hu},
  title     = {BSIM-CMG: A Compact Model for Common Multi-Gate Transistors},
  journal   = {IEEE Transactions on Electron Devices},
  volume    = {62},
  number    = {2},
  pages     = {345--352},
  year      = {2015},
  doi       = {10.1109/TED.2014.2371436}
}

@article{BSIMGroup2023_CMGupdate,
  author    = {BSIM Group, UC Berkeley},
  title     = {BSIM-CMG 111.2.1 Model User Manual},
  year      = {2023},
  url       = {https://bsim.berkeley.edu/models/bsimcmg}
}

@article{Sohn2021_Thermal,
  author    = {J. Sohn and N. Kim and D. Lee},
  title     = {Thermal Symmetry and Self-Heating in Nanosheet and CFET Devices},
  journal   = {IEEE Electron Device Letters},
  volume    = {42},
  number    = {9},
  pages     = {1305--1308},
  year      = {2021},
  doi       = {10.1109/LED.2021.3091221}
}

@article{ITRS2015,
  author    = {ITRS},
  title     = {International Technology Roadmap for Semiconductors 2.0: 2015 Edition},
  journal   = {ITRS Reports},
  year      = {2015},
  url       = {https://irds.ieee.org/editions/2015}
}

@article{Nikon2019_EUV,
  author    = {H. Nakano and K. Shibata},
  title     = {Progress and Challenges in EUV Lithography for Sub-5nm Technology},
  journal   = {Journal of Photopolymer Science and Technology},
  volume    = {32},
  number    = {6},
  pages     = {731--740},
  year      = {2019},
  doi       = {10.2494/photopolymer.32.731}
}

@article{Hu2018_HKMG,
  author    = {C. Hu and Y. Taur},
  title     = {High-k/Metal Gate Integration in Advanced CMOS},
  journal   = {IEEE Transactions on Electron Devices},
  volume    = {65},
  number    = {1},
  pages     = {12--22},
  year      = {2018},
  doi       = {10.1109/TED.2017.2764009}
}

@article{Intel2021_TGLP,
  author    = {Intel Corporation},
  title     = {Intel 4 and Intel 3 Process Technology Overview: PowerVia and RibbonFET},
  journal   = {Intel Technology Journal},
  year      = {2021},
  note      = {Public whitepaper, https://www.intel.com}
}

@article{Samsung2022_GAA_3nm,
  author    = {Samsung Electronics},
  title     = {3nm Gate-All-Around Process Technology with Multi-Bridge-Channel FET (MBCFET)},
  journal   = {Samsung Foundry Forum},
  year      = {2022},
  note      = {Process technology announcement, Seoul}
}

@article{King2006_DoubleGate,
  author    = {T.-J. King Liu},
  title     = {CMOS Transistor Scaling Past 32nm and the Future of Double-Gate Devices},
  journal   = {IEDM Tutorial Notes},
  year      = {2006}
}

@article{Choi2021_Reliability,
  author    = {K. Choi and D. Lim and J. Park},
  title     = {Reliability-Aware Device Design for Nanosheet and CFET Structures},
  journal   = {Microelectronics Reliability},
  volume    = {126},
  pages     = {114282},
  year      = {2021},
  doi       = {10.1016/j.microrel.2021.114282}
}

@article{Yang2020_AIcooptimization,
  author    = {J. Yang and Y. Kim and N. Lee},
  title     = {AI-Assisted Process and Design Co-Optimization for 3D CMOS},
  journal   = {IEEE Transactions on Semiconductor Manufacturing},
  volume    = {33},
  number    = {4},
  pages     = {512--519},
  year      = {2020},
  doi       = {10.1109/TSM.2020.3030034}
}

@article{IMEC2024_BeyondCMOS,
  author    = {IMEC Research Center},
  title     = {Beyond-CMOS Device Architectures and Integration Pathways},
  journal   = {IMEC ITF Japan 2024 Proceedings},
  year      = {2024}
}
