Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Nov  5 09:38:42 2024
| Host         : nartix running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    18          
TIMING-18  Warning           Missing input or output delay  41          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (14)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: seven_segment_controller/ttf_clock_divider/genblk1[0].t_flip_flop/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seven_segment_controller/ttf_clock_divider/genblk1[10].t_flip_flop/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seven_segment_controller/ttf_clock_divider/genblk1[11].t_flip_flop/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seven_segment_controller/ttf_clock_divider/genblk1[12].t_flip_flop/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seven_segment_controller/ttf_clock_divider/genblk1[13].t_flip_flop/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seven_segment_controller/ttf_clock_divider/genblk1[14].t_flip_flop/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seven_segment_controller/ttf_clock_divider/genblk1[15].t_flip_flop/q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seven_segment_controller/ttf_clock_divider/genblk1[16].t_flip_flop/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seven_segment_controller/ttf_clock_divider/genblk1[1].t_flip_flop/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seven_segment_controller/ttf_clock_divider/genblk1[2].t_flip_flop/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seven_segment_controller/ttf_clock_divider/genblk1[3].t_flip_flop/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seven_segment_controller/ttf_clock_divider/genblk1[4].t_flip_flop/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seven_segment_controller/ttf_clock_divider/genblk1[5].t_flip_flop/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seven_segment_controller/ttf_clock_divider/genblk1[6].t_flip_flop/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seven_segment_controller/ttf_clock_divider/genblk1[7].t_flip_flop/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seven_segment_controller/ttf_clock_divider/genblk1[8].t_flip_flop/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seven_segment_controller/ttf_clock_divider/genblk1[9].t_flip_flop/q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.041        0.000                      0                   25        0.290        0.000                      0                   25        4.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.041        0.000                      0                   25        0.290        0.000                      0                   25        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.290ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.041ns  (required time - arrival time)
  Source:                 b_memory/memory_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_memory/memory_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 1.304ns (26.486%)  route 3.619ns (73.514%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.618     5.139    b_memory/clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  b_memory/memory_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  b_memory/memory_reg[0]/Q
                         net (fo=13, routed)          1.602     7.197    a_memory/memory_reg[7]_1[0]
    SLICE_X3Y32          LUT6 (Prop_lut6_I4_O)        0.124     7.321 r  a_memory/memory[3]_i_7/O
                         net (fo=3, routed)           0.618     7.939    a_memory/subtractor/ripple_borrow_2
    SLICE_X4Y31          LUT3 (Prop_lut3_I2_O)        0.150     8.089 r  a_memory/memory[4]_i_7/O
                         net (fo=1, routed)           0.436     8.525    a_memory/subtractor/ripple_borrow_3
    SLICE_X4Y31          LUT5 (Prop_lut5_I0_O)        0.326     8.851 r  a_memory/memory[4]_i_6/O
                         net (fo=1, routed)           0.302     9.154    a_memory/memory[4]_i_6_n_0
    SLICE_X4Y32          LUT5 (Prop_lut5_I4_O)        0.124     9.278 r  a_memory/memory[4]_i_4/O
                         net (fo=1, routed)           0.661     9.939    a_memory/memory[4]_i_4_n_0
    SLICE_X4Y32          LUT5 (Prop_lut5_I4_O)        0.124    10.063 r  a_memory/memory[4]_i_1/O
                         net (fo=1, routed)           0.000    10.063    y_memory/D[4]
    SLICE_X4Y32          FDCE                                         r  y_memory/memory_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.509    14.850    y_memory/clk_IBUF_BUFG
    SLICE_X4Y32          FDCE                                         r  y_memory/memory_reg[4]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X4Y32          FDCE (Setup_fdce_C_D)        0.029    15.104    y_memory/memory_reg[4]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -10.063    
  -------------------------------------------------------------------
                         slack                                  5.041    

Slack (MET) :             5.204ns  (required time - arrival time)
  Source:                 a_memory/memory_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_memory/memory_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 1.479ns (31.061%)  route 3.283ns (68.939%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.627     5.148    a_memory/clk_IBUF_BUFG
    SLICE_X4Y33          FDCE                                         r  a_memory/memory_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDCE (Prop_fdce_C_Q)         0.419     5.567 r  a_memory/memory_reg[1]/Q
                         net (fo=21, routed)          1.367     6.934    a_memory/led_OBUF[1]
    SLICE_X2Y29          LUT4 (Prop_lut4_I2_O)        0.299     7.233 r  a_memory/memory[7]_i_19/O
                         net (fo=1, routed)           0.000     7.233    a_memory/memory[7]_i_19_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.746 f  a_memory/memory_reg[7]_i_8/CO[3]
                         net (fo=7, routed)           1.326     9.072    a_memory/sel
    SLICE_X2Y30          LUT6 (Prop_lut6_I0_O)        0.124     9.196 r  a_memory/memory[3]_i_3/O
                         net (fo=1, routed)           0.590     9.786    a_memory/memory[3]_i_3_n_0
    SLICE_X4Y30          LUT5 (Prop_lut5_I2_O)        0.124     9.910 r  a_memory/memory[3]_i_1/O
                         net (fo=1, routed)           0.000     9.910    y_memory/D[3]
    SLICE_X4Y30          FDCE                                         r  y_memory/memory_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.506    14.847    y_memory/clk_IBUF_BUFG
    SLICE_X4Y30          FDCE                                         r  y_memory/memory_reg[3]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y30          FDCE (Setup_fdce_C_D)        0.029    15.114    y_memory/memory_reg[3]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                  5.204    

Slack (MET) :             5.233ns  (required time - arrival time)
  Source:                 b_memory/memory_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_memory/memory_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 1.076ns (22.742%)  route 3.655ns (77.258%))
  Logic Levels:           5  (LUT5=4 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.618     5.139    b_memory/clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  b_memory/memory_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  b_memory/memory_reg[0]/Q
                         net (fo=13, routed)          1.602     7.197    a_memory/memory_reg[7]_1[0]
    SLICE_X3Y32          LUT6 (Prop_lut6_I4_O)        0.124     7.321 r  a_memory/memory[3]_i_7/O
                         net (fo=3, routed)           0.618     7.939    a_memory/subtractor/ripple_borrow_2
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     8.063 r  a_memory/memory[7]_i_25/O
                         net (fo=3, routed)           0.588     8.651    a_memory/subtractor/ripple_borrow_4
    SLICE_X3Y32          LUT5 (Prop_lut5_I0_O)        0.124     8.775 r  a_memory/memory[5]_i_6/O
                         net (fo=1, routed)           0.445     9.220    a_memory/memory[5]_i_6_n_0
    SLICE_X5Y32          LUT5 (Prop_lut5_I4_O)        0.124     9.344 r  a_memory/memory[5]_i_4/O
                         net (fo=1, routed)           0.403     9.747    a_memory/memory[5]_i_4_n_0
    SLICE_X5Y32          LUT5 (Prop_lut5_I4_O)        0.124     9.871 r  a_memory/memory[5]_i_1/O
                         net (fo=1, routed)           0.000     9.871    y_memory/D[5]
    SLICE_X5Y32          FDCE                                         r  y_memory/memory_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.509    14.850    y_memory/clk_IBUF_BUFG
    SLICE_X5Y32          FDCE                                         r  y_memory/memory_reg[5]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X5Y32          FDCE (Setup_fdce_C_D)        0.029    15.104    y_memory/memory_reg[5]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                  5.233    

Slack (MET) :             5.359ns  (required time - arrival time)
  Source:                 a_memory/memory_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_memory/memory_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 1.479ns (32.185%)  route 3.116ns (67.815%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.627     5.148    a_memory/clk_IBUF_BUFG
    SLICE_X4Y33          FDCE                                         r  a_memory/memory_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDCE (Prop_fdce_C_Q)         0.419     5.567 r  a_memory/memory_reg[1]/Q
                         net (fo=21, routed)          1.367     6.934    a_memory/led_OBUF[1]
    SLICE_X2Y29          LUT4 (Prop_lut4_I2_O)        0.299     7.233 r  a_memory/memory[7]_i_19/O
                         net (fo=1, routed)           0.000     7.233    a_memory/memory[7]_i_19_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.746 f  a_memory/memory_reg[7]_i_8/CO[3]
                         net (fo=7, routed)           1.454     9.200    a_memory/sel
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.124     9.324 r  a_memory/memory[6]_i_3/O
                         net (fo=1, routed)           0.295     9.620    a_memory/memory[6]_i_3_n_0
    SLICE_X3Y30          LUT5 (Prop_lut5_I2_O)        0.124     9.744 r  a_memory/memory[6]_i_1/O
                         net (fo=1, routed)           0.000     9.744    y_memory/D[6]
    SLICE_X3Y30          FDCE                                         r  y_memory/memory_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.508    14.849    y_memory/clk_IBUF_BUFG
    SLICE_X3Y30          FDCE                                         r  y_memory/memory_reg[6]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y30          FDCE (Setup_fdce_C_D)        0.029    15.103    y_memory/memory_reg[6]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -9.744    
  -------------------------------------------------------------------
                         slack                                  5.359    

Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 b_memory/memory_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_memory/memory_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.693ns  (logic 1.397ns (29.765%)  route 3.296ns (70.235%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.618     5.139    b_memory/clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  b_memory/memory_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  b_memory/memory_reg[0]/Q
                         net (fo=13, routed)          1.055     6.650    b_memory/memory_reg[7]_1[0]
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.124     6.774 f  b_memory/memory[0]_i_5/O
                         net (fo=2, routed)           0.960     7.734    b_memory/memory[0]_i_5_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I3_O)        0.124     7.858 f  b_memory/memory[7]_i_9/O
                         net (fo=8, routed)           0.992     8.850    b_memory/cmp_i1
    SLICE_X2Y28          LUT5 (Prop_lut5_I4_O)        0.153     9.003 r  b_memory/memory[0]_i_4/O
                         net (fo=1, routed)           0.289     9.293    b_memory/memory[0]_i_4_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.331     9.624 r  b_memory/memory[0]_i_2__0/O
                         net (fo=1, routed)           0.000     9.624    b_memory/memory[0]_i_2__0_n_0
    SLICE_X2Y28          MUXF7 (Prop_muxf7_I0_O)      0.209     9.833 r  b_memory/memory_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     9.833    y_memory/D[0]
    SLICE_X2Y28          FDCE                                         r  y_memory/memory_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.507    14.848    y_memory/clk_IBUF_BUFG
    SLICE_X2Y28          FDCE                                         r  y_memory/memory_reg[0]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X2Y28          FDCE (Setup_fdce_C_D)        0.113    15.200    y_memory/memory_reg[0]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                          -9.833    
  -------------------------------------------------------------------
                         slack                                  5.367    

Slack (MET) :             5.605ns  (required time - arrival time)
  Source:                 b_memory/memory_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_memory/memory_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 1.076ns (24.687%)  route 3.283ns (75.313%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.618     5.139    b_memory/clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  b_memory/memory_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  b_memory/memory_reg[0]/Q
                         net (fo=13, routed)          1.602     7.197    a_memory/memory_reg[7]_1[0]
    SLICE_X3Y32          LUT6 (Prop_lut6_I4_O)        0.124     7.321 r  a_memory/memory[3]_i_7/O
                         net (fo=3, routed)           0.618     7.939    a_memory/subtractor/ripple_borrow_2
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     8.063 r  a_memory/memory[7]_i_25/O
                         net (fo=3, routed)           0.591     8.654    a_memory/subtractor/ripple_borrow_4
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.124     8.778 r  a_memory/memory[7]_i_10/O
                         net (fo=1, routed)           0.149     8.927    a_memory/memory[7]_i_10_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I3_O)        0.124     9.051 r  a_memory/memory[7]_i_5/O
                         net (fo=1, routed)           0.323     9.374    a_memory/memory[7]_i_5_n_0
    SLICE_X4Y30          LUT5 (Prop_lut5_I4_O)        0.124     9.498 r  a_memory/memory[7]_i_2/O
                         net (fo=1, routed)           0.000     9.498    y_memory/D[7]
    SLICE_X4Y30          FDCE                                         r  y_memory/memory_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.506    14.847    y_memory/clk_IBUF_BUFG
    SLICE_X4Y30          FDCE                                         r  y_memory/memory_reg[7]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y30          FDCE (Setup_fdce_C_D)        0.031    15.103    y_memory/memory_reg[7]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -9.498    
  -------------------------------------------------------------------
                         slack                                  5.605    

Slack (MET) :             5.650ns  (required time - arrival time)
  Source:                 a_memory/memory_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_memory/memory_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 1.479ns (34.262%)  route 2.838ns (65.738%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.627     5.148    a_memory/clk_IBUF_BUFG
    SLICE_X4Y33          FDCE                                         r  a_memory/memory_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDCE (Prop_fdce_C_Q)         0.419     5.567 r  a_memory/memory_reg[1]/Q
                         net (fo=21, routed)          1.367     6.934    a_memory/led_OBUF[1]
    SLICE_X2Y29          LUT4 (Prop_lut4_I2_O)        0.299     7.233 r  a_memory/memory[7]_i_19/O
                         net (fo=1, routed)           0.000     7.233    a_memory/memory[7]_i_19_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.746 f  a_memory/memory_reg[7]_i_8/CO[3]
                         net (fo=7, routed)           1.317     9.063    a_memory/sel
    SLICE_X5Y31          LUT6 (Prop_lut6_I0_O)        0.124     9.187 r  a_memory/memory[1]_i_3/O
                         net (fo=1, routed)           0.154     9.341    a_memory/memory[1]_i_3_n_0
    SLICE_X5Y31          LUT5 (Prop_lut5_I2_O)        0.124     9.465 r  a_memory/memory[1]_i_1/O
                         net (fo=1, routed)           0.000     9.465    y_memory/D[1]
    SLICE_X5Y31          FDCE                                         r  y_memory/memory_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.507    14.848    y_memory/clk_IBUF_BUFG
    SLICE_X5Y31          FDCE                                         r  y_memory/memory_reg[1]/C
                         clock pessimism              0.273    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X5Y31          FDCE (Setup_fdce_C_D)        0.029    15.115    y_memory/memory_reg[1]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -9.465    
  -------------------------------------------------------------------
                         slack                                  5.650    

Slack (MET) :             5.931ns  (required time - arrival time)
  Source:                 a_memory/memory_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_memory/memory_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 1.479ns (36.301%)  route 2.595ns (63.699%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.627     5.148    a_memory/clk_IBUF_BUFG
    SLICE_X4Y33          FDCE                                         r  a_memory/memory_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDCE (Prop_fdce_C_Q)         0.419     5.567 r  a_memory/memory_reg[1]/Q
                         net (fo=21, routed)          1.367     6.934    a_memory/led_OBUF[1]
    SLICE_X2Y29          LUT4 (Prop_lut4_I2_O)        0.299     7.233 r  a_memory/memory[7]_i_19/O
                         net (fo=1, routed)           0.000     7.233    a_memory/memory[7]_i_19_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.746 f  a_memory/memory_reg[7]_i_8/CO[3]
                         net (fo=7, routed)           1.064     8.810    a_memory/sel
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.124     8.934 r  a_memory/memory[2]_i_3/O
                         net (fo=1, routed)           0.165     9.099    a_memory/memory[2]_i_3_n_0
    SLICE_X2Y32          LUT5 (Prop_lut5_I2_O)        0.124     9.223 r  a_memory/memory[2]_i_1/O
                         net (fo=1, routed)           0.000     9.223    y_memory/D[2]
    SLICE_X2Y32          FDCE                                         r  y_memory/memory_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.511    14.852    y_memory/clk_IBUF_BUFG
    SLICE_X2Y32          FDCE                                         r  y_memory/memory_reg[2]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X2Y32          FDCE (Setup_fdce_C_D)        0.077    15.154    y_memory/memory_reg[2]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -9.223    
  -------------------------------------------------------------------
                         slack                                  5.931    

Slack (MET) :             7.162ns  (required time - arrival time)
  Source:                 a_memory/memory_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a_memory/memory_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 0.870ns (34.152%)  route 1.677ns (65.848%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.627     5.148    a_memory/clk_IBUF_BUFG
    SLICE_X4Y33          FDCE                                         r  a_memory/memory_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDCE (Prop_fdce_C_Q)         0.419     5.567 r  a_memory/memory_reg[1]/Q
                         net (fo=21, routed)          0.834     6.401    b_memory/led_OBUF[1]
    SLICE_X5Y33          LUT6 (Prop_lut6_I2_O)        0.299     6.700 r  b_memory/memory[1]_i_2__0/O
                         net (fo=1, routed)           0.497     7.198    a_memory/a_in[1]
    SLICE_X4Y33          LUT4 (Prop_lut4_I3_O)        0.152     7.350 r  a_memory/memory[1]_i_1__1/O
                         net (fo=1, routed)           0.346     7.696    a_memory/memory[1]_i_1__1_n_0
    SLICE_X4Y33          FDCE                                         r  a_memory/memory_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.510    14.851    a_memory/clk_IBUF_BUFG
    SLICE_X4Y33          FDCE                                         r  a_memory/memory_reg[1]/C
                         clock pessimism              0.297    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X4Y33          FDCE (Setup_fdce_C_D)       -0.255    14.858    a_memory/memory_reg[1]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                  7.162    

Slack (MET) :             7.597ns  (required time - arrival time)
  Source:                 b_memory/memory_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a_memory/memory_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.704ns (29.843%)  route 1.655ns (70.157%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.624     5.145    b_memory/clk_IBUF_BUFG
    SLICE_X3Y28          FDCE                                         r  b_memory/memory_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  b_memory/memory_reg[7]/Q
                         net (fo=10, routed)          1.493     7.095    b_memory/memory_reg[7]_1[7]
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.124     7.219 r  b_memory/memory[7]_i_2__0/O
                         net (fo=1, routed)           0.162     7.380    a_memory/a_in[7]
    SLICE_X4Y29          LUT4 (Prop_lut4_I3_O)        0.124     7.504 r  a_memory/memory[7]_i_1__1/O
                         net (fo=1, routed)           0.000     7.504    a_memory/memory[7]_i_1__1_n_0
    SLICE_X4Y29          FDCE                                         r  a_memory/memory_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.506    14.847    a_memory/clk_IBUF_BUFG
    SLICE_X4Y29          FDCE                                         r  a_memory/memory_reg[7]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y29          FDCE (Setup_fdce_C_D)        0.029    15.101    a_memory/memory_reg[7]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -7.504    
  -------------------------------------------------------------------
                         slack                                  7.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 b_memory/memory_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_memory/memory_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.844%)  route 0.195ns (51.156%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.589     1.472    b_memory/clk_IBUF_BUFG
    SLICE_X3Y32          FDCE                                         r  b_memory/memory_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  b_memory/memory_reg[3]/Q
                         net (fo=13, routed)          0.195     1.808    a_memory/memory_reg[7]_1[3]
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.045     1.853 r  a_memory/memory[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.853    b_memory/memory_reg[3]_0
    SLICE_X3Y32          FDCE                                         r  b_memory/memory_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.858     1.985    b_memory/clk_IBUF_BUFG
    SLICE_X3Y32          FDCE                                         r  b_memory/memory_reg[3]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X3Y32          FDCE (Hold_fdce_C_D)         0.091     1.563    b_memory/memory_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 b_memory/memory_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_memory/memory_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.588     1.471    b_memory/clk_IBUF_BUFG
    SLICE_X0Y31          FDCE                                         r  b_memory/memory_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  b_memory/memory_reg[2]/Q
                         net (fo=12, routed)          0.197     1.809    a_memory/memory_reg[7]_1[2]
    SLICE_X0Y31          LUT6 (Prop_lut6_I3_O)        0.045     1.854 r  a_memory/memory[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.854    b_memory/memory_reg[2]_1
    SLICE_X0Y31          FDCE                                         r  b_memory/memory_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.857     1.984    b_memory/clk_IBUF_BUFG
    SLICE_X0Y31          FDCE                                         r  b_memory/memory_reg[2]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X0Y31          FDCE (Hold_fdce_C_D)         0.091     1.562    b_memory/memory_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 a_memory/memory_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_memory/memory_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.250ns (55.724%)  route 0.199ns (44.276%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.585     1.468    a_memory/clk_IBUF_BUFG
    SLICE_X3Y28          FDCE                                         r  a_memory/memory_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  a_memory/memory_reg[0]/Q
                         net (fo=21, routed)          0.199     1.808    b_memory/led_OBUF[0]
    SLICE_X2Y28          LUT5 (Prop_lut5_I4_O)        0.045     1.853 r  b_memory/memory[0]_i_3/O
                         net (fo=1, routed)           0.000     1.853    b_memory/memory[0]_i_3_n_0
    SLICE_X2Y28          MUXF7 (Prop_muxf7_I1_O)      0.064     1.917 r  b_memory/memory_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.917    y_memory/D[0]
    SLICE_X2Y28          FDCE                                         r  y_memory/memory_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.854     1.981    y_memory/clk_IBUF_BUFG
    SLICE_X2Y28          FDCE                                         r  y_memory/memory_reg[0]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X2Y28          FDCE (Hold_fdce_C_D)         0.134     1.615    y_memory/memory_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 b_memory/memory_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_memory/memory_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.343%)  route 0.207ns (52.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.587     1.470    b_memory/clk_IBUF_BUFG
    SLICE_X1Y30          FDCE                                         r  b_memory/memory_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  b_memory/memory_reg[6]/Q
                         net (fo=12, routed)          0.207     1.818    a_memory/memory_reg[7]_1[6]
    SLICE_X1Y30          LUT6 (Prop_lut6_I3_O)        0.045     1.863 r  a_memory/memory[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.863    b_memory/memory_reg[6]_0
    SLICE_X1Y30          FDCE                                         r  b_memory/memory_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.856     1.983    b_memory/clk_IBUF_BUFG
    SLICE_X1Y30          FDCE                                         r  b_memory/memory_reg[6]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X1Y30          FDCE (Hold_fdce_C_D)         0.091     1.561    b_memory/memory_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 a_memory/memory_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a_memory/memory_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.506%)  route 0.213ns (50.494%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.586     1.469    a_memory/clk_IBUF_BUFG
    SLICE_X6Y31          FDCE                                         r  a_memory/memory_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDCE (Prop_fdce_C_Q)         0.164     1.633 r  a_memory/memory_reg[3]/Q
                         net (fo=19, routed)          0.213     1.846    a_memory/led_OBUF[3]
    SLICE_X6Y31          LUT4 (Prop_lut4_I0_O)        0.045     1.891 r  a_memory/memory[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.891    a_memory/memory[3]_i_1__1_n_0
    SLICE_X6Y31          FDCE                                         r  a_memory/memory_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.855     1.982    a_memory/clk_IBUF_BUFG
    SLICE_X6Y31          FDCE                                         r  a_memory/memory_reg[3]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X6Y31          FDCE (Hold_fdce_C_D)         0.120     1.589    a_memory/memory_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 a_memory/memory_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a_memory/memory_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.922%)  route 0.210ns (53.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.588     1.471    a_memory/clk_IBUF_BUFG
    SLICE_X4Y33          FDCE                                         r  a_memory/memory_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  a_memory/memory_reg[2]/Q
                         net (fo=19, routed)          0.210     1.823    a_memory/led_OBUF[2]
    SLICE_X4Y33          LUT4 (Prop_lut4_I0_O)        0.045     1.868 r  a_memory/memory[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.868    a_memory/memory[2]_i_1__1_n_0
    SLICE_X4Y33          FDCE                                         r  a_memory/memory_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.857     1.984    a_memory/clk_IBUF_BUFG
    SLICE_X4Y33          FDCE                                         r  a_memory/memory_reg[2]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X4Y33          FDCE (Hold_fdce_C_D)         0.091     1.562    a_memory/memory_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 a_memory/memory_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a_memory/memory_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.562%)  route 0.221ns (51.438%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.587     1.470    a_memory/clk_IBUF_BUFG
    SLICE_X2Y30          FDCE                                         r  a_memory/memory_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.164     1.634 r  a_memory/memory_reg[6]/Q
                         net (fo=16, routed)          0.221     1.856    a_memory/led_OBUF[6]
    SLICE_X2Y30          LUT4 (Prop_lut4_I0_O)        0.045     1.901 r  a_memory/memory[6]_i_1__1/O
                         net (fo=1, routed)           0.000     1.901    a_memory/memory[6]_i_1__1_n_0
    SLICE_X2Y30          FDCE                                         r  a_memory/memory_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.856     1.983    a_memory/clk_IBUF_BUFG
    SLICE_X2Y30          FDCE                                         r  a_memory/memory_reg[6]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X2Y30          FDCE (Hold_fdce_C_D)         0.121     1.591    a_memory/memory_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 b_memory/memory_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_memory/memory_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.209ns (48.517%)  route 0.222ns (51.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.587     1.470    b_memory/clk_IBUF_BUFG
    SLICE_X2Y30          FDCE                                         r  b_memory/memory_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.164     1.634 r  b_memory/memory_reg[5]/Q
                         net (fo=13, routed)          0.222     1.856    a_memory/memory_reg[7]_1[5]
    SLICE_X2Y30          LUT6 (Prop_lut6_I3_O)        0.045     1.901 r  a_memory/memory[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.901    b_memory/memory_reg[5]_0
    SLICE_X2Y30          FDCE                                         r  b_memory/memory_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.856     1.983    b_memory/clk_IBUF_BUFG
    SLICE_X2Y30          FDCE                                         r  b_memory/memory_reg[5]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X2Y30          FDCE (Hold_fdce_C_D)         0.120     1.590    b_memory/memory_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 y_memory/memory_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a_memory/memory_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.231ns (55.689%)  route 0.184ns (44.311%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.585     1.468    y_memory/clk_IBUF_BUFG
    SLICE_X4Y30          FDCE                                         r  y_memory/memory_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  y_memory/memory_reg[7]/Q
                         net (fo=2, routed)           0.125     1.734    b_memory/Q[7]
    SLICE_X4Y29          LUT6 (Prop_lut6_I1_O)        0.045     1.779 r  b_memory/memory[7]_i_2__0/O
                         net (fo=1, routed)           0.059     1.838    a_memory/a_in[7]
    SLICE_X4Y29          LUT4 (Prop_lut4_I3_O)        0.045     1.883 r  a_memory/memory[7]_i_1__1/O
                         net (fo=1, routed)           0.000     1.883    a_memory/memory[7]_i_1__1_n_0
    SLICE_X4Y29          FDCE                                         r  a_memory/memory_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.853     1.980    a_memory/clk_IBUF_BUFG
    SLICE_X4Y29          FDCE                                         r  a_memory/memory_reg[7]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X4Y29          FDCE (Hold_fdce_C_D)         0.091     1.572    a_memory/memory_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 a_memory/memory_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_memory/memory_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.574%)  route 0.231ns (55.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.585     1.468    a_memory/clk_IBUF_BUFG
    SLICE_X3Y28          FDCE                                         r  a_memory/memory_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  a_memory/memory_reg[0]/Q
                         net (fo=21, routed)          0.231     1.840    a_memory/led_OBUF[0]
    SLICE_X0Y25          LUT6 (Prop_lut6_I2_O)        0.045     1.885 r  a_memory/memory[0]_i_1/O
                         net (fo=1, routed)           0.000     1.885    b_memory/memory_reg[0]_1
    SLICE_X0Y25          FDCE                                         r  b_memory/memory_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.850     1.977    b_memory/clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  b_memory/memory_reg[0]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X0Y25          FDCE (Hold_fdce_C_D)         0.091     1.569    b_memory/memory_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.316    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y28    a_memory/memory_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y33    a_memory/memory_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y33    a_memory/memory_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y31    a_memory/memory_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y30    a_memory/memory_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y31    a_memory/memory_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y30    a_memory/memory_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y29    a_memory/memory_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y25    b_memory/memory_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y28    a_memory/memory_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y28    a_memory/memory_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33    a_memory/memory_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33    a_memory/memory_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33    a_memory/memory_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33    a_memory/memory_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y31    a_memory/memory_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y31    a_memory/memory_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y30    a_memory/memory_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y30    a_memory/memory_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y28    a_memory/memory_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y28    a_memory/memory_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33    a_memory/memory_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33    a_memory/memory_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33    a_memory/memory_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33    a_memory/memory_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y31    a_memory/memory_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y31    a_memory/memory_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y30    a_memory/memory_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y30    a_memory/memory_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.936ns  (logic 5.476ns (42.334%)  route 7.460ns (57.666%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=34, routed)          2.593     4.056    y_memory/sw_IBUF[2]
    SLICE_X4Y30          LUT5 (Prop_lut5_I4_O)        0.124     4.180 r  y_memory/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.957     5.137    y_memory/seven_segment_controller/seven_segment_decoder/selected__22[2]
    SLICE_X7Y29          LUT4 (Prop_lut4_I2_O)        0.154     5.291 r  y_memory/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.910     9.201    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734    12.936 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.936    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.526ns  (logic 5.456ns (43.560%)  route 7.070ns (56.440%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=34, routed)          2.593     4.056    y_memory/sw_IBUF[2]
    SLICE_X4Y30          LUT5 (Prop_lut5_I4_O)        0.124     4.180 r  y_memory/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.959     5.139    y_memory/seven_segment_controller/seven_segment_decoder/selected__22[2]
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.150     5.289 r  y_memory/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.519     8.808    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.719    12.526 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.526    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.518ns  (logic 5.247ns (41.914%)  route 7.271ns (58.086%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=34, routed)          2.593     4.056    y_memory/sw_IBUF[2]
    SLICE_X4Y30          LUT5 (Prop_lut5_I4_O)        0.124     4.180 r  y_memory/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.957     5.137    y_memory/seven_segment_controller/seven_segment_decoder/selected__22[2]
    SLICE_X7Y29          LUT4 (Prop_lut4_I3_O)        0.124     5.261 r  y_memory/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.722     8.983    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.518 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.518    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.377ns  (logic 5.216ns (42.145%)  route 7.161ns (57.855%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=34, routed)          2.593     4.056    y_memory/sw_IBUF[2]
    SLICE_X4Y30          LUT5 (Prop_lut5_I4_O)        0.124     4.180 r  y_memory/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.959     5.139    y_memory/seven_segment_controller/seven_segment_decoder/selected__22[2]
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.124     5.263 r  y_memory/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.609     8.872    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    12.377 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.377    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.351ns  (logic 5.241ns (42.435%)  route 7.110ns (57.565%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=34, routed)          2.593     4.056    y_memory/sw_IBUF[2]
    SLICE_X4Y30          LUT5 (Prop_lut5_I4_O)        0.124     4.180 r  y_memory/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.988     5.169    y_memory/seven_segment_controller/seven_segment_decoder/selected__22[2]
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.124     5.293 r  y_memory/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.529     8.821    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.351 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.351    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.297ns  (logic 5.221ns (42.456%)  route 7.076ns (57.544%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=46, routed)          2.400     3.853    y_memory/sw_IBUF[0]
    SLICE_X5Y29          LUT5 (Prop_lut5_I4_O)        0.124     3.977 r  y_memory/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.959     4.936    y_memory/seven_segment_controller/seven_segment_decoder/selected__22[0]
    SLICE_X7Y30          LUT4 (Prop_lut4_I3_O)        0.124     5.060 r  y_memory/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.717     8.777    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.297 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.297    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.132ns  (logic 5.483ns (45.200%)  route 6.648ns (54.800%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=34, routed)          2.593     4.056    y_memory/sw_IBUF[2]
    SLICE_X4Y30          LUT5 (Prop_lut5_I4_O)        0.124     4.180 r  y_memory/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.988     5.169    y_memory/seven_segment_controller/seven_segment_decoder/selected__22[2]
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.152     5.321 r  y_memory/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.067     8.388    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    12.132 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.132    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_controller/seven_segment_scanner/selected_anode_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.674ns  (logic 4.371ns (50.392%)  route 4.303ns (49.608%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE                         0.000     0.000 r  seven_segment_controller/seven_segment_scanner/selected_anode_reg[1]/C
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  seven_segment_controller/seven_segment_scanner/selected_anode_reg[1]/Q
                         net (fo=9, routed)           0.838     1.356    seven_segment_controller/seven_segment_scanner/Q[1]
    SLICE_X6Y30          LUT2 (Prop_lut2_I0_O)        0.146     1.502 r  seven_segment_controller/seven_segment_scanner/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.465     4.967    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.707     8.674 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.674    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_controller/seven_segment_scanner/selected_anode_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.492ns  (logic 4.393ns (51.732%)  route 4.099ns (48.268%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE                         0.000     0.000 r  seven_segment_controller/seven_segment_scanner/selected_anode_reg[0]/C
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  seven_segment_controller/seven_segment_scanner/selected_anode_reg[0]/Q
                         net (fo=10, routed)          0.655     1.173    seven_segment_controller/seven_segment_scanner/Q[0]
    SLICE_X7Y27          LUT2 (Prop_lut2_I0_O)        0.150     1.323 r  seven_segment_controller/seven_segment_scanner/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.443     4.767    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725     8.492 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.492    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_controller/seven_segment_scanner/selected_anode_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.239ns  (logic 4.141ns (50.263%)  route 4.098ns (49.737%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE                         0.000     0.000 r  seven_segment_controller/seven_segment_scanner/selected_anode_reg[0]/C
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  seven_segment_controller/seven_segment_scanner/selected_anode_reg[0]/Q
                         net (fo=10, routed)          0.655     1.173    seven_segment_controller/seven_segment_scanner/Q[0]
    SLICE_X7Y27          LUT2 (Prop_lut2_I1_O)        0.124     1.297 r  seven_segment_controller/seven_segment_scanner/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.442     4.740    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     8.239 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.239    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seven_segment_controller/ttf_clock_divider/genblk1[12].t_flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_segment_controller/ttf_clock_divider/genblk1[12].t_flip_flop/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE                         0.000     0.000 r  seven_segment_controller/ttf_clock_divider/genblk1[12].t_flip_flop/q_reg/C
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  seven_segment_controller/ttf_clock_divider/genblk1[12].t_flip_flop/q_reg/Q
                         net (fo=2, routed)           0.168     0.309    seven_segment_controller/ttf_clock_divider/genblk1[12].t_flip_flop/q_reg_0
    SLICE_X7Y25          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  seven_segment_controller/ttf_clock_divider/genblk1[12].t_flip_flop/q_i_1__11/O
                         net (fo=1, routed)           0.000     0.354    seven_segment_controller/ttf_clock_divider/genblk1[12].t_flip_flop/q_i_1__11_n_0
    SLICE_X7Y25          FDCE                                         r  seven_segment_controller/ttf_clock_divider/genblk1[12].t_flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_controller/ttf_clock_divider/genblk1[16].t_flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_segment_controller/ttf_clock_divider/genblk1[16].t_flip_flop/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDCE                         0.000     0.000 r  seven_segment_controller/ttf_clock_divider/genblk1[16].t_flip_flop/q_reg/C
    SLICE_X5Y26          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  seven_segment_controller/ttf_clock_divider/genblk1[16].t_flip_flop/q_reg/Q
                         net (fo=3, routed)           0.168     0.309    seven_segment_controller/ttf_clock_divider/genblk1[16].t_flip_flop/CLK
    SLICE_X5Y26          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  seven_segment_controller/ttf_clock_divider/genblk1[16].t_flip_flop/q_i_1__15/O
                         net (fo=1, routed)           0.000     0.354    seven_segment_controller/ttf_clock_divider/genblk1[16].t_flip_flop/q_i_1__15_n_0
    SLICE_X5Y26          FDCE                                         r  seven_segment_controller/ttf_clock_divider/genblk1[16].t_flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_controller/ttf_clock_divider/genblk1[1].t_flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_segment_controller/ttf_clock_divider/genblk1[1].t_flip_flop/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE                         0.000     0.000 r  seven_segment_controller/ttf_clock_divider/genblk1[1].t_flip_flop/q_reg/C
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  seven_segment_controller/ttf_clock_divider/genblk1[1].t_flip_flop/q_reg/Q
                         net (fo=2, routed)           0.168     0.309    seven_segment_controller/ttf_clock_divider/genblk1[1].t_flip_flop/q_reg_0
    SLICE_X3Y27          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  seven_segment_controller/ttf_clock_divider/genblk1[1].t_flip_flop/q_i_1__0/O
                         net (fo=1, routed)           0.000     0.354    seven_segment_controller/ttf_clock_divider/genblk1[1].t_flip_flop/q_i_1__0_n_0
    SLICE_X3Y27          FDCE                                         r  seven_segment_controller/ttf_clock_divider/genblk1[1].t_flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_controller/ttf_clock_divider/genblk1[3].t_flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_segment_controller/ttf_clock_divider/genblk1[3].t_flip_flop/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDCE                         0.000     0.000 r  seven_segment_controller/ttf_clock_divider/genblk1[3].t_flip_flop/q_reg/C
    SLICE_X5Y27          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  seven_segment_controller/ttf_clock_divider/genblk1[3].t_flip_flop/q_reg/Q
                         net (fo=2, routed)           0.168     0.309    seven_segment_controller/ttf_clock_divider/genblk1[3].t_flip_flop/q_reg_0
    SLICE_X5Y27          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  seven_segment_controller/ttf_clock_divider/genblk1[3].t_flip_flop/q_i_1__2/O
                         net (fo=1, routed)           0.000     0.354    seven_segment_controller/ttf_clock_divider/genblk1[3].t_flip_flop/q_i_1__2_n_0
    SLICE_X5Y27          FDCE                                         r  seven_segment_controller/ttf_clock_divider/genblk1[3].t_flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_controller/ttf_clock_divider/genblk1[7].t_flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_segment_controller/ttf_clock_divider/genblk1[7].t_flip_flop/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDCE                         0.000     0.000 r  seven_segment_controller/ttf_clock_divider/genblk1[7].t_flip_flop/q_reg/C
    SLICE_X7Y29          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  seven_segment_controller/ttf_clock_divider/genblk1[7].t_flip_flop/q_reg/Q
                         net (fo=2, routed)           0.168     0.309    seven_segment_controller/ttf_clock_divider/genblk1[7].t_flip_flop/q_reg_0
    SLICE_X7Y29          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  seven_segment_controller/ttf_clock_divider/genblk1[7].t_flip_flop/q_i_1__6/O
                         net (fo=1, routed)           0.000     0.354    seven_segment_controller/ttf_clock_divider/genblk1[7].t_flip_flop/q_i_1__6_n_0
    SLICE_X7Y29          FDCE                                         r  seven_segment_controller/ttf_clock_divider/genblk1[7].t_flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_controller/ttf_clock_divider/genblk1[8].t_flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_segment_controller/ttf_clock_divider/genblk1[8].t_flip_flop/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE                         0.000     0.000 r  seven_segment_controller/ttf_clock_divider/genblk1[8].t_flip_flop/q_reg/C
    SLICE_X5Y29          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  seven_segment_controller/ttf_clock_divider/genblk1[8].t_flip_flop/q_reg/Q
                         net (fo=2, routed)           0.168     0.309    seven_segment_controller/ttf_clock_divider/genblk1[8].t_flip_flop/q_reg_0
    SLICE_X5Y29          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  seven_segment_controller/ttf_clock_divider/genblk1[8].t_flip_flop/q_i_1__7/O
                         net (fo=1, routed)           0.000     0.354    seven_segment_controller/ttf_clock_divider/genblk1[8].t_flip_flop/q_i_1__7_n_0
    SLICE_X5Y29          FDCE                                         r  seven_segment_controller/ttf_clock_divider/genblk1[8].t_flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_controller/ttf_clock_divider/genblk1[6].t_flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_segment_controller/ttf_clock_divider/genblk1[6].t_flip_flop/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDCE                         0.000     0.000 r  seven_segment_controller/ttf_clock_divider/genblk1[6].t_flip_flop/q_reg/C
    SLICE_X7Y28          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  seven_segment_controller/ttf_clock_divider/genblk1[6].t_flip_flop/q_reg/Q
                         net (fo=2, routed)           0.168     0.309    seven_segment_controller/ttf_clock_divider/genblk1[6].t_flip_flop/q_reg_0
    SLICE_X7Y28          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  seven_segment_controller/ttf_clock_divider/genblk1[6].t_flip_flop/q_i_1__5/O
                         net (fo=1, routed)           0.000     0.354    seven_segment_controller/ttf_clock_divider/genblk1[6].t_flip_flop/q_i_1__5_n_0
    SLICE_X7Y28          FDCE                                         r  seven_segment_controller/ttf_clock_divider/genblk1[6].t_flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_controller/ttf_clock_divider/genblk1[9].t_flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_segment_controller/ttf_clock_divider/genblk1[9].t_flip_flop/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE                         0.000     0.000 r  seven_segment_controller/ttf_clock_divider/genblk1[9].t_flip_flop/q_reg/C
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  seven_segment_controller/ttf_clock_divider/genblk1[9].t_flip_flop/q_reg/Q
                         net (fo=2, routed)           0.168     0.309    seven_segment_controller/ttf_clock_divider/genblk1[9].t_flip_flop/q_reg_0
    SLICE_X5Y28          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  seven_segment_controller/ttf_clock_divider/genblk1[9].t_flip_flop/q_i_1__8/O
                         net (fo=1, routed)           0.000     0.354    seven_segment_controller/ttf_clock_divider/genblk1[9].t_flip_flop/q_i_1__8_n_0
    SLICE_X5Y28          FDCE                                         r  seven_segment_controller/ttf_clock_divider/genblk1[9].t_flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_controller/ttf_clock_divider/genblk1[14].t_flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_segment_controller/ttf_clock_divider/genblk1[14].t_flip_flop/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE                         0.000     0.000 r  seven_segment_controller/ttf_clock_divider/genblk1[14].t_flip_flop/q_reg/C
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  seven_segment_controller/ttf_clock_divider/genblk1[14].t_flip_flop/q_reg/Q
                         net (fo=2, routed)           0.185     0.326    seven_segment_controller/ttf_clock_divider/genblk1[14].t_flip_flop/q_reg_0
    SLICE_X4Y25          LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  seven_segment_controller/ttf_clock_divider/genblk1[14].t_flip_flop/q_i_1__13/O
                         net (fo=1, routed)           0.000     0.371    seven_segment_controller/ttf_clock_divider/genblk1[14].t_flip_flop/q_i_1__13_n_0
    SLICE_X4Y25          FDCE                                         r  seven_segment_controller/ttf_clock_divider/genblk1[14].t_flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_controller/ttf_clock_divider/genblk1[10].t_flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_segment_controller/ttf_clock_divider/genblk1[10].t_flip_flop/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDCE                         0.000     0.000 r  seven_segment_controller/ttf_clock_divider/genblk1[10].t_flip_flop/q_reg/C
    SLICE_X6Y26          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  seven_segment_controller/ttf_clock_divider/genblk1[10].t_flip_flop/q_reg/Q
                         net (fo=2, routed)           0.175     0.339    seven_segment_controller/ttf_clock_divider/genblk1[10].t_flip_flop/q_reg_0
    SLICE_X6Y26          LUT1 (Prop_lut1_I0_O)        0.045     0.384 r  seven_segment_controller/ttf_clock_divider/genblk1[10].t_flip_flop/q_i_1__9/O
                         net (fo=1, routed)           0.000     0.384    seven_segment_controller/ttf_clock_divider/genblk1[10].t_flip_flop/q_i_1__9_n_0
    SLICE_X6Y26          FDCE                                         r  seven_segment_controller/ttf_clock_divider/genblk1[10].t_flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 y_memory/memory_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.485ns  (logic 4.530ns (43.209%)  route 5.955ns (56.791%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.629     5.150    y_memory/clk_IBUF_BUFG
    SLICE_X2Y32          FDCE                                         r  y_memory/memory_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.518     5.668 r  y_memory/memory_reg[2]/Q
                         net (fo=2, routed)           1.088     6.756    y_memory/Q[2]
    SLICE_X4Y30          LUT5 (Prop_lut5_I1_O)        0.124     6.880 r  y_memory/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.957     7.837    y_memory/seven_segment_controller/seven_segment_decoder/selected__22[2]
    SLICE_X7Y29          LUT4 (Prop_lut4_I2_O)        0.154     7.991 r  y_memory/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.910    11.901    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734    15.635 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.635    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_memory/memory_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.076ns  (logic 4.511ns (44.768%)  route 5.565ns (55.232%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.629     5.150    y_memory/clk_IBUF_BUFG
    SLICE_X2Y32          FDCE                                         r  y_memory/memory_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.518     5.668 r  y_memory/memory_reg[2]/Q
                         net (fo=2, routed)           1.088     6.756    y_memory/Q[2]
    SLICE_X4Y30          LUT5 (Prop_lut5_I1_O)        0.124     6.880 r  y_memory/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.959     7.839    y_memory/seven_segment_controller/seven_segment_decoder/selected__22[2]
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.150     7.989 r  y_memory/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.519    11.507    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.719    15.226 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.226    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_memory/memory_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.068ns  (logic 4.301ns (42.723%)  route 5.766ns (57.277%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.629     5.150    y_memory/clk_IBUF_BUFG
    SLICE_X2Y32          FDCE                                         r  y_memory/memory_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.518     5.668 r  y_memory/memory_reg[2]/Q
                         net (fo=2, routed)           1.088     6.756    y_memory/Q[2]
    SLICE_X4Y30          LUT5 (Prop_lut5_I1_O)        0.124     6.880 r  y_memory/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.957     7.837    y_memory/seven_segment_controller/seven_segment_decoder/selected__22[2]
    SLICE_X7Y29          LUT4 (Prop_lut4_I3_O)        0.124     7.961 r  y_memory/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.722    11.683    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    15.218 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.218    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_memory/memory_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.926ns  (logic 4.270ns (43.022%)  route 5.656ns (56.978%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.629     5.150    y_memory/clk_IBUF_BUFG
    SLICE_X2Y32          FDCE                                         r  y_memory/memory_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.518     5.668 r  y_memory/memory_reg[2]/Q
                         net (fo=2, routed)           1.088     6.756    y_memory/Q[2]
    SLICE_X4Y30          LUT5 (Prop_lut5_I1_O)        0.124     6.880 r  y_memory/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.959     7.839    y_memory/seven_segment_controller/seven_segment_decoder/selected__22[2]
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.124     7.963 r  y_memory/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.609    11.572    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    15.076 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.076    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_memory/memory_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.900ns  (logic 4.295ns (43.386%)  route 5.605ns (56.614%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.629     5.150    y_memory/clk_IBUF_BUFG
    SLICE_X2Y32          FDCE                                         r  y_memory/memory_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.518     5.668 r  y_memory/memory_reg[2]/Q
                         net (fo=2, routed)           1.088     6.756    y_memory/Q[2]
    SLICE_X4Y30          LUT5 (Prop_lut5_I1_O)        0.124     6.880 r  y_memory/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.988     7.868    y_memory/seven_segment_controller/seven_segment_decoder/selected__22[2]
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.124     7.992 r  y_memory/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.529    11.521    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    15.050 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.050    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_memory/memory_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.893ns  (logic 4.224ns (42.698%)  route 5.669ns (57.302%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.623     5.144    y_memory/clk_IBUF_BUFG
    SLICE_X4Y30          FDCE                                         r  y_memory/memory_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDCE (Prop_fdce_C_Q)         0.456     5.600 f  y_memory/memory_reg[3]/Q
                         net (fo=2, routed)           0.818     6.418    y_memory/Q[3]
    SLICE_X4Y30          LUT5 (Prop_lut5_I1_O)        0.124     6.542 f  y_memory/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.134     7.676    y_memory/seven_segment_controller/seven_segment_decoder/selected__22[3]
    SLICE_X7Y30          LUT4 (Prop_lut4_I0_O)        0.124     7.800 r  y_memory/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.717    11.517    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    15.037 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.037    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_memory/memory_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.681ns  (logic 4.538ns (46.872%)  route 5.143ns (53.128%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.629     5.150    y_memory/clk_IBUF_BUFG
    SLICE_X2Y32          FDCE                                         r  y_memory/memory_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.518     5.668 r  y_memory/memory_reg[2]/Q
                         net (fo=2, routed)           1.088     6.756    y_memory/Q[2]
    SLICE_X4Y30          LUT5 (Prop_lut5_I1_O)        0.124     6.880 r  y_memory/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.988     7.868    y_memory/seven_segment_controller/seven_segment_decoder/selected__22[2]
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.152     8.020 r  y_memory/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.067    11.087    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    14.831 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.831    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_memory/memory_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.078ns  (logic 3.977ns (43.815%)  route 5.100ns (56.185%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.622     5.143    a_memory/clk_IBUF_BUFG
    SLICE_X4Y29          FDCE                                         r  a_memory/memory_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.456     5.599 r  a_memory/memory_reg[7]/Q
                         net (fo=13, routed)          5.100    10.700    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    14.221 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    14.221    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_memory/memory_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.806ns  (logic 3.974ns (45.132%)  route 4.831ns (54.868%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.623     5.144    a_memory/clk_IBUF_BUFG
    SLICE_X5Y30          FDCE                                         r  a_memory/memory_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  a_memory/memory_reg[4]/Q
                         net (fo=16, routed)          4.831    10.432    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    13.950 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.950    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_memory/memory_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.684ns  (logic 4.025ns (46.355%)  route 4.658ns (53.645%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.624     5.145    a_memory/clk_IBUF_BUFG
    SLICE_X6Y31          FDCE                                         r  a_memory/memory_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDCE (Prop_fdce_C_Q)         0.518     5.663 r  a_memory/memory_reg[5]/Q
                         net (fo=17, routed)          4.658    10.322    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    13.829 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.829    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b_memory/memory_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.372ns (72.525%)  route 0.520ns (27.475%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.588     1.471    b_memory/clk_IBUF_BUFG
    SLICE_X1Y31          FDCE                                         r  b_memory/memory_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  b_memory/memory_reg[1]/Q
                         net (fo=13, routed)          0.520     2.132    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.362 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.362    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_memory/memory_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.912ns  (logic 1.351ns (70.648%)  route 0.561ns (29.352%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.589     1.472    b_memory/clk_IBUF_BUFG
    SLICE_X3Y32          FDCE                                         r  b_memory/memory_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  b_memory/memory_reg[3]/Q
                         net (fo=13, routed)          0.561     2.174    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.385 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.385    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_memory/memory_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.946ns  (logic 1.343ns (69.005%)  route 0.603ns (30.995%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.588     1.471    b_memory/clk_IBUF_BUFG
    SLICE_X0Y31          FDCE                                         r  b_memory/memory_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  b_memory/memory_reg[2]/Q
                         net (fo=12, routed)          0.603     2.215    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.418 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.418    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_memory/memory_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.018ns  (logic 1.374ns (68.071%)  route 0.644ns (31.929%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.586     1.469    b_memory/clk_IBUF_BUFG
    SLICE_X6Y31          FDCE                                         r  b_memory/memory_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDCE (Prop_fdce_C_Q)         0.164     1.633 r  b_memory/memory_reg[4]/Q
                         net (fo=11, routed)          0.644     2.277    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.487 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.487    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_memory/memory_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.067ns  (logic 1.347ns (65.174%)  route 0.720ns (34.826%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.582     1.465    b_memory/clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  b_memory/memory_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  b_memory/memory_reg[0]/Q
                         net (fo=13, routed)          0.720     2.326    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.532 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.532    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_memory/memory_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.137ns  (logic 1.348ns (63.105%)  route 0.788ns (36.895%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.587     1.470    b_memory/clk_IBUF_BUFG
    SLICE_X1Y30          FDCE                                         r  b_memory/memory_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  b_memory/memory_reg[6]/Q
                         net (fo=12, routed)          0.788     2.399    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.607 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.607    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_memory/memory_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.160ns  (logic 1.346ns (62.326%)  route 0.814ns (37.675%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.585     1.468    a_memory/clk_IBUF_BUFG
    SLICE_X3Y28          FDCE                                         r  a_memory/memory_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  a_memory/memory_reg[0]/Q
                         net (fo=21, routed)          0.814     2.423    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.628 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.628    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_memory/memory_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.187ns  (logic 1.343ns (61.414%)  route 0.844ns (38.586%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.585     1.468    b_memory/clk_IBUF_BUFG
    SLICE_X3Y28          FDCE                                         r  b_memory/memory_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  b_memory/memory_reg[7]/Q
                         net (fo=10, routed)          0.844     2.453    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.655 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.655    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_memory/memory_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.213ns  (logic 1.380ns (62.331%)  route 0.834ns (37.669%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.587     1.470    b_memory/clk_IBUF_BUFG
    SLICE_X2Y30          FDCE                                         r  b_memory/memory_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.164     1.634 r  b_memory/memory_reg[5]/Q
                         net (fo=13, routed)          0.834     2.468    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.683 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.683    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_memory/memory_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.670ns  (logic 1.369ns (51.273%)  route 1.301ns (48.727%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.586     1.469    a_memory/clk_IBUF_BUFG
    SLICE_X6Y31          FDCE                                         r  a_memory/memory_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDCE (Prop_fdce_C_Q)         0.164     1.633 r  a_memory/memory_reg[3]/Q
                         net (fo=19, routed)          1.301     2.934    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     4.139 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.139    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            73 Endpoints
Min Delay            73 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            a_memory/memory_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.026ns  (logic 1.703ns (28.263%)  route 4.323ns (71.737%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           3.657     5.112    b_memory/sw_IBUF[10]
    SLICE_X2Y30          LUT6 (Prop_lut6_I5_O)        0.124     5.236 r  b_memory/memory[6]_i_2__0/O
                         net (fo=1, routed)           0.666     5.902    a_memory/a_in[6]
    SLICE_X2Y30          LUT4 (Prop_lut4_I3_O)        0.124     6.026 r  a_memory/memory[6]_i_1__1/O
                         net (fo=1, routed)           0.000     6.026    a_memory/memory[6]_i_1__1_n_0
    SLICE_X2Y30          FDCE                                         r  a_memory/memory_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.508     4.849    a_memory/clk_IBUF_BUFG
    SLICE_X2Y30          FDCE                                         r  a_memory/memory_reg[6]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            a_memory/memory_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.928ns  (logic 1.702ns (28.719%)  route 4.226ns (71.281%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           3.559     5.013    b_memory/sw_IBUF[4]
    SLICE_X3Y28          LUT6 (Prop_lut6_I5_O)        0.124     5.137 r  b_memory/memory[0]_i_2/O
                         net (fo=1, routed)           0.667     5.804    a_memory/a_in[0]
    SLICE_X3Y28          LUT4 (Prop_lut4_I3_O)        0.124     5.928 r  a_memory/memory[0]_i_1__0/O
                         net (fo=1, routed)           0.000     5.928    a_memory/memory[0]_i_1__0_n_0
    SLICE_X3Y28          FDCE                                         r  a_memory/memory_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.507     4.848    a_memory/clk_IBUF_BUFG
    SLICE_X3Y28          FDCE                                         r  a_memory/memory_reg[0]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            y_memory/memory_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.711ns  (logic 1.572ns (27.534%)  route 4.139ns (72.466%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=26, routed)          3.157     4.605    y_memory/sw_IBUF[3]
    SLICE_X1Y32          LUT5 (Prop_lut5_I2_O)        0.124     4.729 r  y_memory/memory[7]_i_1/O
                         net (fo=8, routed)           0.982     5.711    y_memory/result_store
    SLICE_X5Y31          FDCE                                         r  y_memory/memory_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.507     4.848    y_memory/clk_IBUF_BUFG
    SLICE_X5Y31          FDCE                                         r  y_memory/memory_reg[1]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            a_memory/memory_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.684ns  (logic 1.737ns (30.565%)  route 3.947ns (69.435%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=42, routed)          3.103     4.565    b_memory/sw_IBUF[1]
    SLICE_X5Y33          LUT6 (Prop_lut6_I3_O)        0.124     4.689 r  b_memory/memory[1]_i_2__0/O
                         net (fo=1, routed)           0.497     5.186    a_memory/a_in[1]
    SLICE_X4Y33          LUT4 (Prop_lut4_I3_O)        0.152     5.338 r  a_memory/memory[1]_i_1__1/O
                         net (fo=1, routed)           0.346     5.684    a_memory/memory[1]_i_1__1_n_0
    SLICE_X4Y33          FDCE                                         r  a_memory/memory_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.510     4.851    a_memory/clk_IBUF_BUFG
    SLICE_X4Y33          FDCE                                         r  a_memory/memory_reg[1]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            a_memory/memory_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.581ns  (logic 1.717ns (30.760%)  route 3.864ns (69.240%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           3.431     4.900    b_memory/sw_IBUF[8]
    SLICE_X5Y30          LUT6 (Prop_lut6_I5_O)        0.124     5.024 r  b_memory/memory[4]_i_2__0/O
                         net (fo=1, routed)           0.433     5.457    a_memory/a_in[4]
    SLICE_X5Y30          LUT4 (Prop_lut4_I3_O)        0.124     5.581 r  a_memory/memory[4]_i_1__1/O
                         net (fo=1, routed)           0.000     5.581    a_memory/memory[4]_i_1__1_n_0
    SLICE_X5Y30          FDCE                                         r  a_memory/memory_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.506     4.847    a_memory/clk_IBUF_BUFG
    SLICE_X5Y30          FDCE                                         r  a_memory/memory_reg[4]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            y_memory/memory_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.577ns  (logic 1.825ns (32.720%)  route 3.752ns (67.280%))
  Logic Levels:           4  (IBUF=1 LUT5=3)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=46, routed)          2.789     4.242    a_memory/sw_IBUF[0]
    SLICE_X4Y31          LUT5 (Prop_lut5_I1_O)        0.124     4.366 r  a_memory/memory[4]_i_6/O
                         net (fo=1, routed)           0.302     4.668    a_memory/memory[4]_i_6_n_0
    SLICE_X4Y32          LUT5 (Prop_lut5_I4_O)        0.124     4.792 r  a_memory/memory[4]_i_4/O
                         net (fo=1, routed)           0.661     5.453    a_memory/memory[4]_i_4_n_0
    SLICE_X4Y32          LUT5 (Prop_lut5_I4_O)        0.124     5.577 r  a_memory/memory[4]_i_1/O
                         net (fo=1, routed)           0.000     5.577    y_memory/D[4]
    SLICE_X4Y32          FDCE                                         r  y_memory/memory_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.509     4.850    y_memory/clk_IBUF_BUFG
    SLICE_X4Y32          FDCE                                         r  y_memory/memory_reg[4]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            y_memory/memory_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.562ns  (logic 1.572ns (28.271%)  route 3.990ns (71.729%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=26, routed)          3.157     4.605    y_memory/sw_IBUF[3]
    SLICE_X1Y32          LUT5 (Prop_lut5_I2_O)        0.124     4.729 r  y_memory/memory[7]_i_1/O
                         net (fo=8, routed)           0.833     5.562    y_memory/result_store
    SLICE_X5Y32          FDCE                                         r  y_memory/memory_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.509     4.850    y_memory/clk_IBUF_BUFG
    SLICE_X5Y32          FDCE                                         r  y_memory/memory_reg[5]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            y_memory/memory_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.513ns  (logic 1.572ns (28.523%)  route 3.941ns (71.477%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=26, routed)          3.157     4.605    y_memory/sw_IBUF[3]
    SLICE_X1Y32          LUT5 (Prop_lut5_I2_O)        0.124     4.729 r  y_memory/memory[7]_i_1/O
                         net (fo=8, routed)           0.784     5.513    y_memory/result_store
    SLICE_X4Y30          FDCE                                         r  y_memory/memory_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.506     4.847    y_memory/clk_IBUF_BUFG
    SLICE_X4Y30          FDCE                                         r  y_memory/memory_reg[3]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            y_memory/memory_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.513ns  (logic 1.572ns (28.523%)  route 3.941ns (71.477%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=26, routed)          3.157     4.605    y_memory/sw_IBUF[3]
    SLICE_X1Y32          LUT5 (Prop_lut5_I2_O)        0.124     4.729 r  y_memory/memory[7]_i_1/O
                         net (fo=8, routed)           0.784     5.513    y_memory/result_store
    SLICE_X4Y30          FDCE                                         r  y_memory/memory_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.506     4.847    y_memory/clk_IBUF_BUFG
    SLICE_X4Y30          FDCE                                         r  y_memory/memory_reg[7]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            y_memory/memory_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.373ns  (logic 1.572ns (29.267%)  route 3.800ns (70.733%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=26, routed)          3.157     4.605    y_memory/sw_IBUF[3]
    SLICE_X1Y32          LUT5 (Prop_lut5_I2_O)        0.124     4.729 r  y_memory/memory[7]_i_1/O
                         net (fo=8, routed)           0.644     5.373    y_memory/result_store
    SLICE_X4Y32          FDCE                                         r  y_memory/memory_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.509     4.850    y_memory/clk_IBUF_BUFG
    SLICE_X4Y32          FDCE                                         r  y_memory/memory_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            b_memory/memory_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.803ns  (logic 0.210ns (26.098%)  route 0.593ns (73.902%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=17, routed)          0.593     0.803    b_memory/btnC_IBUF
    SLICE_X0Y25          FDCE                                         r  b_memory/memory_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.850     1.977    b_memory/clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  b_memory/memory_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            b_memory/memory_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.819ns  (logic 0.222ns (27.101%)  route 0.597ns (72.899%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=43, routed)          0.597     0.819    b_memory/btnU_IBUF
    SLICE_X0Y25          FDCE                                         f  b_memory/memory_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.850     1.977    b_memory/clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  b_memory/memory_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            b_memory/memory_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.869ns  (logic 0.274ns (31.554%)  route 0.595ns (68.446%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=42, routed)          0.595     0.824    a_memory/sw_IBUF[1]
    SLICE_X0Y25          LUT6 (Prop_lut6_I4_O)        0.045     0.869 r  a_memory/memory[0]_i_1/O
                         net (fo=1, routed)           0.000     0.869    b_memory/memory_reg[0]_1
    SLICE_X0Y25          FDCE                                         r  b_memory/memory_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.850     1.977    b_memory/clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  b_memory/memory_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            seven_segment_controller/ttf_clock_divider/genblk1[0].t_flip_flop/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.947ns  (logic 0.222ns (23.425%)  route 0.725ns (76.575%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=43, routed)          0.725     0.947    seven_segment_controller/ttf_clock_divider/genblk1[0].t_flip_flop/btnU_IBUF
    SLICE_X2Y27          FDCE                                         f  seven_segment_controller/ttf_clock_divider/genblk1[0].t_flip_flop/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.853     1.980    seven_segment_controller/ttf_clock_divider/genblk1[0].t_flip_flop/clk_IBUF_BUFG
    SLICE_X2Y27          FDCE                                         r  seven_segment_controller/ttf_clock_divider/genblk1[0].t_flip_flop/q_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            b_memory/memory_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.955ns  (logic 0.210ns (21.931%)  route 0.746ns (78.069%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=17, routed)          0.746     0.955    b_memory/btnC_IBUF
    SLICE_X1Y31          FDCE                                         r  b_memory/memory_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.857     1.984    b_memory/clk_IBUF_BUFG
    SLICE_X1Y31          FDCE                                         r  b_memory/memory_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            b_memory/memory_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.266ns (27.267%)  route 0.709ns (72.733%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=46, routed)          0.709     0.930    a_memory/sw_IBUF[0]
    SLICE_X1Y31          LUT6 (Prop_lut6_I5_O)        0.045     0.975 r  a_memory/memory[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.975    b_memory/memory_reg[1]_0
    SLICE_X1Y31          FDCE                                         r  b_memory/memory_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.857     1.984    b_memory/clk_IBUF_BUFG
    SLICE_X1Y31          FDCE                                         r  b_memory/memory_reg[1]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            b_memory/memory_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.982ns  (logic 0.277ns (28.175%)  route 0.706ns (71.825%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=34, routed)          0.706     0.937    a_memory/sw_IBUF[2]
    SLICE_X3Y28          LUT6 (Prop_lut6_I1_O)        0.045     0.982 r  a_memory/memory[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.982    b_memory/memory_reg[7]_2
    SLICE_X3Y28          FDCE                                         r  b_memory/memory_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.854     1.981    b_memory/clk_IBUF_BUFG
    SLICE_X3Y28          FDCE                                         r  b_memory/memory_reg[7]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            a_memory/memory_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.983ns  (logic 0.277ns (28.146%)  route 0.707ns (71.854%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=34, routed)          0.707     0.938    a_memory/sw_IBUF[2]
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.045     0.983 r  a_memory/memory[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.983    a_memory/memory[0]_i_1__0_n_0
    SLICE_X3Y28          FDCE                                         r  a_memory/memory_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.854     1.981    a_memory/clk_IBUF_BUFG
    SLICE_X3Y28          FDCE                                         r  a_memory/memory_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            b_memory/memory_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.991ns  (logic 0.266ns (26.845%)  route 0.725ns (73.155%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=46, routed)          0.725     0.946    a_memory/sw_IBUF[0]
    SLICE_X1Y30          LUT6 (Prop_lut6_I5_O)        0.045     0.991 r  a_memory/memory[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.991    b_memory/memory_reg[6]_0
    SLICE_X1Y30          FDCE                                         r  b_memory/memory_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.856     1.983    b_memory/clk_IBUF_BUFG
    SLICE_X1Y30          FDCE                                         r  b_memory/memory_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            b_memory/memory_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.997ns  (logic 0.210ns (21.006%)  route 0.788ns (78.994%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=17, routed)          0.788     0.997    b_memory/btnC_IBUF
    SLICE_X3Y32          FDCE                                         r  b_memory/memory_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.858     1.985    b_memory/clk_IBUF_BUFG
    SLICE_X3Y32          FDCE                                         r  b_memory/memory_reg[3]/C





