## list of settings for present release
set rel "4.00a"
set vcrel "3.00a"
set ferel "1.30a"
set layout_tag "D810.2 PDK Refresh Final Release"
set p4_release_root "products/ddr54/project/d810-ddr54-tsmc5ff12 products/ddr54/project/d810-ddr54-tsmc5ffp12"
set releaseBranch "rel1.00_cktpcs_prerel_final"
set process "tsmc5ffp-12"
set metal_stack "15M_1X_h_1Xb_v_1Xe_h_1Ya_v_1Yb_h_5Y_vhvhv_2Yy2Z"
#set metal_stack_ip "15M_1X_h_1Xb_v_1Xe_h_1Ya_v_1Yb_h_5Y_vhvhv_2Yy2Z"
set metal_stack_ip "8M_1X_h_1Xb_v_1Xe_h_1Ya_v_1Yb_h_2Y_vh"
set metal_stack_cover "15M_1X_h_1Xb_v_1Xe_h_1Ya_v_1Yb_h_5Y_vhvhv_2Yy2R 15M_1X_h_1Xb_v_1Xe_h_1Ya_v_1Yb_h_5Y_vhvhv_2Yy2Z 16M_1X_h_1Xb_v_1Xe_h_1Ya_v_1Yb_h_4Y_vhvh_2Yy2Yx2R 17M_1X_h_1Xb_v_1Xe_h_1Ya_v_1Yb_h_5Y_vhvhv_2Yy2Yx2R"
## legal pin layers
set layers "M0 M1 M2 M3 M4 M5 M6 M7 M8 OVERLAP"
## legal supply pin layers
set supply_pins "M8"
set supply_pins_override(dwc_ddrphy_lcdl) "M6"
set supply_pins_override(dwc_ddrphy_bdl) "M4"
set supply_pins_override(dwc_ddrphy_techrevision) "M4"
set supply_pins_override(dwc_ddrphycover_dwc_ddrphyacx4_top_ew) "M8 M14 M15 M16 M17 MTOP MTOP-1"
set supply_pins_override(dwc_ddrphycover_dwc_ddrphydbyte_top_ew) "M8 M14 M15 M16 M17 MTOP MTOP-1"
set supply_pins_override(dwc_ddrphycover_dwc_ddrphymaster_top) "M8 M14 M15 M16 M17 MTOP MTOP-1"
set supply_pins_override(dwc_ddrphy_utility_blocks) "M8 M14 M15 M16 M17 MTOP MTOP-1"
set layers_override(dwc_ddrphycover_dwc_ddrphyacx4_top_ew) "M8 M9 M10 M11 M12 M13 M14 M15 M16 M17 MTOP MTOP-1"
set layers_override(dwc_ddrphycover_dwc_ddrphydbyte_top_ew) "M8 M9 M10 M11 M12 M13 M14 M15 M16 M17 MTOP MTOP-1"
set layers_override(dwc_ddrphycover_dwc_ddrphymaster_top) "M8 M9 M10 M11 M12 M13 M14 M15 M16 M17 MTOP MTOP-1"
set layers_override(dwc_ddrphy_utility_blocks) "M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 M10 M11 M12 M13 M14 M15 M16 M17 MTOP MTOP-1"
## macros to release ctl
set releaseCtlMacro {dwc_ddrphy_lcdl dwc_ddrphy_txrxdq_ew dwc_ddrphy_txrxdqs_ew}
## reference GDS files for DI
set reference_gds(dwc_ddrphy_txrxac_ew) {dwc_ddrphy_txrxac_ew_IntLoadFill.gds.gz dwc_ddrphy_txrxac_ew_InternalLoad.gds.gz}
set reference_gds(dwc_ddrphy_txrxdqs_ew) {dwc_ddrphydbyte_lcdlroutes_ew.gds.gz}
## days since release files were created, for pin check/timing collateral validation
set reference_date_time "21 days ago"
## list of timing releases (other than nldm)
set timing_libs {lvf ccsn}
## release GDS/CDL, default 'calibre'
##   allows using 'icv' GDS/CDL files for release, **only** applies to TSMC N7 where Calibre is waived
##   allows using 'HIPRE' GDS/CDL files from GenHiprePkg
set release_gds_cdl "HIPRE"
#set release_gds_cdl "icv"
## release GDS of shim macros, default 'drcint'
#set release_gds_shim "drcint"
## version for LEF comparison
set lef_diff_rel "2.00a"
## cells to prune from CDL
set cdl_prune_cells "cvcp* cvpp* vflag*"
## macros that are PHYV only and can have autogen Verilog/LIB files
set releasePhyvMacro {dwc_ddrphy_decapvddq_ew dwc_ddrphy_decapvddq_ns dwc_ddrphy_decapvaa_tile dwc_ddrphy_vddqclamp_ew dwc_ddrphy_vddclamp dwc_ddrphy_vaaclamp}
## macros that are only shims, only LEF/GDS
set releaseShimMacro {dwc_ddrphy_pllshim}
## macros to ignore for CKT release to DI
set releaseIgnoreMacro {dwc_ddrphy_rxac_ew dwc_ddrphy_rxdq_ew dwc_ddrphy_rxdqs_ew dwc_ddrphy_txfe_ew dwc_ddrphy_txfedqs_ew dwc_ddrphy_txbe_ew dwc_ddrphy_bdl dwc_ddrphy_dqsenreplica_ew}
## Repeater Macros
set repeater_name {dwc_ddrphy_clktree_repeater}
## name of UTILITY library macro for CKT release to customer, defaults to dwc_ddrphy_utility_cells
set utility_name {dwc_ddrphy_utility_cells dwc_ddrphy_utility_blocks}
## contents of UTILITY library macro for CKT release to customer
set releaseMacro{dwc_ddrphy_utility_cells} {dwc_ddrphy_decapvddq_ew dwc_ddrphy_decapvddq_ns dwc_ddrphy_vddqclamp_ew}
set releaseMacro{dwc_ddrphy_utility_blocks} {dwc_ddrphy_decapvddq_dbyte_ew dwc_ddrphy_decapvddq_acx4_ew dwc_ddrphy_decapvddq_master dwc_ddrphy_decapvsh_dbyte_ew dwc_ddrphy_decapvsh_acx4_ew dwc_ddrphy_decapvsh_master dwc_ddrphy_decapvddq_ld_dbyte_ew dwc_ddrphy_decapvddq_ld_acx4_ew dwc_ddrphy_decapvddq_ld_master dwc_ddrphy_decapvsh_ld_dbyte_ew dwc_ddrphy_decapvsh_ld_acx4_ew dwc_ddrphy_decapvsh_ld_master}
## layers to tag in UTILITY library macro for CKT release to customer
##   Note -tsmc read from 'process' variable, so not necessary for TSMC processes unless needing extra layers
#set utility_tag_layers "63:63 60:63"
## email list for CKT release to DI
set releaseMailDist "guttman,jfisher,dpatil,baanu,deepakgs,vilas,chetana,annmary,rinshar,ddr_di@synopsys.com,d810-ddr54-tsmc5ff12@synopsys.com,sg-ddr-ckt-release@synopsys.com,monissa,aparik,vmerla,dasari,smarnive,narasimh,yalaka,parziale,sujithm,mayankbh"
#set releaseMailDist "guttman"
## email list for CKT release of HSPICE, IBIS, and UTILITY release
set releasePmMailDist "guttman,jfisher,dpatil,baanu,deepakgs,vilas,chetana,annmary,rinshar,ddr_di@synopsys.com,d810-ddr54-tsmc5ff12@synopsys.com,sg-ddr-ckt-release@synopsys.com,monissa,aparik,vmerla,dasari,smarnive,narasimh,yalaka,parziale,sujithm,mayankbh"
set calibre_verifs "true"