Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MINI_ALU_tb_behav xil_defaultlib.MINI_ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.b6_ripple_adder
Compiling module xil_defaultlib.eq1
Compiling module xil_defaultlib.eq2
Compiling module xil_defaultlib.agtb2
Compiling module xil_defaultlib.gteq8
Compiling module xil_defaultlib.b6xnor
Compiling module xil_defaultlib.mux8x1
Compiling module xil_defaultlib.MINI_ALU
Compiling module xil_defaultlib.MINI_ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MINI_ALU_tb_behav
