

================================================================
== Synthesis Summary Report of 'complex_matmul'
================================================================
+ General Information: 
    * Date:           Fri Feb  3 20:40:15 2023
    * Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
    * Project:        complex_proj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+------------+------------+-------------+-------------+-----+
    |                      Modules                     | Issue|      | Latency |  Latency  | Iteration|         |  Trip |          |            |            |             |             |     |
    |                      & Loops                     | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|    BRAM    |     DSP    |      FF     |     LUT     | URAM|
    +--------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+------------+------------+-------------+-------------+-----+
    |+ complex_matmul                                  |     -|  0.00|   150349|  1.503e+06|         -|   150350|      -|        no|  866 (309%)|  603 (274%)|  79091 (74%)|  44189 (83%)|    -|
    | + complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS  |     -|  0.00|    30013|  3.001e+05|         -|    30013|      -|        no|           -|           -|  10658 (10%)|   7266 (13%)|    -|
    |  o MAT_A_ROWS_MAT_A_COLS                         |    II|  7.30|    30011|  3.001e+05|        14|        2|  15000|       yes|           -|           -|            -|            -|    -|
    | + complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS  |     -|  0.00|    60013|  6.001e+05|         -|    60013|      -|        no|           -|           -|  10666 (10%)|   7285 (13%)|    -|
    |  o MAT_B_ROWS_MAT_B_COLS                         |    II|  7.30|    60011|  6.001e+05|        14|        2|  30000|       yes|           -|           -|            -|            -|    -|
    | + complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS  |     -|  0.14|    20304|  2.030e+05|         -|    20304|      -|        no|           -|  601 (273%)|  56141 (52%)|  26750 (50%)|    -|
    |  o OUTER_ROWS_OUTER_COLS                         |     -|  7.30|    20302|  2.030e+05|       304|        1|  20000|       yes|           -|           -|            -|            -|    -|
    | + complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS  |     -|  0.00|    40012|  4.001e+05|         -|    40012|      -|        no|           -|     2 (~0%)|    432 (~0%)|     748 (1%)|    -|
    |  o MAT_C_ROWS_MAT_C_COLS                         |    II|  7.30|    40010|  4.001e+05|        13|        2|  20000|       yes|           -|           -|            -|            -|    -|
    +--------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+------------+------------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|           | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_mem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register    | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL        | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER        | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER      | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR      | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | MatA_DRAM_1 | 0x10   | 32    | W      | Data signal of MatA_DRAM         |                                                                      |
| s_axi_control | MatA_DRAM_2 | 0x14   | 32    | W      | Data signal of MatA_DRAM         |                                                                      |
| s_axi_control | MatB_DRAM_1 | 0x1c   | 32    | W      | Data signal of MatB_DRAM         |                                                                      |
| s_axi_control | MatB_DRAM_2 | 0x20   | 32    | W      | Data signal of MatB_DRAM         |                                                                      |
| s_axi_control | MatC_DRAM_1 | 0x28   | 32    | W      | Data signal of MatC_DRAM         |                                                                      |
| s_axi_control | MatC_DRAM_2 | 0x2c   | 32    | W      | Data signal of MatC_DRAM         |                                                                      |
+---------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------+-----------+------------+
| Argument  | Direction | Datatype   |
+-----------+-----------+------------+
| MatA_DRAM | inout     | complex_t* |
| MatB_DRAM | inout     | complex_t* |
| MatC_DRAM | inout     | complex_t* |
+-----------+-----------+------------+

* SW-to-HW Mapping
+-----------+---------------+-----------+----------+---------------------------------------+
| Argument  | HW Interface  | HW Type   | HW Usage | HW Info                               |
+-----------+---------------+-----------+----------+---------------------------------------+
| MatA_DRAM | m_axi_mem     | interface |          |                                       |
| MatA_DRAM | s_axi_control | register  | offset   | name=MatA_DRAM_1 offset=0x10 range=32 |
| MatA_DRAM | s_axi_control | register  | offset   | name=MatA_DRAM_2 offset=0x14 range=32 |
| MatB_DRAM | m_axi_mem     | interface |          |                                       |
| MatB_DRAM | s_axi_control | register  | offset   | name=MatB_DRAM_1 offset=0x1c range=32 |
| MatB_DRAM | s_axi_control | register  | offset   | name=MatB_DRAM_2 offset=0x20 range=32 |
| MatC_DRAM | m_axi_mem     | interface |          |                                       |
| MatC_DRAM | s_axi_control | register  | offset   | name=MatC_DRAM_1 offset=0x28 range=32 |
| MatC_DRAM | s_axi_control | register  | offset   | name=MatC_DRAM_2 offset=0x2c range=32 |
+-----------+---------------+-----------+----------+---------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Bursts and Widening Missed
+--------------+-----------+------------+-------------------------------------------------------------------------------------------------------+------------+-------------------------+
| HW Interface | Variable  | Loop       | Problem                                                                                               | Resolution | Location                |
+--------------+-----------+------------+-------------------------------------------------------------------------------------------------------+------------+-------------------------+
| m_axi_mem    | MatB_DRAM | MAT_B_COLS | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | complex_matmul.cpp:48:9 |
| m_axi_mem    | MatA_DRAM | MAT_A_COLS | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | complex_matmul.cpp:38:9 |
+--------------+-----------+------------+-------------------------------------------------------------------------------------------------------+------------+-------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+--------------------------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                                             | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+--------------------------------------------------+-----+--------+--------------+-----+--------+---------+
| + complex_matmul                                 | 603 |        |              |     |        |         |
|  + complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS | 0   |        |              |     |        |         |
|    add_ln36_1_fu_214_p2                          | -   |        | add_ln36_1   | add | fabric | 0       |
|    add_ln36_fu_223_p2                            | -   |        | add_ln36     | add | fabric | 0       |
|    mul_7ns_10ns_15_1_1_U1                        | -   |        | mul_ln36     | mul | auto   | 0       |
|    add_ln587_fu_291_p2                           | -   |        | add_ln587    | add | fabric | 0       |
|    add_ln587_1_fu_312_p2                         | -   |        | add_ln587_1  | add | fabric | 0       |
|    add_ln587_2_fu_337_p2                         | -   |        | add_ln587_2  | add | fabric | 0       |
|    add_ln587_3_fu_365_p2                         | -   |        | add_ln587_3  | add | fabric | 0       |
|    add_ln38_fu_343_p2                            | -   |        | add_ln38     | add | fabric | 0       |
|  + complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS | 0   |        |              |     |        |         |
|    add_ln46_1_fu_210_p2                          | -   |        | add_ln46_1   | add | fabric | 0       |
|    add_ln46_fu_222_p2                            | -   |        | add_ln46     | add | fabric | 0       |
|    mul_8ns_10ns_16_1_1_U9                        | -   |        | mul_ln46     | mul | auto   | 0       |
|    add_ln587_fu_296_p2                           | -   |        | add_ln587    | add | fabric | 0       |
|    add_ln587_1_fu_317_p2                         | -   |        | add_ln587_1  | add | fabric | 0       |
|    add_ln587_2_fu_342_p2                         | -   |        | add_ln587_2  | add | fabric | 0       |
|    add_ln587_3_fu_359_p2                         | -   |        | add_ln587_3  | add | fabric | 0       |
|    add_ln48_fu_260_p2                            | -   |        | add_ln48     | add | fabric | 0       |
|  + complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS | 601 |        |              |     |        |         |
|    add_ln57_1_fu_797_p2                          | -   |        | add_ln57_1   | add | fabric | 0       |
|    add_ln57_fu_806_p2                            | -   |        | add_ln57     | add | fabric | 0       |
|    mac_muladd_7ns_8ns_8ns_15_4_1_U325            | 1   |        | mul_ln71     | mul | dsp48  | 3       |
|    mac_muladd_7ns_8ns_8ns_15_4_1_U325            | 1   |        | add_ln71     | add | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U17                    | 1   |        | cij_real     | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U146           | 1   |        | mul_ln66     | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U18                    | 1   |        | cij_imag     | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U147           | 1   |        | mul_ln69     | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U275           | 1   |        | mul_ln66_1   | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U320           | 1   |        | mul_ln68     | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U148           | 1   |        | mul_ln69_1   | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U19                    | 1   |        | mul_ln65     | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U321           | 1   |        | mul_ln66_2   | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U322           | 1   |        | mul_ln68_1   | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U149           | 1   |        | mul_ln69_2   | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U20                    | 1   |        | mul_ln65_1   | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U323           | 1   |        | mul_ln66_3   | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U324           | 1   |        | mul_ln68_2   | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U21                    | 1   |        | mul_ln69_3   | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U276           | 1   |        | mul_ln65_2   | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U326           | 1   |        | mul_ln66_4   | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U327           | 1   |        | mul_ln68_3   | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U22                    | 1   |        | mul_ln69_4   | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U150           | 1   |        | mul_ln65_3   | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U328           | 1   |        | mul_ln66_5   | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U329           | 1   |        | mul_ln68_4   | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U23                    | 1   |        | mul_ln69_5   | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U151           | 1   |        | mul_ln65_4   | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U330           | 1   |        | mul_ln66_6   | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U331           | 1   |        | mul_ln68_5   | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U24                    | 1   |        | mul_ln69_6   | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U152           | 1   |        | mul_ln65_5   | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U332           | 1   |        | mul_ln66_7   | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U333           | 1   |        | mul_ln68_6   | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U277           | 1   |        | mul_ln69_7   | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U153           | 1   |        | mul_ln65_6   | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U334           | 1   |        | mul_ln66_8   | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U335           | 1   |        | mul_ln68_7   | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U154           | 1   |        | mul_ln69_8   | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U25                    | 1   |        | mul_ln65_7   | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U336           | 1   |        | mul_ln66_9   | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U337           | 1   |        | mul_ln68_8   | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U155           | 1   |        | mul_ln69_9   | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U26                    | 1   |        | mul_ln65_8   | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U338           | 1   |        | mul_ln66_10  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U339           | 1   |        | mul_ln68_9   | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U156           | 1   |        | mul_ln69_10  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U27                    | 1   |        | mul_ln65_9   | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U340           | 1   |        | mul_ln66_11  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U341           | 1   |        | mul_ln68_10  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U157           | 1   |        | mul_ln69_11  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U28                    | 1   |        | mul_ln65_10  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U342           | 1   |        | mul_ln66_12  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U343           | 1   |        | mul_ln68_11  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U29                    | 1   |        | mul_ln69_12  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U278           | 1   |        | mul_ln65_11  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U344           | 1   |        | mul_ln66_13  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U345           | 1   |        | mul_ln68_12  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U30                    | 1   |        | mul_ln69_13  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U158           | 1   |        | mul_ln65_12  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U346           | 1   |        | mul_ln66_14  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U347           | 1   |        | mul_ln68_13  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U279           | 1   |        | mul_ln69_14  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U159           | 1   |        | mul_ln65_13  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U348           | 1   |        | mul_ln66_15  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U349           | 1   |        | mul_ln68_14  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U160           | 1   |        | mul_ln69_15  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U31                    | 1   |        | mul_ln65_14  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U350           | 1   |        | mul_ln66_16  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U351           | 1   |        | mul_ln68_15  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U161           | 1   |        | mul_ln69_16  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U32                    | 1   |        | mul_ln65_15  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U352           | 1   |        | mul_ln66_17  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U353           | 1   |        | mul_ln68_16  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U33                    | 1   |        | mul_ln69_17  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U280           | 1   |        | mul_ln65_16  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U354           | 1   |        | mul_ln66_18  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U355           | 1   |        | mul_ln68_17  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U34                    | 1   |        | mul_ln69_18  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U162           | 1   |        | mul_ln65_17  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U356           | 1   |        | mul_ln66_19  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U357           | 1   |        | mul_ln68_18  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U35                    | 1   |        | mul_ln69_19  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U163           | 1   |        | mul_ln65_18  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U358           | 1   |        | mul_ln66_20  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U359           | 1   |        | mul_ln68_19  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U36                    | 1   |        | mul_ln69_20  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U164           | 1   |        | mul_ln65_19  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U360           | 1   |        | mul_ln66_21  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U361           | 1   |        | mul_ln68_20  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U281           | 1   |        | mul_ln69_21  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U165           | 1   |        | mul_ln65_20  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U362           | 1   |        | mul_ln66_22  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U363           | 1   |        | mul_ln68_21  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U166           | 1   |        | mul_ln69_22  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U37                    | 1   |        | mul_ln65_21  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U364           | 1   |        | mul_ln66_23  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U365           | 1   |        | mul_ln68_22  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U167           | 1   |        | mul_ln69_23  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U38                    | 1   |        | mul_ln65_22  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U366           | 1   |        | mul_ln66_24  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U367           | 1   |        | mul_ln68_23  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U39                    | 1   |        | mul_ln69_24  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U282           | 1   |        | mul_ln65_23  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U368           | 1   |        | mul_ln66_25  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U369           | 1   |        | mul_ln68_24  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U40                    | 1   |        | mul_ln69_25  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U168           | 1   |        | mul_ln65_24  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U370           | 1   |        | mul_ln66_26  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U371           | 1   |        | mul_ln68_25  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U283           | 1   |        | mul_ln69_26  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U169           | 1   |        | mul_ln65_25  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U372           | 1   |        | mul_ln66_27  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U373           | 1   |        | mul_ln68_26  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U170           | 1   |        | mul_ln69_27  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U41                    | 1   |        | mul_ln65_26  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U374           | 1   |        | mul_ln66_28  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U375           | 1   |        | mul_ln68_27  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U171           | 1   |        | mul_ln69_28  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U42                    | 1   |        | mul_ln65_27  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U376           | 1   |        | mul_ln66_29  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U377           | 1   |        | mul_ln68_28  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U172           | 1   |        | mul_ln69_29  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U43                    | 1   |        | mul_ln65_28  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U378           | 1   |        | mul_ln66_30  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U379           | 1   |        | mul_ln68_29  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U173           | 1   |        | mul_ln69_30  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U44                    | 1   |        | mul_ln65_29  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U380           | 1   |        | mul_ln66_31  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U381           | 1   |        | mul_ln68_30  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U45                    | 1   |        | mul_ln69_31  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U284           | 1   |        | mul_ln65_30  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U382           | 1   |        | mul_ln66_32  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U383           | 1   |        | mul_ln68_31  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U46                    | 1   |        | mul_ln69_32  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U174           | 1   |        | mul_ln65_31  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U384           | 1   |        | mul_ln66_33  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U385           | 1   |        | mul_ln68_32  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U285           | 1   |        | mul_ln69_33  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U175           | 1   |        | mul_ln65_32  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U386           | 1   |        | mul_ln66_34  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U387           | 1   |        | mul_ln68_33  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U176           | 1   |        | mul_ln69_34  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U47                    | 1   |        | mul_ln65_33  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U388           | 1   |        | mul_ln66_35  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U389           | 1   |        | mul_ln68_34  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U177           | 1   |        | mul_ln69_35  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U48                    | 1   |        | mul_ln65_34  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U390           | 1   |        | mul_ln66_36  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U391           | 1   |        | mul_ln68_35  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U49                    | 1   |        | mul_ln69_36  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U286           | 1   |        | mul_ln65_35  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U392           | 1   |        | mul_ln66_37  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U393           | 1   |        | mul_ln68_36  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U50                    | 1   |        | mul_ln69_37  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U178           | 1   |        | mul_ln65_36  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U394           | 1   |        | mul_ln66_38  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U395           | 1   |        | mul_ln68_37  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U51                    | 1   |        | mul_ln69_38  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U179           | 1   |        | mul_ln65_37  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U396           | 1   |        | mul_ln66_39  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U397           | 1   |        | mul_ln68_38  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U52                    | 1   |        | mul_ln69_39  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U180           | 1   |        | mul_ln65_38  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U398           | 1   |        | mul_ln66_40  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U399           | 1   |        | mul_ln68_39  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U287           | 1   |        | mul_ln69_40  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U181           | 1   |        | mul_ln65_39  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U400           | 1   |        | mul_ln66_41  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U401           | 1   |        | mul_ln68_40  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U182           | 1   |        | mul_ln69_41  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U53                    | 1   |        | mul_ln65_40  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U402           | 1   |        | mul_ln66_42  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U403           | 1   |        | mul_ln68_41  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U183           | 1   |        | mul_ln69_42  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U54                    | 1   |        | mul_ln65_41  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U404           | 1   |        | mul_ln66_43  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U405           | 1   |        | mul_ln68_42  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U184           | 1   |        | mul_ln69_43  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U55                    | 1   |        | mul_ln65_42  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U406           | 1   |        | mul_ln66_44  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U407           | 1   |        | mul_ln68_43  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U185           | 1   |        | mul_ln69_44  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U56                    | 1   |        | mul_ln65_43  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U408           | 1   |        | mul_ln66_45  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U409           | 1   |        | mul_ln68_44  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U57                    | 1   |        | mul_ln69_45  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U288           | 1   |        | mul_ln65_44  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U410           | 1   |        | mul_ln66_46  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U411           | 1   |        | mul_ln68_45  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U58                    | 1   |        | mul_ln69_46  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U186           | 1   |        | mul_ln65_45  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U412           | 1   |        | mul_ln66_47  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U413           | 1   |        | mul_ln68_46  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U59                    | 1   |        | mul_ln69_47  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U187           | 1   |        | mul_ln65_46  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U414           | 1   |        | mul_ln66_48  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U415           | 1   |        | mul_ln68_47  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U60                    | 1   |        | mul_ln69_48  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U188           | 1   |        | mul_ln65_47  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U416           | 1   |        | mul_ln66_49  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U417           | 1   |        | mul_ln68_48  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U289           | 1   |        | mul_ln69_49  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U189           | 1   |        | mul_ln65_48  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U418           | 1   |        | mul_ln66_50  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U419           | 1   |        | mul_ln68_49  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U190           | 1   |        | mul_ln69_50  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U61                    | 1   |        | mul_ln65_49  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U420           | 1   |        | mul_ln66_51  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U421           | 1   |        | mul_ln68_50  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U191           | 1   |        | mul_ln69_51  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U62                    | 1   |        | mul_ln65_50  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U422           | 1   |        | mul_ln66_52  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U423           | 1   |        | mul_ln68_51  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U63                    | 1   |        | mul_ln69_52  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U290           | 1   |        | mul_ln65_51  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U424           | 1   |        | mul_ln66_53  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U425           | 1   |        | mul_ln68_52  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U64                    | 1   |        | mul_ln69_53  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U192           | 1   |        | mul_ln65_52  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U426           | 1   |        | mul_ln66_54  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U427           | 1   |        | mul_ln68_53  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U291           | 1   |        | mul_ln69_54  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U193           | 1   |        | mul_ln65_53  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U428           | 1   |        | mul_ln66_55  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U429           | 1   |        | mul_ln68_54  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U194           | 1   |        | mul_ln69_55  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U65                    | 1   |        | mul_ln65_54  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U430           | 1   |        | mul_ln66_56  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U431           | 1   |        | mul_ln68_55  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U195           | 1   |        | mul_ln69_56  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U66                    | 1   |        | mul_ln65_55  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U432           | 1   |        | mul_ln66_57  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U433           | 1   |        | mul_ln68_56  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U196           | 1   |        | mul_ln69_57  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U67                    | 1   |        | mul_ln65_56  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U434           | 1   |        | mul_ln66_58  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U435           | 1   |        | mul_ln68_57  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U197           | 1   |        | mul_ln69_58  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U68                    | 1   |        | mul_ln65_57  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U436           | 1   |        | mul_ln66_59  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U437           | 1   |        | mul_ln68_58  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U69                    | 1   |        | mul_ln69_59  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U292           | 1   |        | mul_ln65_58  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U438           | 1   |        | mul_ln66_60  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U439           | 1   |        | mul_ln68_59  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U70                    | 1   |        | mul_ln69_60  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U198           | 1   |        | mul_ln65_59  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U440           | 1   |        | mul_ln66_61  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U441           | 1   |        | mul_ln68_60  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U293           | 1   |        | mul_ln69_61  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U199           | 1   |        | mul_ln65_60  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U442           | 1   |        | mul_ln66_62  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U443           | 1   |        | mul_ln68_61  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U200           | 1   |        | mul_ln69_62  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U71                    | 1   |        | mul_ln65_61  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U444           | 1   |        | mul_ln66_63  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U445           | 1   |        | mul_ln68_62  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U201           | 1   |        | mul_ln69_63  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U72                    | 1   |        | mul_ln65_62  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U446           | 1   |        | mul_ln66_64  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U447           | 1   |        | mul_ln68_63  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U73                    | 1   |        | mul_ln69_64  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U294           | 1   |        | mul_ln65_63  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U448           | 1   |        | mul_ln66_65  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U449           | 1   |        | mul_ln68_64  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U74                    | 1   |        | mul_ln69_65  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U202           | 1   |        | mul_ln65_64  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U450           | 1   |        | mul_ln66_66  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U451           | 1   |        | mul_ln68_65  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U75                    | 1   |        | mul_ln69_66  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U203           | 1   |        | mul_ln65_65  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U452           | 1   |        | mul_ln66_67  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U453           | 1   |        | mul_ln68_66  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U76                    | 1   |        | mul_ln69_67  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U204           | 1   |        | mul_ln65_66  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U454           | 1   |        | mul_ln66_68  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U455           | 1   |        | mul_ln68_67  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U295           | 1   |        | mul_ln69_68  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U205           | 1   |        | mul_ln65_67  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U456           | 1   |        | mul_ln66_69  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U457           | 1   |        | mul_ln68_68  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U206           | 1   |        | mul_ln69_69  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U77                    | 1   |        | mul_ln65_68  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U458           | 1   |        | mul_ln66_70  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U459           | 1   |        | mul_ln68_69  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U207           | 1   |        | mul_ln69_70  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U78                    | 1   |        | mul_ln65_69  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U460           | 1   |        | mul_ln66_71  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U461           | 1   |        | mul_ln68_70  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U79                    | 1   |        | mul_ln69_71  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U296           | 1   |        | mul_ln65_70  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U462           | 1   |        | mul_ln66_72  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U463           | 1   |        | mul_ln68_71  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U80                    | 1   |        | mul_ln69_72  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U208           | 1   |        | mul_ln65_71  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U464           | 1   |        | mul_ln66_73  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U465           | 1   |        | mul_ln68_72  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U297           | 1   |        | mul_ln69_73  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U209           | 1   |        | mul_ln65_72  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U466           | 1   |        | mul_ln66_74  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U467           | 1   |        | mul_ln68_73  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U210           | 1   |        | mul_ln69_74  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U81                    | 1   |        | mul_ln65_73  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U468           | 1   |        | mul_ln62     | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U469           | 1   |        | mul_ln68_74  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U211           | 1   |        | mul_ln69_75  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U82                    | 1   |        | mul_ln62_1   | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U470           | 1   |        | mul_ln62_2   | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U471           | 1   |        | mul_ln68_75  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U212           | 1   |        | mul_ln69_76  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U83                    | 1   |        | mul_ln62_3   | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U472           | 1   |        | mul_ln62_4   | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U473           | 1   |        | mul_ln68_76  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U213           | 1   |        | mul_ln69_77  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U84                    | 1   |        | mul_ln62_5   | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U474           | 1   |        | mul_ln62_6   | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U475           | 1   |        | mul_ln68_77  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U85                    | 1   |        | mul_ln69_78  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U298           | 1   |        | mul_ln62_7   | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U476           | 1   |        | mul_ln62_8   | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U477           | 1   |        | mul_ln68_78  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U86                    | 1   |        | mul_ln69_79  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U214           | 1   |        | mul_ln62_9   | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U478           | 1   |        | mul_ln62_10  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U479           | 1   |        | mul_ln68_79  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U87                    | 1   |        | mul_ln69_80  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U215           | 1   |        | mul_ln62_11  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U480           | 1   |        | mul_ln62_12  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U481           | 1   |        | mul_ln68_80  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U88                    | 1   |        | mul_ln69_81  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U216           | 1   |        | mul_ln62_13  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U482           | 1   |        | mul_ln62_14  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U483           | 1   |        | mul_ln68_81  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U299           | 1   |        | mul_ln69_82  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U217           | 1   |        | mul_ln62_15  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U484           | 1   |        | mul_ln62_16  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U485           | 1   |        | mul_ln68_82  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U218           | 1   |        | mul_ln69_83  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U89                    | 1   |        | mul_ln62_17  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U486           | 1   |        | mul_ln62_18  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U487           | 1   |        | mul_ln68_83  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U219           | 1   |        | mul_ln69_84  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U90                    | 1   |        | mul_ln62_19  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U488           | 1   |        | mul_ln62_20  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U489           | 1   |        | mul_ln68_84  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U220           | 1   |        | mul_ln69_85  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U91                    | 1   |        | mul_ln62_21  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U490           | 1   |        | mul_ln62_22  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U491           | 1   |        | mul_ln68_85  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U221           | 1   |        | mul_ln69_86  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U92                    | 1   |        | mul_ln62_23  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U492           | 1   |        | mul_ln62_24  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U493           | 1   |        | mul_ln68_86  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U93                    | 1   |        | mul_ln69_87  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U300           | 1   |        | mul_ln62_25  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U494           | 1   |        | mul_ln62_26  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U495           | 1   |        | mul_ln68_87  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U94                    | 1   |        | mul_ln69_88  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U222           | 1   |        | mul_ln62_27  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U496           | 1   |        | mul_ln62_28  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U497           | 1   |        | mul_ln68_88  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U301           | 1   |        | mul_ln69_89  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U223           | 1   |        | mul_ln62_29  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U498           | 1   |        | mul_ln62_30  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U499           | 1   |        | mul_ln68_89  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U224           | 1   |        | mul_ln69_90  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U95                    | 1   |        | mul_ln62_31  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U500           | 1   |        | mul_ln62_32  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U501           | 1   |        | mul_ln68_90  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U225           | 1   |        | mul_ln69_91  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U96                    | 1   |        | mul_ln62_33  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U502           | 1   |        | mul_ln62_34  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U503           | 1   |        | mul_ln68_91  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U97                    | 1   |        | mul_ln69_92  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U302           | 1   |        | mul_ln62_35  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U504           | 1   |        | mul_ln62_36  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U505           | 1   |        | mul_ln68_92  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U98                    | 1   |        | mul_ln69_93  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U226           | 1   |        | mul_ln62_37  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U506           | 1   |        | mul_ln62_38  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U507           | 1   |        | mul_ln68_93  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U99                    | 1   |        | mul_ln69_94  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U227           | 1   |        | mul_ln62_39  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U508           | 1   |        | mul_ln62_40  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U509           | 1   |        | mul_ln68_94  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U100                   | 1   |        | mul_ln69_95  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U228           | 1   |        | mul_ln62_41  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U510           | 1   |        | mul_ln62_42  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U511           | 1   |        | mul_ln68_95  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U303           | 1   |        | mul_ln69_96  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U229           | 1   |        | mul_ln62_43  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U512           | 1   |        | mul_ln62_44  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U513           | 1   |        | mul_ln68_96  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U230           | 1   |        | mul_ln69_97  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U101                   | 1   |        | mul_ln62_45  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U514           | 1   |        | mul_ln62_46  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U515           | 1   |        | mul_ln68_97  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U231           | 1   |        | mul_ln69_98  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U102                   | 1   |        | mul_ln62_47  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U516           | 1   |        | mul_ln62_48  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U517           | 1   |        | mul_ln68_98  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U103                   | 1   |        | mul_ln69_99  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U304           | 1   |        | mul_ln62_49  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U518           | 1   |        | mul_ln62_50  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U519           | 1   |        | mul_ln68_99  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U104                   | 1   |        | mul_ln69_100 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U232           | 1   |        | mul_ln62_51  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U520           | 1   |        | mul_ln62_52  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U521           | 1   |        | mul_ln68_100 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U305           | 1   |        | mul_ln69_101 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U233           | 1   |        | mul_ln62_53  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U522           | 1   |        | mul_ln62_54  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U523           | 1   |        | mul_ln68_101 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U234           | 1   |        | mul_ln69_102 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U105                   | 1   |        | mul_ln62_55  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U524           | 1   |        | mul_ln62_56  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U525           | 1   |        | mul_ln68_102 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U235           | 1   |        | mul_ln69_103 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U106                   | 1   |        | mul_ln62_57  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U526           | 1   |        | mul_ln62_58  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U527           | 1   |        | mul_ln68_103 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U236           | 1   |        | mul_ln69_104 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U107                   | 1   |        | mul_ln62_59  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U528           | 1   |        | mul_ln62_60  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U529           | 1   |        | mul_ln68_104 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U237           | 1   |        | mul_ln69_105 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U108                   | 1   |        | mul_ln62_61  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U530           | 1   |        | mul_ln62_62  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U531           | 1   |        | mul_ln68_105 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U109                   | 1   |        | mul_ln69_106 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U306           | 1   |        | mul_ln62_63  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U532           | 1   |        | mul_ln62_64  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U533           | 1   |        | mul_ln68_106 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U110                   | 1   |        | mul_ln69_107 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U238           | 1   |        | mul_ln62_65  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U534           | 1   |        | mul_ln62_66  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U535           | 1   |        | mul_ln68_107 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U307           | 1   |        | mul_ln69_108 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U239           | 1   |        | mul_ln62_67  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U536           | 1   |        | mul_ln62_68  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U537           | 1   |        | mul_ln68_108 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U240           | 1   |        | mul_ln69_109 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U111                   | 1   |        | mul_ln62_69  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U538           | 1   |        | mul_ln62_70  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U539           | 1   |        | mul_ln68_109 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U241           | 1   |        | mul_ln69_110 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U112                   | 1   |        | mul_ln62_71  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U540           | 1   |        | mul_ln62_72  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U541           | 1   |        | mul_ln68_110 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U113                   | 1   |        | mul_ln69_111 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U308           | 1   |        | mul_ln62_73  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U542           | 1   |        | mul_ln62_74  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U543           | 1   |        | mul_ln68_111 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U114                   | 1   |        | mul_ln69_112 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U242           | 1   |        | mul_ln62_75  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U544           | 1   |        | mul_ln62_76  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U545           | 1   |        | mul_ln68_112 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U115                   | 1   |        | mul_ln69_113 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U243           | 1   |        | mul_ln62_77  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U546           | 1   |        | mul_ln62_78  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U547           | 1   |        | mul_ln68_113 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U116                   | 1   |        | mul_ln69_114 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U244           | 1   |        | mul_ln62_79  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U548           | 1   |        | mul_ln62_80  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U549           | 1   |        | mul_ln68_114 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U309           | 1   |        | mul_ln69_115 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U245           | 1   |        | mul_ln62_81  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U550           | 1   |        | mul_ln62_82  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U551           | 1   |        | mul_ln68_115 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U246           | 1   |        | mul_ln69_116 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U117                   | 1   |        | mul_ln62_83  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U552           | 1   |        | mul_ln62_84  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U553           | 1   |        | mul_ln68_116 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U247           | 1   |        | mul_ln69_117 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U118                   | 1   |        | mul_ln62_85  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U554           | 1   |        | mul_ln62_86  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U555           | 1   |        | mul_ln68_117 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U248           | 1   |        | mul_ln69_118 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U119                   | 1   |        | mul_ln62_87  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U556           | 1   |        | mul_ln62_88  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U557           | 1   |        | mul_ln68_118 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U249           | 1   |        | mul_ln69_119 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U120                   | 1   |        | mul_ln62_89  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U558           | 1   |        | mul_ln62_90  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U559           | 1   |        | mul_ln68_119 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U121                   | 1   |        | mul_ln69_120 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U310           | 1   |        | mul_ln62_91  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U560           | 1   |        | mul_ln62_92  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U561           | 1   |        | mul_ln68_120 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U122                   | 1   |        | mul_ln69_121 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U250           | 1   |        | mul_ln62_93  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U562           | 1   |        | mul_ln62_94  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U563           | 1   |        | mul_ln68_121 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U123                   | 1   |        | mul_ln69_122 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U251           | 1   |        | mul_ln62_95  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U564           | 1   |        | mul_ln62_96  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U565           | 1   |        | mul_ln68_122 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U124                   | 1   |        | mul_ln69_123 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U252           | 1   |        | mul_ln62_97  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U566           | 1   |        | mul_ln62_98  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U567           | 1   |        | mul_ln68_123 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U311           | 1   |        | mul_ln69_124 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U253           | 1   |        | mul_ln62_99  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U568           | 1   |        | mul_ln62_100 | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U569           | 1   |        | mul_ln68_124 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U254           | 1   |        | mul_ln69_125 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U125                   | 1   |        | mul_ln62_101 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U570           | 1   |        | mul_ln62_102 | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U571           | 1   |        | mul_ln68_125 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U255           | 1   |        | mul_ln69_126 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U126                   | 1   |        | mul_ln62_103 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U572           | 1   |        | mul_ln62_104 | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U573           | 1   |        | mul_ln68_126 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U127                   | 1   |        | mul_ln69_127 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U312           | 1   |        | mul_ln62_105 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U574           | 1   |        | mul_ln62_106 | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U575           | 1   |        | mul_ln68_127 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U128                   | 1   |        | mul_ln69_128 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U256           | 1   |        | mul_ln62_107 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U576           | 1   |        | mul_ln62_108 | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U577           | 1   |        | mul_ln68_128 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U313           | 1   |        | mul_ln69_129 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U257           | 1   |        | mul_ln62_109 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U578           | 1   |        | mul_ln62_110 | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U579           | 1   |        | mul_ln68_129 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U258           | 1   |        | mul_ln69_130 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U129                   | 1   |        | mul_ln62_111 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U580           | 1   |        | mul_ln62_112 | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U581           | 1   |        | mul_ln68_130 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U259           | 1   |        | mul_ln69_131 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U130                   | 1   |        | mul_ln62_113 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U582           | 1   |        | mul_ln62_114 | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U583           | 1   |        | mul_ln68_131 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U260           | 1   |        | mul_ln69_132 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U131                   | 1   |        | mul_ln62_115 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U584           | 1   |        | mul_ln62_116 | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U585           | 1   |        | mul_ln68_132 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U261           | 1   |        | mul_ln69_133 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U132                   | 1   |        | mul_ln62_117 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U586           | 1   |        | mul_ln62_118 | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U587           | 1   |        | mul_ln68_133 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U133                   | 1   |        | mul_ln69_134 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U314           | 1   |        | mul_ln62_119 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U588           | 1   |        | mul_ln62_120 | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U589           | 1   |        | mul_ln68_134 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U134                   | 1   |        | mul_ln69_135 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U262           | 1   |        | mul_ln62_121 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U590           | 1   |        | mul_ln62_122 | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U591           | 1   |        | mul_ln68_135 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U315           | 1   |        | mul_ln69_136 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U263           | 1   |        | mul_ln62_123 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U592           | 1   |        | mul_ln62_124 | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U593           | 1   |        | mul_ln68_136 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U264           | 1   |        | mul_ln69_137 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U135                   | 1   |        | mul_ln62_125 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U594           | 1   |        | mul_ln62_126 | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U595           | 1   |        | mul_ln68_137 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U265           | 1   |        | mul_ln69_138 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U136                   | 1   |        | mul_ln62_127 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U596           | 1   |        | mul_ln62_128 | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U597           | 1   |        | mul_ln68_138 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U137                   | 1   |        | mul_ln69_139 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U316           | 1   |        | mul_ln62_129 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U598           | 1   |        | mul_ln62_130 | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U599           | 1   |        | mul_ln68_139 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U138                   | 1   |        | mul_ln69_140 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U266           | 1   |        | mul_ln62_131 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U600           | 1   |        | mul_ln62_132 | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U601           | 1   |        | mul_ln68_140 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U139                   | 1   |        | mul_ln69_141 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U267           | 1   |        | mul_ln62_133 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U602           | 1   |        | mul_ln62_134 | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U603           | 1   |        | mul_ln68_141 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U140                   | 1   |        | mul_ln69_142 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U268           | 1   |        | mul_ln62_135 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U604           | 1   |        | mul_ln62_136 | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U605           | 1   |        | mul_ln68_142 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U317           | 1   |        | mul_ln69_143 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U269           | 1   |        | mul_ln62_137 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U606           | 1   |        | mul_ln62_138 | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U607           | 1   |        | mul_ln68_143 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U270           | 1   |        | mul_ln69_144 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U141                   | 1   |        | mul_ln62_139 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U608           | 1   |        | mul_ln62_140 | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U609           | 1   |        | mul_ln68_144 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U271           | 1   |        | mul_ln69_145 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U142                   | 1   |        | mul_ln62_141 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U610           | 1   |        | mul_ln62_142 | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U611           | 1   |        | mul_ln68_145 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U143                   | 1   |        | mul_ln69_146 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U318           | 1   |        | mul_ln62_143 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U612           | 1   |        | mul_ln62_144 | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U613           | 1   |        | mul_ln68_146 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U144                   | 1   |        | mul_ln69_147 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U272           | 1   |        | mul_ln62_145 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U614           | 1   |        | mul_ln62_146 | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U615           | 1   |        | mul_ln68_147 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U319           | 1   |        | mul_ln69_148 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U273           | 1   |        | mul_ln62_147 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U616           | 1   |        | mul_ln62_148 | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U617           | 1   |        | mul_ln65_74  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U146           | 1   |        | cij_real_151 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U275           | 1   |        | cij_real_152 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U320           | 1   |        | cij_real_153 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U321           | 1   |        | cij_real_154 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U322           | 1   |        | cij_real_155 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U323           | 1   |        | cij_real_156 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U324           | 1   |        | cij_real_157 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U326           | 1   |        | cij_real_158 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U327           | 1   |        | cij_real_159 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U328           | 1   |        | cij_real_160 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U329           | 1   |        | cij_real_161 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U330           | 1   |        | cij_real_162 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U331           | 1   |        | cij_real_163 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U332           | 1   |        | cij_real_164 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U333           | 1   |        | cij_real_165 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U334           | 1   |        | cij_real_166 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U335           | 1   |        | cij_real_167 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U336           | 1   |        | cij_real_168 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U337           | 1   |        | cij_real_169 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U338           | 1   |        | cij_real_170 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U339           | 1   |        | cij_real_171 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U340           | 1   |        | cij_real_172 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U341           | 1   |        | cij_real_173 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U342           | 1   |        | cij_real_174 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U343           | 1   |        | cij_real_175 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U344           | 1   |        | cij_real_176 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U345           | 1   |        | cij_real_177 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U346           | 1   |        | cij_real_178 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U347           | 1   |        | cij_real_179 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U348           | 1   |        | cij_real_180 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U349           | 1   |        | cij_real_181 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U350           | 1   |        | cij_real_182 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U351           | 1   |        | cij_real_183 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U352           | 1   |        | cij_real_184 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U353           | 1   |        | cij_real_185 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U354           | 1   |        | cij_real_186 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U355           | 1   |        | cij_real_187 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U356           | 1   |        | cij_real_188 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U357           | 1   |        | cij_real_189 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U358           | 1   |        | cij_real_190 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U359           | 1   |        | cij_real_191 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U360           | 1   |        | cij_real_192 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U361           | 1   |        | cij_real_193 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U362           | 1   |        | cij_real_194 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U363           | 1   |        | cij_real_195 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U364           | 1   |        | cij_real_196 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U365           | 1   |        | cij_real_197 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U366           | 1   |        | cij_real_198 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U367           | 1   |        | cij_real_199 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U368           | 1   |        | cij_real_200 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U369           | 1   |        | cij_real_201 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U370           | 1   |        | cij_real_202 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U371           | 1   |        | cij_real_203 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U372           | 1   |        | cij_real_204 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U373           | 1   |        | cij_real_205 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U374           | 1   |        | cij_real_206 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U375           | 1   |        | cij_real_207 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U376           | 1   |        | cij_real_208 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U377           | 1   |        | cij_real_209 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U378           | 1   |        | cij_real_210 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U379           | 1   |        | cij_real_211 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U380           | 1   |        | cij_real_212 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U381           | 1   |        | cij_real_213 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U382           | 1   |        | cij_real_214 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U383           | 1   |        | cij_real_215 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U384           | 1   |        | cij_real_216 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U385           | 1   |        | cij_real_217 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U386           | 1   |        | cij_real_218 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U387           | 1   |        | cij_real_219 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U388           | 1   |        | cij_real_220 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U389           | 1   |        | cij_real_221 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U390           | 1   |        | cij_real_222 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U391           | 1   |        | cij_real_223 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U392           | 1   |        | cij_real_224 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U393           | 1   |        | cij_real_225 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U394           | 1   |        | cij_real_226 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U395           | 1   |        | cij_real_227 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U396           | 1   |        | cij_real_228 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U397           | 1   |        | cij_real_229 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U398           | 1   |        | cij_real_230 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U399           | 1   |        | cij_real_231 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U400           | 1   |        | cij_real_232 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U401           | 1   |        | cij_real_233 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U402           | 1   |        | cij_real_234 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U403           | 1   |        | cij_real_235 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U404           | 1   |        | cij_real_236 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U405           | 1   |        | cij_real_237 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U406           | 1   |        | cij_real_238 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U407           | 1   |        | cij_real_239 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U408           | 1   |        | cij_real_240 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U409           | 1   |        | cij_real_241 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U410           | 1   |        | cij_real_242 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U411           | 1   |        | cij_real_243 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U412           | 1   |        | cij_real_244 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U413           | 1   |        | cij_real_245 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U414           | 1   |        | cij_real_246 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U415           | 1   |        | cij_real_247 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U416           | 1   |        | cij_real_248 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U417           | 1   |        | cij_real_249 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U418           | 1   |        | cij_real_250 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U419           | 1   |        | cij_real_251 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U420           | 1   |        | cij_real_252 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U421           | 1   |        | cij_real_253 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U422           | 1   |        | cij_real_254 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U423           | 1   |        | cij_real_255 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U424           | 1   |        | cij_real_256 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U425           | 1   |        | cij_real_257 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U426           | 1   |        | cij_real_258 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U427           | 1   |        | cij_real_259 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U428           | 1   |        | cij_real_260 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U429           | 1   |        | cij_real_261 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U430           | 1   |        | cij_real_262 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U431           | 1   |        | cij_real_263 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U432           | 1   |        | cij_real_264 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U433           | 1   |        | cij_real_265 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U434           | 1   |        | cij_real_266 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U435           | 1   |        | cij_real_267 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U436           | 1   |        | cij_real_268 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U437           | 1   |        | cij_real_269 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U438           | 1   |        | cij_real_270 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U439           | 1   |        | cij_real_271 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U440           | 1   |        | cij_real_272 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U441           | 1   |        | cij_real_273 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U442           | 1   |        | cij_real_274 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U443           | 1   |        | cij_real_275 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U444           | 1   |        | cij_real_276 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U445           | 1   |        | cij_real_277 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U446           | 1   |        | cij_real_278 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U447           | 1   |        | cij_real_279 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U448           | 1   |        | cij_real_280 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U449           | 1   |        | cij_real_281 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U450           | 1   |        | cij_real_282 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U451           | 1   |        | cij_real_283 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U452           | 1   |        | cij_real_284 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U453           | 1   |        | cij_real_285 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U454           | 1   |        | cij_real_286 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U455           | 1   |        | cij_real_287 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U456           | 1   |        | cij_real_288 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U457           | 1   |        | cij_real_289 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U458           | 1   |        | cij_real_290 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U459           | 1   |        | cij_real_291 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U460           | 1   |        | cij_real_292 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U461           | 1   |        | cij_real_293 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U462           | 1   |        | cij_real_294 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U463           | 1   |        | cij_real_295 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U464           | 1   |        | cij_real_296 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U465           | 1   |        | cij_real_297 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U466           | 1   |        | cij_real_298 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U467           | 1   |        | cij_real_299 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U468           | 1   |        | tmp148_neg   | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U469           | 1   |        | tmp147_neg   | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U470           | 1   |        | tmp146_neg   | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U471           | 1   |        | tmp145_neg   | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U472           | 1   |        | tmp144_neg   | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U473           | 1   |        | tmp143_neg   | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U474           | 1   |        | tmp142_neg   | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U475           | 1   |        | tmp141_neg   | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U476           | 1   |        | tmp140_neg   | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U477           | 1   |        | tmp139_neg   | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U478           | 1   |        | tmp138_neg   | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U479           | 1   |        | tmp137_neg   | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U480           | 1   |        | tmp136_neg   | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U481           | 1   |        | tmp135_neg   | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U482           | 1   |        | tmp134_neg   | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U483           | 1   |        | tmp133_neg   | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U484           | 1   |        | tmp132_neg   | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U485           | 1   |        | tmp131_neg   | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U486           | 1   |        | tmp130_neg   | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U487           | 1   |        | tmp129_neg   | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U488           | 1   |        | tmp128_neg   | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U489           | 1   |        | tmp127_neg   | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U490           | 1   |        | tmp126_neg   | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U491           | 1   |        | tmp125_neg   | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U492           | 1   |        | tmp124_neg   | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U493           | 1   |        | tmp123_neg   | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U494           | 1   |        | tmp122_neg   | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U495           | 1   |        | tmp121_neg   | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U496           | 1   |        | tmp120_neg   | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U497           | 1   |        | tmp119_neg   | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U498           | 1   |        | tmp118_neg   | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U499           | 1   |        | tmp117_neg   | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U500           | 1   |        | tmp116_neg   | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U501           | 1   |        | tmp115_neg   | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U502           | 1   |        | tmp114_neg   | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U503           | 1   |        | tmp113_neg   | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U504           | 1   |        | tmp112_neg   | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U505           | 1   |        | tmp111_neg   | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U506           | 1   |        | tmp110_neg   | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U507           | 1   |        | tmp109_neg   | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U508           | 1   |        | tmp108_neg   | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U509           | 1   |        | tmp107_neg   | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U510           | 1   |        | tmp106_neg   | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U511           | 1   |        | tmp105_neg   | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U512           | 1   |        | tmp104_neg   | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U513           | 1   |        | tmp103_neg   | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U514           | 1   |        | tmp102_neg   | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U515           | 1   |        | tmp101_neg   | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U516           | 1   |        | tmp100_neg   | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U517           | 1   |        | tmp99_neg    | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U518           | 1   |        | tmp98_neg    | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U519           | 1   |        | tmp97_neg    | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U520           | 1   |        | tmp96_neg    | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U521           | 1   |        | tmp95_neg    | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U522           | 1   |        | tmp94_neg    | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U523           | 1   |        | tmp93_neg    | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U524           | 1   |        | tmp92_neg    | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U525           | 1   |        | tmp91_neg    | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U526           | 1   |        | tmp90_neg    | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U527           | 1   |        | tmp89_neg    | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U528           | 1   |        | tmp88_neg    | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U529           | 1   |        | tmp87_neg    | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U530           | 1   |        | tmp86_neg    | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U531           | 1   |        | tmp85_neg    | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U532           | 1   |        | tmp84_neg    | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U533           | 1   |        | tmp83_neg    | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U534           | 1   |        | tmp82_neg    | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U535           | 1   |        | tmp81_neg    | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U536           | 1   |        | tmp80_neg    | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U537           | 1   |        | tmp79_neg    | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U538           | 1   |        | tmp78_neg    | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U539           | 1   |        | tmp77_neg    | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U540           | 1   |        | tmp76_neg    | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U541           | 1   |        | tmp75_neg    | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U542           | 1   |        | tmp74_neg    | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U543           | 1   |        | tmp73_neg    | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U544           | 1   |        | tmp72_neg    | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U545           | 1   |        | tmp71_neg    | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U546           | 1   |        | tmp70_neg    | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U547           | 1   |        | tmp69_neg    | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U548           | 1   |        | tmp68_neg    | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U549           | 1   |        | tmp67_neg    | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U550           | 1   |        | tmp66_neg    | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U551           | 1   |        | tmp65_neg    | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U552           | 1   |        | tmp64_neg    | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U553           | 1   |        | tmp63_neg    | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U554           | 1   |        | tmp62_neg    | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U555           | 1   |        | tmp61_neg    | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U556           | 1   |        | tmp60_neg    | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U557           | 1   |        | tmp59_neg    | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U558           | 1   |        | tmp58_neg    | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U559           | 1   |        | tmp57_neg    | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U560           | 1   |        | tmp56_neg    | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U561           | 1   |        | tmp55_neg    | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U562           | 1   |        | tmp54_neg    | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U563           | 1   |        | tmp53_neg    | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U564           | 1   |        | tmp52_neg    | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U565           | 1   |        | tmp51_neg    | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U566           | 1   |        | tmp50_neg    | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U567           | 1   |        | tmp49_neg    | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U568           | 1   |        | tmp48_neg    | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U569           | 1   |        | tmp47_neg    | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U570           | 1   |        | tmp46_neg    | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U571           | 1   |        | tmp45_neg    | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U572           | 1   |        | tmp44_neg    | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U573           | 1   |        | tmp43_neg    | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U574           | 1   |        | tmp42_neg    | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U575           | 1   |        | tmp41_neg    | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U576           | 1   |        | tmp40_neg    | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U577           | 1   |        | tmp39_neg    | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U578           | 1   |        | tmp38_neg    | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U579           | 1   |        | tmp37_neg    | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U580           | 1   |        | tmp36_neg    | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U581           | 1   |        | tmp35_neg    | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U582           | 1   |        | tmp34_neg    | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U583           | 1   |        | tmp33_neg    | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U584           | 1   |        | tmp32_neg    | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U585           | 1   |        | tmp31_neg    | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U586           | 1   |        | tmp30_neg    | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U587           | 1   |        | tmp29_neg    | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U588           | 1   |        | tmp28_neg    | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U589           | 1   |        | tmp27_neg    | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U590           | 1   |        | tmp26_neg    | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U591           | 1   |        | tmp25_neg    | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U592           | 1   |        | tmp24_neg    | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U593           | 1   |        | tmp23_neg    | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U594           | 1   |        | tmp22_neg    | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U595           | 1   |        | tmp21_neg    | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U596           | 1   |        | tmp20_neg    | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U597           | 1   |        | tmp19_neg    | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U598           | 1   |        | tmp18_neg    | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U599           | 1   |        | tmp17_neg    | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U600           | 1   |        | tmp16_neg    | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U601           | 1   |        | tmp15_neg    | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U602           | 1   |        | tmp14_neg    | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U603           | 1   |        | tmp13_neg    | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U604           | 1   |        | tmp12_neg    | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U605           | 1   |        | tmp11_neg    | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U606           | 1   |        | tmp10_neg    | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U607           | 1   |        | tmp9_neg     | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U608           | 1   |        | tmp8_neg     | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U609           | 1   |        | tmp7_neg     | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U610           | 1   |        | tmp6_neg     | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U611           | 1   |        | tmp5_neg     | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U612           | 1   |        | tmp4_neg     | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U613           | 1   |        | tmp3_neg     | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U614           | 1   |        | tmp2_neg     | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U615           | 1   |        | tmp1_neg     | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U616           | 1   |        | tmp_neg      | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U617           | 1   |        | cij_real_150 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U274           | 1   |        | mul_ln69_149 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U145                   | 1   |        | mul_ln69_150 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U147           | 1   |        | add_ln69     | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U148           | 1   |        | add_ln69_1   | add | dsp48  | 3       |
|    add_ln69_2_fu_14911_p2                        | -   |        | add_ln69_2   | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U149           | 1   |        | add_ln69_3   | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U150           | 1   |        | add_ln69_4   | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U276           | 1   |        | add_ln69_5   | add | dsp48  | 3       |
|    add_ln69_6_fu_14955_p2                        | -   |        | add_ln69_6   | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U151           | 1   |        | add_ln69_8   | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U152           | 1   |        | add_ln69_9   | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U153           | 1   |        | add_ln69_11  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U154           | 1   |        | add_ln69_12  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U277           | 1   |        | add_ln69_13  | add | dsp48  | 3       |
|    add_ln69_14_fu_14959_p2                       | -   |        | add_ln69_14  | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U155           | 1   |        | add_ln69_17  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U156           | 1   |        | add_ln69_18  | add | dsp48  | 3       |
|    add_ln69_19_fu_14915_p2                       | -   |        | add_ln69_19  | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U157           | 1   |        | add_ln69_20  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U158           | 1   |        | add_ln69_21  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U278           | 1   |        | add_ln69_22  | add | dsp48  | 3       |
|    add_ln69_23_fu_14963_p2                       | -   |        | add_ln69_23  | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U159           | 1   |        | add_ln69_25  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U160           | 1   |        | add_ln69_26  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U279           | 1   |        | add_ln69_27  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U161           | 1   |        | add_ln69_29  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U162           | 1   |        | add_ln69_30  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U280           | 1   |        | add_ln69_31  | add | dsp48  | 3       |
|    add_ln69_32_fu_14967_p2                       | -   |        | add_ln69_32  | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U163           | 1   |        | add_ln69_36  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U164           | 1   |        | add_ln69_37  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U165           | 1   |        | add_ln69_39  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U166           | 1   |        | add_ln69_40  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U281           | 1   |        | add_ln69_41  | add | dsp48  | 3       |
|    add_ln69_42_fu_14971_p2                       | -   |        | add_ln69_42  | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U167           | 1   |        | add_ln69_44  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U168           | 1   |        | add_ln69_45  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U282           | 1   |        | add_ln69_46  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U169           | 1   |        | add_ln69_48  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U170           | 1   |        | add_ln69_49  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U283           | 1   |        | add_ln69_50  | add | dsp48  | 3       |
|    add_ln69_51_fu_14975_p2                       | -   |        | add_ln69_51  | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U171           | 1   |        | add_ln69_54  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U172           | 1   |        | add_ln69_55  | add | dsp48  | 3       |
|    add_ln69_56_fu_14919_p2                       | -   |        | add_ln69_56  | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U173           | 1   |        | add_ln69_57  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U174           | 1   |        | add_ln69_58  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U284           | 1   |        | add_ln69_59  | add | dsp48  | 3       |
|    add_ln69_60_fu_14979_p2                       | -   |        | add_ln69_60  | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U175           | 1   |        | add_ln69_62  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U176           | 1   |        | add_ln69_63  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U285           | 1   |        | add_ln69_64  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U177           | 1   |        | add_ln69_66  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U178           | 1   |        | add_ln69_67  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U286           | 1   |        | add_ln69_68  | add | dsp48  | 3       |
|    add_ln69_69_fu_14983_p2                       | -   |        | add_ln69_69  | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U179           | 1   |        | add_ln69_74  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U180           | 1   |        | add_ln69_75  | add | dsp48  | 3       |
|    add_ln69_76_fu_14923_p2                       | -   |        | add_ln69_76  | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U181           | 1   |        | add_ln69_77  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U182           | 1   |        | add_ln69_78  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U287           | 1   |        | add_ln69_79  | add | dsp48  | 3       |
|    add_ln69_80_fu_14987_p2                       | -   |        | add_ln69_80  | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U183           | 1   |        | add_ln69_82  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U184           | 1   |        | add_ln69_83  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U185           | 1   |        | add_ln69_85  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U186           | 1   |        | add_ln69_86  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U288           | 1   |        | add_ln69_87  | add | dsp48  | 3       |
|    add_ln69_88_fu_14991_p2                       | -   |        | add_ln69_88  | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U187           | 1   |        | add_ln69_91  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U188           | 1   |        | add_ln69_92  | add | dsp48  | 3       |
|    add_ln69_93_fu_14927_p2                       | -   |        | add_ln69_93  | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U189           | 1   |        | add_ln69_94  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U190           | 1   |        | add_ln69_95  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U289           | 1   |        | add_ln69_96  | add | dsp48  | 3       |
|    add_ln69_97_fu_14995_p2                       | -   |        | add_ln69_97  | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U191           | 1   |        | add_ln69_99  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U192           | 1   |        | add_ln69_100 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U290           | 1   |        | add_ln69_101 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U193           | 1   |        | add_ln69_103 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U194           | 1   |        | add_ln69_104 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U291           | 1   |        | add_ln69_105 | add | dsp48  | 3       |
|    add_ln69_106_fu_14999_p2                      | -   |        | add_ln69_106 | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U195           | 1   |        | add_ln69_110 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U196           | 1   |        | add_ln69_111 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U197           | 1   |        | add_ln69_113 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U198           | 1   |        | add_ln69_114 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U292           | 1   |        | add_ln69_115 | add | dsp48  | 3       |
|    add_ln69_116_fu_15003_p2                      | -   |        | add_ln69_116 | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U199           | 1   |        | add_ln69_118 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U200           | 1   |        | add_ln69_119 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U293           | 1   |        | add_ln69_120 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U201           | 1   |        | add_ln69_122 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U202           | 1   |        | add_ln69_123 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U294           | 1   |        | add_ln69_124 | add | dsp48  | 3       |
|    add_ln69_125_fu_15007_p2                      | -   |        | add_ln69_125 | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U203           | 1   |        | add_ln69_128 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U204           | 1   |        | add_ln69_129 | add | dsp48  | 3       |
|    add_ln69_130_fu_14931_p2                      | -   |        | add_ln69_130 | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U205           | 1   |        | add_ln69_131 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U206           | 1   |        | add_ln69_132 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U295           | 1   |        | add_ln69_133 | add | dsp48  | 3       |
|    add_ln69_134_fu_15011_p2                      | -   |        | add_ln69_134 | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U207           | 1   |        | add_ln69_136 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U208           | 1   |        | add_ln69_137 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U296           | 1   |        | add_ln69_138 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U209           | 1   |        | add_ln69_140 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U210           | 1   |        | add_ln69_141 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U297           | 1   |        | add_ln69_142 | add | dsp48  | 3       |
|    add_ln69_143_fu_15015_p2                      | -   |        | add_ln69_143 | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U211           | 1   |        | add_ln69_149 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U212           | 1   |        | add_ln69_150 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U213           | 1   |        | add_ln69_152 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U214           | 1   |        | add_ln69_153 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U298           | 1   |        | add_ln69_154 | add | dsp48  | 3       |
|    add_ln69_155_fu_15019_p2                      | -   |        | add_ln69_155 | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U215           | 1   |        | add_ln69_157 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U216           | 1   |        | add_ln69_158 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U217           | 1   |        | add_ln69_160 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U218           | 1   |        | add_ln69_161 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U299           | 1   |        | add_ln69_162 | add | dsp48  | 3       |
|    add_ln69_163_fu_15023_p2                      | -   |        | add_ln69_163 | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U219           | 1   |        | add_ln69_166 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U220           | 1   |        | add_ln69_167 | add | dsp48  | 3       |
|    add_ln69_168_fu_14935_p2                      | -   |        | add_ln69_168 | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U221           | 1   |        | add_ln69_169 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U222           | 1   |        | add_ln69_170 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U300           | 1   |        | add_ln69_171 | add | dsp48  | 3       |
|    add_ln69_172_fu_15027_p2                      | -   |        | add_ln69_172 | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U223           | 1   |        | add_ln69_174 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U224           | 1   |        | add_ln69_175 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U301           | 1   |        | add_ln69_176 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U225           | 1   |        | add_ln69_178 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U226           | 1   |        | add_ln69_179 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U302           | 1   |        | add_ln69_180 | add | dsp48  | 3       |
|    add_ln69_181_fu_15031_p2                      | -   |        | add_ln69_181 | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U227           | 1   |        | add_ln69_185 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U228           | 1   |        | add_ln69_186 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U229           | 1   |        | add_ln69_188 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U230           | 1   |        | add_ln69_189 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U303           | 1   |        | add_ln69_190 | add | dsp48  | 3       |
|    add_ln69_191_fu_15035_p2                      | -   |        | add_ln69_191 | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U231           | 1   |        | add_ln69_193 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U232           | 1   |        | add_ln69_194 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U304           | 1   |        | add_ln69_195 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U233           | 1   |        | add_ln69_197 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U234           | 1   |        | add_ln69_198 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U305           | 1   |        | add_ln69_199 | add | dsp48  | 3       |
|    add_ln69_200_fu_15039_p2                      | -   |        | add_ln69_200 | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U235           | 1   |        | add_ln69_203 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U236           | 1   |        | add_ln69_204 | add | dsp48  | 3       |
|    add_ln69_205_fu_14939_p2                      | -   |        | add_ln69_205 | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U237           | 1   |        | add_ln69_206 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U238           | 1   |        | add_ln69_207 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U306           | 1   |        | add_ln69_208 | add | dsp48  | 3       |
|    add_ln69_209_fu_15043_p2                      | -   |        | add_ln69_209 | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U239           | 1   |        | add_ln69_211 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U240           | 1   |        | add_ln69_212 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U307           | 1   |        | add_ln69_213 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U241           | 1   |        | add_ln69_215 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U242           | 1   |        | add_ln69_216 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U308           | 1   |        | add_ln69_217 | add | dsp48  | 3       |
|    add_ln69_218_fu_15047_p2                      | -   |        | add_ln69_218 | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U243           | 1   |        | add_ln69_223 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U244           | 1   |        | add_ln69_224 | add | dsp48  | 3       |
|    add_ln69_225_fu_14943_p2                      | -   |        | add_ln69_225 | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U245           | 1   |        | add_ln69_226 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U246           | 1   |        | add_ln69_227 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U309           | 1   |        | add_ln69_228 | add | dsp48  | 3       |
|    add_ln69_229_fu_15051_p2                      | -   |        | add_ln69_229 | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U247           | 1   |        | add_ln69_231 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U248           | 1   |        | add_ln69_232 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U249           | 1   |        | add_ln69_234 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U250           | 1   |        | add_ln69_235 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U310           | 1   |        | add_ln69_236 | add | dsp48  | 3       |
|    add_ln69_237_fu_15055_p2                      | -   |        | add_ln69_237 | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U251           | 1   |        | add_ln69_240 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U252           | 1   |        | add_ln69_241 | add | dsp48  | 3       |
|    add_ln69_242_fu_14947_p2                      | -   |        | add_ln69_242 | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U253           | 1   |        | add_ln69_243 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U254           | 1   |        | add_ln69_244 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U311           | 1   |        | add_ln69_245 | add | dsp48  | 3       |
|    add_ln69_246_fu_15059_p2                      | -   |        | add_ln69_246 | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U255           | 1   |        | add_ln69_248 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U256           | 1   |        | add_ln69_249 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U312           | 1   |        | add_ln69_250 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U257           | 1   |        | add_ln69_252 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U258           | 1   |        | add_ln69_253 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U313           | 1   |        | add_ln69_254 | add | dsp48  | 3       |
|    add_ln69_255_fu_15063_p2                      | -   |        | add_ln69_255 | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U259           | 1   |        | add_ln69_259 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U260           | 1   |        | add_ln69_260 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U261           | 1   |        | add_ln69_262 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U262           | 1   |        | add_ln69_263 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U314           | 1   |        | add_ln69_264 | add | dsp48  | 3       |
|    add_ln69_265_fu_15067_p2                      | -   |        | add_ln69_265 | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U263           | 1   |        | add_ln69_267 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U264           | 1   |        | add_ln69_268 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U315           | 1   |        | add_ln69_269 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U265           | 1   |        | add_ln69_271 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U266           | 1   |        | add_ln69_272 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U316           | 1   |        | add_ln69_273 | add | dsp48  | 3       |
|    add_ln69_274_fu_15071_p2                      | -   |        | add_ln69_274 | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U267           | 1   |        | add_ln69_277 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U268           | 1   |        | add_ln69_278 | add | dsp48  | 3       |
|    add_ln69_279_fu_14951_p2                      | -   |        | add_ln69_279 | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U269           | 1   |        | add_ln69_280 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U270           | 1   |        | add_ln69_281 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U317           | 1   |        | add_ln69_282 | add | dsp48  | 3       |
|    add_ln69_283_fu_15075_p2                      | -   |        | add_ln69_283 | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U271           | 1   |        | add_ln69_285 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U272           | 1   |        | add_ln69_286 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U318           | 1   |        | add_ln69_287 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U273           | 1   |        | add_ln69_289 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U274           | 1   |        | add_ln69_290 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U319           | 1   |        | add_ln69_291 | add | dsp48  | 3       |
|    add_ln69_292_fu_15079_p2                      | -   |        | add_ln69_292 | add | fabric | 0       |
|    add_ln59_fu_846_p2                            | -   |        | add_ln59     | add | fabric | 0       |
|  + complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS | 2   |        |              |     |        |         |
|    add_ln78_1_fu_226_p2                          | -   |        | add_ln78_1   | add | fabric | 0       |
|    add_ln78_fu_238_p2                            | -   |        | add_ln78     | add | fabric | 0       |
|    mac_muladd_7ns_8ns_8ns_15_4_1_U629            | 1   |        | mul_ln81     | mul | dsp48  | 3       |
|    mul_mul_7ns_10ns_17_4_1_U628                  | 1   |        | mul_ln78     | mul | dsp48  | 3       |
|    mac_muladd_7ns_8ns_8ns_15_4_1_U629            | 1   |        | add_ln81_2   | add | dsp48  | 3       |
|    add_ln82_fu_356_p2                            | -   |        | add_ln82     | add | fabric | 0       |
|    add_ln80_fu_270_p2                            | -   |        | add_ln80     | add | fabric | 0       |
+--------------------------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+------------------+------+------+--------+-----------+---------+------+---------+
| Name             | BRAM | URAM | Pragma | Variable  | Storage | Impl | Latency |
+------------------+------+------+--------+-----------+---------+------+---------+
| + complex_matmul | 866  | 0    |        |           |         |      |         |
|   MatA_real_U    | 267  | -    |        | MatA_real | ram_s2p | auto | 1       |
|   MatA_imag_U    | 267  | -    |        | MatA_imag | ram_s2p | auto | 1       |
|   MatB_real_U    | 267  | -    |        | MatB_real | ram_1p  | auto | 1       |
|   MatB_imag_U    | 267  | -    |        | MatB_imag | ram_1p  | auto | 1       |
|   MatC_real_U    | 32   | -    |        | MatC_real | ram_1p  | auto | 1       |
|   MatC_imag_U    | 32   | -    |        | MatC_imag | ram_1p  | auto | 1       |
+------------------+------+------+--------+-----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+---------------+------------------------------------------------------+----------------------------------------------------+
| Type          | Options                                              | Location                                           |
+---------------+------------------------------------------------------+----------------------------------------------------+
| interface     | m_axi depth=1 port=MatA_DRAM offset=slave bundle=mem | complex_matmul.cpp:18 in complex_matmul, MatA_DRAM |
| interface     | m_axi depth=1 port=MatB_DRAM offset=slave bundle=mem | complex_matmul.cpp:19 in complex_matmul, MatB_DRAM |
| interface     | m_axi depth=1 port=MatC_DRAM offset=slave bundle=mem | complex_matmul.cpp:20 in complex_matmul, MatC_DRAM |
| interface     | s_axilite port=return                                | complex_matmul.cpp:22 in complex_matmul, return    |
| array_reshape | variable=MatA_real complete dim=2                    | complex_matmul.cpp:28 in complex_matmul, MatA_real |
| array_reshape | variable=MatA_imag complete dim=2                    | complex_matmul.cpp:29 in complex_matmul, MatA_imag |
| array_reshape | variable=MatB_real complete dim=1                    | complex_matmul.cpp:30 in complex_matmul, MatB_real |
| array_reshape | variable=MatB_imag complete dim=1                    | complex_matmul.cpp:31 in complex_matmul, MatB_imag |
| pipeline      | II=1                                                 | complex_matmul.cpp:60 in complex_matmul            |
+---------------+------------------------------------------------------+----------------------------------------------------+


