[Click me for the Verilog HDL Code of following designs](https://github.com/dicdesign/ieeeMentorshipHyd/blob/main/verilog/verilog_codes.md)
#### 1. Write structural and dataflow Verilog HDL models for
<ol>
<li> 4-bit ripple carry adder </li>
<li> 4-bit carry Adder â€“ cum Subtractor </li>
<li> 2-digit BCD adder/subtractor </li>
<li> 4-bit carry look-ahead adder </li>
<li> 4-bit comparator </li>
</ol>

#### 2. Write a Verilog HDL program in behavioral model for
<ol>
<li> 8:1 multiplexer </li>
<li> 3:8 decoder </li>
<li> 8:3 encoder </li>
<li> 8-bit parity generator and checker </li>
</ol>

#### 3. Write a Verilog HDL program in Hierarchical structural model for
<ol>
<li> 16:1 multiplexer realization using 4:1 multiplexer </li>
<li> 3:8 decoder realization through 2:4 decoder </li>
<li> 8-bit comparator using 4-bit comparators and additional logic </li>
</ol>

#### 4. Write a Verilog HDL program in behavioral model for D, T and JK flip flops, shift registers and counters.

#### 5. Write a Verilog HDL program in structural and behavioral models for
<ol>
<li> 8-bit asynchronous up-down counter </li>
<li> 8-bit synchronous up-down counter </li>
</ol>

#### 6. Write a Verilog HDL program for 4-bit sequence detector through Moore state machines

#### 7. Write a Verilog HDL program for 4-bit sequence detector through Mealy state machines
