-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/test/ldpc_deco_23_ip.vhd
-- Created: 2024-10-03 14:23:22
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- 
-- -------------------------------------------------------------
-- Rate and Clocking Details
-- -------------------------------------------------------------
-- Model base rate: -1
-- Target subsystem base rate: -1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: ldpc_deco_23_ip
-- Source Path: ldpc_deco_23_ip
-- Hierarchy Level: 0
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY ldpc_deco_23_ip IS
  PORT( IPCORE_CLK                        :   IN    std_logic;  -- ufix1
        IPCORE_RESETN                     :   IN    std_logic;  -- ufix1
        In1                               :   IN    std_logic_vector(3 DOWNTO 0);  -- ufix4
        ctrlOut                           :   IN    std_logic;  -- ufix1
        Out1                              :   OUT   std_logic;  -- ufix1
        Out2                              :   OUT   std_logic  -- ufix1
        );
END ldpc_deco_23_ip;


ARCHITECTURE rtl OF ldpc_deco_23_ip IS

  -- Component Declarations
  COMPONENT ldpc_deco_23_ip_reset_sync
    PORT( clk                             :   IN    std_logic;  -- ufix1
          reset_in                        :   IN    std_logic;  -- ufix1
          reset_out                       :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT ldpc_deco_23_ip_dut
    PORT( clk                             :   IN    std_logic;  -- ufix1
          reset_x                         :   IN    std_logic;
          dut_enable                      :   IN    std_logic;  -- ufix1
          In1                             :   IN    std_logic_vector(3 DOWNTO 0);  -- sfix4
          ctrlOut                         :   IN    std_logic;  -- ufix1
          ce_out                          :   OUT   std_logic;  -- ufix1
          Out1                            :   OUT   std_logic;  -- ufix1
          Out2                            :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : ldpc_deco_23_ip_reset_sync
    USE ENTITY work.ldpc_deco_23_ip_reset_sync(rtl);

  FOR ALL : ldpc_deco_23_ip_dut
    USE ENTITY work.ldpc_deco_23_ip_dut(rtl);

  -- Signals
  SIGNAL reset_x                          : std_logic;
  SIGNAL dut_enable                       : std_logic;  -- ufix1
  SIGNAL In1_unsigned                     : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL In1_sig                          : signed(3 DOWNTO 0);  -- sfix4
  SIGNAL reset_cm                         : std_logic;  -- ufix1
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL Out1_sig                         : std_logic;  -- ufix1
  SIGNAL Out2_sig                         : std_logic;  -- ufix1

BEGIN
  u_ldpc_deco_23_ip_reset_sync_inst : ldpc_deco_23_ip_reset_sync
    PORT MAP( clk => IPCORE_CLK,  -- ufix1
              reset_in => reset_cm,  -- ufix1
              reset_out => reset_x
              );

  u_ldpc_deco_23_ip_dut_inst : ldpc_deco_23_ip_dut
    PORT MAP( clk => IPCORE_CLK,  -- ufix1
              reset_x => reset_x,
              dut_enable => dut_enable,  -- ufix1
              In1 => std_logic_vector(In1_sig),  -- sfix4
              ctrlOut => ctrlOut,  -- ufix1
              ce_out => ce_out_sig,  -- ufix1
              Out1 => Out1_sig,  -- ufix1
              Out2 => Out2_sig  -- ufix1
              );

  dut_enable <= '1';

  In1_unsigned <= unsigned(In1);

  In1_sig <= signed(In1_unsigned);

  reset_cm <=  NOT IPCORE_RESETN;

  Out1 <= Out1_sig;

  Out2 <= Out2_sig;

END rtl;

