<?xml version="1.0" encoding="UTF-8"?>
<project>
  <core name="" type="" target="">
    <kernel name="neural_network" language="c" vlnv="xilinx.com:hls:neural_network:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" interrupt="true">
      <port name="S_AXI_CONTROL" mode="slave" range="0x1000" portType="addressable" base="0x00000000"/>
      <port name="S_AXI_INPUT" mode="slave" range="0x1000" portType="addressable" base="0x00000000"/>
      <port name="S_AXI_OUTPUT" mode="slave" range="0x1000" portType="addressable" base="0x00000000"/>
      <arg name="input_0" addressQualifier="0" id="0" port="S_AXI_INPUT" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="input_1" addressQualifier="0" id="1" port="S_AXI_INPUT" size="0x4" offset="0x18" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="input_2" addressQualifier="0" id="2" port="S_AXI_INPUT" size="0x4" offset="0x20" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="input_3" addressQualifier="0" id="3" port="S_AXI_INPUT" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="output_0" addressQualifier="0" id="4" port="S_AXI_OUTPUT" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="output_1" addressQualifier="0" id="5" port="S_AXI_OUTPUT" size="0x4" offset="0x20" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="output_2" addressQualifier="0" id="6" port="S_AXI_OUTPUT" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x4" type=""/>
      <compileWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
  </core>
</project>
