<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf atlys.ucf

</twCmdLine><twDesign>top.ncd</twDesign><twDesignPath>top.ncd</twDesignPath><twPCF>top.pcf</twPCF><twPcfPath>top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="NETSKEW" ><twConstHead uID="1"><twConstName UCFConstName="NET &quot;slaves/TDCchannels/SYSCLK&quot; MAXSKEW = 0 ns;" ScopeName="">NET &quot;slaves/SYSCLK&quot; MAXSKEW = 0 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetSkew>0.092</twMaxNetSkew></twConstHead><twNetRpt><twSkewNet><twSlack>-0.092</twSlack><twNet>SYSCLK</twNet><twSkew>0.092</twSkew><twNotMet></twNotMet><twTimeConst>0.000</twTimeConst><twAbsSlack>0.092</twAbsSlack><twDetSkewNet><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>RAMB16_X2Y24.CLKA</twDest><twNetDelInfo twAcc="twRouted">1.250</twNetDelInfo><twSkew>0.067</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>RAMB16_X2Y26.CLKA</twDest><twNetDelInfo twAcc="twRouted">1.243</twNetDelInfo><twSkew>0.060</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X18Y59.CLK</twDest><twNetDelInfo twAcc="twRouted">1.268</twNetDelInfo><twSkew>0.085</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X18Y60.CLK</twDest><twNetDelInfo twAcc="twRouted">1.270</twNetDelInfo><twSkew>0.087</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X18Y61.CLK</twDest><twNetDelInfo twAcc="twRouted">1.272</twNetDelInfo><twSkew>0.089</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X18Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X19Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X19Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X20Y60.CLK</twDest><twNetDelInfo twAcc="twRouted">1.271</twNetDelInfo><twSkew>0.088</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X20Y61.CLK</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X20Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X21Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.275</twNetDelInfo><twSkew>0.092</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X20Y64.CLK</twDest><twNetDelInfo twAcc="twRouted">1.272</twNetDelInfo><twSkew>0.089</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X21Y61.CLK</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X21Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X29Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.272</twNetDelInfo><twSkew>0.089</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X23Y61.CLK</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X25Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.275</twNetDelInfo><twSkew>0.092</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X35Y69.CLK</twDest><twNetDelInfo twAcc="twRouted">1.244</twNetDelInfo><twSkew>0.061</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X30Y61.CLK</twDest><twNetDelInfo twAcc="twRouted">1.251</twNetDelInfo><twSkew>0.068</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X30Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.252</twNetDelInfo><twSkew>0.069</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X31Y61.CLK</twDest><twNetDelInfo twAcc="twRouted">1.251</twNetDelInfo><twSkew>0.068</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X32Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.252</twNetDelInfo><twSkew>0.069</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X33Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.252</twNetDelInfo><twSkew>0.069</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X34Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.252</twNetDelInfo><twSkew>0.069</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X35Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.252</twNetDelInfo><twSkew>0.069</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X36Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.251</twNetDelInfo><twSkew>0.068</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X37Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.251</twNetDelInfo><twSkew>0.068</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X48Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.249</twNetDelInfo><twSkew>0.066</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X49Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.249</twNetDelInfo><twSkew>0.066</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X24Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X24Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.275</twNetDelInfo><twSkew>0.092</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X28Y53.CLK</twDest><twNetDelInfo twAcc="twRouted">1.265</twNetDelInfo><twSkew>0.082</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X30Y55.CLK</twDest><twNetDelInfo twAcc="twRouted">1.239</twNetDelInfo><twSkew>0.056</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X30Y56.CLK</twDest><twNetDelInfo twAcc="twRouted">1.240</twNetDelInfo><twSkew>0.057</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X34Y57.CLK</twDest><twNetDelInfo twAcc="twRouted">1.242</twNetDelInfo><twSkew>0.059</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X40Y50.CLK</twDest><twNetDelInfo twAcc="twRouted">1.250</twNetDelInfo><twSkew>0.067</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X40Y51.CLK</twDest><twNetDelInfo twAcc="twRouted">1.249</twNetDelInfo><twSkew>0.066</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X41Y50.CLK</twDest><twNetDelInfo twAcc="twRouted">1.250</twNetDelInfo><twSkew>0.067</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X41Y51.CLK</twDest><twNetDelInfo twAcc="twRouted">1.249</twNetDelInfo><twSkew>0.066</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X26Y56.CLK</twDest><twNetDelInfo twAcc="twRouted">1.261</twNetDelInfo><twSkew>0.078</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X26Y57.CLK</twDest><twNetDelInfo twAcc="twRouted">1.264</twNetDelInfo><twSkew>0.081</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X26Y58.CLK</twDest><twNetDelInfo twAcc="twRouted">1.266</twNetDelInfo><twSkew>0.083</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X26Y59.CLK</twDest><twNetDelInfo twAcc="twRouted">1.269</twNetDelInfo><twSkew>0.086</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X26Y60.CLK</twDest><twNetDelInfo twAcc="twRouted">1.272</twNetDelInfo><twSkew>0.089</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X26Y61.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X26Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.275</twNetDelInfo><twSkew>0.092</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X26Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.275</twNetDelInfo><twSkew>0.092</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X23Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X24Y61.CLK</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X25Y61.CLK</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X25Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X27Y60.CLK</twDest><twNetDelInfo twAcc="twRouted">1.272</twNetDelInfo><twSkew>0.089</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X27Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.275</twNetDelInfo><twSkew>0.092</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X28Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.275</twNetDelInfo><twSkew>0.092</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X29Y59.CLK</twDest><twNetDelInfo twAcc="twRouted">1.269</twNetDelInfo><twSkew>0.086</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X29Y60.CLK</twDest><twNetDelInfo twAcc="twRouted">1.271</twNetDelInfo><twSkew>0.088</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X29Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X24Y64.CLK</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X25Y64.CLK</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X26Y64.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X26Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X27Y64.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X27Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X27Y66.CLK</twDest><twNetDelInfo twAcc="twRouted">1.272</twNetDelInfo><twSkew>0.089</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X20Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.275</twNetDelInfo><twSkew>0.092</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X30Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.253</twNetDelInfo><twSkew>0.070</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X30Y66.CLK</twDest><twNetDelInfo twAcc="twRouted">1.252</twNetDelInfo><twSkew>0.069</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X30Y68.CLK</twDest><twNetDelInfo twAcc="twRouted">1.248</twNetDelInfo><twSkew>0.065</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X30Y70.CLK</twDest><twNetDelInfo twAcc="twRouted">1.242</twNetDelInfo><twSkew>0.059</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X31Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.253</twNetDelInfo><twSkew>0.070</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X31Y64.CLK</twDest><twNetDelInfo twAcc="twRouted">1.254</twNetDelInfo><twSkew>0.071</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X31Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.253</twNetDelInfo><twSkew>0.070</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X32Y54.CLK</twDest><twNetDelInfo twAcc="twRouted">1.242</twNetDelInfo><twSkew>0.059</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X32Y55.CLK</twDest><twNetDelInfo twAcc="twRouted">1.240</twNetDelInfo><twSkew>0.057</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X33Y54.CLK</twDest><twNetDelInfo twAcc="twRouted">1.242</twNetDelInfo><twSkew>0.059</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X33Y55.CLK</twDest><twNetDelInfo twAcc="twRouted">1.240</twNetDelInfo><twSkew>0.057</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X34Y55.CLK</twDest><twNetDelInfo twAcc="twRouted">1.239</twNetDelInfo><twSkew>0.056</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X34Y60.CLK</twDest><twNetDelInfo twAcc="twRouted">1.249</twNetDelInfo><twSkew>0.066</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X34Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.251</twNetDelInfo><twSkew>0.068</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X35Y55.CLK</twDest><twNetDelInfo twAcc="twRouted">1.239</twNetDelInfo><twSkew>0.056</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X35Y60.CLK</twDest><twNetDelInfo twAcc="twRouted">1.249</twNetDelInfo><twSkew>0.066</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X35Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.251</twNetDelInfo><twSkew>0.068</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X48Y54.CLK</twDest><twNetDelInfo twAcc="twRouted">1.239</twNetDelInfo><twSkew>0.056</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X49Y54.CLK</twDest><twNetDelInfo twAcc="twRouted">1.239</twNetDelInfo><twSkew>0.056</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X30Y64.CLK</twDest><twNetDelInfo twAcc="twRouted">1.254</twNetDelInfo><twSkew>0.071</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X30Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.253</twNetDelInfo><twSkew>0.070</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X20Y57.CLK</twDest><twNetDelInfo twAcc="twRouted">1.263</twNetDelInfo><twSkew>0.080</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X30Y57.CLK</twDest><twNetDelInfo twAcc="twRouted">1.242</twNetDelInfo><twSkew>0.059</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X31Y57.CLK</twDest><twNetDelInfo twAcc="twRouted">1.242</twNetDelInfo><twSkew>0.059</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X34Y61.CLK</twDest><twNetDelInfo twAcc="twRouted">1.251</twNetDelInfo><twSkew>0.068</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X38Y54.CLK</twDest><twNetDelInfo twAcc="twRouted">1.241</twNetDelInfo><twSkew>0.058</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X40Y54.CLK</twDest><twNetDelInfo twAcc="twRouted">1.242</twNetDelInfo><twSkew>0.059</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X41Y54.CLK</twDest><twNetDelInfo twAcc="twRouted">1.242</twNetDelInfo><twSkew>0.059</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X22Y55.CLK</twDest><twNetDelInfo twAcc="twRouted">1.261</twNetDelInfo><twSkew>0.078</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X22Y56.CLK</twDest><twNetDelInfo twAcc="twRouted">1.261</twNetDelInfo><twSkew>0.078</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X22Y57.CLK</twDest><twNetDelInfo twAcc="twRouted">1.263</twNetDelInfo><twSkew>0.080</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X22Y58.CLK</twDest><twNetDelInfo twAcc="twRouted">1.266</twNetDelInfo><twSkew>0.083</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X22Y59.CLK</twDest><twNetDelInfo twAcc="twRouted">1.269</twNetDelInfo><twSkew>0.086</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X22Y60.CLK</twDest><twNetDelInfo twAcc="twRouted">1.271</twNetDelInfo><twSkew>0.088</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X22Y61.CLK</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X22Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X28Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.272</twNetDelInfo><twSkew>0.089</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X30Y67.CLK</twDest><twNetDelInfo twAcc="twRouted">1.250</twNetDelInfo><twSkew>0.067</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X30Y69.CLK</twDest><twNetDelInfo twAcc="twRouted">1.245</twNetDelInfo><twSkew>0.062</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X31Y66.CLK</twDest><twNetDelInfo twAcc="twRouted">1.252</twNetDelInfo><twSkew>0.069</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X32Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.252</twNetDelInfo><twSkew>0.069</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X32Y64.CLK</twDest><twNetDelInfo twAcc="twRouted">1.252</twNetDelInfo><twSkew>0.069</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X32Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.251</twNetDelInfo><twSkew>0.068</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X32Y66.CLK</twDest><twNetDelInfo twAcc="twRouted">1.250</twNetDelInfo><twSkew>0.067</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X33Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.252</twNetDelInfo><twSkew>0.069</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X33Y66.CLK</twDest><twNetDelInfo twAcc="twRouted">1.250</twNetDelInfo><twSkew>0.067</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X28Y61.CLK</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X28Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X21Y60.CLK</twDest><twNetDelInfo twAcc="twRouted">1.271</twNetDelInfo><twSkew>0.088</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X23Y58.CLK</twDest><twNetDelInfo twAcc="twRouted">1.266</twNetDelInfo><twSkew>0.083</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X23Y59.CLK</twDest><twNetDelInfo twAcc="twRouted">1.269</twNetDelInfo><twSkew>0.086</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X25Y58.CLK</twDest><twNetDelInfo twAcc="twRouted">1.266</twNetDelInfo><twSkew>0.083</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X25Y59.CLK</twDest><twNetDelInfo twAcc="twRouted">1.269</twNetDelInfo><twSkew>0.086</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X27Y58.CLK</twDest><twNetDelInfo twAcc="twRouted">1.266</twNetDelInfo><twSkew>0.083</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X27Y59.CLK</twDest><twNetDelInfo twAcc="twRouted">1.269</twNetDelInfo><twSkew>0.086</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X27Y61.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X29Y58.CLK</twDest><twNetDelInfo twAcc="twRouted">1.266</twNetDelInfo><twSkew>0.083</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X29Y61.CLK</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew></twDetSkewNet></twSkewNet></twNetRpt></twConst><twConst anchorID="7" twConstType="NETSKEW" ><twConstHead uID="2"><twConstName UCFConstName="NET &quot;slaves/TDCchannels/SYSCLK&quot; MAXSKEW = 0 ns;" ScopeName="">NET &quot;slaves/TDCchannels/dc2/TDCcore/hit&quot; MAXSKEW = 0 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetSkew>0.262</twMaxNetSkew></twConstHead><twNetRpt><twSkewNet><twSlack>-0.262</twSlack><twNet>hit</twNet><twSkew>0.262</twSkew><twNotMet></twNotMet><twTimeConst>0.000</twTimeConst><twAbsSlack>0.262</twAbsSlack><twDetSkewNet><twNetSkew><twSrc>BUFGMUX_X3Y6.O</twSrc><twDest>SLICE_X35Y69.AX</twDest><twNetDelInfo twAcc="twRouted">1.443</twNetDelInfo><twSkew>0.262</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y6.O</twSrc><twDest>SLICE_X47Y56.CLK</twDest><twNetDelInfo twAcc="twRouted">1.237</twNetDelInfo><twSkew>0.056</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y6.O</twSrc><twDest>SLICE_X47Y57.CLK</twDest><twNetDelInfo twAcc="twRouted">1.239</twNetDelInfo><twSkew>0.058</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y6.O</twSrc><twDest>SLICE_X47Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.249</twNetDelInfo><twSkew>0.068</twSkew></twNetSkew></twDetSkewNet></twSkewNet></twNetRpt></twConst><twConst anchorID="8" twConstType="NETSKEW" ><twConstHead uID="3"><twConstName UCFConstName="NET &quot;slaves/TDCchannels/SYSCLK&quot; MAXSKEW = 0 ns;" ScopeName="">NET &quot;slaves/TDCchannels/dc1/TDCcore/hit&quot; MAXSKEW = 0 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetSkew>0.262</twMaxNetSkew></twConstHead><twNetRpt><twSkewNet><twSlack>-0.262</twSlack><twNet>hit</twNet><twSkew>0.262</twSkew><twNotMet></twNotMet><twTimeConst>0.000</twTimeConst><twAbsSlack>0.262</twAbsSlack><twDetSkewNet><twNetSkew><twSrc>BUFGMUX_X3Y8.O</twSrc><twDest>SLICE_X35Y60.AX</twDest><twNetDelInfo twAcc="twRouted">1.448</twNetDelInfo><twSkew>0.262</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y8.O</twSrc><twDest>SLICE_X47Y48.CLK</twDest><twNetDelInfo twAcc="twRouted">1.250</twNetDelInfo><twSkew>0.064</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y8.O</twSrc><twDest>SLICE_X47Y49.CLK</twDest><twNetDelInfo twAcc="twRouted">1.249</twNetDelInfo><twSkew>0.063</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y8.O</twSrc><twDest>SLICE_X47Y53.CLK</twDest><twNetDelInfo twAcc="twRouted">1.242</twNetDelInfo><twSkew>0.056</twSkew></twNetSkew></twDetSkewNet></twSkewNet></twNetRpt></twConst><twConst anchorID="9" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_sysclk = PERIOD &quot;tnm_sysclk&quot; 100 MHz;" ScopeName="">TS_sysclk = PERIOD TIMEGRP &quot;tnm_sysclk&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>6019</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1454</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.155</twMinPer></twConstHead><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point myprogrammer/_i000014/shiftregister_49 (SLICE_X42Y26.B1), 8 paths
</twPathRptBanner><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.845</twSlack><twSrc BELType="FF">myprogrammer/_i000014/prescaler_5</twSrc><twDest BELType="FF">myprogrammer/_i000014/shiftregister_49</twDest><twTotPathDel>6.696</twTotPathDel><twClkSkew dest = "0.284" src = "1.708">1.424</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>myprogrammer/_i000014/prescaler_5</twSrc><twDest BELType='FF'>myprogrammer/_i000014/shiftregister_49</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X38Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X38Y14.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>myprogrammer/_i000014/prescaler&lt;7&gt;</twComp><twBEL>myprogrammer/_i000014/prescaler_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y14.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.880</twDelInfo><twComp>myprogrammer/_i000014/prescaler&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>myprogrammer/_i000014/N4</twComp><twBEL>myprogrammer/_i000014/_n0342_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.769</twDelInfo><twComp>myprogrammer/_i000014/tick_n</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>myprogrammer/_i000014/shiftregister&lt;51&gt;</twComp><twBEL>myprogrammer/_i000014/Mmux__n0328381</twBEL><twBEL>myprogrammer/_i000014/shiftregister_49</twBEL></twPathDel><twLogDel>1.047</twLogDel><twRouteDel>5.649</twRouteDel><twTotDel>6.696</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.152</twSlack><twSrc BELType="FF">myprogrammer/_i000014/prescaler_4</twSrc><twDest BELType="FF">myprogrammer/_i000014/shiftregister_49</twDest><twTotPathDel>6.389</twTotPathDel><twClkSkew dest = "0.284" src = "1.708">1.424</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>myprogrammer/_i000014/prescaler_4</twSrc><twDest BELType='FF'>myprogrammer/_i000014/shiftregister_49</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X38Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X38Y14.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>myprogrammer/_i000014/prescaler&lt;7&gt;</twComp><twBEL>myprogrammer/_i000014/prescaler_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y14.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.573</twDelInfo><twComp>myprogrammer/_i000014/prescaler&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>myprogrammer/_i000014/N4</twComp><twBEL>myprogrammer/_i000014/_n0342_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.769</twDelInfo><twComp>myprogrammer/_i000014/tick_n</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>myprogrammer/_i000014/shiftregister&lt;51&gt;</twComp><twBEL>myprogrammer/_i000014/Mmux__n0328381</twBEL><twBEL>myprogrammer/_i000014/shiftregister_49</twBEL></twPathDel><twLogDel>1.047</twLogDel><twRouteDel>5.342</twRouteDel><twTotDel>6.389</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.287</twSlack><twSrc BELType="FF">myprogrammer/_i000014/prescaler_7</twSrc><twDest BELType="FF">myprogrammer/_i000014/shiftregister_49</twDest><twTotPathDel>6.254</twTotPathDel><twClkSkew dest = "0.284" src = "1.708">1.424</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>myprogrammer/_i000014/prescaler_7</twSrc><twDest BELType='FF'>myprogrammer/_i000014/shiftregister_49</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X38Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X38Y14.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>myprogrammer/_i000014/prescaler&lt;7&gt;</twComp><twBEL>myprogrammer/_i000014/prescaler_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y14.B3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.721</twDelInfo><twComp>myprogrammer/_i000014/prescaler&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>myprogrammer/_i000014/N4</twComp><twBEL>myprogrammer/_i000014/_n0342_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y14.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>myprogrammer/_i000014/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>myprogrammer/_i000014/N4</twComp><twBEL>myprogrammer/_i000014/_n0342_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.769</twDelInfo><twComp>myprogrammer/_i000014/tick_n</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>myprogrammer/_i000014/shiftregister&lt;51&gt;</twComp><twBEL>myprogrammer/_i000014/Mmux__n0328381</twBEL><twBEL>myprogrammer/_i000014/shiftregister_49</twBEL></twPathDel><twLogDel>1.306</twLogDel><twRouteDel>4.948</twRouteDel><twTotDel>6.254</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point myprogrammer/_i000014/shiftregister_44 (SLICE_X42Y24.A1), 8 paths
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.009</twSlack><twSrc BELType="FF">myprogrammer/_i000014/prescaler_5</twSrc><twDest BELType="FF">myprogrammer/_i000014/shiftregister_44</twDest><twTotPathDel>6.743</twTotPathDel><twClkSkew dest = "0.276" src = "1.489">1.213</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>myprogrammer/_i000014/prescaler_5</twSrc><twDest BELType='FF'>myprogrammer/_i000014/shiftregister_44</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X38Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X38Y14.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>myprogrammer/_i000014/prescaler&lt;7&gt;</twComp><twBEL>myprogrammer/_i000014/prescaler_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y14.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.880</twDelInfo><twComp>myprogrammer/_i000014/prescaler&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>myprogrammer/_i000014/N4</twComp><twBEL>myprogrammer/_i000014/_n0342_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y24.A1</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.816</twDelInfo><twComp>myprogrammer/_i000014/tick_n</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y24.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>myprogrammer/_i000014/shiftregister&lt;47&gt;</twComp><twBEL>myprogrammer/_i000014/Mmux__n0328431</twBEL><twBEL>myprogrammer/_i000014/shiftregister_44</twBEL></twPathDel><twLogDel>1.047</twLogDel><twRouteDel>5.696</twRouteDel><twTotDel>6.743</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.316</twSlack><twSrc BELType="FF">myprogrammer/_i000014/prescaler_4</twSrc><twDest BELType="FF">myprogrammer/_i000014/shiftregister_44</twDest><twTotPathDel>6.436</twTotPathDel><twClkSkew dest = "0.276" src = "1.489">1.213</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>myprogrammer/_i000014/prescaler_4</twSrc><twDest BELType='FF'>myprogrammer/_i000014/shiftregister_44</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X38Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X38Y14.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>myprogrammer/_i000014/prescaler&lt;7&gt;</twComp><twBEL>myprogrammer/_i000014/prescaler_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y14.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.573</twDelInfo><twComp>myprogrammer/_i000014/prescaler&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>myprogrammer/_i000014/N4</twComp><twBEL>myprogrammer/_i000014/_n0342_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y24.A1</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.816</twDelInfo><twComp>myprogrammer/_i000014/tick_n</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y24.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>myprogrammer/_i000014/shiftregister&lt;47&gt;</twComp><twBEL>myprogrammer/_i000014/Mmux__n0328431</twBEL><twBEL>myprogrammer/_i000014/shiftregister_44</twBEL></twPathDel><twLogDel>1.047</twLogDel><twRouteDel>5.389</twRouteDel><twTotDel>6.436</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.451</twSlack><twSrc BELType="FF">myprogrammer/_i000014/prescaler_7</twSrc><twDest BELType="FF">myprogrammer/_i000014/shiftregister_44</twDest><twTotPathDel>6.301</twTotPathDel><twClkSkew dest = "0.276" src = "1.489">1.213</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>myprogrammer/_i000014/prescaler_7</twSrc><twDest BELType='FF'>myprogrammer/_i000014/shiftregister_44</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X38Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X38Y14.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>myprogrammer/_i000014/prescaler&lt;7&gt;</twComp><twBEL>myprogrammer/_i000014/prescaler_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y14.B3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.721</twDelInfo><twComp>myprogrammer/_i000014/prescaler&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>myprogrammer/_i000014/N4</twComp><twBEL>myprogrammer/_i000014/_n0342_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y14.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>myprogrammer/_i000014/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>myprogrammer/_i000014/N4</twComp><twBEL>myprogrammer/_i000014/_n0342_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y24.A1</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.816</twDelInfo><twComp>myprogrammer/_i000014/tick_n</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y24.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>myprogrammer/_i000014/shiftregister&lt;47&gt;</twComp><twBEL>myprogrammer/_i000014/Mmux__n0328431</twBEL><twBEL>myprogrammer/_i000014/shiftregister_44</twBEL></twPathDel><twLogDel>1.306</twLogDel><twRouteDel>4.995</twRouteDel><twTotDel>6.301</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point myprogrammer/_i000014/shiftregister_48 (SLICE_X42Y26.A4), 8 paths
</twPathRptBanner><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.058</twSlack><twSrc BELType="FF">myprogrammer/_i000014/prescaler_5</twSrc><twDest BELType="FF">myprogrammer/_i000014/shiftregister_48</twDest><twTotPathDel>6.483</twTotPathDel><twClkSkew dest = "0.284" src = "1.708">1.424</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>myprogrammer/_i000014/prescaler_5</twSrc><twDest BELType='FF'>myprogrammer/_i000014/shiftregister_48</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X38Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X38Y14.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>myprogrammer/_i000014/prescaler&lt;7&gt;</twComp><twBEL>myprogrammer/_i000014/prescaler_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y14.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.880</twDelInfo><twComp>myprogrammer/_i000014/prescaler&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>myprogrammer/_i000014/N4</twComp><twBEL>myprogrammer/_i000014/_n0342_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y26.A4</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.556</twDelInfo><twComp>myprogrammer/_i000014/tick_n</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>myprogrammer/_i000014/shiftregister&lt;51&gt;</twComp><twBEL>myprogrammer/_i000014/Mmux__n0328391</twBEL><twBEL>myprogrammer/_i000014/shiftregister_48</twBEL></twPathDel><twLogDel>1.047</twLogDel><twRouteDel>5.436</twRouteDel><twTotDel>6.483</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.365</twSlack><twSrc BELType="FF">myprogrammer/_i000014/prescaler_4</twSrc><twDest BELType="FF">myprogrammer/_i000014/shiftregister_48</twDest><twTotPathDel>6.176</twTotPathDel><twClkSkew dest = "0.284" src = "1.708">1.424</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>myprogrammer/_i000014/prescaler_4</twSrc><twDest BELType='FF'>myprogrammer/_i000014/shiftregister_48</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X38Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X38Y14.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>myprogrammer/_i000014/prescaler&lt;7&gt;</twComp><twBEL>myprogrammer/_i000014/prescaler_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y14.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.573</twDelInfo><twComp>myprogrammer/_i000014/prescaler&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>myprogrammer/_i000014/N4</twComp><twBEL>myprogrammer/_i000014/_n0342_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y26.A4</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.556</twDelInfo><twComp>myprogrammer/_i000014/tick_n</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>myprogrammer/_i000014/shiftregister&lt;51&gt;</twComp><twBEL>myprogrammer/_i000014/Mmux__n0328391</twBEL><twBEL>myprogrammer/_i000014/shiftregister_48</twBEL></twPathDel><twLogDel>1.047</twLogDel><twRouteDel>5.129</twRouteDel><twTotDel>6.176</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.500</twSlack><twSrc BELType="FF">myprogrammer/_i000014/prescaler_7</twSrc><twDest BELType="FF">myprogrammer/_i000014/shiftregister_48</twDest><twTotPathDel>6.041</twTotPathDel><twClkSkew dest = "0.284" src = "1.708">1.424</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>myprogrammer/_i000014/prescaler_7</twSrc><twDest BELType='FF'>myprogrammer/_i000014/shiftregister_48</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X38Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X38Y14.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>myprogrammer/_i000014/prescaler&lt;7&gt;</twComp><twBEL>myprogrammer/_i000014/prescaler_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y14.B3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.721</twDelInfo><twComp>myprogrammer/_i000014/prescaler&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>myprogrammer/_i000014/N4</twComp><twBEL>myprogrammer/_i000014/_n0342_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y14.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>myprogrammer/_i000014/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>myprogrammer/_i000014/N4</twComp><twBEL>myprogrammer/_i000014/_n0342_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y26.A4</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.556</twDelInfo><twComp>myprogrammer/_i000014/tick_n</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>myprogrammer/_i000014/shiftregister&lt;51&gt;</twComp><twBEL>myprogrammer/_i000014/Mmux__n0328391</twBEL><twBEL>myprogrammer/_i000014/shiftregister_48</twBEL></twPathDel><twLogDel>1.306</twLogDel><twRouteDel>4.735</twRouteDel><twTotDel>6.041</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sysclk = PERIOD TIMEGRP &quot;tnm_sysclk&quot; 100 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/clearStartStopDet (SLICE_X50Y10.B6), 5 paths
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.247</twSlack><twSrc BELType="FF">myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/streamSt_FSM_FFd2</twSrc><twDest BELType="FF">myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/clearStartStopDet</twDest><twTotPathDel>1.057</twTotPathDel><twClkSkew dest = "0.810" src = "0.000">-0.810</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/streamSt_FSM_FFd2</twSrc><twDest BELType='FF'>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/clearStartStopDet</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X51Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X51Y13.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/streamSt_FSM_FFd2</twComp><twBEL>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/streamSt_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y10.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/streamSt_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y10.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.183</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/clearStartStopDet</twComp><twBEL>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/clearStartStopDet_rstpot_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y10.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.020</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/N24</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y10.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/clearStartStopDet</twComp><twBEL>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/clearStartStopDet_rstpot</twBEL><twBEL>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/clearStartStopDet</twBEL></twPathDel><twLogDel>0.571</twLogDel><twRouteDel>0.486</twRouteDel><twTotDel>1.057</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>54.0</twPctLog><twPctRoute>46.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.783</twSlack><twSrc BELType="FF">myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/streamSt_FSM_FFd1</twSrc><twDest BELType="FF">myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/clearStartStopDet</twDest><twTotPathDel>1.593</twTotPathDel><twClkSkew dest = "0.810" src = "0.000">-0.810</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/streamSt_FSM_FFd1</twSrc><twDest BELType='FF'>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/clearStartStopDet</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X51Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X51Y13.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/streamSt_FSM_FFd2</twComp><twBEL>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/streamSt_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y10.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/streamSt_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y10.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.183</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/clearStartStopDet</twComp><twBEL>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/clearStartStopDet_rstpot_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y10.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.020</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/N24</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y10.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/clearStartStopDet</twComp><twBEL>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/clearStartStopDet_rstpot</twBEL><twBEL>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/clearStartStopDet</twBEL></twPathDel><twLogDel>0.571</twLogDel><twRouteDel>1.022</twRouteDel><twTotDel>1.593</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.840</twSlack><twSrc BELType="FF">myprogrammer/UCOMM/u_i2cSlave/sclDelayed_9</twSrc><twDest BELType="FF">myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/clearStartStopDet</twDest><twTotPathDel>1.111</twTotPathDel><twClkSkew dest = "0.271" src = "0.000">-0.271</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>myprogrammer/UCOMM/u_i2cSlave/sclDelayed_9</twSrc><twDest BELType='FF'>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/clearStartStopDet</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X53Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X53Y10.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/sclDelayed&lt;9&gt;</twComp><twBEL>myprogrammer/UCOMM/u_i2cSlave/sclDelayed_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y10.C1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/sclDelayed&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y10.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.183</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/clearStartStopDet</twComp><twBEL>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/clearStartStopDet_rstpot_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y10.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.020</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/N24</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y10.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/clearStartStopDet</twComp><twBEL>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/clearStartStopDet_rstpot</twBEL><twBEL>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/clearStartStopDet</twBEL></twPathDel><twLogDel>0.571</twLogDel><twRouteDel>0.540</twRouteDel><twTotDel>1.111</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>51.4</twPctLog><twPctRoute>48.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clocks/clkdiv/d28 (SLICE_X57Y40.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.262</twSlack><twSrc BELType="FF">clocks/clkdiv/cnt_27</twSrc><twDest BELType="FF">clocks/clkdiv/d28</twDest><twTotPathDel>0.602</twTotPathDel><twClkSkew dest = "0.440" src = "0.100">-0.340</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clocks/clkdiv/cnt_27</twSrc><twDest BELType='FF'>clocks/clkdiv/d28</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X56Y43.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>clocks/clkdiv/cnt&lt;27&gt;</twComp><twBEL>clocks/clkdiv/cnt_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y40.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.309</twDelInfo><twComp>clocks/clkdiv/cnt&lt;27&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X57Y40.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>leds_0_OBUF</twComp><twBEL>clocks/clkdiv/d28</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.309</twRouteDel><twTotDel>0.602</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point myprogrammer/_i000014/shiftregister_89 (SLICE_X38Y17.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.280</twSlack><twSrc BELType="FF">myprogrammer/UCOMM/u_registerInterface/myReg2_3</twSrc><twDest BELType="FF">myprogrammer/_i000014/shiftregister_89</twDest><twTotPathDel>0.619</twTotPathDel><twClkSkew dest = "1.440" src = "1.101">-0.339</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>myprogrammer/UCOMM/u_registerInterface/myReg2_3</twSrc><twDest BELType='FF'>myprogrammer/_i000014/shiftregister_89</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X41Y17.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>myprogrammer/myReg2&lt;3&gt;</twComp><twBEL>myprogrammer/UCOMM/u_registerInterface/myReg2_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y17.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.224</twDelInfo><twComp>myprogrammer/myReg2&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y17.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>myprogrammer/_i000014/shiftregister&lt;91&gt;</twComp><twBEL>myprogrammer/_i000014/Mmux__n0328441</twBEL><twBEL>myprogrammer/_i000014/shiftregister_89</twBEL></twPathDel><twLogDel>0.395</twLogDel><twRouteDel>0.224</twRouteDel><twTotDel>0.619</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>63.8</twPctLog><twPctRoute>36.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="38"><twPinLimitBanner>Component Switching Limit Checks: TS_sysclk = PERIOD TIMEGRP &quot;tnm_sysclk&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="39" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.626" period="3.125" constraintValue="3.125" deviceLimit="2.499" freqLimit="400.160" physResource="slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT3" logResource="slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT3" locationPin="PLL_ADV_X0Y0.CLKOUT3" clockNet="slaves/TDCchannels/PLLgen/clkout3"/><twPinLimit anchorID="40" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="2.200" period="3.125" constraintValue="3.125" deviceLimit="0.925" freqLimit="1081.081" physResource="slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT0" logResource="slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y0.CLKOUT0" clockNet="slaves/TDCchannels/PLLgen/clkout0"/><twPinLimit anchorID="41" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="2.200" period="3.125" constraintValue="3.125" deviceLimit="0.925" freqLimit="1081.081" physResource="slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT1" logResource="slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y0.CLKOUT1" clockNet="slaves/TDCchannels/PLLgen/clkout1"/></twPinLimitRpt></twConst><twConst anchorID="42" twConstType="PATHBLOCK" ><twConstHead uID="5"><twConstName UCFConstName="NET &quot;clocks/rst&quot; TIG;" ScopeName="">PATH &quot;TS_tig_ipb_125_path&quot; TIG;</twConstName><twItemCnt>59</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="35" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/we_buf_0 (SLICE_X5Y90.BX), 35 paths
</twPathRptBanner><twPathRpt anchorID="43"><twUnconstPath anchorID="44" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.628</twTotDel><twSrc BELType="FF">slaves/slave0/ack</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/we_buf_0</twDest><twDel>11.089</twDel><twSUTime>0.063</twSUTime><twTotPathDel>11.152</twTotPathDel><twClkSkew dest = "2.111" src = "2.276">0.165</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/slave0/ack</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/we_buf_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X17Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X17Y43.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>slaves/slave0/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o</twComp><twBEL>slaves/slave0/ack</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y42.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.041</twDelInfo><twComp>slaves/ipbr[0]_ipb_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/fabric/N01</twComp><twBEL>slaves/fabric/ored_ack&lt;0&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y42.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>slaves/fabric/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/fabric/N01</twComp><twBEL>slaves/fabric/ored_ack&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y44.C5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>ipb_master_in_ipb_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>ipbus/trans/tx_we</twComp><twBEL>ipbus/trans/sm/tx_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>ipbus/trans/sm/tx_we1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ipbus/trans/tx_we</twComp><twBEL>ipbus/trans/sm/tx_we2</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y45.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>ipbus/trans/tx_we</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans_out_we</twComp><twBEL>ipbus/trans/iface/trans_out_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y90.BX</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">5.607</twDelInfo><twComp>ipbus/trans_out_we</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y90.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/we_buf&lt;0&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/we_buf_0</twBEL></twPathDel><twLogDel>1.654</twLogDel><twRouteDel>9.498</twRouteDel><twTotDel>11.152</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="45"><twUnconstPath anchorID="46" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.480</twTotDel><twSrc BELType="FF">slaves/RAM2/ack</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/we_buf_0</twDest><twDel>10.936</twDel><twSUTime>0.063</twSUTime><twTotPathDel>10.999</twTotPathDel><twClkSkew dest = "2.111" src = "2.281">0.170</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/RAM2/ack</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/we_buf_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X22Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X22Y33.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>slaves/ipbr[6]_ipb_ack</twComp><twBEL>slaves/RAM2/ack</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y42.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.279</twDelInfo><twComp>slaves/ipbr[6]_ipb_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/fabric/N01</twComp><twBEL>slaves/fabric/ored_ack&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y44.C5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>ipb_master_in_ipb_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>ipbus/trans/tx_we</twComp><twBEL>ipbus/trans/sm/tx_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>ipbus/trans/sm/tx_we1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ipbus/trans/tx_we</twComp><twBEL>ipbus/trans/sm/tx_we2</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y45.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>ipbus/trans/tx_we</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans_out_we</twComp><twBEL>ipbus/trans/iface/trans_out_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y90.BX</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">5.607</twDelInfo><twComp>ipbus/trans_out_we</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y90.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/we_buf&lt;0&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/we_buf_0</twBEL></twPathDel><twLogDel>1.381</twLogDel><twRouteDel>9.618</twRouteDel><twTotDel>10.999</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="47"><twUnconstPath anchorID="48" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.212</twTotDel><twSrc BELType="FF">slaves/slave4/ack</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/we_buf_0</twDest><twDel>10.665</twDel><twSUTime>0.063</twSUTime><twTotPathDel>10.728</twTotPathDel><twClkSkew dest = "2.111" src = "2.284">0.173</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/slave4/ack</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/we_buf_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y46.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>slaves/slave4/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o</twComp><twBEL>slaves/slave4/ack</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y42.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>slaves/ipbr[4]_ipb_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/fabric/N01</twComp><twBEL>slaves/fabric/ored_ack&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y44.C5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>ipb_master_in_ipb_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>ipbus/trans/tx_we</twComp><twBEL>ipbus/trans/sm/tx_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>ipbus/trans/sm/tx_we1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ipbus/trans/tx_we</twComp><twBEL>ipbus/trans/sm/tx_we2</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y45.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>ipbus/trans/tx_we</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans_out_we</twComp><twBEL>ipbus/trans/iface/trans_out_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y90.BX</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">5.607</twDelInfo><twComp>ipbus/trans_out_we</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y90.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/we_buf&lt;0&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/we_buf_0</twBEL></twPathDel><twLogDel>1.422</twLogDel><twRouteDel>9.306</twRouteDel><twTotDel>10.728</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/stretch_tx/d_sync (SLICE_X51Y36.AX), 12 paths
</twPathRptBanner><twPathRpt anchorID="49"><twUnconstPath anchorID="50" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.788</twTotDel><twSrc BELType="FF">ipbus/trans/iface/state_FSM_FFd1_BRB4</twSrc><twDest BELType="FF">ipbus/stretch_tx/d_sync</twDest><twDel>4.256</twDel><twSUTime>0.063</twSUTime><twTotPathDel>4.319</twTotPathDel><twClkSkew dest = "2.091" src = "2.249">0.158</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/iface/state_FSM_FFd1_BRB4</twSrc><twDest BELType='FF'>ipbus/stretch_tx/d_sync</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X43Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X43Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd1_BRB4</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd1_BRB4</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.042</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd1_BRB4</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB0</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd1-In8</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y43.B4</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB0</twComp><twBEL>ipbus/trans/iface/state_trans_out_pkt_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y36.AX</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.757</twDelInfo><twComp>ipbus/pkt_tx</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y36.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>ipbus/stretch_tx/d_sync</twComp><twBEL>ipbus/stretch_tx/d_sync</twBEL></twPathDel><twLogDel>0.972</twLogDel><twRouteDel>3.347</twRouteDel><twTotDel>4.319</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="51"><twUnconstPath anchorID="52" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.621</twTotDel><twSrc BELType="FF">ipbus/trans/iface/state_FSM_FFd3_BRB3</twSrc><twDest BELType="FF">ipbus/stretch_tx/d_sync</twDest><twDel>4.081</twDel><twSUTime>0.063</twSUTime><twTotPathDel>4.144</twTotPathDel><twClkSkew dest = "2.091" src = "2.257">0.166</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/iface/state_FSM_FFd3_BRB3</twSrc><twDest BELType='FF'>ipbus/stretch_tx/d_sync</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X39Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X39Y43.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB0</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd3_BRB3</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y42.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB3</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB5</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd3-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y43.B1</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB0</twComp><twBEL>ipbus/trans/iface/state_trans_out_pkt_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y36.AX</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.757</twDelInfo><twComp>ipbus/pkt_tx</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y36.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>ipbus/stretch_tx/d_sync</twComp><twBEL>ipbus/stretch_tx/d_sync</twBEL></twPathDel><twLogDel>0.972</twLogDel><twRouteDel>3.172</twRouteDel><twTotDel>4.144</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="53"><twUnconstPath anchorID="54" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.545</twTotDel><twSrc BELType="FF">ipbus/trans/iface/state_FSM_FFd3_BRB2</twSrc><twDest BELType="FF">ipbus/stretch_tx/d_sync</twDest><twDel>4.005</twDel><twSUTime>0.063</twSUTime><twTotPathDel>4.068</twTotPathDel><twClkSkew dest = "2.091" src = "2.257">0.166</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/iface/state_FSM_FFd3_BRB2</twSrc><twDest BELType='FF'>ipbus/stretch_tx/d_sync</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X39Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X39Y43.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB0</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd3_BRB2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y42.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB2</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB5</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd3-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y43.B1</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB0</twComp><twBEL>ipbus/trans/iface/state_trans_out_pkt_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y36.AX</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.757</twDelInfo><twComp>ipbus/pkt_tx</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y36.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>ipbus/stretch_tx/d_sync</twComp><twBEL>ipbus/stretch_tx/d_sync</twBEL></twPathDel><twLogDel>1.042</twLogDel><twRouteDel>3.026</twRouteDel><twTotDel>4.068</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/stretch_rx/d_sync (SLICE_X47Y45.AX), 8 paths
</twPathRptBanner><twPathRpt anchorID="55"><twUnconstPath anchorID="56" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.761</twTotDel><twSrc BELType="FF">ipbus/trans/iface/state_FSM_FFd3_BRB3</twSrc><twDest BELType="FF">ipbus/stretch_rx/d_sync</twDest><twDel>4.225</twDel><twSUTime>0.063</twSUTime><twTotPathDel>4.288</twTotPathDel><twClkSkew dest = "2.095" src = "2.257">0.162</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/iface/state_FSM_FFd3_BRB3</twSrc><twDest BELType='FF'>ipbus/stretch_rx/d_sync</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X39Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X39Y43.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB0</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd3_BRB3</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y42.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB3</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB5</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd3-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y45.C2</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">2.125</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans_out_we</twComp><twBEL>ipbus/trans/iface/pkt_rx1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y45.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>ipbus/pkt_rx</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y45.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>ipbus/stretch_rx/d_sync</twComp><twBEL>ipbus/stretch_rx/d_sync</twBEL></twPathDel><twLogDel>0.918</twLogDel><twRouteDel>3.370</twRouteDel><twTotDel>4.288</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="57"><twUnconstPath anchorID="58" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.685</twTotDel><twSrc BELType="FF">ipbus/trans/iface/state_FSM_FFd3_BRB2</twSrc><twDest BELType="FF">ipbus/stretch_rx/d_sync</twDest><twDel>4.149</twDel><twSUTime>0.063</twSUTime><twTotPathDel>4.212</twTotPathDel><twClkSkew dest = "2.095" src = "2.257">0.162</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/iface/state_FSM_FFd3_BRB2</twSrc><twDest BELType='FF'>ipbus/stretch_rx/d_sync</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X39Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X39Y43.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB0</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd3_BRB2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y42.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB2</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB5</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd3-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y45.C2</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">2.125</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans_out_we</twComp><twBEL>ipbus/trans/iface/pkt_rx1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y45.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>ipbus/pkt_rx</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y45.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>ipbus/stretch_rx/d_sync</twComp><twBEL>ipbus/stretch_rx/d_sync</twBEL></twPathDel><twLogDel>0.988</twLogDel><twRouteDel>3.224</twRouteDel><twTotDel>4.212</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="59"><twUnconstPath anchorID="60" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.610</twTotDel><twSrc BELType="FF">ipbus/trans/iface/state_FSM_FFd3_BRB1</twSrc><twDest BELType="FF">ipbus/stretch_rx/d_sync</twDest><twDel>4.077</twDel><twSUTime>0.063</twSUTime><twTotPathDel>4.140</twTotPathDel><twClkSkew dest = "2.095" src = "2.254">0.159</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/iface/state_FSM_FFd3_BRB1</twSrc><twDest BELType='FF'>ipbus/stretch_rx/d_sync</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X41Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X41Y42.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB1</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd3_BRB1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y42.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB1</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB5</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd3-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y45.C2</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">2.125</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans_out_we</twComp><twBEL>ipbus/trans/iface/pkt_rx1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y45.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>ipbus/pkt_rx</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y45.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>ipbus/stretch_rx/d_sync</twComp><twBEL>ipbus/stretch_rx/d_sync</twBEL></twPathDel><twLogDel>0.918</twLogDel><twRouteDel>3.222</twRouteDel><twTotDel>4.140</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_tig_ipb_125_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0 (SLICE_X8Y78.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twUnconstPath anchorID="62" twDataPathType="twDataPathMinDelay" ><twTotDel>0.311</twTotDel><twSrc BELType="FF">ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0</twDest><twDel>0.635</twDel><twSUTime>-0.048</twSUTime><twTotPathDel>0.683</twTotPathDel><twClkSkew dest = "1.168" src = "1.107">-0.061</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X10Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X10Y78.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/pkt_done_w_tff&lt;2&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y78.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/pkt_done_w_tff&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y78.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/pkt_done_write_buf&lt;2&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0</twBEL></twPathDel><twLogDel>0.282</twLogDel><twRouteDel>0.401</twRouteDel><twTotDel>0.683</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk125</twDestClk><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0 (SLICE_X41Y49.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twUnconstPath anchorID="64" twDataPathType="twDataPathMinDelay" ><twTotDel>0.376</twTotDel><twSrc BELType="FF">ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0</twDest><twDel>0.690</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.749</twTotPathDel><twClkSkew dest = "1.149" src = "1.087">-0.062</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X43Y48.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/pkt_done_r_tff&lt;2&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y49.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/pkt_done_r_tff&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y49.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/pkt_done_read_buf&lt;2&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.492</twRouteDel><twTotDel>0.749</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk125</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/rst_ipb_buf_0 (SLICE_X37Y70.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twUnconstPath anchorID="66" twDataPathType="twDataPathMinDelay" ><twTotDel>0.471</twTotDel><twSrc BELType="FF">clocks/rst_ipb</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/rst_ipb_buf_0</twDest><twDel>0.777</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.836</twTotPathDel><twClkSkew dest = "1.140" src = "1.086">-0.054</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clocks/rst_ipb</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/rst_ipb_buf_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X38Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_ipb</twComp><twBEL>clocks/rst_ipb</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y70.AX</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>rst_ipb</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y70.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/rst_ipb_buf&lt;0&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/rst_ipb_buf_0</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.543</twRouteDel><twTotDel>0.836</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk125</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="67" twConstType="PATHBLOCK" ><twConstHead uID="6"><twConstName UCFConstName="NET &quot;clocks/rst&quot; TIG;" ScopeName="">PATH &quot;TS_tig_125_ipb_path&quot; TIG;</twConstName><twItemCnt>43</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>43</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram3 (RAMB16_X3Y32.DIA1), 1 path
</twPathRptBanner><twPathRpt anchorID="68"><twUnconstPath anchorID="69" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.476</twTotDel><twSrc BELType="FF">ipbus/udp_if/IPADDR/My_IP_addr_5</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram3</twDest><twDel>9.679</twDel><twSUTime>0.300</twSUTime><twTotPathDel>9.979</twTotPathDel><twClkSkew dest = "2.121" src = "2.307">0.186</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/udp_if/IPADDR/My_IP_addr_5</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X10Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="24.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X10Y65.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ipbus/my_ip_addr_udp&lt;7&gt;</twComp><twBEL>ipbus/udp_if/IPADDR/My_IP_addr_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y59.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.810</twDelInfo><twComp>ipbus/my_ip_addr_udp&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y59.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>ipbus/trans/cfg_dout&lt;30&gt;</twComp><twBEL>ipbus/trans/cfg/dout&lt;5&gt;&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.653</twDelInfo><twComp>ipbus/trans/cfg_dout&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans/sm/rmw_result&lt;25&gt;</twComp><twBEL>ipbus/trans/sm/mux101171</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y42.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.073</twDelInfo><twComp>ipbus/trans/tx_data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/blen&lt;5&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata281</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y32.DIA1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.971</twDelInfo><twComp>ipbus/trans_out_wdata&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y32.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram3</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram3</twBEL></twPathDel><twLogDel>1.472</twLogDel><twRouteDel>8.507</twRouteDel><twTotDel>9.979</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram13 (RAMB16_X3Y36.DIA0), 1 path
</twPathRptBanner><twPathRpt anchorID="70"><twUnconstPath anchorID="71" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.001</twTotDel><twSrc BELType="FF">ipbus/udp_if/IPADDR/My_IP_addr_24</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram13</twDest><twDel>9.196</twDel><twSUTime>0.300</twSUTime><twTotPathDel>9.496</twTotPathDel><twClkSkew dest = "2.112" src = "2.306">0.194</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/udp_if/IPADDR/My_IP_addr_24</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram13</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X12Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="24.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X12Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ipbus/my_ip_addr_udp&lt;27&gt;</twComp><twBEL>ipbus/udp_if/IPADDR/My_IP_addr_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y53.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.467</twDelInfo><twComp>ipbus/my_ip_addr_udp&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y53.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>ipbus/trans/cfg_dout&lt;23&gt;</twComp><twBEL>ipbus/trans/cfg/dout&lt;24&gt;&lt;24&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y51.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>ipbus/trans/cfg_dout&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/sm/hdr&lt;27&gt;</twComp><twBEL>ipbus/trans/sm/mux10161</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y46.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.528</twDelInfo><twComp>ipbus/trans/tx_data&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans/iface/hlen&lt;9&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata171</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y36.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.163</twDelInfo><twComp>ipbus/trans_out_wdata&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y36.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram13</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram13</twBEL></twPathDel><twLogDel>1.485</twLogDel><twRouteDel>8.011</twRouteDel><twTotDel>9.496</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram5 (RAMB16_X3Y38.DIA0), 1 path
</twPathRptBanner><twPathRpt anchorID="72"><twUnconstPath anchorID="73" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.705</twTotDel><twSrc BELType="FF">ipbus/udp_if/IPADDR/My_IP_addr_8</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram5</twDest><twDel>8.906</twDel><twSUTime>0.300</twSUTime><twTotPathDel>9.206</twTotPathDel><twClkSkew dest = "2.120" src = "2.308">0.188</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/udp_if/IPADDR/My_IP_addr_8</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X11Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="24.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X11Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ipbus/my_ip_addr_udp&lt;11&gt;</twComp><twBEL>ipbus/udp_if/IPADDR/My_IP_addr_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y57.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.116</twDelInfo><twComp>ipbus/my_ip_addr_udp&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y57.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>ipbus/trans/cfg_dout&lt;6&gt;</twComp><twBEL>ipbus/trans/cfg/dout&lt;8&gt;&lt;8&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y47.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.642</twDelInfo><twComp>ipbus/trans/cfg_dout&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_hdr</twComp><twBEL>ipbus/trans/sm/mux101201</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y43.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.233</twDelInfo><twComp>ipbus/trans/tx_data&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/blen&lt;9&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata311</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y38.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.755</twDelInfo><twComp>ipbus/trans_out_wdata&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y38.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram5</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram5</twBEL></twPathDel><twLogDel>1.460</twLogDel><twRouteDel>7.746</twRouteDel><twTotDel>9.206</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_tig_125_ipb_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_3 (SLICE_X39Y36.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="74"><twUnconstPath anchorID="75" twDataPathType="twDataPathMinDelay" ><twTotDel>0.109</twTotDel><twSrc BELType="FF">ipbus/udp_if/rx_ram_selector/send_block.send_i_3</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_3</twDest><twDel>0.422</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.481</twTotPathDel><twClkSkew dest = "1.119" src = "1.058">-0.061</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/rx_ram_selector/send_block.send_i_3</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X37Y36.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>ipbus/udp_if/rx_read_buffer_125&lt;3&gt;</twComp><twBEL>ipbus/udp_if/rx_ram_selector/send_block.send_i_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y36.DX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>ipbus/udp_if/rx_read_buffer_125&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y36.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/rx_read_buf_buf&lt;3&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_3</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.224</twRouteDel><twTotDel>0.481</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>53.4</twPctLog><twPctRoute>46.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/req_send_buf_0 (SLICE_X37Y37.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="76"><twUnconstPath anchorID="77" twDataPathType="twDataPathMinDelay" ><twTotDel>0.176</twTotDel><twSrc BELType="FF">ipbus/udp_if/clock_crossing_if/req_send_tff</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/req_send_buf_0</twDest><twDel>0.489</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.548</twTotPathDel><twClkSkew dest = "1.116" src = "1.055">-0.061</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/clock_crossing_if/req_send_tff</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/req_send_buf_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X36Y37.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/req_send_tff</twComp><twBEL>ipbus/udp_if/clock_crossing_if/req_send_tff</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y37.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/req_send_tff</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y37.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/req_send_buf&lt;2&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/req_send_buf_0</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.289</twRouteDel><twTotDel>0.548</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>47.3</twPctLog><twPctRoute>52.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_2 (SLICE_X39Y36.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="78"><twUnconstPath anchorID="79" twDataPathType="twDataPathMinDelay" ><twTotDel>0.219</twTotDel><twSrc BELType="FF">ipbus/udp_if/rx_ram_selector/send_block.send_i_2</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_2</twDest><twDel>0.532</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.591</twTotPathDel><twClkSkew dest = "1.119" src = "1.058">-0.061</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/rx_ram_selector/send_block.send_i_2</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X37Y36.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>ipbus/udp_if/rx_read_buffer_125&lt;3&gt;</twComp><twBEL>ipbus/udp_if/rx_ram_selector/send_block.send_i_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y36.CX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>ipbus/udp_if/rx_read_buffer_125&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y36.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/rx_read_buf_buf&lt;3&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_2</twBEL></twPathDel><twLogDel>0.303</twLogDel><twRouteDel>0.288</twRouteDel><twTotDel>0.591</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>51.3</twPctLog><twPctRoute>48.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="80" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC TS_GMII_RX_CLK = PERIOD &quot;gmii_rx_clk&quot; 125 MHz;" ScopeName="">TS_GMII_RX_CLK = PERIOD TIMEGRP &quot;gmii_rx_clk&quot; 125 MHz HIGH 50%;</twConstName><twItemCnt>1797</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1137</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.779</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_27 (SLICE_X58Y122.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.221</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_27</twDest><twTotPathDel>5.731</twTotPathDel><twClkSkew dest = "0.236" src = "0.249">0.013</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_27</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X33Y122.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y118.A4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y122.SR</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">3.518</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y122.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC&lt;27&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_27</twBEL></twPathDel><twLogDel>1.105</twLogDel><twRouteDel>4.626</twRouteDel><twTotDel>5.731</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.364</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_27</twDest><twTotPathDel>5.585</twTotPathDel><twClkSkew dest = "0.236" src = "0.252">0.016</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_27</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X34Y116.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y118.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.906</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y122.SR</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">3.518</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y122.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC&lt;27&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_27</twBEL></twPathDel><twLogDel>1.161</twLogDel><twRouteDel>4.424</twRouteDel><twTotDel>5.585</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_6 (SLICE_X59Y122.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.230</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_6</twDest><twTotPathDel>5.722</twTotPathDel><twClkSkew dest = "0.236" src = "0.249">0.013</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X33Y122.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y118.A4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y122.SR</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">3.518</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y122.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC&lt;6&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_6</twBEL></twPathDel><twLogDel>1.096</twLogDel><twRouteDel>4.626</twRouteDel><twTotDel>5.722</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.373</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_6</twDest><twTotPathDel>5.576</twTotPathDel><twClkSkew dest = "0.236" src = "0.252">0.016</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X34Y116.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y118.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.906</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y122.SR</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">3.518</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y122.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC&lt;6&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_6</twBEL></twPathDel><twLogDel>1.152</twLogDel><twRouteDel>4.424</twRouteDel><twTotDel>5.576</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_5 (SLICE_X59Y122.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.274</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_5</twDest><twTotPathDel>5.678</twTotPathDel><twClkSkew dest = "0.236" src = "0.249">0.013</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X33Y122.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y118.A4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y122.SR</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">3.518</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y122.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC&lt;6&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_5</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>4.626</twRouteDel><twTotDel>5.678</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.417</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_5</twDest><twTotPathDel>5.532</twTotPathDel><twClkSkew dest = "0.236" src = "0.252">0.016</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X34Y116.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y118.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.906</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y122.SR</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">3.518</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y122.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC&lt;6&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_5</twBEL></twPathDel><twLogDel>1.108</twLogDel><twRouteDel>4.424</twRouteDel><twTotDel>5.532</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_GMII_RX_CLK = PERIOD TIMEGRP &quot;gmii_rx_clk&quot; 125 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg1 (SLICE_X39Y110.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.254</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg1</twDest><twTotPathDel>0.255</twTotPathDel><twClkSkew dest = "0.043" src = "0.042">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X38Y111.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filtered_data_valid</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y110.SR</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twFalling">0.152</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y110.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg1</twBEL></twPathDel><twLogDel>0.103</twLogDel><twRouteDel>0.152</twRouteDel><twTotDel>0.255</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2 (SLICE_X39Y110.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.257</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2</twDest><twTotPathDel>0.258</twTotPathDel><twClkSkew dest = "0.043" src = "0.042">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X38Y111.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filtered_data_valid</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y110.SR</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twFalling">0.152</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y110.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.128</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2</twBEL></twPathDel><twLogDel>0.106</twLogDel><twRouteDel>0.152</twRouteDel><twTotDel>0.258</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_srl16_reg2 (SLICE_X39Y111.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.286</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_srl16_reg2</twDest><twTotPathDel>0.288</twTotPathDel><twClkSkew dest = "0.044" src = "0.042">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_srl16_reg2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X38Y111.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filtered_data_valid</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twFalling">0.192</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y111.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.138</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/promiscuous_mode_sample</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_srl16_reg2</twBEL></twPathDel><twLogDel>0.096</twLogDel><twRouteDel>0.192</twRouteDel><twTotDel>0.288</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="99"><twPinLimitBanner>Component Switching Limit Checks: TS_GMII_RX_CLK = PERIOD TIMEGRP &quot;gmii_rx_clk&quot; 125 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="100" type="MINPERIOD" name="Tbcper_I" slack="6.270" period="8.000" constraintValue="8.000" deviceLimit="1.730" freqLimit="578.035" physResource="eth/bufg0/I0" logResource="eth/bufg0/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="gmii_rx_clk_IBUFG"/><twPinLimit anchorID="101" type="MINPERIOD" name="Tcp" slack="6.962" period="8.000" constraintValue="8.000" deviceLimit="1.038" freqLimit="963.391" physResource="eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;5&gt;/CLK" logResource="eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA/CLK" locationPin="SLICE_X52Y96.CLK" clockNet="eth/rx_clk"/><twPinLimit anchorID="102" type="MINPERIOD" name="Tcp" slack="6.962" period="8.000" constraintValue="8.000" deviceLimit="1.038" freqLimit="963.391" physResource="eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;5&gt;/CLK" logResource="eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1/CLK" locationPin="SLICE_X52Y96.CLK" clockNet="eth/rx_clk"/></twPinLimitRpt></twConst><twConst anchorID="103" twConstType="PATHDELAY" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC TS_Hit1_to_SYSCLK = FROM &quot;GRPhit1&quot; TO &quot;GRPSYSCLK&quot; 1 ns DATAPATHONLY;" ScopeName="">TS_Hit1_to_SYSCLK = MAXDELAY FROM TIMEGRP &quot;GRPhit1&quot; TO TIMEGRP &quot;GRPSYSCLK&quot; 1         ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="104" twConstType="PATHDELAY" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC TS_Hit2_to_SYSCLK = FROM &quot;GRPhit2&quot; TO &quot;GRPSYSCLK&quot; 1 ns DATAPATHONLY;" ScopeName="">TS_Hit2_to_SYSCLK = MAXDELAY FROM TIMEGRP &quot;GRPhit2&quot; TO TIMEGRP &quot;GRPSYSCLK&quot; 1         ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="105" twConstType="PATHDELAY" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC TS_CLK_0_to_Hit1 = FROM &quot;GRPCLK_0&quot; TO &quot;GRPhit1&quot; 1 ns DATAPATHONLY;" ScopeName="">TS_CLK_0_to_Hit1 = MAXDELAY FROM TIMEGRP &quot;GRPCLK_0&quot; TO TIMEGRP &quot;GRPhit1&quot; 1 ns         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>3</twErrCntSetup><twErrCntEndPt>3</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>6</twEndPtCnt><twPathErrCnt>3</twPathErrCnt><twMaxDel>1.291</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (SLICE_X47Y53.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathFromToDelay"><twSlack>-0.291</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0</twDest><twTotPathDel>1.291</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y53.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="1.562">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X46Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y53.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y53.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;0&gt;_rt</twBEL><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0</twBEL></twPathDel><twLogDel>0.635</twLogDel><twRouteDel>0.656</twRouteDel><twTotDel>1.291</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">slaves/TDCchannels/dc1/TDCcore/hit</twDestClk><twPctLog>49.2</twPctLog><twPctRoute>50.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 (SLICE_X47Y53.B3), 1 path
</twPathRptBanner><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathFromToDelay"><twSlack>-0.095</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1</twDest><twTotPathDel>1.095</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y53.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="1.562">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X46Y53.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y53.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y53.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;1&gt;_rt</twBEL><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1</twBEL></twPathDel><twLogDel>0.635</twLogDel><twRouteDel>0.460</twRouteDel><twTotDel>1.095</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">slaves/TDCchannels/dc1/TDCcore/hit</twDestClk><twPctLog>58.0</twPctLog><twPctRoute>42.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (SLICE_X47Y53.C3), 1 path
</twPathRptBanner><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathFromToDelay"><twSlack>-0.086</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2</twDest><twTotPathDel>1.086</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y53.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="1.562">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X46Y53.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y53.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;2&gt;_rt</twBEL><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2</twBEL></twPathDel><twLogDel>0.635</twLogDel><twRouteDel>0.451</twRouteDel><twTotDel>1.086</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">slaves/TDCchannels/dc1/TDCcore/hit</twDestClk><twPctLog>58.5</twPctLog><twPctRoute>41.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_CLK_0_to_Hit1 = MAXDELAY FROM TIMEGRP &quot;GRPCLK_0&quot; TO TIMEGRP &quot;GRPhit1&quot; 1 ns
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 (SLICE_X47Y53.BX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="112"><twSlack>0.459</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y53.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y53.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.202</twRouteDel><twTotDel>0.459</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.781">slaves/TDCchannels/dc1/TDCcore/hit</twDestClk><twPctLog>56.0</twPctLog><twPctRoute>44.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 (SLICE_X47Y53.AX), 1 path
</twPathRptBanner><twRacePath anchorID="113"><twSlack>0.464</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y53.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.207</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y53.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.207</twRouteDel><twTotDel>0.464</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.781">slaves/TDCchannels/dc1/TDCcore/hit</twDestClk><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 (SLICE_X47Y53.CX), 1 path
</twPathRptBanner><twRacePath anchorID="114"><twSlack>0.507</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y52.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y53.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y53.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2</twBEL></twPathDel><twLogDel>0.303</twLogDel><twRouteDel>0.204</twRouteDel><twTotDel>0.507</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.781">slaves/TDCchannels/dc1/TDCcore/hit</twDestClk><twPctLog>59.8</twPctLog><twPctRoute>40.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="115" twConstType="PATHDELAY" ><twConstHead uID="11"><twConstName UCFConstName="TIMESPEC TS_CLK_0_to_Hit2 = FROM &quot;GRPCLK_0&quot; TO &quot;GRPhit2&quot; 1 ns DATAPATHONLY;" ScopeName="">TS_CLK_0_to_Hit2 = MAXDELAY FROM TIMEGRP &quot;GRPCLK_0&quot; TO TIMEGRP &quot;GRPhit2&quot; 1 ns         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>3</twErrCntSetup><twErrCntEndPt>3</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>6</twEndPtCnt><twPathErrCnt>3</twPathErrCnt><twMaxDel>1.291</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 (SLICE_X47Y62.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathFromToDelay"><twSlack>-0.291</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0</twDest><twTotPathDel>1.291</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y62.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="1.562">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X46Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y62.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y62.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180&lt;0&gt;_rt</twBEL><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0</twBEL></twPathDel><twLogDel>0.635</twLogDel><twRouteDel>0.656</twRouteDel><twTotDel>1.291</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">slaves/TDCchannels/dc2/TDCcore/hit</twDestClk><twPctLog>49.2</twPctLog><twPctRoute>50.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1 (SLICE_X47Y62.B3), 1 path
</twPathRptBanner><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathFromToDelay"><twSlack>-0.095</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1</twDest><twTotPathDel>1.095</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y62.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="1.562">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X46Y62.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y62.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y62.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180&lt;1&gt;_rt</twBEL><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1</twBEL></twPathDel><twLogDel>0.635</twLogDel><twRouteDel>0.460</twRouteDel><twTotDel>1.095</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">slaves/TDCchannels/dc2/TDCcore/hit</twDestClk><twPctLog>58.0</twPctLog><twPctRoute>42.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2 (SLICE_X47Y62.C3), 1 path
</twPathRptBanner><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathFromToDelay"><twSlack>-0.086</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2</twDest><twTotPathDel>1.086</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y62.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="1.562">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X46Y62.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y62.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y62.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180&lt;2&gt;_rt</twBEL><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2</twBEL></twPathDel><twLogDel>0.635</twLogDel><twRouteDel>0.451</twRouteDel><twTotDel>1.086</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">slaves/TDCchannels/dc2/TDCcore/hit</twDestClk><twPctLog>58.5</twPctLog><twPctRoute>41.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_CLK_0_to_Hit2 = MAXDELAY FROM TIMEGRP &quot;GRPCLK_0&quot; TO TIMEGRP &quot;GRPhit2&quot; 1 ns
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1 (SLICE_X47Y62.BX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="122"><twSlack>0.459</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y62.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y62.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.202</twRouteDel><twTotDel>0.459</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.781">slaves/TDCchannels/dc2/TDCcore/hit</twDestClk><twPctLog>56.0</twPctLog><twPctRoute>44.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0 (SLICE_X47Y62.AX), 1 path
</twPathRptBanner><twRacePath anchorID="123"><twSlack>0.466</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X46Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;0&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y62.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.207</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y62.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.207</twRouteDel><twTotDel>0.466</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.781">slaves/TDCchannels/dc2/TDCcore/hit</twDestClk><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2 (SLICE_X47Y62.CX), 1 path
</twPathRptBanner><twRacePath anchorID="124"><twSlack>0.507</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y61.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y62.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y62.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2</twBEL></twPathDel><twLogDel>0.303</twLogDel><twRouteDel>0.204</twRouteDel><twTotDel>0.507</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.781">slaves/TDCchannels/dc2/TDCcore/hit</twDestClk><twPctLog>59.8</twPctLog><twPctRoute>40.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="125" twConstType="PATHDELAY" ><twConstHead uID="12"><twConstName UCFConstName="TIMESPEC TS_hit1Divider = FROM &quot;GRPinputhit1&quot; TO &quot;GRPSYSCLK&quot; 4 ns DATAPATHONLY;" ScopeName="">TS_hit1Divider = MAXDELAY FROM TIMEGRP &quot;GRPinputhit1&quot; TO TIMEGRP &quot;GRPSYSCLK&quot; 4         ns DATAPATHONLY;</twConstName><twItemCnt>11</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>11</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.441</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_2 (SLICE_X48Y54.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathFromToDelay"><twSlack>2.559</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_2</twDest><twTotPathDel>1.441</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.765">slaves/TDCchannels/dc1/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X47Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y54.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y54.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_2</twBEL></twPathDel><twLogDel>0.477</twLogDel><twRouteDel>0.964</twRouteDel><twTotDel>1.441</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.416">slaves/SYSCLK</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3 (SLICE_X48Y54.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathFromToDelay"><twSlack>2.607</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3</twDest><twTotPathDel>1.393</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.375">slaves/TDCchannels/dc1/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X47Y49.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y54.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.916</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y54.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3</twBEL></twPathDel><twLogDel>0.477</twLogDel><twRouteDel>0.916</twRouteDel><twTotDel>1.393</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.416">slaves/SYSCLK</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_syn (SLICE_X34Y60.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathFromToDelay"><twSlack>2.669</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_syn0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_syn</twDest><twTotPathDel>1.331</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_syn0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_syn</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X35Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_syn0</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_syn0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y60.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_syn0</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y60.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_syn</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_syn</twBEL></twPathDel><twLogDel>0.477</twLogDel><twRouteDel>0.854</twRouteDel><twTotDel>1.331</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_hit1Divider = MAXDELAY FROM TIMEGRP &quot;GRPinputhit1&quot; TO TIMEGRP &quot;GRPSYSCLK&quot; 4
        ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1 (SLICE_X48Y54.B5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="132"><twSlack>0.521</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.281">slaves/TDCchannels/dc1/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X47Y53.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y54.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y54.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.131</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;1&gt;_rt</twBEL><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1</twBEL></twPathDel><twLogDel>0.329</twLogDel><twRouteDel>0.192</twRouteDel><twTotDel>0.521</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.416">slaves/SYSCLK</twDestClk><twPctLog>63.1</twPctLog><twPctRoute>36.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2 (SLICE_X48Y54.C5), 1 path
</twPathRptBanner><twRacePath anchorID="133"><twSlack>0.521</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.281">slaves/TDCchannels/dc1/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X47Y53.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y54.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y54.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.131</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;2&gt;_rt</twBEL><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2</twBEL></twPathDel><twLogDel>0.329</twLogDel><twRouteDel>0.192</twRouteDel><twTotDel>0.521</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.416">slaves/SYSCLK</twDestClk><twPctLog>63.1</twPctLog><twPctRoute>36.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0 (SLICE_X49Y54.AX), 1 path
</twPathRptBanner><twRacePath anchorID="134"><twSlack>0.594</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.281">slaves/TDCchannels/dc1/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X47Y53.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y54.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y54.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0</twBEL></twPathDel><twLogDel>0.303</twLogDel><twRouteDel>0.291</twRouteDel><twTotDel>0.594</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.416">slaves/SYSCLK</twDestClk><twPctLog>51.0</twPctLog><twPctRoute>49.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="135" twConstType="PATHDELAY" ><twConstHead uID="13"><twConstName UCFConstName="TIMESPEC TS_hit2Divider = FROM &quot;GRPinputhit2&quot; TO &quot;GRPSYSCLK&quot; 4 ns DATAPATHONLY;" ScopeName="">TS_hit2Divider = MAXDELAY FROM TIMEGRP &quot;GRPinputhit2&quot; TO TIMEGRP &quot;GRPSYSCLK&quot; 4         ns DATAPATHONLY;</twConstName><twItemCnt>11</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>11</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.489</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_3 (SLICE_X48Y62.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathFromToDelay"><twSlack>2.511</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_3</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_3</twDest><twTotPathDel>1.489</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_3</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.375">slaves/TDCchannels/dc2/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X47Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/hit_registers_L0&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y62.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/hit_registers_L0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y62.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/hit_registers_L1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_3</twBEL></twPathDel><twLogDel>0.477</twLogDel><twRouteDel>1.012</twRouteDel><twTotDel>1.489</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.416">slaves/SYSCLK</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_2 (SLICE_X48Y62.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathFromToDelay"><twSlack>2.559</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_2</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_2</twDest><twTotPathDel>1.441</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_2</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.765">slaves/TDCchannels/dc2/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X47Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/hit_registers_L0&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y62.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/hit_registers_L0&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y62.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/hit_registers_L1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_2</twBEL></twPathDel><twLogDel>0.477</twLogDel><twRouteDel>0.964</twRouteDel><twTotDel>1.441</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.416">slaves/SYSCLK</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/hit_syn (SLICE_X30Y62.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathFromToDelay"><twSlack>2.610</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/hit_syn0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/hit_syn</twDest><twTotPathDel>1.390</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/hit_syn0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/hit_syn</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X35Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/hit_syn0</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/hit_syn0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y62.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.913</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/hit_syn0</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y62.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/hit_syn</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/hit_syn</twBEL></twPathDel><twLogDel>0.477</twLogDel><twRouteDel>0.913</twRouteDel><twTotDel>1.390</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_hit2Divider = MAXDELAY FROM TIMEGRP &quot;GRPinputhit2&quot; TO TIMEGRP &quot;GRPSYSCLK&quot; 4
        ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_0 (SLICE_X49Y62.AX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="142"><twSlack>0.591</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_0</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.281">slaves/TDCchannels/dc2/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X47Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y62.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y62.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_0</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.334</twRouteDel><twTotDel>0.591</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.416">slaves/SYSCLK</twDestClk><twPctLog>43.5</twPctLog><twPctRoute>56.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_1 (SLICE_X49Y62.BX), 1 path
</twPathRptBanner><twRacePath anchorID="143"><twSlack>0.592</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.281">slaves/TDCchannels/dc2/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X47Y62.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y62.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y62.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_1</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.335</twRouteDel><twTotDel>0.592</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.416">slaves/SYSCLK</twDestClk><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_2 (SLICE_X49Y62.CX), 1 path
</twPathRptBanner><twRacePath anchorID="144"><twSlack>0.594</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_2</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.281">slaves/TDCchannels/dc2/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X47Y62.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y62.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y62.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_2</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.337</twRouteDel><twTotDel>0.594</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.416">slaves/SYSCLK</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="145" twConstType="PATHDELAY" ><twConstHead uID="14"><twConstName UCFConstName="TIMESPEC TS_SYSCLK_to_IPBCLK = FROM &quot;GRPSYSCLK&quot; TO &quot;GRPIPBCLK&quot; 2 ns DATAPATHONLY;" ScopeName="">TS_SYSCLK_to_IPBCLK = MAXDELAY FROM TIMEGRP &quot;GRPSYSCLK&quot; TO TIMEGRP &quot;GRPIPBCLK&quot;         2 ns DATAPATHONLY;</twConstName><twItemCnt>66</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>66</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.971</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/slave3/ipbus_out_ipb_rdata_0 (SLICE_X16Y51.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathFromToDelay"><twSlack>0.029</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/ramManager/handshakeFPGA</twSrc><twDest BELType="FF">slaves/slave3/ipbus_out_ipb_rdata_0</twDest><twTotPathDel>1.971</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/ramManager/handshakeFPGA</twSrc><twDest BELType='FF'>slaves/slave3/ipbus_out_ipb_rdata_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="223.958">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X28Y53.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd2</twComp><twBEL>slaves/TDCchannels/dc2/ramManager/handshakeFPGA</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y51.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>handshakeleds_0_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y51.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>slaves/ipbr[3]_ipb_rdata&lt;6&gt;</twComp><twBEL>slaves/slave3/mux1101</twBEL><twBEL>slaves/slave3/ipbus_out_ipb_rdata_0</twBEL></twPathDel><twLogDel>0.796</twLogDel><twRouteDel>1.175</twRouteDel><twTotDel>1.971</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="224.000">ipb_clk</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/slave4/ipbus_out_ipb_rdata_31 (SLICE_X27Y56.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathFromToDelay"><twSlack>0.041</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/hitCount_31</twSrc><twDest BELType="FF">slaves/slave4/ipbus_out_ipb_rdata_31</twDest><twTotPathDel>1.959</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/hitCount_31</twSrc><twDest BELType='FF'>slaves/slave4/ipbus_out_ipb_rdata_31</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="223.958">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X26Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>slaves/hitcount2&lt;31&gt;</twComp><twBEL>slaves/TDCchannels/dc2/hitCount_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y56.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.190</twDelInfo><twComp>slaves/hitcount2&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>slaves/ipbr[4]_ipb_rdata&lt;31&gt;</twComp><twBEL>slaves/slave4/mux2411</twBEL><twBEL>slaves/slave4/ipbus_out_ipb_rdata_31</twBEL></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>1.190</twRouteDel><twTotDel>1.959</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="224.000">ipb_clk</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/slave2/ipbus_out_ipb_rdata_31 (SLICE_X18Y56.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="150"><twConstPath anchorID="151" twDataPathType="twDataPathFromToDelay"><twSlack>0.052</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/hitCount_31</twSrc><twDest BELType="FF">slaves/slave2/ipbus_out_ipb_rdata_31</twDest><twTotPathDel>1.948</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/hitCount_31</twSrc><twDest BELType='FF'>slaves/slave2/ipbus_out_ipb_rdata_31</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="223.958">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X22Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>slaves/hitcount1&lt;31&gt;</twComp><twBEL>slaves/TDCchannels/dc1/hitCount_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y56.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.212</twDelInfo><twComp>slaves/hitcount1&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>slaves/ipbr[2]_ipb_rdata&lt;31&gt;</twComp><twBEL>slaves/slave2/mux2411</twBEL><twBEL>slaves/slave2/ipbus_out_ipb_rdata_31</twBEL></twPathDel><twLogDel>0.736</twLogDel><twRouteDel>1.212</twRouteDel><twTotDel>1.948</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="224.000">ipb_clk</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_SYSCLK_to_IPBCLK = MAXDELAY FROM TIMEGRP &quot;GRPSYSCLK&quot; TO TIMEGRP &quot;GRPIPBCLK&quot;
        2 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/slave4/ipbus_out_ipb_rdata_5 (SLICE_X27Y55.C5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="152"><twSlack>0.591</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/hitCount_5</twSrc><twDest BELType="FF">slaves/slave4/ipbus_out_ipb_rdata_5</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/hitCount_5</twSrc><twDest BELType='FF'>slaves/slave4/ipbus_out_ipb_rdata_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="229.166">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X26Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>slaves/hitcount2&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/dc2/hitCount_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y55.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>slaves/hitcount2&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y55.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>slaves/ipbr[4]_ipb_rdata&lt;6&gt;</twComp><twBEL>slaves/slave4/mux2711</twBEL><twBEL>slaves/slave4/ipbus_out_ipb_rdata_5</twBEL></twPathDel><twLogDel>0.389</twLogDel><twRouteDel>0.202</twRouteDel><twTotDel>0.591</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="224.000">ipb_clk</twDestClk><twPctLog>65.8</twPctLog><twPctRoute>34.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/slave2/ipbus_out_ipb_rdata_5 (SLICE_X19Y56.C5), 1 path
</twPathRptBanner><twRacePath anchorID="153"><twSlack>0.601</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/hitCount_5</twSrc><twDest BELType="FF">slaves/slave2/ipbus_out_ipb_rdata_5</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/hitCount_5</twSrc><twDest BELType='FF'>slaves/slave2/ipbus_out_ipb_rdata_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="229.166">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X22Y56.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>slaves/hitcount1&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/dc1/hitCount_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y56.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>slaves/hitcount1&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y56.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>slaves/ipbr[2]_ipb_rdata&lt;6&gt;</twComp><twBEL>slaves/slave2/mux2711</twBEL><twBEL>slaves/slave2/ipbus_out_ipb_rdata_5</twBEL></twPathDel><twLogDel>0.389</twLogDel><twRouteDel>0.212</twRouteDel><twTotDel>0.601</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="224.000">ipb_clk</twDestClk><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/slave4/ipbus_out_ipb_rdata_6 (SLICE_X27Y55.D5), 1 path
</twPathRptBanner><twRacePath anchorID="154"><twSlack>0.653</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/hitCount_6</twSrc><twDest BELType="FF">slaves/slave4/ipbus_out_ipb_rdata_6</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/hitCount_6</twSrc><twDest BELType='FF'>slaves/slave4/ipbus_out_ipb_rdata_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="229.166">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X26Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>slaves/hitcount2&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/dc2/hitCount_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y55.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>slaves/hitcount2&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y55.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>slaves/ipbr[4]_ipb_rdata&lt;6&gt;</twComp><twBEL>slaves/slave4/mux2811</twBEL><twBEL>slaves/slave4/ipbus_out_ipb_rdata_6</twBEL></twPathDel><twLogDel>0.449</twLogDel><twRouteDel>0.204</twRouteDel><twTotDel>0.653</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="224.000">ipb_clk</twDestClk><twPctLog>68.8</twPctLog><twPctRoute>31.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="155" twConstType="PATHDELAY" ><twConstHead uID="15"><twConstName UCFConstName="TIMESPEC TS_IPBCLK_to_SYSCLK = FROM &quot;GRPIPBCLK&quot; TO &quot;GRPSYSCLK&quot; 2 ns DATAPATHONLY;" ScopeName="">TS_IPBCLK_to_SYSCLK = MAXDELAY FROM TIMEGRP &quot;GRPIPBCLK&quot; TO TIMEGRP &quot;GRPSYSCLK&quot;         2 ns DATAPATHONLY;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.729</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (SLICE_X28Y53.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="156"><twConstPath anchorID="157" twDataPathType="twDataPathFromToDelay"><twSlack>0.271</twSlack><twSrc BELType="FF">slaves/slave3/reg_0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1</twDest><twTotPathDel>1.729</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/slave3/reg_0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3776.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X20Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>slaves/ctrl_reg_PChandshake2&lt;0&gt;</twComp><twBEL>slaves/slave3/reg_0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y53.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.980</twDelInfo><twComp>slaves/ctrl_reg_PChandshake2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y53.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd2</twComp><twBEL>slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1-In21</twBEL><twBEL>slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1</twBEL></twPathDel><twLogDel>0.749</twLogDel><twRouteDel>0.980</twRouteDel><twTotDel>1.729</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3776.041">slaves/SYSCLK</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (SLICE_X20Y57.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="158"><twConstPath anchorID="159" twDataPathType="twDataPathFromToDelay"><twSlack>0.747</twSlack><twSrc BELType="FF">slaves/slave1/reg_0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1</twDest><twTotPathDel>1.253</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/slave1/reg_0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3776.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X21Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/ctrl_reg_PChandshake1&lt;0&gt;</twComp><twBEL>slaves/slave1/reg_0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y57.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>slaves/ctrl_reg_PChandshake1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y57.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd2</twComp><twBEL>slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1-In21</twBEL><twBEL>slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1</twBEL></twPathDel><twLogDel>0.732</twLogDel><twRouteDel>0.521</twRouteDel><twTotDel>1.253</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3776.041">slaves/SYSCLK</twDestClk><twPctLog>58.4</twPctLog><twPctRoute>41.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_IPBCLK_to_SYSCLK = MAXDELAY FROM TIMEGRP &quot;GRPIPBCLK&quot; TO TIMEGRP &quot;GRPSYSCLK&quot;
        2 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (SLICE_X20Y57.A6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="160"><twSlack>0.641</twSlack><twSrc BELType="FF">slaves/slave1/reg_0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/slave1/reg_0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3776.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X21Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>slaves/ctrl_reg_PChandshake1&lt;0&gt;</twComp><twBEL>slaves/slave1/reg_0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y57.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.253</twDelInfo><twComp>slaves/ctrl_reg_PChandshake1&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y57.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd2</twComp><twBEL>slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1-In21</twBEL><twBEL>slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1</twBEL></twPathDel><twLogDel>0.388</twLogDel><twRouteDel>0.253</twRouteDel><twTotDel>0.641</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3770.833">slaves/SYSCLK</twDestClk><twPctLog>60.5</twPctLog><twPctRoute>39.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (SLICE_X28Y53.A3), 1 path
</twPathRptBanner><twRacePath anchorID="161"><twSlack>0.954</twSlack><twSrc BELType="FF">slaves/slave3/reg_0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/slave3/reg_0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3776.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X20Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>slaves/ctrl_reg_PChandshake2&lt;0&gt;</twComp><twBEL>slaves/slave3/reg_0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y53.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>slaves/ctrl_reg_PChandshake2&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y53.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd2</twComp><twBEL>slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1-In21</twBEL><twBEL>slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.564</twRouteDel><twTotDel>0.954</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3770.833">slaves/SYSCLK</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="162" twConstType="PERIOD" ><twConstHead uID="16"><twConstName UCFConstName="TIMESPEC TS_sysclk = PERIOD &quot;tnm_sysclk&quot; 100 MHz;" ScopeName="">TS_clocks_clk_125_i = PERIOD TIMEGRP &quot;clocks_clk_125_i&quot; TS_sysclk * 1.25 HIGH         50%;</twConstName><twItemCnt>47475</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>15295</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.878</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/RARP_block/data_block.data_buffer_86 (SLICE_X0Y123.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.122</twSlack><twSrc BELType="FF">clocks/rst_125</twSrc><twDest BELType="FF">ipbus/udp_if/RARP_block/data_block.data_buffer_86</twDest><twTotPathDel>7.709</twTotPathDel><twClkSkew dest = "0.492" src = "0.510">0.018</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clocks/rst_125</twSrc><twDest BELType='FF'>ipbus/udp_if/RARP_block/data_block.data_buffer_86</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X40Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_125</twComp><twBEL>clocks/rst_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y123.D4</twSite><twDelType>net</twDelType><twFanCnt>609</twFanCnt><twDelInfo twEdge="twRising">6.960</twDelInfo><twComp>rst_125</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y123.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>ipbus/udp_if/RARP_block/data_block.data_buffer&lt;86&gt;</twComp><twBEL>ipbus/udp_if/RARP_block/data_block.data_buffer[335]_data_block.data_buffer[335]_mux_6_OUT&lt;78&gt;1</twBEL><twBEL>ipbus/udp_if/RARP_block/data_block.data_buffer_86</twBEL></twPathDel><twLogDel>0.749</twLogDel><twRouteDel>6.960</twRouteDel><twTotDel>7.709</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>9.7</twPctLog><twPctRoute>90.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/RARP_block/data_block.data_buffer_60 (SLICE_X0Y120.A1), 1 path
</twPathRptBanner><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.145</twSlack><twSrc BELType="FF">clocks/rst_125</twSrc><twDest BELType="FF">ipbus/udp_if/RARP_block/data_block.data_buffer_60</twDest><twTotPathDel>7.679</twTotPathDel><twClkSkew dest = "0.485" src = "0.510">0.025</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clocks/rst_125</twSrc><twDest BELType='FF'>ipbus/udp_if/RARP_block/data_block.data_buffer_60</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X40Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_125</twComp><twBEL>clocks/rst_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y120.A1</twSite><twDelType>net</twDelType><twFanCnt>609</twFanCnt><twDelInfo twEdge="twRising">6.930</twDelInfo><twComp>rst_125</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y120.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>ipbus/udp_if/RARP_block/data_block.data_buffer&lt;66&gt;</twComp><twBEL>ipbus/udp_if/RARP_block/data_block.data_buffer[335]_data_block.data_buffer[335]_mux_6_OUT&lt;52&gt;1</twBEL><twBEL>ipbus/udp_if/RARP_block/data_block.data_buffer_60</twBEL></twPathDel><twLogDel>0.749</twLogDel><twRouteDel>6.930</twRouteDel><twTotDel>7.679</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>9.8</twPctLog><twPctRoute>90.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/RARP_block/data_block.data_buffer_80 (SLICE_X0Y123.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="167"><twConstPath anchorID="168" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.160</twSlack><twSrc BELType="FF">clocks/rst_125</twSrc><twDest BELType="FF">ipbus/udp_if/RARP_block/data_block.data_buffer_80</twDest><twTotPathDel>7.671</twTotPathDel><twClkSkew dest = "0.492" src = "0.510">0.018</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clocks/rst_125</twSrc><twDest BELType='FF'>ipbus/udp_if/RARP_block/data_block.data_buffer_80</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X40Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_125</twComp><twBEL>clocks/rst_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y123.B5</twSite><twDelType>net</twDelType><twFanCnt>609</twFanCnt><twDelInfo twEdge="twRising">6.922</twDelInfo><twComp>rst_125</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y123.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>ipbus/udp_if/RARP_block/data_block.data_buffer&lt;86&gt;</twComp><twBEL>ipbus/udp_if/RARP_block/data_block.data_buffer[335]_data_block.data_buffer[335]_mux_6_OUT&lt;72&gt;1</twBEL><twBEL>ipbus/udp_if/RARP_block/data_block.data_buffer_80</twBEL></twPathDel><twLogDel>0.749</twLogDel><twRouteDel>6.922</twRouteDel><twTotDel>7.671</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>9.8</twPctLog><twPctRoute>90.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clocks_clk_125_i = PERIOD TIMEGRP &quot;clocks_clk_125_i&quot; TS_sysclk * 1.25 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/internal_ram/Mram_ram1 (RAMB16_X3Y44.ADDRA11), 1 path
</twPathRptBanner><twPathRpt anchorID="169"><twConstPath anchorID="170" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.330</twSlack><twSrc BELType="FF">ipbus/udp_if/rx_ram_mux/addra_9</twSrc><twDest BELType="RAM">ipbus/udp_if/internal_ram/Mram_ram1</twDest><twTotPathDel>0.334</twTotPathDel><twClkSkew dest = "0.066" src = "0.062">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/rx_ram_mux/addra_9</twSrc><twDest BELType='RAM'>ipbus/udp_if/internal_ram/Mram_ram1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X52Y89.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>ipbus/udp_if/addra&lt;9&gt;</twComp><twBEL>ipbus/udp_if/rx_ram_mux/addra_9</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y44.ADDRA11</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.166</twDelInfo><twComp>ipbus/udp_if/addra&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X3Y44.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>ipbus/udp_if/internal_ram/Mram_ram1</twComp><twBEL>ipbus/udp_if/internal_ram/Mram_ram1</twBEL></twPathDel><twLogDel>0.168</twLogDel><twRouteDel>0.166</twRouteDel><twTotDel>0.334</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>50.3</twPctLog><twPctRoute>49.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/internal_ram/Mram_ram2 (RAMB16_X3Y42.DIA0), 1 path
</twPathRptBanner><twPathRpt anchorID="171"><twConstPath anchorID="172" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.337</twSlack><twSrc BELType="FF">ipbus/udp_if/rx_ram_mux/dia_4</twSrc><twDest BELType="RAM">ipbus/udp_if/internal_ram/Mram_ram2</twDest><twTotPathDel>0.338</twTotPathDel><twClkSkew dest = "0.069" src = "0.068">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/rx_ram_mux/dia_4</twSrc><twDest BELType='RAM'>ipbus/udp_if/internal_ram/Mram_ram2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X52Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>ipbus/udp_if/dia&lt;7&gt;</twComp><twBEL>ipbus/udp_if/rx_ram_mux/dia_4</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y42.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.157</twDelInfo><twComp>ipbus/udp_if/dia&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X3Y42.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>ipbus/udp_if/internal_ram/Mram_ram2</twComp><twBEL>ipbus/udp_if/internal_ram/Mram_ram2</twBEL></twPathDel><twLogDel>0.181</twLogDel><twRouteDel>0.157</twRouteDel><twTotDel>0.338</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>53.6</twPctLog><twPctRoute>46.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_2 (SLICE_X41Y105.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="173"><twConstPath anchorID="174" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.360</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_2</twDest><twTotPathDel>0.355</twTotPathDel><twClkSkew dest = "0.034" src = "0.039">0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X40Y108.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>95</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y105.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.139</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0&lt;7&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_2</twBEL></twPathDel><twLogDel>0.061</twLogDel><twRouteDel>0.294</twRouteDel><twTotDel>0.355</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="175"><twPinLimitBanner>Component Switching Limit Checks: TS_clocks_clk_125_i = PERIOD TIMEGRP &quot;clocks_clk_125_i&quot; TS_sysclk * 1.25 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="176" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="4.876" period="8.000" constraintValue="8.000" deviceLimit="3.124" freqLimit="320.102" physResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKB" logResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKB" locationPin="RAMB16_X2Y34.CLKB" clockNet="clk125"/><twPinLimit anchorID="177" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="4.876" period="8.000" constraintValue="8.000" deviceLimit="3.124" freqLimit="320.102" physResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKB" logResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKB" locationPin="RAMB16_X3Y30.CLKB" clockNet="clk125"/><twPinLimit anchorID="178" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="4.876" period="8.000" constraintValue="8.000" deviceLimit="3.124" freqLimit="320.102" physResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKB" logResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKB" locationPin="RAMB16_X2Y32.CLKB" clockNet="clk125"/></twPinLimitRpt></twConst><twConst anchorID="179" twConstType="PERIOD" ><twConstHead uID="17"><twConstName UCFConstName="TIMESPEC TS_sysclk = PERIOD &quot;tnm_sysclk&quot; 100 MHz;" ScopeName="">TS_clocks_clk_ipb_i = PERIOD TIMEGRP &quot;clocks_clk_ipb_i&quot; TS_sysclk * 0.3125         HIGH 50%;</twConstName><twItemCnt>30921</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3549</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>11.540</twMinPer></twConstHead><twPathRptBanner iPaths="57" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram1 (RAMB16_X2Y36.DIA0), 57 paths
</twPathRptBanner><twPathRpt anchorID="180"><twConstPath anchorID="181" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.460</twSlack><twSrc BELType="FF">ipbus/trans/sm/addr_9</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twDest><twTotPathDel>11.467</twTotPathDel><twClkSkew dest = "0.568" src = "0.606">0.038</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/sm/addr_9</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X30Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X30Y51.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ipb_master_out_ipb_addr&lt;10&gt;</twComp><twBEL>ipbus/trans/sm/addr_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y52.A5</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">2.173</twDelInfo><twComp>ipb_master_out_ipb_addr&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>slaves/fabric/Mmux_ipb_out_ipb_rdata1</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata110</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y48.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.570</twDelInfo><twComp>slaves/fabric/Mmux_ipb_out_ipb_rdata1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y48.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;0&gt;</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata112</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y41.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.890</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_data&lt;0&gt;</twComp><twBEL>ipbus/trans/sm/mux321</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.280</twDelInfo><twComp>ipbus/trans/tx_data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd1_BRB4</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata12</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y36.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.920</twDelInfo><twComp>ipbus/trans_out_wdata&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y36.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twBEL></twPathDel><twLogDel>1.634</twLogDel><twRouteDel>9.833</twRouteDel><twTotDel>11.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="182"><twConstPath anchorID="183" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.661</twSlack><twSrc BELType="FF">ipbus/trans/sm/addr_8</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twDest><twTotPathDel>11.266</twTotPathDel><twClkSkew dest = "0.568" src = "0.606">0.038</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/sm/addr_8</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X30Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X30Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ipb_master_out_ipb_addr&lt;10&gt;</twComp><twBEL>ipbus/trans/sm/addr_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y52.A6</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.972</twDelInfo><twComp>ipb_master_out_ipb_addr&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>slaves/fabric/Mmux_ipb_out_ipb_rdata1</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata110</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y48.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.570</twDelInfo><twComp>slaves/fabric/Mmux_ipb_out_ipb_rdata1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y48.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;0&gt;</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata112</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y41.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.890</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_data&lt;0&gt;</twComp><twBEL>ipbus/trans/sm/mux321</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.280</twDelInfo><twComp>ipbus/trans/tx_data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd1_BRB4</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata12</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y36.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.920</twDelInfo><twComp>ipbus/trans_out_wdata&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y36.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twBEL></twPathDel><twLogDel>1.634</twLogDel><twRouteDel>9.632</twRouteDel><twTotDel>11.266</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="184"><twConstPath anchorID="185" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.362</twSlack><twSrc BELType="RAM">slaves/RAM1/Mram_ram</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twDest><twTotPathDel>10.571</twTotPathDel><twClkSkew dest = "0.568" src = "0.600">0.032</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>slaves/RAM1/Mram_ram</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X2Y26.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>RAMB16_X2Y26.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>slaves/RAM1/Mram_ram</twComp><twBEL>slaves/RAM1/Mram_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y48.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.445</twDelInfo><twComp>slaves/ipbr[5]_ipb_rdata&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y48.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;0&gt;</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata112_F</twBEL><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata112</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y41.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.890</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_data&lt;0&gt;</twComp><twBEL>ipbus/trans/sm/mux321</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.280</twDelInfo><twComp>ipbus/trans/tx_data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd1_BRB4</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata12</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y36.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.920</twDelInfo><twComp>ipbus/trans_out_wdata&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y36.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twBEL></twPathDel><twLogDel>3.036</twLogDel><twRouteDel>7.535</twRouteDel><twTotDel>10.571</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/RAM1/Mram_ram (RAMB16_X2Y26.DIB13), 15 paths
</twPathRptBanner><twPathRpt anchorID="186"><twConstPath anchorID="187" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.142</twSlack><twSrc BELType="RAM">ipbus/udp_if/ipbus_rx_ram/Mram_ram23</twSrc><twDest BELType="RAM">slaves/RAM1/Mram_ram</twDest><twTotPathDel>10.828</twTotPathDel><twClkSkew dest = "0.478" src = "0.473">-0.005</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ipbus/udp_if/ipbus_rx_ram/Mram_ram23</twSrc><twDest BELType='RAM'>slaves/RAM1/Mram_ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB16_X3Y20.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>RAMB16_X3Y20.DOB1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>ipbus/udp_if/ipbus_rx_ram/Mram_ram23</twComp><twBEL>ipbus/udp_if/ipbus_rx_ram/Mram_ram23</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y43.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.376</twDelInfo><twComp>ipbus/trans_in_udp_rdata&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/blen&lt;13&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_rxd51</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y36.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.820</twDelInfo><twComp>ipbus/trans/rx_data&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/sm/rmw_result_0_BRB5</twComp><twBEL>ipbus/trans/sm/Mmux_ipb_out_ipb_wdata51</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y26.DIB13</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">3.964</twDelInfo><twComp>ipb_master_out_ipb_wdata&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y26.CLKB</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>slaves/RAM1/Mram_ram</twComp><twBEL>slaves/RAM1/Mram_ram</twBEL></twPathDel><twLogDel>2.668</twLogDel><twRouteDel>8.160</twRouteDel><twTotDel>10.828</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="188"><twConstPath anchorID="189" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.579</twSlack><twSrc BELType="FF">ipbus/trans/iface/dsel_BRB0</twSrc><twDest BELType="RAM">slaves/RAM1/Mram_ram</twDest><twTotPathDel>9.382</twTotPathDel><twClkSkew dest = "0.478" src = "0.482">0.004</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/iface/dsel_BRB0</twSrc><twDest BELType='RAM'>slaves/RAM1/Mram_ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X38Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X38Y43.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ipbus/trans/iface/dsel_BRB0</twComp><twBEL>ipbus/trans/iface/dsel_BRB0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y43.C1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.333</twDelInfo><twComp>ipbus/trans/iface/dsel_BRB0</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/blen&lt;13&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_rxd51</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y36.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.820</twDelInfo><twComp>ipbus/trans/rx_data&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/sm/rmw_result_0_BRB5</twComp><twBEL>ipbus/trans/sm/Mmux_ipb_out_ipb_wdata51</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y26.DIB13</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">3.964</twDelInfo><twComp>ipb_master_out_ipb_wdata&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y26.CLKB</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>slaves/RAM1/Mram_ram</twComp><twBEL>slaves/RAM1/Mram_ram</twBEL></twPathDel><twLogDel>1.265</twLogDel><twRouteDel>8.117</twRouteDel><twTotDel>9.382</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="190"><twConstPath anchorID="191" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.873</twSlack><twSrc BELType="FF">ipbus/trans/iface/dsel_BRB1</twSrc><twDest BELType="RAM">slaves/RAM1/Mram_ram</twDest><twTotPathDel>9.088</twTotPathDel><twClkSkew dest = "0.478" src = "0.482">0.004</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/iface/dsel_BRB1</twSrc><twDest BELType='RAM'>slaves/RAM1/Mram_ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X38Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X38Y43.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ipbus/trans/iface/dsel_BRB0</twComp><twBEL>ipbus/trans/iface/dsel_BRB1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y43.C5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>ipbus/trans/iface/dsel_BRB1</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/blen&lt;13&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_rxd51</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y36.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.820</twDelInfo><twComp>ipbus/trans/rx_data&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/sm/rmw_result_0_BRB5</twComp><twBEL>ipbus/trans/sm/Mmux_ipb_out_ipb_wdata51</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y26.DIB13</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">3.964</twDelInfo><twComp>ipb_master_out_ipb_wdata&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y26.CLKB</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>slaves/RAM1/Mram_ram</twComp><twBEL>slaves/RAM1/Mram_ram</twBEL></twPathDel><twLogDel>1.265</twLogDel><twRouteDel>7.823</twRouteDel><twTotDel>9.088</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="52" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram6 (RAMB16_X2Y40.DIA0), 52 paths
</twPathRptBanner><twPathRpt anchorID="192"><twConstPath anchorID="193" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.212</twSlack><twSrc BELType="FF">ipbus/trans/sm/addr_9</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twDest><twTotPathDel>10.698</twTotPathDel><twClkSkew dest = "0.551" src = "0.606">0.055</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/sm/addr_9</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X30Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X30Y51.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ipb_master_out_ipb_addr&lt;10&gt;</twComp><twBEL>ipbus/trans/sm/addr_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">3.036</twDelInfo><twComp>ipb_master_out_ipb_addr&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/fabric/Mmux_ipb_out_ipb_rdata2</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata210</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y48.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.549</twDelInfo><twComp>slaves/fabric/Mmux_ipb_out_ipb_rdata2</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y48.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;10&gt;</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata212</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y47.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_data&lt;10&gt;</twComp><twBEL>ipbus/trans/sm/mux1101</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y40.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>ipbus/trans/tx_data&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ipbus/trans/iface/blen&lt;11&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata23</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y40.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.733</twDelInfo><twComp>ipbus/trans_out_wdata&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y40.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twBEL></twPathDel><twLogDel>1.631</twLogDel><twRouteDel>9.067</twRouteDel><twTotDel>10.698</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="194"><twConstPath anchorID="195" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.739</twSlack><twSrc BELType="FF">ipbus/trans/sm/addr_8</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twDest><twTotPathDel>10.171</twTotPathDel><twClkSkew dest = "0.551" src = "0.606">0.055</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/sm/addr_8</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X30Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X30Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ipb_master_out_ipb_addr&lt;10&gt;</twComp><twBEL>ipbus/trans/sm/addr_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y46.A2</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">2.509</twDelInfo><twComp>ipb_master_out_ipb_addr&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/fabric/Mmux_ipb_out_ipb_rdata2</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata210</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y48.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.549</twDelInfo><twComp>slaves/fabric/Mmux_ipb_out_ipb_rdata2</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y48.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;10&gt;</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata212</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y47.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_data&lt;10&gt;</twComp><twBEL>ipbus/trans/sm/mux1101</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y40.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>ipbus/trans/tx_data&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ipbus/trans/iface/blen&lt;11&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata23</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y40.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.733</twDelInfo><twComp>ipbus/trans_out_wdata&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y40.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twBEL></twPathDel><twLogDel>1.631</twLogDel><twRouteDel>8.540</twRouteDel><twTotDel>10.171</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="196"><twConstPath anchorID="197" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.020</twSlack><twSrc BELType="FF">slaves/slave2/ipbus_out_ipb_rdata_10</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twDest><twTotPathDel>8.876</twTotPathDel><twClkSkew dest = "0.551" src = "0.620">0.069</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/slave2/ipbus_out_ipb_rdata_10</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X19Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X19Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/ipbr[2]_ipb_rdata&lt;13&gt;</twComp><twBEL>slaves/slave2/ipbus_out_ipb_rdata_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y46.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.270</twDelInfo><twComp>slaves/ipbr[2]_ipb_rdata&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/fabric/Mmux_ipb_out_ipb_rdata2</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata210</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y48.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.549</twDelInfo><twComp>slaves/fabric/Mmux_ipb_out_ipb_rdata2</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y48.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;10&gt;</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata212</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y47.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_data&lt;10&gt;</twComp><twBEL>ipbus/trans/sm/mux1101</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y40.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>ipbus/trans/tx_data&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ipbus/trans/iface/blen&lt;11&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata23</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y40.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.733</twDelInfo><twComp>ipbus/trans_out_wdata&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y40.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twBEL></twPathDel><twLogDel>1.575</twLogDel><twRouteDel>7.301</twRouteDel><twTotDel>8.876</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clocks_clk_ipb_i = PERIOD TIMEGRP &quot;clocks_clk_ipb_i&quot; TS_sysclk * 0.3125
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/SEUcalibrator/SEU (SLICE_X24Y22.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="198"><twConstPath anchorID="199" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.370</twSlack><twSrc BELType="FF">slaves/SEUcalibrator/glitch_filt_1</twSrc><twDest BELType="FF">slaves/SEUcalibrator/SEU</twDest><twTotPathDel>0.372</twTotPathDel><twClkSkew dest = "0.033" src = "0.031">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/SEUcalibrator/glitch_filt_1</twSrc><twDest BELType='FF'>slaves/SEUcalibrator/SEU</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X25Y22.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>slaves/SEUcalibrator/glitch_filt&lt;1&gt;</twComp><twBEL>slaves/SEUcalibrator/glitch_filt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.053</twDelInfo><twComp>slaves/SEUcalibrator/glitch_filt&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y22.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>slaves/SEUcalibrator/Result&lt;1&gt;1</twComp><twBEL>slaves/SEUcalibrator/SEU_rstpot</twBEL><twBEL>slaves/SEUcalibrator/SEU</twBEL></twPathDel><twLogDel>0.319</twLogDel><twRouteDel>0.053</twRouteDel><twTotDel>0.372</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>85.8</twPctLog><twPctRoute>14.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/trans/iface/rxf_7_BRB1 (SLICE_X24Y43.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="200"><twConstPath anchorID="201" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.370</twSlack><twSrc BELType="FF">ipbus/trans/iface/rxf_7_BRB2</twSrc><twDest BELType="FF">ipbus/trans/iface/rxf_7_BRB1</twDest><twTotPathDel>0.372</twTotPathDel><twClkSkew dest = "0.039" src = "0.037">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/trans/iface/rxf_7_BRB2</twSrc><twDest BELType='FF'>ipbus/trans/iface/rxf_7_BRB1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X25Y43.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>ipbus/trans/iface/rxf_7_BRB2</twComp><twBEL>ipbus/trans/iface/rxf_7_BRB2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y43.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.053</twDelInfo><twComp>ipbus/trans/iface/rxf_7_BRB2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y43.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>ipbus/trans/iface/rxf_6_BRB2</twComp><twBEL>ipbus/trans/iface/rxf_7_rstpot</twBEL><twBEL>ipbus/trans/iface/rxf_7_BRB1</twBEL></twPathDel><twLogDel>0.319</twLogDel><twRouteDel>0.053</twRouteDel><twTotDel>0.372</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>85.8</twPctLog><twPctRoute>14.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/slave3/ipbus_out_ipb_rdata_7 (SLICE_X16Y51.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="202"><twConstPath anchorID="203" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.379</twSlack><twSrc BELType="FF">slaves/slave3/reg_0_7</twSrc><twDest BELType="FF">slaves/slave3/ipbus_out_ipb_rdata_7</twDest><twTotPathDel>0.381</twTotPathDel><twClkSkew dest = "0.040" src = "0.038">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/slave3/reg_0_7</twSrc><twDest BELType='FF'>slaves/slave3/ipbus_out_ipb_rdata_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X17Y51.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>slaves/slave3/reg_0&lt;8&gt;</twComp><twBEL>slaves/slave3/reg_0_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y51.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.062</twDelInfo><twComp>slaves/slave3/reg_0&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y51.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>slaves/ipbr[3]_ipb_rdata&lt;6&gt;</twComp><twBEL>slaves/slave3/mux2911</twBEL><twBEL>slaves/slave3/ipbus_out_ipb_rdata_7</twBEL></twPathDel><twLogDel>0.319</twLogDel><twRouteDel>0.062</twRouteDel><twTotDel>0.381</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>83.7</twPctLog><twPctRoute>16.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="204"><twPinLimitBanner>Component Switching Limit Checks: TS_clocks_clk_ipb_i = PERIOD TIMEGRP &quot;clocks_clk_ipb_i&quot; TS_sysclk * 0.3125
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="205" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="28.876" period="32.000" constraintValue="32.000" deviceLimit="3.124" freqLimit="320.102" physResource="slaves/RAM2/Mram_ram/CLKB" logResource="slaves/RAM2/Mram_ram/CLKB" locationPin="RAMB16_X2Y24.CLKB" clockNet="ipb_clk"/><twPinLimit anchorID="206" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="28.876" period="32.000" constraintValue="32.000" deviceLimit="3.124" freqLimit="320.102" physResource="slaves/RAM1/Mram_ram/CLKB" logResource="slaves/RAM1/Mram_ram/CLKB" locationPin="RAMB16_X2Y26.CLKB" clockNet="ipb_clk"/><twPinLimit anchorID="207" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="28.876" period="32.000" constraintValue="32.000" deviceLimit="3.124" freqLimit="320.102" physResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKA" logResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKA" locationPin="RAMB16_X2Y34.CLKA" clockNet="ipb_clk"/></twPinLimitRpt></twConst><twConst anchorID="208" twConstType="PERIOD" ><twConstHead uID="18"><twConstName UCFConstName="TIMESPEC TS_sysclk = PERIOD &quot;tnm_sysclk&quot; 100 MHz;" ScopeName="">TS_slaves_TDCchannels_PLLgen_clkout3 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout3&quot; TS_sysclk * 3.2 PHASE 1.171875 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.730</twMinPer></twConstHead><twPinLimitRpt anchorID="209"><twPinLimitBanner>Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout3 = PERIOD TIMEGRP
        &quot;slaves_TDCchannels_PLLgen_clkout3&quot; TS_sysclk * 3.2 PHASE 1.171875 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="210" type="MINPERIOD" name="Tbcper_I" slack="1.395" period="3.125" constraintValue="3.125" deviceLimit="1.730" freqLimit="578.035" physResource="slaves/TDCchannels/PLLgen/clkout4_buf/I0" logResource="slaves/TDCchannels/PLLgen/clkout4_buf/I0" locationPin="BUFGMUX_X3Y5.I0" clockNet="slaves/TDCchannels/PLLgen/clkout3"/><twPinLimit anchorID="211" type="MINPERIOD" name="Tcp" slack="2.731" period="3.125" constraintValue="3.125" deviceLimit="0.394" freqLimit="2538.071" physResource="slaves/TDCchannels/dc2/TDCcore/hit_registers_L0&lt;1&gt;/CLK" logResource="slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_0/CK" locationPin="SLICE_X47Y56.CLK" clockNet="slaves/TDCchannels/dc2/TDCcore/hit"/><twPinLimit anchorID="212" type="MINPERIOD" name="Tcp" slack="2.731" period="3.125" constraintValue="3.125" deviceLimit="0.394" freqLimit="2538.071" physResource="slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;1&gt;/CLK" logResource="slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0/CK" locationPin="SLICE_X47Y48.CLK" clockNet="slaves/TDCchannels/dc1/TDCcore/hit"/></twPinLimitRpt></twConst><twConst anchorID="213" twConstType="PERIOD" ><twConstHead uID="19"><twConstName UCFConstName="TIMESPEC TS_sysclk = PERIOD &quot;tnm_sysclk&quot; 100 MHz;" ScopeName="">TS_slaves_TDCchannels_PLLgen_clkout1 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout1&quot; TS_sysclk * 3.2 PHASE 0.390625 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.730</twMinPer></twConstHead><twPinLimitRpt anchorID="214"><twPinLimitBanner>Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout1 = PERIOD TIMEGRP
        &quot;slaves_TDCchannels_PLLgen_clkout1&quot; TS_sysclk * 3.2 PHASE 0.390625 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="215" type="MINPERIOD" name="Tbcper_I" slack="1.395" period="3.125" constraintValue="3.125" deviceLimit="1.730" freqLimit="578.035" physResource="slaves/TDCchannels/PLLgen/clkout2_buf/I0" logResource="slaves/TDCchannels/PLLgen/clkout2_buf/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="slaves/TDCchannels/PLLgen/clkout1"/><twPinLimit anchorID="216" type="MINPERIOD" name="Tcp" slack="2.731" period="3.125" constraintValue="3.125" deviceLimit="0.394" freqLimit="2538.071" physResource="slaves/TDCchannels/dc2/TDCcore/hit_registers_L0&lt;3&gt;/CLK" logResource="slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_2/CK" locationPin="SLICE_X47Y57.CLK" clockNet="slaves/TDCchannels/dc2/TDCcore/hit"/><twPinLimit anchorID="217" type="MINPERIOD" name="Tcp" slack="2.731" period="3.125" constraintValue="3.125" deviceLimit="0.394" freqLimit="2538.071" physResource="slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;3&gt;/CLK" logResource="slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2/CK" locationPin="SLICE_X47Y49.CLK" clockNet="slaves/TDCchannels/dc1/TDCcore/hit"/></twPinLimitRpt></twConst><twConst anchorID="218" twConstType="PERIOD" ><twConstHead uID="20"><twConstName UCFConstName="TIMESPEC TS_sysclk = PERIOD &quot;tnm_sysclk&quot; 100 MHz;" ScopeName="">TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout0&quot; TS_sysclk * 3.2 HIGH 50%;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.524</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (SLICE_X46Y53.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="219"><twConstPath anchorID="220" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.300</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2</twDest><twTotPathDel>1.155</twTotPathDel><twClkSkew dest = "0.147" src = "0.159">0.012</twClkSkew><twDelConst>1.562</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y52.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y53.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y53.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2</twBEL></twPathDel><twLogDel>0.597</twLogDel><twRouteDel>0.558</twRouteDel><twTotDel>1.155</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="1.562">slaves/TDCchannels/CLK_0</twDestClk><twPctLog>51.7</twPctLog><twPctRoute>48.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 (SLICE_X46Y62.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="221"><twConstPath anchorID="222" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.304</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2</twDest><twTotPathDel>1.155</twTotPathDel><twClkSkew dest = "0.154" src = "0.162">0.008</twClkSkew><twDelConst>1.562</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y61.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y62.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y62.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2</twBEL></twPathDel><twLogDel>0.597</twLogDel><twRouteDel>0.558</twRouteDel><twTotDel>1.155</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="1.562">slaves/TDCchannels/CLK_0</twDestClk><twPctLog>51.7</twPctLog><twPctRoute>48.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0 (SLICE_X46Y62.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="223"><twConstPath anchorID="224" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.511</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0</twDest><twTotPathDel>0.948</twTotPathDel><twClkSkew dest = "0.154" src = "0.162">0.008</twClkSkew><twDelConst>1.562</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X46Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;0&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y62.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y62.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>0.404</twRouteDel><twTotDel>0.948</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="1.562">slaves/TDCchannels/CLK_0</twDestClk><twPctLog>57.4</twPctLog><twPctRoute>42.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP
        &quot;slaves_TDCchannels_PLLgen_clkout0&quot; TS_sysclk * 3.2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 (SLICE_X46Y61.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="225"><twConstPath anchorID="226" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.418</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0</twDest><twTotPathDel>0.418</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X46Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;0&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y61.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.028</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y61.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;0&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/Mcount_counter_val_CK0_xor&lt;0&gt;11_INV_0</twBEL><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.028</twRouteDel><twTotDel>0.418</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">slaves/TDCchannels/CLK_0</twDestClk><twPctLog>93.3</twPctLog><twPctRoute>6.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 (SLICE_X47Y61.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="227"><twConstPath anchorID="228" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.425</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2</twDest><twTotPathDel>0.425</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.072</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y61.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/Mcount_counter_val_CK0_xor&lt;2&gt;11</twBEL><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.072</twRouteDel><twTotDel>0.425</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">slaves/TDCchannels/CLK_0</twDestClk><twPctLog>83.1</twPctLog><twPctRoute>16.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (SLICE_X47Y52.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="229"><twConstPath anchorID="230" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.425</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twDest><twTotPathDel>0.425</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y52.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.072</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y52.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/Mcount_counter_val_CK0_xor&lt;2&gt;11</twBEL><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.072</twRouteDel><twTotDel>0.425</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">slaves/TDCchannels/CLK_0</twDestClk><twPctLog>83.1</twPctLog><twPctRoute>16.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="231"><twPinLimitBanner>Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP
        &quot;slaves_TDCchannels_PLLgen_clkout0&quot; TS_sysclk * 3.2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="232" type="MINPERIOD" name="Tbcper_I" slack="1.395" period="3.125" constraintValue="3.125" deviceLimit="1.730" freqLimit="578.035" physResource="slaves/TDCchannels/PLLgen/clkout1_buf/I0" logResource="slaves/TDCchannels/PLLgen/clkout1_buf/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="slaves/TDCchannels/PLLgen/clkout0"/><twPinLimit anchorID="233" type="MINPERIOD" name="Tcp" slack="2.695" period="3.125" constraintValue="3.125" deviceLimit="0.430" freqLimit="2325.581" physResource="slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;0&gt;/CLK" logResource="slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0/CK" locationPin="SLICE_X46Y61.CLK" clockNet="slaves/TDCchannels/CLK_0"/><twPinLimit anchorID="234" type="MINPERIOD" name="Tcp" slack="2.695" period="3.125" constraintValue="3.125" deviceLimit="0.430" freqLimit="2325.581" physResource="slaves/TDCchannels/dc2/TDCcore/counter_val_CK180&lt;2&gt;/CLK" logResource="slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0/CK" locationPin="SLICE_X46Y62.CLK" clockNet="slaves/TDCchannels/CLK_0"/></twPinLimitRpt></twConst><twConst anchorID="235" twConstType="PERIOD" ><twConstHead uID="21"><twConstName UCFConstName="TIMESPEC TS_sysclk = PERIOD &quot;tnm_sysclk&quot; 100 MHz;" ScopeName="">TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout4&quot; TS_sysclk * 1.92 HIGH 50%;</twConstName><twItemCnt>13612</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1717</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.125</twMinPer></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 (SLICE_X30Y70.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="236"><twConstPath anchorID="237" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.083</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/FSMstate_FSM_FFd3</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7</twDest><twTotPathDel>4.983</twTotPathDel><twClkSkew dest = "0.569" src = "0.609">0.040</twClkSkew><twDelConst>5.208</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/FSMstate_FSM_FFd3</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X33Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/dc1/FSMstate_FSM_FFd3</twComp><twBEL>slaves/TDCchannels/dc1/FSMstate_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y65.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.715</twDelInfo><twComp>slaves/TDCchannels/dc1/FSMstate_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>slaves/TDCchannels/dc1/write_buffer</twComp><twBEL>slaves/TDCchannels/dc1/read_fifo1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y66.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.192</twDelInfo><twComp>slaves/TDCchannels/dc1/read_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y66.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb2</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y70.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y70.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCfifo_dout&lt;6&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7</twBEL></twPathDel><twLogDel>1.132</twLogDel><twRouteDel>3.851</twRouteDel><twTotDel>4.983</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="238"><twConstPath anchorID="239" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.873</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7</twDest><twTotPathDel>4.177</twTotPathDel><twClkSkew dest = "0.477" src = "0.533">0.056</twClkSkew><twDelConst>5.208</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X27Y65.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/fifo_empty</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y65.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.119</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/fifo_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/fifo_data_available1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y65.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>slaves/TDCchannels/dc1/fifo_data_available</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>slaves/TDCchannels/dc1/write_buffer</twComp><twBEL>slaves/TDCchannels/dc1/read_fifo1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y66.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.192</twDelInfo><twComp>slaves/TDCchannels/dc1/read_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y66.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb2</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y70.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y70.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCfifo_dout&lt;6&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7</twBEL></twPathDel><twLogDel>1.336</twLogDel><twRouteDel>2.841</twRouteDel><twTotDel>4.177</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="240"><twConstPath anchorID="241" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.708</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7</twDest><twTotPathDel>2.342</twTotPathDel><twClkSkew dest = "0.477" src = "0.533">0.056</twClkSkew><twDelConst>5.208</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X27Y65.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/fifo_empty</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y66.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y66.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb2</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y70.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y70.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCfifo_dout&lt;6&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7</twBEL></twPathDel><twLogDel>0.927</twLogDel><twRouteDel>1.415</twRouteDel><twTotDel>2.342</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i (SLICE_X26Y65.B3), 10 paths
</twPathRptBanner><twPathRpt anchorID="242"><twConstPath anchorID="243" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.088</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/FSMstate_FSM_FFd3</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twDest><twTotPathDel>5.009</twTotPathDel><twClkSkew dest = "0.600" src = "0.609">0.009</twClkSkew><twDelConst>5.208</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/FSMstate_FSM_FFd3</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X33Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X33Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/dc1/FSMstate_FSM_FFd3</twComp><twBEL>slaves/TDCchannels/dc1/FSMstate_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y65.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.715</twDelInfo><twComp>slaves/TDCchannels/dc1/FSMstate_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>slaves/TDCchannels/dc1/write_buffer</twComp><twBEL>slaves/TDCchannels/dc1/read_fifo1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y66.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.192</twDelInfo><twComp>slaves/TDCchannels/dc1/read_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y66.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb2</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y66.D5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb2</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y65.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb2</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb5</twBEL><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twBEL></twPathDel><twLogDel>1.295</twLogDel><twRouteDel>3.714</twRouteDel><twTotDel>5.009</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="244"><twConstPath anchorID="245" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.894</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twDest><twTotPathDel>4.203</twTotPathDel><twClkSkew dest = "0.154" src = "0.163">0.009</twClkSkew><twDelConst>5.208</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X27Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X27Y65.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/fifo_empty</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y65.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.119</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/fifo_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/fifo_data_available1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y65.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>slaves/TDCchannels/dc1/fifo_data_available</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>slaves/TDCchannels/dc1/write_buffer</twComp><twBEL>slaves/TDCchannels/dc1/read_fifo1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y66.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.192</twDelInfo><twComp>slaves/TDCchannels/dc1/read_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y66.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb2</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y66.D5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb2</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y65.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb2</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb5</twBEL><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twBEL></twPathDel><twLogDel>1.499</twLogDel><twRouteDel>2.704</twRouteDel><twTotDel>4.203</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="246"><twConstPath anchorID="247" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.033</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/FSMstate_FSM_FFd1</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twDest><twTotPathDel>4.074</twTotPathDel><twClkSkew dest = "0.600" src = "0.599">-0.001</twClkSkew><twDelConst>5.208</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/FSMstate_FSM_FFd1</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X32Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X32Y54.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/FSMstate[3]_GND_460_o_AND_375_o</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/FSMstate_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y64.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/FSMstate_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y64.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y66.D6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb2</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y65.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb2</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb5</twBEL><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twBEL></twPathDel><twLogDel>1.262</twLogDel><twRouteDel>2.812</twRouteDel><twTotDel>4.074</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="128" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/hitCount2_tm1_23 (SLICE_X25Y58.CE), 128 paths
</twPathRptBanner><twPathRpt anchorID="248"><twConstPath anchorID="249" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.116</twSlack><twSrc BELType="FF">slaves/TDCchannels/hitCount1_tm1_23</twSrc><twDest BELType="FF">slaves/TDCchannels/hitCount2_tm1_23</twDest><twTotPathDel>4.973</twTotPathDel><twClkSkew dest = "0.238" src = "0.255">0.017</twClkSkew><twDelConst>5.208</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/hitCount1_tm1_23</twSrc><twDest BELType='FF'>slaves/TDCchannels/hitCount2_tm1_23</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X23Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X23Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1&lt;31&gt;</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y59.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.860</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y59.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut&lt;7&gt;</twBEL><twBEL>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y60.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y61.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y61.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/triggerCounter_0_BRB1</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y58.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y58.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/hitCount2_tm1_23</twBEL></twPathDel><twLogDel>1.622</twLogDel><twRouteDel>3.351</twRouteDel><twTotDel>4.973</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="250"><twConstPath anchorID="251" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.335</twSlack><twSrc BELType="FF">slaves/TDCchannels/hitCount1_tm1_16</twSrc><twDest BELType="FF">slaves/TDCchannels/hitCount2_tm1_23</twDest><twTotPathDel>4.754</twTotPathDel><twClkSkew dest = "0.238" src = "0.255">0.017</twClkSkew><twDelConst>5.208</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/hitCount1_tm1_16</twSrc><twDest BELType='FF'>slaves/TDCchannels/hitCount2_tm1_23</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X27Y59.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1&lt;11&gt;</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y59.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.526</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y59.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut&lt;5&gt;</twBEL><twBEL>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y60.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y61.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y61.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/triggerCounter_0_BRB1</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y58.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y58.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/hitCount2_tm1_23</twBEL></twPathDel><twLogDel>1.737</twLogDel><twRouteDel>3.017</twRouteDel><twTotDel>4.754</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="252"><twConstPath anchorID="253" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.490</twSlack><twSrc BELType="FF">slaves/TDCchannels/hitCount1_tm1_28</twSrc><twDest BELType="FF">slaves/TDCchannels/hitCount2_tm1_23</twDest><twTotPathDel>4.599</twTotPathDel><twClkSkew dest = "0.238" src = "0.255">0.017</twClkSkew><twDelConst>5.208</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/hitCount1_tm1_28</twSrc><twDest BELType='FF'>slaves/TDCchannels/hitCount2_tm1_23</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X23Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X23Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1&lt;31&gt;</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y60.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.590</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y60.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut&lt;9&gt;</twBEL><twBEL>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y61.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y61.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/triggerCounter_0_BRB1</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y58.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y58.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/hitCount2_tm1_23</twBEL></twPathDel><twLogDel>1.521</twLogDel><twRouteDel>3.078</twRouteDel><twTotDel>4.599</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP
        &quot;slaves_TDCchannels_PLLgen_clkout4&quot; TS_sysclk * 1.92 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/RAM1/Mram_ram (RAMB16_X2Y26.DIA22), 1 path
</twPathRptBanner><twPathRpt anchorID="254"><twConstPath anchorID="255" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.269</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/ramManager/SR_15_14</twSrc><twDest BELType="RAM">slaves/RAM1/Mram_ram</twDest><twTotPathDel>0.274</twTotPathDel><twClkSkew dest = "0.070" src = "0.065">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/ramManager/SR_15_14</twSrc><twDest BELType='RAM'>slaves/RAM1/Mram_ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X41Y54.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>slaves/ramData1&lt;23&gt;</twComp><twBEL>slaves/TDCchannels/dc1/ramManager/SR_15_14</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y26.DIA22</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.129</twDelInfo><twComp>slaves/ramData1&lt;22&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y26.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>slaves/RAM1/Mram_ram</twComp><twBEL>slaves/RAM1/Mram_ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.129</twRouteDel><twTotDel>0.274</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/RAM1/Mram_ram (RAMB16_X2Y26.DIA17), 1 path
</twPathRptBanner><twPathRpt anchorID="256"><twConstPath anchorID="257" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.271</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/ramManager/SR_15_9</twSrc><twDest BELType="RAM">slaves/RAM1/Mram_ram</twDest><twTotPathDel>0.276</twTotPathDel><twClkSkew dest = "0.070" src = "0.065">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/ramManager/SR_15_9</twSrc><twDest BELType='RAM'>slaves/RAM1/Mram_ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X40Y54.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>slaves/ramData1&lt;19&gt;</twComp><twBEL>slaves/TDCchannels/dc1/ramManager/SR_15_9</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y26.DIA17</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.129</twDelInfo><twComp>slaves/ramData1&lt;17&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y26.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>slaves/RAM1/Mram_ram</twComp><twBEL>slaves/RAM1/Mram_ram</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.129</twRouteDel><twTotDel>0.276</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>53.3</twPctLog><twPctRoute>46.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/RAM2/Mram_ram (RAMB16_X2Y24.DIA17), 1 path
</twPathRptBanner><twPathRpt anchorID="258"><twConstPath anchorID="259" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.272</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/ramManager/SR_15_9</twSrc><twDest BELType="RAM">slaves/RAM2/Mram_ram</twDest><twTotPathDel>0.276</twTotPathDel><twClkSkew dest = "0.077" src = "0.073">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/ramManager/SR_15_9</twSrc><twDest BELType='RAM'>slaves/RAM2/Mram_ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X40Y50.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>slaves/ramData2&lt;19&gt;</twComp><twBEL>slaves/TDCchannels/dc2/ramManager/SR_15_9</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y24.DIA17</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.129</twDelInfo><twComp>slaves/ramData2&lt;17&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y24.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>slaves/RAM2/Mram_ram</twComp><twBEL>slaves/RAM2/Mram_ram</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.129</twRouteDel><twTotDel>0.276</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>53.3</twPctLog><twPctRoute>46.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="260"><twPinLimitBanner>Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP
        &quot;slaves_TDCchannels_PLLgen_clkout4&quot; TS_sysclk * 1.92 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="261" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="2.084" period="5.208" constraintValue="5.208" deviceLimit="3.124" freqLimit="320.102" physResource="slaves/RAM2/Mram_ram/CLKA" logResource="slaves/RAM2/Mram_ram/CLKA" locationPin="RAMB16_X2Y24.CLKA" clockNet="slaves/SYSCLK"/><twPinLimit anchorID="262" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="2.084" period="5.208" constraintValue="5.208" deviceLimit="3.124" freqLimit="320.102" physResource="slaves/RAM1/Mram_ram/CLKA" logResource="slaves/RAM1/Mram_ram/CLKA" locationPin="RAMB16_X2Y26.CLKA" clockNet="slaves/SYSCLK"/><twPinLimit anchorID="263" type="MINPERIOD" name="Tbcper_I" slack="3.478" period="5.208" constraintValue="5.208" deviceLimit="1.730" freqLimit="578.035" physResource="slaves/TDCchannels/PLLgen/clkout5_buf/I0" logResource="slaves/TDCchannels/PLLgen/clkout5_buf/I0" locationPin="BUFGMUX_X3Y16.I0" clockNet="slaves/TDCchannels/PLLgen/clkout4"/></twPinLimitRpt></twConst><twConst anchorID="264" twConstType="PERIOD" ><twConstHead uID="22"><twConstName UCFConstName="TIMESPEC TS_sysclk = PERIOD &quot;tnm_sysclk&quot; 100 MHz;" ScopeName="">TS_slaves_TDCchannels_PLLgen_clkout2 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout2&quot; TS_sysclk * 3.2 PHASE 0.78125 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.730</twMinPer></twConstHead><twPinLimitRpt anchorID="265"><twPinLimitBanner>Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout2 = PERIOD TIMEGRP
        &quot;slaves_TDCchannels_PLLgen_clkout2&quot; TS_sysclk * 3.2 PHASE 0.78125 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="266" type="MINPERIOD" name="Tbcper_I" slack="1.395" period="3.125" constraintValue="3.125" deviceLimit="1.730" freqLimit="578.035" physResource="slaves/TDCchannels/PLLgen/clkout3_buf/I0" logResource="slaves/TDCchannels/PLLgen/clkout3_buf/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="slaves/TDCchannels/PLLgen/clkout2"/><twPinLimit anchorID="267" type="MINPERIOD" name="Tcp" slack="2.731" period="3.125" constraintValue="3.125" deviceLimit="0.394" freqLimit="2538.071" physResource="slaves/TDCchannels/dc2/TDCcore/hit_registers_L0&lt;1&gt;/CLK" logResource="slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_1/CK" locationPin="SLICE_X47Y56.CLK" clockNet="slaves/TDCchannels/dc2/TDCcore/hit"/><twPinLimit anchorID="268" type="MINPERIOD" name="Tcp" slack="2.731" period="3.125" constraintValue="3.125" deviceLimit="0.394" freqLimit="2538.071" physResource="slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;1&gt;/CLK" logResource="slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_1/CK" locationPin="SLICE_X47Y48.CLK" clockNet="slaves/TDCchannels/dc1/TDCcore/hit"/></twPinLimitRpt></twConst><twConst anchorID="269" twConstType="PERIOD" ><twConstHead uID="23"><twConstName UCFConstName="TIMESPEC TS_GMII_RX_CLK = PERIOD &quot;gmii_rx_clk&quot; 125 MHz;" ScopeName="">TS_eth_rx_clk_io = PERIOD TIMEGRP &quot;eth_rx_clk_io&quot; TS_GMII_RX_CLK HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.059</twMinPer></twConstHead><twPinLimitRpt anchorID="270"><twPinLimitBanner>Component Switching Limit Checks: TS_eth_rx_clk_io = PERIOD TIMEGRP &quot;eth_rx_clk_io&quot; TS_GMII_RX_CLK HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="271" type="MINPERIOD" name="Tickper" slack="6.941" period="8.000" constraintValue="8.000" deviceLimit="1.059" freqLimit="944.287" physResource="eth/rxd_r&lt;0&gt;/CLK0" logResource="eth/rxd_r_0/CLK0" locationPin="ILOGIC_X27Y67.CLK0" clockNet="eth/rx_clk_io"/><twPinLimit anchorID="272" type="MINPERIOD" name="Tickper" slack="6.941" period="8.000" constraintValue="8.000" deviceLimit="1.059" freqLimit="944.287" physResource="eth/rxd_r&lt;1&gt;/CLK0" logResource="eth/rxd_r_1/CLK0" locationPin="ILOGIC_X27Y70.CLK0" clockNet="eth/rx_clk_io"/><twPinLimit anchorID="273" type="MINPERIOD" name="Tickper" slack="6.941" period="8.000" constraintValue="8.000" deviceLimit="1.059" freqLimit="944.287" physResource="eth/rxd_r&lt;2&gt;/CLK0" logResource="eth/rxd_r_2/CLK0" locationPin="ILOGIC_X27Y77.CLK0" clockNet="eth/rx_clk_io"/></twPinLimitRpt></twConst><twConst anchorID="274" twConstType="OFFSETOUTCLOCK" ><twConstHead uID="24"><twConstName UCFConstName="TIMEGRP &quot;TG_gmii_tx&quot; OFFSET = OUT  AFTER &quot;sysclk&quot; REFERENCE_PIN &quot;gmii_gtx_clk&quot; RISING;" ScopeName="">TIMEGRP &quot;TG_gmii_tx&quot; OFFSET = OUT AFTER COMP &quot;sysclk&quot; REFERENCE_PIN BEL         &quot;gmii_gtx_clk&quot; &quot;RISING&quot;;</twConstName><twItemCnt>10</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>10</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>15.691</twMaxOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gmii_tx_er (G18.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="275"><twUnconstOffOut anchorID="276" twDataPathType="twDataPathMaxDelay"><twOff>15.691</twOff><twSrc BELType="FF">eth/gmii_tx_er</twSrc><twDest BELType="PAD">gmii_tx_er</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>sysclk</twSrc><twDest BELType='FF'>eth/gmii_tx_er</twDest><twLogLvls>3</twLogLvls><twSrcSite>L15.PAD</twSrcSite><twPathDel><twSite>L15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>sysclk</twComp><twBEL>sysclk</twBEL><twBEL>clocks/ibufgds0</twBEL><twBEL>ProtoComp691.IMUX</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y7.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>114</twFanCnt><twDelInfo twEdge="twRising">5.775</twDelInfo><twComp>sysclk_b</twComp></twPathDel><twPathDel><twSite>DCM_X0Y7.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>clocks/dcm0</twComp><twBEL>clocks/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>clocks/clk_125_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clocks/bufg_125</twComp><twBEL>clocks/bufg_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y90.CLK</twSite><twDelType>net</twDelType><twFanCnt>1004</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>clk125</twComp></twPathDel><twLogDel>1.869</twLogDel><twRouteDel>7.819</twRouteDel><twTotDel>9.688</twTotDel><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/gmii_tx_er</twSrc><twDest BELType='PAD'>gmii_tx_er</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X56Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>gmii_tx_er_OBUF</twComp><twBEL>eth/gmii_tx_er</twBEL></twPathDel><twPathDel><twSite>G18.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.884</twDelInfo><twComp>gmii_tx_er_OBUF</twComp></twPathDel><twPathDel><twSite>G18.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>gmii_tx_er</twComp><twBEL>gmii_tx_er_OBUF</twBEL><twBEL>gmii_tx_er</twBEL></twPathDel><twLogDel>2.828</twLogDel><twRouteDel>2.884</twRouteDel><twTotDel>5.712</twTotDel><twPctLog>49.5</twPctLog><twPctRoute>50.5</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gmii_tx_en (H15.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="277"><twUnconstOffOut anchorID="278" twDataPathType="twDataPathMaxDelay"><twOff>15.412</twOff><twSrc BELType="FF">eth/gmii_tx_en</twSrc><twDest BELType="PAD">gmii_tx_en</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>sysclk</twSrc><twDest BELType='FF'>eth/gmii_tx_en</twDest><twLogLvls>3</twLogLvls><twSrcSite>L15.PAD</twSrcSite><twPathDel><twSite>L15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>sysclk</twComp><twBEL>sysclk</twBEL><twBEL>clocks/ibufgds0</twBEL><twBEL>ProtoComp691.IMUX</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y7.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>114</twFanCnt><twDelInfo twEdge="twRising">5.775</twDelInfo><twComp>sysclk_b</twComp></twPathDel><twPathDel><twSite>DCM_X0Y7.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>clocks/dcm0</twComp><twBEL>clocks/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>clocks/clk_125_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clocks/bufg_125</twComp><twBEL>clocks/bufg_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y90.CLK</twSite><twDelType>net</twDelType><twFanCnt>1004</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>clk125</twComp></twPathDel><twLogDel>1.869</twLogDel><twRouteDel>7.819</twRouteDel><twTotDel>9.688</twTotDel><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/gmii_tx_en</twSrc><twDest BELType='PAD'>gmii_tx_en</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X56Y90.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>gmii_tx_er_OBUF</twComp><twBEL>eth/gmii_tx_en</twBEL></twPathDel><twPathDel><twSite>H15.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.564</twDelInfo><twComp>gmii_tx_en_OBUF</twComp></twPathDel><twPathDel><twSite>H15.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>gmii_tx_en</twComp><twBEL>gmii_tx_en_OBUF</twBEL><twBEL>gmii_tx_en</twBEL></twPathDel><twLogDel>2.869</twLogDel><twRouteDel>2.564</twRouteDel><twTotDel>5.433</twTotDel><twPctLog>52.8</twPctLog><twPctRoute>47.2</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gmii_txd&lt;2&gt; (K14.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="279"><twUnconstOffOut anchorID="280" twDataPathType="twDataPathMaxDelay"><twOff>14.780</twOff><twSrc BELType="FF">eth/gmii_txd_2</twSrc><twDest BELType="PAD">gmii_txd&lt;2&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>sysclk</twSrc><twDest BELType='FF'>eth/gmii_txd_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>L15.PAD</twSrcSite><twPathDel><twSite>L15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>sysclk</twComp><twBEL>sysclk</twBEL><twBEL>clocks/ibufgds0</twBEL><twBEL>ProtoComp691.IMUX</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y7.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>114</twFanCnt><twDelInfo twEdge="twRising">5.775</twDelInfo><twComp>sysclk_b</twComp></twPathDel><twPathDel><twSite>DCM_X0Y7.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>clocks/dcm0</twComp><twBEL>clocks/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>clocks/clk_125_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clocks/bufg_125</twComp><twBEL>clocks/bufg_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y75.CLK</twSite><twDelType>net</twDelType><twFanCnt>1004</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>clk125</twComp></twPathDel><twLogDel>1.869</twLogDel><twRouteDel>7.848</twRouteDel><twTotDel>9.717</twTotDel><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/gmii_txd_2</twSrc><twDest BELType='PAD'>gmii_txd&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X59Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X59Y75.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>gmii_txd_2_OBUF</twComp><twBEL>eth/gmii_txd_2</twBEL></twPathDel><twPathDel><twSite>K14.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.000</twDelInfo><twComp>gmii_txd_2_OBUF</twComp></twPathDel><twPathDel><twSite>K14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>gmii_txd&lt;2&gt;</twComp><twBEL>gmii_txd_2_OBUF</twBEL><twBEL>gmii_txd&lt;2&gt;</twBEL></twPathDel><twLogDel>2.772</twLogDel><twRouteDel>2.000</twRouteDel><twTotDel>4.772</twTotDel><twPctLog>58.1</twPctLog><twPctRoute>41.9</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TIMEGRP &quot;TG_gmii_tx&quot; OFFSET = OUT AFTER COMP &quot;sysclk&quot; REFERENCE_PIN BEL
        &quot;gmii_gtx_clk&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gmii_txd&lt;5&gt; (G14.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="281"><twUnconstOffOut anchorID="282" twDataPathType="twDataPathMinDelay"><twOff>7.993</twOff><twSrc BELType="FF">eth/gmii_txd_5</twSrc><twDest BELType="PAD">gmii_txd&lt;5&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>sysclk</twSrc><twDest BELType='FF'>eth/gmii_txd_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>L15.PAD</twSrcSite><twPathDel><twSite>L15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>sysclk</twComp><twBEL>sysclk</twBEL><twBEL>clocks/ibufgds0</twBEL><twBEL>ProtoComp691.IMUX</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y7.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>114</twFanCnt><twDelInfo twEdge="twRising">3.607</twDelInfo><twComp>sysclk_b</twComp></twPathDel><twPathDel><twSite>DCM_X0Y7.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>clocks/dcm0</twComp><twBEL>clocks/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>clocks/clk_125_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>clocks/bufg_125</twComp><twBEL>clocks/bufg_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y90.CLK</twSite><twDelType>net</twDelType><twFanCnt>1004</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>clk125</twComp></twPathDel><twLogDel>1.152</twLogDel><twRouteDel>4.602</twRouteDel><twTotDel>5.754</twTotDel><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/gmii_txd_5</twSrc><twDest BELType='PAD'>gmii_txd&lt;5&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X58Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X58Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>gmii_txd_5_OBUF</twComp><twBEL>eth/gmii_txd_5</twBEL></twPathDel><twPathDel><twSite>G14.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>gmii_txd_5_OBUF</twComp></twPathDel><twPathDel><twSite>G14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>gmii_txd&lt;5&gt;</twComp><twBEL>gmii_txd_5_OBUF</twBEL><twBEL>gmii_txd&lt;5&gt;</twBEL></twPathDel><twLogDel>1.596</twLogDel><twRouteDel>0.934</twRouteDel><twTotDel>2.530</twTotDel><twPctLog>63.1</twPctLog><twPctRoute>36.9</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gmii_txd&lt;3&gt; (K13.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="283"><twUnconstOffOut anchorID="284" twDataPathType="twDataPathMinDelay"><twOff>8.053</twOff><twSrc BELType="FF">eth/gmii_txd_3</twSrc><twDest BELType="PAD">gmii_txd&lt;3&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>sysclk</twSrc><twDest BELType='FF'>eth/gmii_txd_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>L15.PAD</twSrcSite><twPathDel><twSite>L15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>sysclk</twComp><twBEL>sysclk</twBEL><twBEL>clocks/ibufgds0</twBEL><twBEL>ProtoComp691.IMUX</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y7.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>114</twFanCnt><twDelInfo twEdge="twRising">3.607</twDelInfo><twComp>sysclk_b</twComp></twPathDel><twPathDel><twSite>DCM_X0Y7.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>clocks/dcm0</twComp><twBEL>clocks/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>clocks/clk_125_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>clocks/bufg_125</twComp><twBEL>clocks/bufg_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y86.CLK</twSite><twDelType>net</twDelType><twFanCnt>1004</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>clk125</twComp></twPathDel><twLogDel>1.152</twLogDel><twRouteDel>4.600</twRouteDel><twTotDel>5.752</twTotDel><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/gmii_txd_3</twSrc><twDest BELType='PAD'>gmii_txd&lt;3&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X58Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X58Y86.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>gmii_txd_3_OBUF</twComp><twBEL>eth/gmii_txd_3</twBEL></twPathDel><twPathDel><twSite>K13.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>gmii_txd_3_OBUF</twComp></twPathDel><twPathDel><twSite>K13.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>gmii_txd&lt;3&gt;</twComp><twBEL>gmii_txd_3_OBUF</twBEL><twBEL>gmii_txd&lt;3&gt;</twBEL></twPathDel><twLogDel>1.596</twLogDel><twRouteDel>0.996</twRouteDel><twTotDel>2.592</twTotDel><twPctLog>61.6</twPctLog><twPctRoute>38.4</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gmii_txd&lt;7&gt; (K12.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="285"><twUnconstOffOut anchorID="286" twDataPathType="twDataPathMinDelay"><twOff>8.224</twOff><twSrc BELType="FF">eth/gmii_txd_7</twSrc><twDest BELType="PAD">gmii_txd&lt;7&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>sysclk</twSrc><twDest BELType='FF'>eth/gmii_txd_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>L15.PAD</twSrcSite><twPathDel><twSite>L15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>sysclk</twComp><twBEL>sysclk</twBEL><twBEL>clocks/ibufgds0</twBEL><twBEL>ProtoComp691.IMUX</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y7.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>114</twFanCnt><twDelInfo twEdge="twRising">3.607</twDelInfo><twComp>sysclk_b</twComp></twPathDel><twPathDel><twSite>DCM_X0Y7.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>clocks/dcm0</twComp><twBEL>clocks/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>clocks/clk_125_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>clocks/bufg_125</twComp><twBEL>clocks/bufg_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y89.CLK</twSite><twDelType>net</twDelType><twFanCnt>1004</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>clk125</twComp></twPathDel><twLogDel>1.152</twLogDel><twRouteDel>4.600</twRouteDel><twTotDel>5.752</twTotDel><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/gmii_txd_7</twSrc><twDest BELType='PAD'>gmii_txd&lt;7&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X58Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X58Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>gmii_txd_7_OBUF</twComp><twBEL>eth/gmii_txd_7</twBEL></twPathDel><twPathDel><twSite>K12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.167</twDelInfo><twComp>gmii_txd_7_OBUF</twComp></twPathDel><twPathDel><twSite>K12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>gmii_txd&lt;7&gt;</twComp><twBEL>gmii_txd_7_OBUF</twBEL><twBEL>gmii_txd&lt;7&gt;</twBEL></twPathDel><twLogDel>1.596</twLogDel><twRouteDel>1.167</twRouteDel><twTotDel>2.763</twTotDel><twPctLog>57.8</twPctLog><twPctRoute>42.2</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt></twConst><twConst anchorID="287" twConstType="OFFSETINDELAY" ><twConstHead uID="25"><twConstName UCFConstName="OFFSET = IN 2 ns VALID 3 ns BEFORE &quot;gmii_rx_clk&quot;;" ScopeName="">OFFSET = IN 2 ns VALID 3 ns BEFORE COMP &quot;gmii_rx_clk&quot;;</twConstName><twItemCnt>10</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>10</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.687</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/rxd_r_3 (ILOGIC_X27Y115.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="288"><twConstOffIn anchorID="289" twDataPathType="twDataPathMaxDelay"><twSlack>0.313</twSlack><twSrc BELType="PAD">gmii_rxd&lt;3&gt;</twSrc><twDest BELType="FF">eth/rxd_r_3</twDest><twClkDel>2.619</twClkDel><twClkSrc>gmii_rx_clk</twClkSrc><twClkDest>eth/rxd_r&lt;3&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>gmii_rxd&lt;3&gt;</twOffSrc><twOffDest>gmii_rx_clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>gmii_rxd&lt;3&gt;</twSrc><twDest BELType='FF'>eth/rxd_r_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>F15.PAD</twSrcSite><twPathDel><twSite>F15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>gmii_rxd&lt;3&gt;</twComp><twBEL>gmii_rxd&lt;3&gt;</twBEL><twBEL>gmii_rxd_3_IBUF</twBEL><twBEL>ProtoComp691.IMUX.5</twBEL></twPathDel><twPathDel><twSite>IODELAY_X27Y115.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>gmii_rxd_3_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X27Y115.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">2.570</twDelInfo><twComp>eth/iodelgen[3].iodelay</twComp><twBEL>eth/iodelgen[3].iodelay</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y115.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.007</twDelInfo><twComp>eth/gmii_rxd_del&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X27Y115.CLK0</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.302</twDelInfo><twComp>eth/rxd_r&lt;3&gt;</twComp><twBEL>ProtoComp698.D2OFFBYP_SRC.3</twBEL><twBEL>eth/rxd_r_3</twBEL></twPathDel><twLogDel>4.182</twLogDel><twRouteDel>0.099</twRouteDel><twTotDel>4.281</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk_io</twDestClk><twPctLog>97.7</twPctLog><twPctRoute>2.3</twPctRoute></twDataPath><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>gmii_rx_clk</twSrc><twDest BELType='FF'>eth/rxd_r_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>K15.PAD</twSrcSite><twPathDel><twSite>K15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>gmii_rx_clk</twComp><twBEL>gmii_rx_clk</twBEL><twBEL>gmii_rx_clk_IBUFG</twBEL><twBEL>ProtoComp691.IMUX.10</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>gmii_rx_clk_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.IOCLK</twSite><twDelType>Tbufcko_IOCLK</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>eth/bufio0</twComp><twBEL>eth/bufio0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y115.CLK0</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>eth/rx_clk_io</twComp></twPathDel><twLogDel>1.281</twLogDel><twRouteDel>1.338</twRouteDel><twTotDel>2.619</twTotDel><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/rxd_r_0 (ILOGIC_X27Y67.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="290"><twConstOffIn anchorID="291" twDataPathType="twDataPathMaxDelay"><twSlack>0.315</twSlack><twSrc BELType="PAD">gmii_rxd&lt;0&gt;</twSrc><twDest BELType="FF">eth/rxd_r_0</twDest><twClkDel>2.621</twClkDel><twClkSrc>gmii_rx_clk</twClkSrc><twClkDest>eth/rxd_r&lt;0&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>gmii_rxd&lt;0&gt;</twOffSrc><twOffDest>gmii_rx_clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>gmii_rxd&lt;0&gt;</twSrc><twDest BELType='FF'>eth/rxd_r_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>G16.PAD</twSrcSite><twPathDel><twSite>G16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>gmii_rxd&lt;0&gt;</twComp><twBEL>gmii_rxd&lt;0&gt;</twBEL><twBEL>gmii_rxd_0_IBUF</twBEL><twBEL>ProtoComp691.IMUX.2</twBEL></twPathDel><twPathDel><twSite>IODELAY_X27Y67.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>gmii_rxd_0_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X27Y67.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">2.570</twDelInfo><twComp>eth/iodelgen[0].iodelay</twComp><twBEL>eth/iodelgen[0].iodelay</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y67.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.007</twDelInfo><twComp>eth/gmii_rxd_del&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X27Y67.CLK0</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.302</twDelInfo><twComp>eth/rxd_r&lt;0&gt;</twComp><twBEL>ProtoComp698.D2OFFBYP_SRC</twBEL><twBEL>eth/rxd_r_0</twBEL></twPathDel><twLogDel>4.182</twLogDel><twRouteDel>0.099</twRouteDel><twTotDel>4.281</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk_io</twDestClk><twPctLog>97.7</twPctLog><twPctRoute>2.3</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>gmii_rx_clk</twSrc><twDest BELType='FF'>eth/rxd_r_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>K15.PAD</twSrcSite><twPathDel><twSite>K15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>gmii_rx_clk</twComp><twBEL>gmii_rx_clk</twBEL><twBEL>gmii_rx_clk_IBUFG</twBEL><twBEL>ProtoComp691.IMUX.10</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>gmii_rx_clk_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.IOCLK</twSite><twDelType>Tbufcko_IOCLK</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>eth/bufio0</twComp><twBEL>eth/bufio0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y67.CLK0</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>eth/rx_clk_io</twComp></twPathDel><twLogDel>1.281</twLogDel><twRouteDel>1.340</twRouteDel><twTotDel>2.621</twTotDel><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/rxd_r_1 (ILOGIC_X27Y70.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="292"><twConstOffIn anchorID="293" twDataPathType="twDataPathMaxDelay"><twSlack>0.315</twSlack><twSrc BELType="PAD">gmii_rxd&lt;1&gt;</twSrc><twDest BELType="FF">eth/rxd_r_1</twDest><twClkDel>2.621</twClkDel><twClkSrc>gmii_rx_clk</twClkSrc><twClkDest>eth/rxd_r&lt;1&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>gmii_rxd&lt;1&gt;</twOffSrc><twOffDest>gmii_rx_clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>gmii_rxd&lt;1&gt;</twSrc><twDest BELType='FF'>eth/rxd_r_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>H14.PAD</twSrcSite><twPathDel><twSite>H14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>gmii_rxd&lt;1&gt;</twComp><twBEL>gmii_rxd&lt;1&gt;</twBEL><twBEL>gmii_rxd_1_IBUF</twBEL><twBEL>ProtoComp691.IMUX.3</twBEL></twPathDel><twPathDel><twSite>IODELAY_X27Y70.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>gmii_rxd_1_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X27Y70.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">2.570</twDelInfo><twComp>eth/iodelgen[1].iodelay</twComp><twBEL>eth/iodelgen[1].iodelay</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y70.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.007</twDelInfo><twComp>eth/gmii_rxd_del&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X27Y70.CLK0</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.302</twDelInfo><twComp>eth/rxd_r&lt;1&gt;</twComp><twBEL>ProtoComp698.D2OFFBYP_SRC.1</twBEL><twBEL>eth/rxd_r_1</twBEL></twPathDel><twLogDel>4.182</twLogDel><twRouteDel>0.099</twRouteDel><twTotDel>4.281</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk_io</twDestClk><twPctLog>97.7</twPctLog><twPctRoute>2.3</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>gmii_rx_clk</twSrc><twDest BELType='FF'>eth/rxd_r_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>K15.PAD</twSrcSite><twPathDel><twSite>K15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>gmii_rx_clk</twComp><twBEL>gmii_rx_clk</twBEL><twBEL>gmii_rx_clk_IBUFG</twBEL><twBEL>ProtoComp691.IMUX.10</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>gmii_rx_clk_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.IOCLK</twSite><twDelType>Tbufcko_IOCLK</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>eth/bufio0</twComp><twBEL>eth/bufio0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y70.CLK0</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>eth/rx_clk_io</twComp></twPathDel><twLogDel>1.281</twLogDel><twRouteDel>1.340</twRouteDel><twTotDel>2.621</twTotDel><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: OFFSET = IN 2 ns VALID 3 ns BEFORE COMP &quot;gmii_rx_clk&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/rxd_r_2 (ILOGIC_X27Y77.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="294"><twConstOffIn anchorID="295" twDataPathType="twDataPathMinDelay"><twSlack>0.611</twSlack><twSrc BELType="PAD">gmii_rxd&lt;2&gt;</twSrc><twDest BELType="FF">eth/rxd_r_2</twDest><twClkDel>1.716</twClkDel><twClkSrc>gmii_rx_clk</twClkSrc><twClkDest>eth/rxd_r&lt;2&gt;</twClkDest><twOff>1.000</twOff><twOffSrc>gmii_rxd&lt;2&gt;</twOffSrc><twOffDest>gmii_rx_clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>gmii_rxd&lt;2&gt;</twSrc><twDest BELType='FF'>eth/rxd_r_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>E16.PAD</twSrcSite><twPathDel><twSite>E16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>gmii_rxd&lt;2&gt;</twComp><twBEL>gmii_rxd&lt;2&gt;</twBEL><twBEL>gmii_rxd_2_IBUF</twBEL><twBEL>ProtoComp691.IMUX.4</twBEL></twPathDel><twPathDel><twSite>IODELAY_X27Y77.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.090</twDelInfo><twComp>gmii_rxd_2_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X27Y77.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>eth/iodelgen[2].iodelay</twComp><twBEL>eth/iodelgen[2].iodelay</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y77.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.005</twDelInfo><twComp>eth/gmii_rxd_del&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X27Y77.CLK0</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>eth/rxd_r&lt;2&gt;</twComp><twBEL>ProtoComp698.D2OFFBYP_SRC.2</twBEL><twBEL>eth/rxd_r_2</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk_io</twDestClk><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>gmii_rx_clk</twSrc><twDest BELType='FF'>eth/rxd_r_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>K15.PAD</twSrcSite><twPathDel><twSite>K15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>gmii_rx_clk</twComp><twBEL>gmii_rx_clk</twBEL><twBEL>gmii_rx_clk_IBUFG</twBEL><twBEL>ProtoComp691.IMUX.10</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>gmii_rx_clk_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.IOCLK</twSite><twDelType>Tbufcko_IOCLK</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>eth/bufio0</twComp><twBEL>eth/bufio0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y77.CLK0</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>eth/rx_clk_io</twComp></twPathDel><twLogDel>0.996</twLogDel><twRouteDel>0.720</twRouteDel><twTotDel>1.716</twTotDel><twPctLog>58.0</twPctLog><twPctRoute>42.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/rxd_r_5 (ILOGIC_X27Y76.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="296"><twConstOffIn anchorID="297" twDataPathType="twDataPathMinDelay"><twSlack>0.611</twSlack><twSrc BELType="PAD">gmii_rxd&lt;5&gt;</twSrc><twDest BELType="FF">eth/rxd_r_5</twDest><twClkDel>1.716</twClkDel><twClkSrc>gmii_rx_clk</twClkSrc><twClkDest>eth/rxd_r&lt;5&gt;</twClkDest><twOff>1.000</twOff><twOffSrc>gmii_rxd&lt;5&gt;</twOffSrc><twOffDest>gmii_rx_clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>gmii_rxd&lt;5&gt;</twSrc><twDest BELType='FF'>eth/rxd_r_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>E18.PAD</twSrcSite><twPathDel><twSite>E18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>gmii_rxd&lt;5&gt;</twComp><twBEL>gmii_rxd&lt;5&gt;</twBEL><twBEL>gmii_rxd_5_IBUF</twBEL><twBEL>ProtoComp691.IMUX.7</twBEL></twPathDel><twPathDel><twSite>IODELAY_X27Y76.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.090</twDelInfo><twComp>gmii_rxd_5_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X27Y76.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>eth/iodelgen[5].iodelay</twComp><twBEL>eth/iodelgen[5].iodelay</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y76.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.005</twDelInfo><twComp>eth/gmii_rxd_del&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X27Y76.CLK0</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>eth/rxd_r&lt;5&gt;</twComp><twBEL>ProtoComp698.D2OFFBYP_SRC.5</twBEL><twBEL>eth/rxd_r_5</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk_io</twDestClk><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>gmii_rx_clk</twSrc><twDest BELType='FF'>eth/rxd_r_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>K15.PAD</twSrcSite><twPathDel><twSite>K15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>gmii_rx_clk</twComp><twBEL>gmii_rx_clk</twBEL><twBEL>gmii_rx_clk_IBUFG</twBEL><twBEL>ProtoComp691.IMUX.10</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>gmii_rx_clk_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.IOCLK</twSite><twDelType>Tbufcko_IOCLK</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>eth/bufio0</twComp><twBEL>eth/bufio0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y76.CLK0</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>eth/rx_clk_io</twComp></twPathDel><twLogDel>0.996</twLogDel><twRouteDel>0.720</twRouteDel><twTotDel>1.716</twTotDel><twPctLog>58.0</twPctLog><twPctRoute>42.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/rx_er_r (ILOGIC_X27Y72.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="298"><twConstOffIn anchorID="299" twDataPathType="twDataPathMinDelay"><twSlack>0.611</twSlack><twSrc BELType="PAD">gmii_rx_er</twSrc><twDest BELType="FF">eth/rx_er_r</twDest><twClkDel>1.716</twClkDel><twClkSrc>gmii_rx_clk</twClkSrc><twClkDest>eth/rx_er_r</twClkDest><twOff>1.000</twOff><twOffSrc>gmii_rx_er</twOffSrc><twOffDest>gmii_rx_clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>gmii_rx_er</twSrc><twDest BELType='FF'>eth/rx_er_r</twDest><twLogLvls>3</twLogLvls><twSrcSite>F18.PAD</twSrcSite><twPathDel><twSite>F18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>gmii_rx_er</twComp><twBEL>gmii_rx_er</twBEL><twBEL>gmii_rx_er_IBUF</twBEL><twBEL>ProtoComp691.IMUX.16</twBEL></twPathDel><twPathDel><twSite>IODELAY_X27Y72.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.090</twDelInfo><twComp>gmii_rx_er_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X27Y72.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>eth/iodelay_er</twComp><twBEL>eth/iodelay_er</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y72.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.005</twDelInfo><twComp>eth/gmii_rx_er_del</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X27Y72.CLK0</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>eth/rx_er_r</twComp><twBEL>ProtoComp698.D2OFFBYP_SRC.8</twBEL><twBEL>eth/rx_er_r</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk_io</twDestClk><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>gmii_rx_clk</twSrc><twDest BELType='FF'>eth/rx_er_r</twDest><twLogLvls>2</twLogLvls><twSrcSite>K15.PAD</twSrcSite><twPathDel><twSite>K15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>gmii_rx_clk</twComp><twBEL>gmii_rx_clk</twBEL><twBEL>gmii_rx_clk_IBUFG</twBEL><twBEL>ProtoComp691.IMUX.10</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>gmii_rx_clk_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.IOCLK</twSite><twDelType>Tbufcko_IOCLK</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>eth/bufio0</twComp><twBEL>eth/bufio0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y72.CLK0</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>eth/rx_clk_io</twComp></twPathDel><twLogDel>0.996</twLogDel><twRouteDel>0.720</twRouteDel><twTotDel>1.716</twTotDel><twPctLog>58.0</twPctLog><twPctRoute>42.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConstRollupTable uID="4" anchorID="300"><twConstRollup name="TS_sysclk" fullName="TS_sysclk = PERIOD TIMEGRP &quot;tnm_sysclk&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="8.155" actualRollup="9.848" errors="0" errorRollup="0" items="6019" itemsRollup="92026"/><twConstRollup name="TS_clocks_clk_125_i" fullName="TS_clocks_clk_125_i = PERIOD TIMEGRP &quot;clocks_clk_125_i&quot; TS_sysclk * 1.25 HIGH         50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="7.878" actualRollup="N/A" errors="0" errorRollup="0" items="47475" itemsRollup="0"/><twConstRollup name="TS_clocks_clk_ipb_i" fullName="TS_clocks_clk_ipb_i = PERIOD TIMEGRP &quot;clocks_clk_ipb_i&quot; TS_sysclk * 0.3125         HIGH 50%;" type="child" depth="1" requirement="32.000" prefType="period" actual="11.540" actualRollup="N/A" errors="0" errorRollup="0" items="30921" itemsRollup="0"/><twConstRollup name="TS_slaves_TDCchannels_PLLgen_clkout3" fullName="TS_slaves_TDCchannels_PLLgen_clkout3 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout3&quot; TS_sysclk * 3.2 PHASE 1.171875 ns         HIGH 50%;" type="child" depth="1" requirement="3.125" prefType="period" actual="1.730" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_slaves_TDCchannels_PLLgen_clkout1" fullName="TS_slaves_TDCchannels_PLLgen_clkout1 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout1&quot; TS_sysclk * 3.2 PHASE 0.390625 ns         HIGH 50%;" type="child" depth="1" requirement="3.125" prefType="period" actual="1.730" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_slaves_TDCchannels_PLLgen_clkout0" fullName="TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout0&quot; TS_sysclk * 3.2 HIGH 50%;" type="child" depth="1" requirement="3.125" prefType="period" actual="2.524" actualRollup="N/A" errors="0" errorRollup="0" items="18" itemsRollup="0"/><twConstRollup name="TS_slaves_TDCchannels_PLLgen_clkout4" fullName="TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout4&quot; TS_sysclk * 1.92 HIGH 50%;" type="child" depth="1" requirement="5.208" prefType="period" actual="5.125" actualRollup="N/A" errors="0" errorRollup="0" items="13612" itemsRollup="0"/><twConstRollup name="TS_slaves_TDCchannels_PLLgen_clkout2" fullName="TS_slaves_TDCchannels_PLLgen_clkout2 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout2&quot; TS_sysclk * 3.2 PHASE 0.78125 ns         HIGH 50%;" type="child" depth="1" requirement="3.125" prefType="period" actual="1.730" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="7" anchorID="301"><twConstRollup name="TS_GMII_RX_CLK" fullName="TS_GMII_RX_CLK = PERIOD TIMEGRP &quot;gmii_rx_clk&quot; 125 MHz HIGH 50%;" type="origin" depth="0" requirement="8.000" prefType="period" actual="5.779" actualRollup="1.059" errors="0" errorRollup="0" items="1797" itemsRollup="0"/><twConstRollup name="TS_eth_rx_clk_io" fullName="TS_eth_rx_clk_io = PERIOD TIMEGRP &quot;eth_rx_clk_io&quot; TS_GMII_RX_CLK HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="1.059" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="302">5</twUnmetConstCnt><twDataSheet anchorID="303" twNameLen="15"><twSUH2ClkList anchorID="304" twDestWidth="11" twPhaseWidth="13"><twDest>gmii_rx_clk</twDest><twSUH2Clk ><twSrc>gmii_rx_dv</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.680</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.389</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rx_er</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.680</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.389</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;0&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.685</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.384</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;1&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.685</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.384</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;2&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.680</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.389</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;3&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.687</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.382</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;4&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.682</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.387</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;5&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.680</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.389</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;6&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.682</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.387</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;7&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.682</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.387</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="305" twDestWidth="11" twPhaseWidth="6"><twSrc>sysclk</twSrc><twClk2Out  twOutPad = "gmii_tx_en" twMinTime = "8.721" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.412" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_tx_er" twMinTime = "8.924" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.691" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;0&gt;" twMinTime = "8.246" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.599" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;1&gt;" twMinTime = "8.290" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.648" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;2&gt;" twMinTime = "8.353" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.780" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;3&gt;" twMinTime = "8.053" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.322" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;4&gt;" twMinTime = "8.314" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.716" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;5&gt;" twMinTime = "7.993" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.204" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;6&gt;" twMinTime = "8.264" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.642" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;7&gt;" twMinTime = "8.224" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.551" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="306" twDestWidth="11"><twDest>gmii_rx_clk</twDest><twClk2SU><twSrc>gmii_rx_clk</twSrc><twRiseRise>5.779</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="307" twDestWidth="6"><twDest>sysclk</twDest><twClk2SU><twSrc>sysclk</twSrc><twRiseRise>11.628</twRiseRise><twRiseFall>1.262</twRiseFall></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="308" twDestWidth="11" twWorstWindow="2.076" twWorstSetup="1.687" twWorstHold="0.389" twWorstSetupSlack="0.313" twWorstHoldSlack="0.611" ><twConstName>OFFSET = IN 2 ns VALID 3 ns BEFORE COMP &quot;gmii_rx_clk&quot;;</twConstName><twOffInTblRow ><twSrc>gmii_rx_dv</twSrc><twSUHSlackTime twSetupSlack = "0.320" twHoldSlack = "0.611" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.680</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.389</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rx_er</twSrc><twSUHSlackTime twSetupSlack = "0.320" twHoldSlack = "0.611" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.680</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.389</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.315" twHoldSlack = "0.616" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.685</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.384</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.315" twHoldSlack = "0.616" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.685</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.384</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.320" twHoldSlack = "0.611" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.680</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.389</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.313" twHoldSlack = "0.618" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.687</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.382</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.318" twHoldSlack = "0.613" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.682</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.387</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.320" twHoldSlack = "0.611" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.680</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.389</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.318" twHoldSlack = "0.613" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.682</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.387</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.318" twHoldSlack = "0.613" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.682</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.387</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetOutTable anchorID="309" twDestWidth="11" twMinSlack="-15.691" twMaxSlack="-14.204" twRelSkew="1.487" ><twConstName>TIMEGRP &quot;TG_gmii_tx&quot; OFFSET = OUT AFTER COMP &quot;sysclk&quot; REFERENCE_PIN BEL         &quot;gmii_gtx_clk&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "gmii_tx_en" twSlack = "15.412" twMaxDelayCrnr="f" twMinDelay = "8.721" twMinDelayCrnr="t" twRelSkew = "1.208" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_tx_er" twSlack = "15.691" twMaxDelayCrnr="f" twMinDelay = "8.924" twMinDelayCrnr="t" twRelSkew = "1.487" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;0&gt;" twSlack = "14.599" twMaxDelayCrnr="f" twMinDelay = "8.246" twMinDelayCrnr="t" twRelSkew = "0.395" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;1&gt;" twSlack = "14.648" twMaxDelayCrnr="f" twMinDelay = "8.290" twMinDelayCrnr="t" twRelSkew = "0.444" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;2&gt;" twSlack = "14.780" twMaxDelayCrnr="f" twMinDelay = "8.353" twMinDelayCrnr="t" twRelSkew = "0.576" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;3&gt;" twSlack = "14.322" twMaxDelayCrnr="f" twMinDelay = "8.053" twMinDelayCrnr="t" twRelSkew = "0.118" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;4&gt;" twSlack = "14.716" twMaxDelayCrnr="f" twMinDelay = "8.314" twMinDelayCrnr="t" twRelSkew = "0.512" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;5&gt;" twSlack = "14.204" twMaxDelayCrnr="f" twMinDelay = "7.993" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;6&gt;" twSlack = "14.642" twMaxDelayCrnr="f" twMinDelay = "8.264" twMinDelayCrnr="t" twRelSkew = "0.438" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;7&gt;" twSlack = "14.551" twMaxDelayCrnr="f" twMinDelay = "8.224" twMinDelayCrnr="t" twRelSkew = "0.347" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet><twWarn anchorID="310">WARNING:Timing:3379 - The REFERENCE_PIN gmii_gtx_clk on constraint TIMEGRP &quot;TG_gmii_tx&quot; OFFSET = OUT AFTER COMP &quot;sysclk&quot; REFERENCE_PIN BEL        &quot;gmii_gtx_clk&quot; &quot;RISING&quot;; was not included as part of analysis.  The REFERENCE_PIN keyword is being ignored.
</twWarn></twVerboseRpt></twBody><twSum anchorID="311"><twErrCnt>9</twErrCnt><twScore>1560</twScore><twSetupScore>1560</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>100066</twPathCnt><twNetCnt>3</twNetCnt><twConnCnt>25167</twConnCnt></twConstCov><twStats anchorID="312"><twMinPer>11.540</twMinPer><twFootnote number="1" /><twMaxFreq>86.655</twMaxFreq><twMaxFromToDel>1.971</twMaxFromToDel><twMaxNetSkew>0.262</twMaxNetSkew><twMinInBeforeClk>1.687</twMinInBeforeClk><twMaxOutBeforeClk>15.691</twMaxOutBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Nov 22 19:29:18 2017 </twTimestamp></twFoot><twClientInfo anchorID="313"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 558 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
