{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 10 20:11:59 2019 " "Info: Processing started: Wed Apr 10 20:11:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MY_CONTROLEDADD -c MY_CONTROLEDADD --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MY_CONTROLEDADD -c MY_CONTROLEDADD --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CK " "Info: Assuming node \"CK\" is an undefined clock" {  } { { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_CONTROLEDADD.bdf" { { -16 -264 -96 0 "CK" "" } } } } { "d:/quartuals/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartuals/quartus/bin/Assignment Editor.qase" 1 { { 0 "CK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR2 " "Info: Assuming node \"CPR2\" is an undefined clock" {  } { { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_CONTROLEDADD.bdf" { { 248 -264 -96 264 "CPR2" "" } } } } { "d:/quartuals/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartuals/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR1 " "Info: Assuming node \"CPR1\" is an undefined clock" {  } { { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_CONTROLEDADD.bdf" { { 192 -264 -96 208 "CPR1" "" } } } } { "d:/quartuals/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartuals/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR0 " "Info: Assuming node \"CPR0\" is an undefined clock" {  } { { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_CONTROLEDADD.bdf" { { 136 -264 -96 152 "CPR0" "" } } } } { "d:/quartuals/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartuals/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst11 " "Info: Detected gated clock \"inst11\" as buffer" {  } { { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_CONTROLEDADD.bdf" { { 112 48 112 160 "inst11" "" } } } } { "d:/quartuals/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartuals/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst12 " "Info: Detected gated clock \"inst12\" as buffer" {  } { { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_CONTROLEDADD.bdf" { { 168 48 112 216 "inst12" "" } } } } { "d:/quartuals/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartuals/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst13 " "Info: Detected gated clock \"inst13\" as buffer" {  } { { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_CONTROLEDADD.bdf" { { 224 48 112 272 "inst13" "" } } } } { "d:/quartuals/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartuals/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CK register MY_REGISTER:inst\|inst5 register MY_REGISTER:inst2\|inst 186.19 MHz 5.371 ns Internal " "Info: Clock \"CK\" has Internal fmax of 186.19 MHz between source register \"MY_REGISTER:inst\|inst5\" and destination register \"MY_REGISTER:inst2\|inst\" (period= 5.371 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.761 ns + Longest register register " "Info: + Longest register to register delay is 6.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MY_REGISTER:inst\|inst5 1 REG LCFF_X24_Y3_N15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y3_N15; Fanout = 2; REG Node = 'MY_REGISTER:inst\|inst5'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { MY_REGISTER:inst|inst5 } "NODE_NAME" } } { "MY_REGISTER.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_REGISTER.bdf" { { 480 376 440 560 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.193 ns) + CELL(0.206 ns) 1.399 ns MY_BINGXINGADD:inst3\|74181:inst\|45~17 2 COMB LCCOMB_X24_Y4_N18 4 " "Info: 2: + IC(1.193 ns) + CELL(0.206 ns) = 1.399 ns; Loc. = LCCOMB_X24_Y4_N18; Fanout = 4; COMB Node = 'MY_BINGXINGADD:inst3\|74181:inst\|45~17'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.399 ns" { MY_REGISTER:inst|inst5 MY_BINGXINGADD:inst3|74181:inst|45~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartuals/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.370 ns) 2.881 ns MY_BINGXINGADD:inst3\|74182:inst2\|31~84 3 COMB LCCOMB_X24_Y3_N6 1 " "Info: 3: + IC(1.112 ns) + CELL(0.370 ns) = 2.881 ns; Loc. = LCCOMB_X24_Y3_N6; Fanout = 1; COMB Node = 'MY_BINGXINGADD:inst3\|74182:inst2\|31~84'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { MY_BINGXINGADD:inst3|74181:inst|45~17 MY_BINGXINGADD:inst3|74182:inst2|31~84 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "d:/quartuals/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.319 ns) 4.207 ns MY_BINGXINGADD:inst3\|74182:inst2\|31~85 4 COMB LCCOMB_X24_Y2_N12 3 " "Info: 4: + IC(1.007 ns) + CELL(0.319 ns) = 4.207 ns; Loc. = LCCOMB_X24_Y2_N12; Fanout = 3; COMB Node = 'MY_BINGXINGADD:inst3\|74182:inst2\|31~85'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { MY_BINGXINGADD:inst3|74182:inst2|31~84 MY_BINGXINGADD:inst3|74182:inst2|31~85 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "d:/quartuals/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.206 ns) 4.797 ns MY_BINGXINGADD:inst3\|74181:inst1\|75~107 5 COMB LCCOMB_X24_Y2_N22 2 " "Info: 5: + IC(0.384 ns) + CELL(0.206 ns) = 4.797 ns; Loc. = LCCOMB_X24_Y2_N22; Fanout = 2; COMB Node = 'MY_BINGXINGADD:inst3\|74181:inst1\|75~107'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { MY_BINGXINGADD:inst3|74182:inst2|31~85 MY_BINGXINGADD:inst3|74181:inst1|75~107 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartuals/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.085 ns) + CELL(0.206 ns) 6.088 ns MY_BINGXINGADD:inst3\|74181:inst1\|77~157 6 COMB LCCOMB_X24_Y3_N28 1 " "Info: 6: + IC(1.085 ns) + CELL(0.206 ns) = 6.088 ns; Loc. = LCCOMB_X24_Y3_N28; Fanout = 1; COMB Node = 'MY_BINGXINGADD:inst3\|74181:inst1\|77~157'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { MY_BINGXINGADD:inst3|74181:inst1|75~107 MY_BINGXINGADD:inst3|74181:inst1|77~157 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartuals/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.206 ns) 6.653 ns MY_BINGXINGADD:inst3\|74181:inst1\|77~160 7 COMB LCCOMB_X24_Y3_N24 1 " "Info: 7: + IC(0.359 ns) + CELL(0.206 ns) = 6.653 ns; Loc. = LCCOMB_X24_Y3_N24; Fanout = 1; COMB Node = 'MY_BINGXINGADD:inst3\|74181:inst1\|77~160'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { MY_BINGXINGADD:inst3|74181:inst1|77~157 MY_BINGXINGADD:inst3|74181:inst1|77~160 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartuals/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.761 ns MY_REGISTER:inst2\|inst 8 REG LCFF_X24_Y3_N25 1 " "Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 6.761 ns; Loc. = LCFF_X24_Y3_N25; Fanout = 1; REG Node = 'MY_REGISTER:inst2\|inst'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { MY_BINGXINGADD:inst3|74181:inst1|77~160 MY_REGISTER:inst2|inst } "NODE_NAME" } } { "MY_REGISTER.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_REGISTER.bdf" { { 0 376 440 80 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.621 ns ( 23.98 % ) " "Info: Total cell delay = 1.621 ns ( 23.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.140 ns ( 76.02 % ) " "Info: Total interconnect delay = 5.140 ns ( 76.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "6.761 ns" { MY_REGISTER:inst|inst5 MY_BINGXINGADD:inst3|74181:inst|45~17 MY_BINGXINGADD:inst3|74182:inst2|31~84 MY_BINGXINGADD:inst3|74182:inst2|31~85 MY_BINGXINGADD:inst3|74181:inst1|75~107 MY_BINGXINGADD:inst3|74181:inst1|77~157 MY_BINGXINGADD:inst3|74181:inst1|77~160 MY_REGISTER:inst2|inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "6.761 ns" { MY_REGISTER:inst|inst5 {} MY_BINGXINGADD:inst3|74181:inst|45~17 {} MY_BINGXINGADD:inst3|74182:inst2|31~84 {} MY_BINGXINGADD:inst3|74182:inst2|31~85 {} MY_BINGXINGADD:inst3|74181:inst1|75~107 {} MY_BINGXINGADD:inst3|74181:inst1|77~157 {} MY_BINGXINGADD:inst3|74181:inst1|77~160 {} MY_REGISTER:inst2|inst {} } { 0.000ns 1.193ns 1.112ns 1.007ns 0.384ns 1.085ns 0.359ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.319ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.654 ns - Smallest " "Info: - Smallest clock skew is 1.654 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK destination 7.578 ns + Shortest register " "Info: + Shortest clock path from clock \"CK\" to destination register is 7.578 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CK'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_CONTROLEDADD.bdf" { { -16 -264 -96 0 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.443 ns) + CELL(0.202 ns) 2.795 ns inst13 2 COMB LCCOMB_X33_Y3_N0 1 " "Info: 2: + IC(1.443 ns) + CELL(0.202 ns) = 2.795 ns; Loc. = LCCOMB_X33_Y3_N0; Fanout = 1; COMB Node = 'inst13'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.645 ns" { CK inst13 } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_CONTROLEDADD.bdf" { { 224 48 112 272 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.196 ns) + CELL(0.000 ns) 5.991 ns inst13~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(3.196 ns) + CELL(0.000 ns) = 5.991 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "3.196 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_CONTROLEDADD.bdf" { { 224 48 112 272 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.666 ns) 7.578 ns MY_REGISTER:inst2\|inst 4 REG LCFF_X24_Y3_N25 1 " "Info: 4: + IC(0.921 ns) + CELL(0.666 ns) = 7.578 ns; Loc. = LCFF_X24_Y3_N25; Fanout = 1; REG Node = 'MY_REGISTER:inst2\|inst'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { inst13~clkctrl MY_REGISTER:inst2|inst } "NODE_NAME" } } { "MY_REGISTER.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_REGISTER.bdf" { { 0 376 440 80 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.018 ns ( 26.63 % ) " "Info: Total cell delay = 2.018 ns ( 26.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.560 ns ( 73.37 % ) " "Info: Total interconnect delay = 5.560 ns ( 73.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "7.578 ns" { CK inst13 inst13~clkctrl MY_REGISTER:inst2|inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "7.578 ns" { CK {} CK~combout {} inst13 {} inst13~clkctrl {} MY_REGISTER:inst2|inst {} } { 0.000ns 0.000ns 1.443ns 3.196ns 0.921ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK source 5.924 ns - Longest register " "Info: - Longest clock path from clock \"CK\" to source register is 5.924 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CK'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_CONTROLEDADD.bdf" { { -16 -264 -96 0 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.443 ns) + CELL(0.202 ns) 2.795 ns inst11 2 COMB LCCOMB_X33_Y3_N2 1 " "Info: 2: + IC(1.443 ns) + CELL(0.202 ns) = 2.795 ns; Loc. = LCCOMB_X33_Y3_N2; Fanout = 1; COMB Node = 'inst11'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.645 ns" { CK inst11 } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_CONTROLEDADD.bdf" { { 112 48 112 160 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.000 ns) 4.337 ns inst11~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(1.542 ns) + CELL(0.000 ns) = 4.337 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst11~clkctrl'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { inst11 inst11~clkctrl } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_CONTROLEDADD.bdf" { { 112 48 112 160 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.666 ns) 5.924 ns MY_REGISTER:inst\|inst5 4 REG LCFF_X24_Y3_N15 2 " "Info: 4: + IC(0.921 ns) + CELL(0.666 ns) = 5.924 ns; Loc. = LCFF_X24_Y3_N15; Fanout = 2; REG Node = 'MY_REGISTER:inst\|inst5'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { inst11~clkctrl MY_REGISTER:inst|inst5 } "NODE_NAME" } } { "MY_REGISTER.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_REGISTER.bdf" { { 480 376 440 560 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.018 ns ( 34.06 % ) " "Info: Total cell delay = 2.018 ns ( 34.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.906 ns ( 65.94 % ) " "Info: Total interconnect delay = 3.906 ns ( 65.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "5.924 ns" { CK inst11 inst11~clkctrl MY_REGISTER:inst|inst5 } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "5.924 ns" { CK {} CK~combout {} inst11 {} inst11~clkctrl {} MY_REGISTER:inst|inst5 {} } { 0.000ns 0.000ns 1.443ns 1.542ns 0.921ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "7.578 ns" { CK inst13 inst13~clkctrl MY_REGISTER:inst2|inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "7.578 ns" { CK {} CK~combout {} inst13 {} inst13~clkctrl {} MY_REGISTER:inst2|inst {} } { 0.000ns 0.000ns 1.443ns 3.196ns 0.921ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "5.924 ns" { CK inst11 inst11~clkctrl MY_REGISTER:inst|inst5 } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "5.924 ns" { CK {} CK~combout {} inst11 {} inst11~clkctrl {} MY_REGISTER:inst|inst5 {} } { 0.000ns 0.000ns 1.443ns 1.542ns 0.921ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MY_REGISTER.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_REGISTER.bdf" { { 480 376 440 560 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MY_REGISTER.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_REGISTER.bdf" { { 0 376 440 80 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "6.761 ns" { MY_REGISTER:inst|inst5 MY_BINGXINGADD:inst3|74181:inst|45~17 MY_BINGXINGADD:inst3|74182:inst2|31~84 MY_BINGXINGADD:inst3|74182:inst2|31~85 MY_BINGXINGADD:inst3|74181:inst1|75~107 MY_BINGXINGADD:inst3|74181:inst1|77~157 MY_BINGXINGADD:inst3|74181:inst1|77~160 MY_REGISTER:inst2|inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "6.761 ns" { MY_REGISTER:inst|inst5 {} MY_BINGXINGADD:inst3|74181:inst|45~17 {} MY_BINGXINGADD:inst3|74182:inst2|31~84 {} MY_BINGXINGADD:inst3|74182:inst2|31~85 {} MY_BINGXINGADD:inst3|74181:inst1|75~107 {} MY_BINGXINGADD:inst3|74181:inst1|77~157 {} MY_BINGXINGADD:inst3|74181:inst1|77~160 {} MY_REGISTER:inst2|inst {} } { 0.000ns 1.193ns 1.112ns 1.007ns 0.384ns 1.085ns 0.359ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.319ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "7.578 ns" { CK inst13 inst13~clkctrl MY_REGISTER:inst2|inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "7.578 ns" { CK {} CK~combout {} inst13 {} inst13~clkctrl {} MY_REGISTER:inst2|inst {} } { 0.000ns 0.000ns 1.443ns 3.196ns 0.921ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "5.924 ns" { CK inst11 inst11~clkctrl MY_REGISTER:inst|inst5 } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "5.924 ns" { CK {} CK~combout {} inst11 {} inst11~clkctrl {} MY_REGISTER:inst|inst5 {} } { 0.000ns 0.000ns 1.443ns 1.542ns 0.921ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR2 " "Info: No valid register-to-register data paths exist for clock \"CPR2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR1 " "Info: No valid register-to-register data paths exist for clock \"CPR1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR0 " "Info: No valid register-to-register data paths exist for clock \"CPR0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CK 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"CK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MY_REGISTER:inst\|inst MY_REGISTER:inst2\|inst CK 165 ps " "Info: Found hold time violation between source  pin or register \"MY_REGISTER:inst\|inst\" and destination pin or register \"MY_REGISTER:inst2\|inst\" for clock \"CK\" (Hold time is 165 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.654 ns + Largest " "Info: + Largest clock skew is 1.654 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK destination 7.578 ns + Longest register " "Info: + Longest clock path from clock \"CK\" to destination register is 7.578 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CK'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_CONTROLEDADD.bdf" { { -16 -264 -96 0 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.443 ns) + CELL(0.202 ns) 2.795 ns inst13 2 COMB LCCOMB_X33_Y3_N0 1 " "Info: 2: + IC(1.443 ns) + CELL(0.202 ns) = 2.795 ns; Loc. = LCCOMB_X33_Y3_N0; Fanout = 1; COMB Node = 'inst13'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.645 ns" { CK inst13 } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_CONTROLEDADD.bdf" { { 224 48 112 272 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.196 ns) + CELL(0.000 ns) 5.991 ns inst13~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(3.196 ns) + CELL(0.000 ns) = 5.991 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "3.196 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_CONTROLEDADD.bdf" { { 224 48 112 272 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.666 ns) 7.578 ns MY_REGISTER:inst2\|inst 4 REG LCFF_X24_Y3_N25 1 " "Info: 4: + IC(0.921 ns) + CELL(0.666 ns) = 7.578 ns; Loc. = LCFF_X24_Y3_N25; Fanout = 1; REG Node = 'MY_REGISTER:inst2\|inst'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { inst13~clkctrl MY_REGISTER:inst2|inst } "NODE_NAME" } } { "MY_REGISTER.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_REGISTER.bdf" { { 0 376 440 80 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.018 ns ( 26.63 % ) " "Info: Total cell delay = 2.018 ns ( 26.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.560 ns ( 73.37 % ) " "Info: Total interconnect delay = 5.560 ns ( 73.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "7.578 ns" { CK inst13 inst13~clkctrl MY_REGISTER:inst2|inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "7.578 ns" { CK {} CK~combout {} inst13 {} inst13~clkctrl {} MY_REGISTER:inst2|inst {} } { 0.000ns 0.000ns 1.443ns 3.196ns 0.921ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK source 5.924 ns - Shortest register " "Info: - Shortest clock path from clock \"CK\" to source register is 5.924 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CK'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_CONTROLEDADD.bdf" { { -16 -264 -96 0 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.443 ns) + CELL(0.202 ns) 2.795 ns inst11 2 COMB LCCOMB_X33_Y3_N2 1 " "Info: 2: + IC(1.443 ns) + CELL(0.202 ns) = 2.795 ns; Loc. = LCCOMB_X33_Y3_N2; Fanout = 1; COMB Node = 'inst11'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.645 ns" { CK inst11 } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_CONTROLEDADD.bdf" { { 112 48 112 160 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.000 ns) 4.337 ns inst11~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(1.542 ns) + CELL(0.000 ns) = 4.337 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst11~clkctrl'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { inst11 inst11~clkctrl } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_CONTROLEDADD.bdf" { { 112 48 112 160 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.666 ns) 5.924 ns MY_REGISTER:inst\|inst 4 REG LCFF_X24_Y3_N31 2 " "Info: 4: + IC(0.921 ns) + CELL(0.666 ns) = 5.924 ns; Loc. = LCFF_X24_Y3_N31; Fanout = 2; REG Node = 'MY_REGISTER:inst\|inst'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { inst11~clkctrl MY_REGISTER:inst|inst } "NODE_NAME" } } { "MY_REGISTER.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_REGISTER.bdf" { { 0 376 440 80 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.018 ns ( 34.06 % ) " "Info: Total cell delay = 2.018 ns ( 34.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.906 ns ( 65.94 % ) " "Info: Total interconnect delay = 3.906 ns ( 65.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "5.924 ns" { CK inst11 inst11~clkctrl MY_REGISTER:inst|inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "5.924 ns" { CK {} CK~combout {} inst11 {} inst11~clkctrl {} MY_REGISTER:inst|inst {} } { 0.000ns 0.000ns 1.443ns 1.542ns 0.921ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "7.578 ns" { CK inst13 inst13~clkctrl MY_REGISTER:inst2|inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "7.578 ns" { CK {} CK~combout {} inst13 {} inst13~clkctrl {} MY_REGISTER:inst2|inst {} } { 0.000ns 0.000ns 1.443ns 3.196ns 0.921ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "5.924 ns" { CK inst11 inst11~clkctrl MY_REGISTER:inst|inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "5.924 ns" { CK {} CK~combout {} inst11 {} inst11~clkctrl {} MY_REGISTER:inst|inst {} } { 0.000ns 0.000ns 1.443ns 1.542ns 0.921ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "MY_REGISTER.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_REGISTER.bdf" { { 0 376 440 80 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.491 ns - Shortest register register " "Info: - Shortest register to register delay is 1.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MY_REGISTER:inst\|inst 1 REG LCFF_X24_Y3_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y3_N31; Fanout = 2; REG Node = 'MY_REGISTER:inst\|inst'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { MY_REGISTER:inst|inst } "NODE_NAME" } } { "MY_REGISTER.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_REGISTER.bdf" { { 0 376 440 80 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns MY_BINGXINGADD:inst3\|74181:inst1\|77~159 2 COMB LCCOMB_X24_Y3_N30 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X24_Y3_N30; Fanout = 1; COMB Node = 'MY_BINGXINGADD:inst3\|74181:inst1\|77~159'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { MY_REGISTER:inst|inst MY_BINGXINGADD:inst3|74181:inst1|77~159 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartuals/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.623 ns) 1.383 ns MY_BINGXINGADD:inst3\|74181:inst1\|77~160 3 COMB LCCOMB_X24_Y3_N24 1 " "Info: 3: + IC(0.367 ns) + CELL(0.623 ns) = 1.383 ns; Loc. = LCCOMB_X24_Y3_N24; Fanout = 1; COMB Node = 'MY_BINGXINGADD:inst3\|74181:inst1\|77~160'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { MY_BINGXINGADD:inst3|74181:inst1|77~159 MY_BINGXINGADD:inst3|74181:inst1|77~160 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartuals/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.491 ns MY_REGISTER:inst2\|inst 4 REG LCFF_X24_Y3_N25 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.491 ns; Loc. = LCFF_X24_Y3_N25; Fanout = 1; REG Node = 'MY_REGISTER:inst2\|inst'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { MY_BINGXINGADD:inst3|74181:inst1|77~160 MY_REGISTER:inst2|inst } "NODE_NAME" } } { "MY_REGISTER.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_REGISTER.bdf" { { 0 376 440 80 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.124 ns ( 75.39 % ) " "Info: Total cell delay = 1.124 ns ( 75.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.367 ns ( 24.61 % ) " "Info: Total interconnect delay = 0.367 ns ( 24.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { MY_REGISTER:inst|inst MY_BINGXINGADD:inst3|74181:inst1|77~159 MY_BINGXINGADD:inst3|74181:inst1|77~160 MY_REGISTER:inst2|inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "1.491 ns" { MY_REGISTER:inst|inst {} MY_BINGXINGADD:inst3|74181:inst1|77~159 {} MY_BINGXINGADD:inst3|74181:inst1|77~160 {} MY_REGISTER:inst2|inst {} } { 0.000ns 0.000ns 0.367ns 0.000ns } { 0.000ns 0.393ns 0.623ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "MY_REGISTER.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_REGISTER.bdf" { { 0 376 440 80 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "7.578 ns" { CK inst13 inst13~clkctrl MY_REGISTER:inst2|inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "7.578 ns" { CK {} CK~combout {} inst13 {} inst13~clkctrl {} MY_REGISTER:inst2|inst {} } { 0.000ns 0.000ns 1.443ns 3.196ns 0.921ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "5.924 ns" { CK inst11 inst11~clkctrl MY_REGISTER:inst|inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "5.924 ns" { CK {} CK~combout {} inst11 {} inst11~clkctrl {} MY_REGISTER:inst|inst {} } { 0.000ns 0.000ns 1.443ns 1.542ns 0.921ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { MY_REGISTER:inst|inst MY_BINGXINGADD:inst3|74181:inst1|77~159 MY_BINGXINGADD:inst3|74181:inst1|77~160 MY_REGISTER:inst2|inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "1.491 ns" { MY_REGISTER:inst|inst {} MY_BINGXINGADD:inst3|74181:inst1|77~159 {} MY_BINGXINGADD:inst3|74181:inst1|77~160 {} MY_REGISTER:inst2|inst {} } { 0.000ns 0.000ns 0.367ns 0.000ns } { 0.000ns 0.393ns 0.623ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "MY_REGISTER:inst2\|inst S0 CK 5.549 ns register " "Info: tsu for register \"MY_REGISTER:inst2\|inst\" (data pin = \"S0\", clock pin = \"CK\") is 5.549 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.167 ns + Longest pin register " "Info: + Longest pin to register delay is 13.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns S0 1 PIN PIN_84 8 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 8; PIN Node = 'S0'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0 } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_CONTROLEDADD.bdf" { { 816 -256 -88 832 "S0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.190 ns) + CELL(0.651 ns) 7.805 ns MY_BINGXINGADD:inst3\|74181:inst\|45~17 2 COMB LCCOMB_X24_Y4_N18 4 " "Info: 2: + IC(6.190 ns) + CELL(0.651 ns) = 7.805 ns; Loc. = LCCOMB_X24_Y4_N18; Fanout = 4; COMB Node = 'MY_BINGXINGADD:inst3\|74181:inst\|45~17'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "6.841 ns" { S0 MY_BINGXINGADD:inst3|74181:inst|45~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartuals/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.370 ns) 9.287 ns MY_BINGXINGADD:inst3\|74182:inst2\|31~84 3 COMB LCCOMB_X24_Y3_N6 1 " "Info: 3: + IC(1.112 ns) + CELL(0.370 ns) = 9.287 ns; Loc. = LCCOMB_X24_Y3_N6; Fanout = 1; COMB Node = 'MY_BINGXINGADD:inst3\|74182:inst2\|31~84'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { MY_BINGXINGADD:inst3|74181:inst|45~17 MY_BINGXINGADD:inst3|74182:inst2|31~84 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "d:/quartuals/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.319 ns) 10.613 ns MY_BINGXINGADD:inst3\|74182:inst2\|31~85 4 COMB LCCOMB_X24_Y2_N12 3 " "Info: 4: + IC(1.007 ns) + CELL(0.319 ns) = 10.613 ns; Loc. = LCCOMB_X24_Y2_N12; Fanout = 3; COMB Node = 'MY_BINGXINGADD:inst3\|74182:inst2\|31~85'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { MY_BINGXINGADD:inst3|74182:inst2|31~84 MY_BINGXINGADD:inst3|74182:inst2|31~85 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "d:/quartuals/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.206 ns) 11.203 ns MY_BINGXINGADD:inst3\|74181:inst1\|75~107 5 COMB LCCOMB_X24_Y2_N22 2 " "Info: 5: + IC(0.384 ns) + CELL(0.206 ns) = 11.203 ns; Loc. = LCCOMB_X24_Y2_N22; Fanout = 2; COMB Node = 'MY_BINGXINGADD:inst3\|74181:inst1\|75~107'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { MY_BINGXINGADD:inst3|74182:inst2|31~85 MY_BINGXINGADD:inst3|74181:inst1|75~107 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartuals/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.085 ns) + CELL(0.206 ns) 12.494 ns MY_BINGXINGADD:inst3\|74181:inst1\|77~157 6 COMB LCCOMB_X24_Y3_N28 1 " "Info: 6: + IC(1.085 ns) + CELL(0.206 ns) = 12.494 ns; Loc. = LCCOMB_X24_Y3_N28; Fanout = 1; COMB Node = 'MY_BINGXINGADD:inst3\|74181:inst1\|77~157'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { MY_BINGXINGADD:inst3|74181:inst1|75~107 MY_BINGXINGADD:inst3|74181:inst1|77~157 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartuals/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.206 ns) 13.059 ns MY_BINGXINGADD:inst3\|74181:inst1\|77~160 7 COMB LCCOMB_X24_Y3_N24 1 " "Info: 7: + IC(0.359 ns) + CELL(0.206 ns) = 13.059 ns; Loc. = LCCOMB_X24_Y3_N24; Fanout = 1; COMB Node = 'MY_BINGXINGADD:inst3\|74181:inst1\|77~160'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { MY_BINGXINGADD:inst3|74181:inst1|77~157 MY_BINGXINGADD:inst3|74181:inst1|77~160 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartuals/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 13.167 ns MY_REGISTER:inst2\|inst 8 REG LCFF_X24_Y3_N25 1 " "Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 13.167 ns; Loc. = LCFF_X24_Y3_N25; Fanout = 1; REG Node = 'MY_REGISTER:inst2\|inst'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { MY_BINGXINGADD:inst3|74181:inst1|77~160 MY_REGISTER:inst2|inst } "NODE_NAME" } } { "MY_REGISTER.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_REGISTER.bdf" { { 0 376 440 80 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.030 ns ( 23.01 % ) " "Info: Total cell delay = 3.030 ns ( 23.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.137 ns ( 76.99 % ) " "Info: Total interconnect delay = 10.137 ns ( 76.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "13.167 ns" { S0 MY_BINGXINGADD:inst3|74181:inst|45~17 MY_BINGXINGADD:inst3|74182:inst2|31~84 MY_BINGXINGADD:inst3|74182:inst2|31~85 MY_BINGXINGADD:inst3|74181:inst1|75~107 MY_BINGXINGADD:inst3|74181:inst1|77~157 MY_BINGXINGADD:inst3|74181:inst1|77~160 MY_REGISTER:inst2|inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "13.167 ns" { S0 {} S0~combout {} MY_BINGXINGADD:inst3|74181:inst|45~17 {} MY_BINGXINGADD:inst3|74182:inst2|31~84 {} MY_BINGXINGADD:inst3|74182:inst2|31~85 {} MY_BINGXINGADD:inst3|74181:inst1|75~107 {} MY_BINGXINGADD:inst3|74181:inst1|77~157 {} MY_BINGXINGADD:inst3|74181:inst1|77~160 {} MY_REGISTER:inst2|inst {} } { 0.000ns 0.000ns 6.190ns 1.112ns 1.007ns 0.384ns 1.085ns 0.359ns 0.000ns } { 0.000ns 0.964ns 0.651ns 0.370ns 0.319ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MY_REGISTER.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_REGISTER.bdf" { { 0 376 440 80 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK destination 7.578 ns - Shortest register " "Info: - Shortest clock path from clock \"CK\" to destination register is 7.578 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CK'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_CONTROLEDADD.bdf" { { -16 -264 -96 0 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.443 ns) + CELL(0.202 ns) 2.795 ns inst13 2 COMB LCCOMB_X33_Y3_N0 1 " "Info: 2: + IC(1.443 ns) + CELL(0.202 ns) = 2.795 ns; Loc. = LCCOMB_X33_Y3_N0; Fanout = 1; COMB Node = 'inst13'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.645 ns" { CK inst13 } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_CONTROLEDADD.bdf" { { 224 48 112 272 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.196 ns) + CELL(0.000 ns) 5.991 ns inst13~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(3.196 ns) + CELL(0.000 ns) = 5.991 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "3.196 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_CONTROLEDADD.bdf" { { 224 48 112 272 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.666 ns) 7.578 ns MY_REGISTER:inst2\|inst 4 REG LCFF_X24_Y3_N25 1 " "Info: 4: + IC(0.921 ns) + CELL(0.666 ns) = 7.578 ns; Loc. = LCFF_X24_Y3_N25; Fanout = 1; REG Node = 'MY_REGISTER:inst2\|inst'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { inst13~clkctrl MY_REGISTER:inst2|inst } "NODE_NAME" } } { "MY_REGISTER.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_REGISTER.bdf" { { 0 376 440 80 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.018 ns ( 26.63 % ) " "Info: Total cell delay = 2.018 ns ( 26.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.560 ns ( 73.37 % ) " "Info: Total interconnect delay = 5.560 ns ( 73.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "7.578 ns" { CK inst13 inst13~clkctrl MY_REGISTER:inst2|inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "7.578 ns" { CK {} CK~combout {} inst13 {} inst13~clkctrl {} MY_REGISTER:inst2|inst {} } { 0.000ns 0.000ns 1.443ns 3.196ns 0.921ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "13.167 ns" { S0 MY_BINGXINGADD:inst3|74181:inst|45~17 MY_BINGXINGADD:inst3|74182:inst2|31~84 MY_BINGXINGADD:inst3|74182:inst2|31~85 MY_BINGXINGADD:inst3|74181:inst1|75~107 MY_BINGXINGADD:inst3|74181:inst1|77~157 MY_BINGXINGADD:inst3|74181:inst1|77~160 MY_REGISTER:inst2|inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "13.167 ns" { S0 {} S0~combout {} MY_BINGXINGADD:inst3|74181:inst|45~17 {} MY_BINGXINGADD:inst3|74182:inst2|31~84 {} MY_BINGXINGADD:inst3|74182:inst2|31~85 {} MY_BINGXINGADD:inst3|74181:inst1|75~107 {} MY_BINGXINGADD:inst3|74181:inst1|77~157 {} MY_BINGXINGADD:inst3|74181:inst1|77~160 {} MY_REGISTER:inst2|inst {} } { 0.000ns 0.000ns 6.190ns 1.112ns 1.007ns 0.384ns 1.085ns 0.359ns 0.000ns } { 0.000ns 0.964ns 0.651ns 0.370ns 0.319ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "7.578 ns" { CK inst13 inst13~clkctrl MY_REGISTER:inst2|inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "7.578 ns" { CK {} CK~combout {} inst13 {} inst13~clkctrl {} MY_REGISTER:inst2|inst {} } { 0.000ns 0.000ns 1.443ns 3.196ns 0.921ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CPR2 B0 MY_REGISTER:inst2\|inst7 15.031 ns register " "Info: tco from clock \"CPR2\" to destination pin \"B0\" through register \"MY_REGISTER:inst2\|inst7\" is 15.031 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPR2 source 7.796 ns + Longest register " "Info: + Longest clock path from clock \"CPR2\" to source register is 7.796 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns CPR2 1 CLK PIN_105 1 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_105; Fanout = 1; CLK Node = 'CPR2'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPR2 } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_CONTROLEDADD.bdf" { { 248 -264 -96 264 "CPR2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.384 ns) + CELL(0.624 ns) 3.013 ns inst13 2 COMB LCCOMB_X33_Y3_N0 1 " "Info: 2: + IC(1.384 ns) + CELL(0.624 ns) = 3.013 ns; Loc. = LCCOMB_X33_Y3_N0; Fanout = 1; COMB Node = 'inst13'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "2.008 ns" { CPR2 inst13 } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_CONTROLEDADD.bdf" { { 224 48 112 272 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.196 ns) + CELL(0.000 ns) 6.209 ns inst13~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(3.196 ns) + CELL(0.000 ns) = 6.209 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "3.196 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_CONTROLEDADD.bdf" { { 224 48 112 272 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.666 ns) 7.796 ns MY_REGISTER:inst2\|inst7 4 REG LCFF_X24_Y2_N25 1 " "Info: 4: + IC(0.921 ns) + CELL(0.666 ns) = 7.796 ns; Loc. = LCFF_X24_Y2_N25; Fanout = 1; REG Node = 'MY_REGISTER:inst2\|inst7'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { inst13~clkctrl MY_REGISTER:inst2|inst7 } "NODE_NAME" } } { "MY_REGISTER.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_REGISTER.bdf" { { 672 376 440 752 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.295 ns ( 29.44 % ) " "Info: Total cell delay = 2.295 ns ( 29.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.501 ns ( 70.56 % ) " "Info: Total interconnect delay = 5.501 ns ( 70.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "7.796 ns" { CPR2 inst13 inst13~clkctrl MY_REGISTER:inst2|inst7 } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "7.796 ns" { CPR2 {} CPR2~combout {} inst13 {} inst13~clkctrl {} MY_REGISTER:inst2|inst7 {} } { 0.000ns 0.000ns 1.384ns 3.196ns 0.921ns } { 0.000ns 1.005ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MY_REGISTER.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_REGISTER.bdf" { { 672 376 440 752 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.931 ns + Longest register pin " "Info: + Longest register to pin delay is 6.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MY_REGISTER:inst2\|inst7 1 REG LCFF_X24_Y2_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y2_N25; Fanout = 1; REG Node = 'MY_REGISTER:inst2\|inst7'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { MY_REGISTER:inst2|inst7 } "NODE_NAME" } } { "MY_REGISTER.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_REGISTER.bdf" { { 672 376 440 752 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.835 ns) + CELL(3.096 ns) 6.931 ns B0 2 PIN PIN_34 0 " "Info: 2: + IC(3.835 ns) + CELL(3.096 ns) = 6.931 ns; Loc. = PIN_34; Fanout = 0; PIN Node = 'B0'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "6.931 ns" { MY_REGISTER:inst2|inst7 B0 } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_CONTROLEDADD.bdf" { { 336 1000 1176 352 "B0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.096 ns ( 44.67 % ) " "Info: Total cell delay = 3.096 ns ( 44.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.835 ns ( 55.33 % ) " "Info: Total interconnect delay = 3.835 ns ( 55.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "6.931 ns" { MY_REGISTER:inst2|inst7 B0 } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "6.931 ns" { MY_REGISTER:inst2|inst7 {} B0 {} } { 0.000ns 3.835ns } { 0.000ns 3.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "7.796 ns" { CPR2 inst13 inst13~clkctrl MY_REGISTER:inst2|inst7 } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "7.796 ns" { CPR2 {} CPR2~combout {} inst13 {} inst13~clkctrl {} MY_REGISTER:inst2|inst7 {} } { 0.000ns 0.000ns 1.384ns 3.196ns 0.921ns } { 0.000ns 1.005ns 0.624ns 0.000ns 0.666ns } "" } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "6.931 ns" { MY_REGISTER:inst2|inst7 B0 } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "6.931 ns" { MY_REGISTER:inst2|inst7 {} B0 {} } { 0.000ns 3.835ns } { 0.000ns 3.096ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "CK RD 6.946 ns Longest " "Info: Longest tpd from source pin \"CK\" to destination pin \"RD\" is 6.946 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CK'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_CONTROLEDADD.bdf" { { -16 -264 -96 0 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(3.296 ns) 6.946 ns RD 2 PIN PIN_60 0 " "Info: 2: + IC(2.500 ns) + CELL(3.296 ns) = 6.946 ns; Loc. = PIN_60; Fanout = 0; PIN Node = 'RD'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "5.796 ns" { CK RD } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_CONTROLEDADD.bdf" { { -312 528 704 -296 "RD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.446 ns ( 64.01 % ) " "Info: Total cell delay = 4.446 ns ( 64.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 35.99 % ) " "Info: Total interconnect delay = 2.500 ns ( 35.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "6.946 ns" { CK RD } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "6.946 ns" { CK {} CK~combout {} RD {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 1.150ns 3.296ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "MY_REGISTER:inst2\|inst7 CN CPR2 0.888 ns register " "Info: th for register \"MY_REGISTER:inst2\|inst7\" (data pin = \"CN\", clock pin = \"CPR2\") is 0.888 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPR2 destination 7.796 ns + Longest register " "Info: + Longest clock path from clock \"CPR2\" to destination register is 7.796 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns CPR2 1 CLK PIN_105 1 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_105; Fanout = 1; CLK Node = 'CPR2'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPR2 } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_CONTROLEDADD.bdf" { { 248 -264 -96 264 "CPR2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.384 ns) + CELL(0.624 ns) 3.013 ns inst13 2 COMB LCCOMB_X33_Y3_N0 1 " "Info: 2: + IC(1.384 ns) + CELL(0.624 ns) = 3.013 ns; Loc. = LCCOMB_X33_Y3_N0; Fanout = 1; COMB Node = 'inst13'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "2.008 ns" { CPR2 inst13 } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_CONTROLEDADD.bdf" { { 224 48 112 272 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.196 ns) + CELL(0.000 ns) 6.209 ns inst13~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(3.196 ns) + CELL(0.000 ns) = 6.209 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "3.196 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_CONTROLEDADD.bdf" { { 224 48 112 272 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.666 ns) 7.796 ns MY_REGISTER:inst2\|inst7 4 REG LCFF_X24_Y2_N25 1 " "Info: 4: + IC(0.921 ns) + CELL(0.666 ns) = 7.796 ns; Loc. = LCFF_X24_Y2_N25; Fanout = 1; REG Node = 'MY_REGISTER:inst2\|inst7'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { inst13~clkctrl MY_REGISTER:inst2|inst7 } "NODE_NAME" } } { "MY_REGISTER.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_REGISTER.bdf" { { 672 376 440 752 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.295 ns ( 29.44 % ) " "Info: Total cell delay = 2.295 ns ( 29.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.501 ns ( 70.56 % ) " "Info: Total interconnect delay = 5.501 ns ( 70.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "7.796 ns" { CPR2 inst13 inst13~clkctrl MY_REGISTER:inst2|inst7 } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "7.796 ns" { CPR2 {} CPR2~combout {} inst13 {} inst13~clkctrl {} MY_REGISTER:inst2|inst7 {} } { 0.000ns 0.000ns 1.384ns 3.196ns 0.921ns } { 0.000ns 1.005ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "MY_REGISTER.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_REGISTER.bdf" { { 672 376 440 752 "inst7" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.214 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.214 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns CN 1 PIN PIN_80 2 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 2; PIN Node = 'CN'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { CN } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_CONTROLEDADD.bdf" { { 784 -256 -88 800 "CN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.752 ns) + CELL(0.370 ns) 7.106 ns MY_BINGXINGADD:inst3\|74181:inst\|80~85 2 COMB LCCOMB_X24_Y2_N24 1 " "Info: 2: + IC(5.752 ns) + CELL(0.370 ns) = 7.106 ns; Loc. = LCCOMB_X24_Y2_N24; Fanout = 1; COMB Node = 'MY_BINGXINGADD:inst3\|74181:inst\|80~85'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "6.122 ns" { CN MY_BINGXINGADD:inst3|74181:inst|80~85 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartuals/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.214 ns MY_REGISTER:inst2\|inst7 3 REG LCFF_X24_Y2_N25 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.214 ns; Loc. = LCFF_X24_Y2_N25; Fanout = 1; REG Node = 'MY_REGISTER:inst2\|inst7'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { MY_BINGXINGADD:inst3|74181:inst|80~85 MY_REGISTER:inst2|inst7 } "NODE_NAME" } } { "MY_REGISTER.bdf" "" { Schematic "C:/Users/dell/Desktop/计组课设/微程序控制的运算器设计/MY_REGISTER.bdf" { { 672 376 440 752 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.462 ns ( 20.27 % ) " "Info: Total cell delay = 1.462 ns ( 20.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.752 ns ( 79.73 % ) " "Info: Total interconnect delay = 5.752 ns ( 79.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "7.214 ns" { CN MY_BINGXINGADD:inst3|74181:inst|80~85 MY_REGISTER:inst2|inst7 } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "7.214 ns" { CN {} CN~combout {} MY_BINGXINGADD:inst3|74181:inst|80~85 {} MY_REGISTER:inst2|inst7 {} } { 0.000ns 0.000ns 5.752ns 0.000ns } { 0.000ns 0.984ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "7.796 ns" { CPR2 inst13 inst13~clkctrl MY_REGISTER:inst2|inst7 } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "7.796 ns" { CPR2 {} CPR2~combout {} inst13 {} inst13~clkctrl {} MY_REGISTER:inst2|inst7 {} } { 0.000ns 0.000ns 1.384ns 3.196ns 0.921ns } { 0.000ns 1.005ns 0.624ns 0.000ns 0.666ns } "" } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "7.214 ns" { CN MY_BINGXINGADD:inst3|74181:inst|80~85 MY_REGISTER:inst2|inst7 } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "7.214 ns" { CN {} CN~combout {} MY_BINGXINGADD:inst3|74181:inst|80~85 {} MY_REGISTER:inst2|inst7 {} } { 0.000ns 0.000ns 5.752ns 0.000ns } { 0.000ns 0.984ns 0.370ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 10 20:12:00 2019 " "Info: Processing ended: Wed Apr 10 20:12:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
