// Seed: 1402553331
module module_0 (
    output tri  id_0,
    input  wand id_1,
    input  wire id_2,
    input  tri1 id_3
);
  wire id_5;
  module_2(
      id_3,
      id_0,
      id_0,
      id_3,
      id_3,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_2,
      id_1,
      id_3,
      id_3,
      id_3,
      id_1,
      id_3,
      id_0,
      id_0,
      id_0,
      id_1
  ); id_6(
      .id_0(1), .id_1(1'b0), .id_2(id_2 - id_8[1]), .id_3(1'h0)
  );
  wire id_9;
endmodule
module module_1 (
    output uwire id_0,
    input  wand  id_1
);
  logic [7:0] id_3 = id_3[1];
  module_0(
      id_0, id_1, id_1, id_1
  );
  wire id_4;
endmodule
module module_2 (
    input wand id_0,
    output tri1 id_1,
    output tri0 id_2,
    input tri0 id_3,
    input wand id_4,
    output wand id_5,
    output supply0 id_6,
    output tri1 id_7,
    output wor id_8,
    input wand id_9,
    input supply0 id_10,
    input wor id_11,
    input wor id_12,
    input wire id_13,
    input tri1 id_14,
    input tri1 id_15,
    input tri id_16,
    output wor id_17,
    output wor id_18,
    output tri0 id_19
    , id_22,
    input supply0 id_20
);
  genvar id_23;
  assign id_8 = id_9 ? "" & 1 : 1;
  always force id_8 = 1;
endmodule
