// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module processImage (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        factor,
        sum_row,
        sum_col,
        AllCandidates_x_address0,
        AllCandidates_x_ce0,
        AllCandidates_x_we0,
        AllCandidates_x_d0,
        AllCandidates_y_address0,
        AllCandidates_y_ce0,
        AllCandidates_y_we0,
        AllCandidates_y_d0,
        AllCandidates_w_address0,
        AllCandidates_w_ce0,
        AllCandidates_w_we0,
        AllCandidates_w_d0,
        AllCandidates_h_address0,
        AllCandidates_h_ce0,
        AllCandidates_h_we0,
        AllCandidates_h_d0,
        AllCandidates_size_r,
        IMG1_data_address0,
        IMG1_data_ce0,
        IMG1_data_q0,
        IMG1_data_address1,
        IMG1_data_ce1,
        IMG1_data_q1,
        winSize_width,
        winSize_height,
        ap_return
);

parameter    ap_ST_fsm_state1 = 48'd1;
parameter    ap_ST_fsm_state2 = 48'd2;
parameter    ap_ST_fsm_state3 = 48'd4;
parameter    ap_ST_fsm_state4 = 48'd8;
parameter    ap_ST_fsm_state5 = 48'd16;
parameter    ap_ST_fsm_state6 = 48'd32;
parameter    ap_ST_fsm_state7 = 48'd64;
parameter    ap_ST_fsm_state8 = 48'd128;
parameter    ap_ST_fsm_state9 = 48'd256;
parameter    ap_ST_fsm_state10 = 48'd512;
parameter    ap_ST_fsm_state11 = 48'd1024;
parameter    ap_ST_fsm_state12 = 48'd2048;
parameter    ap_ST_fsm_state13 = 48'd4096;
parameter    ap_ST_fsm_state14 = 48'd8192;
parameter    ap_ST_fsm_state15 = 48'd16384;
parameter    ap_ST_fsm_state16 = 48'd32768;
parameter    ap_ST_fsm_state17 = 48'd65536;
parameter    ap_ST_fsm_state18 = 48'd131072;
parameter    ap_ST_fsm_state19 = 48'd262144;
parameter    ap_ST_fsm_state20 = 48'd524288;
parameter    ap_ST_fsm_state21 = 48'd1048576;
parameter    ap_ST_fsm_state22 = 48'd2097152;
parameter    ap_ST_fsm_state23 = 48'd4194304;
parameter    ap_ST_fsm_state24 = 48'd8388608;
parameter    ap_ST_fsm_state25 = 48'd16777216;
parameter    ap_ST_fsm_state26 = 48'd33554432;
parameter    ap_ST_fsm_state27 = 48'd67108864;
parameter    ap_ST_fsm_state28 = 48'd134217728;
parameter    ap_ST_fsm_state29 = 48'd268435456;
parameter    ap_ST_fsm_state30 = 48'd536870912;
parameter    ap_ST_fsm_state31 = 48'd1073741824;
parameter    ap_ST_fsm_state32 = 48'd2147483648;
parameter    ap_ST_fsm_state33 = 48'd4294967296;
parameter    ap_ST_fsm_state34 = 48'd8589934592;
parameter    ap_ST_fsm_state35 = 48'd17179869184;
parameter    ap_ST_fsm_state36 = 48'd34359738368;
parameter    ap_ST_fsm_state37 = 48'd68719476736;
parameter    ap_ST_fsm_state38 = 48'd137438953472;
parameter    ap_ST_fsm_state39 = 48'd274877906944;
parameter    ap_ST_fsm_state40 = 48'd549755813888;
parameter    ap_ST_fsm_state41 = 48'd1099511627776;
parameter    ap_ST_fsm_state42 = 48'd2199023255552;
parameter    ap_ST_fsm_state43 = 48'd4398046511104;
parameter    ap_ST_fsm_state44 = 48'd8796093022208;
parameter    ap_ST_fsm_state45 = 48'd17592186044416;
parameter    ap_ST_fsm_state46 = 48'd35184372088832;
parameter    ap_ST_fsm_pp0_stage0 = 48'd70368744177664;
parameter    ap_ST_fsm_state65 = 48'd140737488355328;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] factor;
input  [31:0] sum_row;
input  [31:0] sum_col;
output  [6:0] AllCandidates_x_address0;
output   AllCandidates_x_ce0;
output   AllCandidates_x_we0;
output  [31:0] AllCandidates_x_d0;
output  [6:0] AllCandidates_y_address0;
output   AllCandidates_y_ce0;
output   AllCandidates_y_we0;
output  [31:0] AllCandidates_y_d0;
output  [6:0] AllCandidates_w_address0;
output   AllCandidates_w_ce0;
output   AllCandidates_w_we0;
output  [31:0] AllCandidates_w_d0;
output  [6:0] AllCandidates_h_address0;
output   AllCandidates_h_ce0;
output   AllCandidates_h_we0;
output  [31:0] AllCandidates_h_d0;
input  [31:0] AllCandidates_size_r;
output  [16:0] IMG1_data_address0;
output   IMG1_data_ce0;
input  [7:0] IMG1_data_q0;
output  [16:0] IMG1_data_address1;
output   IMG1_data_ce1;
input  [7:0] IMG1_data_q1;
input  [31:0] winSize_width;
input  [31:0] winSize_height;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg AllCandidates_x_ce0;
reg AllCandidates_x_we0;
reg AllCandidates_y_ce0;
reg AllCandidates_y_we0;
reg AllCandidates_w_ce0;
reg AllCandidates_w_we0;
reg AllCandidates_h_ce0;
reg AllCandidates_h_we0;
reg[16:0] IMG1_data_address0;
reg IMG1_data_ce0;
reg[16:0] IMG1_data_address1;
reg IMG1_data_ce1;

(* fsm_encoding = "none" *) reg   [47:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [1:0] i_reg_1268;
wire   [31:0] grp_fu_1401_p1;
reg   [31:0] reg_1420;
wire    ap_CS_fsm_state7;
wire    ap_block_state47_pp0_stage0_iter0;
wire    ap_block_state48_pp0_stage0_iter1;
wire    ap_block_state49_pp0_stage0_iter2;
wire    ap_block_state50_pp0_stage0_iter3;
wire    ap_block_state51_pp0_stage0_iter4;
wire    ap_block_state52_pp0_stage0_iter5;
wire    ap_block_state53_pp0_stage0_iter6;
wire    ap_block_state54_pp0_stage0_iter7;
wire    ap_block_state55_pp0_stage0_iter8;
wire    ap_block_state56_pp0_stage0_iter9;
wire    ap_block_state57_pp0_stage0_iter10;
wire    ap_block_state58_pp0_stage0_iter11;
wire    ap_block_state59_pp0_stage0_iter12;
wire    ap_block_state60_pp0_stage0_iter13;
wire    ap_block_state61_pp0_stage0_iter14;
wire    ap_block_state62_pp0_stage0_iter15;
wire    ap_block_state63_pp0_stage0_iter16;
wire    ap_block_state64_pp0_stage0_iter17;
wire    ap_block_pp0_stage0_11001;
reg    ap_enable_reg_pp0_iter5;
reg   [0:0] tmp_12_reg_4114;
reg   [0:0] tmp_12_reg_4114_pp0_iter4_reg;
wire   [31:0] grp_fu_1397_p2;
reg   [31:0] reg_1425;
wire    ap_CS_fsm_state11;
reg    ap_enable_reg_pp0_iter9;
reg   [0:0] tmp_12_reg_4114_pp0_iter8_reg;
wire   [63:0] grp_fu_1405_p1;
reg   [63:0] reg_1431;
wire    ap_CS_fsm_state12;
reg    ap_enable_reg_pp0_iter10;
reg   [0:0] tmp_12_reg_4114_pp0_iter9_reg;
reg   [7:0] reg_1436;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state24;
reg   [7:0] reg_1441;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state26;
wire   [31:0] tmp_1_fu_1453_p2;
reg   [31:0] tmp_1_reg_3324;
wire   [31:0] tmp_17_fu_1529_p3;
reg   [31:0] tmp_17_reg_3329;
wire   [28:0] tmp_107_fu_1606_p3;
reg   [28:0] tmp_107_reg_3337;
wire    ap_CS_fsm_state2;
wire   [0:0] tmp_22_fu_1542_p2;
wire   [63:0] tmp_21_i1_fu_1656_p3;
reg   [63:0] tmp_21_i1_reg_3342;
wire   [63:0] p_Val2_5_fu_1664_p1;
reg   [63:0] p_Val2_5_reg_3347;
wire    ap_CS_fsm_state17;
reg   [0:0] p_Result_1_reg_3353;
wire   [31:0] tmp_110_fu_1676_p3;
reg   [31:0] tmp_110_reg_3358;
wire   [17:0] tmp_112_fu_1694_p1;
reg   [17:0] tmp_112_reg_3366;
wire    ap_CS_fsm_state18;
wire   [0:0] tmp_111_fu_1683_p2;
wire   [17:0] tmp_113_fu_1698_p1;
reg   [17:0] tmp_113_reg_3371;
wire   [17:0] tmp_115_fu_1706_p2;
reg   [17:0] tmp_115_reg_3376;
wire   [17:0] tmp_117_fu_1716_p2;
reg   [17:0] tmp_117_reg_3381;
wire   [17:0] tmp_119_fu_1726_p2;
reg   [17:0] tmp_119_reg_3386;
wire   [17:0] tmp_121_fu_1736_p2;
reg   [17:0] tmp_121_reg_3391;
wire   [17:0] tmp_123_fu_1746_p2;
reg   [17:0] tmp_123_reg_3396;
wire   [17:0] tmp_125_fu_1756_p2;
reg   [17:0] tmp_125_reg_3401;
wire   [17:0] tmp_127_fu_1766_p2;
reg   [17:0] tmp_127_reg_3406;
wire   [17:0] tmp_129_fu_1776_p2;
reg   [17:0] tmp_129_reg_3411;
wire   [17:0] tmp_131_fu_1786_p2;
reg   [17:0] tmp_131_reg_3416;
wire   [17:0] tmp_133_fu_1796_p2;
reg   [17:0] tmp_133_reg_3421;
wire   [31:0] x_fu_1802_p2;
reg   [31:0] x_reg_3426;
wire   [17:0] tmp_134_fu_1808_p1;
reg   [17:0] tmp_134_reg_3431;
wire   [17:0] tmp_136_fu_1816_p2;
reg   [17:0] tmp_136_reg_3436;
wire   [17:0] tmp_138_fu_1826_p2;
reg   [17:0] tmp_138_reg_3441;
wire   [17:0] tmp_140_fu_1836_p2;
reg   [17:0] tmp_140_reg_3446;
wire   [17:0] tmp_142_fu_1846_p2;
reg   [17:0] tmp_142_reg_3451;
wire   [17:0] tmp_144_fu_1856_p2;
reg   [17:0] tmp_144_reg_3456;
wire   [17:0] tmp_146_fu_1866_p2;
reg   [17:0] tmp_146_reg_3461;
wire   [17:0] tmp_148_fu_1876_p2;
reg   [17:0] tmp_148_reg_3466;
wire   [17:0] tmp_150_fu_1886_p2;
reg   [17:0] tmp_150_reg_3471;
wire   [17:0] tmp_152_fu_1896_p2;
reg   [17:0] tmp_152_reg_3476;
wire   [17:0] tmp_154_fu_1906_p2;
reg   [17:0] tmp_154_reg_3481;
wire   [17:0] tmp_156_fu_1916_p2;
reg   [17:0] tmp_156_reg_3486;
wire   [17:0] tmp_158_fu_1926_p2;
reg   [17:0] tmp_158_reg_3491;
wire   [17:0] tmp_160_fu_1936_p2;
reg   [17:0] tmp_160_reg_3496;
wire   [17:0] tmp_162_fu_1946_p2;
reg   [17:0] tmp_162_reg_3501;
wire   [17:0] tmp_164_fu_1956_p2;
reg   [17:0] tmp_164_reg_3506;
wire   [17:0] tmp_166_fu_1966_p2;
reg   [17:0] tmp_166_reg_3511;
wire   [17:0] tmp_168_fu_1976_p2;
reg   [17:0] tmp_168_reg_3516;
wire   [17:0] tmp_170_fu_1986_p2;
reg   [17:0] tmp_170_reg_3521;
wire   [17:0] tmp_172_fu_1996_p2;
reg   [17:0] tmp_172_reg_3526;
wire   [17:0] tmp_174_fu_2006_p2;
reg   [17:0] tmp_174_reg_3531;
wire   [17:0] tmp_176_fu_2016_p2;
reg   [17:0] tmp_176_reg_3536;
wire   [17:0] tmp_178_fu_2026_p2;
reg   [17:0] tmp_178_reg_3541;
wire   [17:0] tmp_180_fu_2036_p2;
reg   [17:0] tmp_180_reg_3546;
wire   [17:0] tmp_182_fu_2046_p2;
reg   [17:0] tmp_182_reg_3551;
wire   [17:0] tmp_184_fu_2056_p2;
reg   [17:0] tmp_184_reg_3556;
wire   [17:0] tmp_186_fu_2066_p2;
reg   [17:0] tmp_186_reg_3561;
wire   [17:0] tmp_188_fu_2076_p2;
reg   [17:0] tmp_188_reg_3566;
wire   [17:0] tmp_190_fu_2086_p2;
reg   [17:0] tmp_190_reg_3571;
wire   [17:0] tmp_192_fu_2096_p2;
reg   [17:0] tmp_192_reg_3576;
wire   [17:0] tmp_194_fu_2106_p2;
reg   [17:0] tmp_194_reg_3581;
wire   [17:0] tmp_196_fu_2116_p2;
reg   [17:0] tmp_196_reg_3586;
wire   [17:0] tmp_198_fu_2126_p2;
reg   [17:0] tmp_198_reg_3591;
wire   [17:0] tmp_200_fu_2136_p2;
reg   [17:0] tmp_200_reg_3596;
wire   [31:0] y_fu_2142_p2;
wire   [63:0] phi_mul_cast_fu_2148_p1;
reg   [63:0] phi_mul_cast_reg_3606;
wire    ap_CS_fsm_state19;
wire   [4:0] n_1_fu_2162_p2;
reg   [4:0] n_1_reg_3615;
wire   [17:0] tmp_31_fu_2204_p2;
reg   [17:0] tmp_31_reg_3620;
wire   [0:0] exitcond2_fu_2156_p2;
wire   [17:0] tmp_32_fu_2209_p2;
reg   [17:0] tmp_32_reg_3625;
wire   [17:0] tmp_33_fu_2214_p2;
reg   [17:0] tmp_33_reg_3630;
wire   [17:0] tmp_34_fu_2219_p2;
reg   [17:0] tmp_34_reg_3635;
wire   [17:0] tmp_35_fu_2224_p2;
reg   [17:0] tmp_35_reg_3640;
wire   [17:0] tmp_36_fu_2229_p2;
reg   [17:0] tmp_36_reg_3645;
wire   [17:0] tmp_37_fu_2234_p2;
reg   [17:0] tmp_37_reg_3650;
wire   [17:0] tmp_38_fu_2239_p2;
reg   [17:0] tmp_38_reg_3655;
wire   [17:0] tmp_39_fu_2244_p2;
reg   [17:0] tmp_39_reg_3660;
wire   [17:0] tmp_40_fu_2249_p2;
reg   [17:0] tmp_40_reg_3665;
wire   [17:0] tmp_41_fu_2254_p2;
reg   [17:0] tmp_41_reg_3670;
wire   [17:0] tmp_42_fu_2259_p2;
reg   [17:0] tmp_42_reg_3675;
wire   [17:0] tmp_43_fu_2264_p2;
reg   [17:0] tmp_43_reg_3680;
wire   [17:0] tmp_44_fu_2269_p2;
reg   [17:0] tmp_44_reg_3685;
wire   [17:0] tmp_45_fu_2274_p2;
reg   [17:0] tmp_45_reg_3690;
wire   [17:0] tmp_46_fu_2279_p2;
reg   [17:0] tmp_46_reg_3695;
wire   [17:0] tmp_47_fu_2284_p2;
reg   [17:0] tmp_47_reg_3700;
wire   [17:0] tmp_48_fu_2289_p2;
reg   [17:0] tmp_48_reg_3705;
wire   [17:0] tmp_49_fu_2294_p2;
reg   [17:0] tmp_49_reg_3710;
wire   [17:0] tmp_50_fu_2299_p2;
reg   [17:0] tmp_50_reg_3715;
wire   [17:0] tmp_51_fu_2304_p2;
reg   [17:0] tmp_51_reg_3720;
wire   [17:0] tmp_52_fu_2309_p2;
reg   [17:0] tmp_52_reg_3725;
wire   [17:0] tmp_53_fu_2314_p2;
reg   [17:0] tmp_53_reg_3730;
wire   [17:0] tmp_54_fu_2319_p2;
reg   [17:0] tmp_54_reg_3735;
wire   [17:0] tmp_55_fu_2324_p2;
reg   [17:0] tmp_55_reg_3740;
wire   [17:0] tmp_56_fu_2329_p2;
reg   [17:0] tmp_56_reg_3745;
wire   [17:0] tmp_57_fu_2334_p2;
reg   [17:0] tmp_57_reg_3750;
wire   [17:0] tmp_58_fu_2339_p2;
reg   [17:0] tmp_58_reg_3755;
wire   [17:0] tmp_59_fu_2344_p2;
reg   [17:0] tmp_59_reg_3760;
wire   [17:0] tmp_60_fu_2349_p2;
reg   [17:0] tmp_60_reg_3765;
wire   [17:0] tmp_61_fu_2354_p2;
reg   [17:0] tmp_61_reg_3770;
wire   [17:0] tmp_62_fu_2359_p2;
reg   [17:0] tmp_62_reg_3775;
wire   [17:0] tmp_63_fu_2364_p2;
reg   [17:0] tmp_63_reg_3780;
wire   [17:0] tmp_64_fu_2369_p2;
reg   [17:0] tmp_64_reg_3785;
wire   [17:0] tmp_65_fu_2374_p2;
reg   [17:0] tmp_65_reg_3790;
wire   [17:0] tmp_66_fu_2379_p2;
reg   [17:0] tmp_66_reg_3795;
wire   [17:0] tmp_67_fu_2384_p2;
reg   [17:0] tmp_67_reg_3800;
wire   [17:0] tmp_68_fu_2389_p2;
reg   [17:0] tmp_68_reg_3805;
wire   [17:0] tmp_69_fu_2394_p2;
reg   [17:0] tmp_69_reg_3810;
wire   [17:0] tmp_70_fu_2399_p2;
reg   [17:0] tmp_70_reg_3815;
wire   [17:0] tmp_71_fu_2404_p2;
reg   [17:0] tmp_71_reg_3820;
wire   [17:0] tmp_72_fu_2409_p2;
reg   [17:0] tmp_72_reg_3825;
wire   [17:0] tmp_73_fu_2414_p2;
reg   [17:0] tmp_73_reg_3830;
wire   [17:0] tmp_74_fu_2419_p2;
reg   [17:0] tmp_74_reg_3835;
wire   [17:0] tmp_75_fu_2424_p2;
reg   [17:0] tmp_75_reg_3840;
wire   [17:0] tmp_76_fu_2429_p2;
reg   [17:0] tmp_76_reg_3845;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state23;
reg   [7:0] IMG1_data_load_6_reg_3890;
wire   [63:0] tmp_81_cast_fu_2516_p1;
reg   [63:0] tmp_81_cast_reg_3905;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state42;
wire   [9:0] next_mul_fu_2893_p2;
wire    ap_CS_fsm_state43;
wire   [5:0] grp_cascadeClassifier_1_fu_1279_ap_return;
reg   [5:0] result_02_reg_4095;
wire    ap_CS_fsm_state46;
wire    grp_cascadeClassifier_1_fu_1279_ap_ready;
wire    grp_cascadeClassifier_1_fu_1279_ap_done;
wire    grp_cascadeClassifier_2_fu_1331_ap_ready;
wire    grp_cascadeClassifier_2_fu_1331_ap_done;
reg    ap_block_state46_on_subcall_done;
wire   [5:0] grp_cascadeClassifier_2_fu_1331_ap_return;
reg   [5:0] result_11_reg_4100;
wire   [0:0] exitcond_fu_2911_p2;
wire    ap_CS_fsm_pp0_stage0;
wire   [1:0] i_1_fu_2917_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] tmp_12_fu_2933_p2;
reg   [0:0] tmp_12_reg_4114_pp0_iter1_reg;
reg   [0:0] tmp_12_reg_4114_pp0_iter2_reg;
reg   [0:0] tmp_12_reg_4114_pp0_iter3_reg;
reg   [0:0] tmp_12_reg_4114_pp0_iter5_reg;
reg   [0:0] tmp_12_reg_4114_pp0_iter6_reg;
reg   [0:0] tmp_12_reg_4114_pp0_iter7_reg;
reg   [0:0] tmp_12_reg_4114_pp0_iter10_reg;
reg   [0:0] tmp_12_reg_4114_pp0_iter11_reg;
reg   [0:0] tmp_12_reg_4114_pp0_iter12_reg;
reg   [0:0] tmp_12_reg_4114_pp0_iter13_reg;
reg   [0:0] tmp_12_reg_4114_pp0_iter14_reg;
reg   [0:0] tmp_12_reg_4114_pp0_iter15_reg;
reg   [0:0] tmp_12_reg_4114_pp0_iter16_reg;
wire   [31:0] tmp_15_fu_2949_p4;
wire   [31:0] p_Val2_12_fu_3068_p3;
reg   [31:0] p_Val2_12_reg_4123;
wire  signed [63:0] tmp_19_fu_3076_p1;
reg  signed [63:0] tmp_19_reg_4129;
reg  signed [63:0] tmp_19_reg_4129_pp0_iter1_reg;
reg  signed [63:0] tmp_19_reg_4129_pp0_iter2_reg;
reg  signed [63:0] tmp_19_reg_4129_pp0_iter3_reg;
reg  signed [63:0] tmp_19_reg_4129_pp0_iter4_reg;
reg  signed [63:0] tmp_19_reg_4129_pp0_iter5_reg;
reg  signed [63:0] tmp_19_reg_4129_pp0_iter6_reg;
reg  signed [63:0] tmp_19_reg_4129_pp0_iter7_reg;
reg  signed [63:0] tmp_19_reg_4129_pp0_iter8_reg;
reg  signed [63:0] tmp_19_reg_4129_pp0_iter9_reg;
reg  signed [63:0] tmp_19_reg_4129_pp0_iter10_reg;
reg  signed [63:0] tmp_19_reg_4129_pp0_iter11_reg;
reg  signed [63:0] tmp_19_reg_4129_pp0_iter12_reg;
reg  signed [63:0] tmp_19_reg_4129_pp0_iter13_reg;
reg  signed [63:0] tmp_19_reg_4129_pp0_iter14_reg;
reg  signed [63:0] tmp_19_reg_4129_pp0_iter15_reg;
reg  signed [63:0] tmp_19_reg_4129_pp0_iter16_reg;
wire   [63:0] tmp_21_i_fu_3147_p3;
reg   [63:0] tmp_21_i_reg_4135;
wire   [63:0] grp_fu_1413_p2;
reg   [63:0] x_assign_reg_4140;
reg    ap_enable_reg_pp0_iter15;
reg   [0:0] p_Result_s_reg_4145;
wire   [31:0] p_Val2_10_fu_3276_p3;
reg   [31:0] p_Val2_10_reg_4150;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state47;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg   [9:0] SUM1_data_address0;
reg    SUM1_data_ce0;
wire   [31:0] SUM1_data_q0;
reg   [9:0] SUM1_data_address1;
reg    SUM1_data_ce1;
reg    SUM1_data_we1;
wire   [31:0] SUM1_data_q1;
reg   [9:0] SQSUM1_data_address0;
reg    SQSUM1_data_ce0;
wire   [31:0] SQSUM1_data_q0;
reg   [9:0] SQSUM1_data_address1;
reg    SQSUM1_data_ce1;
reg    SQSUM1_data_we1;
wire   [31:0] SQSUM1_data_q1;
reg   [9:0] SUM2_data_address0;
reg    SUM2_data_ce0;
wire   [31:0] SUM2_data_q0;
reg   [9:0] SUM2_data_address1;
reg    SUM2_data_ce1;
reg    SUM2_data_we1;
wire   [31:0] SUM2_data_q1;
reg   [9:0] SQSUM2_data_address0;
reg    SQSUM2_data_ce0;
wire   [31:0] SQSUM2_data_q0;
reg   [9:0] SQSUM2_data_address1;
reg    SQSUM2_data_ce1;
reg    SQSUM2_data_we1;
wire   [31:0] SQSUM2_data_q1;
reg   [9:0] win_data_1_address0;
reg    win_data_1_ce0;
reg    win_data_1_we0;
wire   [7:0] win_data_1_q0;
reg   [9:0] win_data_1_address1;
reg    win_data_1_ce1;
reg    win_data_1_we1;
reg   [7:0] win_data_1_d1;
reg   [9:0] win_data_2_address0;
reg    win_data_2_ce0;
reg    win_data_2_we0;
reg   [7:0] win_data_2_d0;
wire   [7:0] win_data_2_q0;
reg   [9:0] win_data_2_address1;
reg    win_data_2_ce1;
reg    win_data_2_we1;
reg   [7:0] win_data_2_d1;
wire    grp_cascadeClassifier_1_fu_1279_ap_start;
wire    grp_cascadeClassifier_1_fu_1279_ap_idle;
wire   [9:0] grp_cascadeClassifier_1_fu_1279_II_address0;
wire    grp_cascadeClassifier_1_fu_1279_II_ce0;
wire   [9:0] grp_cascadeClassifier_1_fu_1279_II_address1;
wire    grp_cascadeClassifier_1_fu_1279_II_ce1;
wire   [9:0] grp_cascadeClassifier_1_fu_1279_SII_address0;
wire    grp_cascadeClassifier_1_fu_1279_SII_ce0;
wire   [9:0] grp_cascadeClassifier_1_fu_1279_SII_address1;
wire    grp_cascadeClassifier_1_fu_1279_SII_ce1;
wire    grp_cascadeClassifier_2_fu_1331_ap_start;
wire    grp_cascadeClassifier_2_fu_1331_ap_idle;
wire   [9:0] grp_cascadeClassifier_2_fu_1331_II_address0;
wire    grp_cascadeClassifier_2_fu_1331_II_ce0;
wire   [9:0] grp_cascadeClassifier_2_fu_1331_II_address1;
wire    grp_cascadeClassifier_2_fu_1331_II_ce1;
wire   [9:0] grp_cascadeClassifier_2_fu_1331_SII_address0;
wire    grp_cascadeClassifier_2_fu_1331_SII_ce0;
wire   [9:0] grp_cascadeClassifier_2_fu_1331_SII_address1;
wire    grp_cascadeClassifier_2_fu_1331_SII_ce1;
wire    grp_integralImages_1_fu_1383_ap_start;
wire    grp_integralImages_1_fu_1383_ap_done;
wire    grp_integralImages_1_fu_1383_ap_idle;
wire    grp_integralImages_1_fu_1383_ap_ready;
wire   [9:0] grp_integralImages_1_fu_1383_Data_address0;
wire    grp_integralImages_1_fu_1383_Data_ce0;
wire   [9:0] grp_integralImages_1_fu_1383_Sum_address0;
wire    grp_integralImages_1_fu_1383_Sum_ce0;
wire   [9:0] grp_integralImages_1_fu_1383_Sum_address1;
wire    grp_integralImages_1_fu_1383_Sum_ce1;
wire    grp_integralImages_1_fu_1383_Sum_we1;
wire   [31:0] grp_integralImages_1_fu_1383_Sum_d1;
wire   [9:0] grp_integralImages_1_fu_1383_Sqsum_address0;
wire    grp_integralImages_1_fu_1383_Sqsum_ce0;
wire   [9:0] grp_integralImages_1_fu_1383_Sqsum_address1;
wire    grp_integralImages_1_fu_1383_Sqsum_ce1;
wire    grp_integralImages_1_fu_1383_Sqsum_we1;
wire   [31:0] grp_integralImages_1_fu_1383_Sqsum_d1;
wire    grp_integralImages_2_fu_1390_ap_start;
wire    grp_integralImages_2_fu_1390_ap_done;
wire    grp_integralImages_2_fu_1390_ap_idle;
wire    grp_integralImages_2_fu_1390_ap_ready;
wire   [9:0] grp_integralImages_2_fu_1390_Data_address0;
wire    grp_integralImages_2_fu_1390_Data_ce0;
wire   [9:0] grp_integralImages_2_fu_1390_Sum_address0;
wire    grp_integralImages_2_fu_1390_Sum_ce0;
wire   [9:0] grp_integralImages_2_fu_1390_Sum_address1;
wire    grp_integralImages_2_fu_1390_Sum_ce1;
wire    grp_integralImages_2_fu_1390_Sum_we1;
wire   [31:0] grp_integralImages_2_fu_1390_Sum_d1;
wire   [9:0] grp_integralImages_2_fu_1390_Sqsum_address0;
wire    grp_integralImages_2_fu_1390_Sqsum_ce0;
wire   [9:0] grp_integralImages_2_fu_1390_Sqsum_address1;
wire    grp_integralImages_2_fu_1390_Sqsum_ce1;
wire    grp_integralImages_2_fu_1390_Sqsum_we1;
wire   [31:0] grp_integralImages_2_fu_1390_Sqsum_d1;
reg   [31:0] p_y_reg_1221;
reg   [31:0] p_x_reg_1233;
wire    ap_CS_fsm_state65;
reg   [4:0] n_reg_1245;
reg   [9:0] phi_mul_reg_1256;
reg    grp_cascadeClassifier_1_fu_1279_ap_start_reg;
wire    ap_CS_fsm_state45;
reg    grp_cascadeClassifier_2_fu_1331_ap_start_reg;
reg    grp_integralImages_1_fu_1383_ap_start_reg;
wire    ap_CS_fsm_state44;
reg    grp_integralImages_2_fu_1390_ap_start_reg;
wire  signed [63:0] tmp_31_cast_fu_2434_p1;
wire  signed [63:0] tmp_32_cast_fu_2438_p1;
wire  signed [63:0] tmp_33_cast_fu_2442_p1;
wire  signed [63:0] tmp_34_cast_fu_2446_p1;
wire  signed [63:0] tmp_35_cast_fu_2450_p1;
wire  signed [63:0] tmp_36_cast_fu_2454_p1;
wire   [63:0] tmp_78_cast_fu_2464_p1;
wire  signed [63:0] tmp_37_cast_fu_2470_p1;
wire  signed [63:0] tmp_38_cast_fu_2474_p1;
wire   [63:0] tmp_79_cast_fu_2484_p1;
wire  signed [63:0] tmp_39_cast_fu_2490_p1;
wire  signed [63:0] tmp_40_cast_fu_2494_p1;
wire   [63:0] tmp_80_cast_fu_2504_p1;
wire  signed [63:0] tmp_41_cast_fu_2521_p1;
wire  signed [63:0] tmp_42_cast_fu_2525_p1;
wire   [63:0] tmp_82_cast_fu_2535_p1;
wire  signed [63:0] tmp_43_cast_fu_2541_p1;
wire  signed [63:0] tmp_44_cast_fu_2545_p1;
wire   [63:0] tmp_83_cast_fu_2555_p1;
wire  signed [63:0] tmp_45_cast_fu_2561_p1;
wire  signed [63:0] tmp_46_cast_fu_2565_p1;
wire   [63:0] tmp_84_cast_fu_2575_p1;
wire   [63:0] tmp_85_cast_fu_2587_p1;
wire  signed [63:0] tmp_47_cast_fu_2593_p1;
wire  signed [63:0] tmp_48_cast_fu_2597_p1;
wire   [63:0] tmp_86_cast_fu_2607_p1;
wire  signed [63:0] tmp_49_cast_fu_2613_p1;
wire  signed [63:0] tmp_50_cast_fu_2617_p1;
wire   [63:0] tmp_87_cast_fu_2627_p1;
wire  signed [63:0] tmp_51_cast_fu_2633_p1;
wire  signed [63:0] tmp_52_cast_fu_2637_p1;
wire   [63:0] tmp_88_cast_fu_2647_p1;
wire  signed [63:0] tmp_53_cast_fu_2653_p1;
wire  signed [63:0] tmp_54_cast_fu_2657_p1;
wire   [63:0] tmp_89_cast_fu_2667_p1;
wire  signed [63:0] tmp_55_cast_fu_2673_p1;
wire  signed [63:0] tmp_56_cast_fu_2677_p1;
wire   [63:0] tmp_90_cast_fu_2687_p1;
wire  signed [63:0] tmp_57_cast_fu_2693_p1;
wire  signed [63:0] tmp_58_cast_fu_2697_p1;
wire   [63:0] tmp_91_cast_fu_2707_p1;
wire  signed [63:0] tmp_59_cast_fu_2713_p1;
wire  signed [63:0] tmp_60_cast_fu_2717_p1;
wire   [63:0] tmp_92_cast_fu_2727_p1;
wire  signed [63:0] tmp_61_cast_fu_2733_p1;
wire  signed [63:0] tmp_62_cast_fu_2737_p1;
wire   [63:0] tmp_93_cast_fu_2747_p1;
wire  signed [63:0] tmp_63_cast_fu_2753_p1;
wire  signed [63:0] tmp_64_cast_fu_2757_p1;
wire   [63:0] tmp_94_cast_fu_2767_p1;
wire  signed [63:0] tmp_65_cast_fu_2773_p1;
wire  signed [63:0] tmp_66_cast_fu_2777_p1;
wire   [63:0] tmp_95_cast_fu_2787_p1;
wire  signed [63:0] tmp_67_cast_fu_2793_p1;
wire  signed [63:0] tmp_68_cast_fu_2797_p1;
wire   [63:0] tmp_96_cast_fu_2807_p1;
wire  signed [63:0] tmp_69_cast_fu_2813_p1;
wire  signed [63:0] tmp_70_cast_fu_2817_p1;
wire   [63:0] tmp_97_cast_fu_2827_p1;
wire  signed [63:0] tmp_71_cast_fu_2833_p1;
wire  signed [63:0] tmp_72_cast_fu_2837_p1;
wire   [63:0] tmp_98_cast_fu_2847_p1;
wire  signed [63:0] tmp_73_cast_fu_2853_p1;
wire  signed [63:0] tmp_74_cast_fu_2857_p1;
wire   [63:0] tmp_99_cast_fu_2867_p1;
wire  signed [63:0] tmp_75_cast_fu_2873_p1;
wire  signed [63:0] tmp_76_cast_fu_2877_p1;
wire   [63:0] tmp_100_cast_fu_2887_p1;
wire   [63:0] tmp_101_cast_fu_2905_p1;
wire    ap_block_pp0_stage0;
reg   [31:0] AllCandidates_size_fu_354;
wire   [31:0] tmp_20_fu_3082_p2;
wire    ap_CS_fsm_state8;
reg   [31:0] grp_fu_1401_p0;
reg   [63:0] grp_fu_1413_p1;
wire    ap_CS_fsm_state13;
wire   [31:0] tmp_fu_1447_p2;
wire   [31:0] tmp_op_op_fu_1467_p2;
wire   [31:0] p_neg_fu_1481_p2;
wire   [29:0] p_lshr_fu_1487_p4;
wire   [0:0] tmp_5_fu_1473_p3;
wire   [29:0] p_neg_t_fu_1497_p2;
wire   [29:0] tmp_7_fu_1503_p4;
wire   [0:0] tmp_2_fu_1459_p3;
wire   [29:0] tmp_10_fu_1513_p3;
wire   [29:0] tmp_14_fu_1521_p3;
wire   [31:0] tmp_1_op_op_fu_1554_p2;
wire   [31:0] p_neg1_fu_1567_p2;
wire   [28:0] p_lshr1_fu_1572_p4;
wire   [0:0] tmp_102_fu_1559_p3;
wire   [28:0] p_neg_t1_fu_1582_p2;
wire   [28:0] tmp_103_fu_1588_p4;
wire   [0:0] tmp_77_fu_1547_p3;
wire   [28:0] tmp_106_fu_1598_p3;
wire   [31:0] value_assign_1_to_in_fu_1614_p1;
wire   [7:0] tmp_4_fu_1618_p4;
wire   [22:0] tmp_23_fu_1628_p1;
wire   [0:0] notrhs_fu_1638_p2;
wire   [0:0] notlhs_fu_1632_p2;
wire   [0:0] tmp_13_fu_1644_p2;
wire   [0:0] grp_fu_1408_p2;
wire   [0:0] tmp_21_fu_1650_p2;
wire   [31:0] tmp_6_fu_1688_p2;
wire   [17:0] tmp_114_fu_1702_p1;
wire   [17:0] tmp_116_fu_1712_p1;
wire   [17:0] tmp_118_fu_1722_p1;
wire   [17:0] tmp_120_fu_1732_p1;
wire   [17:0] tmp_122_fu_1742_p1;
wire   [17:0] tmp_124_fu_1752_p1;
wire   [17:0] tmp_126_fu_1762_p1;
wire   [17:0] tmp_128_fu_1772_p1;
wire   [17:0] tmp_130_fu_1782_p1;
wire   [17:0] tmp_132_fu_1792_p1;
wire   [17:0] tmp_135_fu_1812_p1;
wire   [17:0] tmp_137_fu_1822_p1;
wire   [17:0] tmp_139_fu_1832_p1;
wire   [17:0] tmp_141_fu_1842_p1;
wire   [17:0] tmp_143_fu_1852_p1;
wire   [17:0] tmp_145_fu_1862_p1;
wire   [17:0] tmp_147_fu_1872_p1;
wire   [17:0] tmp_149_fu_1882_p1;
wire   [17:0] tmp_151_fu_1892_p1;
wire   [17:0] tmp_153_fu_1902_p1;
wire   [17:0] tmp_155_fu_1912_p1;
wire   [17:0] tmp_157_fu_1922_p1;
wire   [17:0] tmp_159_fu_1932_p1;
wire   [17:0] tmp_161_fu_1942_p1;
wire   [17:0] tmp_163_fu_1952_p1;
wire   [17:0] tmp_165_fu_1962_p1;
wire   [17:0] tmp_167_fu_1972_p1;
wire   [17:0] tmp_169_fu_1982_p1;
wire   [17:0] tmp_171_fu_1992_p1;
wire   [17:0] tmp_173_fu_2002_p1;
wire   [17:0] tmp_175_fu_2012_p1;
wire   [17:0] tmp_177_fu_2022_p1;
wire   [17:0] tmp_179_fu_2032_p1;
wire   [17:0] tmp_181_fu_2042_p1;
wire   [17:0] tmp_183_fu_2052_p1;
wire   [17:0] tmp_185_fu_2062_p1;
wire   [17:0] tmp_187_fu_2072_p1;
wire   [17:0] tmp_189_fu_2082_p1;
wire   [17:0] tmp_191_fu_2092_p1;
wire   [17:0] tmp_193_fu_2102_p1;
wire   [17:0] tmp_195_fu_2112_p1;
wire   [17:0] tmp_197_fu_2122_p1;
wire   [17:0] tmp_199_fu_2132_p1;
wire   [31:0] n_cast4_fu_2152_p1;
wire   [31:0] tmp_s_fu_2168_p2;
wire   [9:0] tmp_201_fu_2174_p1;
wire   [11:0] tmp_202_fu_2186_p1;
wire   [17:0] p_shl_cast_fu_2178_p3;
wire   [17:0] p_shl3_cast_fu_2190_p3;
wire   [17:0] tmp_30_fu_2198_p2;
wire   [9:0] tmp_78_fu_2458_p2;
wire   [9:0] tmp_79_fu_2478_p2;
wire   [9:0] tmp_80_fu_2498_p2;
wire   [9:0] tmp_81_fu_2510_p2;
wire   [9:0] tmp_82_fu_2529_p2;
wire   [9:0] tmp_83_fu_2549_p2;
wire   [9:0] tmp_84_fu_2569_p2;
wire   [9:0] tmp_85_fu_2581_p2;
wire   [9:0] tmp_86_fu_2601_p2;
wire   [9:0] tmp_87_fu_2621_p2;
wire   [9:0] tmp_88_fu_2641_p2;
wire   [9:0] tmp_89_fu_2661_p2;
wire   [9:0] tmp_90_fu_2681_p2;
wire   [9:0] tmp_91_fu_2701_p2;
wire   [9:0] tmp_92_fu_2721_p2;
wire   [9:0] tmp_93_fu_2741_p2;
wire   [9:0] tmp_94_fu_2761_p2;
wire   [9:0] tmp_95_fu_2781_p2;
wire   [9:0] tmp_96_fu_2801_p2;
wire   [9:0] tmp_97_fu_2821_p2;
wire   [9:0] tmp_98_fu_2841_p2;
wire   [9:0] tmp_99_fu_2861_p2;
wire   [9:0] tmp_100_fu_2881_p2;
wire   [9:0] tmp_101_fu_2899_p2;
wire   [0:0] tmp_203_fu_2923_p1;
wire   [5:0] result_load_phi_fu_2927_p3;
wire   [28:0] tmp_24_fu_2939_p4;
wire   [51:0] tmp_V_3_fu_2969_p1;
wire   [53:0] mantissa_V_1_fu_2972_p4;
wire   [10:0] tmp_V_2_fu_2960_p4;
wire   [11:0] tmp_i_i_i_i_i1_cast1_fu_2986_p1;
wire   [11:0] sh_assign_3_fu_2990_p2;
wire   [10:0] tmp_i_i_i_i1_fu_3004_p2;
wire   [0:0] isNeg_1_fu_2996_p3;
wire  signed [11:0] tmp_i_i_i_i1_cast_fu_3010_p1;
wire   [11:0] ush_1_fu_3014_p3;
wire  signed [31:0] sh_assign_5_cast_fu_3022_p1;
wire   [53:0] tmp_i_i_i_i1_cast_15_fu_3030_p1;
wire   [136:0] mantissa_V_3_cast_fu_2982_p1;
wire   [136:0] tmp_i_i_i_i1_14_fu_3026_p1;
wire   [53:0] r_V_2_fu_3034_p2;
wire   [0:0] tmp_211_fu_3046_p3;
wire   [136:0] r_V_3_fu_3040_p2;
wire   [31:0] tmp_108_fu_3054_p1;
wire   [31:0] tmp_109_fu_3058_p4;
wire  signed [31:0] tmp_19_fu_3076_p0;
wire  signed [31:0] tmp_20_fu_3082_p1;
wire   [31:0] result_V_3_fu_3093_p2;
wire   [31:0] value_assign_to_int_fu_3105_p1;
wire   [7:0] tmp_25_fu_3109_p4;
wire   [22:0] tmp_204_fu_3119_p1;
wire   [0:0] notrhs8_fu_3129_p2;
wire   [0:0] notlhs7_fu_3123_p2;
wire   [0:0] tmp_27_fu_3135_p2;
wire   [0:0] tmp_29_fu_3141_p2;
wire   [63:0] p_Val2_s_fu_3155_p1;
wire   [51:0] tmp_V_1_fu_3176_p1;
wire   [53:0] mantissa_V_fu_3180_p4;
wire   [10:0] tmp_V_fu_3166_p4;
wire   [11:0] tmp_i_i_i_i_i_cast2_fu_3194_p1;
wire   [11:0] sh_assign_fu_3198_p2;
wire   [10:0] tmp_i_i_i_i_fu_3212_p2;
wire   [0:0] isNeg_fu_3204_p3;
wire  signed [11:0] tmp_i_i_i_i_cast_fu_3218_p1;
wire   [11:0] ush_fu_3222_p3;
wire  signed [31:0] sh_assign_2_cast_fu_3230_p1;
wire   [53:0] tmp_i_i_i_i_cast_13_fu_3238_p1;
wire   [136:0] mantissa_V_1_cast_fu_3190_p1;
wire   [136:0] tmp_i_i_i_i_12_fu_3234_p1;
wire   [53:0] r_V_fu_3242_p2;
wire   [0:0] tmp_208_fu_3254_p3;
wire   [136:0] r_V_1_fu_3248_p2;
wire   [31:0] tmp_104_fu_3262_p1;
wire   [31:0] tmp_105_fu_3266_p4;
wire   [31:0] result_V_1_fu_3284_p2;
wire    ap_block_pp0_stage0_00001;
reg   [47:0] ap_NS_fsm;
reg    ap_block_state44_on_subcall_done;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 48'd1;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 grp_cascadeClassifier_1_fu_1279_ap_start_reg = 1'b0;
#0 grp_cascadeClassifier_2_fu_1331_ap_start_reg = 1'b0;
#0 grp_integralImages_1_fu_1383_ap_start_reg = 1'b0;
#0 grp_integralImages_2_fu_1390_ap_start_reg = 1'b0;
end

processImage_SUM10iy #(
    .DataWidth( 32 ),
    .AddressRange( 625 ),
    .AddressWidth( 10 ))
SUM1_data_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(SUM1_data_address0),
    .ce0(SUM1_data_ce0),
    .q0(SUM1_data_q0),
    .address1(SUM1_data_address1),
    .ce1(SUM1_data_ce1),
    .we1(SUM1_data_we1),
    .d1(grp_integralImages_1_fu_1383_Sum_d1),
    .q1(SUM1_data_q1)
);

processImage_SUM10iy #(
    .DataWidth( 32 ),
    .AddressRange( 625 ),
    .AddressWidth( 10 ))
SQSUM1_data_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(SQSUM1_data_address0),
    .ce0(SQSUM1_data_ce0),
    .q0(SQSUM1_data_q0),
    .address1(SQSUM1_data_address1),
    .ce1(SQSUM1_data_ce1),
    .we1(SQSUM1_data_we1),
    .d1(grp_integralImages_1_fu_1383_Sqsum_d1),
    .q1(SQSUM1_data_q1)
);

processImage_SUM10iy #(
    .DataWidth( 32 ),
    .AddressRange( 625 ),
    .AddressWidth( 10 ))
SUM2_data_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(SUM2_data_address0),
    .ce0(SUM2_data_ce0),
    .q0(SUM2_data_q0),
    .address1(SUM2_data_address1),
    .ce1(SUM2_data_ce1),
    .we1(SUM2_data_we1),
    .d1(grp_integralImages_2_fu_1390_Sum_d1),
    .q1(SUM2_data_q1)
);

processImage_SUM10iy #(
    .DataWidth( 32 ),
    .AddressRange( 625 ),
    .AddressWidth( 10 ))
SQSUM2_data_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(SQSUM2_data_address0),
    .ce0(SQSUM2_data_ce0),
    .q0(SQSUM2_data_q0),
    .address1(SQSUM2_data_address1),
    .ce1(SQSUM2_data_ce1),
    .we1(SQSUM2_data_we1),
    .d1(grp_integralImages_2_fu_1390_Sqsum_d1),
    .q1(SQSUM2_data_q1)
);

processImage_win_4jc #(
    .DataWidth( 8 ),
    .AddressRange( 625 ),
    .AddressWidth( 10 ))
win_data_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(win_data_1_address0),
    .ce0(win_data_1_ce0),
    .we0(win_data_1_we0),
    .d0(IMG1_data_q0),
    .q0(win_data_1_q0),
    .address1(win_data_1_address1),
    .ce1(win_data_1_ce1),
    .we1(win_data_1_we1),
    .d1(win_data_1_d1)
);

processImage_win_4jc #(
    .DataWidth( 8 ),
    .AddressRange( 625 ),
    .AddressWidth( 10 ))
win_data_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(win_data_2_address0),
    .ce0(win_data_2_ce0),
    .we0(win_data_2_we0),
    .d0(win_data_2_d0),
    .q0(win_data_2_q0),
    .address1(win_data_2_address1),
    .ce1(win_data_2_ce1),
    .we1(win_data_2_we1),
    .d1(win_data_2_d1)
);

cascadeClassifier_1 grp_cascadeClassifier_1_fu_1279(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cascadeClassifier_1_fu_1279_ap_start),
    .ap_done(grp_cascadeClassifier_1_fu_1279_ap_done),
    .ap_idle(grp_cascadeClassifier_1_fu_1279_ap_idle),
    .ap_ready(grp_cascadeClassifier_1_fu_1279_ap_ready),
    .II_address0(grp_cascadeClassifier_1_fu_1279_II_address0),
    .II_ce0(grp_cascadeClassifier_1_fu_1279_II_ce0),
    .II_q0(SUM1_data_q0),
    .II_address1(grp_cascadeClassifier_1_fu_1279_II_address1),
    .II_ce1(grp_cascadeClassifier_1_fu_1279_II_ce1),
    .II_q1(SUM1_data_q1),
    .SII_address0(grp_cascadeClassifier_1_fu_1279_SII_address0),
    .SII_ce0(grp_cascadeClassifier_1_fu_1279_SII_ce0),
    .SII_q0(SQSUM1_data_q0),
    .SII_address1(grp_cascadeClassifier_1_fu_1279_SII_address1),
    .SII_ce1(grp_cascadeClassifier_1_fu_1279_SII_ce1),
    .SII_q1(SQSUM1_data_q1),
    .ap_return(grp_cascadeClassifier_1_fu_1279_ap_return)
);

cascadeClassifier_2 grp_cascadeClassifier_2_fu_1331(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cascadeClassifier_2_fu_1331_ap_start),
    .ap_done(grp_cascadeClassifier_2_fu_1331_ap_done),
    .ap_idle(grp_cascadeClassifier_2_fu_1331_ap_idle),
    .ap_ready(grp_cascadeClassifier_2_fu_1331_ap_ready),
    .II_address0(grp_cascadeClassifier_2_fu_1331_II_address0),
    .II_ce0(grp_cascadeClassifier_2_fu_1331_II_ce0),
    .II_q0(SUM2_data_q0),
    .II_address1(grp_cascadeClassifier_2_fu_1331_II_address1),
    .II_ce1(grp_cascadeClassifier_2_fu_1331_II_ce1),
    .II_q1(SUM2_data_q1),
    .SII_address0(grp_cascadeClassifier_2_fu_1331_SII_address0),
    .SII_ce0(grp_cascadeClassifier_2_fu_1331_SII_ce0),
    .SII_q0(SQSUM2_data_q0),
    .SII_address1(grp_cascadeClassifier_2_fu_1331_SII_address1),
    .SII_ce1(grp_cascadeClassifier_2_fu_1331_SII_ce1),
    .SII_q1(SQSUM2_data_q1),
    .ap_return(grp_cascadeClassifier_2_fu_1331_ap_return)
);

integralImages_1 grp_integralImages_1_fu_1383(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_integralImages_1_fu_1383_ap_start),
    .ap_done(grp_integralImages_1_fu_1383_ap_done),
    .ap_idle(grp_integralImages_1_fu_1383_ap_idle),
    .ap_ready(grp_integralImages_1_fu_1383_ap_ready),
    .Data_address0(grp_integralImages_1_fu_1383_Data_address0),
    .Data_ce0(grp_integralImages_1_fu_1383_Data_ce0),
    .Data_q0(win_data_1_q0),
    .Sum_address0(grp_integralImages_1_fu_1383_Sum_address0),
    .Sum_ce0(grp_integralImages_1_fu_1383_Sum_ce0),
    .Sum_q0(SUM1_data_q0),
    .Sum_address1(grp_integralImages_1_fu_1383_Sum_address1),
    .Sum_ce1(grp_integralImages_1_fu_1383_Sum_ce1),
    .Sum_we1(grp_integralImages_1_fu_1383_Sum_we1),
    .Sum_d1(grp_integralImages_1_fu_1383_Sum_d1),
    .Sqsum_address0(grp_integralImages_1_fu_1383_Sqsum_address0),
    .Sqsum_ce0(grp_integralImages_1_fu_1383_Sqsum_ce0),
    .Sqsum_q0(SQSUM1_data_q0),
    .Sqsum_address1(grp_integralImages_1_fu_1383_Sqsum_address1),
    .Sqsum_ce1(grp_integralImages_1_fu_1383_Sqsum_ce1),
    .Sqsum_we1(grp_integralImages_1_fu_1383_Sqsum_we1),
    .Sqsum_d1(grp_integralImages_1_fu_1383_Sqsum_d1)
);

integralImages_2 grp_integralImages_2_fu_1390(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_integralImages_2_fu_1390_ap_start),
    .ap_done(grp_integralImages_2_fu_1390_ap_done),
    .ap_idle(grp_integralImages_2_fu_1390_ap_idle),
    .ap_ready(grp_integralImages_2_fu_1390_ap_ready),
    .Data_address0(grp_integralImages_2_fu_1390_Data_address0),
    .Data_ce0(grp_integralImages_2_fu_1390_Data_ce0),
    .Data_q0(win_data_2_q0),
    .Sum_address0(grp_integralImages_2_fu_1390_Sum_address0),
    .Sum_ce0(grp_integralImages_2_fu_1390_Sum_ce0),
    .Sum_q0(SUM2_data_q0),
    .Sum_address1(grp_integralImages_2_fu_1390_Sum_address1),
    .Sum_ce1(grp_integralImages_2_fu_1390_Sum_ce1),
    .Sum_we1(grp_integralImages_2_fu_1390_Sum_we1),
    .Sum_d1(grp_integralImages_2_fu_1390_Sum_d1),
    .Sqsum_address0(grp_integralImages_2_fu_1390_Sqsum_address0),
    .Sqsum_ce0(grp_integralImages_2_fu_1390_Sqsum_ce0),
    .Sqsum_q0(SQSUM2_data_q0),
    .Sqsum_address1(grp_integralImages_2_fu_1390_Sqsum_address1),
    .Sqsum_ce1(grp_integralImages_2_fu_1390_Sqsum_ce1),
    .Sqsum_we1(grp_integralImages_2_fu_1390_Sqsum_we1),
    .Sqsum_d1(grp_integralImages_2_fu_1390_Sqsum_d1)
);

detectFaces_fmul_6jw #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
detectFaces_fmul_6jw_U69(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1420),
    .din1(factor),
    .ce(1'b1),
    .dout(grp_fu_1397_p2)
);

detectFaces_sitof7jG #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
detectFaces_sitof7jG_U70(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1401_p0),
    .ce(1'b1),
    .dout(grp_fu_1401_p1)
);

detectFaces_fpext8jQ #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
detectFaces_fpext8jQ_U71(
    .din0(reg_1425),
    .dout(grp_fu_1405_p1)
);

detectFaces_fcmp_9j0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
detectFaces_fcmp_9j0_U72(
    .din0(reg_1425),
    .din1(32'd0),
    .opcode(5'd3),
    .dout(grp_fu_1408_p2)
);

detectFaces_dadd_bak #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
detectFaces_dadd_bak_U73(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1431),
    .din1(grp_fu_1413_p1),
    .ce(1'b1),
    .dout(grp_fu_1413_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state47) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b0 == ap_block_state46_on_subcall_done) & (1'b1 == ap_CS_fsm_state46))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state47)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state47);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end else if (((1'b0 == ap_block_state46_on_subcall_done) & (1'b1 == ap_CS_fsm_state46))) begin
            ap_enable_reg_pp0_iter17 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cascadeClassifier_1_fu_1279_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state45)) begin
            grp_cascadeClassifier_1_fu_1279_ap_start_reg <= 1'b1;
        end else if ((grp_cascadeClassifier_1_fu_1279_ap_ready == 1'b1)) begin
            grp_cascadeClassifier_1_fu_1279_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cascadeClassifier_2_fu_1331_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state45)) begin
            grp_cascadeClassifier_2_fu_1331_ap_start_reg <= 1'b1;
        end else if ((grp_cascadeClassifier_2_fu_1331_ap_ready == 1'b1)) begin
            grp_cascadeClassifier_2_fu_1331_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_integralImages_1_fu_1383_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state19) & (exitcond2_fu_2156_p2 == 1'd1))) begin
            grp_integralImages_1_fu_1383_ap_start_reg <= 1'b1;
        end else if ((grp_integralImages_1_fu_1383_ap_ready == 1'b1)) begin
            grp_integralImages_1_fu_1383_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_integralImages_2_fu_1390_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state19) & (exitcond2_fu_2156_p2 == 1'd1))) begin
            grp_integralImages_2_fu_1390_ap_start_reg <= 1'b1;
        end else if ((grp_integralImages_2_fu_1390_ap_ready == 1'b1)) begin
            grp_integralImages_2_fu_1390_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_fu_2911_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_12_fu_2933_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        AllCandidates_size_fu_354 <= tmp_20_fu_3082_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        AllCandidates_size_fu_354 <= AllCandidates_size_r;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_fu_2911_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_reg_1268 <= i_1_fu_2917_p2;
    end else if (((1'b0 == ap_block_state46_on_subcall_done) & (1'b1 == ap_CS_fsm_state46))) begin
        i_reg_1268 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        n_reg_1245 <= n_1_reg_3615;
    end else if (((tmp_111_fu_1683_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        n_reg_1245 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        p_x_reg_1233 <= x_reg_3426;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_x_reg_1233 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state18) & (tmp_111_fu_1683_p2 == 1'd1))) begin
        p_y_reg_1221 <= y_fu_2142_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_y_reg_1221 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        phi_mul_reg_1256 <= next_mul_fu_2893_p2;
    end else if (((tmp_111_fu_1683_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        phi_mul_reg_1256 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        IMG1_data_load_6_reg_3890 <= IMG1_data_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        n_1_reg_3615 <= n_1_fu_2162_p2;
        phi_mul_cast_reg_3606[9 : 0] <= phi_mul_cast_fu_2148_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        p_Result_1_reg_3353 <= p_Val2_5_fu_1664_p1[32'd63];
        p_Val2_5_reg_3347 <= p_Val2_5_fu_1664_p1;
        tmp_110_reg_3358[31 : 3] <= tmp_110_fu_1676_p3[31 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_12_reg_4114_pp0_iter15_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Result_s_reg_4145 <= p_Val2_s_fu_3155_p1[32'd63];
        p_Val2_10_reg_4150 <= p_Val2_10_fu_3276_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_fu_2911_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_12_fu_2933_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_12_reg_4123 <= p_Val2_12_fu_3068_p3;
        tmp_19_reg_4129 <= tmp_19_fu_3076_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (tmp_12_reg_4114_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_1420 <= grp_fu_1401_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (tmp_12_reg_4114_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_1425 <= grp_fu_1397_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (tmp_12_reg_4114_pp0_iter9_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_1431 <= grp_fu_1405_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state21))) begin
        reg_1436 <= IMG1_data_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22))) begin
        reg_1441 <= IMG1_data_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state46_on_subcall_done) & (1'b1 == ap_CS_fsm_state46))) begin
        result_02_reg_4095 <= grp_cascadeClassifier_1_fu_1279_ap_return;
        result_11_reg_4100 <= grp_cascadeClassifier_2_fu_1331_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_22_fu_1542_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_107_reg_3337 <= tmp_107_fu_1606_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_111_fu_1683_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        tmp_112_reg_3366 <= tmp_112_fu_1694_p1;
        tmp_113_reg_3371[1 : 0] <= tmp_113_fu_1698_p1[1 : 0];
tmp_113_reg_3371[17 : 3] <= tmp_113_fu_1698_p1[17 : 3];
        tmp_115_reg_3376[17 : 1] <= tmp_115_fu_1706_p2[17 : 1];
        tmp_117_reg_3381[1] <= tmp_117_fu_1716_p2[1];
tmp_117_reg_3381[17 : 3] <= tmp_117_fu_1716_p2[17 : 3];
        tmp_119_reg_3386[0] <= tmp_119_fu_1726_p2[0];
tmp_119_reg_3386[17 : 2] <= tmp_119_fu_1726_p2[17 : 2];
        tmp_121_reg_3391[0] <= tmp_121_fu_1736_p2[0];
tmp_121_reg_3391[17 : 3] <= tmp_121_fu_1736_p2[17 : 3];
        tmp_123_reg_3396[17 : 2] <= tmp_123_fu_1746_p2[17 : 2];
        tmp_125_reg_3401[17 : 3] <= tmp_125_fu_1756_p2[17 : 3];
        tmp_127_reg_3406 <= tmp_127_fu_1766_p2;
        tmp_129_reg_3411 <= tmp_129_fu_1776_p2;
        tmp_131_reg_3416 <= tmp_131_fu_1786_p2;
        tmp_133_reg_3421 <= tmp_133_fu_1796_p2;
        tmp_134_reg_3431 <= tmp_134_fu_1808_p1;
        tmp_136_reg_3436 <= tmp_136_fu_1816_p2;
        tmp_138_reg_3441 <= tmp_138_fu_1826_p2;
        tmp_140_reg_3446 <= tmp_140_fu_1836_p2;
        tmp_142_reg_3451 <= tmp_142_fu_1846_p2;
        tmp_144_reg_3456 <= tmp_144_fu_1856_p2;
        tmp_146_reg_3461 <= tmp_146_fu_1866_p2;
        tmp_148_reg_3466 <= tmp_148_fu_1876_p2;
        tmp_150_reg_3471 <= tmp_150_fu_1886_p2;
        tmp_152_reg_3476 <= tmp_152_fu_1896_p2;
        tmp_154_reg_3481 <= tmp_154_fu_1906_p2;
        tmp_156_reg_3486 <= tmp_156_fu_1916_p2;
        tmp_158_reg_3491 <= tmp_158_fu_1926_p2;
        tmp_160_reg_3496 <= tmp_160_fu_1936_p2;
        tmp_162_reg_3501 <= tmp_162_fu_1946_p2;
        tmp_164_reg_3506 <= tmp_164_fu_1956_p2;
        tmp_166_reg_3511 <= tmp_166_fu_1966_p2;
        tmp_168_reg_3516 <= tmp_168_fu_1976_p2;
        tmp_170_reg_3521 <= tmp_170_fu_1986_p2;
        tmp_172_reg_3526 <= tmp_172_fu_1996_p2;
        tmp_174_reg_3531 <= tmp_174_fu_2006_p2;
        tmp_176_reg_3536 <= tmp_176_fu_2016_p2;
        tmp_178_reg_3541 <= tmp_178_fu_2026_p2;
        tmp_180_reg_3546 <= tmp_180_fu_2036_p2;
        tmp_182_reg_3551 <= tmp_182_fu_2046_p2;
        tmp_184_reg_3556 <= tmp_184_fu_2056_p2;
        tmp_186_reg_3561 <= tmp_186_fu_2066_p2;
        tmp_188_reg_3566 <= tmp_188_fu_2076_p2;
        tmp_190_reg_3571 <= tmp_190_fu_2086_p2;
        tmp_192_reg_3576 <= tmp_192_fu_2096_p2;
        tmp_194_reg_3581 <= tmp_194_fu_2106_p2;
        tmp_196_reg_3586 <= tmp_196_fu_2116_p2;
        tmp_198_reg_3591 <= tmp_198_fu_2126_p2;
        tmp_200_reg_3596 <= tmp_200_fu_2136_p2;
        x_reg_3426 <= x_fu_1802_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_fu_2911_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_12_reg_4114 <= tmp_12_fu_2933_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        tmp_12_reg_4114_pp0_iter10_reg <= tmp_12_reg_4114_pp0_iter9_reg;
        tmp_12_reg_4114_pp0_iter11_reg <= tmp_12_reg_4114_pp0_iter10_reg;
        tmp_12_reg_4114_pp0_iter12_reg <= tmp_12_reg_4114_pp0_iter11_reg;
        tmp_12_reg_4114_pp0_iter13_reg <= tmp_12_reg_4114_pp0_iter12_reg;
        tmp_12_reg_4114_pp0_iter14_reg <= tmp_12_reg_4114_pp0_iter13_reg;
        tmp_12_reg_4114_pp0_iter15_reg <= tmp_12_reg_4114_pp0_iter14_reg;
        tmp_12_reg_4114_pp0_iter16_reg <= tmp_12_reg_4114_pp0_iter15_reg;
        tmp_12_reg_4114_pp0_iter2_reg <= tmp_12_reg_4114_pp0_iter1_reg;
        tmp_12_reg_4114_pp0_iter3_reg <= tmp_12_reg_4114_pp0_iter2_reg;
        tmp_12_reg_4114_pp0_iter4_reg <= tmp_12_reg_4114_pp0_iter3_reg;
        tmp_12_reg_4114_pp0_iter5_reg <= tmp_12_reg_4114_pp0_iter4_reg;
        tmp_12_reg_4114_pp0_iter6_reg <= tmp_12_reg_4114_pp0_iter5_reg;
        tmp_12_reg_4114_pp0_iter7_reg <= tmp_12_reg_4114_pp0_iter6_reg;
        tmp_12_reg_4114_pp0_iter8_reg <= tmp_12_reg_4114_pp0_iter7_reg;
        tmp_12_reg_4114_pp0_iter9_reg <= tmp_12_reg_4114_pp0_iter8_reg;
        tmp_19_reg_4129_pp0_iter10_reg <= tmp_19_reg_4129_pp0_iter9_reg;
        tmp_19_reg_4129_pp0_iter11_reg <= tmp_19_reg_4129_pp0_iter10_reg;
        tmp_19_reg_4129_pp0_iter12_reg <= tmp_19_reg_4129_pp0_iter11_reg;
        tmp_19_reg_4129_pp0_iter13_reg <= tmp_19_reg_4129_pp0_iter12_reg;
        tmp_19_reg_4129_pp0_iter14_reg <= tmp_19_reg_4129_pp0_iter13_reg;
        tmp_19_reg_4129_pp0_iter15_reg <= tmp_19_reg_4129_pp0_iter14_reg;
        tmp_19_reg_4129_pp0_iter16_reg <= tmp_19_reg_4129_pp0_iter15_reg;
        tmp_19_reg_4129_pp0_iter2_reg <= tmp_19_reg_4129_pp0_iter1_reg;
        tmp_19_reg_4129_pp0_iter3_reg <= tmp_19_reg_4129_pp0_iter2_reg;
        tmp_19_reg_4129_pp0_iter4_reg <= tmp_19_reg_4129_pp0_iter3_reg;
        tmp_19_reg_4129_pp0_iter5_reg <= tmp_19_reg_4129_pp0_iter4_reg;
        tmp_19_reg_4129_pp0_iter6_reg <= tmp_19_reg_4129_pp0_iter5_reg;
        tmp_19_reg_4129_pp0_iter7_reg <= tmp_19_reg_4129_pp0_iter6_reg;
        tmp_19_reg_4129_pp0_iter8_reg <= tmp_19_reg_4129_pp0_iter7_reg;
        tmp_19_reg_4129_pp0_iter9_reg <= tmp_19_reg_4129_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_12_reg_4114_pp0_iter1_reg <= tmp_12_reg_4114;
        tmp_19_reg_4129_pp0_iter1_reg <= tmp_19_reg_4129;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_17_reg_3329[31 : 2] <= tmp_17_fu_1529_p3[31 : 2];
        tmp_1_reg_3324 <= tmp_1_fu_1453_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        tmp_21_i1_reg_3342[63] <= tmp_21_i1_fu_1656_p3[63];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_12_reg_4114_pp0_iter9_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_21_i_reg_4135[63] <= tmp_21_i_fu_3147_p3[63];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_fu_2156_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        tmp_31_reg_3620 <= tmp_31_fu_2204_p2;
        tmp_32_reg_3625 <= tmp_32_fu_2209_p2;
        tmp_33_reg_3630[17 : 1] <= tmp_33_fu_2214_p2[17 : 1];
        tmp_34_reg_3635[17 : 1] <= tmp_34_fu_2219_p2[17 : 1];
        tmp_35_reg_3640 <= tmp_35_fu_2224_p2;
        tmp_36_reg_3645 <= tmp_36_fu_2229_p2;
        tmp_37_reg_3650[17 : 2] <= tmp_37_fu_2234_p2[17 : 2];
        tmp_38_reg_3655[17 : 3] <= tmp_38_fu_2239_p2[17 : 3];
        tmp_39_reg_3660 <= tmp_39_fu_2244_p2;
        tmp_40_reg_3665 <= tmp_40_fu_2249_p2;
        tmp_41_reg_3670 <= tmp_41_fu_2254_p2;
        tmp_42_reg_3675 <= tmp_42_fu_2259_p2;
        tmp_43_reg_3680 <= tmp_43_fu_2264_p2;
        tmp_44_reg_3685 <= tmp_44_fu_2269_p2;
        tmp_45_reg_3690 <= tmp_45_fu_2274_p2;
        tmp_46_reg_3695 <= tmp_46_fu_2279_p2;
        tmp_47_reg_3700 <= tmp_47_fu_2284_p2;
        tmp_48_reg_3705 <= tmp_48_fu_2289_p2;
        tmp_49_reg_3710 <= tmp_49_fu_2294_p2;
        tmp_50_reg_3715 <= tmp_50_fu_2299_p2;
        tmp_51_reg_3720 <= tmp_51_fu_2304_p2;
        tmp_52_reg_3725 <= tmp_52_fu_2309_p2;
        tmp_53_reg_3730 <= tmp_53_fu_2314_p2;
        tmp_54_reg_3735 <= tmp_54_fu_2319_p2;
        tmp_55_reg_3740 <= tmp_55_fu_2324_p2;
        tmp_56_reg_3745 <= tmp_56_fu_2329_p2;
        tmp_57_reg_3750 <= tmp_57_fu_2334_p2;
        tmp_58_reg_3755 <= tmp_58_fu_2339_p2;
        tmp_59_reg_3760 <= tmp_59_fu_2344_p2;
        tmp_60_reg_3765 <= tmp_60_fu_2349_p2;
        tmp_61_reg_3770 <= tmp_61_fu_2354_p2;
        tmp_62_reg_3775 <= tmp_62_fu_2359_p2;
        tmp_63_reg_3780 <= tmp_63_fu_2364_p2;
        tmp_64_reg_3785 <= tmp_64_fu_2369_p2;
        tmp_65_reg_3790 <= tmp_65_fu_2374_p2;
        tmp_66_reg_3795 <= tmp_66_fu_2379_p2;
        tmp_67_reg_3800 <= tmp_67_fu_2384_p2;
        tmp_68_reg_3805 <= tmp_68_fu_2389_p2;
        tmp_69_reg_3810 <= tmp_69_fu_2394_p2;
        tmp_70_reg_3815 <= tmp_70_fu_2399_p2;
        tmp_71_reg_3820 <= tmp_71_fu_2404_p2;
        tmp_72_reg_3825 <= tmp_72_fu_2409_p2;
        tmp_73_reg_3830 <= tmp_73_fu_2414_p2;
        tmp_74_reg_3835 <= tmp_74_fu_2419_p2;
        tmp_75_reg_3840 <= tmp_75_fu_2424_p2;
        tmp_76_reg_3845 <= tmp_76_fu_2429_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        tmp_81_cast_reg_3905[9 : 0] <= tmp_81_cast_fu_2516_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (tmp_12_reg_4114_pp0_iter14_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_assign_reg_4140 <= grp_fu_1413_p2;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        AllCandidates_h_ce0 = 1'b1;
    end else begin
        AllCandidates_h_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_fu_2911_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_12_fu_2933_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        AllCandidates_h_we0 = 1'b1;
    end else begin
        AllCandidates_h_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        AllCandidates_w_ce0 = 1'b1;
    end else begin
        AllCandidates_w_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_fu_2911_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_12_fu_2933_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        AllCandidates_w_we0 = 1'b1;
    end else begin
        AllCandidates_w_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        AllCandidates_x_ce0 = 1'b1;
    end else begin
        AllCandidates_x_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (tmp_12_reg_4114_pp0_iter16_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        AllCandidates_x_we0 = 1'b1;
    end else begin
        AllCandidates_x_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        AllCandidates_y_ce0 = 1'b1;
    end else begin
        AllCandidates_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_12_reg_4114 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        AllCandidates_y_we0 = 1'b1;
    end else begin
        AllCandidates_y_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        IMG1_data_address0 = tmp_75_cast_fu_2873_p1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        IMG1_data_address0 = tmp_73_cast_fu_2853_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        IMG1_data_address0 = tmp_71_cast_fu_2833_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        IMG1_data_address0 = tmp_69_cast_fu_2813_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        IMG1_data_address0 = tmp_67_cast_fu_2793_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        IMG1_data_address0 = tmp_65_cast_fu_2773_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        IMG1_data_address0 = tmp_63_cast_fu_2753_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        IMG1_data_address0 = tmp_61_cast_fu_2733_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        IMG1_data_address0 = tmp_59_cast_fu_2713_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        IMG1_data_address0 = tmp_57_cast_fu_2693_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        IMG1_data_address0 = tmp_55_cast_fu_2673_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        IMG1_data_address0 = tmp_53_cast_fu_2653_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        IMG1_data_address0 = tmp_51_cast_fu_2633_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        IMG1_data_address0 = tmp_49_cast_fu_2613_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        IMG1_data_address0 = tmp_47_cast_fu_2593_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        IMG1_data_address0 = tmp_45_cast_fu_2561_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        IMG1_data_address0 = tmp_43_cast_fu_2541_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        IMG1_data_address0 = tmp_41_cast_fu_2521_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        IMG1_data_address0 = tmp_39_cast_fu_2490_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        IMG1_data_address0 = tmp_37_cast_fu_2470_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        IMG1_data_address0 = tmp_35_cast_fu_2450_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        IMG1_data_address0 = tmp_33_cast_fu_2442_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        IMG1_data_address0 = tmp_31_cast_fu_2434_p1;
    end else begin
        IMG1_data_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        IMG1_data_address1 = tmp_76_cast_fu_2877_p1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        IMG1_data_address1 = tmp_74_cast_fu_2857_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        IMG1_data_address1 = tmp_72_cast_fu_2837_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        IMG1_data_address1 = tmp_70_cast_fu_2817_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        IMG1_data_address1 = tmp_68_cast_fu_2797_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        IMG1_data_address1 = tmp_66_cast_fu_2777_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        IMG1_data_address1 = tmp_64_cast_fu_2757_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        IMG1_data_address1 = tmp_62_cast_fu_2737_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        IMG1_data_address1 = tmp_60_cast_fu_2717_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        IMG1_data_address1 = tmp_58_cast_fu_2697_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        IMG1_data_address1 = tmp_56_cast_fu_2677_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        IMG1_data_address1 = tmp_54_cast_fu_2657_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        IMG1_data_address1 = tmp_52_cast_fu_2637_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        IMG1_data_address1 = tmp_50_cast_fu_2617_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        IMG1_data_address1 = tmp_48_cast_fu_2597_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        IMG1_data_address1 = tmp_46_cast_fu_2565_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        IMG1_data_address1 = tmp_44_cast_fu_2545_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        IMG1_data_address1 = tmp_42_cast_fu_2525_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        IMG1_data_address1 = tmp_40_cast_fu_2494_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        IMG1_data_address1 = tmp_38_cast_fu_2474_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        IMG1_data_address1 = tmp_36_cast_fu_2454_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        IMG1_data_address1 = tmp_34_cast_fu_2446_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        IMG1_data_address1 = tmp_32_cast_fu_2438_p1;
    end else begin
        IMG1_data_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state21))) begin
        IMG1_data_ce0 = 1'b1;
    end else begin
        IMG1_data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state21))) begin
        IMG1_data_ce1 = 1'b1;
    end else begin
        IMG1_data_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        SQSUM1_data_address0 = grp_integralImages_1_fu_1383_Sqsum_address0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        SQSUM1_data_address0 = grp_cascadeClassifier_1_fu_1279_SII_address0;
    end else begin
        SQSUM1_data_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        SQSUM1_data_address1 = grp_integralImages_1_fu_1383_Sqsum_address1;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        SQSUM1_data_address1 = grp_cascadeClassifier_1_fu_1279_SII_address1;
    end else begin
        SQSUM1_data_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        SQSUM1_data_ce0 = grp_integralImages_1_fu_1383_Sqsum_ce0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        SQSUM1_data_ce0 = grp_cascadeClassifier_1_fu_1279_SII_ce0;
    end else begin
        SQSUM1_data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        SQSUM1_data_ce1 = grp_integralImages_1_fu_1383_Sqsum_ce1;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        SQSUM1_data_ce1 = grp_cascadeClassifier_1_fu_1279_SII_ce1;
    end else begin
        SQSUM1_data_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        SQSUM1_data_we1 = grp_integralImages_1_fu_1383_Sqsum_we1;
    end else begin
        SQSUM1_data_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        SQSUM2_data_address0 = grp_integralImages_2_fu_1390_Sqsum_address0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        SQSUM2_data_address0 = grp_cascadeClassifier_2_fu_1331_SII_address0;
    end else begin
        SQSUM2_data_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        SQSUM2_data_address1 = grp_integralImages_2_fu_1390_Sqsum_address1;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        SQSUM2_data_address1 = grp_cascadeClassifier_2_fu_1331_SII_address1;
    end else begin
        SQSUM2_data_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        SQSUM2_data_ce0 = grp_integralImages_2_fu_1390_Sqsum_ce0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        SQSUM2_data_ce0 = grp_cascadeClassifier_2_fu_1331_SII_ce0;
    end else begin
        SQSUM2_data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        SQSUM2_data_ce1 = grp_integralImages_2_fu_1390_Sqsum_ce1;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        SQSUM2_data_ce1 = grp_cascadeClassifier_2_fu_1331_SII_ce1;
    end else begin
        SQSUM2_data_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        SQSUM2_data_we1 = grp_integralImages_2_fu_1390_Sqsum_we1;
    end else begin
        SQSUM2_data_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        SUM1_data_address0 = grp_integralImages_1_fu_1383_Sum_address0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        SUM1_data_address0 = grp_cascadeClassifier_1_fu_1279_II_address0;
    end else begin
        SUM1_data_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        SUM1_data_address1 = grp_integralImages_1_fu_1383_Sum_address1;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        SUM1_data_address1 = grp_cascadeClassifier_1_fu_1279_II_address1;
    end else begin
        SUM1_data_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        SUM1_data_ce0 = grp_integralImages_1_fu_1383_Sum_ce0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        SUM1_data_ce0 = grp_cascadeClassifier_1_fu_1279_II_ce0;
    end else begin
        SUM1_data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        SUM1_data_ce1 = grp_integralImages_1_fu_1383_Sum_ce1;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        SUM1_data_ce1 = grp_cascadeClassifier_1_fu_1279_II_ce1;
    end else begin
        SUM1_data_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        SUM1_data_we1 = grp_integralImages_1_fu_1383_Sum_we1;
    end else begin
        SUM1_data_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        SUM2_data_address0 = grp_integralImages_2_fu_1390_Sum_address0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        SUM2_data_address0 = grp_cascadeClassifier_2_fu_1331_II_address0;
    end else begin
        SUM2_data_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        SUM2_data_address1 = grp_integralImages_2_fu_1390_Sum_address1;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        SUM2_data_address1 = grp_cascadeClassifier_2_fu_1331_II_address1;
    end else begin
        SUM2_data_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        SUM2_data_ce0 = grp_integralImages_2_fu_1390_Sum_ce0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        SUM2_data_ce0 = grp_cascadeClassifier_2_fu_1331_II_ce0;
    end else begin
        SUM2_data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        SUM2_data_ce1 = grp_integralImages_2_fu_1390_Sum_ce1;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        SUM2_data_ce1 = grp_cascadeClassifier_2_fu_1331_II_ce1;
    end else begin
        SUM2_data_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        SUM2_data_we1 = grp_integralImages_2_fu_1390_Sum_we1;
    end else begin
        SUM2_data_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_fu_2911_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state47 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state47 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state2) & (tmp_22_fu_1542_p2 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_22_fu_1542_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1401_p0 = tmp_15_fu_2949_p4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1401_p0 = p_y_reg_1221;
    end else begin
        grp_fu_1401_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1413_p1 = tmp_21_i_reg_4135;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_1413_p1 = tmp_21_i1_reg_3342;
    end else begin
        grp_fu_1413_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        win_data_1_address0 = tmp_101_cast_fu_2905_p1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        win_data_1_address0 = tmp_99_cast_fu_2867_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        win_data_1_address0 = tmp_97_cast_fu_2827_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        win_data_1_address0 = tmp_95_cast_fu_2787_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        win_data_1_address0 = tmp_93_cast_fu_2747_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        win_data_1_address0 = tmp_91_cast_fu_2707_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        win_data_1_address0 = tmp_89_cast_fu_2667_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        win_data_1_address0 = tmp_87_cast_fu_2627_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        win_data_1_address0 = tmp_85_cast_fu_2587_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        win_data_1_address0 = tmp_80_cast_fu_2504_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        win_data_1_address0 = tmp_79_cast_fu_2484_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        win_data_1_address0 = tmp_78_cast_fu_2464_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        win_data_1_address0 = phi_mul_cast_reg_3606;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        win_data_1_address0 = grp_integralImages_1_fu_1383_Data_address0;
    end else begin
        win_data_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        win_data_1_address1 = tmp_100_cast_fu_2887_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        win_data_1_address1 = tmp_98_cast_fu_2847_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        win_data_1_address1 = tmp_96_cast_fu_2807_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        win_data_1_address1 = tmp_94_cast_fu_2767_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        win_data_1_address1 = tmp_92_cast_fu_2727_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        win_data_1_address1 = tmp_90_cast_fu_2687_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        win_data_1_address1 = tmp_88_cast_fu_2647_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        win_data_1_address1 = tmp_86_cast_fu_2607_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        win_data_1_address1 = tmp_84_cast_fu_2575_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        win_data_1_address1 = tmp_83_cast_fu_2555_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        win_data_1_address1 = tmp_82_cast_fu_2535_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        win_data_1_address1 = tmp_81_cast_fu_2516_p1;
    end else begin
        win_data_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state21))) begin
        win_data_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        win_data_1_ce0 = grp_integralImages_1_fu_1383_Data_ce0;
    end else begin
        win_data_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24))) begin
        win_data_1_ce1 = 1'b1;
    end else begin
        win_data_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state28))) begin
        win_data_1_d1 = IMG1_data_q0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        win_data_1_d1 = IMG1_data_load_6_reg_3890;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        win_data_1_d1 = reg_1441;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state24))) begin
        win_data_1_d1 = reg_1436;
    end else begin
        win_data_1_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state21))) begin
        win_data_1_we0 = 1'b1;
    end else begin
        win_data_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24))) begin
        win_data_1_we1 = 1'b1;
    end else begin
        win_data_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        win_data_2_address0 = tmp_101_cast_fu_2905_p1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        win_data_2_address0 = tmp_99_cast_fu_2867_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        win_data_2_address0 = tmp_97_cast_fu_2827_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        win_data_2_address0 = tmp_95_cast_fu_2787_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        win_data_2_address0 = tmp_93_cast_fu_2747_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        win_data_2_address0 = tmp_91_cast_fu_2707_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        win_data_2_address0 = tmp_89_cast_fu_2667_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        win_data_2_address0 = tmp_85_cast_fu_2587_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        win_data_2_address0 = tmp_81_cast_reg_3905;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        win_data_2_address0 = tmp_80_cast_fu_2504_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        win_data_2_address0 = tmp_79_cast_fu_2484_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        win_data_2_address0 = tmp_78_cast_fu_2464_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        win_data_2_address0 = phi_mul_cast_reg_3606;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        win_data_2_address0 = grp_integralImages_2_fu_1390_Data_address0;
    end else begin
        win_data_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        win_data_2_address1 = tmp_100_cast_fu_2887_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        win_data_2_address1 = tmp_98_cast_fu_2847_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        win_data_2_address1 = tmp_96_cast_fu_2807_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        win_data_2_address1 = tmp_94_cast_fu_2767_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        win_data_2_address1 = tmp_92_cast_fu_2727_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        win_data_2_address1 = tmp_90_cast_fu_2687_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        win_data_2_address1 = tmp_88_cast_fu_2647_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        win_data_2_address1 = tmp_87_cast_fu_2627_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        win_data_2_address1 = tmp_86_cast_fu_2607_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        win_data_2_address1 = tmp_84_cast_fu_2575_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        win_data_2_address1 = tmp_83_cast_fu_2555_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        win_data_2_address1 = tmp_82_cast_fu_2535_p1;
    end else begin
        win_data_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state21))) begin
        win_data_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        win_data_2_ce0 = grp_integralImages_2_fu_1390_Data_ce0;
    end else begin
        win_data_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state26))) begin
        win_data_2_ce1 = 1'b1;
    end else begin
        win_data_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        win_data_2_d0 = IMG1_data_q0;
    end else if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state21))) begin
        win_data_2_d0 = IMG1_data_q1;
    end else begin
        win_data_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        win_data_2_d1 = reg_1441;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        win_data_2_d1 = IMG1_data_q0;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state25))) begin
        win_data_2_d1 = IMG1_data_q1;
    end else begin
        win_data_2_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state21))) begin
        win_data_2_we0 = 1'b1;
    end else begin
        win_data_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state26))) begin
        win_data_2_we1 = 1'b1;
    end else begin
        win_data_2_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (tmp_22_fu_1542_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((1'b1 == ap_CS_fsm_state18) & (tmp_111_fu_1683_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((1'b1 == ap_CS_fsm_state19) & (exitcond2_fu_2156_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state44 : begin
            if (((1'b0 == ap_block_state44_on_subcall_done) & (1'b1 == ap_CS_fsm_state44))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            if (((1'b0 == ap_block_state46_on_subcall_done) & (1'b1 == ap_CS_fsm_state46))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_fu_2911_p2 == 1'd1)) & ~((ap_enable_reg_pp0_iter16 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter17 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter16 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter17 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_fu_2911_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign AllCandidates_h_address0 = tmp_19_fu_3076_p1;

assign AllCandidates_h_d0 = winSize_height;

assign AllCandidates_w_address0 = tmp_19_fu_3076_p1;

assign AllCandidates_w_d0 = winSize_width;

assign AllCandidates_x_address0 = tmp_19_reg_4129_pp0_iter16_reg;

assign AllCandidates_x_d0 = ((p_Result_s_reg_4145[0:0] === 1'b1) ? result_V_1_fu_3284_p2 : p_Val2_10_reg_4150);

assign AllCandidates_y_address0 = tmp_19_reg_4129;

assign AllCandidates_y_d0 = ((p_Result_1_reg_3353[0:0] === 1'b1) ? result_V_3_fu_3093_p2 : p_Val2_12_reg_4123);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state44_on_subcall_done = ((grp_integralImages_2_fu_1390_ap_done == 1'b0) | (grp_integralImages_1_fu_1383_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state46_on_subcall_done = ((grp_cascadeClassifier_2_fu_1331_ap_done == 1'b0) | (grp_cascadeClassifier_1_fu_1279_ap_done == 1'b0));
end

assign ap_block_state47_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_return = AllCandidates_size_fu_354;

assign exitcond2_fu_2156_p2 = ((n_reg_1245 == 5'd25) ? 1'b1 : 1'b0);

assign exitcond_fu_2911_p2 = ((i_reg_1268 == 2'd2) ? 1'b1 : 1'b0);

assign grp_cascadeClassifier_1_fu_1279_ap_start = grp_cascadeClassifier_1_fu_1279_ap_start_reg;

assign grp_cascadeClassifier_2_fu_1331_ap_start = grp_cascadeClassifier_2_fu_1331_ap_start_reg;

assign grp_integralImages_1_fu_1383_ap_start = grp_integralImages_1_fu_1383_ap_start_reg;

assign grp_integralImages_2_fu_1390_ap_start = grp_integralImages_2_fu_1390_ap_start_reg;

assign i_1_fu_2917_p2 = (i_reg_1268 + 2'd1);

assign isNeg_1_fu_2996_p3 = sh_assign_3_fu_2990_p2[32'd11];

assign isNeg_fu_3204_p3 = sh_assign_fu_3198_p2[32'd11];

assign mantissa_V_1_cast_fu_3190_p1 = mantissa_V_fu_3180_p4;

assign mantissa_V_1_fu_2972_p4 = {{{{1'd1}, {tmp_V_3_fu_2969_p1}}}, {1'd0}};

assign mantissa_V_3_cast_fu_2982_p1 = mantissa_V_1_fu_2972_p4;

assign mantissa_V_fu_3180_p4 = {{{{1'd1}, {tmp_V_1_fu_3176_p1}}}, {1'd0}};

assign n_1_fu_2162_p2 = (n_reg_1245 + 5'd1);

assign n_cast4_fu_2152_p1 = n_reg_1245;

assign next_mul_fu_2893_p2 = (10'd25 + phi_mul_reg_1256);

assign notlhs7_fu_3123_p2 = ((tmp_25_fu_3109_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs_fu_1632_p2 = ((tmp_4_fu_1618_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notrhs8_fu_3129_p2 = ((tmp_204_fu_3119_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs_fu_1638_p2 = ((tmp_23_fu_1628_p1 == 23'd0) ? 1'b1 : 1'b0);

assign p_Val2_10_fu_3276_p3 = ((isNeg_fu_3204_p3[0:0] === 1'b1) ? tmp_104_fu_3262_p1 : tmp_105_fu_3266_p4);

assign p_Val2_12_fu_3068_p3 = ((isNeg_1_fu_2996_p3[0:0] === 1'b1) ? tmp_108_fu_3054_p1 : tmp_109_fu_3058_p4);

assign p_Val2_5_fu_1664_p1 = grp_fu_1413_p2;

assign p_Val2_s_fu_3155_p1 = x_assign_reg_4140;

assign p_lshr1_fu_1572_p4 = {{p_neg1_fu_1567_p2[31:3]}};

assign p_lshr_fu_1487_p4 = {{p_neg_fu_1481_p2[31:2]}};

assign p_neg1_fu_1567_p2 = (32'd17 - sum_col);

assign p_neg_fu_1481_p2 = (32'd21 - sum_row);

assign p_neg_t1_fu_1582_p2 = (29'd0 - p_lshr1_fu_1572_p4);

assign p_neg_t_fu_1497_p2 = (30'd0 - p_lshr_fu_1487_p4);

assign p_shl3_cast_fu_2190_p3 = {{tmp_202_fu_2186_p1}, {6'd0}};

assign p_shl_cast_fu_2178_p3 = {{tmp_201_fu_2174_p1}, {8'd0}};

assign phi_mul_cast_fu_2148_p1 = phi_mul_reg_1256;

assign r_V_1_fu_3248_p2 = mantissa_V_1_cast_fu_3190_p1 << tmp_i_i_i_i_12_fu_3234_p1;

assign r_V_2_fu_3034_p2 = mantissa_V_1_fu_2972_p4 >> tmp_i_i_i_i1_cast_15_fu_3030_p1;

assign r_V_3_fu_3040_p2 = mantissa_V_3_cast_fu_2982_p1 << tmp_i_i_i_i1_14_fu_3026_p1;

assign r_V_fu_3242_p2 = mantissa_V_fu_3180_p4 >> tmp_i_i_i_i_cast_13_fu_3238_p1;

assign result_V_1_fu_3284_p2 = (32'd0 - p_Val2_10_reg_4150);

assign result_V_3_fu_3093_p2 = (32'd0 - p_Val2_12_reg_4123);

assign result_load_phi_fu_2927_p3 = ((tmp_203_fu_2923_p1[0:0] === 1'b1) ? result_11_reg_4100 : result_02_reg_4095);

assign sh_assign_2_cast_fu_3230_p1 = $signed(ush_fu_3222_p3);

assign sh_assign_3_fu_2990_p2 = ($signed(12'd3073) + $signed(tmp_i_i_i_i_i1_cast1_fu_2986_p1));

assign sh_assign_5_cast_fu_3022_p1 = $signed(ush_1_fu_3014_p3);

assign sh_assign_fu_3198_p2 = ($signed(12'd3073) + $signed(tmp_i_i_i_i_i_cast2_fu_3194_p1));

assign tmp_100_cast_fu_2887_p1 = tmp_100_fu_2881_p2;

assign tmp_100_fu_2881_p2 = (10'd23 + phi_mul_reg_1256);

assign tmp_101_cast_fu_2905_p1 = tmp_101_fu_2899_p2;

assign tmp_101_fu_2899_p2 = (10'd24 + phi_mul_reg_1256);

assign tmp_102_fu_1559_p3 = tmp_1_op_op_fu_1554_p2[32'd31];

assign tmp_103_fu_1588_p4 = {{tmp_1_op_op_fu_1554_p2[31:3]}};

assign tmp_104_fu_3262_p1 = tmp_208_fu_3254_p3;

assign tmp_105_fu_3266_p4 = {{r_V_1_fu_3248_p2[84:53]}};

assign tmp_106_fu_1598_p3 = ((tmp_102_fu_1559_p3[0:0] === 1'b1) ? p_neg_t1_fu_1582_p2 : tmp_103_fu_1588_p4);

assign tmp_107_fu_1606_p3 = ((tmp_77_fu_1547_p3[0:0] === 1'b1) ? 29'd0 : tmp_106_fu_1598_p3);

assign tmp_108_fu_3054_p1 = tmp_211_fu_3046_p3;

assign tmp_109_fu_3058_p4 = {{r_V_3_fu_3040_p2[84:53]}};

assign tmp_10_fu_1513_p3 = ((tmp_5_fu_1473_p3[0:0] === 1'b1) ? p_neg_t_fu_1497_p2 : tmp_7_fu_1503_p4);

assign tmp_110_fu_1676_p3 = {{tmp_107_reg_3337}, {3'd0}};

assign tmp_111_fu_1683_p2 = ((p_x_reg_1233 == tmp_110_reg_3358) ? 1'b1 : 1'b0);

assign tmp_112_fu_1694_p1 = p_x_reg_1233[17:0];

assign tmp_113_fu_1698_p1 = tmp_6_fu_1688_p2[17:0];

assign tmp_114_fu_1702_p1 = p_x_reg_1233[17:0];

assign tmp_115_fu_1706_p2 = (tmp_114_fu_1702_p1 | 18'd1);

assign tmp_116_fu_1712_p1 = p_x_reg_1233[17:0];

assign tmp_117_fu_1716_p2 = (tmp_116_fu_1712_p1 | 18'd5);

assign tmp_118_fu_1722_p1 = p_x_reg_1233[17:0];

assign tmp_119_fu_1726_p2 = (tmp_118_fu_1722_p1 | 18'd2);

assign tmp_120_fu_1732_p1 = p_x_reg_1233[17:0];

assign tmp_121_fu_1736_p2 = (tmp_120_fu_1732_p1 | 18'd6);

assign tmp_122_fu_1742_p1 = p_x_reg_1233[17:0];

assign tmp_123_fu_1746_p2 = (tmp_122_fu_1742_p1 | 18'd3);

assign tmp_124_fu_1752_p1 = p_x_reg_1233[17:0];

assign tmp_125_fu_1756_p2 = (tmp_124_fu_1752_p1 | 18'd7);

assign tmp_126_fu_1762_p1 = tmp_6_fu_1688_p2[17:0];

assign tmp_127_fu_1766_p2 = (18'd4 + tmp_126_fu_1762_p1);

assign tmp_128_fu_1772_p1 = tmp_6_fu_1688_p2[17:0];

assign tmp_129_fu_1776_p2 = (18'd5 + tmp_128_fu_1772_p1);

assign tmp_12_fu_2933_p2 = (($signed(result_load_phi_fu_2927_p3) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign tmp_130_fu_1782_p1 = tmp_6_fu_1688_p2[17:0];

assign tmp_131_fu_1786_p2 = (18'd6 + tmp_130_fu_1782_p1);

assign tmp_132_fu_1792_p1 = tmp_6_fu_1688_p2[17:0];

assign tmp_133_fu_1796_p2 = (18'd7 + tmp_132_fu_1792_p1);

assign tmp_134_fu_1808_p1 = x_fu_1802_p2[17:0];

assign tmp_135_fu_1812_p1 = tmp_6_fu_1688_p2[17:0];

assign tmp_136_fu_1816_p2 = (18'd8 + tmp_135_fu_1812_p1);

assign tmp_137_fu_1822_p1 = p_x_reg_1233[17:0];

assign tmp_138_fu_1826_p2 = (18'd9 + tmp_137_fu_1822_p1);

assign tmp_139_fu_1832_p1 = tmp_6_fu_1688_p2[17:0];

assign tmp_13_fu_1644_p2 = (notrhs_fu_1638_p2 | notlhs_fu_1632_p2);

assign tmp_140_fu_1836_p2 = (18'd9 + tmp_139_fu_1832_p1);

assign tmp_141_fu_1842_p1 = p_x_reg_1233[17:0];

assign tmp_142_fu_1846_p2 = (18'd10 + tmp_141_fu_1842_p1);

assign tmp_143_fu_1852_p1 = tmp_6_fu_1688_p2[17:0];

assign tmp_144_fu_1856_p2 = (18'd10 + tmp_143_fu_1852_p1);

assign tmp_145_fu_1862_p1 = p_x_reg_1233[17:0];

assign tmp_146_fu_1866_p2 = (18'd11 + tmp_145_fu_1862_p1);

assign tmp_147_fu_1872_p1 = tmp_6_fu_1688_p2[17:0];

assign tmp_148_fu_1876_p2 = (18'd11 + tmp_147_fu_1872_p1);

assign tmp_149_fu_1882_p1 = p_x_reg_1233[17:0];

assign tmp_14_fu_1521_p3 = ((tmp_2_fu_1459_p3[0:0] === 1'b1) ? 30'd0 : tmp_10_fu_1513_p3);

assign tmp_150_fu_1886_p2 = (18'd12 + tmp_149_fu_1882_p1);

assign tmp_151_fu_1892_p1 = tmp_6_fu_1688_p2[17:0];

assign tmp_152_fu_1896_p2 = (18'd12 + tmp_151_fu_1892_p1);

assign tmp_153_fu_1902_p1 = p_x_reg_1233[17:0];

assign tmp_154_fu_1906_p2 = (18'd13 + tmp_153_fu_1902_p1);

assign tmp_155_fu_1912_p1 = tmp_6_fu_1688_p2[17:0];

assign tmp_156_fu_1916_p2 = (18'd13 + tmp_155_fu_1912_p1);

assign tmp_157_fu_1922_p1 = p_x_reg_1233[17:0];

assign tmp_158_fu_1926_p2 = (18'd14 + tmp_157_fu_1922_p1);

assign tmp_159_fu_1932_p1 = tmp_6_fu_1688_p2[17:0];

assign tmp_15_fu_2949_p4 = {{{tmp_24_fu_2939_p4}, {tmp_203_fu_2923_p1}}, {2'd0}};

assign tmp_160_fu_1936_p2 = (18'd14 + tmp_159_fu_1932_p1);

assign tmp_161_fu_1942_p1 = p_x_reg_1233[17:0];

assign tmp_162_fu_1946_p2 = (18'd15 + tmp_161_fu_1942_p1);

assign tmp_163_fu_1952_p1 = tmp_6_fu_1688_p2[17:0];

assign tmp_164_fu_1956_p2 = (18'd15 + tmp_163_fu_1952_p1);

assign tmp_165_fu_1962_p1 = p_x_reg_1233[17:0];

assign tmp_166_fu_1966_p2 = (18'd16 + tmp_165_fu_1962_p1);

assign tmp_167_fu_1972_p1 = tmp_6_fu_1688_p2[17:0];

assign tmp_168_fu_1976_p2 = (18'd16 + tmp_167_fu_1972_p1);

assign tmp_169_fu_1982_p1 = p_x_reg_1233[17:0];

assign tmp_170_fu_1986_p2 = (18'd17 + tmp_169_fu_1982_p1);

assign tmp_171_fu_1992_p1 = tmp_6_fu_1688_p2[17:0];

assign tmp_172_fu_1996_p2 = (18'd17 + tmp_171_fu_1992_p1);

assign tmp_173_fu_2002_p1 = p_x_reg_1233[17:0];

assign tmp_174_fu_2006_p2 = (18'd18 + tmp_173_fu_2002_p1);

assign tmp_175_fu_2012_p1 = tmp_6_fu_1688_p2[17:0];

assign tmp_176_fu_2016_p2 = (18'd18 + tmp_175_fu_2012_p1);

assign tmp_177_fu_2022_p1 = p_x_reg_1233[17:0];

assign tmp_178_fu_2026_p2 = (18'd19 + tmp_177_fu_2022_p1);

assign tmp_179_fu_2032_p1 = tmp_6_fu_1688_p2[17:0];

assign tmp_17_fu_1529_p3 = {{tmp_14_fu_1521_p3}, {2'd0}};

assign tmp_180_fu_2036_p2 = (18'd19 + tmp_179_fu_2032_p1);

assign tmp_181_fu_2042_p1 = p_x_reg_1233[17:0];

assign tmp_182_fu_2046_p2 = (18'd20 + tmp_181_fu_2042_p1);

assign tmp_183_fu_2052_p1 = tmp_6_fu_1688_p2[17:0];

assign tmp_184_fu_2056_p2 = (18'd20 + tmp_183_fu_2052_p1);

assign tmp_185_fu_2062_p1 = p_x_reg_1233[17:0];

assign tmp_186_fu_2066_p2 = (18'd21 + tmp_185_fu_2062_p1);

assign tmp_187_fu_2072_p1 = tmp_6_fu_1688_p2[17:0];

assign tmp_188_fu_2076_p2 = (18'd21 + tmp_187_fu_2072_p1);

assign tmp_189_fu_2082_p1 = p_x_reg_1233[17:0];

assign tmp_190_fu_2086_p2 = (18'd22 + tmp_189_fu_2082_p1);

assign tmp_191_fu_2092_p1 = tmp_6_fu_1688_p2[17:0];

assign tmp_192_fu_2096_p2 = (18'd22 + tmp_191_fu_2092_p1);

assign tmp_193_fu_2102_p1 = p_x_reg_1233[17:0];

assign tmp_194_fu_2106_p2 = (18'd23 + tmp_193_fu_2102_p1);

assign tmp_195_fu_2112_p1 = tmp_6_fu_1688_p2[17:0];

assign tmp_196_fu_2116_p2 = (18'd23 + tmp_195_fu_2112_p1);

assign tmp_197_fu_2122_p1 = p_x_reg_1233[17:0];

assign tmp_198_fu_2126_p2 = (18'd24 + tmp_197_fu_2122_p1);

assign tmp_199_fu_2132_p1 = tmp_6_fu_1688_p2[17:0];

assign tmp_19_fu_3076_p0 = AllCandidates_size_fu_354;

assign tmp_19_fu_3076_p1 = tmp_19_fu_3076_p0;

assign tmp_1_fu_1453_p2 = ($signed(sum_col) + $signed(32'd4294967272));

assign tmp_1_op_op_fu_1554_p2 = ($signed(32'd4294967279) + $signed(sum_col));

assign tmp_200_fu_2136_p2 = (18'd24 + tmp_199_fu_2132_p1);

assign tmp_201_fu_2174_p1 = tmp_s_fu_2168_p2[9:0];

assign tmp_202_fu_2186_p1 = tmp_s_fu_2168_p2[11:0];

assign tmp_203_fu_2923_p1 = i_reg_1268[0:0];

assign tmp_204_fu_3119_p1 = value_assign_to_int_fu_3105_p1[22:0];

assign tmp_208_fu_3254_p3 = r_V_fu_3242_p2[32'd53];

assign tmp_20_fu_3082_p1 = AllCandidates_size_fu_354;

assign tmp_20_fu_3082_p2 = ($signed(32'd1) + $signed(tmp_20_fu_3082_p1));

assign tmp_211_fu_3046_p3 = r_V_2_fu_3034_p2[32'd53];

assign tmp_21_fu_1650_p2 = (tmp_13_fu_1644_p2 & grp_fu_1408_p2);

assign tmp_21_i1_fu_1656_p3 = ((tmp_21_fu_1650_p2[0:0] === 1'b1) ? 64'd4602678819172646912 : 64'd13826050856027422720);

assign tmp_21_i_fu_3147_p3 = ((tmp_29_fu_3141_p2[0:0] === 1'b1) ? 64'd4602678819172646912 : 64'd13826050856027422720);

assign tmp_22_fu_1542_p2 = ((p_y_reg_1221 == tmp_17_reg_3329) ? 1'b1 : 1'b0);

assign tmp_23_fu_1628_p1 = value_assign_1_to_in_fu_1614_p1[22:0];

assign tmp_24_fu_2939_p4 = {{p_x_reg_1233[31:3]}};

assign tmp_25_fu_3109_p4 = {{value_assign_to_int_fu_3105_p1[30:23]}};

assign tmp_27_fu_3135_p2 = (notrhs8_fu_3129_p2 | notlhs7_fu_3123_p2);

assign tmp_29_fu_3141_p2 = (tmp_27_fu_3135_p2 & grp_fu_1408_p2);

assign tmp_2_fu_1459_p3 = tmp_fu_1447_p2[32'd31];

assign tmp_30_fu_2198_p2 = (p_shl_cast_fu_2178_p3 + p_shl3_cast_fu_2190_p3);

assign tmp_31_cast_fu_2434_p1 = $signed(tmp_31_reg_3620);

assign tmp_31_fu_2204_p2 = (tmp_112_reg_3366 + tmp_30_fu_2198_p2);

assign tmp_32_cast_fu_2438_p1 = $signed(tmp_32_reg_3625);

assign tmp_32_fu_2209_p2 = (tmp_113_reg_3371 + tmp_30_fu_2198_p2);

assign tmp_33_cast_fu_2442_p1 = $signed(tmp_33_reg_3630);

assign tmp_33_fu_2214_p2 = (tmp_115_reg_3376 + tmp_30_fu_2198_p2);

assign tmp_34_cast_fu_2446_p1 = $signed(tmp_34_reg_3635);

assign tmp_34_fu_2219_p2 = (tmp_117_reg_3381 + tmp_30_fu_2198_p2);

assign tmp_35_cast_fu_2450_p1 = $signed(tmp_35_reg_3640);

assign tmp_35_fu_2224_p2 = (tmp_119_reg_3386 + tmp_30_fu_2198_p2);

assign tmp_36_cast_fu_2454_p1 = $signed(tmp_36_reg_3645);

assign tmp_36_fu_2229_p2 = (tmp_121_reg_3391 + tmp_30_fu_2198_p2);

assign tmp_37_cast_fu_2470_p1 = $signed(tmp_37_reg_3650);

assign tmp_37_fu_2234_p2 = (tmp_123_reg_3396 + tmp_30_fu_2198_p2);

assign tmp_38_cast_fu_2474_p1 = $signed(tmp_38_reg_3655);

assign tmp_38_fu_2239_p2 = (tmp_125_reg_3401 + tmp_30_fu_2198_p2);

assign tmp_39_cast_fu_2490_p1 = $signed(tmp_39_reg_3660);

assign tmp_39_fu_2244_p2 = (tmp_127_reg_3406 + tmp_30_fu_2198_p2);

assign tmp_40_cast_fu_2494_p1 = $signed(tmp_40_reg_3665);

assign tmp_40_fu_2249_p2 = (tmp_129_reg_3411 + tmp_30_fu_2198_p2);

assign tmp_41_cast_fu_2521_p1 = $signed(tmp_41_reg_3670);

assign tmp_41_fu_2254_p2 = (tmp_131_reg_3416 + tmp_30_fu_2198_p2);

assign tmp_42_cast_fu_2525_p1 = $signed(tmp_42_reg_3675);

assign tmp_42_fu_2259_p2 = (tmp_133_reg_3421 + tmp_30_fu_2198_p2);

assign tmp_43_cast_fu_2541_p1 = $signed(tmp_43_reg_3680);

assign tmp_43_fu_2264_p2 = (tmp_134_reg_3431 + tmp_30_fu_2198_p2);

assign tmp_44_cast_fu_2545_p1 = $signed(tmp_44_reg_3685);

assign tmp_44_fu_2269_p2 = (tmp_136_reg_3436 + tmp_30_fu_2198_p2);

assign tmp_45_cast_fu_2561_p1 = $signed(tmp_45_reg_3690);

assign tmp_45_fu_2274_p2 = (tmp_138_reg_3441 + tmp_30_fu_2198_p2);

assign tmp_46_cast_fu_2565_p1 = $signed(tmp_46_reg_3695);

assign tmp_46_fu_2279_p2 = (tmp_140_reg_3446 + tmp_30_fu_2198_p2);

assign tmp_47_cast_fu_2593_p1 = $signed(tmp_47_reg_3700);

assign tmp_47_fu_2284_p2 = (tmp_142_reg_3451 + tmp_30_fu_2198_p2);

assign tmp_48_cast_fu_2597_p1 = $signed(tmp_48_reg_3705);

assign tmp_48_fu_2289_p2 = (tmp_144_reg_3456 + tmp_30_fu_2198_p2);

assign tmp_49_cast_fu_2613_p1 = $signed(tmp_49_reg_3710);

assign tmp_49_fu_2294_p2 = (tmp_146_reg_3461 + tmp_30_fu_2198_p2);

assign tmp_4_fu_1618_p4 = {{value_assign_1_to_in_fu_1614_p1[30:23]}};

assign tmp_50_cast_fu_2617_p1 = $signed(tmp_50_reg_3715);

assign tmp_50_fu_2299_p2 = (tmp_148_reg_3466 + tmp_30_fu_2198_p2);

assign tmp_51_cast_fu_2633_p1 = $signed(tmp_51_reg_3720);

assign tmp_51_fu_2304_p2 = (tmp_150_reg_3471 + tmp_30_fu_2198_p2);

assign tmp_52_cast_fu_2637_p1 = $signed(tmp_52_reg_3725);

assign tmp_52_fu_2309_p2 = (tmp_152_reg_3476 + tmp_30_fu_2198_p2);

assign tmp_53_cast_fu_2653_p1 = $signed(tmp_53_reg_3730);

assign tmp_53_fu_2314_p2 = (tmp_154_reg_3481 + tmp_30_fu_2198_p2);

assign tmp_54_cast_fu_2657_p1 = $signed(tmp_54_reg_3735);

assign tmp_54_fu_2319_p2 = (tmp_156_reg_3486 + tmp_30_fu_2198_p2);

assign tmp_55_cast_fu_2673_p1 = $signed(tmp_55_reg_3740);

assign tmp_55_fu_2324_p2 = (tmp_158_reg_3491 + tmp_30_fu_2198_p2);

assign tmp_56_cast_fu_2677_p1 = $signed(tmp_56_reg_3745);

assign tmp_56_fu_2329_p2 = (tmp_160_reg_3496 + tmp_30_fu_2198_p2);

assign tmp_57_cast_fu_2693_p1 = $signed(tmp_57_reg_3750);

assign tmp_57_fu_2334_p2 = (tmp_162_reg_3501 + tmp_30_fu_2198_p2);

assign tmp_58_cast_fu_2697_p1 = $signed(tmp_58_reg_3755);

assign tmp_58_fu_2339_p2 = (tmp_164_reg_3506 + tmp_30_fu_2198_p2);

assign tmp_59_cast_fu_2713_p1 = $signed(tmp_59_reg_3760);

assign tmp_59_fu_2344_p2 = (tmp_166_reg_3511 + tmp_30_fu_2198_p2);

assign tmp_5_fu_1473_p3 = tmp_op_op_fu_1467_p2[32'd31];

assign tmp_60_cast_fu_2717_p1 = $signed(tmp_60_reg_3765);

assign tmp_60_fu_2349_p2 = (tmp_168_reg_3516 + tmp_30_fu_2198_p2);

assign tmp_61_cast_fu_2733_p1 = $signed(tmp_61_reg_3770);

assign tmp_61_fu_2354_p2 = (tmp_170_reg_3521 + tmp_30_fu_2198_p2);

assign tmp_62_cast_fu_2737_p1 = $signed(tmp_62_reg_3775);

assign tmp_62_fu_2359_p2 = (tmp_172_reg_3526 + tmp_30_fu_2198_p2);

assign tmp_63_cast_fu_2753_p1 = $signed(tmp_63_reg_3780);

assign tmp_63_fu_2364_p2 = (tmp_174_reg_3531 + tmp_30_fu_2198_p2);

assign tmp_64_cast_fu_2757_p1 = $signed(tmp_64_reg_3785);

assign tmp_64_fu_2369_p2 = (tmp_176_reg_3536 + tmp_30_fu_2198_p2);

assign tmp_65_cast_fu_2773_p1 = $signed(tmp_65_reg_3790);

assign tmp_65_fu_2374_p2 = (tmp_178_reg_3541 + tmp_30_fu_2198_p2);

assign tmp_66_cast_fu_2777_p1 = $signed(tmp_66_reg_3795);

assign tmp_66_fu_2379_p2 = (tmp_180_reg_3546 + tmp_30_fu_2198_p2);

assign tmp_67_cast_fu_2793_p1 = $signed(tmp_67_reg_3800);

assign tmp_67_fu_2384_p2 = (tmp_182_reg_3551 + tmp_30_fu_2198_p2);

assign tmp_68_cast_fu_2797_p1 = $signed(tmp_68_reg_3805);

assign tmp_68_fu_2389_p2 = (tmp_184_reg_3556 + tmp_30_fu_2198_p2);

assign tmp_69_cast_fu_2813_p1 = $signed(tmp_69_reg_3810);

assign tmp_69_fu_2394_p2 = (tmp_186_reg_3561 + tmp_30_fu_2198_p2);

assign tmp_6_fu_1688_p2 = (p_x_reg_1233 | 32'd4);

assign tmp_70_cast_fu_2817_p1 = $signed(tmp_70_reg_3815);

assign tmp_70_fu_2399_p2 = (tmp_188_reg_3566 + tmp_30_fu_2198_p2);

assign tmp_71_cast_fu_2833_p1 = $signed(tmp_71_reg_3820);

assign tmp_71_fu_2404_p2 = (tmp_190_reg_3571 + tmp_30_fu_2198_p2);

assign tmp_72_cast_fu_2837_p1 = $signed(tmp_72_reg_3825);

assign tmp_72_fu_2409_p2 = (tmp_192_reg_3576 + tmp_30_fu_2198_p2);

assign tmp_73_cast_fu_2853_p1 = $signed(tmp_73_reg_3830);

assign tmp_73_fu_2414_p2 = (tmp_194_reg_3581 + tmp_30_fu_2198_p2);

assign tmp_74_cast_fu_2857_p1 = $signed(tmp_74_reg_3835);

assign tmp_74_fu_2419_p2 = (tmp_196_reg_3586 + tmp_30_fu_2198_p2);

assign tmp_75_cast_fu_2873_p1 = $signed(tmp_75_reg_3840);

assign tmp_75_fu_2424_p2 = (tmp_198_reg_3591 + tmp_30_fu_2198_p2);

assign tmp_76_cast_fu_2877_p1 = $signed(tmp_76_reg_3845);

assign tmp_76_fu_2429_p2 = (tmp_200_reg_3596 + tmp_30_fu_2198_p2);

assign tmp_77_fu_1547_p3 = tmp_1_reg_3324[32'd31];

assign tmp_78_cast_fu_2464_p1 = tmp_78_fu_2458_p2;

assign tmp_78_fu_2458_p2 = (10'd1 + phi_mul_reg_1256);

assign tmp_79_cast_fu_2484_p1 = tmp_79_fu_2478_p2;

assign tmp_79_fu_2478_p2 = (10'd2 + phi_mul_reg_1256);

assign tmp_7_fu_1503_p4 = {{tmp_op_op_fu_1467_p2[31:2]}};

assign tmp_80_cast_fu_2504_p1 = tmp_80_fu_2498_p2;

assign tmp_80_fu_2498_p2 = (10'd3 + phi_mul_reg_1256);

assign tmp_81_cast_fu_2516_p1 = tmp_81_fu_2510_p2;

assign tmp_81_fu_2510_p2 = (10'd4 + phi_mul_reg_1256);

assign tmp_82_cast_fu_2535_p1 = tmp_82_fu_2529_p2;

assign tmp_82_fu_2529_p2 = (10'd5 + phi_mul_reg_1256);

assign tmp_83_cast_fu_2555_p1 = tmp_83_fu_2549_p2;

assign tmp_83_fu_2549_p2 = (10'd6 + phi_mul_reg_1256);

assign tmp_84_cast_fu_2575_p1 = tmp_84_fu_2569_p2;

assign tmp_84_fu_2569_p2 = (10'd7 + phi_mul_reg_1256);

assign tmp_85_cast_fu_2587_p1 = tmp_85_fu_2581_p2;

assign tmp_85_fu_2581_p2 = (10'd8 + phi_mul_reg_1256);

assign tmp_86_cast_fu_2607_p1 = tmp_86_fu_2601_p2;

assign tmp_86_fu_2601_p2 = (10'd9 + phi_mul_reg_1256);

assign tmp_87_cast_fu_2627_p1 = tmp_87_fu_2621_p2;

assign tmp_87_fu_2621_p2 = (10'd10 + phi_mul_reg_1256);

assign tmp_88_cast_fu_2647_p1 = tmp_88_fu_2641_p2;

assign tmp_88_fu_2641_p2 = (10'd11 + phi_mul_reg_1256);

assign tmp_89_cast_fu_2667_p1 = tmp_89_fu_2661_p2;

assign tmp_89_fu_2661_p2 = (10'd12 + phi_mul_reg_1256);

assign tmp_90_cast_fu_2687_p1 = tmp_90_fu_2681_p2;

assign tmp_90_fu_2681_p2 = (10'd13 + phi_mul_reg_1256);

assign tmp_91_cast_fu_2707_p1 = tmp_91_fu_2701_p2;

assign tmp_91_fu_2701_p2 = (10'd14 + phi_mul_reg_1256);

assign tmp_92_cast_fu_2727_p1 = tmp_92_fu_2721_p2;

assign tmp_92_fu_2721_p2 = (10'd15 + phi_mul_reg_1256);

assign tmp_93_cast_fu_2747_p1 = tmp_93_fu_2741_p2;

assign tmp_93_fu_2741_p2 = (10'd16 + phi_mul_reg_1256);

assign tmp_94_cast_fu_2767_p1 = tmp_94_fu_2761_p2;

assign tmp_94_fu_2761_p2 = (10'd17 + phi_mul_reg_1256);

assign tmp_95_cast_fu_2787_p1 = tmp_95_fu_2781_p2;

assign tmp_95_fu_2781_p2 = (10'd18 + phi_mul_reg_1256);

assign tmp_96_cast_fu_2807_p1 = tmp_96_fu_2801_p2;

assign tmp_96_fu_2801_p2 = (10'd19 + phi_mul_reg_1256);

assign tmp_97_cast_fu_2827_p1 = tmp_97_fu_2821_p2;

assign tmp_97_fu_2821_p2 = (10'd20 + phi_mul_reg_1256);

assign tmp_98_cast_fu_2847_p1 = tmp_98_fu_2841_p2;

assign tmp_98_fu_2841_p2 = (10'd21 + phi_mul_reg_1256);

assign tmp_99_cast_fu_2867_p1 = tmp_99_fu_2861_p2;

assign tmp_99_fu_2861_p2 = (10'd22 + phi_mul_reg_1256);

assign tmp_V_1_fu_3176_p1 = p_Val2_s_fu_3155_p1[51:0];

assign tmp_V_2_fu_2960_p4 = {{p_Val2_5_reg_3347[62:52]}};

assign tmp_V_3_fu_2969_p1 = p_Val2_5_reg_3347[51:0];

assign tmp_V_fu_3166_p4 = {{p_Val2_s_fu_3155_p1[62:52]}};

assign tmp_fu_1447_p2 = ($signed(sum_row) + $signed(32'd4294967272));

assign tmp_i_i_i_i1_14_fu_3026_p1 = $unsigned(sh_assign_5_cast_fu_3022_p1);

assign tmp_i_i_i_i1_cast_15_fu_3030_p1 = $unsigned(sh_assign_5_cast_fu_3022_p1);

assign tmp_i_i_i_i1_cast_fu_3010_p1 = $signed(tmp_i_i_i_i1_fu_3004_p2);

assign tmp_i_i_i_i1_fu_3004_p2 = (11'd1023 - tmp_V_2_fu_2960_p4);

assign tmp_i_i_i_i_12_fu_3234_p1 = $unsigned(sh_assign_2_cast_fu_3230_p1);

assign tmp_i_i_i_i_cast_13_fu_3238_p1 = $unsigned(sh_assign_2_cast_fu_3230_p1);

assign tmp_i_i_i_i_cast_fu_3218_p1 = $signed(tmp_i_i_i_i_fu_3212_p2);

assign tmp_i_i_i_i_fu_3212_p2 = (11'd1023 - tmp_V_fu_3166_p4);

assign tmp_i_i_i_i_i1_cast1_fu_2986_p1 = tmp_V_2_fu_2960_p4;

assign tmp_i_i_i_i_i_cast2_fu_3194_p1 = tmp_V_fu_3166_p4;

assign tmp_op_op_fu_1467_p2 = ($signed(sum_row) + $signed(32'd4294967275));

assign tmp_s_fu_2168_p2 = (p_y_reg_1221 + n_cast4_fu_2152_p1);

assign ush_1_fu_3014_p3 = ((isNeg_1_fu_2996_p3[0:0] === 1'b1) ? tmp_i_i_i_i1_cast_fu_3010_p1 : sh_assign_3_fu_2990_p2);

assign ush_fu_3222_p3 = ((isNeg_fu_3204_p3[0:0] === 1'b1) ? tmp_i_i_i_i_cast_fu_3218_p1 : sh_assign_fu_3198_p2);

assign value_assign_1_to_in_fu_1614_p1 = reg_1425;

assign value_assign_to_int_fu_3105_p1 = reg_1425;

assign x_fu_1802_p2 = (32'd8 + p_x_reg_1233);

assign y_fu_2142_p2 = (p_y_reg_1221 + 32'd4);

always @ (posedge ap_clk) begin
    tmp_17_reg_3329[1:0] <= 2'b00;
    tmp_21_i1_reg_3342[62:0] <= 63'b011111111100000000000000000000000000000000000000000000000000000;
    tmp_110_reg_3358[2:0] <= 3'b000;
    tmp_113_reg_3371[2] <= 1'b1;
    tmp_115_reg_3376[0] <= 1'b1;
    tmp_117_reg_3381[0] <= 1'b1;
    tmp_117_reg_3381[2] <= 1'b1;
    tmp_119_reg_3386[1] <= 1'b1;
    tmp_121_reg_3391[2:1] <= 2'b11;
    tmp_123_reg_3396[1:0] <= 2'b11;
    tmp_125_reg_3401[2:0] <= 3'b111;
    phi_mul_cast_reg_3606[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    tmp_33_reg_3630[0] <= 1'b1;
    tmp_34_reg_3635[0] <= 1'b1;
    tmp_37_reg_3650[1:0] <= 2'b11;
    tmp_38_reg_3655[2:0] <= 3'b111;
    tmp_81_cast_reg_3905[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    tmp_21_i_reg_4135[62:0] <= 63'b011111111100000000000000000000000000000000000000000000000000000;
end

endmodule //processImage
