(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (or (bvsle (bvadd #xe1ca3ab6  #x4d9cbe48 ) (bvadd #x37f932e6  bv_4)) (=> (bvsgt #x1a51359f  #xd5255f16 ) (bvule bv_3 #x938861b7 ))))
(assert (and (bvult (bvnand #xf4cf6a0a  bv_2) (bvnor #xd2392b59  bv_2)) (=> (bvsge #xeb3c56f7  #xa83fd75c ) (bvsgt #x3cb343b3  bv_0))))
(assert (bvugt (bvurem (bvsmod #x6f8c074f  #x1c217a23 ) (bvxor bv_4 bv_4)) (bvnand (bvand #x4c61dd71  #xa93d5daf ) (bvsub bv_0 bv_0))))
(assert (bvsle (bvsub (bvxnor #xc87e0d35  bv_3) (bvlshr #x2a1fe89b  #xdce249c5 )) (bvlshr (bvand #xd7c3dccd  bv_2) (bvsub bv_1 #x007c164c ))))
(assert (bvsge (bvsdiv (bvand #xd182ed08  #x45420743 ) (bvurem bv_0 bv_4)) (bvudiv (bvudiv bv_1 #x7fcadeb7 ) (bvnand bv_2 #x22f88cb8 ))))
(check-sat)
(exit)
