 
****************************************
Report : area
Design : TOP
Version: K-2015.06
Date   : Fri Aug 16 06:40:06 2024
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Labs/SYSTEM/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          721
Number of nets:                          2200
Number of cells:                         1484
Number of combinational cells:           1142
Number of sequential cells:               302
Number of macros/black boxes:               0
Number of buf/inv:                        196
Number of references:                      15

Combinational area:              10387.907765
Buf/Inv area:                      736.614217
Noncombinational area:            7190.813583
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 17578.721349
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ----------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-  Black-
                                  Total       Total    national    national   boxes   Design
--------------------------------  ----------  -------  ----------  ---------  ------  ---------------------------------------
TOP                               17578.7213    100.0      8.2369     0.0000  0.0000  TOP
RX_DIVIDER                          842.5172      4.8    476.5635   258.8740  0.0000  CLK_DIV_0
RX_DIVIDER/add_47                   107.0797      0.6    107.0797     0.0000  0.0000  CLK_DIV_0_DW01_inc_0
TX_DIVIDER                          842.5172      4.8    476.5635   258.8740  0.0000  CLK_DIV_1
TX_DIVIDER/add_47                   107.0797      0.6    107.0797     0.0000  0.0000  CLK_DIV_1_DW01_inc_0
alu                                4021.9606     22.9    931.9464   232.9866  0.0000  ALU_OPER_WIDTH8_OUT_WIDTH8
alu/add_43                          222.3963      1.3    222.3963     0.0000  0.0000  ALU_OPER_WIDTH8_OUT_WIDTH8_DW01_add_0
alu/div_52                         1434.3973      8.2   1434.3973     0.0000  0.0000  ALU_OPER_WIDTH8_OUT_WIDTH8_DW_div_uns_0
alu/mult_49                         947.2435      5.4    947.2435     0.0000  0.0000  ALU_OPER_WIDTH8_OUT_WIDTH8_DW02_mult_0
alu/sub_46                          252.9905      1.4    252.9905     0.0000  0.0000  ALU_OPER_WIDTH8_OUT_WIDTH8_DW01_sub_0
clk_gate                             40.0078      0.2      0.0000    40.0078  0.0000  CLK_GATE
data_sync                           395.3712      2.2     78.8389   284.7614  0.0000  DATA_SYNC_DATA_WIDTH8_FLOPS2
data_sync/PG                         31.7709      0.2      5.8835    25.8874  0.0000  PULSE_GEN_1
fifo                               3512.4495     20.0      7.0602     0.0000  0.0000  FIFO_DW8_DD7_ADDR_W3
fifo/B2G_RD                          35.3010      0.2     35.3010     0.0000  0.0000  BINARY_TO_GRAY_W3_1
fifo/B2G_WR                          35.3010      0.2     35.3010     0.0000  0.0000  BINARY_TO_GRAY_W3_0
fifo/R2W_SYNC                       207.0992      1.2      0.0000   207.0992  0.0000  D_FLOP_SYNC_W3_1
fifo/W2R_SYNC                       207.0992      1.2      0.0000   207.0992  0.0000  D_FLOP_SYNC_W3_0
fifo/mem                           2556.9691     14.5   1201.4107  1355.5583  0.0000  MEM_CNTRL_ADD_W3_DATA_W8_DATA_D7
fifo/rd                             234.1633      1.3    130.6137   103.5496  0.0000  FIFO_RD_W3
fifo/wr                             229.4565      1.3    125.9069   103.5496  0.0000  FIFO_WR_W3
prescale_mux                         74.1321      0.4     74.1321     0.0000  0.0000  PRESCALE_MUX
pulse_gen                            31.7709      0.2      5.8835    25.8874  0.0000  PULSE_GEN_0
rf                                 3217.0978     18.3   1327.3176  1889.7802  0.0000  RegFile_DW8_DEPTH8_REG_FILE_ADDRW4
rst_sync_1                           51.7748      0.3      0.0000    51.7748  0.0000  RST_SYNC_STAGES2_0
rst_sync_2                           51.7748      0.3      0.0000    51.7748  0.0000  RST_SYNC_STAGES2_1
sys_cntrl                           976.6610      5.6    562.4626   414.1984  0.0000  SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4
uart                               3512.4495     20.0     10.5903     0.0000  0.0000  UART_DW8
uart/uart_rx                       2735.8275     15.6      8.2369     0.0000  0.0000  UART_RX_DW8
uart/uart_rx/Data_Sampling_TOP      828.3968      4.7    536.5752   291.8216  0.0000  Data_Sampling
uart/uart_rx/Deserializer_TOP       761.3249      4.3    243.5769   517.7480  0.0000  Deserializer_DW8
uart/uart_rx/Edge_Bit_Counter_TOP   624.8277      3.6    365.9537   258.8740  0.0000  Edge_Bit_Counter
uart/uart_rx/FSM_TOP                252.9905      1.4    149.4409   103.5496  0.0000  RX_FSM
uart/uart_rx/Parity_Check_TOP       214.1594      1.2    122.3768    91.7826  0.0000  Parity_Check_DW8
uart/uart_rx/STOP_CHECK_TOP          38.8311      0.2     12.9437    25.8874  0.0000  STOP_CHECK
uart/uart_rx/Start_Check_TOP          7.0602      0.0      7.0602     0.0000  0.0000  Start_Check
uart/uart_tx                        766.0317      4.4      0.0000     0.0000  0.0000  UART_TX
uart/uart_tx/FSM_TOP                160.0312      0.9     82.3690    77.6622  0.0000  TX_FSM
uart/uart_tx/MUX_TOP                 52.9515      0.3     27.0641    25.8874  0.0000  MUX
uart/uart_tx/Serializer_TOP         465.9732      2.7    180.0351   285.9381  0.0000  Serializer
uart/uart_tx/parity_calc             87.0758      0.5     87.0758     0.0000  0.0000  Parity_Calc
--------------------------------  ----------  -------  ----------  ---------  ------  ---------------------------------------
Total                                                  10387.9078  7190.8136  0.0000

1
