{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680163474944 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680163474953 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 30 11:04:34 2023 " "Processing started: Thu Mar 30 11:04:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680163474953 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163474953 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163474953 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680163475547 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680163475547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680163502397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163502397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdrv.v 1 1 " "Found 1 design units, including 1 entities, in source file hexdrv.v" { { "Info" "ISGN_ENTITY_NAME" "1 HEXDRV " "Found entity 1: HEXDRV" {  } { { "HEXDRV.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/HEXDRV.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680163502443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163502443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockproject.v 1 1 " "Found 1 design units, including 1 entities, in source file clockproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockProject " "Found entity 1: ClockProject" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680163502484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163502484 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Golden_Top " "Elaborating entity \"DE10_LITE_Golden_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680163503338 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE10_LITE_Golden_Top.v(14) " "Output port \"DRAM_ADDR\" at DE10_LITE_Golden_Top.v(14) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680163503340 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE10_LITE_Golden_Top.v(15) " "Output port \"DRAM_BA\" at DE10_LITE_Golden_Top.v(15) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680163503340 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE10_LITE_Golden_Top.v(38) " "Output port \"LEDR\" at DE10_LITE_Golden_Top.v(38) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680163503341 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE10_LITE_Golden_Top.v(44) " "Output port \"VGA_B\" at DE10_LITE_Golden_Top.v(44) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680163503341 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE10_LITE_Golden_Top.v(45) " "Output port \"VGA_G\" at DE10_LITE_Golden_Top.v(45) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680163503341 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE10_LITE_Golden_Top.v(47) " "Output port \"VGA_R\" at DE10_LITE_Golden_Top.v(47) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680163503343 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE10_LITE_Golden_Top.v(16) " "Output port \"DRAM_CAS_N\" at DE10_LITE_Golden_Top.v(16) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680163503343 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE10_LITE_Golden_Top.v(17) " "Output port \"DRAM_CKE\" at DE10_LITE_Golden_Top.v(17) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680163503344 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE10_LITE_Golden_Top.v(18) " "Output port \"DRAM_CLK\" at DE10_LITE_Golden_Top.v(18) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680163503344 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE10_LITE_Golden_Top.v(19) " "Output port \"DRAM_CS_N\" at DE10_LITE_Golden_Top.v(19) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680163503344 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE10_LITE_Golden_Top.v(21) " "Output port \"DRAM_LDQM\" at DE10_LITE_Golden_Top.v(21) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680163503344 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE10_LITE_Golden_Top.v(22) " "Output port \"DRAM_RAS_N\" at DE10_LITE_Golden_Top.v(22) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680163503345 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE10_LITE_Golden_Top.v(23) " "Output port \"DRAM_UDQM\" at DE10_LITE_Golden_Top.v(23) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680163503345 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE10_LITE_Golden_Top.v(24) " "Output port \"DRAM_WE_N\" at DE10_LITE_Golden_Top.v(24) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680163503345 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE10_LITE_Golden_Top.v(46) " "Output port \"VGA_HS\" at DE10_LITE_Golden_Top.v(46) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680163503345 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE10_LITE_Golden_Top.v(48) " "Output port \"VGA_VS\" at DE10_LITE_Golden_Top.v(48) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680163503345 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_CS_N DE10_LITE_Golden_Top.v(51) " "Output port \"GSENSOR_CS_N\" at DE10_LITE_Golden_Top.v(51) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680163503345 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_SCLK DE10_LITE_Golden_Top.v(53) " "Output port \"GSENSOR_SCLK\" at DE10_LITE_Golden_Top.v(53) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680163503345 "|DE10_LITE_Golden_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockProject ClockProject:Clock " "Elaborating entity \"ClockProject\" for hierarchy \"ClockProject:Clock\"" {  } { { "DE10_LITE_Golden_Top.v" "Clock" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680163503360 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "ClockProject.v(58) " "Verilog HDL Case Statement warning at ClockProject.v(58): can't check case statement for completeness because the case expression has too many possible states" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 58 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1680163503453 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ClockProject.v(58) " "Verilog HDL Case Statement warning at ClockProject.v(58): incomplete case statement has no default case item" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 58 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1680163503453 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SecCounter ClockProject.v(55) " "Verilog HDL Always Construct warning at ClockProject.v(55): inferring latch(es) for variable \"SecCounter\", which holds its previous value in one or more paths through the always construct" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680163503454 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MinCounter ClockProject.v(55) " "Verilog HDL Always Construct warning at ClockProject.v(55): inferring latch(es) for variable \"MinCounter\", which holds its previous value in one or more paths through the always construct" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680163503454 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HourCounter ClockProject.v(55) " "Verilog HDL Always Construct warning at ClockProject.v(55): inferring latch(es) for variable \"HourCounter\", which holds its previous value in one or more paths through the always construct" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680163503455 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ClockProject.v(124) " "Verilog HDL assignment warning at ClockProject.v(124): truncated value with size 32 to match size of target (6)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680163503455 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ClockProject.v(133) " "Verilog HDL assignment warning at ClockProject.v(133): truncated value with size 32 to match size of target (6)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680163503455 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ClockProject.v(142) " "Verilog HDL assignment warning at ClockProject.v(142): truncated value with size 32 to match size of target (5)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680163503455 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "ClockProject.v(113) " "Verilog HDL Case Statement warning at ClockProject.v(113): can't check case statement for completeness because the case expression has too many possible states" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1680163503455 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ClockProject.v(113) " "Verilog HDL Case Statement warning at ClockProject.v(113): incomplete case statement has no default case item" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1680163503455 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outSec ClockProject.v(113) " "Verilog HDL Always Construct warning at ClockProject.v(113): inferring latch(es) for variable \"outSec\", which holds its previous value in one or more paths through the always construct" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680163503455 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outMin ClockProject.v(113) " "Verilog HDL Always Construct warning at ClockProject.v(113): inferring latch(es) for variable \"outMin\", which holds its previous value in one or more paths through the always construct" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680163503455 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outHour ClockProject.v(113) " "Verilog HDL Always Construct warning at ClockProject.v(113): inferring latch(es) for variable \"outHour\", which holds its previous value in one or more paths through the always construct" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680163503455 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outHour\[0\] ClockProject.v(113) " "Inferred latch for \"outHour\[0\]\" at ClockProject.v(113)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503455 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outHour\[1\] ClockProject.v(113) " "Inferred latch for \"outHour\[1\]\" at ClockProject.v(113)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503455 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outHour\[2\] ClockProject.v(113) " "Inferred latch for \"outHour\[2\]\" at ClockProject.v(113)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503455 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outHour\[3\] ClockProject.v(113) " "Inferred latch for \"outHour\[3\]\" at ClockProject.v(113)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503456 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outHour\[4\] ClockProject.v(113) " "Inferred latch for \"outHour\[4\]\" at ClockProject.v(113)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503456 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outMin\[0\] ClockProject.v(113) " "Inferred latch for \"outMin\[0\]\" at ClockProject.v(113)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503456 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outMin\[1\] ClockProject.v(113) " "Inferred latch for \"outMin\[1\]\" at ClockProject.v(113)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503456 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outMin\[2\] ClockProject.v(113) " "Inferred latch for \"outMin\[2\]\" at ClockProject.v(113)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503456 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outMin\[3\] ClockProject.v(113) " "Inferred latch for \"outMin\[3\]\" at ClockProject.v(113)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503456 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outMin\[4\] ClockProject.v(113) " "Inferred latch for \"outMin\[4\]\" at ClockProject.v(113)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503456 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outMin\[5\] ClockProject.v(113) " "Inferred latch for \"outMin\[5\]\" at ClockProject.v(113)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503456 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSec\[0\] ClockProject.v(113) " "Inferred latch for \"outSec\[0\]\" at ClockProject.v(113)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503456 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSec\[1\] ClockProject.v(113) " "Inferred latch for \"outSec\[1\]\" at ClockProject.v(113)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503457 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSec\[2\] ClockProject.v(113) " "Inferred latch for \"outSec\[2\]\" at ClockProject.v(113)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503457 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSec\[3\] ClockProject.v(113) " "Inferred latch for \"outSec\[3\]\" at ClockProject.v(113)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503457 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSec\[4\] ClockProject.v(113) " "Inferred latch for \"outSec\[4\]\" at ClockProject.v(113)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503457 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSec\[5\] ClockProject.v(113) " "Inferred latch for \"outSec\[5\]\" at ClockProject.v(113)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503457 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[0\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[0\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503457 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[1\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[1\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503457 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[2\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[2\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503457 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[3\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[3\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503457 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[4\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[4\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503457 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[5\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[5\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503457 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[6\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[6\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503457 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[7\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[7\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503458 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[8\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[8\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503458 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[9\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[9\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503458 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[10\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[10\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503458 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[11\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[11\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503458 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[12\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[12\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503460 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[13\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[13\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503460 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[14\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[14\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503461 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[15\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[15\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503461 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[16\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[16\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503461 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[17\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[17\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503461 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[18\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[18\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503461 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[19\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[19\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503462 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[20\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[20\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503462 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[21\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[21\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503462 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[22\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[22\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503463 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[23\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[23\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503463 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[24\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[24\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503464 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[25\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[25\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503464 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[26\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[26\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503464 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[27\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[27\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503464 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[28\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[28\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503464 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[29\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[29\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503464 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[30\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[30\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503464 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[31\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[31\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503464 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[0\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[0\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503465 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[1\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[1\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503465 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[2\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[2\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503465 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[3\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[3\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503465 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[4\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[4\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503465 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[5\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[5\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503465 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[6\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[6\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503465 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[7\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[7\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503465 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[8\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[8\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503465 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[9\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[9\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503465 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[10\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[10\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503466 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[11\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[11\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503466 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[12\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[12\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503466 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[13\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[13\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503466 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[14\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[14\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503466 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[15\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[15\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503466 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[16\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[16\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503466 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[17\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[17\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503466 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[18\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[18\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503466 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[19\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[19\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503466 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[20\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[20\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503466 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[21\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[21\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503467 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[22\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[22\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503467 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[23\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[23\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503467 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[24\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[24\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503467 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[25\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[25\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503467 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[26\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[26\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503467 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[27\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[27\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503467 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[28\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[28\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503467 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[29\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[29\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503467 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[30\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[30\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503467 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[31\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[31\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503467 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[0\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[0\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503467 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[1\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[1\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503467 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[2\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[2\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503467 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[3\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[3\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503467 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[4\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[4\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503467 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[5\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[5\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503467 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[6\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[6\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503467 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[7\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[7\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503467 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[8\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[8\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503468 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[9\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[9\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503468 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[10\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[10\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503468 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[11\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[11\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503468 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[12\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[12\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503468 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[13\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[13\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503468 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[14\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[14\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503468 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[15\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[15\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503468 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[16\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[16\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503468 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[17\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[17\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503468 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[18\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[18\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503468 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[19\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[19\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503468 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[20\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[20\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503468 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[21\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[21\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503468 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[22\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[22\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503468 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[23\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[23\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503468 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[24\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[24\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503468 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[25\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[25\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503468 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[26\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[26\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503468 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[27\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[27\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503468 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[28\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[28\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503468 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[29\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[29\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503468 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[30\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[30\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503469 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[31\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[31\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163503469 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEXDRV HEXDRV:HEXDRV0 " "Elaborating entity \"HEXDRV\" for hierarchy \"HEXDRV:HEXDRV0\"" {  } { { "DE10_LITE_Golden_Top.v" "HEXDRV0" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680163503472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sp14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sp14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sp14 " "Found entity 1: altsyncram_sp14" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680163519669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163519669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_l7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_l7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_l7c " "Found entity 1: mux_l7c" {  } { { "db/mux_l7c.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/mux_l7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680163521840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163521840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/decode_3af.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680163522556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163522556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4th.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4th.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4th " "Found entity 1: cntr_4th" {  } { { "db/cntr_4th.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/cntr_4th.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680163523755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163523755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_krb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_krb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_krb " "Found entity 1: cmpr_krb" {  } { { "db/cmpr_krb.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/cmpr_krb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680163524081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163524081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_eki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_eki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_eki " "Found entity 1: cntr_eki" {  } { { "db/cntr_eki.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/cntr_eki.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680163524325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163524325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8rh " "Found entity 1: cntr_8rh" {  } { { "db/cntr_8rh.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/cntr_8rh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680163524908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163524908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hrb " "Found entity 1: cmpr_hrb" {  } { { "db/cmpr_hrb.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/cmpr_hrb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680163525173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163525173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/cntr_odi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680163525607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163525607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/cmpr_drb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680163526074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163526074 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680163529559 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1680163530614 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.03.30.11:05:42 Progress: Loading sldf0979fd2/alt_sld_fab_wrapper_hw.tcl " "2023.03.30.11:05:42 Progress: Loading sldf0979fd2/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163542974 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163549977 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163550370 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163559801 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163560094 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163560367 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163560669 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163560729 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163560736 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1680163561717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0979fd2/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0979fd2/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf0979fd2/alt_sld_fab.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/ip/sldf0979fd2/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680163562228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163562228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680163562475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163562475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680163562518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163562518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680163562656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163562656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680163562841 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680163562841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163562841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680163562990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163562990 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "DE10_LITE_Golden_Top.v" "Mod0" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 93 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163566316 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "DE10_LITE_Golden_Top.v" "Div0" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 96 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163566316 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "DE10_LITE_Golden_Top.v" "Mod1" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 96 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163566316 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "DE10_LITE_Golden_Top.v" "Mod2" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 102 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163566316 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "DE10_LITE_Golden_Top.v" "Div1" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 105 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163566316 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "DE10_LITE_Golden_Top.v" "Mod3" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 105 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163566316 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "DE10_LITE_Golden_Top.v" "Mod4" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 111 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163566316 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "DE10_LITE_Golden_Top.v" "Div2" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163566316 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "DE10_LITE_Golden_Top.v" "Mod5" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163566316 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1680163566316 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 93 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680163566512 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163566513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163566513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163566513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163566513 ""}  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 93 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680163566513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_akl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_akl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_akl " "Found entity 1: lpm_divide_akl" {  } { { "db/lpm_divide_akl.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/lpm_divide_akl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680163566585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163566585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680163566679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163566679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_see.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_see.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_see " "Found entity 1: alt_u_div_see" {  } { { "db/alt_u_div_see.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/alt_u_div_see.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680163566755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163566755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680163566864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163566864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680163566963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163566963 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 96 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680163567034 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163567034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163567034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163567034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163567034 ""}  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 96 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680163567034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7sl " "Found entity 1: lpm_divide_7sl" {  } { { "db/lpm_divide_7sl.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/lpm_divide_7sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680163567117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163567117 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod4 " "Elaborated megafunction instantiation \"lpm_divide:Mod4\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 111 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680163567268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod4 " "Instantiated megafunction \"lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163567268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163567268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163567268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163567268 ""}  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 111 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680163567268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9kl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9kl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9kl " "Found entity 1: lpm_divide_9kl" {  } { { "db/lpm_divide_9kl.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/lpm_divide_9kl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680163567325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163567325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680163567363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163567363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qee " "Found entity 1: alt_u_div_qee" {  } { { "db/alt_u_div_qee.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/alt_u_div_qee.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680163567405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163567405 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680163567489 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163567489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163567489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163567489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163567489 ""}  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680163567489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6sl " "Found entity 1: lpm_divide_6sl" {  } { { "db/lpm_divide_6sl.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/lpm_divide_6sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680163567571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163567571 ""}
{ "Info" "IBAL_BAL_CONVERTED_RAM_SLICES_TOP_MSG" "1 " "Converted the following 1 logical RAM block slices to smaller depth" { { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ALTSYNCRAM 1024 " "Converted the following logical RAM block \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ALTSYNCRAM\" slices to smaller maximum block depth of 1024" { { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a0 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a1 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a2 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a3 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 133 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a4 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 164 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a5 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 195 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a6 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 226 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a7 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 257 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a8 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a9 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 319 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a10 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a11 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 381 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a12 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a13 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 443 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a14 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a15 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 505 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a16 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 536 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a17 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a18 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a19 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 629 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a20 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 660 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a21 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 691 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a22 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 722 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a23 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 753 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a24 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 784 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a25 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 815 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a26 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 846 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a27 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 877 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a28 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 908 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a29 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 939 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a30 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 970 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a31 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 1001 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a32 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 1032 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a33 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a34 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 1094 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a35 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 1125 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a36 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 1156 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a37 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 1187 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a38 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 1218 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a39 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 1249 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a40 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 1280 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a41 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 1311 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a42 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 1342 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a43 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 1373 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a44 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 1404 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a45 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 1435 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a46 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 1466 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a47 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 1497 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a48 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 1528 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a49 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 1559 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a50 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 1590 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a51 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 1621 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a52 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 1652 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a53 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 1683 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a54 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 1714 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a55 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 1745 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a56 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 1776 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a57 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 1807 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a58 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 1838 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a59 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 1869 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a60 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 1900 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a61 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 1931 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a62 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 1962 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a63 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 1993 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a64 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 2024 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a65 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 2055 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a66 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 2086 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a67 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 2117 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a68 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 2148 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a69 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 2179 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a70 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 2210 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a71 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 2241 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a72 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 2272 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a73 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 2303 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a74 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 2334 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a75 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 2365 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a76 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 2396 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a77 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 2427 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a78 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 2458 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a79 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 2489 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a80 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 2520 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a81 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 2551 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a82 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 2582 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a83 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 2613 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a84 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 2644 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a85 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 2675 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a86 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 2706 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a87 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 2737 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a88 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 2768 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a89 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 2799 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a90 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 2830 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a91 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 2861 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a92 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 2892 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a93 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 2923 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a94 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 2954 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a95 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 2985 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a96 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 3016 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a97 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 3047 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a98 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 3078 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a99 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 3109 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a100 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 3140 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a101 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 3171 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a102 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 3202 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a103 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 3233 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a104 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 3264 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a105 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 3295 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a106 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 3326 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a107 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 3357 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a108 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 3388 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a109 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 3419 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a110 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 3450 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a111 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 3481 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a112 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 3512 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a113 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 3543 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a114 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 3574 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a115 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 3605 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a116 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 3636 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a117 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 3667 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a118 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 3698 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a119 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 3729 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a120 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 3760 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a121 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 3791 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a122 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 3822 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a123 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 3853 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a124 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 3884 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a125 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 3915 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a126 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 3946 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a127 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 3977 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a128 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 4008 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a129 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 4039 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a130 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 4070 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a131 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 4101 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a132 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 4132 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a133 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 4163 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a134 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 4194 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a135 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 4225 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a136 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 4256 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a137 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 4287 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a138 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 4318 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a139 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 4349 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a140 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 4380 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a141 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 4411 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a142 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 4442 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a143 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 4473 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a144 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 4504 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a145 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 4535 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a146 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 4566 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a147 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 4597 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a148 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 4628 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a149 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 4659 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a150 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 4690 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a151 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 4721 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a152 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 4752 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a153 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 4783 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a154 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 4814 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a155 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 4845 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a156 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 4876 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a157 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 4907 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a158 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 4938 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a159 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 4969 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a160 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 5000 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a161 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 5031 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a162 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 5062 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a163 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 5093 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a164 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 5124 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a165 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 5155 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a166 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 5186 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a167 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 5217 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a168 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 5248 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a169 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 5279 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a170 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 5310 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a171 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 5341 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a172 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 5372 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a173 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 5403 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a174 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 5434 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a175 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 5465 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a176 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 5496 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a177 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 5527 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a178 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 5558 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a179 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 5589 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a180 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 5620 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a181 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 5651 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a182 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 5682 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a183 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 5713 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a184 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 5744 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a185 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 5775 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a186 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 5806 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a187 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 5837 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a188 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 5868 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a189 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 5899 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a190 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 5930 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a191 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 5961 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a192 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 5992 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a193 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 6023 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a194 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 6054 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a195 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 6085 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a196 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 6116 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a197 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 6147 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1528 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 413 0 0 } } { "sld_signaltap.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd" 428 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163572030 ""}  } {  } 0 270020 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "Design Software" 0 -1 1680163572030 ""}  } {  } 0 270021 "Converted the following %1!d! logical RAM block slices to smaller depth" 0 0 "Analysis & Synthesis" 0 -1 1680163572030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|altsyncram:ram_block1a0 " "Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|altsyncram:ram_block1a0\"" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 40 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680163575603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|altsyncram:ram_block1a0 " "Instantiated megafunction \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_sp14:auto_generated\|altsyncram:ram_block1a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163575603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163575603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 198 " "Parameter \"WIDTH_A\" = \"198\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163575603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163575603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163575603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163575603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163575603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163575603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163575603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163575603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163575603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163575603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163575603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 198 " "Parameter \"WIDTH_B\" = \"198\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163575603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163575603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163575603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B UNUSED " "Parameter \"INDATA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163575603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163575603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK1 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163575603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163575603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163575603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163575603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163575603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163575603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163575603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163575603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163575603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163575603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163575603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163575603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163575603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163575603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163575603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163575603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163575603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE  " "Parameter \"INIT_FILE\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163575603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_B " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163575603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 1024 " "Parameter \"MAXIMUM_DEPTH\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163575603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163575603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163575603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163575603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163575603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A NORMAL " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163575603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B NORMAL " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163575603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163575603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163575603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_ECC_STATUS NORMAL " "Parameter \"CLOCK_ENABLE_ECC_STATUS\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680163575603 ""}  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 40 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680163575603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kjv3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kjv3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kjv3 " "Found entity 1: altsyncram_kjv3" {  } { { "db/altsyncram_kjv3.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_kjv3.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680163576179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163576179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_h7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_h7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_h7a " "Found entity 1: decode_h7a" {  } { { "db/decode_h7a.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/decode_h7a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680163577727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163577727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_b5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_b5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_b5b " "Found entity 1: mux_b5b" {  } { { "db/mux_b5b.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/mux_b5b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680163577933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163577933 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1680163580483 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDI " "bidirectional pin \"GSENSOR_SDI\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680163580747 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1680163580747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockProject:Clock\|outHour\[0\] " "Latch ClockProject:Clock\|outHour\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ClockProject:Clock\|present_state\[1\] " "Ports D and ENA on the latch are fed by the same signal ClockProject:Clock\|present_state\[1\]" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680163580782 ""}  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680163580782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockProject:Clock\|outHour\[1\] " "Latch ClockProject:Clock\|outHour\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ClockProject:Clock\|present_state\[1\] " "Ports D and ENA on the latch are fed by the same signal ClockProject:Clock\|present_state\[1\]" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680163580782 ""}  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680163580782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockProject:Clock\|outHour\[2\] " "Latch ClockProject:Clock\|outHour\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ClockProject:Clock\|present_state\[1\] " "Ports D and ENA on the latch are fed by the same signal ClockProject:Clock\|present_state\[1\]" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680163580783 ""}  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680163580783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockProject:Clock\|outHour\[3\] " "Latch ClockProject:Clock\|outHour\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ClockProject:Clock\|present_state\[1\] " "Ports D and ENA on the latch are fed by the same signal ClockProject:Clock\|present_state\[1\]" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680163580783 ""}  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680163580783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockProject:Clock\|outHour\[4\] " "Latch ClockProject:Clock\|outHour\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ClockProject:Clock\|present_state\[1\] " "Ports D and ENA on the latch are fed by the same signal ClockProject:Clock\|present_state\[1\]" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680163580784 ""}  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680163580784 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_CS_N GND " "Pin \"GSENSOR_CS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|GSENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_SCLK GND " "Pin \"GSENSOR_SCLK\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680163581195 "|DE10_LITE_Golden_Top|GSENSOR_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1680163581195 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680163581487 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1680163583601 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1680163583603 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680163591497 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/quartus17/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1680163612604 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1680163612604 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680163612875 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 395 429 0 0 34 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 395 of its 429 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 34 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1680163617841 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1680163618693 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680163618693 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163623084 "|DE10_LITE_Golden_Top|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163623084 "|DE10_LITE_Golden_Top|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163623084 "|DE10_LITE_Golden_Top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163623084 "|DE10_LITE_Golden_Top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163623084 "|DE10_LITE_Golden_Top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163623084 "|DE10_LITE_Golden_Top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163623084 "|DE10_LITE_Golden_Top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163623084 "|DE10_LITE_Golden_Top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163623084 "|DE10_LITE_Golden_Top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163623084 "|DE10_LITE_Golden_Top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163623084 "|DE10_LITE_Golden_Top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163623084 "|DE10_LITE_Golden_Top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163623084 "|DE10_LITE_Golden_Top|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680163623084 "|DE10_LITE_Golden_Top|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1680163623084 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7145 " "Implemented 7145 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1680163623085 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1680163623085 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "71 " "Implemented 71 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1680163623085 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5371 " "Implemented 5371 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1680163623085 ""} { "Info" "ICUT_CUT_TM_RAMS" "1584 " "Implemented 1584 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1680163623085 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1680163623085 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 188 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 188 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4920 " "Peak virtual memory: 4920 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680163623243 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 30 11:07:03 2023 " "Processing ended: Thu Mar 30 11:07:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680163623243 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:29 " "Elapsed time: 00:02:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680163623243 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:30 " "Total CPU time (on all processors): 00:02:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680163623243 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680163623243 ""}
