module sw_mux(
		clk,
		rst,
		adress,
		in,
		out0,
		out1,
		out2,
		out3,
		out4);
		
		input			clk,rst;
		input	[3:0]	adress;
		input	[3:0]	in;
		
		output[3:0]	out0,out1,out2,out3,out4;

		wire	[3:0]	in;
		reg	[3:0]	out0,out1,out2,out3,out4;
		
		always @(posedge clk or negedge rst)begin
			if(!rst)begin
				out0	<=	4'd0;
				out1	<=	4'd0;
				out2	<=	4'd0;
				out3	<=	4'd0;
				out4	<=	4'd0;
			end
			else begin
				case(adress)
					4'b0001	:	out1	<=	in;
					4'b0010	:	out2	<=	in;
					4'b0100	:	out3	<=	in;
					4'b1000	:	out4	<=	in;
					default	:	out0	<=	in;
				endcase
			end
		end
	endmodule
	