Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sat Dec 16 23:26:36 2023
| Host         : ysxAshore-Ubuntu running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file show_sw_timing_summary_routed.rpt -pb show_sw_timing_summary_routed.pb -rpx show_sw_timing_summary_routed.rpx -warn_on_violation
| Design       : show_sw
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.030        0.000                      0                   33        0.237        0.000                      0                   33        4.500        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 7.030        0.000                      0                   33        0.237        0.000                      0                   33        4.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.030ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.030ns  (required time - arrival time)
  Source:                 show_data_t_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prev_data_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.704ns (26.003%)  route 2.003ns (73.997%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.096ns = ( 16.096 - 10.000 ) 
    Source Clock Delay      (SCD):    6.437ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.811     6.437    clk_IBUF_BUFG
    SLICE_X161Y167       FDRE                                         r  show_data_t_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y167       FDRE (Prop_fdre_C_Q)         0.456     6.893 r  show_data_t_reg[2]/Q
                         net (fo=2, routed)           1.096     7.989    show_data_t[2]
    SLICE_X161Y167       LUT6 (Prop_lut6_I3_O)        0.124     8.113 r  prev_data[3]_i_2/O
                         net (fo=1, routed)           0.505     8.618    prev_data[3]_i_2_n_0
    SLICE_X160Y167       LUT3 (Prop_lut3_I2_O)        0.124     8.742 r  prev_data[3]_i_1/O
                         net (fo=4, routed)           0.402     9.144    prev_data[3]_i_1_n_0
    SLICE_X160Y167       FDSE                                         r  prev_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    14.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.695    16.096    clk_IBUF_BUFG
    SLICE_X160Y167       FDSE                                         r  prev_data_reg[0]/C
                         clock pessimism              0.318    16.415    
                         clock uncertainty           -0.035    16.379    
    SLICE_X160Y167       FDSE (Setup_fdse_C_CE)      -0.205    16.174    prev_data_reg[0]
  -------------------------------------------------------------------
                         required time                         16.174    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                  7.030    

Slack (MET) :             7.030ns  (required time - arrival time)
  Source:                 show_data_t_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prev_data_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.704ns (26.003%)  route 2.003ns (73.997%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.096ns = ( 16.096 - 10.000 ) 
    Source Clock Delay      (SCD):    6.437ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.811     6.437    clk_IBUF_BUFG
    SLICE_X161Y167       FDRE                                         r  show_data_t_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y167       FDRE (Prop_fdre_C_Q)         0.456     6.893 r  show_data_t_reg[2]/Q
                         net (fo=2, routed)           1.096     7.989    show_data_t[2]
    SLICE_X161Y167       LUT6 (Prop_lut6_I3_O)        0.124     8.113 r  prev_data[3]_i_2/O
                         net (fo=1, routed)           0.505     8.618    prev_data[3]_i_2_n_0
    SLICE_X160Y167       LUT3 (Prop_lut3_I2_O)        0.124     8.742 r  prev_data[3]_i_1/O
                         net (fo=4, routed)           0.402     9.144    prev_data[3]_i_1_n_0
    SLICE_X160Y167       FDSE                                         r  prev_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    14.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.695    16.096    clk_IBUF_BUFG
    SLICE_X160Y167       FDSE                                         r  prev_data_reg[1]/C
                         clock pessimism              0.318    16.415    
                         clock uncertainty           -0.035    16.379    
    SLICE_X160Y167       FDSE (Setup_fdse_C_CE)      -0.205    16.174    prev_data_reg[1]
  -------------------------------------------------------------------
                         required time                         16.174    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                  7.030    

Slack (MET) :             7.030ns  (required time - arrival time)
  Source:                 show_data_t_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prev_data_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.704ns (26.003%)  route 2.003ns (73.997%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.096ns = ( 16.096 - 10.000 ) 
    Source Clock Delay      (SCD):    6.437ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.811     6.437    clk_IBUF_BUFG
    SLICE_X161Y167       FDRE                                         r  show_data_t_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y167       FDRE (Prop_fdre_C_Q)         0.456     6.893 r  show_data_t_reg[2]/Q
                         net (fo=2, routed)           1.096     7.989    show_data_t[2]
    SLICE_X161Y167       LUT6 (Prop_lut6_I3_O)        0.124     8.113 r  prev_data[3]_i_2/O
                         net (fo=1, routed)           0.505     8.618    prev_data[3]_i_2_n_0
    SLICE_X160Y167       LUT3 (Prop_lut3_I2_O)        0.124     8.742 r  prev_data[3]_i_1/O
                         net (fo=4, routed)           0.402     9.144    prev_data[3]_i_1_n_0
    SLICE_X160Y167       FDSE                                         r  prev_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    14.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.695    16.096    clk_IBUF_BUFG
    SLICE_X160Y167       FDSE                                         r  prev_data_reg[2]/C
                         clock pessimism              0.318    16.415    
                         clock uncertainty           -0.035    16.379    
    SLICE_X160Y167       FDSE (Setup_fdse_C_CE)      -0.205    16.174    prev_data_reg[2]
  -------------------------------------------------------------------
                         required time                         16.174    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                  7.030    

Slack (MET) :             7.030ns  (required time - arrival time)
  Source:                 show_data_t_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prev_data_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.704ns (26.003%)  route 2.003ns (73.997%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.096ns = ( 16.096 - 10.000 ) 
    Source Clock Delay      (SCD):    6.437ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.811     6.437    clk_IBUF_BUFG
    SLICE_X161Y167       FDRE                                         r  show_data_t_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y167       FDRE (Prop_fdre_C_Q)         0.456     6.893 r  show_data_t_reg[2]/Q
                         net (fo=2, routed)           1.096     7.989    show_data_t[2]
    SLICE_X161Y167       LUT6 (Prop_lut6_I3_O)        0.124     8.113 r  prev_data[3]_i_2/O
                         net (fo=1, routed)           0.505     8.618    prev_data[3]_i_2_n_0
    SLICE_X160Y167       LUT3 (Prop_lut3_I2_O)        0.124     8.742 r  prev_data[3]_i_1/O
                         net (fo=4, routed)           0.402     9.144    prev_data[3]_i_1_n_0
    SLICE_X160Y167       FDSE                                         r  prev_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    14.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.695    16.096    clk_IBUF_BUFG
    SLICE_X160Y167       FDSE                                         r  prev_data_reg[3]/C
                         clock pessimism              0.318    16.415    
                         clock uncertainty           -0.035    16.379    
    SLICE_X160Y167       FDSE (Setup_fdse_C_CE)      -0.205    16.174    prev_data_reg[3]
  -------------------------------------------------------------------
                         required time                         16.174    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                  7.030    

Slack (MET) :             7.222ns  (required time - arrival time)
  Source:                 show_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            show_num_init/num_a_g_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.642ns (28.049%)  route 1.647ns (71.951%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.097ns = ( 16.097 - 10.000 ) 
    Source Clock Delay      (SCD):    6.439ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.813     6.439    clk_IBUF_BUFG
    SLICE_X162Y165       FDRE                                         r  show_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y165       FDRE (Prop_fdre_C_Q)         0.518     6.957 f  show_data_reg[1]/Q
                         net (fo=15, routed)          1.025     7.982    show_num_init/Q[1]
    SLICE_X161Y166       LUT4 (Prop_lut4_I2_O)        0.124     8.106 r  show_num_init/num_a_g[4]_i_1/O
                         net (fo=2, routed)           0.622     8.727    show_num_init/num_a_g[4]_i_1_n_0
    SLICE_X161Y166       FDRE                                         r  show_num_init/num_a_g_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    14.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.696    16.097    show_num_init/CLK
    SLICE_X161Y166       FDRE                                         r  show_num_init/num_a_g_reg[0]/C
                         clock pessimism              0.316    16.414    
                         clock uncertainty           -0.035    16.378    
    SLICE_X161Y166       FDRE (Setup_fdre_C_R)       -0.429    15.949    show_num_init/num_a_g_reg[0]
  -------------------------------------------------------------------
                         required time                         15.949    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                  7.222    

Slack (MET) :             7.222ns  (required time - arrival time)
  Source:                 show_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            show_num_init/num_a_g_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.642ns (28.049%)  route 1.647ns (71.951%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.097ns = ( 16.097 - 10.000 ) 
    Source Clock Delay      (SCD):    6.439ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.813     6.439    clk_IBUF_BUFG
    SLICE_X162Y165       FDRE                                         r  show_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y165       FDRE (Prop_fdre_C_Q)         0.518     6.957 f  show_data_reg[1]/Q
                         net (fo=15, routed)          1.025     7.982    show_num_init/Q[1]
    SLICE_X161Y166       LUT4 (Prop_lut4_I2_O)        0.124     8.106 r  show_num_init/num_a_g[4]_i_1/O
                         net (fo=2, routed)           0.622     8.727    show_num_init/num_a_g[4]_i_1_n_0
    SLICE_X161Y166       FDSE                                         r  show_num_init/num_a_g_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    14.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.696    16.097    show_num_init/CLK
    SLICE_X161Y166       FDSE                                         r  show_num_init/num_a_g_reg[4]/C
                         clock pessimism              0.316    16.414    
                         clock uncertainty           -0.035    16.378    
    SLICE_X161Y166       FDSE (Setup_fdse_C_S)       -0.429    15.949    show_num_init/num_a_g_reg[4]
  -------------------------------------------------------------------
                         required time                         15.949    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                  7.222    

Slack (MET) :             7.258ns  (required time - arrival time)
  Source:                 show_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            show_num_init/num_a_g_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.158ns  (logic 0.642ns (29.750%)  route 1.516ns (70.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.097ns = ( 16.097 - 10.000 ) 
    Source Clock Delay      (SCD):    6.439ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.813     6.439    clk_IBUF_BUFG
    SLICE_X162Y165       FDRE                                         r  show_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y165       FDRE (Prop_fdre_C_Q)         0.518     6.957 f  show_data_reg[0]/Q
                         net (fo=12, routed)          0.851     7.808    show_num_init/Q[0]
    SLICE_X162Y166       LUT5 (Prop_lut5_I3_O)        0.124     7.932 r  show_num_init/num_a_g[5]_i_1/O
                         net (fo=1, routed)           0.665     8.597    show_num_init/num_a_g[5]_i_1_n_0
    SLICE_X162Y166       FDSE                                         r  show_num_init/num_a_g_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    14.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.696    16.097    show_num_init/CLK
    SLICE_X162Y166       FDSE                                         r  show_num_init/num_a_g_reg[5]/C
                         clock pessimism              0.316    16.414    
                         clock uncertainty           -0.035    16.378    
    SLICE_X162Y166       FDSE (Setup_fdse_C_S)       -0.524    15.854    show_num_init/num_a_g_reg[5]
  -------------------------------------------------------------------
                         required time                         15.854    
                         arrival time                          -8.597    
  -------------------------------------------------------------------
                         slack                                  7.258    

Slack (MET) :             7.311ns  (required time - arrival time)
  Source:                 show_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            show_num_init/num_a_g_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 0.672ns (30.260%)  route 1.549ns (69.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.097ns = ( 16.097 - 10.000 ) 
    Source Clock Delay      (SCD):    6.439ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.813     6.439    clk_IBUF_BUFG
    SLICE_X162Y165       FDRE                                         r  show_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y165       FDRE (Prop_fdre_C_Q)         0.518     6.957 r  show_data_reg[1]/Q
                         net (fo=15, routed)          1.025     7.982    show_num_init/Q[1]
    SLICE_X161Y166       LUT3 (Prop_lut3_I2_O)        0.154     8.136 r  show_num_init/num_a_g[4]_i_2/O
                         net (fo=2, routed)           0.524     8.659    show_num_init/p_0_in[4]
    SLICE_X161Y166       FDRE                                         r  show_num_init/num_a_g_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    14.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.696    16.097    show_num_init/CLK
    SLICE_X161Y166       FDRE                                         r  show_num_init/num_a_g_reg[0]/C
                         clock pessimism              0.316    16.414    
                         clock uncertainty           -0.035    16.378    
    SLICE_X161Y166       FDRE (Setup_fdre_C_CE)      -0.408    15.970    show_num_init/num_a_g_reg[0]
  -------------------------------------------------------------------
                         required time                         15.970    
                         arrival time                          -8.659    
  -------------------------------------------------------------------
                         slack                                  7.311    

Slack (MET) :             7.311ns  (required time - arrival time)
  Source:                 show_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            show_num_init/num_a_g_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 0.672ns (30.260%)  route 1.549ns (69.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.097ns = ( 16.097 - 10.000 ) 
    Source Clock Delay      (SCD):    6.439ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.813     6.439    clk_IBUF_BUFG
    SLICE_X162Y165       FDRE                                         r  show_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y165       FDRE (Prop_fdre_C_Q)         0.518     6.957 r  show_data_reg[1]/Q
                         net (fo=15, routed)          1.025     7.982    show_num_init/Q[1]
    SLICE_X161Y166       LUT3 (Prop_lut3_I2_O)        0.154     8.136 r  show_num_init/num_a_g[4]_i_2/O
                         net (fo=2, routed)           0.524     8.659    show_num_init/p_0_in[4]
    SLICE_X161Y166       FDSE                                         r  show_num_init/num_a_g_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    14.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.696    16.097    show_num_init/CLK
    SLICE_X161Y166       FDSE                                         r  show_num_init/num_a_g_reg[4]/C
                         clock pessimism              0.316    16.414    
                         clock uncertainty           -0.035    16.378    
    SLICE_X161Y166       FDSE (Setup_fdse_C_CE)      -0.408    15.970    show_num_init/num_a_g_reg[4]
  -------------------------------------------------------------------
                         required time                         15.970    
                         arrival time                          -8.659    
  -------------------------------------------------------------------
                         slack                                  7.311    

Slack (MET) :             7.393ns  (required time - arrival time)
  Source:                 show_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            show_num_init/num_a_g_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.118ns  (logic 0.642ns (30.312%)  route 1.476ns (69.688%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.097ns = ( 16.097 - 10.000 ) 
    Source Clock Delay      (SCD):    6.439ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.813     6.439    clk_IBUF_BUFG
    SLICE_X162Y165       FDRE                                         r  show_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y165       FDRE (Prop_fdre_C_Q)         0.518     6.957 f  show_data_reg[1]/Q
                         net (fo=15, routed)          0.854     7.811    show_num_init/Q[1]
    SLICE_X163Y166       LUT5 (Prop_lut5_I1_O)        0.124     7.935 r  show_num_init/num_a_g[6]_i_1/O
                         net (fo=4, routed)           0.622     8.557    show_num_init/num_a_g[6]_i_1_n_0
    SLICE_X163Y166       FDSE                                         r  show_num_init/num_a_g_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    14.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.696    16.097    show_num_init/CLK
    SLICE_X163Y166       FDSE                                         r  show_num_init/num_a_g_reg[1]/C
                         clock pessimism              0.316    16.414    
                         clock uncertainty           -0.035    16.378    
    SLICE_X163Y166       FDSE (Setup_fdse_C_S)       -0.429    15.949    show_num_init/num_a_g_reg[1]
  -------------------------------------------------------------------
                         required time                         15.949    
                         arrival time                          -8.557    
  -------------------------------------------------------------------
                         slack                                  7.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 show_data_t_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prev_data_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.730%)  route 0.181ns (56.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.641     1.993    clk_IBUF_BUFG
    SLICE_X160Y166       FDRE                                         r  show_data_t_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y166       FDRE (Prop_fdre_C_Q)         0.141     2.134 r  show_data_t_reg[3]/Q
                         net (fo=2, routed)           0.181     2.316    show_data_t[3]
    SLICE_X160Y167       FDSE                                         r  prev_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.910     2.540    clk_IBUF_BUFG
    SLICE_X160Y167       FDSE                                         r  prev_data_reg[3]/C
                         clock pessimism             -0.534     2.006    
    SLICE_X160Y167       FDSE (Hold_fdse_C_D)         0.072     2.078    prev_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 show_data_t_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prev_data_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.165%)  route 0.210ns (59.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.640     1.992    clk_IBUF_BUFG
    SLICE_X161Y167       FDRE                                         r  show_data_t_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y167       FDRE (Prop_fdre_C_Q)         0.141     2.133 r  show_data_t_reg[2]/Q
                         net (fo=2, routed)           0.210     2.344    show_data_t[2]
    SLICE_X160Y167       FDSE                                         r  prev_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.910     2.540    clk_IBUF_BUFG
    SLICE_X160Y167       FDSE                                         r  prev_data_reg[2]/C
                         clock pessimism             -0.535     2.005    
    SLICE_X160Y167       FDSE (Hold_fdse_C_D)         0.070     2.075    prev_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 show_data_t_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prev_data_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.617%)  route 0.215ns (60.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.640     1.992    clk_IBUF_BUFG
    SLICE_X161Y167       FDRE                                         r  show_data_t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y167       FDRE (Prop_fdre_C_Q)         0.141     2.133 r  show_data_t_reg[0]/Q
                         net (fo=2, routed)           0.215     2.348    show_data_t[0]
    SLICE_X160Y167       FDSE                                         r  prev_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.910     2.540    clk_IBUF_BUFG
    SLICE_X160Y167       FDSE                                         r  prev_data_reg[0]/C
                         clock pessimism             -0.535     2.005    
    SLICE_X160Y167       FDSE (Hold_fdse_C_D)         0.070     2.075    prev_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 show_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            show_num_init/num_a_g_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.212ns (53.496%)  route 0.184ns (46.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.642     1.994    clk_IBUF_BUFG
    SLICE_X162Y165       FDRE                                         r  show_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y165       FDRE (Prop_fdre_C_Q)         0.164     2.158 r  show_data_reg[3]/Q
                         net (fo=15, routed)          0.184     2.343    show_num_init/Q[3]
    SLICE_X163Y166       LUT4 (Prop_lut4_I0_O)        0.048     2.391 r  show_num_init/num_a_g[6]_i_3/O
                         net (fo=1, routed)           0.000     2.391    show_num_init/p_0_out[6]
    SLICE_X163Y166       FDSE                                         r  show_num_init/num_a_g_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.911     2.541    show_num_init/CLK
    SLICE_X163Y166       FDSE                                         r  show_num_init/num_a_g_reg[6]/C
                         clock pessimism             -0.534     2.007    
    SLICE_X163Y166       FDSE (Hold_fdse_C_D)         0.107     2.114    show_num_init/num_a_g_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 show_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            show_num_init/num_a_g_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.213ns (53.479%)  route 0.185ns (46.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.642     1.994    clk_IBUF_BUFG
    SLICE_X162Y165       FDRE                                         r  show_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y165       FDRE (Prop_fdre_C_Q)         0.164     2.158 r  show_data_reg[3]/Q
                         net (fo=15, routed)          0.185     2.344    show_num_init/Q[3]
    SLICE_X163Y166       LUT4 (Prop_lut4_I0_O)        0.049     2.393 r  show_num_init/num_a_g[3]_i_1/O
                         net (fo=1, routed)           0.000     2.393    show_num_init/p_0_out[3]
    SLICE_X163Y166       FDSE                                         r  show_num_init/num_a_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.911     2.541    show_num_init/CLK
    SLICE_X163Y166       FDSE                                         r  show_num_init/num_a_g_reg[3]/C
                         clock pessimism             -0.534     2.007    
    SLICE_X163Y166       FDSE (Hold_fdse_C_D)         0.107     2.114    show_num_init/num_a_g_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 show_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            show_data_t_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.077%)  route 0.200ns (54.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.642     1.994    clk_IBUF_BUFG
    SLICE_X162Y165       FDRE                                         r  show_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y165       FDRE (Prop_fdre_C_Q)         0.164     2.158 r  show_data_reg[3]/Q
                         net (fo=15, routed)          0.200     2.358    show_data[3]
    SLICE_X160Y166       FDRE                                         r  show_data_t_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.911     2.541    clk_IBUF_BUFG
    SLICE_X160Y166       FDRE                                         r  show_data_t_reg[3]/C
                         clock pessimism             -0.534     2.007    
    SLICE_X160Y166       FDRE (Hold_fdre_C_D)         0.070     2.077    show_data_t_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 show_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            show_data_t_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.424%)  route 0.205ns (55.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.642     1.994    clk_IBUF_BUFG
    SLICE_X162Y165       FDRE                                         r  show_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y165       FDRE (Prop_fdre_C_Q)         0.164     2.158 r  show_data_reg[0]/Q
                         net (fo=12, routed)          0.205     2.364    show_data[0]
    SLICE_X161Y167       FDRE                                         r  show_data_t_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.910     2.540    clk_IBUF_BUFG
    SLICE_X161Y167       FDRE                                         r  show_data_t_reg[0]/C
                         clock pessimism             -0.534     2.006    
    SLICE_X161Y167       FDRE (Hold_fdre_C_D)         0.070     2.076    show_data_t_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 show_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            show_num_init/num_a_g_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.142%)  route 0.184ns (46.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.642     1.994    clk_IBUF_BUFG
    SLICE_X162Y165       FDRE                                         r  show_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y165       FDRE (Prop_fdre_C_Q)         0.164     2.158 r  show_data_reg[3]/Q
                         net (fo=15, routed)          0.184     2.343    show_num_init/Q[3]
    SLICE_X163Y166       LUT4 (Prop_lut4_I0_O)        0.045     2.388 r  show_num_init/num_a_g[1]_i_1/O
                         net (fo=1, routed)           0.000     2.388    show_num_init/p_0_out[1]
    SLICE_X163Y166       FDSE                                         r  show_num_init/num_a_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.911     2.541    show_num_init/CLK
    SLICE_X163Y166       FDSE                                         r  show_num_init/num_a_g_reg[1]/C
                         clock pessimism             -0.534     2.007    
    SLICE_X163Y166       FDSE (Hold_fdse_C_D)         0.091     2.098    show_num_init/num_a_g_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 show_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            show_num_init/num_a_g_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.007%)  route 0.185ns (46.993%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.642     1.994    clk_IBUF_BUFG
    SLICE_X162Y165       FDRE                                         r  show_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y165       FDRE (Prop_fdre_C_Q)         0.164     2.158 r  show_data_reg[3]/Q
                         net (fo=15, routed)          0.185     2.344    show_num_init/Q[3]
    SLICE_X163Y166       LUT4 (Prop_lut4_I1_O)        0.045     2.389 r  show_num_init/num_a_g[2]_i_1/O
                         net (fo=1, routed)           0.000     2.389    show_num_init/p_0_out[2]
    SLICE_X163Y166       FDSE                                         r  show_num_init/num_a_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.911     2.541    show_num_init/CLK
    SLICE_X163Y166       FDSE                                         r  show_num_init/num_a_g_reg[2]/C
                         clock pessimism             -0.534     2.007    
    SLICE_X163Y166       FDSE (Hold_fdse_C_D)         0.092     2.099    show_num_init/num_a_g_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 show_data_t_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prev_data_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.800%)  route 0.232ns (62.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.640     1.992    clk_IBUF_BUFG
    SLICE_X161Y167       FDRE                                         r  show_data_t_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y167       FDRE (Prop_fdre_C_Q)         0.141     2.133 r  show_data_t_reg[1]/Q
                         net (fo=2, routed)           0.232     2.365    show_data_t[1]
    SLICE_X160Y167       FDSE                                         r  prev_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.910     2.540    clk_IBUF_BUFG
    SLICE_X160Y167       FDSE                                         r  prev_data_reg[1]/C
                         clock pessimism             -0.535     2.005    
    SLICE_X160Y167       FDSE (Hold_fdse_C_D)         0.066     2.071    prev_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.294    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X160Y167  prev_data_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X160Y167  prev_data_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X160Y167  prev_data_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X160Y167  prev_data_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X162Y165  show_data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X162Y165  show_data_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X162Y165  show_data_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X162Y165  show_data_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X161Y167  show_data_t_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X160Y167  prev_data_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X160Y167  prev_data_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X160Y167  prev_data_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X160Y167  prev_data_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X160Y167  prev_data_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X160Y167  prev_data_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X160Y167  prev_data_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X160Y167  prev_data_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X162Y165  show_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X162Y165  show_data_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X160Y167  prev_data_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X160Y167  prev_data_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X160Y167  prev_data_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X160Y167  prev_data_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X160Y167  prev_data_reg[2]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X160Y167  prev_data_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X160Y167  prev_data_reg[3]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X160Y167  prev_data_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X162Y165  show_data_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X162Y165  show_data_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 prev_data_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.677ns  (logic 4.091ns (38.314%)  route 6.586ns (61.686%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.811     6.437    clk_IBUF_BUFG
    SLICE_X160Y167       FDSE                                         r  prev_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y167       FDSE (Prop_fdse_C_Q)         0.456     6.893 f  prev_data_reg[3]/Q
                         net (fo=1, routed)           0.505     7.397    prev_data[3]
    SLICE_X160Y167       LUT1 (Prop_lut1_I0_O)        0.124     7.521 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           6.081    13.602    led_OBUF[3]
    J19                  OBUF (Prop_obuf_I_O)         3.511    17.113 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.113    led[3]
    J19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prev_data_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.192ns  (logic 4.122ns (40.448%)  route 6.069ns (59.552%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.811     6.437    clk_IBUF_BUFG
    SLICE_X160Y167       FDSE                                         r  prev_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y167       FDSE (Prop_fdse_C_Q)         0.456     6.893 f  prev_data_reg[2]/Q
                         net (fo=1, routed)           0.690     7.583    prev_data[2]
    SLICE_X160Y167       LUT1 (Prop_lut1_I0_O)        0.124     7.707 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.379    13.086    led_OBUF[2]
    H23                  OBUF (Prop_obuf_I_O)         3.542    16.628 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.628    led[2]
    H23                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prev_data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.843ns  (logic 4.099ns (41.645%)  route 5.744ns (58.355%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.811     6.437    clk_IBUF_BUFG
    SLICE_X160Y167       FDSE                                         r  prev_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y167       FDSE (Prop_fdse_C_Q)         0.456     6.893 f  prev_data_reg[1]/Q
                         net (fo=1, routed)           0.415     7.308    prev_data[1]
    SLICE_X159Y167       LUT1 (Prop_lut1_I0_O)        0.124     7.432 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.329    12.761    led_OBUF[1]
    J21                  OBUF (Prop_obuf_I_O)         3.519    16.280 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.280    led[1]
    J21                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prev_data_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.603ns  (logic 4.113ns (42.826%)  route 5.491ns (57.174%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.811     6.437    clk_IBUF_BUFG
    SLICE_X160Y167       FDSE                                         r  prev_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y167       FDSE (Prop_fdse_C_Q)         0.456     6.893 f  prev_data_reg[0]/Q
                         net (fo=1, routed)           0.586     7.479    prev_data[0]
    SLICE_X159Y167       LUT1 (Prop_lut1_I0_O)        0.124     7.603 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.904    12.507    led_OBUF[0]
    K23                  OBUF (Prop_obuf_I_O)         3.533    16.040 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.040    led[0]
    K23                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 show_num_init/num_a_g_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_a_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.581ns  (logic 4.005ns (60.853%)  route 2.576ns (39.147%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.812     6.438    show_num_init/CLK
    SLICE_X163Y166       FDSE                                         r  show_num_init/num_a_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y166       FDSE (Prop_fdse_C_Q)         0.456     6.894 r  show_num_init/num_a_g_reg[1]/Q
                         net (fo=1, routed)           2.576     9.470    num_a_g_OBUF[1]
    E6                   OBUF (Prop_obuf_I_O)         3.549    13.018 r  num_a_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.018    num_a_g[1]
    E6                                                                r  num_a_g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 show_num_init/num_a_g_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_a_g[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.078ns  (logic 4.200ns (69.106%)  route 1.878ns (30.894%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.812     6.438    show_num_init/CLK
    SLICE_X163Y166       FDSE                                         r  show_num_init/num_a_g_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y166       FDSE (Prop_fdse_C_Q)         0.419     6.857 r  show_num_init/num_a_g_reg[6]/Q
                         net (fo=1, routed)           1.878     8.734    num_a_g_OBUF[6]
    A2                   OBUF (Prop_obuf_I_O)         3.781    12.516 r  num_a_g_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.516    num_a_g[6]
    A2                                                                r  num_a_g[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 show_num_init/num_a_g_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_a_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.996ns  (logic 4.188ns (69.841%)  route 1.808ns (30.159%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.812     6.438    show_num_init/CLK
    SLICE_X163Y166       FDSE                                         r  show_num_init/num_a_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y166       FDSE (Prop_fdse_C_Q)         0.419     6.857 r  show_num_init/num_a_g_reg[3]/Q
                         net (fo=1, routed)           1.808     8.665    num_a_g_OBUF[3]
    B4                   OBUF (Prop_obuf_I_O)         3.769    12.434 r  num_a_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.434    num_a_g[3]
    B4                                                                r  num_a_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 show_num_init/num_a_g_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_a_g[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.958ns  (logic 4.097ns (68.764%)  route 1.861ns (31.236%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.812     6.438    show_num_init/CLK
    SLICE_X162Y166       FDSE                                         r  show_num_init/num_a_g_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y166       FDSE (Prop_fdse_C_Q)         0.518     6.956 r  show_num_init/num_a_g_reg[5]/Q
                         net (fo=1, routed)           1.861     8.817    num_a_g_OBUF[5]
    D4                   OBUF (Prop_obuf_I_O)         3.579    12.395 r  num_a_g_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.395    num_a_g[5]
    D4                                                                r  num_a_g[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 show_num_init/num_a_g_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_a_g[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.924ns  (logic 4.034ns (68.092%)  route 1.890ns (31.908%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.812     6.438    show_num_init/CLK
    SLICE_X161Y166       FDSE                                         r  show_num_init/num_a_g_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y166       FDSE (Prop_fdse_C_Q)         0.456     6.894 r  show_num_init/num_a_g_reg[4]/Q
                         net (fo=1, routed)           1.890     8.784    num_a_g_OBUF[4]
    E5                   OBUF (Prop_obuf_I_O)         3.578    12.361 r  num_a_g_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.361    num_a_g[4]
    E5                                                                r  num_a_g[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 show_num_init/num_a_g_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_a_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.758ns  (logic 4.044ns (70.239%)  route 1.714ns (29.761%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.812     6.438    show_num_init/CLK
    SLICE_X163Y166       FDSE                                         r  show_num_init/num_a_g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y166       FDSE (Prop_fdse_C_Q)         0.456     6.894 r  show_num_init/num_a_g_reg[2]/Q
                         net (fo=1, routed)           1.714     8.607    num_a_g_OBUF[2]
    B2                   OBUF (Prop_obuf_I_O)         3.588    12.196 r  num_a_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.196    num_a_g[2]
    B2                                                                r  num_a_g[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 show_num_init/num_a_g_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_a_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.764ns  (logic 1.420ns (80.513%)  route 0.344ns (19.487%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.641     1.993    show_num_init/CLK
    SLICE_X161Y166       FDRE                                         r  show_num_init/num_a_g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y166       FDRE (Prop_fdre_C_Q)         0.141     2.134 r  show_num_init/num_a_g_reg[0]/Q
                         net (fo=1, routed)           0.344     2.478    num_a_g_OBUF[0]
    C3                   OBUF (Prop_obuf_I_O)         1.279     3.758 r  num_a_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.758    num_a_g[0]
    C3                                                                r  num_a_g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 show_num_init/num_a_g_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_a_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.786ns  (logic 1.430ns (80.036%)  route 0.357ns (19.964%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.641     1.993    show_num_init/CLK
    SLICE_X163Y166       FDSE                                         r  show_num_init/num_a_g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y166       FDSE (Prop_fdse_C_Q)         0.141     2.134 r  show_num_init/num_a_g_reg[2]/Q
                         net (fo=1, routed)           0.357     2.491    num_a_g_OBUF[2]
    B2                   OBUF (Prop_obuf_I_O)         1.289     3.780 r  num_a_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.780    num_a_g[2]
    B2                                                                r  num_a_g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 show_num_init/num_a_g_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_a_g[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.850ns  (logic 1.419ns (76.695%)  route 0.431ns (23.305%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.641     1.993    show_num_init/CLK
    SLICE_X161Y166       FDSE                                         r  show_num_init/num_a_g_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y166       FDSE (Prop_fdse_C_Q)         0.141     2.134 r  show_num_init/num_a_g_reg[4]/Q
                         net (fo=1, routed)           0.431     2.566    num_a_g_OBUF[4]
    E5                   OBUF (Prop_obuf_I_O)         1.278     3.844 r  num_a_g_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.844    num_a_g[4]
    E5                                                                r  num_a_g[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 show_num_init/num_a_g_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_a_g[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.858ns  (logic 1.443ns (77.667%)  route 0.415ns (22.333%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.641     1.993    show_num_init/CLK
    SLICE_X162Y166       FDSE                                         r  show_num_init/num_a_g_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y166       FDSE (Prop_fdse_C_Q)         0.164     2.157 r  show_num_init/num_a_g_reg[5]/Q
                         net (fo=1, routed)           0.415     2.572    num_a_g_OBUF[5]
    D4                   OBUF (Prop_obuf_I_O)         1.279     3.852 r  num_a_g_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.852    num_a_g[5]
    D4                                                                r  num_a_g[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 show_num_init/num_a_g_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_a_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.869ns  (logic 1.478ns (79.106%)  route 0.390ns (20.894%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.641     1.993    show_num_init/CLK
    SLICE_X163Y166       FDSE                                         r  show_num_init/num_a_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y166       FDSE (Prop_fdse_C_Q)         0.128     2.121 r  show_num_init/num_a_g_reg[3]/Q
                         net (fo=1, routed)           0.390     2.512    num_a_g_OBUF[3]
    B4                   OBUF (Prop_obuf_I_O)         1.350     3.862 r  num_a_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.862    num_a_g[3]
    B4                                                                r  num_a_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 show_num_init/num_a_g_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_a_g[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.899ns  (logic 1.488ns (78.373%)  route 0.411ns (21.627%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.641     1.993    show_num_init/CLK
    SLICE_X163Y166       FDSE                                         r  show_num_init/num_a_g_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y166       FDSE (Prop_fdse_C_Q)         0.128     2.121 r  show_num_init/num_a_g_reg[6]/Q
                         net (fo=1, routed)           0.411     2.532    num_a_g_OBUF[6]
    A2                   OBUF (Prop_obuf_I_O)         1.360     3.893 r  num_a_g_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.893    num_a_g[6]
    A2                                                                r  num_a_g[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 show_num_init/num_a_g_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_a_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.085ns  (logic 1.390ns (66.665%)  route 0.695ns (33.335%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.641     1.993    show_num_init/CLK
    SLICE_X163Y166       FDSE                                         r  show_num_init/num_a_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y166       FDSE (Prop_fdse_C_Q)         0.141     2.134 r  show_num_init/num_a_g_reg[1]/Q
                         net (fo=1, routed)           0.695     2.830    num_a_g_OBUF[1]
    E6                   OBUF (Prop_obuf_I_O)         1.249     4.079 r  num_a_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.079    num_a_g[1]
    E6                                                                r  num_a_g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prev_data_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.462ns  (logic 1.419ns (41.001%)  route 2.043ns (58.999%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.640     1.992    clk_IBUF_BUFG
    SLICE_X160Y167       FDSE                                         r  prev_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y167       FDSE (Prop_fdse_C_Q)         0.141     2.133 f  prev_data_reg[0]/Q
                         net (fo=1, routed)           0.199     2.333    prev_data[0]
    SLICE_X159Y167       LUT1 (Prop_lut1_I0_O)        0.045     2.378 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.843     4.221    led_OBUF[0]
    K23                  OBUF (Prop_obuf_I_O)         1.233     5.454 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.454    led[0]
    K23                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prev_data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.541ns  (logic 1.406ns (39.711%)  route 2.135ns (60.289%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.640     1.992    clk_IBUF_BUFG
    SLICE_X160Y167       FDSE                                         r  prev_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y167       FDSE (Prop_fdse_C_Q)         0.141     2.133 f  prev_data_reg[1]/Q
                         net (fo=1, routed)           0.144     2.278    prev_data[1]
    SLICE_X159Y167       LUT1 (Prop_lut1_I0_O)        0.045     2.323 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.991     4.314    led_OBUF[1]
    J21                  OBUF (Prop_obuf_I_O)         1.220     5.534 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.534    led[1]
    J21                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prev_data_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.683ns  (logic 1.429ns (38.797%)  route 2.254ns (61.203%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.640     1.992    clk_IBUF_BUFG
    SLICE_X160Y167       FDSE                                         r  prev_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y167       FDSE (Prop_fdse_C_Q)         0.141     2.133 f  prev_data_reg[2]/Q
                         net (fo=1, routed)           0.221     2.355    prev_data[2]
    SLICE_X160Y167       LUT1 (Prop_lut1_I0_O)        0.045     2.400 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.033     4.433    led_OBUF[2]
    H23                  OBUF (Prop_obuf_I_O)         1.243     5.676 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.676    led[2]
    H23                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            show_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.650ns  (logic 1.629ns (28.828%)  route 4.022ns (71.172%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.098ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         1.505     1.505 f  resetn_IBUF_inst/O
                         net (fo=8, routed)           3.349     4.854    resetn_IBUF
    SLICE_X160Y167       LUT1 (Prop_lut1_I0_O)        0.124     4.978 r  show_data[3]_i_1/O
                         net (fo=8, routed)           0.672     5.650    show_data[3]_i_1_n_0
    SLICE_X162Y165       FDRE                                         r  show_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.697     6.098    clk_IBUF_BUFG
    SLICE_X162Y165       FDRE                                         r  show_data_reg[0]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            show_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.650ns  (logic 1.629ns (28.828%)  route 4.022ns (71.172%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.098ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         1.505     1.505 f  resetn_IBUF_inst/O
                         net (fo=8, routed)           3.349     4.854    resetn_IBUF
    SLICE_X160Y167       LUT1 (Prop_lut1_I0_O)        0.124     4.978 r  show_data[3]_i_1/O
                         net (fo=8, routed)           0.672     5.650    show_data[3]_i_1_n_0
    SLICE_X162Y165       FDRE                                         r  show_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.697     6.098    clk_IBUF_BUFG
    SLICE_X162Y165       FDRE                                         r  show_data_reg[1]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            show_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.650ns  (logic 1.629ns (28.828%)  route 4.022ns (71.172%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.098ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         1.505     1.505 f  resetn_IBUF_inst/O
                         net (fo=8, routed)           3.349     4.854    resetn_IBUF
    SLICE_X160Y167       LUT1 (Prop_lut1_I0_O)        0.124     4.978 r  show_data[3]_i_1/O
                         net (fo=8, routed)           0.672     5.650    show_data[3]_i_1_n_0
    SLICE_X162Y165       FDRE                                         r  show_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.697     6.098    clk_IBUF_BUFG
    SLICE_X162Y165       FDRE                                         r  show_data_reg[2]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            show_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.650ns  (logic 1.629ns (28.828%)  route 4.022ns (71.172%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.098ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         1.505     1.505 f  resetn_IBUF_inst/O
                         net (fo=8, routed)           3.349     4.854    resetn_IBUF
    SLICE_X160Y167       LUT1 (Prop_lut1_I0_O)        0.124     4.978 r  show_data[3]_i_1/O
                         net (fo=8, routed)           0.672     5.650    show_data[3]_i_1_n_0
    SLICE_X162Y165       FDRE                                         r  show_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.697     6.098    clk_IBUF_BUFG
    SLICE_X162Y165       FDRE                                         r  show_data_reg[3]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            prev_data_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.571ns  (logic 1.629ns (29.238%)  route 3.942ns (70.762%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.096ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         1.505     1.505 f  resetn_IBUF_inst/O
                         net (fo=8, routed)           3.349     4.854    resetn_IBUF
    SLICE_X160Y167       LUT1 (Prop_lut1_I0_O)        0.124     4.978 r  show_data[3]_i_1/O
                         net (fo=8, routed)           0.593     5.571    show_data[3]_i_1_n_0
    SLICE_X160Y167       FDSE                                         r  prev_data_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.695     6.096    clk_IBUF_BUFG
    SLICE_X160Y167       FDSE                                         r  prev_data_reg[0]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            prev_data_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.571ns  (logic 1.629ns (29.238%)  route 3.942ns (70.762%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.096ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         1.505     1.505 f  resetn_IBUF_inst/O
                         net (fo=8, routed)           3.349     4.854    resetn_IBUF
    SLICE_X160Y167       LUT1 (Prop_lut1_I0_O)        0.124     4.978 r  show_data[3]_i_1/O
                         net (fo=8, routed)           0.593     5.571    show_data[3]_i_1_n_0
    SLICE_X160Y167       FDSE                                         r  prev_data_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.695     6.096    clk_IBUF_BUFG
    SLICE_X160Y167       FDSE                                         r  prev_data_reg[1]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            prev_data_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.571ns  (logic 1.629ns (29.238%)  route 3.942ns (70.762%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.096ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         1.505     1.505 f  resetn_IBUF_inst/O
                         net (fo=8, routed)           3.349     4.854    resetn_IBUF
    SLICE_X160Y167       LUT1 (Prop_lut1_I0_O)        0.124     4.978 r  show_data[3]_i_1/O
                         net (fo=8, routed)           0.593     5.571    show_data[3]_i_1_n_0
    SLICE_X160Y167       FDSE                                         r  prev_data_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.695     6.096    clk_IBUF_BUFG
    SLICE_X160Y167       FDSE                                         r  prev_data_reg[2]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            prev_data_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.571ns  (logic 1.629ns (29.238%)  route 3.942ns (70.762%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.096ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         1.505     1.505 f  resetn_IBUF_inst/O
                         net (fo=8, routed)           3.349     4.854    resetn_IBUF
    SLICE_X160Y167       LUT1 (Prop_lut1_I0_O)        0.124     4.978 r  show_data[3]_i_1/O
                         net (fo=8, routed)           0.593     5.571    show_data[3]_i_1_n_0
    SLICE_X160Y167       FDSE                                         r  prev_data_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.695     6.096    clk_IBUF_BUFG
    SLICE_X160Y167       FDSE                                         r  prev_data_reg[3]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            show_num_init/num_a_g_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.525ns  (logic 1.629ns (29.480%)  route 3.897ns (70.520%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        6.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.097ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         1.505     1.505 f  resetn_IBUF_inst/O
                         net (fo=8, routed)           3.275     4.780    show_num_init/resetn_IBUF
    SLICE_X163Y166       LUT5 (Prop_lut5_I0_O)        0.124     4.904 r  show_num_init/num_a_g[6]_i_1/O
                         net (fo=4, routed)           0.622     5.525    show_num_init/num_a_g[6]_i_1_n_0
    SLICE_X163Y166       FDSE                                         r  show_num_init/num_a_g_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.696     6.097    show_num_init/CLK
    SLICE_X163Y166       FDSE                                         r  show_num_init/num_a_g_reg[1]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            show_num_init/num_a_g_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.525ns  (logic 1.629ns (29.480%)  route 3.897ns (70.520%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        6.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.097ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         1.505     1.505 f  resetn_IBUF_inst/O
                         net (fo=8, routed)           3.275     4.780    show_num_init/resetn_IBUF
    SLICE_X163Y166       LUT5 (Prop_lut5_I0_O)        0.124     4.904 r  show_num_init/num_a_g[6]_i_1/O
                         net (fo=4, routed)           0.622     5.525    show_num_init/num_a_g[6]_i_1_n_0
    SLICE_X163Y166       FDSE                                         r  show_num_init/num_a_g_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.696     6.097    show_num_init/CLK
    SLICE_X163Y166       FDSE                                         r  show_num_init/num_a_g_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            show_data_t_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.376ns  (logic 0.272ns (19.796%)  route 1.104ns (80.204%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 r  resetn_IBUF_inst/O
                         net (fo=8, routed)           1.104     1.376    resetn_IBUF
    SLICE_X160Y166       FDRE                                         r  show_data_t_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.911     2.541    clk_IBUF_BUFG
    SLICE_X160Y166       FDRE                                         r  show_data_t_reg[3]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            show_data_t_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.448ns  (logic 0.272ns (18.815%)  route 1.176ns (81.185%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 r  resetn_IBUF_inst/O
                         net (fo=8, routed)           1.176     1.448    resetn_IBUF
    SLICE_X161Y167       FDRE                                         r  show_data_t_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.910     2.540    clk_IBUF_BUFG
    SLICE_X161Y167       FDRE                                         r  show_data_t_reg[0]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            show_data_t_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.448ns  (logic 0.272ns (18.815%)  route 1.176ns (81.185%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 r  resetn_IBUF_inst/O
                         net (fo=8, routed)           1.176     1.448    resetn_IBUF
    SLICE_X161Y167       FDRE                                         r  show_data_t_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.910     2.540    clk_IBUF_BUFG
    SLICE_X161Y167       FDRE                                         r  show_data_t_reg[1]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            show_data_t_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.448ns  (logic 0.272ns (18.815%)  route 1.176ns (81.185%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 r  resetn_IBUF_inst/O
                         net (fo=8, routed)           1.176     1.448    resetn_IBUF
    SLICE_X161Y167       FDRE                                         r  show_data_t_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.910     2.540    clk_IBUF_BUFG
    SLICE_X161Y167       FDRE                                         r  show_data_t_reg[2]/C

Slack:                    inf
  Source:                 switch[2]
                            (input port)
  Destination:            show_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.475ns  (logic 0.302ns (20.465%)  route 1.173ns (79.535%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 f  switch[2] (IN)
                         net (fo=0)                   0.000     0.000    switch[2]
    W6                   IBUF (Prop_ibuf_I_O)         0.257     0.257 f  switch_IBUF[2]_inst/O
                         net (fo=1, routed)           1.173     1.430    switch_IBUF[2]
    SLICE_X162Y165       LUT1 (Prop_lut1_I0_O)        0.045     1.475 r  show_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.475    p_1_in[2]
    SLICE_X162Y165       FDRE                                         r  show_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.912     2.542    clk_IBUF_BUFG
    SLICE_X162Y165       FDRE                                         r  show_data_reg[2]/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            show_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.523ns  (logic 0.292ns (19.200%)  route 1.231ns (80.800%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 f  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    Y6                   IBUF (Prop_ibuf_I_O)         0.247     0.247 f  switch_IBUF[0]_inst/O
                         net (fo=1, routed)           1.231     1.478    switch_IBUF[0]
    SLICE_X162Y165       LUT1 (Prop_lut1_I0_O)        0.045     1.523 r  show_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.523    p_1_in[0]
    SLICE_X162Y165       FDRE                                         r  show_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.912     2.542    clk_IBUF_BUFG
    SLICE_X162Y165       FDRE                                         r  show_data_reg[0]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            show_num_init/num_a_g_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.618ns  (logic 0.317ns (19.622%)  route 1.300ns (80.378%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 f  resetn_IBUF_inst/O
                         net (fo=8, routed)           1.070     1.342    show_num_init/resetn_IBUF
    SLICE_X161Y166       LUT4 (Prop_lut4_I0_O)        0.045     1.387 r  show_num_init/num_a_g[4]_i_1/O
                         net (fo=2, routed)           0.231     1.618    show_num_init/num_a_g[4]_i_1_n_0
    SLICE_X161Y166       FDRE                                         r  show_num_init/num_a_g_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.911     2.541    show_num_init/CLK
    SLICE_X161Y166       FDRE                                         r  show_num_init/num_a_g_reg[0]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            show_num_init/num_a_g_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.618ns  (logic 0.317ns (19.622%)  route 1.300ns (80.378%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 f  resetn_IBUF_inst/O
                         net (fo=8, routed)           1.070     1.342    show_num_init/resetn_IBUF
    SLICE_X161Y166       LUT4 (Prop_lut4_I0_O)        0.045     1.387 r  show_num_init/num_a_g[4]_i_1/O
                         net (fo=2, routed)           0.231     1.618    show_num_init/num_a_g[4]_i_1_n_0
    SLICE_X161Y166       FDSE                                         r  show_num_init/num_a_g_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.911     2.541    show_num_init/CLK
    SLICE_X161Y166       FDSE                                         r  show_num_init/num_a_g_reg[4]/C

Slack:                    inf
  Source:                 switch[1]
                            (input port)
  Destination:            show_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.668ns  (logic 0.290ns (17.389%)  route 1.378ns (82.611%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA7                                               0.000     0.000 f  switch[1] (IN)
                         net (fo=0)                   0.000     0.000    switch[1]
    AA7                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  switch_IBUF[1]_inst/O
                         net (fo=1, routed)           1.378     1.623    switch_IBUF[1]
    SLICE_X162Y165       LUT1 (Prop_lut1_I0_O)        0.045     1.668 r  show_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.668    p_1_in[1]
    SLICE_X162Y165       FDRE                                         r  show_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.912     2.542    clk_IBUF_BUFG
    SLICE_X162Y165       FDRE                                         r  show_data_reg[1]/C

Slack:                    inf
  Source:                 switch[3]
                            (input port)
  Destination:            show_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.670ns  (logic 0.306ns (18.302%)  route 1.364ns (81.698%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB6                                               0.000     0.000 f  switch[3] (IN)
                         net (fo=0)                   0.000     0.000    switch[3]
    AB6                  IBUF (Prop_ibuf_I_O)         0.261     0.261 f  switch_IBUF[3]_inst/O
                         net (fo=1, routed)           1.364     1.625    switch_IBUF[3]
    SLICE_X162Y165       LUT1 (Prop_lut1_I0_O)        0.045     1.670 r  show_data[3]_i_2/O
                         net (fo=1, routed)           0.000     1.670    p_1_in[3]
    SLICE_X162Y165       FDRE                                         r  show_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.912     2.542    clk_IBUF_BUFG
    SLICE_X162Y165       FDRE                                         r  show_data_reg[3]/C





