# Info: [9569]: Logging session transcript to file C:/MentorGraphics/bin/precision.log
//  Precision RTL Synthesis 64-bit 2018.1.0.19 (Production Release) Fri Aug 10 05:55:53 PDT 2018
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2018, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Windows 10 Xiaoxi Lin@DESKTOP-A0VSQRS  10.0.17763 x64
//  
//  Start time Mon Apr 15 10:24:39 2019
# -------------------------------------------------
# Info: [9569]: Logging session transcript to file C:/MentorGraphics/bin/precision.log
# COMMAND: source D:/CAD/cad_lib/ps/RegisterFile_Structure/hds/precision.tcl
# Info: HDL Designer Synthesis run started
# Info: [9577]: Input directory: D:/CAD/cad_lib/ps/RegisterFile_Structure
# Info: [9572]: Moving session transcript to file D:/CAD/cad_lib/ps/RegisterFile_Structure/precision.log
# Info: [9578]: The Results Directory has been set to: D:/CAD/cad_lib/ps/RegisterFile_Structure/RegisterFile_Structure_impl_10/
# Info: [9568]: Appending project transcript to file D:/CAD/cad_lib/ps/RegisterFile_Structure/RegisterFile_Structure_impl_10/precision.log
# Info: [9568]: Appending suppressed messages transcript to file D:/CAD/cad_lib/ps/RegisterFile_Structure/RegisterFile_Structure_impl_10/precision.log.suppressed
# Info: [9552]: Activated implementation RegisterFile_Structure_impl_10 in project D:/CAD/cad_lib/ps/RegisterFile_Structure/RegisterFile_Structure.psp.
# Info: [9531]: Created directory: D:/CAD/cad_lib/ps/RegisterFile_Structure/RegisterFile_Structure_impl_11.
# Info: [9557]: Created implementation RegisterFile_Structure_impl_11 in project D:/CAD/cad_lib/ps/RegisterFile_Structure/RegisterFile_Structure.psp.
# Info: [9578]: The Results Directory has been set to: D:/CAD/cad_lib/ps/RegisterFile_Structure/RegisterFile_Structure_impl_11/
# Info: [9569]: Logging project transcript to file D:/CAD/cad_lib/ps/RegisterFile_Structure/RegisterFile_Structure_impl_11/precision.log
# Info: [9569]: Logging suppressed messages transcript to file D:/CAD/cad_lib/ps/RegisterFile_Structure/RegisterFile_Structure_impl_11/precision.log.suppressed
# Info: [9552]: Activated implementation RegisterFile_Structure_impl_11 in project D:/CAD/cad_lib/ps/RegisterFile_Structure/RegisterFile_Structure.psp.
# Info: [15300]: Setting up the design to use synthesis library "xis6.syn"
# Info: [580]: The global max fanout is currently set to 10000 for Xilinx - SPARTAN6.
# Info: [15326]: Setting Part to: "6SLX16CSG324".
# Info: [15327]: Setting Process to: "3".
# Info: [7512]: The place and route tool for current technology is ISE.
# Info: [3022]: Reading file: C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/techlibs/xis6.syn.
# Info: [639]: Loading library initialization file C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2018a.17
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2018a.17
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/hdl/Reg_dec_entity.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/hdl/Mux32_entity.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/hdl/Mux2_entity.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/hdl/Reg_entity.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/hdl/RegisterFile_entity.vhd" ...
# Info: [662]: Current working directory: D:/CAD/cad_lib/ps/RegisterFile_Structure/RegisterFile_Structure_impl_11.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:32:49
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:52:40
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.RegisterFile(Structure): Pre-processing...
# Info: [44506]: Module work.Reg_dec(Behavior): Pre-processing...
# Info: [44506]: Module work.Reg(Behavior){generic map (width => 32)}: Pre-processing...
# Info: [44506]: Module work.Mux32(Behavior): Pre-processing...
# Info: [44506]: Module work.Mux2(Behavior){generic map (width => 32)}: Pre-processing...
# Warning: [45729]: "D:/CAD/cad_lib/hdl/RegisterFile_entity.vhd", line 22: signal WriteDC[0] has never been used.
# Info: [44508]: Module work.Reg_dec(Behavior): Compiling...
# Info: [44508]: Module work.Reg(Behavior){generic map (width => 32)}: Compiling...
# Info: [44508]: Module work.Mux32(Behavior): Compiling...
# Info: [44508]: Module work.Mux2(Behavior){generic map (width => 32)}: Compiling...
# Info: [44523]: Root Module work.RegisterFile(Structure): Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 982.
# Info: [44835]: Total CPU time for compilation: 2.2 secs.
# Info: [44513]: Overall running time for compilation: 4.0 secs.
# Info: [662]: Current working directory: D:/CAD/cad_lib/ps/RegisterFile_Structure/RegisterFile_Structure_impl_11.
# Info: [15332]: Doing rtl optimizations.
# Info: [665]: Finished compiling design.
# Info: [662]: Current working directory: D:/CAD/cad_lib/ps/RegisterFile_Structure/RegisterFile_Structure_impl_11.
# Info: [4557]: 36 Instances are flattened in hierarchical block .work.RegisterFile.Structure.
# Info: [20013]: Precision will use 6 processor(s).
# Info: [15002]: Optimizing design view:.work.Mux32.Behavior_unfold_1694_0
# Info: [15002]: Optimizing design view:.work.RegisterFile.Structure
# Info: [4557]: 2 Instances are flattened in hierarchical block .work.RegisterFile.Structure.
# Info: [15002]: Optimizing design view:.work.RegisterFile.Structure
# Info: [8010]: Gated clock transformations: Begin...
# Info: [8010]: Gated clock transformations: End...
# Info: [8053]: Added global buffer BUFGP for Port port:Clock
# Info: [3027]: Writing file: D:/CAD/cad_lib/ps/RegisterFile_Structure/RegisterFile_Structure_impl_11/RegisterFile.edf.
# Info: [3027]: Writing file: D:/CAD/cad_lib/ps/RegisterFile_Structure/RegisterFile_Structure_impl_11/RegisterFile.ucf.
# Info: [665]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 23.5 s secs.
# Info: [11020]: Overall running time for synthesis: 30.3 s secs.
# Info: HDL Designer Synthesis run finished
source D:/CAD/cad_lib/ps/RegisterFile_Structure/hds/precision.tcl
# COMMAND: report_area D:/CAD/cad_lib/ps/RegisterFile_Structure/RegisterFile_Structure_impl_11/RegisterFile_area.rep -cell_usage
report_area D:/CAD/cad_lib/ps/RegisterFile_Structure/RegisterFile_Structure_impl_11/RegisterFile_area.rep -cell_usage
