

================================================================
== Vitis HLS Report for 'dense_layer_ap_int_9_s'
================================================================
* Date:           Fri Dec 12 17:44:55 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        bnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.769 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       69|       69|  0.690 us|  0.690 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- NEURON_LOOP  |       67|       67|         5|          1|          1|    64|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.04>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [bnn.cpp:36]   --->   Operation 8 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%input_3_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_3_val" [bnn.cpp:26]   --->   Operation 9 'read' 'input_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%input_2_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_2_val" [bnn.cpp:26]   --->   Operation 10 'read' 'input_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_1_val" [bnn.cpp:26]   --->   Operation 11 'read' 'input_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_0_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_0_val" [bnn.cpp:26]   --->   Operation 12 'read' 'input_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i32 %input_0_val_read" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 13 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln18_1 = trunc i32 %input_1_val_read" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 14 'trunc' 'trunc_ln18_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln18_2 = trunc i32 %input_2_val_read" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 15 'trunc' 'trunc_ln18_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln18_3 = trunc i32 %input_3_val_read" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 16 'trunc' 'trunc_ln18_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln36 = store i7 0, i7 %n" [bnn.cpp:36]   --->   Operation 17 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln36 = br void %WORD_LOOP" [bnn.cpp:36]   --->   Operation 18 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%n_1 = load i7 %n" [bnn.cpp:46]   --->   Operation 19 'load' 'n_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.87ns)   --->   "%icmp_ln36 = icmp_eq  i7 %n_1, i7 64" [bnn.cpp:36]   --->   Operation 20 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.87ns)   --->   "%add_ln36 = add i7 %n_1, i7 1" [bnn.cpp:36]   --->   Operation 21 'add' 'add_ln36' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %WORD_LOOP.split, void %for.end27" [bnn.cpp:36]   --->   Operation 22 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i7 %n_1" [bnn.cpp:36]   --->   Operation 23 'trunc' 'trunc_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln46 = shl i7 %n_1, i7 1" [bnn.cpp:46]   --->   Operation 24 'shl' 'shl_ln46' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i7 %shl_ln46" [bnn.cpp:46]   --->   Operation 25 'zext' 'zext_ln46' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_ZL9golden_w2_0_addr = getelementptr i32 %p_ZL9golden_w2_0, i64 0, i64 %zext_ln46" [bnn.cpp:46]   --->   Operation 26 'getelementptr' 'p_ZL9golden_w2_0_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (3.25ns)   --->   "%p_ZL9golden_w2_0_load = load i7 %p_ZL9golden_w2_0_addr" [bnn.cpp:46]   --->   Operation 27 'load' 'p_ZL9golden_w2_0_load' <Predicate = (!icmp_ln36)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_ZL9golden_w2_1_addr = getelementptr i32 %p_ZL9golden_w2_1, i64 0, i64 %zext_ln46" [bnn.cpp:46]   --->   Operation 28 'getelementptr' 'p_ZL9golden_w2_1_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (3.25ns)   --->   "%p_ZL9golden_w2_1_load = load i7 %p_ZL9golden_w2_1_addr" [bnn.cpp:46]   --->   Operation 29 'load' 'p_ZL9golden_w2_1_load' <Predicate = (!icmp_ln36)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln36, i1 1" [bnn.cpp:46]   --->   Operation 30 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i7 %or_ln" [bnn.cpp:46]   --->   Operation 31 'zext' 'zext_ln46_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_ZL9golden_w2_0_addr_1 = getelementptr i32 %p_ZL9golden_w2_0, i64 0, i64 %zext_ln46_1" [bnn.cpp:46]   --->   Operation 32 'getelementptr' 'p_ZL9golden_w2_0_addr_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (3.25ns)   --->   "%p_ZL9golden_w2_0_load_1 = load i7 %p_ZL9golden_w2_0_addr_1" [bnn.cpp:46]   --->   Operation 33 'load' 'p_ZL9golden_w2_0_load_1' <Predicate = (!icmp_ln36)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_ZL9golden_w2_1_addr_1 = getelementptr i32 %p_ZL9golden_w2_1, i64 0, i64 %zext_ln46_1" [bnn.cpp:46]   --->   Operation 34 'getelementptr' 'p_ZL9golden_w2_1_addr_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (3.25ns)   --->   "%p_ZL9golden_w2_1_load_1 = load i7 %p_ZL9golden_w2_1_addr_1" [bnn.cpp:46]   --->   Operation 35 'load' 'p_ZL9golden_w2_1_load_1' <Predicate = (!icmp_ln36)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 36 [1/1] (1.82ns)   --->   "%switch_ln63 = switch i6 %trunc_ln36, void %arrayidx244.case.63, i6 0, void %arrayidx244.case.0, i6 1, void %arrayidx244.case.1, i6 2, void %arrayidx244.case.2, i6 3, void %arrayidx244.case.3, i6 4, void %arrayidx244.case.4, i6 5, void %arrayidx244.case.5, i6 6, void %arrayidx244.case.6, i6 7, void %arrayidx244.case.7, i6 8, void %arrayidx244.case.8, i6 9, void %arrayidx244.case.9, i6 10, void %arrayidx244.case.10, i6 11, void %arrayidx244.case.11, i6 12, void %arrayidx244.case.12, i6 13, void %arrayidx244.case.13, i6 14, void %arrayidx244.case.14, i6 15, void %arrayidx244.case.15, i6 16, void %arrayidx244.case.16, i6 17, void %arrayidx244.case.17, i6 18, void %arrayidx244.case.18, i6 19, void %arrayidx244.case.19, i6 20, void %arrayidx244.case.20, i6 21, void %arrayidx244.case.21, i6 22, void %arrayidx244.case.22, i6 23, void %arrayidx244.case.23, i6 24, void %arrayidx244.case.24, i6 25, void %arrayidx244.case.25, i6 26, void %arrayidx244.case.26, i6 27, void %arrayidx244.case.27, i6 28, void %arrayidx244.case.28, i6 29, void %arrayidx244.case.29, i6 30, void %arrayidx244.case.30, i6 31, void %arrayidx244.case.31, i6 32, void %arrayidx244.case.32, i6 33, void %arrayidx244.case.33, i6 34, void %arrayidx244.case.34, i6 35, void %arrayidx244.case.35, i6 36, void %arrayidx244.case.36, i6 37, void %arrayidx244.case.37, i6 38, void %arrayidx244.case.38, i6 39, void %arrayidx244.case.39, i6 40, void %arrayidx244.case.40, i6 41, void %arrayidx244.case.41, i6 42, void %arrayidx244.case.42, i6 43, void %arrayidx244.case.43, i6 44, void %arrayidx244.case.44, i6 45, void %arrayidx244.case.45, i6 46, void %arrayidx244.case.46, i6 47, void %arrayidx244.case.47, i6 48, void %arrayidx244.case.48, i6 49, void %arrayidx244.case.49, i6 50, void %arrayidx244.case.50, i6 51, void %arrayidx244.case.51, i6 52, void %arrayidx244.case.52, i6 53, void %arrayidx244.case.53, i6 54, void %arrayidx244.case.54, i6 55, void %arrayidx244.case.55, i6 56, void %arrayidx244.case.56, i6 57, void %arrayidx244.case.57, i6 58, void %arrayidx244.case.58, i6 59, void %arrayidx244.case.59, i6 60, void %arrayidx244.case.60, i6 61, void %arrayidx244.case.61, i6 62, void %arrayidx244.case.62" [bnn.cpp:63]   --->   Operation 36 'switch' 'switch_ln63' <Predicate = (!icmp_ln36)> <Delay = 1.82>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln36 = store i7 %add_ln36, i7 %n" [bnn.cpp:36]   --->   Operation 37 'store' 'store_ln36' <Predicate = (!icmp_ln36)> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln36 = br void %WORD_LOOP" [bnn.cpp:36]   --->   Operation 38 'br' 'br_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.76>
ST_2 : Operation 39 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL9golden_w2_0_load = load i7 %p_ZL9golden_w2_0_addr" [bnn.cpp:46]   --->   Operation 39 'load' 'p_ZL9golden_w2_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node xnor_result)   --->   "%xor_ln18 = xor i32 %input_0_val_read, i32 2863311530" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 40 'xor' 'xor_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46)   --->   "%xor_ln18_1 = xor i31 %trunc_ln18, i31 1431655765" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 41 'xor' 'xor_ln18_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46)   --->   "%trunc_ln18_4 = trunc i32 %p_ZL9golden_w2_0_load" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 42 'trunc' 'trunc_ln18_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.99ns) (out node of the LUT)   --->   "%xnor_result = xor i32 %p_ZL9golden_w2_0_load, i32 %xor_ln18" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 43 'xor' 'xnor_result' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln46 = xor i31 %trunc_ln18_4, i31 %xor_ln18_1" [bnn.cpp:46]   --->   Operation 44 'xor' 'xor_ln46' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 30" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 45 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 28" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 46 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 26" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 47 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 24" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 48 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 22" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 49 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 20" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 50 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 18" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 51 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 16" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 52 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 14" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 53 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 12" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 54 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 10" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 55 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 8" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 56 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 6" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 57 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 4" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 58 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 59 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i31 %xor_ln46" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 60 'trunc' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%and_ln7 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp, i1 0, i1 %tmp_1, i1 0, i1 %tmp_2, i1 0, i1 %tmp_3, i1 0, i1 %tmp_4, i1 0, i1 %tmp_5, i1 0, i1 %tmp_6, i1 0, i1 %tmp_7, i1 0, i1 %tmp_8, i1 0, i1 %tmp_9, i1 0, i1 %tmp_10, i1 0, i1 %tmp_11, i1 0, i1 %tmp_12, i1 0, i1 %tmp_13, i1 0, i1 %tmp_14, i1 0, i1 %trunc_ln7" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 61 'bitconcatenate' 'and_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%and_ln7_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1, i1 0, i1 %tmp_2, i1 0, i1 %tmp_3, i1 0, i1 %tmp_4, i1 0, i1 %tmp_5, i1 0, i1 %tmp_6, i1 0, i1 %tmp_7, i1 0, i1 %tmp_8, i1 0, i1 %tmp_9, i1 0, i1 %tmp_10, i1 0, i1 %tmp_11, i1 0, i1 %tmp_12, i1 0, i1 %tmp_13, i1 0, i1 %tmp_14, i1 0, i1 %trunc_ln7" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 62 'bitconcatenate' 'and_ln7_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln7_8 = zext i29 %and_ln7_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 63 'zext' 'zext_ln7_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i31 %and_ln7" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 64 'zext' 'zext_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 31" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 65 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 29" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 66 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 27" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 67 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 25" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 68 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 23" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 69 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 21" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 70 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 19" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 71 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 17" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 72 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 15" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 73 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 13" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 74 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 11" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 75 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 9" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 76 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 7" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 77 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 5" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 78 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 3" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 79 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 80 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%and_ln7_1 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_15, i1 0, i1 %tmp_16, i1 0, i1 %tmp_17, i1 0, i1 %tmp_18, i1 0, i1 %tmp_19, i1 0, i1 %tmp_20, i1 0, i1 %tmp_21, i1 0, i1 %tmp_22, i1 0, i1 %tmp_23, i1 0, i1 %tmp_24, i1 0, i1 %tmp_25, i1 0, i1 %tmp_26, i1 0, i1 %tmp_27, i1 0, i1 %tmp_28, i1 0, i1 %tmp_29, i1 0, i1 %tmp_30" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 81 'bitconcatenate' 'and_ln7_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%and_ln7_1_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_16, i1 0, i1 %tmp_17, i1 0, i1 %tmp_18, i1 0, i1 %tmp_19, i1 0, i1 %tmp_20, i1 0, i1 %tmp_21, i1 0, i1 %tmp_22, i1 0, i1 %tmp_23, i1 0, i1 %tmp_24, i1 0, i1 %tmp_25, i1 0, i1 %tmp_26, i1 0, i1 %tmp_27, i1 0, i1 %tmp_28, i1 0, i1 %tmp_29, i1 0, i1 %tmp_30" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 82 'bitconcatenate' 'and_ln7_1_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln7_9 = zext i29 %and_ln7_1_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 83 'zext' 'zext_ln7_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln7_1 = zext i31 %and_ln7_1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 84 'zext' 'zext_ln7_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (2.46ns)   --->   "%add_ln7_1 = add i29 %and_ln7_1_cast1, i29 %and_ln7_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 85 'add' 'add_ln7_1' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (2.46ns)   --->   "%add_ln7 = add i30 %zext_ln7_9, i30 %zext_ln7_8" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 86 'add' 'add_ln7' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (2.52ns)   --->   "%s0 = add i32 %zext_ln7_1, i32 %zext_ln7" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 87 'add' 's0' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln7, i32 28, i32 29" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 88 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_177 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_1, i32 24, i32 25" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 89 'partselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_178 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_1, i32 20, i32 21" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 90 'partselect' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_179 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_1, i32 16, i32 17" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 91 'partselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_180 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_1, i32 12, i32 13" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 92 'partselect' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_181 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_1, i32 8, i32 9" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 93 'partselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_182 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_1, i32 4, i32 5" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 94 'partselect' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln8 = trunc i29 %add_ln7_1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 95 'trunc' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_183 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0, i32 30, i32 31" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 96 'partselect' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_184 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_1, i32 26, i32 27" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 97 'partselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_185 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_1, i32 22, i32 23" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 98 'partselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_186 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_1, i32 18, i32 19" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 99 'partselect' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_187 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_1, i32 14, i32 15" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 100 'partselect' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_188 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_1, i32 10, i32 11" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 101 'partselect' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_189 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_1, i32 6, i32 7" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 102 'partselect' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_190 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_1, i32 2, i32 3" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 103 'partselect' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL9golden_w2_1_load = load i7 %p_ZL9golden_w2_1_addr" [bnn.cpp:46]   --->   Operation 104 'load' 'p_ZL9golden_w2_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node xnor_result_1)   --->   "%xor_ln18_3 = xor i32 %input_1_val_read, i32 2863311530" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 105 'xor' 'xor_ln18_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_1)   --->   "%xor_ln18_4 = xor i31 %trunc_ln18_1, i31 1431655765" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 106 'xor' 'xor_ln18_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_1)   --->   "%trunc_ln18_5 = trunc i32 %p_ZL9golden_w2_1_load" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 107 'trunc' 'trunc_ln18_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.99ns) (out node of the LUT)   --->   "%xnor_result_1 = xor i32 %p_ZL9golden_w2_1_load, i32 %xor_ln18_3" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 108 'xor' 'xnor_result_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln46_1 = xor i31 %trunc_ln18_5, i31 %xor_ln18_4" [bnn.cpp:46]   --->   Operation 109 'xor' 'xor_ln46_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_1, i32 30" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 110 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_1, i32 28" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 111 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_1, i32 26" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 112 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_1, i32 24" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 113 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_1, i32 22" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 114 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_1, i32 20" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 115 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_1, i32 18" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 116 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_1, i32 16" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 117 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_1, i32 14" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 118 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_1, i32 12" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 119 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_1, i32 10" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 120 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_1, i32 8" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 121 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_1, i32 6" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 122 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_1, i32 4" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 123 'bitselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_1, i32 2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 124 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln7_1 = trunc i31 %xor_ln46_1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 125 'trunc' 'trunc_ln7_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%and_ln7_2 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_32, i1 0, i1 %tmp_33, i1 0, i1 %tmp_34, i1 0, i1 %tmp_35, i1 0, i1 %tmp_36, i1 0, i1 %tmp_37, i1 0, i1 %tmp_38, i1 0, i1 %tmp_39, i1 0, i1 %tmp_40, i1 0, i1 %tmp_41, i1 0, i1 %tmp_42, i1 0, i1 %tmp_43, i1 0, i1 %tmp_44, i1 0, i1 %tmp_45, i1 0, i1 %tmp_46, i1 0, i1 %trunc_ln7_1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 126 'bitconcatenate' 'and_ln7_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%and_ln7_2_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_33, i1 0, i1 %tmp_34, i1 0, i1 %tmp_35, i1 0, i1 %tmp_36, i1 0, i1 %tmp_37, i1 0, i1 %tmp_38, i1 0, i1 %tmp_39, i1 0, i1 %tmp_40, i1 0, i1 %tmp_41, i1 0, i1 %tmp_42, i1 0, i1 %tmp_43, i1 0, i1 %tmp_44, i1 0, i1 %tmp_45, i1 0, i1 %tmp_46, i1 0, i1 %trunc_ln7_1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 127 'bitconcatenate' 'and_ln7_2_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln7_10 = zext i29 %and_ln7_2_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 128 'zext' 'zext_ln7_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln7_2 = zext i31 %and_ln7_2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 129 'zext' 'zext_ln7_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_1, i32 31" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 130 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_1, i32 29" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 131 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_1, i32 27" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 132 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_1, i32 25" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 133 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_1, i32 23" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 134 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_1, i32 21" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 135 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_1, i32 19" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 136 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_1, i32 17" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 137 'bitselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_1, i32 15" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 138 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_1, i32 13" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 139 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_1, i32 11" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 140 'bitselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_1, i32 9" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 141 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_1, i32 7" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 142 'bitselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_1, i32 5" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 143 'bitselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_1, i32 3" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 144 'bitselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_1, i32 1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 145 'bitselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%and_ln7_3 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_47, i1 0, i1 %tmp_48, i1 0, i1 %tmp_49, i1 0, i1 %tmp_50, i1 0, i1 %tmp_51, i1 0, i1 %tmp_52, i1 0, i1 %tmp_53, i1 0, i1 %tmp_54, i1 0, i1 %tmp_55, i1 0, i1 %tmp_56, i1 0, i1 %tmp_57, i1 0, i1 %tmp_58, i1 0, i1 %tmp_59, i1 0, i1 %tmp_60, i1 0, i1 %tmp_61, i1 0, i1 %tmp_62" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 146 'bitconcatenate' 'and_ln7_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%and_ln7_3_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_48, i1 0, i1 %tmp_49, i1 0, i1 %tmp_50, i1 0, i1 %tmp_51, i1 0, i1 %tmp_52, i1 0, i1 %tmp_53, i1 0, i1 %tmp_54, i1 0, i1 %tmp_55, i1 0, i1 %tmp_56, i1 0, i1 %tmp_57, i1 0, i1 %tmp_58, i1 0, i1 %tmp_59, i1 0, i1 %tmp_60, i1 0, i1 %tmp_61, i1 0, i1 %tmp_62" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 147 'bitconcatenate' 'and_ln7_3_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln7_11 = zext i29 %and_ln7_3_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 148 'zext' 'zext_ln7_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln7_3 = zext i31 %and_ln7_3" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 149 'zext' 'zext_ln7_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (2.46ns)   --->   "%add_ln7_3 = add i29 %and_ln7_3_cast1, i29 %and_ln7_2_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 150 'add' 'add_ln7_3' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (2.46ns)   --->   "%add_ln7_4 = add i30 %zext_ln7_11, i30 %zext_ln7_10" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 151 'add' 'add_ln7_4' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (2.52ns)   --->   "%s0_1 = add i32 %zext_ln7_3, i32 %zext_ln7_2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 152 'add' 's0_1' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_195 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln7_4, i32 28, i32 29" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 153 'partselect' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_196 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_3, i32 24, i32 25" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 154 'partselect' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_197 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_3, i32 20, i32 21" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 155 'partselect' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_198 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_3, i32 16, i32 17" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 156 'partselect' 'tmp_198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_199 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_3, i32 12, i32 13" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 157 'partselect' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_200 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_3, i32 8, i32 9" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 158 'partselect' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_201 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_3, i32 4, i32 5" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 159 'partselect' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln8_1 = trunc i29 %add_ln7_3" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 160 'trunc' 'trunc_ln8_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_202 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_1, i32 30, i32 31" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 161 'partselect' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_203 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_3, i32 26, i32 27" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 162 'partselect' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_204 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_3, i32 22, i32 23" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 163 'partselect' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_205 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_3, i32 18, i32 19" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 164 'partselect' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_206 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_3, i32 14, i32 15" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 165 'partselect' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_207 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_3, i32 10, i32 11" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 166 'partselect' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_208 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_3, i32 6, i32 7" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 167 'partselect' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_209 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_3, i32 2, i32 3" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 168 'partselect' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL9golden_w2_0_load_1 = load i7 %p_ZL9golden_w2_0_addr_1" [bnn.cpp:46]   --->   Operation 169 'load' 'p_ZL9golden_w2_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node xnor_result_2)   --->   "%xor_ln18_6 = xor i32 %input_2_val_read, i32 2863311530" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 170 'xor' 'xor_ln18_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_2)   --->   "%xor_ln18_7 = xor i31 %trunc_ln18_2, i31 1431655765" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 171 'xor' 'xor_ln18_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_2)   --->   "%trunc_ln18_6 = trunc i32 %p_ZL9golden_w2_0_load_1" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 172 'trunc' 'trunc_ln18_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.99ns) (out node of the LUT)   --->   "%xnor_result_2 = xor i32 %p_ZL9golden_w2_0_load_1, i32 %xor_ln18_6" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 173 'xor' 'xnor_result_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln46_2 = xor i31 %trunc_ln18_6, i31 %xor_ln18_7" [bnn.cpp:46]   --->   Operation 174 'xor' 'xor_ln46_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_2, i32 30" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 175 'bitselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_2, i32 28" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 176 'bitselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_2, i32 26" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 177 'bitselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_2, i32 24" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 178 'bitselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_2, i32 22" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 179 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_2, i32 20" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 180 'bitselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_2, i32 18" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 181 'bitselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_2, i32 16" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 182 'bitselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_2, i32 14" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 183 'bitselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_2, i32 12" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 184 'bitselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_2, i32 10" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 185 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_2, i32 8" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 186 'bitselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_2, i32 6" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 187 'bitselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_2, i32 4" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 188 'bitselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_2, i32 2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 189 'bitselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln7_2 = trunc i31 %xor_ln46_2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 190 'trunc' 'trunc_ln7_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%and_ln7_4 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_64, i1 0, i1 %tmp_65, i1 0, i1 %tmp_66, i1 0, i1 %tmp_67, i1 0, i1 %tmp_68, i1 0, i1 %tmp_69, i1 0, i1 %tmp_70, i1 0, i1 %tmp_71, i1 0, i1 %tmp_72, i1 0, i1 %tmp_73, i1 0, i1 %tmp_74, i1 0, i1 %tmp_75, i1 0, i1 %tmp_76, i1 0, i1 %tmp_77, i1 0, i1 %tmp_78, i1 0, i1 %trunc_ln7_2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 191 'bitconcatenate' 'and_ln7_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%and_ln7_4_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_65, i1 0, i1 %tmp_66, i1 0, i1 %tmp_67, i1 0, i1 %tmp_68, i1 0, i1 %tmp_69, i1 0, i1 %tmp_70, i1 0, i1 %tmp_71, i1 0, i1 %tmp_72, i1 0, i1 %tmp_73, i1 0, i1 %tmp_74, i1 0, i1 %tmp_75, i1 0, i1 %tmp_76, i1 0, i1 %tmp_77, i1 0, i1 %tmp_78, i1 0, i1 %trunc_ln7_2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 192 'bitconcatenate' 'and_ln7_4_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln7_12 = zext i29 %and_ln7_4_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 193 'zext' 'zext_ln7_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln7_4 = zext i31 %and_ln7_4" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 194 'zext' 'zext_ln7_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_2, i32 31" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 195 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_2, i32 29" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 196 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_2, i32 27" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 197 'bitselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_2, i32 25" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 198 'bitselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_2, i32 23" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 199 'bitselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_2, i32 21" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 200 'bitselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_2, i32 19" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 201 'bitselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_2, i32 17" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 202 'bitselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_2, i32 15" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 203 'bitselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_2, i32 13" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 204 'bitselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_2, i32 11" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 205 'bitselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_2, i32 9" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 206 'bitselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_2, i32 7" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 207 'bitselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_2, i32 5" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 208 'bitselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_2, i32 3" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 209 'bitselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_2, i32 1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 210 'bitselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%and_ln7_5 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_79, i1 0, i1 %tmp_80, i1 0, i1 %tmp_81, i1 0, i1 %tmp_82, i1 0, i1 %tmp_83, i1 0, i1 %tmp_84, i1 0, i1 %tmp_85, i1 0, i1 %tmp_86, i1 0, i1 %tmp_87, i1 0, i1 %tmp_88, i1 0, i1 %tmp_89, i1 0, i1 %tmp_90, i1 0, i1 %tmp_91, i1 0, i1 %tmp_92, i1 0, i1 %tmp_93, i1 0, i1 %tmp_94" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 211 'bitconcatenate' 'and_ln7_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%and_ln7_5_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_80, i1 0, i1 %tmp_81, i1 0, i1 %tmp_82, i1 0, i1 %tmp_83, i1 0, i1 %tmp_84, i1 0, i1 %tmp_85, i1 0, i1 %tmp_86, i1 0, i1 %tmp_87, i1 0, i1 %tmp_88, i1 0, i1 %tmp_89, i1 0, i1 %tmp_90, i1 0, i1 %tmp_91, i1 0, i1 %tmp_92, i1 0, i1 %tmp_93, i1 0, i1 %tmp_94" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 212 'bitconcatenate' 'and_ln7_5_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln7_13 = zext i29 %and_ln7_5_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 213 'zext' 'zext_ln7_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln7_5 = zext i31 %and_ln7_5" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 214 'zext' 'zext_ln7_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (2.46ns)   --->   "%add_ln7_6 = add i29 %and_ln7_5_cast1, i29 %and_ln7_4_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 215 'add' 'add_ln7_6' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 216 [1/1] (2.46ns)   --->   "%add_ln7_7 = add i30 %zext_ln7_13, i30 %zext_ln7_12" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 216 'add' 'add_ln7_7' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 217 [1/1] (2.52ns)   --->   "%s0_2 = add i32 %zext_ln7_5, i32 %zext_ln7_4" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 217 'add' 's0_2' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_214 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln7_7, i32 28, i32 29" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 218 'partselect' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_215 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_6, i32 24, i32 25" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 219 'partselect' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_216 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_6, i32 20, i32 21" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 220 'partselect' 'tmp_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_217 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_6, i32 16, i32 17" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 221 'partselect' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_218 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_6, i32 12, i32 13" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 222 'partselect' 'tmp_218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_219 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_6, i32 8, i32 9" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 223 'partselect' 'tmp_219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_220 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_6, i32 4, i32 5" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 224 'partselect' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln8_2 = trunc i29 %add_ln7_6" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 225 'trunc' 'trunc_ln8_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_221 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_2, i32 30, i32 31" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 226 'partselect' 'tmp_221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_222 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_6, i32 26, i32 27" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 227 'partselect' 'tmp_222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_223 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_6, i32 22, i32 23" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 228 'partselect' 'tmp_223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_224 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_6, i32 18, i32 19" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 229 'partselect' 'tmp_224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_225 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_6, i32 14, i32 15" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 230 'partselect' 'tmp_225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_226 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_6, i32 10, i32 11" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 231 'partselect' 'tmp_226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_227 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_6, i32 6, i32 7" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 232 'partselect' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_228 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_6, i32 2, i32 3" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 233 'partselect' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL9golden_w2_1_load_1 = load i7 %p_ZL9golden_w2_1_addr_1" [bnn.cpp:46]   --->   Operation 234 'load' 'p_ZL9golden_w2_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node xnor_result_3)   --->   "%xor_ln18_9 = xor i32 %input_3_val_read, i32 2863311530" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 235 'xor' 'xor_ln18_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_3)   --->   "%xor_ln18_10 = xor i31 %trunc_ln18_3, i31 1431655765" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 236 'xor' 'xor_ln18_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_3)   --->   "%trunc_ln18_7 = trunc i32 %p_ZL9golden_w2_1_load_1" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 237 'trunc' 'trunc_ln18_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.99ns) (out node of the LUT)   --->   "%xnor_result_3 = xor i32 %p_ZL9golden_w2_1_load_1, i32 %xor_ln18_9" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 238 'xor' 'xnor_result_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln46_3 = xor i31 %trunc_ln18_7, i31 %xor_ln18_10" [bnn.cpp:46]   --->   Operation 239 'xor' 'xor_ln46_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_3, i32 30" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 240 'bitselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_3, i32 28" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 241 'bitselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_3, i32 26" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 242 'bitselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_3, i32 24" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 243 'bitselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_3, i32 22" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 244 'bitselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_3, i32 20" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 245 'bitselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_3, i32 18" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 246 'bitselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_3, i32 16" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 247 'bitselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_3, i32 14" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 248 'bitselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_3, i32 12" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 249 'bitselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_3, i32 10" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 250 'bitselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_3, i32 8" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 251 'bitselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_3, i32 6" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 252 'bitselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_3, i32 4" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 253 'bitselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_3, i32 2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 254 'bitselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln7_3 = trunc i31 %xor_ln46_3" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 255 'trunc' 'trunc_ln7_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%and_ln7_6 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_96, i1 0, i1 %tmp_97, i1 0, i1 %tmp_98, i1 0, i1 %tmp_99, i1 0, i1 %tmp_100, i1 0, i1 %tmp_101, i1 0, i1 %tmp_102, i1 0, i1 %tmp_103, i1 0, i1 %tmp_104, i1 0, i1 %tmp_105, i1 0, i1 %tmp_106, i1 0, i1 %tmp_107, i1 0, i1 %tmp_108, i1 0, i1 %tmp_109, i1 0, i1 %tmp_110, i1 0, i1 %trunc_ln7_3" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 256 'bitconcatenate' 'and_ln7_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%and_ln7_6_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_97, i1 0, i1 %tmp_98, i1 0, i1 %tmp_99, i1 0, i1 %tmp_100, i1 0, i1 %tmp_101, i1 0, i1 %tmp_102, i1 0, i1 %tmp_103, i1 0, i1 %tmp_104, i1 0, i1 %tmp_105, i1 0, i1 %tmp_106, i1 0, i1 %tmp_107, i1 0, i1 %tmp_108, i1 0, i1 %tmp_109, i1 0, i1 %tmp_110, i1 0, i1 %trunc_ln7_3" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 257 'bitconcatenate' 'and_ln7_6_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln7_14 = zext i29 %and_ln7_6_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 258 'zext' 'zext_ln7_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln7_6 = zext i31 %and_ln7_6" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 259 'zext' 'zext_ln7_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_3, i32 31" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 260 'bitselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_3, i32 29" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 261 'bitselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_3, i32 27" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 262 'bitselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_3, i32 25" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 263 'bitselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_3, i32 23" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 264 'bitselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_3, i32 21" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 265 'bitselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_3, i32 19" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 266 'bitselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_3, i32 17" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 267 'bitselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_3, i32 15" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 268 'bitselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_3, i32 13" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 269 'bitselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_3, i32 11" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 270 'bitselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_3, i32 9" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 271 'bitselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_3, i32 7" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 272 'bitselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_3, i32 5" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 273 'bitselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_3, i32 3" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 274 'bitselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_3, i32 1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 275 'bitselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%and_ln7_7 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_111, i1 0, i1 %tmp_112, i1 0, i1 %tmp_113, i1 0, i1 %tmp_114, i1 0, i1 %tmp_115, i1 0, i1 %tmp_116, i1 0, i1 %tmp_117, i1 0, i1 %tmp_118, i1 0, i1 %tmp_119, i1 0, i1 %tmp_120, i1 0, i1 %tmp_121, i1 0, i1 %tmp_122, i1 0, i1 %tmp_123, i1 0, i1 %tmp_124, i1 0, i1 %tmp_125, i1 0, i1 %tmp_126" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 276 'bitconcatenate' 'and_ln7_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%and_ln7_7_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_112, i1 0, i1 %tmp_113, i1 0, i1 %tmp_114, i1 0, i1 %tmp_115, i1 0, i1 %tmp_116, i1 0, i1 %tmp_117, i1 0, i1 %tmp_118, i1 0, i1 %tmp_119, i1 0, i1 %tmp_120, i1 0, i1 %tmp_121, i1 0, i1 %tmp_122, i1 0, i1 %tmp_123, i1 0, i1 %tmp_124, i1 0, i1 %tmp_125, i1 0, i1 %tmp_126" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 277 'bitconcatenate' 'and_ln7_7_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln7_15 = zext i29 %and_ln7_7_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 278 'zext' 'zext_ln7_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln7_7 = zext i31 %and_ln7_7" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 279 'zext' 'zext_ln7_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (2.46ns)   --->   "%add_ln7_9 = add i29 %and_ln7_7_cast1, i29 %and_ln7_6_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 280 'add' 'add_ln7_9' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 281 [1/1] (2.46ns)   --->   "%add_ln7_10 = add i30 %zext_ln7_15, i30 %zext_ln7_14" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 281 'add' 'add_ln7_10' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 282 [1/1] (2.52ns)   --->   "%s0_3 = add i32 %zext_ln7_7, i32 %zext_ln7_6" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 282 'add' 's0_3' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_233 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln7_10, i32 28, i32 29" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 283 'partselect' 'tmp_233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_234 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_9, i32 24, i32 25" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 284 'partselect' 'tmp_234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_235 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_9, i32 20, i32 21" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 285 'partselect' 'tmp_235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_236 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_9, i32 16, i32 17" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 286 'partselect' 'tmp_236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_237 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_9, i32 12, i32 13" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 287 'partselect' 'tmp_237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_238 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_9, i32 8, i32 9" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 288 'partselect' 'tmp_238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_239 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_9, i32 4, i32 5" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 289 'partselect' 'tmp_239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln8_3 = trunc i29 %add_ln7_9" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 290 'trunc' 'trunc_ln8_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_240 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_3, i32 30, i32 31" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 291 'partselect' 'tmp_240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_241 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_9, i32 26, i32 27" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 292 'partselect' 'tmp_241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_242 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_9, i32 22, i32 23" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 293 'partselect' 'tmp_242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_243 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_9, i32 18, i32 19" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 294 'partselect' 'tmp_243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_244 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_9, i32 14, i32 15" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 295 'partselect' 'tmp_244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_245 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_9, i32 10, i32 11" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 296 'partselect' 'tmp_245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_246 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_9, i32 6, i32 7" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 297 'partselect' 'tmp_246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_247 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_9, i32 2, i32 3" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 298 'partselect' 'tmp_247' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.71>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%and_ln8 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_s, i2 0, i2 %tmp_177, i2 0, i2 %tmp_178, i2 0, i2 %tmp_179, i2 0, i2 %tmp_180, i2 0, i2 %tmp_181, i2 0, i2 %tmp_182, i2 0, i2 %trunc_ln8" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 299 'bitconcatenate' 'and_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "%and_ln8_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_177, i2 0, i2 %tmp_178, i2 0, i2 %tmp_179, i2 0, i2 %tmp_180, i2 0, i2 %tmp_181, i2 0, i2 %tmp_182, i2 0, i2 %trunc_ln8" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 300 'bitconcatenate' 'and_ln8_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln8_8 = zext i26 %and_ln8_cast1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 301 'zext' 'zext_ln8_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i30 %and_ln8" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 302 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%and_ln8_1 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_183, i2 0, i2 %tmp_184, i2 0, i2 %tmp_185, i2 0, i2 %tmp_186, i2 0, i2 %tmp_187, i2 0, i2 %tmp_188, i2 0, i2 %tmp_189, i2 0, i2 %tmp_190" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 303 'bitconcatenate' 'and_ln8_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 304 [1/1] (0.00ns)   --->   "%and_ln8_1_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_184, i2 0, i2 %tmp_185, i2 0, i2 %tmp_186, i2 0, i2 %tmp_187, i2 0, i2 %tmp_188, i2 0, i2 %tmp_189, i2 0, i2 %tmp_190" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 304 'bitconcatenate' 'and_ln8_1_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln8_9 = zext i26 %and_ln8_1_cast1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 305 'zext' 'zext_ln8_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln8_1 = zext i30 %and_ln8_1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 306 'zext' 'zext_ln8_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 307 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln8 = add i28 %zext_ln8_9, i28 %zext_ln8_8" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 307 'add' 'add_ln8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 308 [1/1] (2.49ns)   --->   "%s1 = add i31 %zext_ln8_1, i31 %zext_ln8" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 308 'add' 's1' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_191 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1, i32 4, i32 30" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 309 'partselect' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i27 %tmp_191" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 310 'zext' 'zext_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 311 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln9 = add i28 %zext_ln9, i28 %add_ln8" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 311 'add' 'add_ln9' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_192 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9, i32 16, i32 19" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 312 'partselect' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_193 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9, i32 8, i32 11" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 313 'partselect' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i28 %add_ln9" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 314 'trunc' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_194 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9, i32 24, i32 27" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 315 'partselect' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 316 [1/1] (0.00ns)   --->   "%and_ln8_2 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_195, i2 0, i2 %tmp_196, i2 0, i2 %tmp_197, i2 0, i2 %tmp_198, i2 0, i2 %tmp_199, i2 0, i2 %tmp_200, i2 0, i2 %tmp_201, i2 0, i2 %trunc_ln8_1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 316 'bitconcatenate' 'and_ln8_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 317 [1/1] (0.00ns)   --->   "%and_ln8_2_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_196, i2 0, i2 %tmp_197, i2 0, i2 %tmp_198, i2 0, i2 %tmp_199, i2 0, i2 %tmp_200, i2 0, i2 %tmp_201, i2 0, i2 %trunc_ln8_1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 317 'bitconcatenate' 'and_ln8_2_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln8_10 = zext i26 %and_ln8_2_cast1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 318 'zext' 'zext_ln8_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln8_2 = zext i30 %and_ln8_2" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 319 'zext' 'zext_ln8_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 320 [1/1] (0.00ns)   --->   "%and_ln8_3 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_202, i2 0, i2 %tmp_203, i2 0, i2 %tmp_204, i2 0, i2 %tmp_205, i2 0, i2 %tmp_206, i2 0, i2 %tmp_207, i2 0, i2 %tmp_208, i2 0, i2 %tmp_209" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 320 'bitconcatenate' 'and_ln8_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 321 [1/1] (0.00ns)   --->   "%and_ln8_3_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_203, i2 0, i2 %tmp_204, i2 0, i2 %tmp_205, i2 0, i2 %tmp_206, i2 0, i2 %tmp_207, i2 0, i2 %tmp_208, i2 0, i2 %tmp_209" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 321 'bitconcatenate' 'and_ln8_3_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln8_11 = zext i26 %and_ln8_3_cast1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 322 'zext' 'zext_ln8_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln8_3 = zext i30 %and_ln8_3" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 323 'zext' 'zext_ln8_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln8_2 = add i28 %zext_ln8_11, i28 %zext_ln8_10" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 324 'add' 'add_ln8_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 325 [1/1] (2.49ns)   --->   "%s1_1 = add i31 %zext_ln8_3, i31 %zext_ln8_2" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 325 'add' 's1_1' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_210 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_1, i32 4, i32 30" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 326 'partselect' 'tmp_210' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln9_2 = zext i27 %tmp_210" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 327 'zext' 'zext_ln9_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 328 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln9_1 = add i28 %zext_ln9_2, i28 %add_ln8_2" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 328 'add' 'add_ln9_1' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_211 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_1, i32 16, i32 19" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 329 'partselect' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_212 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_1, i32 8, i32 11" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 330 'partselect' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln9_1 = trunc i28 %add_ln9_1" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 331 'trunc' 'trunc_ln9_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_213 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_1, i32 24, i32 27" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 332 'partselect' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 333 [1/1] (0.00ns)   --->   "%and_ln8_4 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_214, i2 0, i2 %tmp_215, i2 0, i2 %tmp_216, i2 0, i2 %tmp_217, i2 0, i2 %tmp_218, i2 0, i2 %tmp_219, i2 0, i2 %tmp_220, i2 0, i2 %trunc_ln8_2" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 333 'bitconcatenate' 'and_ln8_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%and_ln8_4_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_215, i2 0, i2 %tmp_216, i2 0, i2 %tmp_217, i2 0, i2 %tmp_218, i2 0, i2 %tmp_219, i2 0, i2 %tmp_220, i2 0, i2 %trunc_ln8_2" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 334 'bitconcatenate' 'and_ln8_4_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln8_12 = zext i26 %and_ln8_4_cast1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 335 'zext' 'zext_ln8_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln8_4 = zext i30 %and_ln8_4" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 336 'zext' 'zext_ln8_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 337 [1/1] (0.00ns)   --->   "%and_ln8_5 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_221, i2 0, i2 %tmp_222, i2 0, i2 %tmp_223, i2 0, i2 %tmp_224, i2 0, i2 %tmp_225, i2 0, i2 %tmp_226, i2 0, i2 %tmp_227, i2 0, i2 %tmp_228" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 337 'bitconcatenate' 'and_ln8_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 338 [1/1] (0.00ns)   --->   "%and_ln8_5_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_222, i2 0, i2 %tmp_223, i2 0, i2 %tmp_224, i2 0, i2 %tmp_225, i2 0, i2 %tmp_226, i2 0, i2 %tmp_227, i2 0, i2 %tmp_228" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 338 'bitconcatenate' 'and_ln8_5_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln8_13 = zext i26 %and_ln8_5_cast1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 339 'zext' 'zext_ln8_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln8_5 = zext i30 %and_ln8_5" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 340 'zext' 'zext_ln8_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 341 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln8_4 = add i28 %zext_ln8_13, i28 %zext_ln8_12" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 341 'add' 'add_ln8_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 342 [1/1] (2.49ns)   --->   "%s1_2 = add i31 %zext_ln8_5, i31 %zext_ln8_4" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 342 'add' 's1_2' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_229 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_2, i32 4, i32 30" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 343 'partselect' 'tmp_229' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln9_4 = zext i27 %tmp_229" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 344 'zext' 'zext_ln9_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln9_2 = add i28 %zext_ln9_4, i28 %add_ln8_4" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 345 'add' 'add_ln9_2' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_230 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_2, i32 16, i32 19" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 346 'partselect' 'tmp_230' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_231 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_2, i32 8, i32 11" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 347 'partselect' 'tmp_231' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (0.00ns)   --->   "%trunc_ln9_2 = trunc i28 %add_ln9_2" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 348 'trunc' 'trunc_ln9_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_232 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_2, i32 24, i32 27" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 349 'partselect' 'tmp_232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 350 [1/1] (0.00ns)   --->   "%and_ln8_6 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_233, i2 0, i2 %tmp_234, i2 0, i2 %tmp_235, i2 0, i2 %tmp_236, i2 0, i2 %tmp_237, i2 0, i2 %tmp_238, i2 0, i2 %tmp_239, i2 0, i2 %trunc_ln8_3" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 350 'bitconcatenate' 'and_ln8_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 351 [1/1] (0.00ns)   --->   "%and_ln8_6_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_234, i2 0, i2 %tmp_235, i2 0, i2 %tmp_236, i2 0, i2 %tmp_237, i2 0, i2 %tmp_238, i2 0, i2 %tmp_239, i2 0, i2 %trunc_ln8_3" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 351 'bitconcatenate' 'and_ln8_6_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln8_14 = zext i26 %and_ln8_6_cast1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 352 'zext' 'zext_ln8_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln8_6 = zext i30 %and_ln8_6" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 353 'zext' 'zext_ln8_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 354 [1/1] (0.00ns)   --->   "%and_ln8_7 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_240, i2 0, i2 %tmp_241, i2 0, i2 %tmp_242, i2 0, i2 %tmp_243, i2 0, i2 %tmp_244, i2 0, i2 %tmp_245, i2 0, i2 %tmp_246, i2 0, i2 %tmp_247" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 354 'bitconcatenate' 'and_ln8_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "%and_ln8_7_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_241, i2 0, i2 %tmp_242, i2 0, i2 %tmp_243, i2 0, i2 %tmp_244, i2 0, i2 %tmp_245, i2 0, i2 %tmp_246, i2 0, i2 %tmp_247" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 355 'bitconcatenate' 'and_ln8_7_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln8_15 = zext i26 %and_ln8_7_cast1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 356 'zext' 'zext_ln8_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln8_7 = zext i30 %and_ln8_7" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 357 'zext' 'zext_ln8_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 358 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln8_6 = add i28 %zext_ln8_15, i28 %zext_ln8_14" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 358 'add' 'add_ln8_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 359 [1/1] (2.49ns)   --->   "%s1_3 = add i31 %zext_ln8_7, i31 %zext_ln8_6" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 359 'add' 's1_3' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_248 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_3, i32 4, i32 30" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 360 'partselect' 'tmp_248' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln9_6 = zext i27 %tmp_248" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 361 'zext' 'zext_ln9_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 362 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln9_3 = add i28 %zext_ln9_6, i28 %add_ln8_6" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 362 'add' 'add_ln9_3' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_249 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_3, i32 16, i32 19" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 363 'partselect' 'tmp_249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_250 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_3, i32 8, i32 11" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 364 'partselect' 'tmp_250' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln9_3 = trunc i28 %add_ln9_3" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 365 'trunc' 'trunc_ln9_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_251 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_3, i32 24, i32 27" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 366 'partselect' 'tmp_251' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.60>
ST_4 : Operation 367 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_192, i4 0, i4 %tmp_193, i4 0, i4 %trunc_ln9" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 367 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln9_1 = zext i4 %trunc_ln9" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 368 'zext' 'zext_ln9_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i20 %and_ln" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 369 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 370 [1/1] (0.00ns)   --->   "%and_ln1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_194, i4 0, i4 %tmp_192, i4 0, i4 %tmp_193" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 370 'bitconcatenate' 'and_ln1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln10_1 = zext i4 %tmp_193" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 371 'zext' 'zext_ln10_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln10_2 = zext i20 %and_ln1" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 372 'zext' 'zext_ln10_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 373 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10 = add i6 %zext_ln10_1, i6 %zext_ln9_1" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 373 'add' 'add_ln10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 374 [1/1] (2.19ns)   --->   "%s3 = add i21 %zext_ln10_2, i21 %zext_ln10" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 374 'add' 's3' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3, i32 16, i32 20" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 375 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i5 %tmp_31" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 376 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 377 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4 = add i6 %zext_ln11, i6 %add_ln10" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 377 'add' 's4' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 378 [1/1] (0.00ns)   --->   "%and_ln9_s = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_211, i4 0, i4 %tmp_212, i4 0, i4 %trunc_ln9_1" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 378 'bitconcatenate' 'and_ln9_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln9_3 = zext i4 %trunc_ln9_1" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 379 'zext' 'zext_ln9_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln10_3 = zext i20 %and_ln9_s" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 380 'zext' 'zext_ln10_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 381 [1/1] (0.00ns)   --->   "%and_ln10_s = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_213, i4 0, i4 %tmp_211, i4 0, i4 %tmp_212" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 381 'bitconcatenate' 'and_ln10_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln10_4 = zext i4 %tmp_212" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 382 'zext' 'zext_ln10_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln10_5 = zext i20 %and_ln10_s" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 383 'zext' 'zext_ln10_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 384 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_2 = add i6 %zext_ln10_4, i6 %zext_ln9_3" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 384 'add' 'add_ln10_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 385 [1/1] (2.19ns)   --->   "%s3_1 = add i21 %zext_ln10_5, i21 %zext_ln10_3" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 385 'add' 's3_1' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_1, i32 16, i32 20" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 386 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln11_1 = zext i5 %tmp_63" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 387 'zext' 'zext_ln11_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 388 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_1 = add i6 %zext_ln11_1, i6 %add_ln10_2" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 388 'add' 's4_1' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 389 [1/1] (0.00ns)   --->   "%and_ln9_1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_230, i4 0, i4 %tmp_231, i4 0, i4 %trunc_ln9_2" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 389 'bitconcatenate' 'and_ln9_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln9_5 = zext i4 %trunc_ln9_2" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 390 'zext' 'zext_ln9_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln10_6 = zext i20 %and_ln9_1" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 391 'zext' 'zext_ln10_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 392 [1/1] (0.00ns)   --->   "%and_ln10_1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_232, i4 0, i4 %tmp_230, i4 0, i4 %tmp_231" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 392 'bitconcatenate' 'and_ln10_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln10_7 = zext i4 %tmp_231" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 393 'zext' 'zext_ln10_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln10_8 = zext i20 %and_ln10_1" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 394 'zext' 'zext_ln10_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 395 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_4 = add i6 %zext_ln10_7, i6 %zext_ln9_5" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 395 'add' 'add_ln10_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 396 [1/1] (2.19ns)   --->   "%s3_2 = add i21 %zext_ln10_8, i21 %zext_ln10_6" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 396 'add' 's3_2' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_95 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_2, i32 16, i32 20" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 397 'partselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln11_2 = zext i5 %tmp_95" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 398 'zext' 'zext_ln11_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 399 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_2 = add i6 %zext_ln11_2, i6 %add_ln10_4" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 399 'add' 's4_2' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 400 [1/1] (0.00ns)   --->   "%and_ln9_2 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_249, i4 0, i4 %tmp_250, i4 0, i4 %trunc_ln9_3" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 400 'bitconcatenate' 'and_ln9_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln9_7 = zext i4 %trunc_ln9_3" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 401 'zext' 'zext_ln9_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln10_9 = zext i20 %and_ln9_2" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 402 'zext' 'zext_ln10_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 403 [1/1] (0.00ns)   --->   "%and_ln10_2 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_251, i4 0, i4 %tmp_249, i4 0, i4 %tmp_250" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 403 'bitconcatenate' 'and_ln10_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln10_10 = zext i4 %tmp_250" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 404 'zext' 'zext_ln10_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln10_11 = zext i20 %and_ln10_2" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 405 'zext' 'zext_ln10_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 406 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_6 = add i6 %zext_ln10_10, i6 %zext_ln9_7" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 406 'add' 'add_ln10_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 407 [1/1] (2.19ns)   --->   "%s3_3 = add i21 %zext_ln10_11, i21 %zext_ln10_9" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 407 'add' 's3_3' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_127 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_3, i32 16, i32 20" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 408 'partselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln11_3 = zext i5 %tmp_127" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 409 'zext' 'zext_ln11_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 410 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_3 = add i6 %zext_ln11_3, i6 %add_ln10_6" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 410 'add' 's4_3' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 553 [1/1] (1.58ns)   --->   "%ret_ln65 = ret" [bnn.cpp:65]   --->   Operation 553 'ret' 'ret_ln65' <Predicate = (icmp_ln36)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 5.51>
ST_5 : Operation 411 [1/1] (0.00ns)   --->   "%specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [bnn.cpp:37]   --->   Operation 411 'specpipeline' 'specpipeline_ln37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 412 [1/1] (0.00ns)   --->   "%speclooptripcount_ln36 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [bnn.cpp:36]   --->   Operation 412 'speclooptripcount' 'speclooptripcount_ln36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 413 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [bnn.cpp:36]   --->   Operation 413 'specloopname' 'specloopname_ln36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i6 %s4" [bnn.cpp:63]   --->   Operation 414 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln63_1 = zext i6 %s4_1" [bnn.cpp:63]   --->   Operation 415 'zext' 'zext_ln63_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln63_2 = zext i6 %s4_2" [bnn.cpp:63]   --->   Operation 416 'zext' 'zext_ln63_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln63_3 = zext i6 %s4_3" [bnn.cpp:63]   --->   Operation 417 'zext' 'zext_ln63_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 418 [1/1] (1.82ns)   --->   "%add_ln63 = add i7 %zext_ln63_1, i7 %zext_ln63" [bnn.cpp:63]   --->   Operation 418 'add' 'add_ln63' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln63_4 = zext i7 %add_ln63" [bnn.cpp:63]   --->   Operation 419 'zext' 'zext_ln63_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 420 [1/1] (1.82ns)   --->   "%add_ln63_1 = add i7 %zext_ln63_2, i7 %zext_ln63_3" [bnn.cpp:63]   --->   Operation 420 'add' 'add_ln63_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln63_5 = zext i7 %add_ln63_1" [bnn.cpp:63]   --->   Operation 421 'zext' 'zext_ln63_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 422 [1/1] (1.87ns)   --->   "%add_ln63_2 = add i8 %zext_ln63_5, i8 %zext_ln63_4" [bnn.cpp:63]   --->   Operation 422 'add' 'add_ln63_2' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 423 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %add_ln63_2, i1 0" [bnn.cpp:63]   --->   Operation 423 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 424 [1/1] (1.82ns)   --->   "%add_ln63_3 = add i9 %shl_ln1, i9 384" [bnn.cpp:63]   --->   Operation 424 'add' 'add_ln63_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 425 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_62, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 425 'write' 'write_ln63' <Predicate = (trunc_ln36 == 62)> <Delay = 0.00>
ST_5 : Operation 426 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 426 'br' 'br_ln63' <Predicate = (trunc_ln36 == 62)> <Delay = 0.00>
ST_5 : Operation 427 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_61, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 427 'write' 'write_ln63' <Predicate = (trunc_ln36 == 61)> <Delay = 0.00>
ST_5 : Operation 428 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 428 'br' 'br_ln63' <Predicate = (trunc_ln36 == 61)> <Delay = 0.00>
ST_5 : Operation 429 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_60, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 429 'write' 'write_ln63' <Predicate = (trunc_ln36 == 60)> <Delay = 0.00>
ST_5 : Operation 430 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 430 'br' 'br_ln63' <Predicate = (trunc_ln36 == 60)> <Delay = 0.00>
ST_5 : Operation 431 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_59, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 431 'write' 'write_ln63' <Predicate = (trunc_ln36 == 59)> <Delay = 0.00>
ST_5 : Operation 432 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 432 'br' 'br_ln63' <Predicate = (trunc_ln36 == 59)> <Delay = 0.00>
ST_5 : Operation 433 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_58, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 433 'write' 'write_ln63' <Predicate = (trunc_ln36 == 58)> <Delay = 0.00>
ST_5 : Operation 434 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 434 'br' 'br_ln63' <Predicate = (trunc_ln36 == 58)> <Delay = 0.00>
ST_5 : Operation 435 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_57, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 435 'write' 'write_ln63' <Predicate = (trunc_ln36 == 57)> <Delay = 0.00>
ST_5 : Operation 436 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 436 'br' 'br_ln63' <Predicate = (trunc_ln36 == 57)> <Delay = 0.00>
ST_5 : Operation 437 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_56, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 437 'write' 'write_ln63' <Predicate = (trunc_ln36 == 56)> <Delay = 0.00>
ST_5 : Operation 438 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 438 'br' 'br_ln63' <Predicate = (trunc_ln36 == 56)> <Delay = 0.00>
ST_5 : Operation 439 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_55, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 439 'write' 'write_ln63' <Predicate = (trunc_ln36 == 55)> <Delay = 0.00>
ST_5 : Operation 440 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 440 'br' 'br_ln63' <Predicate = (trunc_ln36 == 55)> <Delay = 0.00>
ST_5 : Operation 441 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_54, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 441 'write' 'write_ln63' <Predicate = (trunc_ln36 == 54)> <Delay = 0.00>
ST_5 : Operation 442 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 442 'br' 'br_ln63' <Predicate = (trunc_ln36 == 54)> <Delay = 0.00>
ST_5 : Operation 443 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_53, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 443 'write' 'write_ln63' <Predicate = (trunc_ln36 == 53)> <Delay = 0.00>
ST_5 : Operation 444 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 444 'br' 'br_ln63' <Predicate = (trunc_ln36 == 53)> <Delay = 0.00>
ST_5 : Operation 445 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_52, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 445 'write' 'write_ln63' <Predicate = (trunc_ln36 == 52)> <Delay = 0.00>
ST_5 : Operation 446 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 446 'br' 'br_ln63' <Predicate = (trunc_ln36 == 52)> <Delay = 0.00>
ST_5 : Operation 447 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_51, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 447 'write' 'write_ln63' <Predicate = (trunc_ln36 == 51)> <Delay = 0.00>
ST_5 : Operation 448 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 448 'br' 'br_ln63' <Predicate = (trunc_ln36 == 51)> <Delay = 0.00>
ST_5 : Operation 449 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_50, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 449 'write' 'write_ln63' <Predicate = (trunc_ln36 == 50)> <Delay = 0.00>
ST_5 : Operation 450 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 450 'br' 'br_ln63' <Predicate = (trunc_ln36 == 50)> <Delay = 0.00>
ST_5 : Operation 451 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_49, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 451 'write' 'write_ln63' <Predicate = (trunc_ln36 == 49)> <Delay = 0.00>
ST_5 : Operation 452 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 452 'br' 'br_ln63' <Predicate = (trunc_ln36 == 49)> <Delay = 0.00>
ST_5 : Operation 453 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_48, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 453 'write' 'write_ln63' <Predicate = (trunc_ln36 == 48)> <Delay = 0.00>
ST_5 : Operation 454 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 454 'br' 'br_ln63' <Predicate = (trunc_ln36 == 48)> <Delay = 0.00>
ST_5 : Operation 455 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_47, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 455 'write' 'write_ln63' <Predicate = (trunc_ln36 == 47)> <Delay = 0.00>
ST_5 : Operation 456 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 456 'br' 'br_ln63' <Predicate = (trunc_ln36 == 47)> <Delay = 0.00>
ST_5 : Operation 457 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_46, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 457 'write' 'write_ln63' <Predicate = (trunc_ln36 == 46)> <Delay = 0.00>
ST_5 : Operation 458 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 458 'br' 'br_ln63' <Predicate = (trunc_ln36 == 46)> <Delay = 0.00>
ST_5 : Operation 459 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_45, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 459 'write' 'write_ln63' <Predicate = (trunc_ln36 == 45)> <Delay = 0.00>
ST_5 : Operation 460 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 460 'br' 'br_ln63' <Predicate = (trunc_ln36 == 45)> <Delay = 0.00>
ST_5 : Operation 461 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_44, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 461 'write' 'write_ln63' <Predicate = (trunc_ln36 == 44)> <Delay = 0.00>
ST_5 : Operation 462 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 462 'br' 'br_ln63' <Predicate = (trunc_ln36 == 44)> <Delay = 0.00>
ST_5 : Operation 463 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_43, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 463 'write' 'write_ln63' <Predicate = (trunc_ln36 == 43)> <Delay = 0.00>
ST_5 : Operation 464 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 464 'br' 'br_ln63' <Predicate = (trunc_ln36 == 43)> <Delay = 0.00>
ST_5 : Operation 465 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_42, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 465 'write' 'write_ln63' <Predicate = (trunc_ln36 == 42)> <Delay = 0.00>
ST_5 : Operation 466 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 466 'br' 'br_ln63' <Predicate = (trunc_ln36 == 42)> <Delay = 0.00>
ST_5 : Operation 467 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_41, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 467 'write' 'write_ln63' <Predicate = (trunc_ln36 == 41)> <Delay = 0.00>
ST_5 : Operation 468 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 468 'br' 'br_ln63' <Predicate = (trunc_ln36 == 41)> <Delay = 0.00>
ST_5 : Operation 469 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_40, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 469 'write' 'write_ln63' <Predicate = (trunc_ln36 == 40)> <Delay = 0.00>
ST_5 : Operation 470 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 470 'br' 'br_ln63' <Predicate = (trunc_ln36 == 40)> <Delay = 0.00>
ST_5 : Operation 471 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_39, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 471 'write' 'write_ln63' <Predicate = (trunc_ln36 == 39)> <Delay = 0.00>
ST_5 : Operation 472 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 472 'br' 'br_ln63' <Predicate = (trunc_ln36 == 39)> <Delay = 0.00>
ST_5 : Operation 473 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_38, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 473 'write' 'write_ln63' <Predicate = (trunc_ln36 == 38)> <Delay = 0.00>
ST_5 : Operation 474 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 474 'br' 'br_ln63' <Predicate = (trunc_ln36 == 38)> <Delay = 0.00>
ST_5 : Operation 475 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_37, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 475 'write' 'write_ln63' <Predicate = (trunc_ln36 == 37)> <Delay = 0.00>
ST_5 : Operation 476 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 476 'br' 'br_ln63' <Predicate = (trunc_ln36 == 37)> <Delay = 0.00>
ST_5 : Operation 477 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_36, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 477 'write' 'write_ln63' <Predicate = (trunc_ln36 == 36)> <Delay = 0.00>
ST_5 : Operation 478 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 478 'br' 'br_ln63' <Predicate = (trunc_ln36 == 36)> <Delay = 0.00>
ST_5 : Operation 479 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_35, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 479 'write' 'write_ln63' <Predicate = (trunc_ln36 == 35)> <Delay = 0.00>
ST_5 : Operation 480 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 480 'br' 'br_ln63' <Predicate = (trunc_ln36 == 35)> <Delay = 0.00>
ST_5 : Operation 481 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_34, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 481 'write' 'write_ln63' <Predicate = (trunc_ln36 == 34)> <Delay = 0.00>
ST_5 : Operation 482 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 482 'br' 'br_ln63' <Predicate = (trunc_ln36 == 34)> <Delay = 0.00>
ST_5 : Operation 483 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_33, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 483 'write' 'write_ln63' <Predicate = (trunc_ln36 == 33)> <Delay = 0.00>
ST_5 : Operation 484 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 484 'br' 'br_ln63' <Predicate = (trunc_ln36 == 33)> <Delay = 0.00>
ST_5 : Operation 485 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_32, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 485 'write' 'write_ln63' <Predicate = (trunc_ln36 == 32)> <Delay = 0.00>
ST_5 : Operation 486 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 486 'br' 'br_ln63' <Predicate = (trunc_ln36 == 32)> <Delay = 0.00>
ST_5 : Operation 487 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_31, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 487 'write' 'write_ln63' <Predicate = (trunc_ln36 == 31)> <Delay = 0.00>
ST_5 : Operation 488 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 488 'br' 'br_ln63' <Predicate = (trunc_ln36 == 31)> <Delay = 0.00>
ST_5 : Operation 489 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_30, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 489 'write' 'write_ln63' <Predicate = (trunc_ln36 == 30)> <Delay = 0.00>
ST_5 : Operation 490 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 490 'br' 'br_ln63' <Predicate = (trunc_ln36 == 30)> <Delay = 0.00>
ST_5 : Operation 491 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_29, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 491 'write' 'write_ln63' <Predicate = (trunc_ln36 == 29)> <Delay = 0.00>
ST_5 : Operation 492 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 492 'br' 'br_ln63' <Predicate = (trunc_ln36 == 29)> <Delay = 0.00>
ST_5 : Operation 493 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_28, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 493 'write' 'write_ln63' <Predicate = (trunc_ln36 == 28)> <Delay = 0.00>
ST_5 : Operation 494 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 494 'br' 'br_ln63' <Predicate = (trunc_ln36 == 28)> <Delay = 0.00>
ST_5 : Operation 495 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_27, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 495 'write' 'write_ln63' <Predicate = (trunc_ln36 == 27)> <Delay = 0.00>
ST_5 : Operation 496 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 496 'br' 'br_ln63' <Predicate = (trunc_ln36 == 27)> <Delay = 0.00>
ST_5 : Operation 497 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_26, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 497 'write' 'write_ln63' <Predicate = (trunc_ln36 == 26)> <Delay = 0.00>
ST_5 : Operation 498 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 498 'br' 'br_ln63' <Predicate = (trunc_ln36 == 26)> <Delay = 0.00>
ST_5 : Operation 499 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_25, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 499 'write' 'write_ln63' <Predicate = (trunc_ln36 == 25)> <Delay = 0.00>
ST_5 : Operation 500 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 500 'br' 'br_ln63' <Predicate = (trunc_ln36 == 25)> <Delay = 0.00>
ST_5 : Operation 501 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_24, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 501 'write' 'write_ln63' <Predicate = (trunc_ln36 == 24)> <Delay = 0.00>
ST_5 : Operation 502 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 502 'br' 'br_ln63' <Predicate = (trunc_ln36 == 24)> <Delay = 0.00>
ST_5 : Operation 503 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_23, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 503 'write' 'write_ln63' <Predicate = (trunc_ln36 == 23)> <Delay = 0.00>
ST_5 : Operation 504 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 504 'br' 'br_ln63' <Predicate = (trunc_ln36 == 23)> <Delay = 0.00>
ST_5 : Operation 505 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_22, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 505 'write' 'write_ln63' <Predicate = (trunc_ln36 == 22)> <Delay = 0.00>
ST_5 : Operation 506 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 506 'br' 'br_ln63' <Predicate = (trunc_ln36 == 22)> <Delay = 0.00>
ST_5 : Operation 507 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_21, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 507 'write' 'write_ln63' <Predicate = (trunc_ln36 == 21)> <Delay = 0.00>
ST_5 : Operation 508 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 508 'br' 'br_ln63' <Predicate = (trunc_ln36 == 21)> <Delay = 0.00>
ST_5 : Operation 509 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_20, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 509 'write' 'write_ln63' <Predicate = (trunc_ln36 == 20)> <Delay = 0.00>
ST_5 : Operation 510 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 510 'br' 'br_ln63' <Predicate = (trunc_ln36 == 20)> <Delay = 0.00>
ST_5 : Operation 511 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_19, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 511 'write' 'write_ln63' <Predicate = (trunc_ln36 == 19)> <Delay = 0.00>
ST_5 : Operation 512 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 512 'br' 'br_ln63' <Predicate = (trunc_ln36 == 19)> <Delay = 0.00>
ST_5 : Operation 513 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_18, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 513 'write' 'write_ln63' <Predicate = (trunc_ln36 == 18)> <Delay = 0.00>
ST_5 : Operation 514 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 514 'br' 'br_ln63' <Predicate = (trunc_ln36 == 18)> <Delay = 0.00>
ST_5 : Operation 515 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_17, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 515 'write' 'write_ln63' <Predicate = (trunc_ln36 == 17)> <Delay = 0.00>
ST_5 : Operation 516 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 516 'br' 'br_ln63' <Predicate = (trunc_ln36 == 17)> <Delay = 0.00>
ST_5 : Operation 517 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_16, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 517 'write' 'write_ln63' <Predicate = (trunc_ln36 == 16)> <Delay = 0.00>
ST_5 : Operation 518 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 518 'br' 'br_ln63' <Predicate = (trunc_ln36 == 16)> <Delay = 0.00>
ST_5 : Operation 519 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_15, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 519 'write' 'write_ln63' <Predicate = (trunc_ln36 == 15)> <Delay = 0.00>
ST_5 : Operation 520 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 520 'br' 'br_ln63' <Predicate = (trunc_ln36 == 15)> <Delay = 0.00>
ST_5 : Operation 521 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_14, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 521 'write' 'write_ln63' <Predicate = (trunc_ln36 == 14)> <Delay = 0.00>
ST_5 : Operation 522 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 522 'br' 'br_ln63' <Predicate = (trunc_ln36 == 14)> <Delay = 0.00>
ST_5 : Operation 523 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_13, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 523 'write' 'write_ln63' <Predicate = (trunc_ln36 == 13)> <Delay = 0.00>
ST_5 : Operation 524 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 524 'br' 'br_ln63' <Predicate = (trunc_ln36 == 13)> <Delay = 0.00>
ST_5 : Operation 525 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_12, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 525 'write' 'write_ln63' <Predicate = (trunc_ln36 == 12)> <Delay = 0.00>
ST_5 : Operation 526 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 526 'br' 'br_ln63' <Predicate = (trunc_ln36 == 12)> <Delay = 0.00>
ST_5 : Operation 527 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_11, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 527 'write' 'write_ln63' <Predicate = (trunc_ln36 == 11)> <Delay = 0.00>
ST_5 : Operation 528 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 528 'br' 'br_ln63' <Predicate = (trunc_ln36 == 11)> <Delay = 0.00>
ST_5 : Operation 529 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_10, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 529 'write' 'write_ln63' <Predicate = (trunc_ln36 == 10)> <Delay = 0.00>
ST_5 : Operation 530 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 530 'br' 'br_ln63' <Predicate = (trunc_ln36 == 10)> <Delay = 0.00>
ST_5 : Operation 531 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_9, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 531 'write' 'write_ln63' <Predicate = (trunc_ln36 == 9)> <Delay = 0.00>
ST_5 : Operation 532 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 532 'br' 'br_ln63' <Predicate = (trunc_ln36 == 9)> <Delay = 0.00>
ST_5 : Operation 533 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_8, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 533 'write' 'write_ln63' <Predicate = (trunc_ln36 == 8)> <Delay = 0.00>
ST_5 : Operation 534 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 534 'br' 'br_ln63' <Predicate = (trunc_ln36 == 8)> <Delay = 0.00>
ST_5 : Operation 535 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_7, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 535 'write' 'write_ln63' <Predicate = (trunc_ln36 == 7)> <Delay = 0.00>
ST_5 : Operation 536 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 536 'br' 'br_ln63' <Predicate = (trunc_ln36 == 7)> <Delay = 0.00>
ST_5 : Operation 537 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_6, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 537 'write' 'write_ln63' <Predicate = (trunc_ln36 == 6)> <Delay = 0.00>
ST_5 : Operation 538 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 538 'br' 'br_ln63' <Predicate = (trunc_ln36 == 6)> <Delay = 0.00>
ST_5 : Operation 539 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_5, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 539 'write' 'write_ln63' <Predicate = (trunc_ln36 == 5)> <Delay = 0.00>
ST_5 : Operation 540 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 540 'br' 'br_ln63' <Predicate = (trunc_ln36 == 5)> <Delay = 0.00>
ST_5 : Operation 541 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_4, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 541 'write' 'write_ln63' <Predicate = (trunc_ln36 == 4)> <Delay = 0.00>
ST_5 : Operation 542 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 542 'br' 'br_ln63' <Predicate = (trunc_ln36 == 4)> <Delay = 0.00>
ST_5 : Operation 543 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_3, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 543 'write' 'write_ln63' <Predicate = (trunc_ln36 == 3)> <Delay = 0.00>
ST_5 : Operation 544 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 544 'br' 'br_ln63' <Predicate = (trunc_ln36 == 3)> <Delay = 0.00>
ST_5 : Operation 545 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_2, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 545 'write' 'write_ln63' <Predicate = (trunc_ln36 == 2)> <Delay = 0.00>
ST_5 : Operation 546 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 546 'br' 'br_ln63' <Predicate = (trunc_ln36 == 2)> <Delay = 0.00>
ST_5 : Operation 547 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_1, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 547 'write' 'write_ln63' <Predicate = (trunc_ln36 == 1)> <Delay = 0.00>
ST_5 : Operation 548 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 548 'br' 'br_ln63' <Predicate = (trunc_ln36 == 1)> <Delay = 0.00>
ST_5 : Operation 549 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_0, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 549 'write' 'write_ln63' <Predicate = (trunc_ln36 == 0)> <Delay = 0.00>
ST_5 : Operation 550 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 550 'br' 'br_ln63' <Predicate = (trunc_ln36 == 0)> <Delay = 0.00>
ST_5 : Operation 551 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %output_63, i9 %add_ln63_3" [bnn.cpp:63]   --->   Operation 551 'write' 'write_ln63' <Predicate = (trunc_ln36 == 63)> <Delay = 0.00>
ST_5 : Operation 552 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx244.exit" [bnn.cpp:63]   --->   Operation 552 'br' 'br_ln63' <Predicate = (trunc_ln36 == 63)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.046ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln36', bnn.cpp:36) of constant 0 on local variable 'n', bnn.cpp:36 [80]  (1.588 ns)
	'load' operation 7 bit ('n', bnn.cpp:46) on local variable 'n', bnn.cpp:36 [83]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln36', bnn.cpp:36) [84]  (1.870 ns)
	'store' operation 0 bit ('store_ln36', bnn.cpp:36) of variable 'add_ln36', bnn.cpp:36 on local variable 'n', bnn.cpp:36 [677]  (1.588 ns)

 <State 2>: 6.769ns
The critical path consists of the following:
	'load' operation 32 bit ('b', bnn.cpp:46) on array 'p_ZL9golden_w2_0' [95]  (3.254 ns)
	'xor' operation 32 bit ('xnor_result', bnn.cpp:18->bnn.cpp:46) [99]  (0.993 ns)
	'add' operation 32 bit ('s0', bnn.cpp:7->bnn.cpp:58) [143]  (2.522 ns)

 <State 3>: 6.717ns
The critical path consists of the following:
	'add' operation 31 bit ('s1', bnn.cpp:8->bnn.cpp:58) [169]  (2.493 ns)
	'add' operation 28 bit ('add_ln9', bnn.cpp:9->bnn.cpp:58) [172]  (4.225 ns)

 <State 4>: 5.600ns
The critical path consists of the following:
	'add' operation 21 bit ('s3', bnn.cpp:10->bnn.cpp:58) [184]  (2.196 ns)
	'add' operation 6 bit ('s4', bnn.cpp:11->bnn.cpp:58) [187]  (3.404 ns)

 <State 5>: 5.518ns
The critical path consists of the following:
	'add' operation 7 bit ('add_ln63', bnn.cpp:63) [476]  (1.825 ns)
	'add' operation 8 bit ('add_ln63_2', bnn.cpp:63) [480]  (1.870 ns)
	'add' operation 9 bit ('add_ln63_3', bnn.cpp:63) [482]  (1.823 ns)
	wire write operation ('write_ln63', bnn.cpp:63) on port 'output_45' (bnn.cpp:63) [536]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
