# do fulladder_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying /home/quartus/intelFPGA/17.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {fulladder_7_1200mv_100c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:56 on Dec 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." fulladder_7_1200mv_100c_slow.vo 
# -- Compiling module fulladder
# -- Compiling module hard_block
# 
# Top level modules:
# 	fulladder
# End time: 15:46:56 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/export/home/018/a0184870/le2hw-cad/simulation/modelsim {/export/home/018/a0184870/le2hw-cad/simulation/modelsim/fulladder_test1.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:56 on Dec 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/export/home/018/a0184870/le2hw-cad/simulation/modelsim" /export/home/018/a0184870/le2hw-cad/simulation/modelsim/fulladder_test1.vt 
# -- Compiling module fulladder_vlg_tst
# 
# Top level modules:
# 	fulladder_vlg_tst
# End time: 15:46:56 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  test1
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" test1 
# Start time: 15:46:56 on Dec 20,2022
# ** Error: (vsim-3170) Could not find 'test1'.
#         Searched libraries:
#             /home/quartus/intelFPGA/17.1/modelsim_ase/altera/verilog/altera
#             /home/quartus/intelFPGA/17.1/modelsim_ase/altera/verilog/cycloneive
#             /export/home/018/a0184870/le2hw-cad/simulation/modelsim/gate_work
#             /export/home/018/a0184870/le2hw-cad/simulation/modelsim/gate_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./fulladder_run_msim_gate_verilog.do PAUSED at line 12
vlog -vlog01compat -work work +incdir+/export/home/018/a0184870/le2hw-cad/simulation/modelsim /export/home/018/a0184870/le2hw-cad/simulation/modelsim/fulladder_test1.vt
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:06 on Dec 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/export/home/018/a0184870/le2hw-cad/simulation/modelsim" /export/home/018/a0184870/le2hw-cad/simulation/modelsim/fulladder_test1.vt 
# -- Compiling module fulladder_vlg_tst
# 
# Top level modules:
# 	fulladder_vlg_tst
# End time: 15:47:06 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:51:17 on Dec 20,2022, Elapsed time: 0:04:21
# Errors: 1, Warnings: 0
