
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP4.2 <build 132111>)
| Date         : Thu Oct 12 14:50:01 2023
| Design       : ov7725_hdmi
| Device       : PGL25G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                        
***************************************************************************************************************************************************************************************
                                                                                                       Clock   Non-clock                                                               
 Clock                                          Period       Waveform            Type                  Loads       Loads  Sources                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                        20.0000      {0.0000 10.0000}    Declared                  6           7  {sys_clk}                                                    
   ui_clk                                       10.0000      {0.0000 5.0000}     Generated (sys_clk)    3380           0  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV}    
   ioclk0                                       2.5000       {0.0000 1.2500}     Generated (sys_clk)       3           0  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT}  
   ioclk1                                       2.5000       {0.0000 1.2500}     Generated (sys_clk)      18           1  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT}  
   ioclk_gate_clk                               10.0000      {0.0000 5.0000}     Generated (sys_clk)       1           0  {u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/gopclkbufg/CLKOUT} 
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred  3.0760       {0.0000 1.5380}     Generated (sys_clk)      52           0  {u_pll_clk/u_pll_e3/goppll/CLKOUT1}                          
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred  20.0000      {0.0000 10.0000}    Generated (sys_clk)      64           0  {u_pll_clk/u_pll_e3/goppll/CLKOUT2}                          
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred  15.3840      {0.0000 7.6920}     Generated (sys_clk)     192           0  {u_pll_clk/u_pll_e3/goppll/CLKOUT0}                          
 cam_pclk                                       20.0000      {0.0000 10.0000}    Declared                100           0  {cam_pclk}                                                   
=======================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 sys_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                    50.0000 MHz    615.0062 MHz        20.0000         1.6260         18.374
 ui_clk                    100.0000 MHz    133.7077 MHz        10.0000         7.4790          2.521
 ioclk1                    400.0000 MHz   1246.8828 MHz         2.5000         0.8020          1.698
 cam_pclk                   50.0000 MHz    119.1469 MHz        20.0000         8.3930         11.607
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                           325.0975 MHz    508.3884 MHz         3.0760         1.9670          1.109
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                            50.0000 MHz    182.4485 MHz        20.0000         5.4810         14.519
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                            65.0026 MHz     80.3729 MHz        15.3840        12.4420          2.942
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     18.374       0.000              0             22
 ui_clk                 ui_clk                       2.521       0.000              0          12406
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                      -8.103    -115.550             16             16
 cam_pclk               ui_clk                       0.771       0.000              0             12
 ioclk1                 ioclk1                       1.698       0.000              0             48
 cam_pclk               cam_pclk                    11.607       0.000              0            294
 ui_clk                 cam_pclk                     5.265       0.000              0             11
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     1.109       0.000              0            177
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.968       0.000              0             74
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                    14.519       0.000              0            181
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     1.969       0.000              0             41
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     2.942       0.000              0            703
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    -4.582     -48.795             11             11
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.344       0.000              0             22
 ui_clk                 ui_clk                       0.112       0.000              0          12406
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                       0.196       0.000              0             16
 cam_pclk               ui_clk                      -3.535      -3.535              1             12
 ioclk1                 ioclk1                       0.444       0.000              0             48
 cam_pclk               cam_pclk                     0.343       0.000              0            294
 ui_clk                 cam_pclk                     1.476       0.000              0             11
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.311       0.000              0            177
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.115       0.000              0             74
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     0.342       0.000              0            181
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     3.956       0.000              0             41
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.344       0.000              0            703
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     3.138       0.000              0             11
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       5.763       0.000              0           1770
 cam_pclk               ui_clk                       1.204       0.000              0             54
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        ui_clk                       1.619       0.000              0           1419
 cam_pclk               cam_pclk                    10.538       0.000              0             49
 ui_clk                 cam_pclk                     3.201       0.000              0             33
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     9.556       0.000              0             62
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    -7.324    -528.730             83             83
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    13.442       0.000              0             44
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       0.507       0.000              0           1770
 cam_pclk               ui_clk                       0.317       0.000              0             54
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        ui_clk                      -3.000     -18.000              6           1419
 cam_pclk               cam_pclk                     0.962       0.000              0             49
 ui_clk                 cam_pclk                     2.676       0.000              0             33
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     0.550       0.000              0             62
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     3.966       0.000              0             83
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.651       0.000              0             44
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.380       0.000              0              6
 ui_clk                                              3.100       0.000              0           3380
 ioclk0                                              0.397       0.000              0              3
 ioclk1                                              0.397       0.000              0             18
 ioclk_gate_clk                                      4.580       0.000              0              1
 cam_pclk                                            9.102       0.000              0            100
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred         0.021       0.000              0             52
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred         9.380       0.000              0             64
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred         6.794       0.000              0            192
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     18.835       0.000              0             22
 ui_clk                 ui_clk                       4.772       0.000              0          12406
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                      -5.550     -79.749             16             16
 cam_pclk               ui_clk                       3.527       0.000              0             12
 ioclk1                 ioclk1                       1.836       0.000              0             48
 cam_pclk               cam_pclk                    14.136       0.000              0            294
 ui_clk                 cam_pclk                     7.352       0.000              0             11
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     1.715       0.000              0            177
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     1.667       0.000              0             74
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                    16.099       0.000              0            181
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     5.017       0.000              0             41
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     6.797       0.000              0            703
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    -2.301     -24.063             11             11
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.270       0.000              0             22
 ui_clk                 ui_clk                       0.088       0.000              0          12406
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                       0.536       0.000              0             16
 cam_pclk               ui_clk                      -1.887      -1.887              1             12
 ioclk1                 ioclk1                       0.380       0.000              0             48
 cam_pclk               cam_pclk                     0.268       0.000              0            294
 ui_clk                 cam_pclk                     0.947       0.000              0             11
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.252       0.000              0            177
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.209       0.000              0             74
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     0.267       0.000              0            181
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     2.465       0.000              0             41
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.269       0.000              0            703
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     1.930       0.000              0             11
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       6.989       0.000              0           1770
 cam_pclk               ui_clk                       3.695       0.000              0             54
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        ui_clk                       3.897       0.000              0           1419
 cam_pclk               cam_pclk                    13.412       0.000              0             49
 ui_clk                 cam_pclk                     5.882       0.000              0             33
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                    12.776       0.000              0             62
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    -4.234    -296.831             83             83
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    13.957       0.000              0             44
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       0.332       0.000              0           1770
 cam_pclk               ui_clk                       0.662       0.000              0             54
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        ui_clk                      -1.524      -9.144              6           1419
 cam_pclk               cam_pclk                     0.735       0.000              0             49
 ui_clk                 cam_pclk                     1.796       0.000              0             33
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     0.434       0.000              0             62
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     2.555       0.000              0             83
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.521       0.000              0             44
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.504       0.000              0              6
 ui_clk                                              3.480       0.000              0           3380
 ioclk0                                              0.568       0.000              0              3
 ioclk1                                              0.568       0.000              0             18
 ioclk_gate_clk                                      4.664       0.000              0              1
 cam_pclk                                            9.282       0.000              0            100
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred         0.325       0.000              0             52
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred         9.504       0.000              0             64
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred         6.974       0.000              0            192
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_ov7725_dri/u_i2c_dri/clk_cnt[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ov7725_dri/u_i2c_dri/dri_clk/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.629
  Launch Clock Delay      :  4.491
  Clock Pessimism Removal :  0.861

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.032       2.406         _N23             
 USCM_56_115/CLK_USCM              td                    0.000       2.406 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=6)        2.085       4.491         ntclkbufg_4      
 CLMS_110_81/CLK                                                           r       u_ov7725_dri/u_i2c_dri/clk_cnt[4]/opit_0_L5Q_perm/CLK

 CLMS_110_81/Q3                    tco                   0.288       4.779 r       u_ov7725_dri/u_i2c_dri/clk_cnt[4]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.271       5.050         u_ov7725_dri/u_i2c_dri/clk_cnt [4]
 CLMS_110_77/Y2                    td                    0.487       5.537 r       u_ov7725_dri/u_i2c_dri/N555_5/gateop_perm/Z
                                   net (fanout=1)        0.408       5.945         u_ov7725_dri/u_i2c_dri/N555
 CLMS_110_81/A4                                                            r       u_ov7725_dri/u_i2c_dri/dri_clk/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.945         Logic Levels: 1  
                                                                                   Logic: 0.775ns(53.301%), Route: 0.679ns(46.699%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.878      21.883         _N23             
 USCM_56_115/CLK_USCM              td                    0.000      21.883 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=6)        1.746      23.629         ntclkbufg_4      
 CLMS_110_81/CLK                                                           r       u_ov7725_dri/u_i2c_dri/dri_clk/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.861      24.490                          
 clock uncertainty                                      -0.050      24.440                          

 Setup time                                             -0.121      24.319                          

 Data required time                                                 24.319                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.319                          
 Data arrival time                                                   5.945                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov7725_dri/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ov7725_dri/u_i2c_dri/clk_cnt[0]/opit_0_L5Q_perm/L0
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.629
  Launch Clock Delay      :  4.485
  Clock Pessimism Removal :  0.832

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.032       2.406         _N23             
 USCM_56_115/CLK_USCM              td                    0.000       2.406 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=6)        2.079       4.485         ntclkbufg_4      
 CLMS_110_77/CLK                                                           r       u_ov7725_dri/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/CLK

 CLMS_110_77/Q1                    tco                   0.291       4.776 r       u_ov7725_dri/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.616       5.392         u_ov7725_dri/u_i2c_dri/clk_cnt [3]
 CLMS_110_81/B0                                                            r       u_ov7725_dri/u_i2c_dri/clk_cnt[0]/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.392         Logic Levels: 0  
                                                                                   Logic: 0.291ns(32.084%), Route: 0.616ns(67.916%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.878      21.883         _N23             
 USCM_56_115/CLK_USCM              td                    0.000      21.883 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=6)        1.746      23.629         ntclkbufg_4      
 CLMS_110_81/CLK                                                           r       u_ov7725_dri/u_i2c_dri/clk_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.832      24.461                          
 clock uncertainty                                      -0.050      24.411                          

 Setup time                                             -0.198      24.213                          

 Data required time                                                 24.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.213                          
 Data arrival time                                                   5.392                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.821                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov7725_dri/u_i2c_dri/clk_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ov7725_dri/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/L2
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.623
  Launch Clock Delay      :  4.491
  Clock Pessimism Removal :  0.832

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.032       2.406         _N23             
 USCM_56_115/CLK_USCM              td                    0.000       2.406 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=6)        2.085       4.491         ntclkbufg_4      
 CLMS_110_81/CLK                                                           r       u_ov7725_dri/u_i2c_dri/clk_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_110_81/Q1                    tco                   0.291       4.782 r       u_ov7725_dri/u_i2c_dri/clk_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.400       5.182         u_ov7725_dri/u_i2c_dri/clk_cnt [0]
 CLMS_110_77/B2                                                            r       u_ov7725_dri/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/L2

 Data arrival time                                                   5.182         Logic Levels: 0  
                                                                                   Logic: 0.291ns(42.113%), Route: 0.400ns(57.887%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.878      21.883         _N23             
 USCM_56_115/CLK_USCM              td                    0.000      21.883 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=6)        1.740      23.623         ntclkbufg_4      
 CLMS_110_77/CLK                                                           r       u_ov7725_dri/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.832      24.455                          
 clock uncertainty                                      -0.050      24.405                          

 Setup time                                             -0.369      24.036                          

 Data required time                                                 24.036                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.036                          
 Data arrival time                                                   5.182                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.854                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov7725_dri/u_i2c_dri/clk_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ov7725_dri/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.485
  Launch Clock Delay      :  3.623
  Clock Pessimism Removal :  -0.861

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.878       1.883         _N23             
 USCM_56_115/CLK_USCM              td                    0.000       1.883 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=6)        1.740       3.623         ntclkbufg_4      
 CLMS_110_77/CLK                                                           r       u_ov7725_dri/u_i2c_dri/clk_cnt[2]/opit_0_L5Q_perm/CLK

 CLMS_110_77/Q0                    tco                   0.222       3.845 f       u_ov7725_dri/u_i2c_dri/clk_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.088       3.933         u_ov7725_dri/u_i2c_dri/clk_cnt [2]
 CLMS_110_77/B4                                                            f       u_ov7725_dri/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.933         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.613%), Route: 0.088ns(28.387%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.032       2.406         _N23             
 USCM_56_115/CLK_USCM              td                    0.000       2.406 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=6)        2.079       4.485         ntclkbufg_4      
 CLMS_110_77/CLK                                                           r       u_ov7725_dri/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.861       3.624                          
 clock uncertainty                                       0.000       3.624                          

 Hold time                                              -0.035       3.589                          

 Data required time                                                  3.589                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.589                          
 Data arrival time                                                   3.933                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov7725_dri/u_i2c_dri/clk_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ov7725_dri/u_i2c_dri/clk_cnt[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.491
  Launch Clock Delay      :  3.629
  Clock Pessimism Removal :  -0.861

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.878       1.883         _N23             
 USCM_56_115/CLK_USCM              td                    0.000       1.883 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=6)        1.746       3.629         ntclkbufg_4      
 CLMS_110_81/CLK                                                           r       u_ov7725_dri/u_i2c_dri/clk_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_110_81/Q1                    tco                   0.224       3.853 f       u_ov7725_dri/u_i2c_dri/clk_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.089       3.942         u_ov7725_dri/u_i2c_dri/clk_cnt [0]
 CLMS_110_81/C4                                                            f       u_ov7725_dri/u_i2c_dri/clk_cnt[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.942         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.565%), Route: 0.089ns(28.435%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.032       2.406         _N23             
 USCM_56_115/CLK_USCM              td                    0.000       2.406 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=6)        2.085       4.491         ntclkbufg_4      
 CLMS_110_81/CLK                                                           r       u_ov7725_dri/u_i2c_dri/clk_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.861       3.630                          
 clock uncertainty                                       0.000       3.630                          

 Hold time                                              -0.034       3.596                          

 Data required time                                                  3.596                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.596                          
 Data arrival time                                                   3.942                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.346                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov7725_dri/u_i2c_dri/clk_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_ov7725_dri/u_i2c_dri/clk_cnt[4]/opit_0_L5Q_perm/L0
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.491
  Launch Clock Delay      :  3.629
  Clock Pessimism Removal :  -0.861

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.878       1.883         _N23             
 USCM_56_115/CLK_USCM              td                    0.000       1.883 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=6)        1.746       3.629         ntclkbufg_4      
 CLMS_110_81/CLK                                                           r       u_ov7725_dri/u_i2c_dri/clk_cnt[1]/opit_0_L5Q_perm/CLK

 CLMS_110_81/Q2                    tco                   0.224       3.853 f       u_ov7725_dri/u_i2c_dri/clk_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.089       3.942         u_ov7725_dri/u_i2c_dri/clk_cnt [1]
 CLMS_110_81/D0                                                            f       u_ov7725_dri/u_i2c_dri/clk_cnt[4]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.942         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.565%), Route: 0.089ns(28.435%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.032       2.406         _N23             
 USCM_56_115/CLK_USCM              td                    0.000       2.406 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=6)        2.085       4.491         ntclkbufg_4      
 CLMS_110_81/CLK                                                           r       u_ov7725_dri/u_i2c_dri/clk_cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.861       3.630                          
 clock uncertainty                                       0.000       3.630                          

 Hold time                                              -0.079       3.551                          

 Data required time                                                  3.551                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.551                          
 Data arrival time                                                   3.942                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.391                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[89]/opit_0_inv_MUX4TO1Q/I3
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.377  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.037
  Launch Clock Delay      :  8.565
  Clock Pessimism Removal :  1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     2.099       8.565         ntclkbufg_0      
 CLMA_206_144/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_206_144/Q1                   tco                   0.291       8.856 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.750       9.606         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr0_ddr3 [6]
 CLMA_218_136/Y3                   td                    0.459      10.065 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.398      10.463         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_cl [1]
 CLMS_214_137/Y1                   td                    0.468      10.931 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Y1
                                   net (fanout=3)        0.484      11.415         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [1]
 CLMS_206_133/Y2                   td                    0.492      11.907 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96]/opit_0_inv_A2Q0/Y0
                                   net (fanout=237)      1.641      13.548         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_wl [1]
 CLMS_214_57/Y3                    td                    0.459      14.007 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/N431_1[93]/gateop_perm/Z
                                   net (fanout=1)        1.114      15.121         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/_N9820
 CLMA_214_68/C0                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[89]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                  15.121         Logic Levels: 4  
                                                                                   Logic: 2.169ns(33.084%), Route: 4.387ns(66.916%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.722      17.037         ntclkbufg_0      
 CLMA_214_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[89]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         1.151      18.188                          
 clock uncertainty                                      -0.350      17.838                          

 Setup time                                             -0.196      17.642                          

 Data required time                                                 17.642                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.642                          
 Data arrival time                                                  15.121                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.521                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/L4
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.141  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.020
  Launch Clock Delay      :  8.539
  Clock Pessimism Removal :  1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     2.073       8.539         ntclkbufg_0      
 CLMA_166_148/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_166_148/Q2                   tco                   0.290       8.829 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.643       9.472         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [16]
 CLMS_162_169/Y6AB                 td                    0.444       9.916 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N702_8[0]_muxf6/F
                                   net (fanout=4)        0.413      10.329         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_l
 CLMS_166_169/Y1                   td                    0.288      10.617 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N5[1]/gateop_perm/Z
                                   net (fanout=2)        0.398      11.015         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/w_cnt_init0 [3]
                                   td                    0.477      11.492 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.492         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.co [2]
 CLMA_166_164/Y3                   td                    0.563      12.055 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_2/gateop_A2/Y1
                                   net (fanout=2)        0.416      12.471         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31
 CLMS_166_169/Y3                   td                    0.210      12.681 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_51/gateop_perm/Z
                                   net (fanout=9)        0.588      13.269         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N8991
 CLMA_174_165/Y3                   td                    0.210      13.479 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_50[3]_2/gateop_perm/Z
                                   net (fanout=3)        0.259      13.738         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N37696_2
 CLMA_174_164/Y3                   td                    0.468      14.206 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_maj1_1/gateop/F
                                   net (fanout=2)        0.396      14.602         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N5309
 CLMA_174_168/Y1                   td                    0.212      14.814 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_sum3_6/gateop_perm/Z
                                   net (fanout=1)        0.404      15.218         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N5859
 CLMA_174_164/A4                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  15.218         Logic Levels: 7  
                                                                                   Logic: 3.162ns(47.342%), Route: 3.517ns(52.658%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.705      17.020         ntclkbufg_0      
 CLMA_174_164/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.378      18.398                          
 clock uncertainty                                      -0.350      18.048                          

 Setup time                                             -0.121      17.927                          

 Data required time                                                 17.927                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.927                          
 Data arrival time                                                  15.218                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.709                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r[1]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[10]/opit_0_inv_L5Q_perm/CE
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.183  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.036
  Launch Clock Delay      :  8.597
  Clock Pessimism Removal :  1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     2.131       8.597         ntclkbufg_0      
 CLMA_230_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r[1]/opit_0_inv/CLK

 CLMA_230_108/Q2                   tco                   0.290       8.887 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r[1]/opit_0_inv/Q
                                   net (fanout=11)       0.416       9.303         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r [1]
 CLMA_226_108/Y0                   td                    0.320       9.623 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_8[1]/gateop_perm/Z
                                   net (fanout=1)        0.583      10.206         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N9416
 CLMA_226_120/Y1                   td                    0.288      10.494 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_11[3]/gateop/F
                                   net (fanout=1)        0.403      10.897         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N9428
 CLMA_226_116/Y3                   td                    0.210      11.107 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_15[3]_5/gateop_perm/Z
                                   net (fanout=1)        0.411      11.518         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N9444
 CLMA_218_121/Y1                   td                    0.274      11.792 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_18[3]/gateop/F
                                   net (fanout=6)        0.639      12.431         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/dbg_upcal [3]
 CLMA_226_108/Y2                   td                    0.210      12.641 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_fsm[3:0]_84/gateop_perm/Z
                                   net (fanout=9)        0.413      13.054         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N34767
 CLMA_222_104/Y1                   td                    0.288      13.342 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N548/gateop_perm/Z
                                   net (fanout=109)      0.903      14.245         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N548
 CLMS_206_61/CECO                  td                    0.184      14.429 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[57]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      14.429         ntR642           
 CLMS_206_69/CECO                  td                    0.184      14.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[107]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      14.613         ntR641           
 CLMS_206_73/CECI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[10]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  14.613         Logic Levels: 8  
                                                                                   Logic: 2.248ns(37.367%), Route: 3.768ns(62.633%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.721      17.036         ntclkbufg_0      
 CLMS_206_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.378      18.414                          
 clock uncertainty                                      -0.350      18.064                          

 Setup time                                             -0.729      17.335                          

 Data required time                                                 17.335                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.335                          
 Data arrival time                                                  14.613                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.722                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[25]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[17]/opit_0_inv_L5Q_perm/L0
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.331  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.581
  Launch Clock Delay      :  7.099
  Clock Pessimism Removal :  -1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       5.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.784       7.099         ntclkbufg_0      
 CLMA_154_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[25]/opit_0_inv/CLK

 CLMA_154_124/Q2                   tco                   0.224       7.323 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[25]/opit_0_inv/Q
                                   net (fanout=2)        0.340       7.663         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [25]
 CLMA_150_128/D0                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[17]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   7.663         Logic Levels: 0  
                                                                                   Logic: 0.224ns(39.716%), Route: 0.340ns(60.284%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     2.115       8.581         ntclkbufg_0      
 CLMA_150_128/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[17]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.151       7.430                          
 clock uncertainty                                       0.200       7.630                          

 Hold time                                              -0.079       7.551                          

 Data required time                                                  7.551                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.551                          
 Data arrival time                                                   7.663                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.112                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[16]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[8]/opit_0_inv_L5Q_perm/L1
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.329  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.585
  Launch Clock Delay      :  7.105
  Clock Pessimism Removal :  -1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       5.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.790       7.105         ntclkbufg_0      
 CLMA_146_125/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[16]/opit_0_inv/CLK

 CLMA_146_125/Q3                   tco                   0.221       7.326 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[16]/opit_0_inv/Q
                                   net (fanout=1)        0.315       7.641         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [16]
 CLMA_146_128/B1                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[8]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   7.641         Logic Levels: 0  
                                                                                   Logic: 0.221ns(41.231%), Route: 0.315ns(58.769%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     2.119       8.585         ntclkbufg_0      
 CLMA_146_128/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.151       7.434                          
 clock uncertainty                                       0.200       7.634                          

 Hold time                                              -0.106       7.528                          

 Data required time                                                  7.528                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.528                          
 Data arrival time                                                   7.641                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.113                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[17]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[9]/opit_0_inv_L5Q_perm/L0
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.329  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.585
  Launch Clock Delay      :  7.105
  Clock Pessimism Removal :  -1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       5.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.790       7.105         ntclkbufg_0      
 CLMA_146_125/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[17]/opit_0_inv/CLK

 CLMA_146_125/Q1                   tco                   0.224       7.329 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[17]/opit_0_inv/Q
                                   net (fanout=1)        0.324       7.653         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [17]
 CLMA_146_128/A0                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[9]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   7.653         Logic Levels: 0  
                                                                                   Logic: 0.224ns(40.876%), Route: 0.324ns(59.124%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     2.119       8.585         ntclkbufg_0      
 CLMA_146_128/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.151       7.434                          
 clock uncertainty                                       0.200       7.634                          

 Hold time                                              -0.094       7.540                          

 Data required time                                                  7.540                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.540                          
 Data arrival time                                                   7.653                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.113                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.037
  Launch Clock Delay      :  4.438
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       169.224     169.224 r                        
 V9                                                      0.000     169.224 r       sys_clk (port)   
                                   net (fanout=1)        0.044     169.268         sys_clk          
 IOBS_128_0/DIN                    td                    1.254     170.522 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     170.522         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076     170.598 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348     170.946         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107     171.053 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543     171.596         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     171.596 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.066     173.662         ntclkbufg_1      
 CLMA_154_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_154_84/Q1                    tco                   0.291     173.953 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.739     175.692         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [5]
 CLMA_102_160/Y6CD                 td                    0.149     175.841 r       CLKROUTE_29/Z    
                                   net (fanout=1)        0.510     176.351         ntR1156          
 CLMA_78_160/Y6CD                  td                    0.149     176.500 r       CLKROUTE_28/Z    
                                   net (fanout=1)        8.632     185.132         ntR1155          
 CLMS_154_81/M0                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D

 Data arrival time                                                 185.132         Logic Levels: 2  
                                                                                   Logic: 0.589ns(5.135%), Route: 10.881ns(94.865%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            170.000     170.000 r                        
 V9                                                      0.000     170.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     170.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913     170.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     170.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048     171.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296     171.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098     171.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446     171.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     171.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873     173.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123     173.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510     174.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249     174.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000     174.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     174.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715     175.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000     175.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.722     177.037         ntclkbufg_0      
 CLMS_154_81/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.421     177.458                          
 clock uncertainty                                      -0.350     177.108                          

 Setup time                                             -0.079     177.029                          

 Data required time                                                177.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                177.029                          
 Data arrival time                                                 185.132                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.103                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.062
  Launch Clock Delay      :  4.458
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       169.224     169.224 r                        
 V9                                                      0.000     169.224 r       sys_clk (port)   
                                   net (fanout=1)        0.044     169.268         sys_clk          
 IOBS_128_0/DIN                    td                    1.254     170.522 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     170.522         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076     170.598 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348     170.946         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107     171.053 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543     171.596         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     171.596 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.086     173.682         ntclkbufg_1      
 CLMA_158_100/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK

 CLMA_158_100/Q2                   tco                   0.289     173.971 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        5.574     179.545         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [11]
 CLMA_238_180/Y6CD                 td                    0.134     179.679 f       CLKROUTE_8/Z     
                                   net (fanout=1)        1.656     181.335         ntR1135          
 CLMA_230_180/Y6CD                 td                    0.134     181.469 f       CLKROUTE_7/Z     
                                   net (fanout=1)        3.691     185.160         ntR1134          
 CLMA_158_101/CD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/D

 Data arrival time                                                 185.160         Logic Levels: 2  
                                                                                   Logic: 0.557ns(4.853%), Route: 10.921ns(95.147%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            170.000     170.000 r                        
 V9                                                      0.000     170.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     170.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913     170.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     170.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048     171.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296     171.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098     171.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446     171.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     171.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873     173.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123     173.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510     174.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249     174.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000     174.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     174.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715     175.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000     175.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.747     177.062         ntclkbufg_0      
 CLMA_158_101/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/CLK
 clock pessimism                                         0.421     177.483                          
 clock uncertainty                                      -0.350     177.133                          

 Setup time                                              0.029     177.162                          

 Data required time                                                177.162                          
----------------------------------------------------------------------------------------------------
 Data required time                                                177.162                          
 Data arrival time                                                 185.160                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -7.998                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.047
  Launch Clock Delay      :  4.443
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       169.224     169.224 r                        
 V9                                                      0.000     169.224 r       sys_clk (port)   
                                   net (fanout=1)        0.044     169.268         sys_clk          
 IOBS_128_0/DIN                    td                    1.254     170.522 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     170.522         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076     170.598 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348     170.946         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107     171.053 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543     171.596         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     171.596 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.071     173.667         ntclkbufg_1      
 CLMS_162_93/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMS_162_93/Q0                    tco                   0.287     173.954 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)       11.039     184.993         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [9]
 CLMA_162_92/M0                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                 184.993         Logic Levels: 0  
                                                                                   Logic: 0.287ns(2.534%), Route: 11.039ns(97.466%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            170.000     170.000 r                        
 V9                                                      0.000     170.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     170.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913     170.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     170.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048     171.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296     171.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098     171.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446     171.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     171.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873     173.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123     173.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510     174.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249     174.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000     174.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     174.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715     175.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000     175.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.732     177.047         ntclkbufg_0      
 CLMA_162_92/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                         0.421     177.468                          
 clock uncertainty                                      -0.350     177.118                          

 Setup time                                             -0.088     177.030                          

 Data required time                                                177.030                          
----------------------------------------------------------------------------------------------------
 Data required time                                                177.030                          
 Data arrival time                                                 184.993                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -7.963                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q/L2
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.533  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.540
  Launch Clock Delay      :  3.586
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.739       3.586         ntclkbufg_1      
 CLMS_154_29/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[6]/opit_0_L5Q_perm/CLK

 CLMS_154_29/Q2                    tco                   0.228       3.814 r       u_hdmi_top/u_video_driver/cnt_v[6]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        4.618       8.432         u_hdmi_top/u_video_driver/cnt_v [6]
 CLMA_158_29/A2                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q/L2

 Data arrival time                                                   8.432         Logic Levels: 0  
                                                                                   Logic: 0.228ns(4.705%), Route: 4.618ns(95.295%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     2.074       8.540         ntclkbufg_0      
 CLMA_158_29/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q/CLK
 clock pessimism                                        -0.421       8.119                          
 clock uncertainty                                       0.350       8.469                          

 Hold time                                              -0.233       8.236                          

 Data required time                                                  8.236                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.236                          
 Data arrival time                                                   8.432                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.196                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.531  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.527
  Launch Clock Delay      :  3.575
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.728       3.575         ntclkbufg_1      
 CLMA_154_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK

 CLMA_154_84/Q0                    tco                   0.226       3.801 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        4.901       8.702         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [6]
 CLMS_154_81/AD                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D

 Data arrival time                                                   8.702         Logic Levels: 0  
                                                                                   Logic: 0.226ns(4.408%), Route: 4.901ns(95.592%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     2.061       8.527         ntclkbufg_0      
 CLMS_154_81/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                        -0.421       8.106                          
 clock uncertainty                                       0.350       8.456                          

 Hold time                                               0.044       8.500                          

 Data required time                                                  8.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.500                          
 Data arrival time                                                   8.702                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.202                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q/L4
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.531  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.540
  Launch Clock Delay      :  3.588
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.741       3.588         ntclkbufg_1      
 CLMA_158_25/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[1]/opit_0_L5Q_perm/CLK

 CLMA_158_25/Q0                    tco                   0.222       3.810 f       u_hdmi_top/u_video_driver/cnt_v[1]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.217       4.027         u_hdmi_top/u_video_driver/cnt_v [1]
 CLMA_158_29/Y2                    td                    0.229       4.256 r       u_hdmi_top/u_video_driver/N6_mux8_4/gateop_perm/Z
                                   net (fanout=1)        1.750       6.006         u_hdmi_top/u_video_driver/_N38144
 CLMS_78_109/Y6CD                  td                    0.116       6.122 r       CLKROUTE_5/Z     
                                   net (fanout=1)        1.233       7.355         ntR1132          
 CLMA_78_104/Y6CD                  td                    0.116       7.471 r       CLKROUTE_4/Z     
                                   net (fanout=1)        0.613       8.084         ntR1131          
 CLMS_82_109/Y6CD                  td                    0.116       8.200 r       CLKROUTE_3/Z     
                                   net (fanout=1)        0.636       8.836         ntR1130          
 CLMA_90_108/Y6CD                  td                    0.116       8.952 r       CLKROUTE_2/Z     
                                   net (fanout=1)        0.510       9.462         ntR1129          
 CLMA_82_100/Y6CD                  td                    0.116       9.578 r       CLKROUTE_1/Z     
                                   net (fanout=1)        0.486      10.064         ntR1128          
 CLMA_82_104/Y6CD                  td                    0.116      10.180 r       CLKROUTE_0/Z     
                                   net (fanout=1)        2.119      12.299         ntR1127          
 CLMA_158_29/A4                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q/L4

 Data arrival time                                                  12.299         Logic Levels: 7  
                                                                                   Logic: 1.147ns(13.167%), Route: 7.564ns(86.833%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     2.074       8.540         ntclkbufg_0      
 CLMA_158_29/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q/CLK
 clock pessimism                                        -0.421       8.119                          
 clock uncertainty                                       0.350       8.469                          

 Hold time                                              -0.047       8.422                          

 Data required time                                                  8.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.422                          
 Data arrival time                                                  12.299                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.877                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.009
  Launch Clock Delay      :  5.938
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       3.894 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.044       5.938         ntclkbufg_2      
 CLMA_154_68/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/CLK

 CLMA_154_68/Q3                    tco                   0.286       6.224 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.064       7.288         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [13]
 CLMA_122_100/Y6AB                 td                    0.132       7.420 f       CLKROUTE_62/Z    
                                   net (fanout=1)        0.485       7.905         ntR1189          
 CLMA_114_116/Y6AB                 td                    0.132       8.037 f       CLKROUTE_61/Z    
                                   net (fanout=1)        0.323       8.360         ntR1188          
 CLMS_98_117/Y6AB                  td                    0.132       8.492 f       CLKROUTE_60/Z    
                                   net (fanout=1)        7.308      15.800         ntR1187          
 CLMA_154_60/M1                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/D

 Data arrival time                                                  15.800         Logic Levels: 3  
                                                                                   Logic: 0.682ns(6.915%), Route: 9.180ns(93.085%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.694      17.009         ntclkbufg_0      
 CLMA_154_60/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/CLK
 clock pessimism                                         0.000      17.009                          
 clock uncertainty                                      -0.350      16.659                          

 Setup time                                             -0.088      16.571                          

 Data required time                                                 16.571                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.571                          
 Data arrival time                                                  15.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.771                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.091  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.029
  Launch Clock Delay      :  5.938
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       3.894 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.044       5.938         ntclkbufg_2      
 CLMA_154_68/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK

 CLMA_154_68/Q1                    tco                   0.289       6.227 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.828       7.055         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [10]
 CLMA_166_32/Y6AB                  td                    0.132       7.187 f       CLKROUTE_52/Z    
                                   net (fanout=1)        2.189       9.376         ntR1179          
 CLMA_226_16/Y6CD                  td                    0.134       9.510 f       CLKROUTE_51/Z    
                                   net (fanout=1)        0.754      10.264         ntR1178          
 CLMA_234_12/Y6CD                  td                    0.134      10.398 f       CLKROUTE_50/Z    
                                   net (fanout=1)        0.596      10.994         ntR1177          
 CLMA_226_20/Y6CD                  td                    0.134      11.128 f       CLKROUTE_49/Z    
                                   net (fanout=1)        0.448      11.576         ntR1176          
 CLMA_230_9/Y6CD                   td                    0.134      11.710 f       CLKROUTE_48/Z    
                                   net (fanout=1)        0.611      12.321         ntR1175          
 CLMS_234_17/Y6AB                  td                    0.132      12.453 f       CLKROUTE_47/Z    
                                   net (fanout=1)        3.194      15.647         ntR1174          
 CLMS_150_73/M1                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D

 Data arrival time                                                  15.647         Logic Levels: 6  
                                                                                   Logic: 1.089ns(11.216%), Route: 8.620ns(88.784%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.714      17.029         ntclkbufg_0      
 CLMS_150_73/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                         0.000      17.029                          
 clock uncertainty                                      -0.350      16.679                          

 Setup time                                             -0.088      16.591                          

 Data required time                                                 16.591                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.591                          
 Data arrival time                                                  15.647                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.944                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.009
  Launch Clock Delay      :  5.938
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       3.894 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.044       5.938         ntclkbufg_2      
 CLMA_154_68/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/CLK

 CLMA_154_68/Q2                    tco                   0.290       6.228 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.642       6.870         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [12]
 CLMA_134_88/Y6CD                  td                    0.149       7.019 r       CLKROUTE_59/Z    
                                   net (fanout=1)        1.684       8.703         ntR1186          
 CLMA_82_140/Y6CD                  td                    0.149       8.852 r       CLKROUTE_58/Z    
                                   net (fanout=1)        0.310       9.162         ntR1185          
 CLMA_74_140/Y6CD                  td                    0.149       9.311 r       CLKROUTE_57/Z    
                                   net (fanout=1)        6.264      15.575         ntR1184          
 CLMA_154_60/M3                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/D

 Data arrival time                                                  15.575         Logic Levels: 3  
                                                                                   Logic: 0.737ns(7.648%), Route: 8.900ns(92.352%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.694      17.009         ntclkbufg_0      
 CLMA_154_60/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/CLK
 clock pessimism                                         0.000      17.009                          
 clock uncertainty                                      -0.350      16.659                          

 Setup time                                             -0.079      16.580                          

 Data required time                                                 16.580                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.580                          
 Data arrival time                                                  15.575                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.005                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.714  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.517
  Launch Clock Delay      :  4.803
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       3.103 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.700       4.803         ntclkbufg_2      
 CLMS_154_57/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMS_154_57/Q3                    tco                   0.221       5.024 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.361       5.385         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [6]
 CLMS_138_57/AD                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                   5.385         Logic Levels: 0  
                                                                                   Logic: 0.221ns(37.973%), Route: 0.361ns(62.027%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     2.051       8.517         ntclkbufg_0      
 CLMS_138_57/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.000       8.517                          
 clock uncertainty                                       0.350       8.867                          

 Hold time                                               0.053       8.920                          

 Data required time                                                  8.920                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.920                          
 Data arrival time                                                   5.385                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.535                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov7725_dri/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wr_load_d0/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.730  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.564
  Launch Clock Delay      :  4.834
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       3.103 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.731       4.834         ntclkbufg_2      
 CLMA_130_72/CLK                                                           r       u_ov7725_dri/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK

 CLMA_130_72/Q2                    tco                   0.228       5.062 r       u_ov7725_dri/u_cmos_capture_data/cam_vsync_d1/opit_0/Q
                                   net (fanout=3)        2.900       7.962         u_ov7725_dri/u_cmos_capture_data/cam_vsync_d1
 CLMA_50_152/Y6CD                  td                    0.116       8.078 r       CLKROUTE_39/Z    
                                   net (fanout=1)        0.278       8.356         ntR1166          
 CLMA_62_152/Y6CD                  td                    0.116       8.472 r       CLKROUTE_38/Z    
                                   net (fanout=1)        0.637       9.109         ntR1165          
 CLMA_50_148/Y6CD                  td                    0.116       9.225 r       CLKROUTE_37/Z    
                                   net (fanout=1)        1.667      10.892         ntR1164          
 CLMA_134_72/Y0                    td                    0.162      11.054 r       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d0/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.602      11.656         cmos_frame_vsync 
 CLMA_130_92/M3                                                            r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wr_load_d0/opit_0/D

 Data arrival time                                                  11.656         Logic Levels: 4  
                                                                                   Logic: 0.738ns(10.818%), Route: 6.084ns(89.182%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     2.098       8.564         ntclkbufg_0      
 CLMA_130_92/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wr_load_d0/opit_0/CLK
 clock pessimism                                         0.000       8.564                          
 clock uncertainty                                       0.350       8.914                          

 Hold time                                              -0.014       8.900                          

 Data required time                                                  8.900                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.900                          
 Data arrival time                                                  11.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.756                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.704  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.507
  Launch Clock Delay      :  4.803
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       3.103 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.700       4.803         ntclkbufg_2      
 CLMS_154_57/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK

 CLMS_154_57/Q1                    tco                   0.229       5.032 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.302       6.334         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [4]
 CLMA_230_8/Y6CD                   td                    0.116       6.450 r       CLKROUTE_33/Z    
                                   net (fanout=1)        1.279       7.729         ntR1160          
 CLMA_234_8/Y6CD                   td                    0.116       7.845 r       CLKROUTE_32/Z    
                                   net (fanout=1)        0.330       8.175         ntR1159          
 CLMS_226_9/Y6CD                   td                    0.116       8.291 r       CLKROUTE_31/Z    
                                   net (fanout=1)        0.980       9.271         ntR1158          
 CLMA_230_12/Y6CD                  td                    0.116       9.387 r       CLKROUTE_30/Z    
                                   net (fanout=1)        2.913      12.300         ntR1157          
 CLMS_150_57/M3                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D

 Data arrival time                                                  12.300         Logic Levels: 4  
                                                                                   Logic: 0.693ns(9.244%), Route: 6.804ns(90.756%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     2.041       8.507         ntclkbufg_0      
 CLMS_150_57/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                         0.000       8.507                          
 clock uncertainty                                       0.350       8.857                          

 Hold time                                              -0.014       8.843                          

 Data required time                                                  8.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.843                          
 Data arrival time                                                  12.300                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.457                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.686
  Launch Clock Delay      :  5.704
  Clock Pessimism Removal :  1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.704         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.528       6.232 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.232         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.232         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296       3.801         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       3.899 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446       4.345         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       4.345 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.218         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.341 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.851         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.100 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.086       7.186         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         1.030       8.216                          
 clock uncertainty                                      -0.150       8.066                          

 Setup time                                             -0.136       7.930                          

 Data required time                                                  7.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.930                          
 Data arrival time                                                   6.232                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.686
  Launch Clock Delay      :  5.704
  Clock Pessimism Removal :  1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.704         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.528       6.232 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.232         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.232         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296       3.801         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       3.899 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446       4.345         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       4.345 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.218         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.341 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.851         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.100 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.086       7.186         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         1.030       8.216                          
 clock uncertainty                                      -0.150       8.066                          

 Setup time                                             -0.136       7.930                          

 Data required time                                                  7.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.930                          
 Data arrival time                                                   6.232                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.686
  Launch Clock Delay      :  5.704
  Clock Pessimism Removal :  1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.704         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.528       6.232 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.232         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.232         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296       3.801         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       3.899 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446       4.345         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       4.345 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.218         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.341 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.851         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.100 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.086       7.186         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         1.030       8.216                          
 clock uncertainty                                      -0.150       8.066                          

 Setup time                                             -0.136       7.930                          

 Data required time                                                  7.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.930                          
 Data arrival time                                                   6.232                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.730
  Launch Clock Delay      :  4.659
  Clock Pessimism Removal :  -1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       4.659         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.421       5.080 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.080         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.080         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.100       5.730         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -1.030       4.700                          
 clock uncertainty                                       0.000       4.700                          

 Hold time                                              -0.064       4.636                          

 Data required time                                                  4.636                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.636                          
 Data arrival time                                                   5.080                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.730
  Launch Clock Delay      :  4.659
  Clock Pessimism Removal :  -1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       4.659         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.421       5.080 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.080         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.080         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.100       5.730         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -1.030       4.700                          
 clock uncertainty                                       0.000       4.700                          

 Hold time                                              -0.064       4.636                          

 Data required time                                                  4.636                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.636                          
 Data arrival time                                                   5.080                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.730
  Launch Clock Delay      :  4.659
  Clock Pessimism Removal :  -1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       4.659         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.421       5.080 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.080         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.080         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.100       5.730         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -1.030       4.700                          
 clock uncertainty                                       0.000       4.700                          

 Hold time                                              -0.064       4.636                          

 Data required time                                                  4.636                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.636                          
 Data arrival time                                                   5.080                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov7725_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d0/opit_0_L5Q_perm/L3
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.115  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.831
  Launch Clock Delay      :  5.964
  Clock Pessimism Removal :  1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       3.894 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.070       5.964         ntclkbufg_2      
 CLMA_130_72/CLK                                                           r       u_ov7725_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMA_130_72/Q0                    tco                   0.287       6.251 f       u_ov7725_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       2.110       8.361         u_ov7725_dri/u_cmos_capture_data/frame_val_flag
 CLMA_194_12/Y6AB                  td                    0.132       8.493 f       CLKROUTE_82/Z    
                                   net (fanout=1)        2.924      11.417         ntR1209          
 CLMA_214_20/Y6CD                  td                    0.134      11.551 f       CLKROUTE_81/Z    
                                   net (fanout=1)        2.241      13.792         ntR1208          
 CLMA_134_72/A3                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d0/opit_0_L5Q_perm/L3

 Data arrival time                                                  13.792         Logic Levels: 2  
                                                                                   Logic: 0.553ns(7.064%), Route: 7.275ns(92.936%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000      23.103 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.728      24.831         ntclkbufg_2      
 CLMA_134_72/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d0/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.018      25.849                          
 clock uncertainty                                      -0.050      25.799                          

 Setup time                                             -0.400      25.399                          

 Data required time                                                 25.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.399                          
 Data arrival time                                                  13.792                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.607                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov7725_dri/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d0/opit_0_L5Q_perm/L4
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.115  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.831
  Launch Clock Delay      :  5.964
  Clock Pessimism Removal :  1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       3.894 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.070       5.964         ntclkbufg_2      
 CLMA_130_72/CLK                                                           r       u_ov7725_dri/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK

 CLMA_130_72/Q2                    tco                   0.289       6.253 f       u_ov7725_dri/u_cmos_capture_data/cam_vsync_d1/opit_0/Q
                                   net (fanout=3)        3.697       9.950         u_ov7725_dri/u_cmos_capture_data/cam_vsync_d1
 CLMA_50_152/Y6CD                  td                    0.134      10.084 f       CLKROUTE_39/Z    
                                   net (fanout=1)        0.313      10.397         ntR1166          
 CLMA_62_152/Y6CD                  td                    0.134      10.531 f       CLKROUTE_38/Z    
                                   net (fanout=1)        0.776      11.307         ntR1165          
 CLMA_50_148/Y6CD                  td                    0.134      11.441 f       CLKROUTE_37/Z    
                                   net (fanout=1)        2.034      13.475         ntR1164          
 CLMA_134_72/A4                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d0/opit_0_L5Q_perm/L4

 Data arrival time                                                  13.475         Logic Levels: 3  
                                                                                   Logic: 0.691ns(9.200%), Route: 6.820ns(90.800%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000      23.103 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.728      24.831         ntclkbufg_2      
 CLMA_134_72/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d0/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.018      25.849                          
 clock uncertainty                                      -0.050      25.799                          

 Setup time                                             -0.102      25.697                          

 Data required time                                                 25.697                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.697                          
 Data arrival time                                                  13.475                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.222                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov7725_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.138  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.808
  Launch Clock Delay      :  5.964
  Clock Pessimism Removal :  1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       3.894 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.070       5.964         ntclkbufg_2      
 CLMA_130_72/CLK                                                           r       u_ov7725_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMA_130_72/Q0                    tco                   0.289       6.253 r       u_ov7725_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       1.003       7.256         u_ov7725_dri/u_cmos_capture_data/frame_val_flag
                                   td                    0.474       7.730 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.730         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4773
 CLMA_158_52/COUT                  td                    0.058       7.788 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.788         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4775
                                   td                    0.058       7.846 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.846         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4777
 CLMA_158_56/Y3                    td                    0.501       8.347 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.554       8.901         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2 [7]
 CLMA_158_57/Y0                    td                    0.210       9.111 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.407       9.518         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wwptr [7]
 CLMA_154_56/COUT                  td                    0.507      10.025 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.025         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [6]
                                   td                    0.058      10.083 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.083         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [10]
 CLMA_154_60/Y2                    td                    0.271      10.354 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.440      10.794         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173
 CLMA_154_68/A4                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  10.794         Logic Levels: 5  
                                                                                   Logic: 2.426ns(50.228%), Route: 2.404ns(49.772%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000      23.103 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.705      24.808         ntclkbufg_2      
 CLMA_154_68/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.018      25.826                          
 clock uncertainty                                      -0.050      25.776                          

 Setup time                                             -0.121      25.655                          

 Data required time                                                 25.655                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.655                          
 Data arrival time                                                  10.794                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.861                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov7725_dri/u_cmos_capture_data/cmos_ps_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_ov7725_dri/u_cmos_capture_data/cmos_ps_cnt[1]/opit_0_L5Q_perm/L4
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.964
  Launch Clock Delay      :  4.834
  Clock Pessimism Removal :  -1.130

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       3.103 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.731       4.834         ntclkbufg_2      
 CLMA_130_73/CLK                                                           r       u_ov7725_dri/u_cmos_capture_data/cmos_ps_cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_130_73/Q3                    tco                   0.221       5.055 f       u_ov7725_dri/u_cmos_capture_data/cmos_ps_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.088       5.143         u_ov7725_dri/u_cmos_capture_data/cmos_ps_cnt [1]
 CLMA_130_73/D4                                                            f       u_ov7725_dri/u_cmos_capture_data/cmos_ps_cnt[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.143         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.521%), Route: 0.088ns(28.479%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       3.894 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.070       5.964         ntclkbufg_2      
 CLMA_130_73/CLK                                                           r       u_ov7725_dri/u_cmos_capture_data/cmos_ps_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.130       4.834                          
 clock uncertainty                                       0.000       4.834                          

 Hold time                                              -0.034       4.800                          

 Data required time                                                  4.800                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.800                          
 Data arrival time                                                   5.143                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov7725_dri/u_cmos_capture_data/cmos_ps_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ov7725_dri/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/L4
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.964
  Launch Clock Delay      :  4.834
  Clock Pessimism Removal :  -1.129

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       3.103 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.731       4.834         ntclkbufg_2      
 CLMA_130_73/CLK                                                           r       u_ov7725_dri/u_cmos_capture_data/cmos_ps_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_130_73/Q0                    tco                   0.222       5.056 f       u_ov7725_dri/u_cmos_capture_data/cmos_ps_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.088       5.144         u_ov7725_dri/u_cmos_capture_data/cmos_ps_cnt [2]
 CLMA_130_73/B4                                                            f       u_ov7725_dri/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.144         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.613%), Route: 0.088ns(28.387%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       3.894 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.070       5.964         ntclkbufg_2      
 CLMA_130_73/CLK                                                           r       u_ov7725_dri/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.129       4.835                          
 clock uncertainty                                       0.000       4.835                          

 Hold time                                              -0.035       4.800                          

 Data required time                                                  4.800                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.800                          
 Data arrival time                                                   5.144                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[10]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[11]/opit_0/D
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.969
  Launch Clock Delay      :  4.840
  Clock Pessimism Removal :  -1.129

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       3.103 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.737       4.840         ntclkbufg_2      
 CLMA_130_77/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[10]/opit_0/CLK

 CLMA_130_77/Q0                    tco                   0.222       5.062 f       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[10]/opit_0/Q
                                   net (fanout=1)        0.185       5.247         u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d [10]
 CLMA_130_77/AD                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[11]/opit_0/D

 Data arrival time                                                   5.247         Logic Levels: 0  
                                                                                   Logic: 0.222ns(54.545%), Route: 0.185ns(45.455%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       3.894 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.075       5.969         ntclkbufg_2      
 CLMA_130_77/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[11]/opit_0/CLK
 clock pessimism                                        -1.129       4.840                          
 clock uncertainty                                       0.000       4.840                          

 Hold time                                               0.053       4.893                          

 Data required time                                                  4.893                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.893                          
 Data arrival time                                                   5.247                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.354                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.705  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.808
  Launch Clock Delay      :  8.513
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      11.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543      12.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      16.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     2.047      18.513         ntclkbufg_0      
 CLMS_150_69/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK

 CLMS_150_69/Q0                    tco                   0.289      18.802 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.612      19.414         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [8]
 CLMS_154_69/M3                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D

 Data arrival time                                                  19.414         Logic Levels: 0  
                                                                                   Logic: 0.289ns(32.075%), Route: 0.612ns(67.925%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000      23.103 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.705      24.808         ntclkbufg_2      
 CLMS_154_69/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                         0.000      24.808                          
 clock uncertainty                                      -0.050      24.758                          

 Setup time                                             -0.079      24.679                          

 Data required time                                                 24.679                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.679                          
 Data arrival time                                                  19.414                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.713  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.800
  Launch Clock Delay      :  8.513
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      11.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543      12.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      16.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     2.047      18.513         ntclkbufg_0      
 CLMS_150_69/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMS_150_69/Q1                    tco                   0.291      18.804 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.596      19.400         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [5]
 CLMS_150_61/M1                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D

 Data arrival time                                                  19.400         Logic Levels: 0  
                                                                                   Logic: 0.291ns(32.807%), Route: 0.596ns(67.193%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000      23.103 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.697      24.800         ntclkbufg_2      
 CLMS_150_61/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.000      24.800                          
 clock uncertainty                                      -0.050      24.750                          

 Setup time                                             -0.079      24.671                          

 Data required time                                                 24.671                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.671                          
 Data arrival time                                                  19.400                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.271                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.707  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.800
  Launch Clock Delay      :  8.507
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      11.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543      12.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      16.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     2.041      18.507         ntclkbufg_0      
 CLMA_150_56/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMA_150_56/Q3                    tco                   0.286      18.793 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.570      19.363         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [3]
 CLMA_150_60/M1                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                  19.363         Logic Levels: 0  
                                                                                   Logic: 0.286ns(33.411%), Route: 0.570ns(66.589%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000      23.103 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.697      24.800         ntclkbufg_2      
 CLMA_150_60/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.000      24.800                          
 clock uncertainty                                      -0.050      24.750                          

 Setup time                                             -0.088      24.662                          

 Data required time                                                 24.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.662                          
 Data arrival time                                                  19.363                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.299                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.944
  Launch Clock Delay      :  7.018
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      25.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.703      27.018         ntclkbufg_0      
 CLMA_150_56/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK

 CLMA_150_56/Q0                    tco                   0.226      27.244 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.212      27.456         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [0]
 CLMA_146_53/M0                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D

 Data arrival time                                                  27.456         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.598%), Route: 0.212ns(48.402%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254      21.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126      21.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463      23.894         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000      23.894 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.050      25.944         ntclkbufg_2      
 CLMA_146_53/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
 clock pessimism                                         0.000      25.944                          
 clock uncertainty                                       0.050      25.994                          

 Hold time                                              -0.014      25.980                          

 Data required time                                                 25.980                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.980                          
 Data arrival time                                                  27.456                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.476                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.947
  Launch Clock Delay      :  7.027
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      25.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.712      27.027         ntclkbufg_0      
 CLMA_146_68/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK

 CLMA_146_68/Q3                    tco                   0.226      27.253 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.212      27.465         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [10]
 CLMA_150_72/M3                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D

 Data arrival time                                                  27.465         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.598%), Route: 0.212ns(48.402%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254      21.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126      21.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463      23.894         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000      23.894 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.053      25.947         ntclkbufg_2      
 CLMA_150_72/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
 clock pessimism                                         0.000      25.947                          
 clock uncertainty                                       0.050      25.997                          

 Hold time                                              -0.014      25.983                          

 Data required time                                                 25.983                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.983                          
 Data arrival time                                                  27.465                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.482                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.077  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.947
  Launch Clock Delay      :  7.024
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      25.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.709      27.024         ntclkbufg_0      
 CLMA_150_68/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMA_150_68/Q2                    tco                   0.228      27.252 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.226      27.478         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [9]
 CLMA_150_72/M1                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                  27.478         Logic Levels: 0  
                                                                                   Logic: 0.228ns(50.220%), Route: 0.226ns(49.780%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254      21.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126      21.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463      23.894         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000      23.894 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.053      25.947         ntclkbufg_2      
 CLMA_150_72/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                         0.000      25.947                          
 clock uncertainty                                       0.050      25.997                          

 Hold time                                              -0.014      25.983                          

 Data required time                                                 25.983                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.983                          
 Data arrival time                                                  27.478                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.495                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/D[1]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.087  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.622
  Launch Clock Delay      :  4.459
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.093       4.459         ntclkbufg_3      
 CLMA_178_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/CLK

 CLMA_178_8/Q1                     tco                   0.291       4.750 r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.649       5.399         u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift [0]
 CLMA_150_8/Y1                     td                    0.212       5.611 r       u_hdmi_top/u_rgb2dvi_0/serializer_b/N28/gateop_perm/Z
                                   net (fanout=1)        0.401       6.012         u_hdmi_top/u_rgb2dvi_0/serializer_b/N28
 IOL_147_5/TX_DATA[1]                                                      r       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/D[1]

 Data arrival time                                                   6.012         Logic Levels: 1  
                                                                                   Logic: 0.503ns(32.389%), Route: 1.050ns(67.611%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         3.076       3.076 r                        
 V9                                                      0.000       3.076 r       sys_clk (port)   
                                   net (fanout=1)        0.044       3.120         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       4.033 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.033         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       4.081 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296       4.377         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096       4.473 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       4.919         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       4.919 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.779       6.698         ntclkbufg_3      
 IOL_147_5/CLK_SYS                                                         r       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 clock pessimism                                         0.750       7.448                          
 clock uncertainty                                      -0.150       7.298                          

 Setup time                                             -0.177       7.121                          

 Data required time                                                  7.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.121                          
 Data arrival time                                                   6.012                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.109                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/D[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.087  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.622
  Launch Clock Delay      :  4.459
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.093       4.459         ntclkbufg_3      
 CLMA_178_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/CLK

 CLMA_178_8/Q2                     tco                   0.290       4.749 r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.652       5.401         u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift [0]
 CLMA_150_8/Y0                     td                    0.210       5.611 r       u_hdmi_top/u_rgb2dvi_0/serializer_b/N29/gateop_perm/Z
                                   net (fanout=1)        0.397       6.008         u_hdmi_top/u_rgb2dvi_0/serializer_b/N29
 IOL_147_5/TX_DATA[0]                                                      r       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/D[0]

 Data arrival time                                                   6.008         Logic Levels: 1  
                                                                                   Logic: 0.500ns(32.279%), Route: 1.049ns(67.721%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         3.076       3.076 r                        
 V9                                                      0.000       3.076 r       sys_clk (port)   
                                   net (fanout=1)        0.044       3.120         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       4.033 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.033         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       4.081 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296       4.377         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096       4.473 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       4.919         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       4.919 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.779       6.698         ntclkbufg_3      
 IOL_147_5/CLK_SYS                                                         r       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 clock pessimism                                         0.750       7.448                          
 clock uncertainty                                      -0.150       7.298                          

 Setup time                                             -0.177       7.121                          

 Data required time                                                  7.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.121                          
 Data arrival time                                                   6.008                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.113                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/gtp_outbuft_n/opit_1_IOL/D[1]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.094  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.615
  Launch Clock Delay      :  4.459
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.093       4.459         ntclkbufg_3      
 CLMA_178_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[0]/opit_0_L5Q_perm/CLK

 CLMA_178_8/Q0                     tco                   0.289       4.748 r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.596       5.344         u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift [0]
 CLMA_158_8/Y0                     td                    0.210       5.554 r       u_hdmi_top/u_rgb2dvi_0/serializer_g/N28/gateop_perm/Z
                                   net (fanout=1)        0.408       5.962         u_hdmi_top/u_rgb2dvi_0/serializer_g/N28
 IOL_155_5/TX_DATA[1]                                                      r       u_hdmi_top/u_rgb2dvi_0/serializer_g/gtp_outbuft_n/opit_1_IOL/D[1]

 Data arrival time                                                   5.962         Logic Levels: 1  
                                                                                   Logic: 0.499ns(33.200%), Route: 1.004ns(66.800%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         3.076       3.076 r                        
 V9                                                      0.000       3.076 r       sys_clk (port)   
                                   net (fanout=1)        0.044       3.120         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       4.033 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.033         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       4.081 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296       4.377         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096       4.473 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       4.919         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       4.919 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.772       6.691         ntclkbufg_3      
 IOL_155_5/CLK_SYS                                                         r       u_hdmi_top/u_rgb2dvi_0/serializer_g/gtp_outbuft_n/opit_1_IOL/SYSCLK
 clock pessimism                                         0.750       7.441                          
 clock uncertainty                                      -0.150       7.291                          

 Setup time                                             -0.177       7.114                          

 Data required time                                                  7.114                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.114                          
 Data arrival time                                                   5.962                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.152                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.459
  Launch Clock Delay      :  3.596
  Clock Pessimism Removal :  -0.832

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096       1.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       1.843         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.753       3.596         ntclkbufg_3      
 CLMS_178_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[1]/opit_0_L5Q_perm/CLK

 CLMS_178_9/Q0                     tco                   0.222       3.818 f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.085       3.903         u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift [1]
 CLMA_178_8/B4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.903         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.093       4.459         ntclkbufg_3      
 CLMA_178_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.832       3.627                          
 clock uncertainty                                       0.000       3.627                          

 Hold time                                              -0.035       3.592                          

 Data required time                                                  3.592                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.592                          
 Data arrival time                                                   3.903                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.311                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.462
  Launch Clock Delay      :  3.600
  Clock Pessimism Removal :  -0.832

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096       1.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       1.843         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.757       3.600         ntclkbufg_3      
 CLMS_182_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[2]/opit_0_L5Q_perm/CLK

 CLMS_182_9/Q2                     tco                   0.224       3.824 f       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=30)       0.093       3.917         u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt [2]
 CLMA_182_8/A4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.917         Logic Levels: 0  
                                                                                   Logic: 0.224ns(70.662%), Route: 0.093ns(29.338%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.096       4.462         ntclkbufg_3      
 CLMA_182_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.832       3.630                          
 clock uncertainty                                       0.000       3.630                          

 Hold time                                              -0.035       3.595                          

 Data required time                                                  3.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.595                          
 Data arrival time                                                   3.917                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.322                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.462
  Launch Clock Delay      :  3.600
  Clock Pessimism Removal :  -0.832

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096       1.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       1.843         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.757       3.600         ntclkbufg_3      
 CLMS_182_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[1]/opit_0_L5Q_perm/CLK

 CLMS_182_9/Q0                     tco                   0.222       3.822 f       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=31)       0.099       3.921         u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt [1]
 CLMA_182_8/B4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.921         Logic Levels: 0  
                                                                                   Logic: 0.222ns(69.159%), Route: 0.099ns(30.841%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.096       4.462         ntclkbufg_3      
 CLMA_182_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.832       3.630                          
 clock uncertainty                                       0.000       3.630                          

 Hold time                                              -0.035       3.595                          

 Data required time                                                  3.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.595                          
 Data arrival time                                                   3.921                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.326                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[1]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.441  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.600
  Launch Clock Delay      :  4.462
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        30.768      30.768 r                        
 V9                                                      0.000      30.768 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.812         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      32.066 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      32.066         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      32.142 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348      32.490         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      32.597 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      33.140         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      33.140 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.090      35.230         ntclkbufg_1      
 CLMS_182_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_182_13/Q0                    tco                   0.289      35.519 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.823      36.342         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_182_9/A3                                                             r       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[1]/opit_0_L5Q_perm/L3

 Data arrival time                                                  36.342         Logic Levels: 0  
                                                                                   Logic: 0.289ns(25.989%), Route: 0.823ns(74.011%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        33.836      33.836 r                        
 V9                                                      0.000      33.836 r       sys_clk (port)   
                                   net (fanout=1)        0.044      33.880         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      34.793 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      34.793         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      34.841 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296      35.137         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096      35.233 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      35.679         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000      35.679 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.757      37.436         ntclkbufg_3      
 CLMS_182_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      37.857                          
 clock uncertainty                                      -0.150      37.707                          

 Setup time                                             -0.397      37.310                          

 Data required time                                                 37.310                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.310                          
 Data arrival time                                                  36.342                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.968                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[2]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.441  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.600
  Launch Clock Delay      :  4.462
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        30.768      30.768 r                        
 V9                                                      0.000      30.768 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.812         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      32.066 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      32.066         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      32.142 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348      32.490         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      32.597 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      33.140         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      33.140 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.090      35.230         ntclkbufg_1      
 CLMS_182_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_182_13/Q0                    tco                   0.289      35.519 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.821      36.340         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_182_9/C3                                                             r       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[2]/opit_0_L5Q_perm/L3

 Data arrival time                                                  36.340         Logic Levels: 0  
                                                                                   Logic: 0.289ns(26.036%), Route: 0.821ns(73.964%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        33.836      33.836 r                        
 V9                                                      0.000      33.836 r       sys_clk (port)   
                                   net (fanout=1)        0.044      33.880         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      34.793 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      34.793         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      34.841 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296      35.137         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096      35.233 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      35.679         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000      35.679 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.757      37.436         ntclkbufg_3      
 CLMS_182_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      37.857                          
 clock uncertainty                                      -0.150      37.707                          

 Setup time                                             -0.398      37.309                          

 Data required time                                                 37.309                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.309                          
 Data arrival time                                                  36.340                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.969                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[0]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.441  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.600
  Launch Clock Delay      :  4.462
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        30.768      30.768 r                        
 V9                                                      0.000      30.768 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.812         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      32.066 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      32.066         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      32.142 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348      32.490         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      32.597 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      33.140         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      33.140 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.090      35.230         ntclkbufg_1      
 CLMS_182_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_182_13/Q0                    tco                   0.289      35.519 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.823      36.342         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_182_9/B2                                                             r       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[0]/opit_0_L5Q_perm/L2

 Data arrival time                                                  36.342         Logic Levels: 0  
                                                                                   Logic: 0.289ns(25.989%), Route: 0.823ns(74.011%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        33.836      33.836 r                        
 V9                                                      0.000      33.836 r       sys_clk (port)   
                                   net (fanout=1)        0.044      33.880         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      34.793 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      34.793         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      34.841 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296      35.137         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096      35.233 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      35.679         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000      35.679 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.757      37.436         ntclkbufg_3      
 CLMS_182_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      37.857                          
 clock uncertainty                                      -0.150      37.707                          

 Setup time                                             -0.369      37.338                          

 Data required time                                                 37.338                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.338                          
 Data arrival time                                                  36.342                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.996                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.454  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.462
  Launch Clock Delay      :  3.587
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.740       3.587         ntclkbufg_1      
 CLMS_182_21/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[3]/opit_0_L5Q_perm/CLK

 CLMS_182_21/Q3                    tco                   0.221       3.808 f       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.464       4.272         u_hdmi_top/u_rgb2dvi_0/green_10bit [3]
 CLMA_182_8/D4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.272         Logic Levels: 0  
                                                                                   Logic: 0.221ns(32.263%), Route: 0.464ns(67.737%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.096       4.462         ntclkbufg_3      
 CLMA_182_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.421       4.041                          
 clock uncertainty                                       0.150       4.191                          

 Hold time                                              -0.034       4.157                          

 Data required time                                                  4.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.157                          
 Data arrival time                                                   4.272                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.115                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[3]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.418  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.460
  Launch Clock Delay      :  3.621
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.774       3.621         ntclkbufg_1      
 CLMA_202_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[6]/opit_0_L5Q_perm/CLK

 CLMA_202_8/Q1                     tco                   0.224       3.845 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.374       4.219         u_hdmi_top/u_rgb2dvi_0/red_10bit [6]
 CLMA_186_13/C0                                                            f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[3]/opit_0_L5Q_perm/L0

 Data arrival time                                                   4.219         Logic Levels: 0  
                                                                                   Logic: 0.224ns(37.458%), Route: 0.374ns(62.542%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.094       4.460         ntclkbufg_3      
 CLMA_186_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.421       4.039                          
 clock uncertainty                                       0.150       4.189                          

 Hold time                                              -0.093       4.096                          

 Data required time                                                  4.096                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.096                          
 Data arrival time                                                   4.219                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.123                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[0]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.451  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.459
  Launch Clock Delay      :  3.587
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.740       3.587         ntclkbufg_1      
 CLMS_182_21/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[0]/opit_0_MUX4TO1Q/CLK

 CLMS_182_21/Q2                    tco                   0.224       3.811 f       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[0]/opit_0_MUX4TO1Q/Q
                                   net (fanout=1)        0.470       4.281         u_hdmi_top/u_rgb2dvi_0/green_10bit [0]
 CLMA_178_8/D4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.281         Logic Levels: 0  
                                                                                   Logic: 0.224ns(32.277%), Route: 0.470ns(67.723%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.093       4.459         ntclkbufg_3      
 CLMA_178_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.421       4.038                          
 clock uncertainty                                       0.150       4.188                          

 Hold time                                              -0.034       4.154                          

 Data required time                                                  4.154                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.154                          
 Data arrival time                                                   4.281                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.127                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.109  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.550
  Launch Clock Delay      :  4.409
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.041       4.409         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_178_76/Q3                    tco                   0.288       4.697 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.585       5.282         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [15]
 CLMA_174_84/Y2                    td                    0.478       5.760 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_15/gateop_perm/Z
                                   net (fanout=1)        0.596       6.356         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N39356
 CLMA_174_60/Y1                    td                    0.304       6.660 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_18/gateop_perm/Z
                                   net (fanout=2)        0.451       7.111         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N39359
 CLMA_174_81/Y3                    td                    0.210       7.321 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.528       7.849         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMS_166_73/Y1                    td                    0.288       8.137 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=13)       0.581       8.718         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_174_77/CECO                  td                    0.184       8.902 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       8.902         ntR653           
 CLMA_174_81/CECI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.902         Logic Levels: 5  
                                                                                   Logic: 1.752ns(38.994%), Route: 2.741ns(61.006%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.705      23.550         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_81/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.750      24.300                          
 clock uncertainty                                      -0.150      24.150                          

 Setup time                                             -0.729      23.421                          

 Data required time                                                 23.421                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.421                          
 Data arrival time                                                   8.902                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.519                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.109  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.550
  Launch Clock Delay      :  4.409
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.041       4.409         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_178_76/Q3                    tco                   0.288       4.697 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.585       5.282         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [15]
 CLMA_174_84/Y2                    td                    0.478       5.760 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_15/gateop_perm/Z
                                   net (fanout=1)        0.596       6.356         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N39356
 CLMA_174_60/Y1                    td                    0.304       6.660 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_18/gateop_perm/Z
                                   net (fanout=2)        0.451       7.111         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N39359
 CLMA_174_81/Y3                    td                    0.210       7.321 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.528       7.849         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMS_166_73/Y1                    td                    0.288       8.137 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=13)       0.581       8.718         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_174_77/CECO                  td                    0.184       8.902 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       8.902         ntR653           
 CLMA_174_81/CECI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.902         Logic Levels: 5  
                                                                                   Logic: 1.752ns(38.994%), Route: 2.741ns(61.006%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.705      23.550         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_81/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.750      24.300                          
 clock uncertainty                                      -0.150      24.150                          

 Setup time                                             -0.729      23.421                          

 Data required time                                                 23.421                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.421                          
 Data arrival time                                                   8.902                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.519                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[11]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.548
  Launch Clock Delay      :  4.409
  Clock Pessimism Removal :  0.861

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.041       4.409         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_178_76/Q3                    tco                   0.288       4.697 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.585       5.282         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [15]
 CLMA_174_84/Y2                    td                    0.478       5.760 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_15/gateop_perm/Z
                                   net (fanout=1)        0.596       6.356         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N39356
 CLMA_174_60/Y1                    td                    0.304       6.660 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_18/gateop_perm/Z
                                   net (fanout=2)        0.451       7.111         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N39359
 CLMA_174_81/Y3                    td                    0.210       7.321 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.528       7.849         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMS_166_73/Y1                    td                    0.288       8.137 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=13)       0.617       8.754         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_178_72/CECO                  td                    0.184       8.938 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.938         ntR652           
 CLMA_178_76/CECI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[11]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.938         Logic Levels: 5  
                                                                                   Logic: 1.752ns(38.684%), Route: 2.777ns(61.316%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.703      23.548         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.861      24.409                          
 clock uncertainty                                      -0.150      24.259                          

 Setup time                                             -0.729      23.530                          

 Data required time                                                 23.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.530                          
 Data arrival time                                                   8.938                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.592                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.417
  Launch Clock Delay      :  3.556
  Clock Pessimism Removal :  -0.861

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.711       3.556         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_194_72/Q3                    tco                   0.221       3.777 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.087       3.864         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt [0]
 CLMA_194_72/D4                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.864         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.049       4.417         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.861       3.556                          
 clock uncertainty                                       0.000       3.556                          

 Hold time                                              -0.034       3.522                          

 Data required time                                                  3.522                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.522                          
 Data arrival time                                                   3.864                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.407
  Launch Clock Delay      :  3.546
  Clock Pessimism Removal :  -0.861

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.701       3.546         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_72/Q3                    tco                   0.221       3.767 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.087       3.854         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt [0]
 CLMA_182_72/D4                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.854         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.039       4.407         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.861       3.546                          
 clock uncertainty                                       0.000       3.546                          

 Hold time                                              -0.034       3.512                          

 Data required time                                                  3.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.512                          
 Data arrival time                                                   3.854                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.417
  Launch Clock Delay      :  3.556
  Clock Pessimism Removal :  -0.861

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.711       3.556         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_194_72/Q3                    tco                   0.221       3.777 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.087       3.864         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt [0]
 CLMA_194_72/B0                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.864         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.049       4.417         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.861       3.556                          
 clock uncertainty                                       0.000       3.556                          

 Hold time                                              -0.080       3.476                          

 Data required time                                                  3.476                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.476                          
 Data arrival time                                                   3.864                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.388                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.456  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.546
  Launch Clock Delay      :  8.525
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      11.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543      12.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      16.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     2.059      18.525         ntclkbufg_0      
 CLMS_226_61/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_226_61/Q3                    tco                   0.288      18.813 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.869      19.682         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMS_178_73/Y2                    td                    0.478      20.160 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.410      20.570         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMS_182_73/Y1                    td                    0.212      20.782 r       _N6362_inv/gateop_perm/Z
                                   net (fanout=8)        0.408      21.190         _N6362           
                                   td                    0.477      21.667 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.667         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4983
 CLMA_182_68/COUT                  td                    0.058      21.725 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.725         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4985
                                   td                    0.058      21.783 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.783         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4987
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  21.783         Logic Levels: 3  
                                                                                   Logic: 1.571ns(48.220%), Route: 1.687ns(51.780%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.701      23.546         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.523      24.069                          
 clock uncertainty                                      -0.150      23.919                          

 Setup time                                             -0.167      23.752                          

 Data required time                                                 23.752                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.752                          
 Data arrival time                                                  21.783                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.969                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.456  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.546
  Launch Clock Delay      :  8.525
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      11.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543      12.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      16.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     2.059      18.525         ntclkbufg_0      
 CLMS_226_61/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_226_61/Q3                    tco                   0.288      18.813 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.869      19.682         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMS_178_73/Y2                    td                    0.478      20.160 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.410      20.570         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMS_182_73/Y1                    td                    0.212      20.782 r       _N6362_inv/gateop_perm/Z
                                   net (fanout=8)        0.408      21.190         _N6362           
                                   td                    0.477      21.667 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.667         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4983
 CLMA_182_68/COUT                  td                    0.058      21.725 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.725         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4985
 CLMA_182_72/CIN                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  21.725         Logic Levels: 3  
                                                                                   Logic: 1.513ns(47.281%), Route: 1.687ns(52.719%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.701      23.546         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.523      24.069                          
 clock uncertainty                                      -0.150      23.919                          

 Setup time                                             -0.170      23.749                          

 Data required time                                                 23.749                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.749                          
 Data arrival time                                                  21.725                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.024                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.462  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.540
  Launch Clock Delay      :  8.525
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      11.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543      12.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      16.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     2.059      18.525         ntclkbufg_0      
 CLMS_226_61/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_226_61/Q3                    tco                   0.288      18.813 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.869      19.682         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMS_178_73/Y2                    td                    0.478      20.160 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.410      20.570         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMS_182_73/Y1                    td                    0.212      20.782 r       _N6362_inv/gateop_perm/Z
                                   net (fanout=8)        0.408      21.190         _N6362           
                                   td                    0.477      21.667 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.667         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4983
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  21.667         Logic Levels: 2  
                                                                                   Logic: 1.455ns(46.308%), Route: 1.687ns(53.692%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.695      23.540         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.523      24.063                          
 clock uncertainty                                      -0.150      23.913                          

 Setup time                                             -0.150      23.763                          

 Data required time                                                 23.763                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.763                          
 Data arrival time                                                  21.667                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.096                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[7]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.161  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.398
  Launch Clock Delay      :  7.036
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      25.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.721      27.036         ntclkbufg_0      
 CLMS_226_61/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_226_61/Q3                    tco                   0.221      27.257 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.689      27.946         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMA_178_68/B4                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  27.946         Logic Levels: 0  
                                                                                   Logic: 0.221ns(24.286%), Route: 0.689ns(75.714%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348      21.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      21.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543      22.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      22.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.030      24.398         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.523      23.875                          
 clock uncertainty                                       0.150      24.025                          

 Hold time                                              -0.035      23.990                          

 Data required time                                                 23.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.990                          
 Data arrival time                                                  27.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.956                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.143  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.416
  Launch Clock Delay      :  7.036
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      25.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.721      27.036         ntclkbufg_0      
 CLMS_226_61/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_226_61/Q3                    tco                   0.221      27.257 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.698      27.955         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMA_186_76/A0                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  27.955         Logic Levels: 0  
                                                                                   Logic: 0.221ns(24.048%), Route: 0.698ns(75.952%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348      21.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      21.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543      22.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      22.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.048      24.416         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.523      23.893                          
 clock uncertainty                                       0.150      24.043                          

 Hold time                                              -0.094      23.949                          

 Data required time                                                 23.949                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.949                          
 Data arrival time                                                  27.955                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.006                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.161  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.398
  Launch Clock Delay      :  7.036
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      25.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.721      27.036         ntclkbufg_0      
 CLMS_226_61/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_226_61/Q3                    tco                   0.221      27.257 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.689      27.946         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMA_178_68/A1                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  27.946         Logic Levels: 0  
                                                                                   Logic: 0.221ns(24.286%), Route: 0.689ns(75.714%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348      21.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      21.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543      22.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      22.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.030      24.398         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.523      23.875                          
 clock uncertainty                                       0.150      24.025                          

 Hold time                                              -0.121      23.904                          

 Data required time                                                 23.904                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.904                          
 Data arrival time                                                  27.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.042                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_q/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.107  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.591
  Launch Clock Delay      :  4.450
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.078       4.450         ntclkbufg_1      
 CLMA_154_28/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[9]/opit_0_L5Q_perm/CLK

 CLMA_154_28/Q2                    tco                   0.290       4.740 r       u_hdmi_top/u_video_driver/cnt_v[9]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.408       5.148         u_hdmi_top/u_video_driver/cnt_v [9]
 CLMA_158_29/Y2                    td                    0.494       5.642 f       u_hdmi_top/u_video_driver/N6_mux8_4/gateop_perm/Z
                                   net (fanout=1)        2.214       7.856         u_hdmi_top/u_video_driver/_N38144
 CLMS_78_109/Y6CD                  td                    0.134       7.990 f       CLKROUTE_5/Z     
                                   net (fanout=1)        1.510       9.500         ntR1132          
 CLMA_78_104/Y6CD                  td                    0.134       9.634 f       CLKROUTE_4/Z     
                                   net (fanout=1)        0.742      10.376         ntR1131          
 CLMS_82_109/Y6CD                  td                    0.134      10.510 f       CLKROUTE_3/Z     
                                   net (fanout=1)        0.754      11.264         ntR1130          
 CLMA_90_108/Y6CD                  td                    0.134      11.398 f       CLKROUTE_2/Z     
                                   net (fanout=1)        0.616      12.014         ntR1129          
 CLMA_82_100/Y6CD                  td                    0.134      12.148 f       CLKROUTE_1/Z     
                                   net (fanout=1)        0.601      12.749         ntR1128          
 CLMA_82_104/Y6CD                  td                    0.134      12.883 f       CLKROUTE_0/Z     
                                   net (fanout=1)        2.663      15.546         ntR1127          
 CLMA_158_29/Y0                    td                    0.210      15.756 r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q/Z
                                   net (fanout=1)        0.800      16.556         video_vs         
 CLMA_174_13/M3                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_q/opit_0/D

 Data arrival time                                                  16.556         Logic Levels: 8  
                                                                                   Logic: 1.798ns(14.852%), Route: 10.308ns(85.148%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 V9                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.044      15.428         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      16.341 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.341         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      16.389 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296      16.685         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      16.785 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      17.231         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      17.231 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.744      18.975         ntclkbufg_1      
 CLMA_174_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_q/opit_0/CLK
 clock pessimism                                         0.752      19.727                          
 clock uncertainty                                      -0.150      19.577                          

 Setup time                                             -0.079      19.498                          

 Data required time                                                 19.498                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.498                          
 Data arrival time                                                  16.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.942                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/pixel_xpos[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.116  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.577
  Launch Clock Delay      :  4.445
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.073       4.445         ntclkbufg_1      
 CLMA_166_24/CLK                                                           r       u_hdmi_top/u_video_driver/pixel_xpos[1]/opit_0_L5Q_perm/CLK

 CLMA_166_24/Q2                    tco                   0.290       4.735 r       u_hdmi_top/u_video_driver/pixel_xpos[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.412       5.147         u_hdmi_top/pixel_xpos [1]
 CLMA_162_16/Y0                    td                    0.487       5.634 r       u_hdmi_top/u_video_display/N32_mux5_5/gateop_perm/Z
                                   net (fanout=1)        0.405       6.039         u_hdmi_top/u_video_display/_N38156
 CLMA_166_12/Y1                    td                    0.304       6.343 r       u_hdmi_top/u_video_display/N32_mux6/gateop_perm/Z
                                   net (fanout=2)        0.591       6.934         u_hdmi_top/u_video_display/_N4575
 CLMS_166_25/Y3                    td                    0.210       7.144 r       u_hdmi_top/u_video_display/N40_2/gateop_perm/Z
                                   net (fanout=1)        0.582       7.726         u_hdmi_top/u_video_display/_N38173
 CLMA_162_32/Y2                    td                    0.196       7.922 f       u_hdmi_top/u_video_display/data_val/opit_0_L5Q_perm/Z
                                   net (fanout=10)       1.255       9.177         rdata_req        
                                   td                    0.234       9.411 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.411         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4812
 CLMS_154_85/COUT                  td                    0.058       9.469 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.469         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4814
                                   td                    0.058       9.527 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.527         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4816
 CLMS_154_89/COUT                  td                    0.058       9.585 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.585         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4818
 CLMS_154_93/Y0                    td                    0.269       9.854 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.647      10.501         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94 [8]
 CLMA_158_88/Y2                    td                    0.286      10.787 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N95[8]/gateop_perm/Z
                                   net (fanout=1)        0.793      11.580         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rrptr [8]
                                   td                    0.327      11.907 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.907         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.co [10]
 CLMA_158_89/Y2                    td                    0.158      12.065 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.131      12.196         _N13             
 CLMA_158_89/M1                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/D

 Data arrival time                                                  12.196         Logic Levels: 9  
                                                                                   Logic: 2.935ns(37.866%), Route: 4.816ns(62.134%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 V9                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.044      15.428         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      16.341 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.341         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      16.389 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296      16.685         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      16.785 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      17.231         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      17.231 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.730      18.961         ntclkbufg_1      
 CLMA_158_89/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/CLK
 clock pessimism                                         0.752      19.713                          
 clock uncertainty                                      -0.150      19.563                          

 Setup time                                             -0.079      19.484                          

 Data required time                                                 19.484                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.484                          
 Data arrival time                                                  12.196                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.288                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.109  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.581
  Launch Clock Delay      :  4.442
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.070       4.442         ntclkbufg_1      
 CLMS_178_25/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[3]/opit_0_L5Q_perm/CLK

 CLMS_178_25/Q1                    tco                   0.291       4.733 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[3]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.558       5.291         u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m [3]
 CLMA_178_16/Y1                    td                    0.567       5.858 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.404       6.262         _N3              
 CLMA_174_20/Y1                    td                    0.304       6.566 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N95/gateop_perm/Z
                                   net (fanout=7)        0.588       7.154         u_hdmi_top/u_rgb2dvi_0/encoder_b/decision2
 CLMS_166_13/Y3                    td                    0.210       7.364 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N214/gateop_perm/Z
                                   net (fanout=6)        0.587       7.951         u_hdmi_top/u_rgb2dvi_0/encoder_b/N214
 CLMA_174_17/Y2                    td                    0.210       8.161 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_8[1]/gateop_perm/Z
                                   net (fanout=1)        0.440       8.601         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb11 [1]
                                   td                    0.474       9.075 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.075         u_hdmi_top/u_rgb2dvi_0/encoder_b/_N4480
 CLMS_166_17/Y3                    td                    0.501       9.576 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_3/gateop_A2/Y1
                                   net (fanout=2)        0.580      10.156         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb12 [3]
 CLMA_174_16/COUT                  td                    0.507      10.663 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.663         u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.co [4]
 CLMA_174_20/Y0                    td                    0.269      10.932 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_5/gateop/Y
                                   net (fanout=1)        0.443      11.375         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb7 [4]
 CLMS_166_25/A1                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/L1

 Data arrival time                                                  11.375         Logic Levels: 7  
                                                                                   Logic: 3.333ns(48.074%), Route: 3.600ns(51.926%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 V9                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.044      15.428         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      16.341 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.341         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      16.389 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296      16.685         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      16.785 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      17.231         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      17.231 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.734      18.965         ntclkbufg_1      
 CLMS_166_25/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.752      19.717                          
 clock uncertainty                                      -0.150      19.567                          

 Setup time                                             -0.231      19.336                          

 Data required time                                                 19.336                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.336                          
 Data arrival time                                                  11.375                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.961                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_video_driver/cnt_v[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.458
  Launch Clock Delay      :  3.594
  Clock Pessimism Removal :  -0.864

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.747       3.594         ntclkbufg_1      
 CLMA_158_20/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[0]/opit_0_L5Q_perm/CLK

 CLMA_158_20/Q3                    tco                   0.221       3.815 f       u_hdmi_top/u_video_driver/cnt_v[0]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.089       3.904         u_hdmi_top/u_video_driver/cnt_v [0]
 CLMA_158_20/D4                                                            f       u_hdmi_top/u_video_driver/cnt_v[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.904         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.290%), Route: 0.089ns(28.710%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.086       4.458         ntclkbufg_1      
 CLMA_158_20/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.864       3.594                          
 clock uncertainty                                       0.000       3.594                          

 Hold time                                              -0.034       3.560                          

 Data required time                                                  3.560                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.560                          
 Data arrival time                                                   3.904                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m_reg[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[7]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.460
  Launch Clock Delay      :  3.596
  Clock Pessimism Removal :  -0.834

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.749       3.596         ntclkbufg_1      
 CLMA_186_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m_reg[7]/opit_0_L5Q_perm/CLK

 CLMA_186_17/Q3                    tco                   0.221       3.817 f       u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m_reg[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084       3.901         u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m_reg [7]
 CLMA_186_16/B0                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[7]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.901         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.088       4.460         ntclkbufg_1      
 CLMA_186_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.834       3.626                          
 clock uncertainty                                       0.000       3.626                          

 Hold time                                              -0.080       3.546                          

 Data required time                                                  3.546                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.546                          
 Data arrival time                                                   3.901                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.355                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/data_req/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_video_driver/pixel_xpos[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.108  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.445
  Launch Clock Delay      :  3.585
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.738       3.585         ntclkbufg_1      
 CLMS_162_25/CLK                                                           r       u_hdmi_top/u_video_driver/data_req/opit_0_L5Q_perm/CLK

 CLMS_162_25/Q2                    tco                   0.224       3.809 f       u_hdmi_top/u_video_driver/data_req/opit_0_L5Q_perm/Q
                                   net (fanout=12)       0.225       4.034         u_hdmi_top/u_video_driver/data_req
 CLMA_166_24/C4                                                            f       u_hdmi_top/u_video_driver/pixel_xpos[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.034         Logic Levels: 0  
                                                                                   Logic: 0.224ns(49.889%), Route: 0.225ns(50.111%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.073       4.445         ntclkbufg_1      
 CLMA_166_24/CLK                                                           r       u_hdmi_top/u_video_driver/pixel_xpos[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.752       3.693                          
 clock uncertainty                                       0.000       3.693                          

 Hold time                                              -0.034       3.659                          

 Data required time                                                  3.659                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.659                          
 Data arrival time                                                   4.034                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.375                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.542  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.584
  Launch Clock Delay      :  8.547
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            230.000     230.000 r                        
 V9                                                      0.000     230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     230.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254     231.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076     231.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348     231.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103     231.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543     232.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     232.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230     234.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129     234.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555     235.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348     235.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000     235.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     235.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836     236.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000     236.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     2.081     238.547         ntclkbufg_0      
 CLMS_150_93/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q/CLK

 CLMS_150_93/Q2                    tco                   0.289     238.836 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q/Q
                                   net (fanout=1)        0.273     239.109         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [6]
 CLMS_150_89/M2                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                 239.109         Logic Levels: 0  
                                                                                   Logic: 0.289ns(51.423%), Route: 0.273ns(48.577%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       230.760     230.760 r                        
 V9                                                      0.000     230.760 r       sys_clk (port)   
                                   net (fanout=1)        0.044     230.804         sys_clk          
 IOBS_128_0/DIN                    td                    0.913     231.717 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.717         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048     231.765 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296     232.061         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100     232.161 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446     232.607         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     232.607 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.737     234.344         ntclkbufg_1      
 CLMS_150_89/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.421     234.765                          
 clock uncertainty                                      -0.150     234.615                          

 Setup time                                             -0.088     234.527                          

 Data required time                                                234.527                          
----------------------------------------------------------------------------------------------------
 Data required time                                                234.527                          
 Data arrival time                                                 239.109                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.582                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.531  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.593
  Launch Clock Delay      :  8.545
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            230.000     230.000 r                        
 V9                                                      0.000     230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     230.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254     231.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076     231.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348     231.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103     231.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543     232.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     232.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230     234.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129     234.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555     235.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348     235.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000     235.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     235.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836     236.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000     236.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     2.079     238.545         ntclkbufg_0      
 CLMA_146_89/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK

 CLMA_146_89/Q2                    tco                   0.289     238.834 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.273     239.107         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [8]
 CLMA_146_93/M1                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D

 Data arrival time                                                 239.107         Logic Levels: 0  
                                                                                   Logic: 0.289ns(51.423%), Route: 0.273ns(48.577%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       230.760     230.760 r                        
 V9                                                      0.000     230.760 r       sys_clk (port)   
                                   net (fanout=1)        0.044     230.804         sys_clk          
 IOBS_128_0/DIN                    td                    0.913     231.717 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.717         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048     231.765 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296     232.061         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100     232.161 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446     232.607         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     232.607 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.746     234.353         ntclkbufg_1      
 CLMA_146_93/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
 clock pessimism                                         0.421     234.774                          
 clock uncertainty                                      -0.150     234.624                          

 Setup time                                             -0.088     234.536                          

 Data required time                                                234.536                          
----------------------------------------------------------------------------------------------------
 Data required time                                                234.536                          
 Data arrival time                                                 239.107                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.571                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.537  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.578
  Launch Clock Delay      :  8.536
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            230.000     230.000 r                        
 V9                                                      0.000     230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     230.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254     231.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076     231.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348     231.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103     231.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543     232.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     232.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230     234.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129     234.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555     235.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348     235.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000     235.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     235.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836     236.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000     236.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     2.070     238.536         ntclkbufg_0      
 CLMS_150_85/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK

 CLMS_150_85/Q1                    tco                   0.291     238.827 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.269     239.096         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [9]
 CLMA_150_84/M1                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D

 Data arrival time                                                 239.096         Logic Levels: 0  
                                                                                   Logic: 0.291ns(51.964%), Route: 0.269ns(48.036%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       230.760     230.760 r                        
 V9                                                      0.000     230.760 r       sys_clk (port)   
                                   net (fanout=1)        0.044     230.804         sys_clk          
 IOBS_128_0/DIN                    td                    0.913     231.717 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.717         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048     231.765 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296     232.061         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100     232.161 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446     232.607         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     232.607 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.731     234.338         ntclkbufg_1      
 CLMA_150_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
 clock pessimism                                         0.421     234.759                          
 clock uncertainty                                      -0.150     234.609                          

 Setup time                                             -0.079     234.530                          

 Data required time                                                234.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                234.530                          
 Data arrival time                                                 239.096                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.566                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.436
  Launch Clock Delay      :  7.040
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            200.000     200.000 r                        
 V9                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     200.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913     200.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048     201.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296     201.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098     201.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446     201.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     201.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873     203.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123     203.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510     204.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249     204.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000     204.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     204.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715     205.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000     205.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.725     207.040         ntclkbufg_0      
 CLMA_150_80/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK

 CLMA_150_80/Q2                    tco                   0.224     207.264 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084     207.348         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [3]
 CLMS_150_81/CD                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D

 Data arrival time                                                 207.348         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 V9                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.044     200.036         sys_clk          
 IOBS_128_0/DIN                    td                    1.254     201.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076     201.366 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348     201.714         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107     201.821 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543     202.364         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     202.364 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.064     204.428         ntclkbufg_1      
 CLMS_150_81/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                        -0.421     204.007                          
 clock uncertainty                                       0.150     204.157                          

 Hold time                                               0.053     204.210                          

 Data required time                                                204.210                          
----------------------------------------------------------------------------------------------------
 Data required time                                                204.210                          
 Data arrival time                                                 207.348                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.138                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.462
  Launch Clock Delay      :  7.066
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            200.000     200.000 r                        
 V9                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     200.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913     200.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048     201.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296     201.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098     201.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446     201.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     201.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873     203.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123     203.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510     204.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249     204.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000     204.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     204.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715     205.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000     205.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.751     207.066         ntclkbufg_0      
 CLMA_146_96/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK

 CLMA_146_96/Q2                    tco                   0.224     207.290 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084     207.374         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [7]
 CLMA_146_97/CD                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D

 Data arrival time                                                 207.374         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 V9                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.044     200.036         sys_clk          
 IOBS_128_0/DIN                    td                    1.254     201.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076     201.366 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348     201.714         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107     201.821 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543     202.364         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     202.364 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.090     204.454         ntclkbufg_1      
 CLMA_146_97/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK
 clock pessimism                                        -0.421     204.033                          
 clock uncertainty                                       0.150     204.183                          

 Hold time                                               0.053     204.236                          

 Data required time                                                204.236                          
----------------------------------------------------------------------------------------------------
 Data required time                                                204.236                          
 Data arrival time                                                 207.374                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.138                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.439
  Launch Clock Delay      :  7.044
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            200.000     200.000 r                        
 V9                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     200.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913     200.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048     201.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296     201.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098     201.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446     201.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     201.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873     203.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123     203.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510     204.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249     204.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000     204.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     204.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715     205.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000     205.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.729     207.044         ntclkbufg_0      
 CLMA_146_81/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK

 CLMA_146_81/Q2                    tco                   0.224     207.268 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084     207.352         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [1]
 CLMA_146_80/CD                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D

 Data arrival time                                                 207.352         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 V9                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.044     200.036         sys_clk          
 IOBS_128_0/DIN                    td                    1.254     201.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076     201.366 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348     201.714         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107     201.821 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543     202.364         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     202.364 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.067     204.431         ntclkbufg_1      
 CLMA_146_80/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                        -0.421     204.010                          
 clock uncertainty                                       0.150     204.160                          

 Hold time                                               0.053     204.213                          

 Data required time                                                204.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                                204.213                          
 Data arrival time                                                 207.352                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.139                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_pwron_pass/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.321  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.030
  Launch Clock Delay      :  8.502
  Clock Pessimism Removal :  1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     2.036       8.502         ntclkbufg_0      
 CLMS_178_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_178_73/Q1                    tco                   0.291       8.793 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=575)      1.217      10.010         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_206_121/RSCO                 td                    0.147      10.157 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[39]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      10.157         ntR373           
 CLMS_206_125/RSCO                 td                    0.147      10.304 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[63]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      10.304         ntR372           
 CLMS_206_129/RSCO                 td                    0.147      10.451 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[54]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      10.451         ntR371           
 CLMS_206_133/RSCO                 td                    0.147      10.598 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96]/opit_0_inv_A2Q0/RSOUT
                                   net (fanout=3)        0.000      10.598         ntR370           
 CLMS_206_137/RSCO                 td                    0.147      10.745 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.745         ntR369           
 CLMS_206_141/RSCO                 td                    0.147      10.892 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.892         ntR368           
 CLMS_206_145/RSCO                 td                    0.147      11.039 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.039         ntR367           
 CLMS_206_149/RSCO                 td                    0.147      11.186 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.186         ntR366           
 CLMS_206_153/RSCO                 td                    0.147      11.333 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.333         ntR365           
 CLMS_206_157/RSCO                 td                    0.147      11.480 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.480         ntR364           
 CLMS_206_161/RSCO                 td                    0.147      11.627 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.627         ntR363           
 CLMS_206_165/RSCO                 td                    0.147      11.774 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.774         ntR362           
 CLMS_206_169/RSCO                 td                    0.147      11.921 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.921         ntR361           
 CLMS_206_173/RSCO                 td                    0.147      12.068 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      12.068         ntR360           
 CLMS_206_177/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_pwron_pass/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  12.068         Logic Levels: 14 
                                                                                   Logic: 2.349ns(65.872%), Route: 1.217ns(34.128%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.715      17.030         ntclkbufg_0      
 CLMS_206_177/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_pwron_pass/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.151      18.181                          
 clock uncertainty                                      -0.350      17.831                          

 Recovery time                                           0.000      17.831                          

 Data required time                                                 17.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.831                          
 Data arrival time                                                  12.068                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.763                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.321  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.030
  Launch Clock Delay      :  8.502
  Clock Pessimism Removal :  1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     2.036       8.502         ntclkbufg_0      
 CLMS_178_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_178_73/Q1                    tco                   0.291       8.793 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=575)      1.217      10.010         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_206_121/RSCO                 td                    0.147      10.157 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[39]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      10.157         ntR373           
 CLMS_206_125/RSCO                 td                    0.147      10.304 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[63]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      10.304         ntR372           
 CLMS_206_129/RSCO                 td                    0.147      10.451 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[54]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      10.451         ntR371           
 CLMS_206_133/RSCO                 td                    0.147      10.598 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96]/opit_0_inv_A2Q0/RSOUT
                                   net (fanout=3)        0.000      10.598         ntR370           
 CLMS_206_137/RSCO                 td                    0.147      10.745 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.745         ntR369           
 CLMS_206_141/RSCO                 td                    0.147      10.892 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.892         ntR368           
 CLMS_206_145/RSCO                 td                    0.147      11.039 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.039         ntR367           
 CLMS_206_149/RSCO                 td                    0.147      11.186 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.186         ntR366           
 CLMS_206_153/RSCO                 td                    0.147      11.333 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.333         ntR365           
 CLMS_206_157/RSCO                 td                    0.147      11.480 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.480         ntR364           
 CLMS_206_161/RSCO                 td                    0.147      11.627 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.627         ntR363           
 CLMS_206_165/RSCO                 td                    0.147      11.774 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.774         ntR362           
 CLMS_206_169/RSCO                 td                    0.147      11.921 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.921         ntR361           
 CLMS_206_173/RSCO                 td                    0.147      12.068 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      12.068         ntR360           
 CLMS_206_177/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  12.068         Logic Levels: 14 
                                                                                   Logic: 2.349ns(65.872%), Route: 1.217ns(34.128%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.715      17.030         ntclkbufg_0      
 CLMS_206_177/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.151      18.181                          
 clock uncertainty                                      -0.350      17.831                          

 Recovery time                                           0.000      17.831                          

 Data required time                                                 17.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.831                          
 Data arrival time                                                  12.068                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.763                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_address[13]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.321  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.030
  Launch Clock Delay      :  8.502
  Clock Pessimism Removal :  1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     2.036       8.502         ntclkbufg_0      
 CLMS_178_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_178_73/Q1                    tco                   0.291       8.793 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=575)      1.217      10.010         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_206_121/RSCO                 td                    0.147      10.157 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[39]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      10.157         ntR373           
 CLMS_206_125/RSCO                 td                    0.147      10.304 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[63]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      10.304         ntR372           
 CLMS_206_129/RSCO                 td                    0.147      10.451 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[54]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      10.451         ntR371           
 CLMS_206_133/RSCO                 td                    0.147      10.598 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96]/opit_0_inv_A2Q0/RSOUT
                                   net (fanout=3)        0.000      10.598         ntR370           
 CLMS_206_137/RSCO                 td                    0.147      10.745 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.745         ntR369           
 CLMS_206_141/RSCO                 td                    0.147      10.892 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.892         ntR368           
 CLMS_206_145/RSCO                 td                    0.147      11.039 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.039         ntR367           
 CLMS_206_149/RSCO                 td                    0.147      11.186 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.186         ntR366           
 CLMS_206_153/RSCO                 td                    0.147      11.333 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.333         ntR365           
 CLMS_206_157/RSCO                 td                    0.147      11.480 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.480         ntR364           
 CLMS_206_161/RSCO                 td                    0.147      11.627 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.627         ntR363           
 CLMS_206_165/RSCO                 td                    0.147      11.774 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.774         ntR362           
 CLMS_206_169/RSCO                 td                    0.147      11.921 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.921         ntR361           
 CLMS_206_173/RSCO                 td                    0.147      12.068 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      12.068         ntR360           
 CLMS_206_177/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_address[13]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  12.068         Logic Levels: 14 
                                                                                   Logic: 2.349ns(65.872%), Route: 1.217ns(34.128%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.715      17.030         ntclkbufg_0      
 CLMS_206_177/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_address[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.151      18.181                          
 clock uncertainty                                      -0.350      17.831                          

 Recovery time                                           0.000      17.831                          

 Data required time                                                 17.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.831                          
 Data arrival time                                                  12.068                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.763                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[8]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.134  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.524
  Launch Clock Delay      :  7.012
  Clock Pessimism Removal :  -1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       5.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.697       7.012         ntclkbufg_0      
 CLMS_178_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_178_73/Q1                    tco                   0.224       7.236 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=575)      0.512       7.748         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_198_72/RSCO                  td                    0.105       7.853 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[74]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       7.853         ntR554           
 CLMA_198_76/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[8]/opit_0_inv/RS

 Data arrival time                                                   7.853         Logic Levels: 1  
                                                                                   Logic: 0.329ns(39.120%), Route: 0.512ns(60.880%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     2.058       8.524         ntclkbufg_0      
 CLMA_198_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[8]/opit_0_inv/CLK
 clock pessimism                                        -1.378       7.146                          
 clock uncertainty                                       0.200       7.346                          

 Removal time                                            0.000       7.346                          

 Data required time                                                  7.346                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.346                          
 Data arrival time                                                   7.853                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.507                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[10]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.134  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.524
  Launch Clock Delay      :  7.012
  Clock Pessimism Removal :  -1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       5.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.697       7.012         ntclkbufg_0      
 CLMS_178_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_178_73/Q1                    tco                   0.224       7.236 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=575)      0.512       7.748         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_198_72/RSCO                  td                    0.105       7.853 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[74]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       7.853         ntR554           
 CLMA_198_76/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[10]/opit_0_inv/RS

 Data arrival time                                                   7.853         Logic Levels: 1  
                                                                                   Logic: 0.329ns(39.120%), Route: 0.512ns(60.880%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     2.058       8.524         ntclkbufg_0      
 CLMA_198_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[10]/opit_0_inv/CLK
 clock pessimism                                        -1.378       7.146                          
 clock uncertainty                                       0.200       7.346                          

 Removal time                                            0.000       7.346                          

 Data required time                                                  7.346                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.346                          
 Data arrival time                                                   7.853                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.507                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[72]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.134  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.524
  Launch Clock Delay      :  7.012
  Clock Pessimism Removal :  -1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       5.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.697       7.012         ntclkbufg_0      
 CLMS_178_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_178_73/Q1                    tco                   0.224       7.236 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=575)      0.512       7.748         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_198_72/RSCO                  td                    0.105       7.853 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[74]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       7.853         ntR554           
 CLMA_198_76/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[72]/opit_0_inv/RS

 Data arrival time                                                   7.853         Logic Levels: 1  
                                                                                   Logic: 0.329ns(39.120%), Route: 0.512ns(60.880%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     2.058       8.524         ntclkbufg_0      
 CLMA_198_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[72]/opit_0_inv/CLK
 clock pessimism                                        -1.378       7.146                          
 clock uncertainty                                       0.200       7.346                          

 Removal time                                            0.000       7.346                          

 Data required time                                                  7.346                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.346                          
 Data arrival time                                                   7.853                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.507                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    1.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.028
  Launch Clock Delay      :  5.960
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       3.894 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.066       5.960         ntclkbufg_2      
 CLMA_134_72/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_134_72/Q1                    tco                   0.291       6.251 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.264       6.515         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_134_76/Y1                    td                    0.197       6.712 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=54)       8.145      14.857         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_138_57/RS                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/RS

 Data arrival time                                                  14.857         Logic Levels: 1  
                                                                                   Logic: 0.488ns(5.485%), Route: 8.409ns(94.515%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.713      17.028         ntclkbufg_0      
 CLMS_138_57/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.000      17.028                          
 clock uncertainty                                      -0.350      16.678                          

 Recovery time                                          -0.617      16.061                          

 Data required time                                                 16.061                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.061                          
 Data arrival time                                                  14.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.204                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    1.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.028
  Launch Clock Delay      :  5.960
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       3.894 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.066       5.960         ntclkbufg_2      
 CLMA_134_72/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_134_72/Q1                    tco                   0.291       6.251 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.264       6.515         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_134_76/Y1                    td                    0.197       6.712 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=54)       8.145      14.857         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_138_57/RS                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RS

 Data arrival time                                                  14.857         Logic Levels: 1  
                                                                                   Logic: 0.488ns(5.485%), Route: 8.409ns(94.515%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.713      17.028         ntclkbufg_0      
 CLMS_138_57/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/CLK
 clock pessimism                                         0.000      17.028                          
 clock uncertainty                                      -0.350      16.678                          

 Recovery time                                          -0.617      16.061                          

 Data required time                                                 16.061                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.061                          
 Data arrival time                                                  14.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.204                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    1.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.028
  Launch Clock Delay      :  5.960
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       3.894 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.066       5.960         ntclkbufg_2      
 CLMA_134_72/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_134_72/Q1                    tco                   0.291       6.251 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.264       6.515         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_134_76/Y1                    td                    0.197       6.712 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=54)       8.145      14.857         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_138_57/RS                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RS

 Data arrival time                                                  14.857         Logic Levels: 1  
                                                                                   Logic: 0.488ns(5.485%), Route: 8.409ns(94.515%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.713      17.028         ntclkbufg_0      
 CLMS_138_57/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/CLK
 clock pessimism                                         0.000      17.028                          
 clock uncertainty                                      -0.350      16.678                          

 Recovery time                                          -0.617      16.061                          

 Data required time                                                 16.061                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.061                          
 Data arrival time                                                  14.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.204                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.721  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.552
  Launch Clock Delay      :  4.831
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       3.103 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.728       4.831         ntclkbufg_2      
 CLMA_134_72/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_134_72/Q1                    tco                   0.224       5.055 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.213       5.268         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_134_76/Y1                    td                    0.163       5.431 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=54)       3.711       9.142         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_210_88/RSTB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   9.142         Logic Levels: 1  
                                                                                   Logic: 0.387ns(8.977%), Route: 3.924ns(91.023%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     2.086       8.552         ntclkbufg_0      
 DRM_210_88/CLKB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000       8.552                          
 clock uncertainty                                       0.350       8.902                          

 Removal time                                           -0.077       8.825                          

 Data required time                                                  8.825                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.825                          
 Data arrival time                                                   9.142                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.317                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.749  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.580
  Launch Clock Delay      :  4.831
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       3.103 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.728       4.831         ntclkbufg_2      
 CLMA_134_72/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_134_72/Q1                    tco                   0.224       5.055 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.213       5.268         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_134_76/Y1                    td                    0.163       5.431 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=54)       5.969      11.400         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_210_108/RSTB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  11.400         Logic Levels: 1  
                                                                                   Logic: 0.387ns(5.891%), Route: 6.182ns(94.109%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     2.114       8.580         ntclkbufg_0      
 DRM_210_108/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000       8.580                          
 clock uncertainty                                       0.350       8.930                          

 Removal time                                           -0.077       8.853                          

 Data required time                                                  8.853                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.853                          
 Data arrival time                                                  11.400                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.547                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.692  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.523
  Launch Clock Delay      :  4.831
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       3.103 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.728       4.831         ntclkbufg_2      
 CLMA_134_72/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_134_72/Q1                    tco                   0.224       5.055 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.213       5.268         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_134_76/Y1                    td                    0.163       5.431 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=54)       6.042      11.473         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_210_68/RSTB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  11.473         Logic Levels: 1  
                                                                                   Logic: 0.387ns(5.827%), Route: 6.255ns(94.173%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     2.057       8.523         ntclkbufg_0      
 DRM_210_68/CLKB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000       8.523                          
 clock uncertainty                                       0.350       8.873                          

 Removal time                                           -0.077       8.796                          

 Data required time                                                  8.796                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.796                          
 Data arrival time                                                  11.473                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.677                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.188  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.107
  Launch Clock Delay      :  4.442
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.074       4.442         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_138_81/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_138_81/Q0                    tco                   0.287       4.729 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=546)     10.315      15.044         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_118_109/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  15.044         Logic Levels: 0  
                                                                                   Logic: 0.287ns(2.707%), Route: 10.315ns(97.293%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.792      17.107         ntclkbufg_0      
 CLMA_118_109/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.523      17.630                          
 clock uncertainty                                      -0.350      17.280                          

 Recovery time                                          -0.617      16.663                          

 Data required time                                                 16.663                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.663                          
 Data arrival time                                                  15.044                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.619                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.188  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.107
  Launch Clock Delay      :  4.442
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.074       4.442         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_138_81/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_138_81/Q0                    tco                   0.287       4.729 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=546)     10.315      15.044         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_118_109/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  15.044         Logic Levels: 0  
                                                                                   Logic: 0.287ns(2.707%), Route: 10.315ns(97.293%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.792      17.107         ntclkbufg_0      
 CLMA_118_109/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.523      17.630                          
 clock uncertainty                                      -0.350      17.280                          

 Recovery time                                          -0.617      16.663                          

 Data required time                                                 16.663                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.663                          
 Data arrival time                                                  15.044                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.619                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[2]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.188  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.107
  Launch Clock Delay      :  4.442
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.074       4.442         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_138_81/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_138_81/Q0                    tco                   0.287       4.729 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=546)     10.315      15.044         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_118_109/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  15.044         Logic Levels: 0  
                                                                                   Logic: 0.287ns(2.707%), Route: 10.315ns(97.293%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.792      17.107         ntclkbufg_0      
 CLMA_118_109/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.523      17.630                          
 clock uncertainty                                      -0.350      17.280                          

 Recovery time                                          -0.617      16.663                          

 Data required time                                                 16.663                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.663                          
 Data arrival time                                                  15.044                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.619                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[102]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.456  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.560
  Launch Clock Delay      :  3.581
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.736       3.581         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_138_81/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_138_81/Q0                    tco                   0.226       3.807 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=546)      1.354       5.161         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_206_97/RS                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[102]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.161         Logic Levels: 0  
                                                                                   Logic: 0.226ns(14.304%), Route: 1.354ns(85.696%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     2.094       8.560         ntclkbufg_0      
 CLMS_206_97/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[102]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.523       8.037                          
 clock uncertainty                                       0.350       8.387                          

 Removal time                                           -0.226       8.161                          

 Data required time                                                  8.161                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.161                          
 Data arrival time                                                   5.161                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.000                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[103]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.456  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.560
  Launch Clock Delay      :  3.581
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.736       3.581         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_138_81/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_138_81/Q0                    tco                   0.226       3.807 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=546)      1.354       5.161         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_206_97/RS                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[103]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.161         Logic Levels: 0  
                                                                                   Logic: 0.226ns(14.304%), Route: 1.354ns(85.696%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     2.094       8.560         ntclkbufg_0      
 CLMS_206_97/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[103]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.523       8.037                          
 clock uncertainty                                       0.350       8.387                          

 Removal time                                           -0.226       8.161                          

 Data required time                                                  8.161                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.161                          
 Data arrival time                                                   5.161                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.000                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[103]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.456  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.560
  Launch Clock Delay      :  3.581
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.736       3.581         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_138_81/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_138_81/Q0                    tco                   0.226       3.807 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=546)      1.354       5.161         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_206_96/RS                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[103]/opit_0_inv/RS

 Data arrival time                                                   5.161         Logic Levels: 0  
                                                                                   Logic: 0.226ns(14.304%), Route: 1.354ns(85.696%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     2.094       8.560         ntclkbufg_0      
 CLMA_206_96/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[103]/opit_0_inv/CLK
 clock pessimism                                        -0.523       8.037                          
 clock uncertainty                                       0.350       8.387                          

 Removal time                                           -0.226       8.161                          

 Data required time                                                  8.161                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.161                          
 Data arrival time                                                   5.161                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.000                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.127  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.815
  Launch Clock Delay      :  5.960
  Clock Pessimism Removal :  1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       3.894 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.066       5.960         ntclkbufg_2      
 CLMA_134_72/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_134_72/Q1                    tco                   0.291       6.251 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.264       6.515         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_134_76/Y1                    td                    0.197       6.712 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=54)       7.916      14.628         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_146_53/RS                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/RS

 Data arrival time                                                  14.628         Logic Levels: 1  
                                                                                   Logic: 0.488ns(5.630%), Route: 8.180ns(94.370%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000      23.103 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.712      24.815         ntclkbufg_2      
 CLMA_146_53/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
 clock pessimism                                         1.018      25.833                          
 clock uncertainty                                      -0.050      25.783                          

 Recovery time                                          -0.617      25.166                          

 Data required time                                                 25.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.166                          
 Data arrival time                                                  14.628                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.538                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.127  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.815
  Launch Clock Delay      :  5.960
  Clock Pessimism Removal :  1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       3.894 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.066       5.960         ntclkbufg_2      
 CLMA_134_72/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_134_72/Q1                    tco                   0.291       6.251 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.264       6.515         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_134_76/Y1                    td                    0.197       6.712 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=54)       7.916      14.628         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_146_53/RS                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/RS

 Data arrival time                                                  14.628         Logic Levels: 1  
                                                                                   Logic: 0.488ns(5.630%), Route: 8.180ns(94.370%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000      23.103 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.712      24.815         ntclkbufg_2      
 CLMA_146_53/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                         1.018      25.833                          
 clock uncertainty                                      -0.050      25.783                          

 Recovery time                                          -0.617      25.166                          

 Data required time                                                 25.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.166                          
 Data arrival time                                                  14.628                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.538                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.125  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.817
  Launch Clock Delay      :  5.960
  Clock Pessimism Removal :  1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       3.894 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.066       5.960         ntclkbufg_2      
 CLMA_134_72/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_134_72/Q1                    tco                   0.291       6.251 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.264       6.515         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_134_76/Y1                    td                    0.197       6.712 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=54)       7.767      14.479         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_150_56/RSCO                  td                    0.147      14.626 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.626         ntR48            
 CLMA_150_60/RSCO                  td                    0.147      14.773 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RSOUT
                                   net (fanout=4)        0.000      14.773         ntR47            
 CLMA_150_68/RSCO                  td                    0.147      14.920 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/RSOUT
                                   net (fanout=5)        0.000      14.920         ntR46            
 CLMA_150_72/RSCI                                                          f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RS

 Data arrival time                                                  14.920         Logic Levels: 4  
                                                                                   Logic: 0.929ns(10.368%), Route: 8.031ns(89.632%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000      23.103 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.714      24.817         ntclkbufg_2      
 CLMA_150_72/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         1.018      25.835                          
 clock uncertainty                                      -0.050      25.785                          

 Recovery time                                           0.000      25.785                          

 Data required time                                                 25.785                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.785                          
 Data arrival time                                                  14.920                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.865                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.116  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.965
  Launch Clock Delay      :  4.831
  Clock Pessimism Removal :  -1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       3.103 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.728       4.831         ntclkbufg_2      
 CLMA_134_72/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_134_72/Q1                    tco                   0.224       5.055 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.213       5.268         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_134_76/Y1                    td                    0.156       5.424 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=54)       0.439       5.863         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_142_68/RSTA[0]                                                        f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   5.863         Logic Levels: 1  
                                                                                   Logic: 0.380ns(36.822%), Route: 0.652ns(63.178%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       3.894 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.071       5.965         ntclkbufg_2      
 DRM_142_68/CLKA[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -1.018       4.947                          
 clock uncertainty                                       0.000       4.947                          

 Removal time                                           -0.046       4.901                          

 Data required time                                                  4.901                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.901                          
 Data arrival time                                                   5.863                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.962                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.144  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.993
  Launch Clock Delay      :  4.831
  Clock Pessimism Removal :  -1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       3.103 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.728       4.831         ntclkbufg_2      
 CLMA_134_72/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_134_72/Q1                    tco                   0.224       5.055 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.213       5.268         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_134_76/Y1                    td                    0.156       5.424 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=54)       0.495       5.919         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_142_88/RSTA[0]                                                        f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   5.919         Logic Levels: 1  
                                                                                   Logic: 0.380ns(34.926%), Route: 0.708ns(65.074%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       3.894 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.099       5.993         ntclkbufg_2      
 DRM_142_88/CLKA[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -1.018       4.975                          
 clock uncertainty                                       0.000       4.975                          

 Removal time                                           -0.046       4.929                          

 Data required time                                                  4.929                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.929                          
 Data arrival time                                                   5.919                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.990                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.093  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.942
  Launch Clock Delay      :  4.831
  Clock Pessimism Removal :  -1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       3.103 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.728       4.831         ntclkbufg_2      
 CLMA_134_72/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_134_72/Q1                    tco                   0.224       5.055 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.213       5.268         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_134_76/Y1                    td                    0.156       5.424 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=54)       0.625       6.049         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_142_44/RSTA[0]                                                        f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.049         Logic Levels: 1  
                                                                                   Logic: 0.380ns(31.199%), Route: 0.838ns(68.801%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       3.894 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.048       5.942         ntclkbufg_2      
 DRM_142_44/CLKA[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -1.018       4.924                          
 clock uncertainty                                       0.000       4.924                          

 Removal time                                           -0.046       4.878                          

 Data required time                                                  4.878                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.878                          
 Data arrival time                                                   6.049                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.171                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov7725_dri/u_cmos_capture_data/cmos_data_t[4]/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.758  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.815
  Launch Clock Delay      :  8.573
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      11.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543      12.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      16.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     2.107      18.573         ntclkbufg_0      
 CLMA_126_96/CLK                                                           r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_126_96/Q2                    tco                   0.290      18.863 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.430      19.293         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_122_101/Y0                   td                    0.196      19.489 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=93)       1.458      20.947         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_146_52/RS                                                            f       u_ov7725_dri/u_cmos_capture_data/cmos_data_t[4]/opit_0/RS

 Data arrival time                                                  20.947         Logic Levels: 1  
                                                                                   Logic: 0.486ns(20.472%), Route: 1.888ns(79.528%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000      23.103 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.712      24.815         ntclkbufg_2      
 CLMA_146_52/CLK                                                           r       u_ov7725_dri/u_cmos_capture_data/cmos_data_t[4]/opit_0/CLK
 clock pessimism                                         0.000      24.815                          
 clock uncertainty                                      -0.050      24.765                          

 Recovery time                                          -0.617      24.148                          

 Data required time                                                 24.148                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.148                          
 Data arrival time                                                  20.947                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.201                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov7725_dri/u_cmos_capture_data/cmos_data_t[12]/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.758  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.815
  Launch Clock Delay      :  8.573
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      11.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543      12.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      16.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     2.107      18.573         ntclkbufg_0      
 CLMA_126_96/CLK                                                           r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_126_96/Q2                    tco                   0.290      18.863 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.430      19.293         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_122_101/Y0                   td                    0.196      19.489 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=93)       1.458      20.947         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_146_52/RS                                                            f       u_ov7725_dri/u_cmos_capture_data/cmos_data_t[12]/opit_0/RS

 Data arrival time                                                  20.947         Logic Levels: 1  
                                                                                   Logic: 0.486ns(20.472%), Route: 1.888ns(79.528%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000      23.103 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.712      24.815         ntclkbufg_2      
 CLMA_146_52/CLK                                                           r       u_ov7725_dri/u_cmos_capture_data/cmos_data_t[12]/opit_0/CLK
 clock pessimism                                         0.000      24.815                          
 clock uncertainty                                      -0.050      24.765                          

 Recovery time                                          -0.617      24.148                          

 Data required time                                                 24.148                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.148                          
 Data arrival time                                                  20.947                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.201                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov7725_dri/u_cmos_capture_data/cmos_data_t[3]/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.746  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.827
  Launch Clock Delay      :  8.573
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      11.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543      12.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      16.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     2.107      18.573         ntclkbufg_0      
 CLMA_126_96/CLK                                                           r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_126_96/Q2                    tco                   0.290      18.863 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.430      19.293         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_122_101/Y0                   td                    0.196      19.489 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=93)       1.014      20.503         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_138_49/RS                                                            f       u_ov7725_dri/u_cmos_capture_data/cmos_data_t[3]/opit_0/RS

 Data arrival time                                                  20.503         Logic Levels: 1  
                                                                                   Logic: 0.486ns(25.181%), Route: 1.444ns(74.819%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000      23.103 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.724      24.827         ntclkbufg_2      
 CLMS_138_49/CLK                                                           r       u_ov7725_dri/u_cmos_capture_data/cmos_data_t[3]/opit_0/CLK
 clock pessimism                                         0.000      24.827                          
 clock uncertainty                                      -0.050      24.777                          

 Recovery time                                          -0.617      24.160                          

 Data required time                                                 24.160                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.160                          
 Data arrival time                                                  20.503                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.657                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov7725_dri/u_cmos_capture_data/cmos_data_t[2]/opit_0/RS
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -1.132  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
  Launch Clock Delay      :  7.083
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      25.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.768      27.083         ntclkbufg_0      
 CLMA_126_96/CLK                                                           r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_126_96/Q2                    tco                   0.224      27.307 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.331      27.638         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_122_101/Y0                   td                    0.162      27.800 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=93)       0.651      28.451         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_138_69/RS                                                            r       u_ov7725_dri/u_cmos_capture_data/cmos_data_t[2]/opit_0/RS

 Data arrival time                                                  28.451         Logic Levels: 1  
                                                                                   Logic: 0.386ns(28.216%), Route: 0.982ns(71.784%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254      21.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126      21.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463      23.894         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000      23.894 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.057      25.951         ntclkbufg_2      
 CLMS_138_69/CLK                                                           r       u_ov7725_dri/u_cmos_capture_data/cmos_data_t[2]/opit_0/CLK
 clock pessimism                                         0.000      25.951                          
 clock uncertainty                                       0.050      26.001                          

 Removal time                                           -0.226      25.775                          

 Data required time                                                 25.775                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.775                          
 Data arrival time                                                  28.451                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.676                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov7725_dri/u_cmos_capture_data/cmos_data_t[15]/opit_0/RS
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -1.132  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
  Launch Clock Delay      :  7.083
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      25.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.768      27.083         ntclkbufg_0      
 CLMA_126_96/CLK                                                           r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_126_96/Q2                    tco                   0.224      27.307 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.331      27.638         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_122_101/Y0                   td                    0.162      27.800 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=93)       0.651      28.451         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_138_69/RS                                                            r       u_ov7725_dri/u_cmos_capture_data/cmos_data_t[15]/opit_0/RS

 Data arrival time                                                  28.451         Logic Levels: 1  
                                                                                   Logic: 0.386ns(28.216%), Route: 0.982ns(71.784%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254      21.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126      21.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463      23.894         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000      23.894 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.057      25.951         ntclkbufg_2      
 CLMS_138_69/CLK                                                           r       u_ov7725_dri/u_cmos_capture_data/cmos_data_t[15]/opit_0/CLK
 clock pessimism                                         0.000      25.951                          
 clock uncertainty                                       0.050      26.001                          

 Removal time                                           -0.226      25.775                          

 Data required time                                                 25.775                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.775                          
 Data arrival time                                                  28.451                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.676                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov7725_dri/u_cmos_capture_data/byte_flag/opit_0_L5Q_perm/RS
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -1.132  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
  Launch Clock Delay      :  7.083
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      25.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.768      27.083         ntclkbufg_0      
 CLMA_126_96/CLK                                                           r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_126_96/Q2                    tco                   0.224      27.307 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.331      27.638         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_122_101/Y0                   td                    0.162      27.800 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=93)       0.818      28.618         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_138_49/RSCO                  td                    0.105      28.723 r       u_ov7725_dri/u_cmos_capture_data/cmos_data_t[14]/opit_0/RSOUT
                                   net (fanout=4)        0.000      28.723         ntR44            
 CLMS_138_53/RSCI                                                          r       u_ov7725_dri/u_cmos_capture_data/byte_flag/opit_0_L5Q_perm/RS

 Data arrival time                                                  28.723         Logic Levels: 2  
                                                                                   Logic: 0.491ns(29.939%), Route: 1.149ns(70.061%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254      21.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126      21.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463      23.894         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000      23.894 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.057      25.951         ntclkbufg_2      
 CLMS_138_53/CLK                                                           r       u_ov7725_dri/u_cmos_capture_data/byte_flag/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      25.951                          
 clock uncertainty                                       0.050      26.001                          

 Removal time                                            0.000      26.001                          

 Data required time                                                 26.001                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.001                          
 Data arrival time                                                  28.723                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.722                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.152  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.540
  Launch Clock Delay      :  4.442
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.074       4.442         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_138_81/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_138_81/Q0                    tco                   0.287       4.729 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=546)      9.238      13.967         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_182_68/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  13.967         Logic Levels: 0  
                                                                                   Logic: 0.287ns(3.013%), Route: 9.238ns(96.987%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.695      23.540         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.750      24.290                          
 clock uncertainty                                      -0.150      24.140                          

 Recovery time                                          -0.617      23.523                          

 Data required time                                                 23.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.523                          
 Data arrival time                                                  13.967                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.556                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.152  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.540
  Launch Clock Delay      :  4.442
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.074       4.442         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_138_81/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_138_81/Q0                    tco                   0.287       4.729 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=546)      9.238      13.967         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_182_68/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  13.967         Logic Levels: 0  
                                                                                   Logic: 0.287ns(3.013%), Route: 9.238ns(96.987%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.695      23.540         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.750      24.290                          
 clock uncertainty                                      -0.150      24.140                          

 Recovery time                                          -0.617      23.523                          

 Data required time                                                 23.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.523                          
 Data arrival time                                                  13.967                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.556                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.155  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.537
  Launch Clock Delay      :  4.442
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.074       4.442         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_138_81/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_138_81/Q0                    tco                   0.287       4.729 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=546)      8.914      13.643         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_178_68/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  13.643         Logic Levels: 0  
                                                                                   Logic: 0.287ns(3.119%), Route: 8.914ns(96.881%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.692      23.537         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.750      24.287                          
 clock uncertainty                                      -0.150      24.137                          

 Recovery time                                          -0.617      23.520                          

 Data required time                                                 23.520                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.520                          
 Data arrival time                                                  13.643                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.877                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.127  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.416
  Launch Clock Delay      :  3.539
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.694       3.539         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_174_73/Q3                    tco                   0.221       3.760 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.351       4.111         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_186_73/RSCO                  td                    0.105       4.216 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       4.216         ntR609           
 CLMA_186_77/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/RS

 Data arrival time                                                   4.216         Logic Levels: 1  
                                                                                   Logic: 0.326ns(48.154%), Route: 0.351ns(51.846%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.048       4.416         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/CLK
 clock pessimism                                        -0.750       3.666                          
 clock uncertainty                                       0.000       3.666                          

 Removal time                                            0.000       3.666                          

 Data required time                                                  3.666                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.666                          
 Data arrival time                                                   4.216                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.550                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.127  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.416
  Launch Clock Delay      :  3.539
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.694       3.539         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_174_73/Q3                    tco                   0.221       3.760 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.351       4.111         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_186_73/RSCO                  td                    0.105       4.216 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       4.216         ntR609           
 CLMA_186_77/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.216         Logic Levels: 1  
                                                                                   Logic: 0.326ns(48.154%), Route: 0.351ns(51.846%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.048       4.416         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.750       3.666                          
 clock uncertainty                                       0.000       3.666                          

 Removal time                                            0.000       3.666                          

 Data required time                                                  3.666                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.666                          
 Data arrival time                                                   4.216                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.550                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.127  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.416
  Launch Clock Delay      :  3.539
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.694       3.539         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_174_73/Q3                    tco                   0.221       3.760 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.351       4.111         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_186_73/RSCO                  td                    0.105       4.216 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       4.216         ntR609           
 CLMA_186_77/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS

 Data arrival time                                                   4.216         Logic Levels: 1  
                                                                                   Logic: 0.326ns(48.154%), Route: 0.351ns(51.846%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.048       4.416         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.750       3.666                          
 clock uncertainty                                       0.000       3.666                          

 Removal time                                            0.000       3.666                          

 Data required time                                                  3.666                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.666                          
 Data arrival time                                                   4.216                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.550                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.554  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.598
  Launch Clock Delay      :  8.573
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            230.000     230.000 r                        
 V9                                                      0.000     230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     230.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254     231.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076     231.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348     231.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103     231.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543     232.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     232.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230     234.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129     234.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555     235.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348     235.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000     235.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     235.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836     236.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000     236.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     2.107     238.573         ntclkbufg_0      
 CLMA_126_96/CLK                                                           r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_126_96/Q2                    tco                   0.290     238.863 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.430     239.293         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_122_101/Y0                   td                    0.196     239.489 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=93)       1.847     241.336         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_182_13/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/RS

 Data arrival time                                                 241.336         Logic Levels: 1  
                                                                                   Logic: 0.486ns(17.590%), Route: 2.277ns(82.410%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       230.760     230.760 r                        
 V9                                                      0.000     230.760 r       sys_clk (port)   
                                   net (fanout=1)        0.044     230.804         sys_clk          
 IOBS_128_0/DIN                    td                    0.913     231.717 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.717         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048     231.765 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296     232.061         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100     232.161 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446     232.607         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     232.607 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.751     234.358         ntclkbufg_1      
 CLMS_182_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/CLK
 clock pessimism                                         0.421     234.779                          
 clock uncertainty                                      -0.150     234.629                          

 Recovery time                                          -0.617     234.012                          

 Data required time                                                234.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                234.012                          
 Data arrival time                                                 241.336                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -7.324                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.554  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.598
  Launch Clock Delay      :  8.573
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            230.000     230.000 r                        
 V9                                                      0.000     230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     230.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254     231.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076     231.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348     231.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103     231.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543     232.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     232.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230     234.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129     234.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555     235.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348     235.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000     235.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     235.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836     236.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000     236.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     2.107     238.573         ntclkbufg_0      
 CLMA_126_96/CLK                                                           r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_126_96/Q2                    tco                   0.290     238.863 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.430     239.293         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_122_101/Y0                   td                    0.196     239.489 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=93)       1.847     241.336         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_182_13/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/RS

 Data arrival time                                                 241.336         Logic Levels: 1  
                                                                                   Logic: 0.486ns(17.590%), Route: 2.277ns(82.410%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       230.760     230.760 r                        
 V9                                                      0.000     230.760 r       sys_clk (port)   
                                   net (fanout=1)        0.044     230.804         sys_clk          
 IOBS_128_0/DIN                    td                    0.913     231.717 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.717         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048     231.765 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296     232.061         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100     232.161 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446     232.607         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     232.607 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.751     234.358         ntclkbufg_1      
 CLMS_182_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
 clock pessimism                                         0.421     234.779                          
 clock uncertainty                                      -0.150     234.629                          

 Recovery time                                          -0.617     234.012                          

 Data required time                                                234.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                234.012                          
 Data arrival time                                                 241.336                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -7.324                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_video_driver/video_en/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.577  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.575
  Launch Clock Delay      :  8.573
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            230.000     230.000 r                        
 V9                                                      0.000     230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     230.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254     231.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076     231.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348     231.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103     231.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543     232.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     232.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230     234.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129     234.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555     235.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348     235.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000     235.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     235.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836     236.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000     236.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     2.107     238.573         ntclkbufg_0      
 CLMA_126_96/CLK                                                           r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_126_96/Q2                    tco                   0.290     238.863 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.430     239.293         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_122_101/Y0                   td                    0.196     239.489 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=93)       1.634     241.123         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_174_24/RS                                                            f       u_hdmi_top/u_video_driver/video_en/opit_0/RS

 Data arrival time                                                 241.123         Logic Levels: 1  
                                                                                   Logic: 0.486ns(19.059%), Route: 2.064ns(80.941%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       230.760     230.760 r                        
 V9                                                      0.000     230.760 r       sys_clk (port)   
                                   net (fanout=1)        0.044     230.804         sys_clk          
 IOBS_128_0/DIN                    td                    0.913     231.717 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.717         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048     231.765 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296     232.061         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100     232.161 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446     232.607         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     232.607 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.728     234.335         ntclkbufg_1      
 CLMA_174_24/CLK                                                           r       u_hdmi_top/u_video_driver/video_en/opit_0/CLK
 clock pessimism                                         0.421     234.756                          
 clock uncertainty                                      -0.150     234.606                          

 Recovery time                                          -0.617     233.989                          

 Data required time                                                233.989                          
----------------------------------------------------------------------------------------------------
 Data required time                                                233.989                          
 Data arrival time                                                 241.123                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -7.134                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.442
  Launch Clock Delay      :  7.059
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            200.000     200.000 r                        
 V9                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     200.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913     200.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048     201.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296     201.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098     201.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446     201.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     201.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873     203.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123     203.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510     204.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249     204.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000     204.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     204.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715     205.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000     205.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.744     207.059         ntclkbufg_0      
 CLMS_134_85/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_134_85/Q0                    tco                   0.222     207.281 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.086     207.367         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMS_134_85/Y1                    td                    0.156     207.523 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=84)       0.386     207.909         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 CLMA_150_84/RS                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/RS

 Data arrival time                                                 207.909         Logic Levels: 1  
                                                                                   Logic: 0.378ns(44.471%), Route: 0.472ns(55.529%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 V9                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.044     200.036         sys_clk          
 IOBS_128_0/DIN                    td                    1.254     201.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076     201.366 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348     201.714         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107     201.821 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543     202.364         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     202.364 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.070     204.434         ntclkbufg_1      
 CLMA_150_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
 clock pessimism                                        -0.421     204.013                          
 clock uncertainty                                       0.150     204.163                          

 Removal time                                           -0.220     203.943                          

 Data required time                                                203.943                          
----------------------------------------------------------------------------------------------------
 Data required time                                                203.943                          
 Data arrival time                                                 207.909                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.966                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.436
  Launch Clock Delay      :  7.059
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            200.000     200.000 r                        
 V9                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     200.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913     200.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048     201.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296     201.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098     201.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446     201.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     201.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873     203.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123     203.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510     204.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249     204.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000     204.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     204.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715     205.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000     205.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.744     207.059         ntclkbufg_0      
 CLMS_134_85/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_134_85/Q0                    tco                   0.222     207.281 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.086     207.367         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMS_134_85/Y1                    td                    0.156     207.523 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=84)       0.504     208.027         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 CLMS_150_81/RS                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                 208.027         Logic Levels: 1  
                                                                                   Logic: 0.378ns(39.050%), Route: 0.590ns(60.950%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 V9                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.044     200.036         sys_clk          
 IOBS_128_0/DIN                    td                    1.254     201.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076     201.366 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348     201.714         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107     201.821 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543     202.364         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     202.364 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.064     204.428         ntclkbufg_1      
 CLMS_150_81/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.421     204.007                          
 clock uncertainty                                       0.150     204.157                          

 Removal time                                           -0.220     203.937                          

 Data required time                                                203.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                                203.937                          
 Data arrival time                                                 208.027                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.090                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.436
  Launch Clock Delay      :  7.059
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            200.000     200.000 r                        
 V9                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     200.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913     200.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048     201.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296     201.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098     201.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446     201.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     201.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873     203.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123     203.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510     204.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249     204.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000     204.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     204.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715     205.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000     205.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.744     207.059         ntclkbufg_0      
 CLMS_134_85/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_134_85/Q0                    tco                   0.222     207.281 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.086     207.367         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMS_134_85/Y1                    td                    0.156     207.523 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=84)       0.504     208.027         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 CLMS_150_81/RS                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/RS

 Data arrival time                                                 208.027         Logic Levels: 1  
                                                                                   Logic: 0.378ns(39.050%), Route: 0.590ns(60.950%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 V9                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.044     200.036         sys_clk          
 IOBS_128_0/DIN                    td                    1.254     201.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076     201.366 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348     201.714         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107     201.821 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543     202.364         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     202.364 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.064     204.428         ntclkbufg_1      
 CLMS_150_81/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                        -0.421     204.007                          
 clock uncertainty                                       0.150     204.157                          

 Removal time                                           -0.220     203.937                          

 Data required time                                                203.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                                203.937                          
 Data arrival time                                                 208.027                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.090                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.129  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.581
  Launch Clock Delay      :  4.462
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.090       4.462         ntclkbufg_1      
 CLMS_182_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_182_13/Q0                    tco                   0.287       4.749 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.759       5.508         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_166_25/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.508         Logic Levels: 0  
                                                                                   Logic: 0.287ns(27.438%), Route: 0.759ns(72.562%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 V9                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.044      15.428         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      16.341 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.341         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      16.389 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296      16.685         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      16.785 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      17.231         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      17.231 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.734      18.965         ntclkbufg_1      
 CLMS_166_25/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.752      19.717                          
 clock uncertainty                                      -0.150      19.567                          

 Recovery time                                          -0.617      18.950                          

 Data required time                                                 18.950                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.950                          
 Data arrival time                                                   5.508                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.442                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[3]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.129  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.581
  Launch Clock Delay      :  4.462
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.090       4.462         ntclkbufg_1      
 CLMS_182_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_182_13/Q0                    tco                   0.287       4.749 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.759       5.508         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_166_25/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.508         Logic Levels: 0  
                                                                                   Logic: 0.287ns(27.438%), Route: 0.759ns(72.562%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 V9                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.044      15.428         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      16.341 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.341         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      16.389 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296      16.685         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      16.785 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      17.231         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      17.231 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.734      18.965         ntclkbufg_1      
 CLMS_166_25/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.752      19.717                          
 clock uncertainty                                      -0.150      19.567                          

 Recovery time                                          -0.617      18.950                          

 Data required time                                                 18.950                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.950                          
 Data arrival time                                                   5.508                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.442                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.129  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.581
  Launch Clock Delay      :  4.462
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.090       4.462         ntclkbufg_1      
 CLMS_182_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_182_13/Q0                    tco                   0.287       4.749 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.759       5.508         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_166_25/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.508         Logic Levels: 0  
                                                                                   Logic: 0.287ns(27.438%), Route: 0.759ns(72.562%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 V9                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.044      15.428         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      16.341 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.341         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      16.389 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296      16.685         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      16.785 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      17.231         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      17.231 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.734      18.965         ntclkbufg_1      
 CLMS_166_25/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.752      19.717                          
 clock uncertainty                                      -0.150      19.567                          

 Recovery time                                          -0.617      18.950                          

 Data required time                                                 18.950                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.950                          
 Data arrival time                                                   5.508                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.442                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[5]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.460
  Launch Clock Delay      :  3.598
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.751       3.598         ntclkbufg_1      
 CLMS_182_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_182_13/Q0                    tco                   0.222       3.820 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.319       4.139         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_186_16/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.139         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.035%), Route: 0.319ns(58.965%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.088       4.460         ntclkbufg_1      
 CLMA_186_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.752       3.708                          
 clock uncertainty                                       0.000       3.708                          

 Removal time                                           -0.220       3.488                          

 Data required time                                                  3.488                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.488                          
 Data arrival time                                                   4.139                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.651                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[6]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.460
  Launch Clock Delay      :  3.598
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.751       3.598         ntclkbufg_1      
 CLMS_182_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_182_13/Q0                    tco                   0.222       3.820 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.319       4.139         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_186_16/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.139         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.035%), Route: 0.319ns(58.965%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.088       4.460         ntclkbufg_1      
 CLMA_186_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.752       3.708                          
 clock uncertainty                                       0.000       3.708                          

 Removal time                                           -0.220       3.488                          

 Data required time                                                  3.488                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.488                          
 Data arrival time                                                   4.139                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.651                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[7]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.460
  Launch Clock Delay      :  3.598
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.751       3.598         ntclkbufg_1      
 CLMS_182_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_182_13/Q0                    tco                   0.222       3.820 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.319       4.139         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_186_16/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[7]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.139         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.035%), Route: 0.319ns(58.965%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.088       4.460         ntclkbufg_1      
 CLMA_186_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.752       3.708                          
 clock uncertainty                                       0.000       3.708                          

 Removal time                                           -0.220       3.488                          

 Data required time                                                  3.488                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.488                          
 Data arrival time                                                   4.139                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.651                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     2.111       8.577         ntclkbufg_0      
 CLMS_206_137/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMS_206_137/Q3                   tco                   0.288       8.865 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=314)      1.190      10.055         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/calib_done
 CLMA_218_193/Y0                   td                    0.341      10.396 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/N44/gateop_perm/Z
                                   net (fanout=1)        0.851      11.247         nt_mem_rst_n     
 IOL_243_206/DO                    td                    0.139      11.386 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.386         mem_rst_n_obuf/ntO
 IOBS_244_205/PAD                  td                    3.119      14.505 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.041      14.546         mem_rst_n        
 F14                                                                       f       mem_rst_n (port) 

 Data arrival time                                                  14.546         Logic Levels: 3  
                                                                                   Logic: 3.887ns(65.120%), Route: 2.082ns(34.880%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[12]/opit_0/RS
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.513       1.565 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.565         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.127       1.692 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=3)        2.904       4.596         nt_sys_rst_n     
 CLMA_126_80/Y0                    td                    0.210       4.806 r       u_ddr3_ctrl_top/N0/gateop_perm/Z
                                   net (fanout=69)       0.431       5.237         u_ddr3_ctrl_top/N0
 CLMA_134_76/Y1                    td                    0.290       5.527 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=54)       7.916      13.443         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_146_53/RSCO                  td                    0.147      13.590 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/RSOUT
                                   net (fanout=2)        0.000      13.590         ntR53            
 CLMA_146_57/RSCO                  td                    0.147      13.737 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.737         ntR52            
 CLMA_146_61/RSCO                  td                    0.147      13.884 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.884         ntR51            
 CLMA_146_69/RSCO                  td                    0.147      14.031 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000      14.031         ntR50            
 CLMA_146_73/RSCI                                                          f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[12]/opit_0/RS

 Data arrival time                                                  14.031         Logic Levels: 8  
                                                                                   Logic: 2.728ns(19.443%), Route: 11.303ns(80.557%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[13]/opit_0/RS
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.513       1.565 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.565         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.127       1.692 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=3)        2.904       4.596         nt_sys_rst_n     
 CLMA_126_80/Y0                    td                    0.210       4.806 r       u_ddr3_ctrl_top/N0/gateop_perm/Z
                                   net (fanout=69)       0.431       5.237         u_ddr3_ctrl_top/N0
 CLMA_134_76/Y1                    td                    0.290       5.527 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=54)       7.916      13.443         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_146_53/RSCO                  td                    0.147      13.590 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/RSOUT
                                   net (fanout=2)        0.000      13.590         ntR53            
 CLMA_146_57/RSCO                  td                    0.147      13.737 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.737         ntR52            
 CLMA_146_61/RSCO                  td                    0.147      13.884 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.884         ntR51            
 CLMA_146_69/RSCO                  td                    0.147      14.031 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000      14.031         ntR50            
 CLMA_146_73/RSCI                                                          f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[13]/opit_0/RS

 Data arrival time                                                  14.031         Logic Levels: 8  
                                                                                   Logic: 2.728ns(19.443%), Route: 11.303ns(80.557%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[1] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M18                                                     0.000       0.000 f       mem_dq[1] (port) 
                                   net (fanout=1)        0.038       0.038         nt_mem_dq[1]     
 IOBS_244_88/DIN                   td                    0.461       0.499 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.499         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].u_iobuf_dq/ntI
 IOL_243_89/RX_DATA_DD             td                    0.461       0.960 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.284       1.244         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [1]
 CLMS_238_89/Y1                    td                    0.156       1.400 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_6/gateop_perm/Z
                                   net (fanout=1)        0.320       1.720         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N39295
 CLMA_238_92/A3                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.720         Logic Levels: 3  
                                                                                   Logic: 1.078ns(62.674%), Route: 0.642ns(37.326%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[14] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U17                                                     0.000       0.000 f       mem_dq[14] (port)
                                   net (fanout=1)        0.073       0.073         nt_mem_dq[14]    
 IOBS_244_45/DIN                   td                    0.461       0.534 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.534         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI
 IOL_243_46/RX_DATA_DD             td                    0.461       0.995 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.383       1.378         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [6]
 CLMS_238_41/Y0                    td                    0.155       1.533 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_7/gateop_perm/Z
                                   net (fanout=1)        0.213       1.746         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N39388
 CLMS_238_45/C2                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.746         Logic Levels: 3  
                                                                                   Logic: 1.077ns(61.684%), Route: 0.669ns(38.316%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[7] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J18                                                     0.000       0.000 f       mem_dq[7] (port) 
                                   net (fanout=1)        0.061       0.061         nt_mem_dq[7]     
 IOBS_244_108/DIN                  td                    0.461       0.522 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.522         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[7].u_iobuf_dq/ntI
 IOL_243_109/RX_DATA_DD            td                    0.461       0.983 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.305       1.288         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [7]
 CLMA_238_108/Y2                   td                    0.208       1.496 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_7/gateop_perm/Z
                                   net (fanout=1)        0.357       1.853         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N39296
 CLMA_238_92/A1                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.853         Logic Levels: 3  
                                                                                   Logic: 1.130ns(60.982%), Route: 0.723ns(39.018%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMS_110_81/CLK         u_ov7725_dri/u_i2c_dri/clk_cnt[0]/opit_0_L5Q_perm/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_110_81/CLK         u_ov7725_dri/u_i2c_dri/clk_cnt[0]/opit_0_L5Q_perm/CLK
 9.380       10.000          0.620           High Pulse Width  CLMS_110_81/CLK         u_ov7725_dri/u_i2c_dri/clk_cnt[1]/opit_0_L5Q_perm/CLK
====================================================================================================

{ui_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width  CLMS_154_125/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_154_125/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_154_149/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_242_152/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_242_56/CLK_IO      u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{cam_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           Low Pulse Width   DRM_210_68/CLKA[0]      u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 9.102       10.000          0.898           High Pulse Width  DRM_210_68/CLKA[0]      u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 9.102       10.000          0.898           Low Pulse Width   DRM_142_88/CLKA[0]      u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.021       1.538           1.517           High Pulse Width  IOL_147_5/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 0.021       1.538           1.517           Low Pulse Width   IOL_147_5/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 0.021       1.538           1.517           Low Pulse Width   IOL_147_6/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_p/opit_1_IOL/SYSCLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMS_138_81/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_138_81/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0/CLK
 9.380       10.000          0.620           High Pulse Width  CLMS_138_81/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 6.794       7.692           0.898           High Pulse Width  DRM_210_168/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 6.794       7.692           0.898           Low Pulse Width   DRM_210_168/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 6.794       7.692           0.898           High Pulse Width  DRM_210_128/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_ov7725_dri/u_i2c_dri/clk_cnt[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ov7725_dri/u_i2c_dri/dri_clk/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.279
  Launch Clock Delay      :  2.693
  Clock Pessimism Removal :  0.413

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.510       1.580         _N23             
 USCM_56_115/CLK_USCM              td                    0.000       1.580 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=6)        1.113       2.693         ntclkbufg_4      
 CLMS_110_81/CLK                                                           r       u_ov7725_dri/u_i2c_dri/clk_cnt[4]/opit_0_L5Q_perm/CLK

 CLMS_110_81/Q3                    tco                   0.220       2.913 f       u_ov7725_dri/u_i2c_dri/clk_cnt[4]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.173       3.086         u_ov7725_dri/u_i2c_dri/clk_cnt [4]
 CLMS_110_77/Y2                    td                    0.381       3.467 f       u_ov7725_dri/u_i2c_dri/N555_5/gateop_perm/Z
                                   net (fanout=1)        0.261       3.728         u_ov7725_dri/u_i2c_dri/N555
 CLMS_110_81/A4                                                            f       u_ov7725_dri/u_i2c_dri/dri_clk/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.728         Logic Levels: 1  
                                                                                   Logic: 0.601ns(58.068%), Route: 0.434ns(41.932%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.470      21.286         _N23             
 USCM_56_115/CLK_USCM              td                    0.000      21.286 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.993      22.279         ntclkbufg_4      
 CLMS_110_81/CLK                                                           r       u_ov7725_dri/u_i2c_dri/dri_clk/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.413      22.692                          
 clock uncertainty                                      -0.050      22.642                          

 Setup time                                             -0.079      22.563                          

 Data required time                                                 22.563                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.563                          
 Data arrival time                                                   3.728                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.835                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov7725_dri/u_i2c_dri/clk_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ov7725_dri/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/L2
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.275
  Launch Clock Delay      :  2.693
  Clock Pessimism Removal :  0.398

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.510       1.580         _N23             
 USCM_56_115/CLK_USCM              td                    0.000       1.580 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=6)        1.113       2.693         ntclkbufg_4      
 CLMS_110_81/CLK                                                           r       u_ov7725_dri/u_i2c_dri/clk_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_110_81/Q1                    tco                   0.223       2.916 f       u_ov7725_dri/u_i2c_dri/clk_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.255       3.171         u_ov7725_dri/u_i2c_dri/clk_cnt [0]
 CLMS_110_77/B2                                                            f       u_ov7725_dri/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/L2

 Data arrival time                                                   3.171         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.653%), Route: 0.255ns(53.347%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.470      21.286         _N23             
 USCM_56_115/CLK_USCM              td                    0.000      21.286 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.989      22.275         ntclkbufg_4      
 CLMS_110_77/CLK                                                           r       u_ov7725_dri/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.398      22.673                          
 clock uncertainty                                      -0.050      22.623                          

 Setup time                                             -0.286      22.337                          

 Data required time                                                 22.337                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.337                          
 Data arrival time                                                   3.171                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.166                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov7725_dri/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ov7725_dri/u_i2c_dri/clk_cnt[0]/opit_0_L5Q_perm/L0
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.279
  Launch Clock Delay      :  2.688
  Clock Pessimism Removal :  0.398

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.510       1.580         _N23             
 USCM_56_115/CLK_USCM              td                    0.000       1.580 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=6)        1.108       2.688         ntclkbufg_4      
 CLMS_110_77/CLK                                                           r       u_ov7725_dri/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/CLK

 CLMS_110_77/Q1                    tco                   0.223       2.911 f       u_ov7725_dri/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.382       3.293         u_ov7725_dri/u_i2c_dri/clk_cnt [3]
 CLMS_110_81/B0                                                            f       u_ov7725_dri/u_i2c_dri/clk_cnt[0]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.293         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.860%), Route: 0.382ns(63.140%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.470      21.286         _N23             
 USCM_56_115/CLK_USCM              td                    0.000      21.286 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.993      22.279         ntclkbufg_4      
 CLMS_110_81/CLK                                                           r       u_ov7725_dri/u_i2c_dri/clk_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.398      22.677                          
 clock uncertainty                                      -0.050      22.627                          

 Setup time                                             -0.149      22.478                          

 Data required time                                                 22.478                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.478                          
 Data arrival time                                                   3.293                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.185                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov7725_dri/u_i2c_dri/clk_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ov7725_dri/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.688
  Launch Clock Delay      :  2.275
  Clock Pessimism Removal :  -0.413

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.470       1.286         _N23             
 USCM_56_115/CLK_USCM              td                    0.000       1.286 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.989       2.275         ntclkbufg_4      
 CLMS_110_77/CLK                                                           r       u_ov7725_dri/u_i2c_dri/clk_cnt[2]/opit_0_L5Q_perm/CLK

 CLMS_110_77/Q0                    tco                   0.179       2.454 f       u_ov7725_dri/u_i2c_dri/clk_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.062       2.516         u_ov7725_dri/u_i2c_dri/clk_cnt [2]
 CLMS_110_77/B4                                                            f       u_ov7725_dri/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.516         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.274%), Route: 0.062ns(25.726%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.510       1.580         _N23             
 USCM_56_115/CLK_USCM              td                    0.000       1.580 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=6)        1.108       2.688         ntclkbufg_4      
 CLMS_110_77/CLK                                                           r       u_ov7725_dri/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.413       2.275                          
 clock uncertainty                                       0.000       2.275                          

 Hold time                                              -0.029       2.246                          

 Data required time                                                  2.246                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.246                          
 Data arrival time                                                   2.516                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.270                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov7725_dri/u_i2c_dri/clk_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ov7725_dri/u_i2c_dri/clk_cnt[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.693
  Launch Clock Delay      :  2.279
  Clock Pessimism Removal :  -0.413

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.470       1.286         _N23             
 USCM_56_115/CLK_USCM              td                    0.000       1.286 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.993       2.279         ntclkbufg_4      
 CLMS_110_81/CLK                                                           r       u_ov7725_dri/u_i2c_dri/clk_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_110_81/Q1                    tco                   0.180       2.459 f       u_ov7725_dri/u_i2c_dri/clk_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.064       2.523         u_ov7725_dri/u_i2c_dri/clk_cnt [0]
 CLMS_110_81/C4                                                            f       u_ov7725_dri/u_i2c_dri/clk_cnt[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.523         Logic Levels: 0  
                                                                                   Logic: 0.180ns(73.770%), Route: 0.064ns(26.230%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.510       1.580         _N23             
 USCM_56_115/CLK_USCM              td                    0.000       1.580 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=6)        1.113       2.693         ntclkbufg_4      
 CLMS_110_81/CLK                                                           r       u_ov7725_dri/u_i2c_dri/clk_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.413       2.280                          
 clock uncertainty                                       0.000       2.280                          

 Hold time                                              -0.028       2.252                          

 Data required time                                                  2.252                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.252                          
 Data arrival time                                                   2.523                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.271                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov7725_dri/u_i2c_dri/clk_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_ov7725_dri/u_i2c_dri/clk_cnt[4]/opit_0_L5Q_perm/L0
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.693
  Launch Clock Delay      :  2.279
  Clock Pessimism Removal :  -0.413

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.470       1.286         _N23             
 USCM_56_115/CLK_USCM              td                    0.000       1.286 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.993       2.279         ntclkbufg_4      
 CLMS_110_81/CLK                                                           r       u_ov7725_dri/u_i2c_dri/clk_cnt[1]/opit_0_L5Q_perm/CLK

 CLMS_110_81/Q2                    tco                   0.180       2.459 f       u_ov7725_dri/u_i2c_dri/clk_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.064       2.523         u_ov7725_dri/u_i2c_dri/clk_cnt [1]
 CLMS_110_81/D0                                                            f       u_ov7725_dri/u_i2c_dri/clk_cnt[4]/opit_0_L5Q_perm/L0

 Data arrival time                                                   2.523         Logic Levels: 0  
                                                                                   Logic: 0.180ns(73.770%), Route: 0.064ns(26.230%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.510       1.580         _N23             
 USCM_56_115/CLK_USCM              td                    0.000       1.580 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=6)        1.113       2.693         ntclkbufg_4      
 CLMS_110_81/CLK                                                           r       u_ov7725_dri/u_i2c_dri/clk_cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.413       2.280                          
 clock uncertainty                                       0.000       2.280                          

 Hold time                                              -0.065       2.215                          

 Data required time                                                  2.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.215                          
 Data arrival time                                                   2.523                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.308                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[89]/opit_0_inv_MUX4TO1Q/I3
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.141  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.309
  Launch Clock Delay      :  5.005
  Clock Pessimism Removal :  0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.115       5.005         ntclkbufg_0      
 CLMS_214_157/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_214_157/Q0                   tco                   0.221       5.226 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.400       5.626         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr0_ddr3 [2]
 CLMA_218_136/Y0                   td                    0.380       6.006 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N144_8[0]_3/gateop_perm/Z
                                   net (fanout=4)        0.172       6.178         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_cl [0]
 CLMS_214_137/Y0                   td                    0.264       6.442 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Y0
                                   net (fanout=4)        0.370       6.812         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [0]
                                   td                    0.365       7.177 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N181_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.177         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N4976
 CLMS_206_133/Y2                   td                    0.202       7.379 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96]/opit_0_inv_A2Q0/Y0
                                   net (fanout=237)      1.144       8.523         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_wl [1]
 CLMS_214_57/Y3                    td                    0.358       8.881 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/N431_1[93]/gateop_perm/Z
                                   net (fanout=1)        0.707       9.588         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/_N9820
 CLMA_214_68/C0                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[89]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                   9.588         Logic Levels: 4  
                                                                                   Logic: 1.790ns(39.057%), Route: 2.793ns(60.943%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     0.974      14.309         ntclkbufg_0      
 CLMA_214_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[89]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.555      14.864                          
 clock uncertainty                                      -0.350      14.514                          

 Setup time                                             -0.154      14.360                          

 Data required time                                                 14.360                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.360                          
 Data arrival time                                                   9.588                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.772                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[10]/opit_0_inv_L5Q_perm/CE
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.132  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.307
  Launch Clock Delay      :  5.058
  Clock Pessimism Removal :  0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.168       5.058         ntclkbufg_0      
 CLMA_230_125/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_125/Q1                   tco                   0.223       5.281 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.262       5.543         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt [0]
 CLMA_226_128/Y2                   td                    0.264       5.807 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N39_5/gateop_perm/Z
                                   net (fanout=1)        0.067       5.874         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N38918
 CLMA_226_128/Y3                   td                    0.222       6.096 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N39_8/gateop_perm/Z
                                   net (fanout=2)        0.256       6.352         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N39
 CLMA_230_128/Y1                   td                    0.244       6.596 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_14[2]/gateop_perm/Z
                                   net (fanout=1)        0.385       6.981         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N9439
 CLMS_222_121/Y0                   td                    0.233       7.214 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/rdata_rem_vld/opit_0_inv_MUX4TO1Q/F
                                   net (fanout=6)        0.376       7.590         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/dbg_upcal [2]
 CLMA_226_108/Y2                   td                    0.264       7.854 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_fsm[3:0]_84/gateop_perm/Z
                                   net (fanout=9)        0.263       8.117         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N34767
 CLMA_222_104/Y1                   td                    0.224       8.341 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N548/gateop_perm/Z
                                   net (fanout=109)      0.622       8.963         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N548
 CLMS_206_61/CECO                  td                    0.132       9.095 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[57]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.095         ntR642           
 CLMS_206_69/CECO                  td                    0.132       9.227 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[107]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.227         ntR641           
 CLMS_206_73/CECI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[10]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.227         Logic Levels: 8  
                                                                                   Logic: 1.938ns(46.486%), Route: 2.231ns(53.514%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     0.972      14.307         ntclkbufg_0      
 CLMS_206_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.619      14.926                          
 clock uncertainty                                      -0.350      14.576                          

 Setup time                                             -0.576      14.000                          

 Data required time                                                 14.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.000                          
 Data arrival time                                                   9.227                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.773                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[42]/opit_0_inv_L5Q_perm/CE
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.132  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.307
  Launch Clock Delay      :  5.058
  Clock Pessimism Removal :  0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.168       5.058         ntclkbufg_0      
 CLMA_230_125/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_125/Q1                   tco                   0.223       5.281 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.262       5.543         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt [0]
 CLMA_226_128/Y2                   td                    0.264       5.807 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N39_5/gateop_perm/Z
                                   net (fanout=1)        0.067       5.874         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N38918
 CLMA_226_128/Y3                   td                    0.222       6.096 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N39_8/gateop_perm/Z
                                   net (fanout=2)        0.256       6.352         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N39
 CLMA_230_128/Y1                   td                    0.244       6.596 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_14[2]/gateop_perm/Z
                                   net (fanout=1)        0.385       6.981         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N9439
 CLMS_222_121/Y0                   td                    0.233       7.214 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/rdata_rem_vld/opit_0_inv_MUX4TO1Q/F
                                   net (fanout=6)        0.376       7.590         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/dbg_upcal [2]
 CLMA_226_108/Y2                   td                    0.264       7.854 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_fsm[3:0]_84/gateop_perm/Z
                                   net (fanout=9)        0.263       8.117         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N34767
 CLMA_222_104/Y1                   td                    0.224       8.341 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N548/gateop_perm/Z
                                   net (fanout=109)      0.622       8.963         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N548
 CLMS_206_61/CECO                  td                    0.132       9.095 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[57]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.095         ntR642           
 CLMS_206_69/CECO                  td                    0.132       9.227 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[107]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.227         ntR641           
 CLMS_206_73/CECI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[42]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.227         Logic Levels: 8  
                                                                                   Logic: 1.938ns(46.486%), Route: 2.231ns(53.514%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     0.972      14.307         ntclkbufg_0      
 CLMS_206_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[42]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.619      14.926                          
 clock uncertainty                                      -0.350      14.576                          

 Setup time                                             -0.576      14.000                          

 Data required time                                                 14.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.000                          
 Data arrival time                                                   9.227                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.773                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_cmd[0]/opit_0_inv/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.983
  Launch Clock Delay      :  4.316
  Clock Pessimism Removal :  -0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     0.981       4.316         ntclkbufg_0      
 CLMA_162_148/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_162_148/Q0                   tco                   0.182       4.498 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.143       4.641         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [1]
 CLMS_166_153/M0                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_cmd[0]/opit_0_inv/D

 Data arrival time                                                   4.641         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.000%), Route: 0.143ns(44.000%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.093       4.983         ntclkbufg_0      
 CLMS_166_153/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_cmd[0]/opit_0_inv/CLK
 clock pessimism                                        -0.619       4.364                          
 clock uncertainty                                       0.200       4.564                          

 Hold time                                              -0.011       4.553                          

 Data required time                                                  4.553                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.553                          
 Data arrival time                                                   4.641                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[118]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[118]/opit_0_inv_L5Q_perm/L0
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.017
  Launch Clock Delay      :  4.342
  Clock Pessimism Removal :  -0.660

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.007       4.342         ntclkbufg_0      
 CLMA_218_96/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[118]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_218_96/Q1                    tco                   0.180       4.522 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[118]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.058       4.580         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal_wrdata [118]
 CLMA_218_97/C0                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[118]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   4.580         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.127       5.017         ntclkbufg_0      
 CLMA_218_97/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[118]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.660       4.357                          
 clock uncertainty                                       0.200       4.557                          

 Hold time                                              -0.077       4.480                          

 Data required time                                                  4.480                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.480                          
 Data arrival time                                                   4.580                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.100                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[4]/opit_0_inv_L5Q_perm/L0
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.042
  Launch Clock Delay      :  4.367
  Clock Pessimism Removal :  -0.660

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.032       4.367         ntclkbufg_0      
 CLMA_238_140/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_238_140/Q0                   tco                   0.179       4.546 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.058       4.604         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position [4]
 CLMS_238_141/A0                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[4]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   4.604         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.527%), Route: 0.058ns(24.473%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.152       5.042         ntclkbufg_0      
 CLMS_238_141/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.660       4.382                          
 clock uncertainty                                       0.200       4.582                          

 Hold time                                              -0.078       4.504                          

 Data required time                                                  4.504                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.504                          
 Data arrival time                                                   4.604                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.100                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/D
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.875  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.324
  Launch Clock Delay      :  2.721
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       169.224     169.224 r                        
 V9                                                      0.000     169.224 r       sys_clk (port)   
                                   net (fanout=1)        0.044     169.268         sys_clk          
 IOBS_128_0/DIN                    td                    0.968     170.236 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     170.236         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058     170.294 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191     170.485         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083     170.568 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269     170.837         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     170.837 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.108     171.945         ntclkbufg_1      
 CLMA_158_100/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK

 CLMA_158_100/Q2                   tco                   0.223     172.168 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        3.785     175.953         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [11]
 CLMA_238_180/Y6CD                 td                    0.103     176.056 f       CLKROUTE_8/Z     
                                   net (fanout=1)        1.100     177.156         ntR1135          
 CLMA_230_180/Y6CD                 td                    0.103     177.259 f       CLKROUTE_7/Z     
                                   net (fanout=1)        2.561     179.820         ntR1134          
 CLMA_158_101/CD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/D

 Data arrival time                                                 179.820         Logic Levels: 2  
                                                                                   Logic: 0.429ns(5.448%), Route: 7.446ns(94.552%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            170.000     170.000 r                        
 V9                                                      0.000     170.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     170.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734     170.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     170.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038     170.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173     170.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084     171.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240     171.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     171.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076     172.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089     172.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274     172.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200     172.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000     172.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     172.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383     173.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000     173.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     0.989     174.324         ntclkbufg_0      
 CLMA_158_101/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/CLK
 clock pessimism                                         0.272     174.596                          
 clock uncertainty                                      -0.350     174.246                          

 Setup time                                              0.024     174.270                          

 Data required time                                                174.270                          
----------------------------------------------------------------------------------------------------
 Data required time                                                174.270                          
 Data arrival time                                                 179.820                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.550                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.875  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.312
  Launch Clock Delay      :  2.709
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       169.224     169.224 r                        
 V9                                                      0.000     169.224 r       sys_clk (port)   
                                   net (fanout=1)        0.044     169.268         sys_clk          
 IOBS_128_0/DIN                    td                    0.968     170.236 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     170.236         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058     170.294 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191     170.485         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083     170.568 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269     170.837         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     170.837 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.096     171.933         ntclkbufg_1      
 CLMS_162_93/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMS_162_93/Q0                    tco                   0.221     172.154 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        7.524     179.678         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [9]
 CLMA_162_92/M0                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                 179.678         Logic Levels: 0  
                                                                                   Logic: 0.221ns(2.853%), Route: 7.524ns(97.147%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            170.000     170.000 r                        
 V9                                                      0.000     170.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     170.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734     170.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     170.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038     170.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173     170.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084     171.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240     171.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     171.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076     172.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089     172.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274     172.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200     172.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000     172.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     172.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383     173.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000     173.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     0.977     174.312         ntclkbufg_0      
 CLMA_162_92/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                         0.272     174.584                          
 clock uncertainty                                      -0.350     174.234                          

 Setup time                                             -0.068     174.166                          

 Data required time                                                174.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                174.166                          
 Data arrival time                                                 179.678                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.512                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.879  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.313
  Launch Clock Delay      :  2.706
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       169.224     169.224 r                        
 V9                                                      0.000     169.224 r       sys_clk (port)   
                                   net (fanout=1)        0.044     169.268         sys_clk          
 IOBS_128_0/DIN                    td                    0.968     170.236 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     170.236         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058     170.294 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191     170.485         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083     170.568 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269     170.837         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     170.837 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.093     171.930         ntclkbufg_1      
 CLMS_150_81/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMS_150_81/Q1                    tco                   0.223     172.153 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        3.395     175.548         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [4]
 CLMA_74_24/Y6CD                   td                    0.103     175.651 f       CLKROUTE_27/Z    
                                   net (fanout=1)        2.032     177.683         ntR1154          
 CLMA_74_20/Y6CD                   td                    0.103     177.786 f       CLKROUTE_26/Z    
                                   net (fanout=1)        0.539     178.325         ntR1153          
 CLMA_70_24/Y6CD                   td                    0.103     178.428 f       CLKROUTE_25/Z    
                                   net (fanout=1)        1.331     179.759         ntR1152          
 CLMS_150_85/AD                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                 179.759         Logic Levels: 3  
                                                                                   Logic: 0.532ns(6.795%), Route: 7.297ns(93.205%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            170.000     170.000 r                        
 V9                                                      0.000     170.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     170.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734     170.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     170.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038     170.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173     170.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084     171.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240     171.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     171.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076     172.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089     172.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274     172.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200     172.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000     172.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     172.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383     173.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000     173.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     0.978     174.313         ntclkbufg_0      
 CLMS_150_85/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.272     174.585                          
 clock uncertainty                                      -0.350     174.235                          

 Setup time                                              0.024     174.259                          

 Data required time                                                174.259                          
----------------------------------------------------------------------------------------------------
 Data required time                                                174.259                          
 Data arrival time                                                 179.759                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.500                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.426  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.980
  Launch Clock Delay      :  2.282
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.975       2.282         ntclkbufg_1      
 CLMA_154_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK

 CLMA_154_84/Q0                    tco                   0.182       2.464 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        3.164       5.628         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [6]
 CLMS_154_81/AD                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D

 Data arrival time                                                   5.628         Logic Levels: 0  
                                                                                   Logic: 0.182ns(5.439%), Route: 3.164ns(94.561%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.090       4.980         ntclkbufg_0      
 CLMS_154_81/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                        -0.272       4.708                          
 clock uncertainty                                       0.350       5.058                          

 Hold time                                               0.034       5.092                          

 Data required time                                                  5.092                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.092                          
 Data arrival time                                                   5.628                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.536                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q/L2
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.428  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.990
  Launch Clock Delay      :  2.290
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.983       2.290         ntclkbufg_1      
 CLMS_154_29/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[6]/opit_0_L5Q_perm/CLK

 CLMS_154_29/Q2                    tco                   0.183       2.473 r       u_hdmi_top/u_video_driver/cnt_v[6]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        2.978       5.451         u_hdmi_top/u_video_driver/cnt_v [6]
 CLMA_158_29/A2                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q/L2

 Data arrival time                                                   5.451         Logic Levels: 0  
                                                                                   Logic: 0.183ns(5.789%), Route: 2.978ns(94.211%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.100       4.990         ntclkbufg_0      
 CLMA_158_29/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q/CLK
 clock pessimism                                        -0.272       4.718                          
 clock uncertainty                                       0.350       5.068                          

 Hold time                                              -0.192       4.876                          

 Data required time                                                  4.876                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.876                          
 Data arrival time                                                   5.451                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.575                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.434  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.987
  Launch Clock Delay      :  2.281
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.974       2.281         ntclkbufg_1      
 CLMS_150_81/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMS_150_81/Q1                    tco                   0.184       2.465 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.445       4.910         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [4]
 CLMA_74_24/Y6CD                   td                    0.093       5.003 r       CLKROUTE_27/Z    
                                   net (fanout=1)        1.530       6.533         ntR1154          
 CLMA_74_20/Y6CD                   td                    0.093       6.626 r       CLKROUTE_26/Z    
                                   net (fanout=1)        0.381       7.007         ntR1153          
 CLMA_70_24/Y6CD                   td                    0.093       7.100 r       CLKROUTE_25/Z    
                                   net (fanout=1)        0.996       8.096         ntR1152          
 CLMS_150_85/AD                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                   8.096         Logic Levels: 3  
                                                                                   Logic: 0.463ns(7.962%), Route: 5.352ns(92.038%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.097       4.987         ntclkbufg_0      
 CLMS_150_85/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                        -0.272       4.715                          
 clock uncertainty                                       0.350       5.065                          

 Hold time                                               0.034       5.099                          

 Data required time                                                  5.099                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.099                          
 Data arrival time                                                   8.096                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.997                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/D
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.669  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.284
  Launch Clock Delay      :  3.615
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       2.539 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.076       3.615         ntclkbufg_2      
 CLMA_154_68/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/CLK

 CLMA_154_68/Q3                    tco                   0.220       3.835 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.730       4.565         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [13]
 CLMA_122_100/Y6AB                 td                    0.101       4.666 f       CLKROUTE_62/Z    
                                   net (fanout=1)        0.328       4.994         ntR1189          
 CLMA_114_116/Y6AB                 td                    0.101       5.095 f       CLKROUTE_61/Z    
                                   net (fanout=1)        0.228       5.323         ntR1188          
 CLMS_98_117/Y6AB                  td                    0.101       5.424 f       CLKROUTE_60/Z    
                                   net (fanout=1)        4.915      10.339         ntR1187          
 CLMA_154_60/M1                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/D

 Data arrival time                                                  10.339         Logic Levels: 3  
                                                                                   Logic: 0.523ns(7.778%), Route: 6.201ns(92.222%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     0.949      14.284         ntclkbufg_0      
 CLMA_154_60/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/CLK
 clock pessimism                                         0.000      14.284                          
 clock uncertainty                                      -0.350      13.934                          

 Setup time                                             -0.068      13.866                          

 Data required time                                                 13.866                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.866                          
 Data arrival time                                                  10.339                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.527                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.685  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.300
  Launch Clock Delay      :  3.615
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       2.539 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.076       3.615         ntclkbufg_2      
 CLMA_154_68/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK

 CLMA_154_68/Q1                    tco                   0.223       3.838 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.568       4.406         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [10]
 CLMA_166_32/Y6AB                  td                    0.101       4.507 f       CLKROUTE_52/Z    
                                   net (fanout=1)        1.483       5.990         ntR1179          
 CLMA_226_16/Y6CD                  td                    0.103       6.093 f       CLKROUTE_51/Z    
                                   net (fanout=1)        0.489       6.582         ntR1178          
 CLMA_234_12/Y6CD                  td                    0.103       6.685 f       CLKROUTE_50/Z    
                                   net (fanout=1)        0.383       7.068         ntR1177          
 CLMA_226_20/Y6CD                  td                    0.103       7.171 f       CLKROUTE_49/Z    
                                   net (fanout=1)        0.286       7.457         ntR1176          
 CLMA_230_9/Y6CD                   td                    0.103       7.560 f       CLKROUTE_48/Z    
                                   net (fanout=1)        0.426       7.986         ntR1175          
 CLMS_234_17/Y6AB                  td                    0.101       8.087 f       CLKROUTE_47/Z    
                                   net (fanout=1)        2.149      10.236         ntR1174          
 CLMS_150_73/M1                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D

 Data arrival time                                                  10.236         Logic Levels: 6  
                                                                                   Logic: 0.837ns(12.642%), Route: 5.784ns(87.358%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     0.965      14.300         ntclkbufg_0      
 CLMS_150_73/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                         0.000      14.300                          
 clock uncertainty                                      -0.350      13.950                          

 Setup time                                             -0.068      13.882                          

 Data required time                                                 13.882                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.882                          
 Data arrival time                                                  10.236                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.646                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.680  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.291
  Launch Clock Delay      :  3.611
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       2.539 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.072       3.611         ntclkbufg_2      
 CLMS_154_57/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK

 CLMS_154_57/Q2                    tco                   0.223       3.834 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        3.362       7.196         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [7]
 CLMS_234_9/Y6CD                   td                    0.103       7.299 f       CLKROUTE_36/Z    
                                   net (fanout=1)        2.834      10.133         ntR1163          
 CLMS_150_57/M2                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D

 Data arrival time                                                  10.133         Logic Levels: 1  
                                                                                   Logic: 0.326ns(4.998%), Route: 6.196ns(95.002%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     0.956      14.291         ntclkbufg_0      
 CLMS_150_57/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK
 clock pessimism                                         0.000      14.291                          
 clock uncertainty                                      -0.350      13.941                          

 Setup time                                             -0.068      13.873                          

 Data required time                                                 13.873                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.873                          
 Data arrival time                                                  10.133                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.913  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.975
  Launch Clock Delay      :  3.062
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       2.109 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.953       3.062         ntclkbufg_2      
 CLMS_154_57/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMS_154_57/Q3                    tco                   0.182       3.244 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.228       3.472         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [6]
 CLMS_138_57/AD                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                   3.472         Logic Levels: 0  
                                                                                   Logic: 0.182ns(44.390%), Route: 0.228ns(55.610%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.085       4.975         ntclkbufg_0      
 CLMS_138_57/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.000       4.975                          
 clock uncertainty                                       0.350       5.325                          

 Hold time                                               0.034       5.359                          

 Data required time                                                  5.359                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.359                          
 Data arrival time                                                   3.472                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.887                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov7725_dri/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wr_load_d0/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.923  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.013
  Launch Clock Delay      :  3.090
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       2.109 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.981       3.090         ntclkbufg_2      
 CLMA_130_72/CLK                                                           r       u_ov7725_dri/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK

 CLMA_130_72/Q2                    tco                   0.183       3.273 r       u_ov7725_dri/u_cmos_capture_data/cam_vsync_d1/opit_0/Q
                                   net (fanout=3)        1.886       5.159         u_ov7725_dri/u_cmos_capture_data/cam_vsync_d1
 CLMA_50_152/Y6CD                  td                    0.093       5.252 r       CLKROUTE_39/Z    
                                   net (fanout=1)        0.176       5.428         ntR1166          
 CLMA_62_152/Y6CD                  td                    0.093       5.521 r       CLKROUTE_38/Z    
                                   net (fanout=1)        0.399       5.920         ntR1165          
 CLMA_50_148/Y6CD                  td                    0.093       6.013 r       CLKROUTE_37/Z    
                                   net (fanout=1)        1.085       7.098         ntR1164          
 CLMA_134_72/Y0                    td                    0.130       7.228 r       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d0/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.384       7.612         cmos_frame_vsync 
 CLMA_130_92/M3                                                            r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wr_load_d0/opit_0/D

 Data arrival time                                                   7.612         Logic Levels: 4  
                                                                                   Logic: 0.592ns(13.092%), Route: 3.930ns(86.908%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.123       5.013         ntclkbufg_0      
 CLMA_130_92/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wr_load_d0/opit_0/CLK
 clock pessimism                                         0.000       5.013                          
 clock uncertainty                                       0.350       5.363                          

 Hold time                                              -0.011       5.352                          

 Data required time                                                  5.352                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.352                          
 Data arrival time                                                   7.612                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.903  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.965
  Launch Clock Delay      :  3.062
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       2.109 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.953       3.062         ntclkbufg_2      
 CLMS_154_57/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK

 CLMS_154_57/Q1                    tco                   0.184       3.246 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.837       4.083         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [4]
 CLMA_230_8/Y6CD                   td                    0.093       4.176 r       CLKROUTE_33/Z    
                                   net (fanout=1)        0.802       4.978         ntR1160          
 CLMA_234_8/Y6CD                   td                    0.093       5.071 r       CLKROUTE_32/Z    
                                   net (fanout=1)        0.211       5.282         ntR1159          
 CLMS_226_9/Y6CD                   td                    0.093       5.375 r       CLKROUTE_31/Z    
                                   net (fanout=1)        0.617       5.992         ntR1158          
 CLMA_230_12/Y6CD                  td                    0.093       6.085 r       CLKROUTE_30/Z    
                                   net (fanout=1)        1.844       7.929         ntR1157          
 CLMS_150_57/M3                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D

 Data arrival time                                                   7.929         Logic Levels: 4  
                                                                                   Logic: 0.556ns(11.424%), Route: 4.311ns(88.576%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.075       4.965         ntclkbufg_0      
 CLMS_150_57/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                         0.000       4.965                          
 clock uncertainty                                       0.350       5.315                          

 Hold time                                              -0.011       5.304                          

 Data required time                                                  5.304                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.304                          
 Data arrival time                                                   7.929                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.625                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.997
  Launch Clock Delay      :  3.523
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.523         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.408       3.931 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       3.931         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   3.931         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173       3.489         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       3.573 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240       3.813         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       3.813 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.889         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.978 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.252         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.452 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.045       5.497         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.525       6.022                          
 clock uncertainty                                      -0.150       5.872                          

 Setup time                                             -0.105       5.767                          

 Data required time                                                  5.767                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.767                          
 Data arrival time                                                   3.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.997
  Launch Clock Delay      :  3.523
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.523         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.408       3.931 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       3.931         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   3.931         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173       3.489         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       3.573 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240       3.813         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       3.813 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.889         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.978 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.252         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.452 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.045       5.497         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.525       6.022                          
 clock uncertainty                                      -0.150       5.872                          

 Setup time                                             -0.105       5.767                          

 Data required time                                                  5.767                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.767                          
 Data arrival time                                                   3.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.997
  Launch Clock Delay      :  3.523
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.523         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.408       3.931 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       3.931         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   3.931         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173       3.489         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       3.573 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240       3.813         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       3.813 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.889         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.978 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.252         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.452 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.045       5.497         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.525       6.022                          
 clock uncertainty                                      -0.150       5.872                          

 Setup time                                             -0.105       5.767                          

 Data required time                                                  5.767                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.767                          
 Data arrival time                                                   3.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.526
  Launch Clock Delay      :  2.989
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       2.989         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.339       3.328 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       3.328         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   3.328         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.049       3.526         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.525       3.001                          
 clock uncertainty                                       0.000       3.001                          

 Hold time                                              -0.053       2.948                          

 Data required time                                                  2.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.948                          
 Data arrival time                                                   3.328                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.526
  Launch Clock Delay      :  2.989
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       2.989         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.339       3.328 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       3.328         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   3.328         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.049       3.526         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.525       3.001                          
 clock uncertainty                                       0.000       3.001                          

 Hold time                                              -0.053       2.948                          

 Data required time                                                  2.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.948                          
 Data arrival time                                                   3.328                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.526
  Launch Clock Delay      :  2.989
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       2.989         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.339       3.328 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       3.328         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   3.328         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.049       3.526         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.525       3.001                          
 clock uncertainty                                       0.000       3.001                          

 Hold time                                              -0.053       2.948                          

 Data required time                                                  2.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.948                          
 Data arrival time                                                   3.328                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov7725_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d0/opit_0_L5Q_perm/L3
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.087
  Launch Clock Delay      :  3.640
  Clock Pessimism Removal :  0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       2.539 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.101       3.640         ntclkbufg_2      
 CLMA_130_72/CLK                                                           r       u_ov7725_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMA_130_72/Q0                    tco                   0.221       3.861 f       u_ov7725_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       1.466       5.327         u_ov7725_dri/u_cmos_capture_data/frame_val_flag
 CLMA_194_12/Y6AB                  td                    0.101       5.428 f       CLKROUTE_82/Z    
                                   net (fanout=1)        1.992       7.420         ntR1209          
 CLMA_214_20/Y6CD                  td                    0.103       7.523 f       CLKROUTE_81/Z    
                                   net (fanout=1)        1.564       9.087         ntR1208          
 CLMA_134_72/A3                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d0/opit_0_L5Q_perm/L3

 Data arrival time                                                   9.087         Logic Levels: 2  
                                                                                   Logic: 0.425ns(7.802%), Route: 5.022ns(92.198%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000      22.109 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.978      23.087         ntclkbufg_2      
 CLMA_134_72/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d0/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.494      23.581                          
 clock uncertainty                                      -0.050      23.531                          

 Setup time                                             -0.308      23.223                          

 Data required time                                                 23.223                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.223                          
 Data arrival time                                                   9.087                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.136                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov7725_dri/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d0/opit_0_L5Q_perm/L4
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.087
  Launch Clock Delay      :  3.640
  Clock Pessimism Removal :  0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       2.539 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.101       3.640         ntclkbufg_2      
 CLMA_130_72/CLK                                                           r       u_ov7725_dri/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK

 CLMA_130_72/Q2                    tco                   0.223       3.863 f       u_ov7725_dri/u_cmos_capture_data/cam_vsync_d1/opit_0/Q
                                   net (fanout=3)        2.515       6.378         u_ov7725_dri/u_cmos_capture_data/cam_vsync_d1
 CLMA_50_152/Y6CD                  td                    0.103       6.481 f       CLKROUTE_39/Z    
                                   net (fanout=1)        0.202       6.683         ntR1166          
 CLMA_62_152/Y6CD                  td                    0.103       6.786 f       CLKROUTE_38/Z    
                                   net (fanout=1)        0.503       7.289         ntR1165          
 CLMA_50_148/Y6CD                  td                    0.103       7.392 f       CLKROUTE_37/Z    
                                   net (fanout=1)        1.401       8.793         ntR1164          
 CLMA_134_72/A4                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d0/opit_0_L5Q_perm/L4

 Data arrival time                                                   8.793         Logic Levels: 3  
                                                                                   Logic: 0.532ns(10.324%), Route: 4.621ns(89.676%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000      22.109 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.978      23.087         ntclkbufg_2      
 CLMA_134_72/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d0/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.494      23.581                          
 clock uncertainty                                      -0.050      23.531                          

 Setup time                                             -0.079      23.452                          

 Data required time                                                 23.452                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.452                          
 Data arrival time                                                   8.793                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.659                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov7725_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.066
  Launch Clock Delay      :  3.640
  Clock Pessimism Removal :  0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       2.539 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.101       3.640         ntclkbufg_2      
 CLMA_130_72/CLK                                                           r       u_ov7725_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMA_130_72/Q0                    tco                   0.221       3.861 f       u_ov7725_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       0.673       4.534         u_ov7725_dri/u_cmos_capture_data/frame_val_flag
                                   td                    0.365       4.899 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.899         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4773
 CLMA_158_52/COUT                  td                    0.044       4.943 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.943         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4775
                                   td                    0.044       4.987 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.987         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4777
 CLMA_158_56/Y3                    td                    0.365       5.352 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.355       5.707         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2 [7]
 CLMA_158_57/Y0                    td                    0.150       5.857 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.259       6.116         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wwptr [7]
 CLMA_154_56/COUT                  td                    0.391       6.507 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.507         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [6]
                                   td                    0.044       6.551 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.551         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [10]
 CLMA_154_60/Y2                    td                    0.209       6.760 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.265       7.025         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173
 CLMA_154_68/A4                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.025         Logic Levels: 5  
                                                                                   Logic: 1.833ns(54.151%), Route: 1.552ns(45.849%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000      22.109 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.957      23.066         ntclkbufg_2      
 CLMA_154_68/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.494      23.560                          
 clock uncertainty                                      -0.050      23.510                          

 Setup time                                             -0.093      23.417                          

 Data required time                                                 23.417                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.417                          
 Data arrival time                                                   7.025                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.392                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov7725_dri/u_cmos_capture_data/cmos_ps_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_ov7725_dri/u_cmos_capture_data/cmos_ps_cnt[1]/opit_0_L5Q_perm/L4
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.640
  Launch Clock Delay      :  3.090
  Clock Pessimism Removal :  -0.550

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       2.109 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.981       3.090         ntclkbufg_2      
 CLMA_130_73/CLK                                                           r       u_ov7725_dri/u_cmos_capture_data/cmos_ps_cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_130_73/Q3                    tco                   0.178       3.268 f       u_ov7725_dri/u_cmos_capture_data/cmos_ps_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.062       3.330         u_ov7725_dri/u_cmos_capture_data/cmos_ps_cnt [1]
 CLMA_130_73/D4                                                            f       u_ov7725_dri/u_cmos_capture_data/cmos_ps_cnt[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.330         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.167%), Route: 0.062ns(25.833%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       2.539 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.101       3.640         ntclkbufg_2      
 CLMA_130_73/CLK                                                           r       u_ov7725_dri/u_cmos_capture_data/cmos_ps_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.550       3.090                          
 clock uncertainty                                       0.000       3.090                          

 Hold time                                              -0.028       3.062                          

 Data required time                                                  3.062                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.062                          
 Data arrival time                                                   3.330                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[4]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[5]/opit_0/D
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.641
  Launch Clock Delay      :  3.091
  Clock Pessimism Removal :  -0.549

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       2.109 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.982       3.091         ntclkbufg_2      
 CLMA_134_76/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[4]/opit_0/CLK

 CLMA_134_76/Q2                    tco                   0.180       3.271 f       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[4]/opit_0/Q
                                   net (fanout=1)        0.130       3.401         u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d [4]
 CLMA_134_76/AD                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[5]/opit_0/D

 Data arrival time                                                   3.401         Logic Levels: 0  
                                                                                   Logic: 0.180ns(58.065%), Route: 0.130ns(41.935%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       2.539 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.102       3.641         ntclkbufg_2      
 CLMA_134_76/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[5]/opit_0/CLK
 clock pessimism                                        -0.549       3.092                          
 clock uncertainty                                       0.000       3.092                          

 Hold time                                               0.040       3.132                          

 Data required time                                                  3.132                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.132                          
 Data arrival time                                                   3.401                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[10]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[11]/opit_0/D
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.644
  Launch Clock Delay      :  3.095
  Clock Pessimism Removal :  -0.549

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       2.109 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.986       3.095         ntclkbufg_2      
 CLMA_130_77/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[10]/opit_0/CLK

 CLMA_130_77/Q0                    tco                   0.179       3.274 f       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[10]/opit_0/Q
                                   net (fanout=1)        0.130       3.404         u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d [10]
 CLMA_130_77/AD                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[11]/opit_0/D

 Data arrival time                                                   3.404         Logic Levels: 0  
                                                                                   Logic: 0.179ns(57.929%), Route: 0.130ns(42.071%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       2.539 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.105       3.644         ntclkbufg_2      
 CLMA_130_77/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[11]/opit_0/CLK
 clock pessimism                                        -0.549       3.095                          
 clock uncertainty                                       0.000       3.095                          

 Hold time                                               0.040       3.135                          

 Data required time                                                  3.135                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.135                          
 Data arrival time                                                   3.404                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.904  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.066
  Launch Clock Delay      :  4.970
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      11.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269      11.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.080      14.970         ntclkbufg_0      
 CLMS_150_69/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK

 CLMS_150_69/Q0                    tco                   0.221      15.191 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.405      15.596         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [8]
 CLMS_154_69/M3                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D

 Data arrival time                                                  15.596         Logic Levels: 0  
                                                                                   Logic: 0.221ns(35.304%), Route: 0.405ns(64.696%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000      22.109 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.957      23.066         ntclkbufg_2      
 CLMS_154_69/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                         0.000      23.066                          
 clock uncertainty                                      -0.050      23.016                          

 Setup time                                             -0.068      22.948                          

 Data required time                                                 22.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.948                          
 Data arrival time                                                  15.596                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.352                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.909  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.061
  Launch Clock Delay      :  4.970
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      11.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269      11.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.080      14.970         ntclkbufg_0      
 CLMS_150_69/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMS_150_69/Q1                    tco                   0.223      15.193 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.388      15.581         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [5]
 CLMS_150_61/M1                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D

 Data arrival time                                                  15.581         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.498%), Route: 0.388ns(63.502%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000      22.109 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.952      23.061         ntclkbufg_2      
 CLMS_150_61/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.000      23.061                          
 clock uncertainty                                      -0.050      23.011                          

 Setup time                                             -0.068      22.943                          

 Data required time                                                 22.943                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.943                          
 Data arrival time                                                  15.581                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.362                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.904  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.061
  Launch Clock Delay      :  4.965
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      11.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269      11.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.075      14.965         ntclkbufg_0      
 CLMA_150_56/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMA_150_56/Q3                    tco                   0.220      15.185 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.371      15.556         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [3]
 CLMA_150_60/M1                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                  15.556         Logic Levels: 0  
                                                                                   Logic: 0.220ns(37.225%), Route: 0.371ns(62.775%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000      22.109 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.952      23.061         ntclkbufg_2      
 CLMA_150_60/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.000      23.061                          
 clock uncertainty                                      -0.050      23.011                          

 Setup time                                             -0.068      22.943                          

 Data required time                                                 22.943                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.943                          
 Data arrival time                                                  15.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.387                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.669  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.622
  Launch Clock Delay      :  4.291
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      23.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     0.956      24.291         ntclkbufg_0      
 CLMA_150_56/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK

 CLMA_150_56/Q0                    tco                   0.182      24.473 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.135      24.608         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [0]
 CLMA_146_53/M0                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D

 Data arrival time                                                  24.608         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.413%), Route: 0.135ns(42.587%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968      21.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096      21.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424      22.539         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000      22.539 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.083      23.622         ntclkbufg_2      
 CLMA_146_53/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
 clock pessimism                                         0.000      23.622                          
 clock uncertainty                                       0.050      23.672                          

 Hold time                                              -0.011      23.661                          

 Data required time                                                 23.661                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.661                          
 Data arrival time                                                  24.608                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.947                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.673  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.623
  Launch Clock Delay      :  4.296
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      23.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     0.961      24.296         ntclkbufg_0      
 CLMA_150_68/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMA_150_68/Q2                    tco                   0.183      24.479 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.136      24.615         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [9]
 CLMA_150_72/M1                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                  24.615         Logic Levels: 0  
                                                                                   Logic: 0.183ns(57.367%), Route: 0.136ns(42.633%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968      21.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096      21.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424      22.539         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000      22.539 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.084      23.623         ntclkbufg_2      
 CLMA_150_72/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                         0.000      23.623                          
 clock uncertainty                                       0.050      23.673                          

 Hold time                                              -0.011      23.662                          

 Data required time                                                 23.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.662                          
 Data arrival time                                                  24.615                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.953                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.676  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.623
  Launch Clock Delay      :  4.299
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      23.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     0.964      24.299         ntclkbufg_0      
 CLMA_146_68/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK

 CLMA_146_68/Q3                    tco                   0.182      24.481 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.136      24.617         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [10]
 CLMA_150_72/M3                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D

 Data arrival time                                                  24.617         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.233%), Route: 0.136ns(42.767%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968      21.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096      21.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424      22.539         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000      22.539 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.084      23.623         ntclkbufg_2      
 CLMA_150_72/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
 clock pessimism                                         0.000      23.623                          
 clock uncertainty                                       0.050      23.673                          

 Hold time                                              -0.011      23.662                          

 Data required time                                                 23.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.662                          
 Data arrival time                                                  24.617                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.955                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/D[1]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.319
  Launch Clock Delay      :  2.721
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.112       2.721         ntclkbufg_3      
 CLMA_178_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/CLK

 CLMA_178_8/Q1                     tco                   0.223       2.944 f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.422       3.366         u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift [0]
 CLMA_150_8/Y1                     td                    0.162       3.528 r       u_hdmi_top/u_rgb2dvi_0/serializer_b/N28/gateop_perm/Z
                                   net (fanout=1)        0.236       3.764         u_hdmi_top/u_rgb2dvi_0/serializer_b/N28
 IOL_147_5/TX_DATA[1]                                                      r       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/D[1]

 Data arrival time                                                   3.764         Logic Levels: 1  
                                                                                   Logic: 0.385ns(36.913%), Route: 0.658ns(63.087%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         3.076       3.076 r                        
 V9                                                      0.000       3.076 r       sys_clk (port)   
                                   net (fanout=1)        0.044       3.120         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.854 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.854         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.892 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173       4.065         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074       4.139 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       4.379         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       4.379 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.016       5.395         ntclkbufg_3      
 IOL_147_5/CLK_SYS                                                         r       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 clock pessimism                                         0.370       5.765                          
 clock uncertainty                                      -0.150       5.615                          

 Setup time                                             -0.136       5.479                          

 Data required time                                                  5.479                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.479                          
 Data arrival time                                                   3.764                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.715                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/D[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.319
  Launch Clock Delay      :  2.721
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.112       2.721         ntclkbufg_3      
 CLMA_178_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/CLK

 CLMA_178_8/Q2                     tco                   0.223       2.944 f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.423       3.367         u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift [0]
 CLMA_150_8/Y0                     td                    0.162       3.529 r       u_hdmi_top/u_rgb2dvi_0/serializer_b/N29/gateop_perm/Z
                                   net (fanout=1)        0.232       3.761         u_hdmi_top/u_rgb2dvi_0/serializer_b/N29
 IOL_147_5/TX_DATA[0]                                                      r       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/D[0]

 Data arrival time                                                   3.761         Logic Levels: 1  
                                                                                   Logic: 0.385ns(37.019%), Route: 0.655ns(62.981%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         3.076       3.076 r                        
 V9                                                      0.000       3.076 r       sys_clk (port)   
                                   net (fanout=1)        0.044       3.120         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.854 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.854         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.892 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173       4.065         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074       4.139 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       4.379         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       4.379 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.016       5.395         ntclkbufg_3      
 IOL_147_5/CLK_SYS                                                         r       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 clock pessimism                                         0.370       5.765                          
 clock uncertainty                                      -0.150       5.615                          

 Setup time                                             -0.136       5.479                          

 Data required time                                                  5.479                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.479                          
 Data arrival time                                                   3.761                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.718                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/gtp_outbuft_n/opit_1_IOL/D[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.312
  Launch Clock Delay      :  2.721
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.112       2.721         ntclkbufg_3      
 CLMA_178_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[0]/opit_0_L5Q_perm/CLK

 CLMA_178_8/Q3                     tco                   0.220       2.941 f       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.414       3.355         u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift [0]
 CLMS_154_9/Y0                     td                    0.162       3.517 r       u_hdmi_top/u_rgb2dvi_0/serializer_g/N29/gateop_perm/Z
                                   net (fanout=1)        0.233       3.750         u_hdmi_top/u_rgb2dvi_0/serializer_g/N29
 IOL_155_5/TX_DATA[0]                                                      r       u_hdmi_top/u_rgb2dvi_0/serializer_g/gtp_outbuft_n/opit_1_IOL/D[0]

 Data arrival time                                                   3.750         Logic Levels: 1  
                                                                                   Logic: 0.382ns(37.123%), Route: 0.647ns(62.877%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         3.076       3.076 r                        
 V9                                                      0.000       3.076 r       sys_clk (port)   
                                   net (fanout=1)        0.044       3.120         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.854 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.854         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.892 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173       4.065         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074       4.139 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       4.379         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       4.379 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.009       5.388         ntclkbufg_3      
 IOL_155_5/CLK_SYS                                                         r       u_hdmi_top/u_rgb2dvi_0/serializer_g/gtp_outbuft_n/opit_1_IOL/SYSCLK
 clock pessimism                                         0.370       5.758                          
 clock uncertainty                                      -0.150       5.608                          

 Setup time                                             -0.136       5.472                          

 Data required time                                                  5.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.472                          
 Data arrival time                                                   3.750                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.722                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.721
  Launch Clock Delay      :  2.295
  Clock Pessimism Removal :  -0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074       1.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       1.303         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.992       2.295         ntclkbufg_3      
 CLMS_178_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[1]/opit_0_L5Q_perm/CLK

 CLMS_178_9/Q0                     tco                   0.179       2.474 f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.060       2.534         u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift [1]
 CLMA_178_8/B4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.534         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.895%), Route: 0.060ns(25.105%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.112       2.721         ntclkbufg_3      
 CLMA_178_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.410       2.311                          
 clock uncertainty                                       0.000       2.311                          

 Hold time                                              -0.029       2.282                          

 Data required time                                                  2.282                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.282                          
 Data arrival time                                                   2.534                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.724
  Launch Clock Delay      :  2.298
  Clock Pessimism Removal :  -0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074       1.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       1.303         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.995       2.298         ntclkbufg_3      
 CLMS_182_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[2]/opit_0_L5Q_perm/CLK

 CLMS_182_9/Q2                     tco                   0.180       2.478 f       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=30)       0.067       2.545         u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt [2]
 CLMA_182_8/A4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.545         Logic Levels: 0  
                                                                                   Logic: 0.180ns(72.874%), Route: 0.067ns(27.126%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.115       2.724         ntclkbufg_3      
 CLMA_182_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.410       2.314                          
 clock uncertainty                                       0.000       2.314                          

 Hold time                                              -0.029       2.285                          

 Data required time                                                  2.285                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.285                          
 Data arrival time                                                   2.545                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.724
  Launch Clock Delay      :  2.298
  Clock Pessimism Removal :  -0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074       1.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       1.303         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.995       2.298         ntclkbufg_3      
 CLMS_182_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[1]/opit_0_L5Q_perm/CLK

 CLMS_182_9/Q0                     tco                   0.179       2.477 f       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=31)       0.068       2.545         u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt [1]
 CLMA_182_8/B4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.545         Logic Levels: 0  
                                                                                   Logic: 0.179ns(72.470%), Route: 0.068ns(27.530%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.115       2.724         ntclkbufg_3      
 CLMA_182_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.410       2.314                          
 clock uncertainty                                       0.000       2.314                          

 Hold time                                              -0.029       2.285                          

 Data required time                                                  2.285                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.285                          
 Data arrival time                                                   2.545                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[1]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.154  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.298
  Launch Clock Delay      :  2.724
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        30.768      30.768 r                        
 V9                                                      0.000      30.768 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.812         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      31.780 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      31.780         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      31.838 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191      32.029         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      32.112 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      32.381         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      32.381 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.111      33.492         ntclkbufg_1      
 CLMS_182_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_182_13/Q0                    tco                   0.221      33.713 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.568      34.281         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_182_9/A3                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[1]/opit_0_L5Q_perm/L3

 Data arrival time                                                  34.281         Logic Levels: 0  
                                                                                   Logic: 0.221ns(28.010%), Route: 0.568ns(71.990%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        33.836      33.836 r                        
 V9                                                      0.000      33.836 r       sys_clk (port)   
                                   net (fanout=1)        0.044      33.880         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      34.614 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      34.614         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      34.652 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173      34.825         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074      34.899 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      35.139         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000      35.139 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.995      36.134         ntclkbufg_3      
 CLMS_182_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      36.406                          
 clock uncertainty                                      -0.150      36.256                          

 Setup time                                             -0.308      35.948                          

 Data required time                                                 35.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.948                          
 Data arrival time                                                  34.281                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.667                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[2]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.154  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.298
  Launch Clock Delay      :  2.724
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        30.768      30.768 r                        
 V9                                                      0.000      30.768 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.812         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      31.780 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      31.780         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      31.838 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191      32.029         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      32.112 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      32.381         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      32.381 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.111      33.492         ntclkbufg_1      
 CLMS_182_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_182_13/Q0                    tco                   0.221      33.713 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.567      34.280         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_182_9/C3                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[2]/opit_0_L5Q_perm/L3

 Data arrival time                                                  34.280         Logic Levels: 0  
                                                                                   Logic: 0.221ns(28.046%), Route: 0.567ns(71.954%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        33.836      33.836 r                        
 V9                                                      0.000      33.836 r       sys_clk (port)   
                                   net (fanout=1)        0.044      33.880         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      34.614 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      34.614         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      34.652 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173      34.825         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074      34.899 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      35.139         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000      35.139 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.995      36.134         ntclkbufg_3      
 CLMS_182_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      36.406                          
 clock uncertainty                                      -0.150      36.256                          

 Setup time                                             -0.308      35.948                          

 Data required time                                                 35.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.948                          
 Data arrival time                                                  34.280                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.668                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[0]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.154  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.298
  Launch Clock Delay      :  2.724
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        30.768      30.768 r                        
 V9                                                      0.000      30.768 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.812         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      31.780 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      31.780         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      31.838 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191      32.029         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      32.112 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      32.381         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      32.381 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.111      33.492         ntclkbufg_1      
 CLMS_182_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_182_13/Q0                    tco                   0.221      33.713 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.568      34.281         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_182_9/B2                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[0]/opit_0_L5Q_perm/L2

 Data arrival time                                                  34.281         Logic Levels: 0  
                                                                                   Logic: 0.221ns(28.010%), Route: 0.568ns(71.990%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        33.836      33.836 r                        
 V9                                                      0.000      33.836 r       sys_clk (port)   
                                   net (fanout=1)        0.044      33.880         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      34.614 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      34.614         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      34.652 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173      34.825         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074      34.899 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      35.139         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000      35.139 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.995      36.134         ntclkbufg_3      
 CLMS_182_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      36.406                          
 clock uncertainty                                      -0.150      36.256                          

 Setup time                                             -0.286      35.970                          

 Data required time                                                 35.970                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.970                          
 Data arrival time                                                  34.281                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.689                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.163  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.724
  Launch Clock Delay      :  2.289
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.982       2.289         ntclkbufg_1      
 CLMS_182_21/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[3]/opit_0_L5Q_perm/CLK

 CLMS_182_21/Q3                    tco                   0.182       2.471 r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.302       2.773         u_hdmi_top/u_rgb2dvi_0/green_10bit [3]
 CLMA_182_8/D4                                                             r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.773         Logic Levels: 0  
                                                                                   Logic: 0.182ns(37.603%), Route: 0.302ns(62.397%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.115       2.724         ntclkbufg_3      
 CLMA_182_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.272       2.452                          
 clock uncertainty                                       0.150       2.602                          

 Hold time                                              -0.038       2.564                          

 Data required time                                                  2.564                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.564                          
 Data arrival time                                                   2.773                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.209                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[0]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.160  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.721
  Launch Clock Delay      :  2.289
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.982       2.289         ntclkbufg_1      
 CLMS_182_21/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[0]/opit_0_MUX4TO1Q/CLK

 CLMS_182_21/Q2                    tco                   0.183       2.472 r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[0]/opit_0_MUX4TO1Q/Q
                                   net (fanout=1)        0.303       2.775         u_hdmi_top/u_rgb2dvi_0/green_10bit [0]
 CLMA_178_8/D4                                                             r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.775         Logic Levels: 0  
                                                                                   Logic: 0.183ns(37.654%), Route: 0.303ns(62.346%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.112       2.721         ntclkbufg_3      
 CLMA_178_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.272       2.449                          
 clock uncertainty                                       0.150       2.599                          

 Hold time                                              -0.038       2.561                          

 Data required time                                                  2.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.561                          
 Data arrival time                                                   2.775                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.214                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.153  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.723
  Launch Clock Delay      :  2.298
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.991       2.298         ntclkbufg_1      
 CLMS_182_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_182_13/Q0                    tco                   0.182       2.480 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.199       2.679         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_186_13/RS                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   2.679         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.769%), Route: 0.199ns(52.231%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.114       2.723         ntclkbufg_3      
 CLMA_186_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.272       2.451                          
 clock uncertainty                                       0.150       2.601                          

 Hold time                                              -0.146       2.455                          

 Data required time                                                  2.455                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.455                          
 Data arrival time                                                   2.679                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.224                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.267
  Launch Clock Delay      :  2.691
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.072       2.691         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_178_76/Q3                    tco                   0.220       2.911 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.365       3.276         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [15]
 CLMA_174_84/Y2                    td                    0.379       3.655 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_15/gateop_perm/Z
                                   net (fanout=1)        0.398       4.053         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N39356
 CLMA_174_60/Y1                    td                    0.244       4.297 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_18/gateop_perm/Z
                                   net (fanout=2)        0.301       4.598         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N39359
 CLMA_174_81/Y3                    td                    0.162       4.760 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.325       5.085         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMS_166_73/Y1                    td                    0.224       5.309 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=13)       0.371       5.680         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_174_77/CECO                  td                    0.132       5.812 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       5.812         ntR653           
 CLMA_174_81/CECI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.812         Logic Levels: 5  
                                                                                   Logic: 1.361ns(43.608%), Route: 1.760ns(56.392%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.954      22.267         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_81/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.370      22.637                          
 clock uncertainty                                      -0.150      22.487                          

 Setup time                                             -0.576      21.911                          

 Data required time                                                 21.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.911                          
 Data arrival time                                                   5.812                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.099                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.267
  Launch Clock Delay      :  2.691
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.072       2.691         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_178_76/Q3                    tco                   0.220       2.911 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.365       3.276         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [15]
 CLMA_174_84/Y2                    td                    0.379       3.655 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_15/gateop_perm/Z
                                   net (fanout=1)        0.398       4.053         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N39356
 CLMA_174_60/Y1                    td                    0.244       4.297 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_18/gateop_perm/Z
                                   net (fanout=2)        0.301       4.598         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N39359
 CLMA_174_81/Y3                    td                    0.162       4.760 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.325       5.085         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMS_166_73/Y1                    td                    0.224       5.309 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=13)       0.371       5.680         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_174_77/CECO                  td                    0.132       5.812 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       5.812         ntR653           
 CLMA_174_81/CECI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.812         Logic Levels: 5  
                                                                                   Logic: 1.361ns(43.608%), Route: 1.760ns(56.392%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.954      22.267         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_81/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.370      22.637                          
 clock uncertainty                                      -0.150      22.487                          

 Setup time                                             -0.576      21.911                          

 Data required time                                                 21.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.911                          
 Data arrival time                                                   5.812                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.099                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[11]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.266
  Launch Clock Delay      :  2.691
  Clock Pessimism Removal :  0.424

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.072       2.691         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_178_76/Q3                    tco                   0.220       2.911 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.365       3.276         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [15]
 CLMA_174_84/Y2                    td                    0.379       3.655 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_15/gateop_perm/Z
                                   net (fanout=1)        0.398       4.053         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N39356
 CLMA_174_60/Y1                    td                    0.244       4.297 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_18/gateop_perm/Z
                                   net (fanout=2)        0.301       4.598         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N39359
 CLMA_174_81/Y3                    td                    0.162       4.760 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.325       5.085         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMS_166_73/Y1                    td                    0.224       5.309 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=13)       0.379       5.688         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_178_72/CECO                  td                    0.132       5.820 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.820         ntR652           
 CLMA_178_76/CECI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[11]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.820         Logic Levels: 5  
                                                                                   Logic: 1.361ns(43.496%), Route: 1.768ns(56.504%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.953      22.266         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.424      22.690                          
 clock uncertainty                                      -0.150      22.540                          

 Setup time                                             -0.576      21.964                          

 Data required time                                                 21.964                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.964                          
 Data arrival time                                                   5.820                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.144                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.700
  Launch Clock Delay      :  2.275
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.962       2.275         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_194_72/Q3                    tco                   0.178       2.453 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.061       2.514         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt [0]
 CLMA_194_72/D4                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.514         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.081       2.700         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.425       2.275                          
 clock uncertainty                                       0.000       2.275                          

 Hold time                                              -0.028       2.247                          

 Data required time                                                  2.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.247                          
 Data arrival time                                                   2.514                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.690
  Launch Clock Delay      :  2.265
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.952       2.265         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_72/Q3                    tco                   0.178       2.443 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.061       2.504         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt [0]
 CLMA_182_72/D4                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.504         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.071       2.690         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.425       2.265                          
 clock uncertainty                                       0.000       2.265                          

 Hold time                                              -0.028       2.237                          

 Data required time                                                  2.237                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.237                          
 Data arrival time                                                   2.504                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.693
  Launch Clock Delay      :  2.268
  Clock Pessimism Removal :  -0.424

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.955       2.268         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_73/Q2                    tco                   0.180       2.448 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.059       2.507         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg [0]
 CLMA_186_73/D0                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   2.507         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.074       2.693         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.424       2.269                          
 clock uncertainty                                       0.000       2.269                          

 Hold time                                              -0.065       2.204                          

 Data required time                                                  2.204                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.204                          
 Data arrival time                                                   2.507                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.303                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.413  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.265
  Launch Clock Delay      :  4.984
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      11.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269      11.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.094      14.984         ntclkbufg_0      
 CLMS_226_61/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_226_61/Q3                    tco                   0.220      15.204 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.561      15.765         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMS_178_73/Y2                    td                    0.379      16.144 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.264      16.408         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMS_182_73/Y1                    td                    0.151      16.559 f       _N6362_inv/gateop_perm/Z
                                   net (fanout=8)        0.261      16.820         _N6362           
                                   td                    0.368      17.188 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.188         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4983
 CLMA_182_68/COUT                  td                    0.044      17.232 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.232         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4985
                                   td                    0.044      17.276 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.276         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4987
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  17.276         Logic Levels: 3  
                                                                                   Logic: 1.206ns(52.618%), Route: 1.086ns(47.382%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.952      22.265         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.306      22.571                          
 clock uncertainty                                      -0.150      22.421                          

 Setup time                                             -0.128      22.293                          

 Data required time                                                 22.293                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.293                          
 Data arrival time                                                  17.276                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.017                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.413  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.265
  Launch Clock Delay      :  4.984
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      11.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269      11.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.094      14.984         ntclkbufg_0      
 CLMS_226_61/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_226_61/Q3                    tco                   0.220      15.204 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.561      15.765         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMS_178_73/Y2                    td                    0.379      16.144 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.264      16.408         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMS_182_73/Y1                    td                    0.151      16.559 f       _N6362_inv/gateop_perm/Z
                                   net (fanout=8)        0.261      16.820         _N6362           
                                   td                    0.368      17.188 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.188         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4983
 CLMA_182_68/COUT                  td                    0.044      17.232 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.232         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4985
 CLMA_182_72/CIN                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  17.232         Logic Levels: 3  
                                                                                   Logic: 1.162ns(51.690%), Route: 1.086ns(48.310%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.952      22.265         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.306      22.571                          
 clock uncertainty                                      -0.150      22.421                          

 Setup time                                             -0.132      22.289                          

 Data required time                                                 22.289                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.289                          
 Data arrival time                                                  17.232                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.057                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.417  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.261
  Launch Clock Delay      :  4.984
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      11.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269      11.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.094      14.984         ntclkbufg_0      
 CLMS_226_61/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_226_61/Q3                    tco                   0.220      15.204 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.561      15.765         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMS_178_73/Y2                    td                    0.379      16.144 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.264      16.408         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMS_182_73/Y1                    td                    0.151      16.559 f       _N6362_inv/gateop_perm/Z
                                   net (fanout=8)        0.261      16.820         _N6362           
                                   td                    0.368      17.188 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.188         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4983
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  17.188         Logic Levels: 2  
                                                                                   Logic: 1.118ns(50.726%), Route: 1.086ns(49.274%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.948      22.261         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.306      22.567                          
 clock uncertainty                                      -0.150      22.417                          

 Setup time                                             -0.115      22.302                          

 Data required time                                                 22.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.302                          
 Data arrival time                                                  17.188                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.114                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[7]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.934  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.682
  Launch Clock Delay      :  4.310
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      23.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     0.975      24.310         ntclkbufg_0      
 CLMS_226_61/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_226_61/Q3                    tco                   0.182      24.492 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.461      24.953         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMA_178_68/B4                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  24.953         Logic Levels: 0  
                                                                                   Logic: 0.182ns(28.305%), Route: 0.461ns(71.695%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191      21.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      21.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269      21.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.063      22.682         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.306      22.376                          
 clock uncertainty                                       0.150      22.526                          

 Hold time                                              -0.038      22.488                          

 Data required time                                                 22.488                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.488                          
 Data arrival time                                                  24.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.465                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.922  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.703
  Launch Clock Delay      :  4.319
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      23.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     0.984      24.319         ntclkbufg_0      
 CLMA_238_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/CLK

 CLMA_238_60/Q1                    tco                   0.184      24.503 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/Q
                                   net (fanout=1)        0.488      24.991         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/wrlvl_error_tmp [1]
 CLMS_198_73/A4                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  24.991         Logic Levels: 0  
                                                                                   Logic: 0.184ns(27.381%), Route: 0.488ns(72.619%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191      21.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      21.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269      21.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.084      22.703         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_198_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.306      22.397                          
 clock uncertainty                                       0.150      22.547                          

 Hold time                                              -0.039      22.508                          

 Data required time                                                 22.508                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.508                          
 Data arrival time                                                  24.991                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.483                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.918  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.698
  Launch Clock Delay      :  4.310
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      23.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     0.975      24.310         ntclkbufg_0      
 CLMS_226_61/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_226_61/Q3                    tco                   0.182      24.492 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.466      24.958         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMA_186_76/A0                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  24.958         Logic Levels: 0  
                                                                                   Logic: 0.182ns(28.086%), Route: 0.466ns(71.914%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191      21.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      21.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269      21.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.079      22.698         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.306      22.392                          
 clock uncertainty                                       0.150      22.542                          

 Hold time                                              -0.077      22.465                          

 Data required time                                                 22.465                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.465                          
 Data arrival time                                                  24.958                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.493                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_q/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.291
  Launch Clock Delay      :  2.716
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.103       2.716         ntclkbufg_1      
 CLMA_154_28/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[9]/opit_0_L5Q_perm/CLK

 CLMA_154_28/Q2                    tco                   0.223       2.939 f       u_hdmi_top/u_video_driver/cnt_v[9]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.259       3.198         u_hdmi_top/u_video_driver/cnt_v [9]
 CLMA_158_29/Y2                    td                    0.381       3.579 f       u_hdmi_top/u_video_driver/N6_mux8_4/gateop_perm/Z
                                   net (fanout=1)        1.562       5.141         u_hdmi_top/u_video_driver/_N38144
 CLMS_78_109/Y6CD                  td                    0.103       5.244 f       CLKROUTE_5/Z     
                                   net (fanout=1)        0.986       6.230         ntR1132          
 CLMA_78_104/Y6CD                  td                    0.103       6.333 f       CLKROUTE_4/Z     
                                   net (fanout=1)        0.487       6.820         ntR1131          
 CLMS_82_109/Y6CD                  td                    0.103       6.923 f       CLKROUTE_3/Z     
                                   net (fanout=1)        0.496       7.419         ntR1130          
 CLMA_90_108/Y6CD                  td                    0.103       7.522 f       CLKROUTE_2/Z     
                                   net (fanout=1)        0.398       7.920         ntR1129          
 CLMA_82_100/Y6CD                  td                    0.103       8.023 f       CLKROUTE_1/Z     
                                   net (fanout=1)        0.389       8.412         ntR1128          
 CLMA_82_104/Y6CD                  td                    0.103       8.515 f       CLKROUTE_0/Z     
                                   net (fanout=1)        1.829      10.344         ntR1127          
 CLMA_158_29/Y0                    td                    0.150      10.494 f       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q/Z
                                   net (fanout=1)        0.536      11.030         video_vs         
 CLMA_174_13/M3                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_q/opit_0/D

 Data arrival time                                                  11.030         Logic Levels: 8  
                                                                                   Logic: 1.372ns(16.502%), Route: 6.942ns(83.498%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 V9                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.044      15.428         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      16.162 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.162         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      16.200 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173      16.373         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      16.451 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      16.691         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      16.691 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.984      17.675         ntclkbufg_1      
 CLMA_174_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_q/opit_0/CLK
 clock pessimism                                         0.370      18.045                          
 clock uncertainty                                      -0.150      17.895                          

 Setup time                                             -0.068      17.827                          

 Data required time                                                 17.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.827                          
 Data arrival time                                                  11.030                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.797                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/pixel_xpos[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.283
  Launch Clock Delay      :  2.710
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.097       2.710         ntclkbufg_1      
 CLMA_166_24/CLK                                                           r       u_hdmi_top/u_video_driver/pixel_xpos[1]/opit_0_L5Q_perm/CLK

 CLMA_166_24/Q2                    tco                   0.223       2.933 f       u_hdmi_top/u_video_driver/pixel_xpos[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.267       3.200         u_hdmi_top/pixel_xpos [1]
 CLMA_162_16/Y0                    td                    0.380       3.580 f       u_hdmi_top/u_video_display/N32_mux5_5/gateop_perm/Z
                                   net (fanout=1)        0.255       3.835         u_hdmi_top/u_video_display/_N38156
 CLMA_166_12/Y1                    td                    0.244       4.079 f       u_hdmi_top/u_video_display/N32_mux6/gateop_perm/Z
                                   net (fanout=2)        0.369       4.448         u_hdmi_top/u_video_display/_N4575
 CLMS_166_25/Y3                    td                    0.151       4.599 f       u_hdmi_top/u_video_display/N40_2/gateop_perm/Z
                                   net (fanout=1)        0.364       4.963         u_hdmi_top/u_video_display/_N38173
 CLMA_162_32/Y2                    td                    0.150       5.113 f       u_hdmi_top/u_video_display/data_val/opit_0_L5Q_perm/Z
                                   net (fanout=10)       0.858       5.971         rdata_req        
                                   td                    0.180       6.151 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.151         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4812
 CLMS_154_85/COUT                  td                    0.044       6.195 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.195         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4814
                                   td                    0.044       6.239 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.239         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4816
 CLMS_154_89/COUT                  td                    0.044       6.283 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.283         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4818
                                   td                    0.044       6.327 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.327         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4820
 CLMS_154_93/COUT                  td                    0.044       6.371 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.371         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4822
 CLMS_154_97/Y1                    td                    0.366       6.737 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[13]/opit_0_inv_A2Q21/Y1
                                   net (fanout=2)        0.273       7.010         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94 [13]
 CLMS_162_93/Y3                    td                    0.360       7.370 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[13]/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.280       7.650         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rrptr [13]
 CLMA_158_89/Y2                    td                    0.354       8.004 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.079       8.083         _N13             
 CLMA_158_89/M1                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/D

 Data arrival time                                                   8.083         Logic Levels: 10 
                                                                                   Logic: 2.628ns(48.911%), Route: 2.745ns(51.089%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 V9                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.044      15.428         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      16.162 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.162         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      16.200 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173      16.373         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      16.451 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      16.691         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      16.691 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.976      17.667         ntclkbufg_1      
 CLMA_158_89/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/CLK
 clock pessimism                                         0.370      18.037                          
 clock uncertainty                                      -0.150      17.887                          

 Setup time                                             -0.061      17.826                          

 Data required time                                                 17.826                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.826                          
 Data arrival time                                                   8.083                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.743                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.285
  Launch Clock Delay      :  2.707
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.094       2.707         ntclkbufg_1      
 CLMS_178_25/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[3]/opit_0_L5Q_perm/CLK

 CLMS_178_25/Q1                    tco                   0.223       2.930 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[3]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.367       3.297         u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m [3]
 CLMA_178_16/Y1                    td                    0.440       3.737 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.257       3.994         _N3              
 CLMA_174_20/Y1                    td                    0.244       4.238 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N95/gateop_perm/Z
                                   net (fanout=7)        0.379       4.617         u_hdmi_top/u_rgb2dvi_0/encoder_b/decision2
 CLMS_166_13/Y3                    td                    0.151       4.768 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N214/gateop_perm/Z
                                   net (fanout=6)        0.378       5.146         u_hdmi_top/u_rgb2dvi_0/encoder_b/N214
 CLMA_174_17/Y2                    td                    0.162       5.308 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_8[1]/gateop_perm/Z
                                   net (fanout=1)        0.267       5.575         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb11 [1]
                                   td                    0.365       5.940 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.940         u_hdmi_top/u_rgb2dvi_0/encoder_b/_N4480
 CLMS_166_17/Y3                    td                    0.387       6.327 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_3/gateop_A2/Y1
                                   net (fanout=2)        0.350       6.677         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb12 [3]
 CLMA_174_16/COUT                  td                    0.391       7.068 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.068         u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.co [4]
 CLMA_174_20/Y0                    td                    0.206       7.274 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_5/gateop/Y
                                   net (fanout=1)        0.281       7.555         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb7 [4]
 CLMS_166_25/A1                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/L1

 Data arrival time                                                   7.555         Logic Levels: 7  
                                                                                   Logic: 2.569ns(52.991%), Route: 2.279ns(47.009%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 V9                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.044      15.428         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      16.162 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.162         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      16.200 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173      16.373         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      16.451 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      16.691         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      16.691 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.978      17.669         ntclkbufg_1      
 CLMS_166_25/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      18.039                          
 clock uncertainty                                      -0.150      17.889                          

 Setup time                                             -0.191      17.698                          

 Data required time                                                 17.698                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.698                          
 Data arrival time                                                   7.555                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.143                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_video_driver/cnt_v[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.721
  Launch Clock Delay      :  2.296
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.989       2.296         ntclkbufg_1      
 CLMA_158_20/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[0]/opit_0_L5Q_perm/CLK

 CLMA_158_20/Q3                    tco                   0.178       2.474 f       u_hdmi_top/u_video_driver/cnt_v[0]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.063       2.537         u_hdmi_top/u_video_driver/cnt_v [0]
 CLMA_158_20/D4                                                            f       u_hdmi_top/u_video_driver/cnt_v[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.537         Logic Levels: 0  
                                                                                   Logic: 0.178ns(73.859%), Route: 0.063ns(26.141%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.108       2.721         ntclkbufg_1      
 CLMA_158_20/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.425       2.296                          
 clock uncertainty                                       0.000       2.296                          

 Hold time                                              -0.028       2.268                          

 Data required time                                                  2.268                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.268                          
 Data arrival time                                                   2.537                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m_reg[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[7]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.722
  Launch Clock Delay      :  2.297
  Clock Pessimism Removal :  -0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.990       2.297         ntclkbufg_1      
 CLMA_186_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m_reg[7]/opit_0_L5Q_perm/CLK

 CLMA_186_17/Q3                    tco                   0.178       2.475 f       u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m_reg[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058       2.533         u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m_reg [7]
 CLMA_186_16/B0                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[7]/opit_0_L5Q_perm/L0

 Data arrival time                                                   2.533         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.109       2.722         ntclkbufg_1      
 CLMA_186_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.410       2.312                          
 clock uncertainty                                       0.000       2.312                          

 Hold time                                              -0.066       2.246                          

 Data required time                                                  2.246                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.246                          
 Data arrival time                                                   2.533                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.287                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_video_driver/pixel_xpos[0]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.710
  Launch Clock Delay      :  2.285
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.978       2.285         ntclkbufg_1      
 CLMA_166_24/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/CLK

 CLMA_166_24/Q3                    tco                   0.178       2.463 f       u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.061       2.524         u_hdmi_top/u_video_driver/cnt_h [0]
 CLMA_166_24/B0                                                            f       u_hdmi_top/u_video_driver/pixel_xpos[0]/opit_0_L5Q_perm/L0

 Data arrival time                                                   2.524         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.097       2.710         ntclkbufg_1      
 CLMA_166_24/CLK                                                           r       u_hdmi_top/u_video_driver/pixel_xpos[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.425       2.285                          
 clock uncertainty                                       0.000       2.285                          

 Hold time                                              -0.066       2.219                          

 Data required time                                                  2.219                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.219                          
 Data arrival time                                                   2.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.305                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.435  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.289
  Launch Clock Delay      :  4.996
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            230.000     230.000 r                        
 V9                                                      0.000     230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     230.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968     231.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058     231.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191     231.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089     231.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269     231.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     231.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204     232.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094     232.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292     233.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268     233.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000     233.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     233.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413     233.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000     233.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.106     234.996         ntclkbufg_0      
 CLMS_150_93/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q/CLK

 CLMS_150_93/Q2                    tco                   0.223     235.219 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q/Q
                                   net (fanout=1)        0.185     235.404         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [6]
 CLMS_150_89/M2                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                 235.404         Logic Levels: 0  
                                                                                   Logic: 0.223ns(54.657%), Route: 0.185ns(45.343%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       230.760     230.760 r                        
 V9                                                      0.000     230.760 r       sys_clk (port)   
                                   net (fanout=1)        0.044     230.804         sys_clk          
 IOBS_128_0/DIN                    td                    0.734     231.538 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.538         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038     231.576 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173     231.749         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078     231.827 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240     232.067         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     232.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.982     233.049         ntclkbufg_1      
 CLMS_150_89/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.272     233.321                          
 clock uncertainty                                      -0.150     233.171                          

 Setup time                                             -0.068     233.103                          

 Data required time                                                233.103                          
----------------------------------------------------------------------------------------------------
 Data required time                                                233.103                          
 Data arrival time                                                 235.404                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.301                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.426  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.297
  Launch Clock Delay      :  4.995
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            230.000     230.000 r                        
 V9                                                      0.000     230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     230.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968     231.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058     231.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191     231.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089     231.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269     231.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     231.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204     232.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094     232.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292     233.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268     233.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000     233.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     233.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413     233.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000     233.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.105     234.995         ntclkbufg_0      
 CLMA_146_89/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK

 CLMA_146_89/Q2                    tco                   0.223     235.218 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.183     235.401         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [8]
 CLMA_146_93/M1                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D

 Data arrival time                                                 235.401         Logic Levels: 0  
                                                                                   Logic: 0.223ns(54.926%), Route: 0.183ns(45.074%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       230.760     230.760 r                        
 V9                                                      0.000     230.760 r       sys_clk (port)   
                                   net (fanout=1)        0.044     230.804         sys_clk          
 IOBS_128_0/DIN                    td                    0.734     231.538 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.538         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038     231.576 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173     231.749         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078     231.827 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240     232.067         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     232.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.990     233.057         ntclkbufg_1      
 CLMA_146_93/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
 clock pessimism                                         0.272     233.329                          
 clock uncertainty                                      -0.150     233.179                          

 Setup time                                             -0.068     233.111                          

 Data required time                                                233.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                233.111                          
 Data arrival time                                                 235.401                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.290                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.430  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.285
  Launch Clock Delay      :  4.987
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            230.000     230.000 r                        
 V9                                                      0.000     230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     230.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968     231.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058     231.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191     231.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089     231.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269     231.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     231.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204     232.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094     232.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292     233.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268     233.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000     233.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     233.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413     233.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000     233.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.097     234.987         ntclkbufg_0      
 CLMS_150_85/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK

 CLMS_150_85/Q1                    tco                   0.223     235.210 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.165     235.375         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [9]
 CLMA_150_84/M1                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D

 Data arrival time                                                 235.375         Logic Levels: 0  
                                                                                   Logic: 0.223ns(57.474%), Route: 0.165ns(42.526%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       230.760     230.760 r                        
 V9                                                      0.000     230.760 r       sys_clk (port)   
                                   net (fanout=1)        0.044     230.804         sys_clk          
 IOBS_128_0/DIN                    td                    0.734     231.538 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.538         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038     231.576 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173     231.749         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078     231.827 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240     232.067         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     232.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.978     233.045         ntclkbufg_1      
 CLMA_150_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
 clock pessimism                                         0.272     233.317                          
 clock uncertainty                                      -0.150     233.167                          

 Setup time                                             -0.068     233.099                          

 Data required time                                                233.099                          
----------------------------------------------------------------------------------------------------
 Data required time                                                233.099                          
 Data arrival time                                                 235.375                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.276                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.874  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.727
  Launch Clock Delay      :  4.329
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            200.000     200.000 r                        
 V9                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     200.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734     200.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038     200.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173     200.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084     201.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240     201.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     201.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076     202.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089     202.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274     202.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200     202.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000     202.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     202.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383     203.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000     203.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     0.994     204.329         ntclkbufg_0      
 CLMA_146_96/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK

 CLMA_146_96/Q2                    tco                   0.180     204.509 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058     204.567         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [7]
 CLMA_146_97/CD                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D

 Data arrival time                                                 204.567         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 V9                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.044     200.036         sys_clk          
 IOBS_128_0/DIN                    td                    0.968     201.004 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.004         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058     201.062 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191     201.253         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083     201.336 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269     201.605         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     201.605 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.114     202.719         ntclkbufg_1      
 CLMA_146_97/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK
 clock pessimism                                        -0.272     202.447                          
 clock uncertainty                                       0.150     202.597                          

 Hold time                                               0.040     202.637                          

 Data required time                                                202.637                          
----------------------------------------------------------------------------------------------------
 Data required time                                                202.637                          
 Data arrival time                                                 204.567                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.930                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.875  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.709
  Launch Clock Delay      :  4.312
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            200.000     200.000 r                        
 V9                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     200.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734     200.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038     200.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173     200.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084     201.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240     201.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     201.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076     202.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089     202.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274     202.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200     202.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000     202.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     202.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383     203.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000     203.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     0.977     204.312         ntclkbufg_0      
 CLMA_146_81/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK

 CLMA_146_81/Q2                    tco                   0.180     204.492 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058     204.550         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [1]
 CLMA_146_80/CD                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D

 Data arrival time                                                 204.550         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 V9                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.044     200.036         sys_clk          
 IOBS_128_0/DIN                    td                    0.968     201.004 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.004         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058     201.062 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191     201.253         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083     201.336 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269     201.605         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     201.605 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.096     202.701         ntclkbufg_1      
 CLMA_146_80/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                        -0.272     202.429                          
 clock uncertainty                                       0.150     202.579                          

 Hold time                                               0.040     202.619                          

 Data required time                                                202.619                          
----------------------------------------------------------------------------------------------------
 Data required time                                                202.619                          
 Data arrival time                                                 204.550                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.931                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.875  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.706
  Launch Clock Delay      :  4.309
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            200.000     200.000 r                        
 V9                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     200.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734     200.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038     200.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173     200.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084     201.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240     201.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     201.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076     202.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089     202.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274     202.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200     202.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000     202.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     202.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383     203.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000     203.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     0.974     204.309         ntclkbufg_0      
 CLMA_150_80/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK

 CLMA_150_80/Q2                    tco                   0.180     204.489 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058     204.547         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [3]
 CLMS_150_81/CD                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D

 Data arrival time                                                 204.547         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 V9                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.044     200.036         sys_clk          
 IOBS_128_0/DIN                    td                    0.968     201.004 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.004         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058     201.062 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191     201.253         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083     201.336 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269     201.605         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     201.605 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.093     202.698         ntclkbufg_1      
 CLMS_150_81/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                        -0.272     202.426                          
 clock uncertainty                                       0.150     202.576                          

 Hold time                                               0.040     202.616                          

 Data required time                                                202.616                          
----------------------------------------------------------------------------------------------------
 Data required time                                                202.616                          
 Data arrival time                                                 204.547                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.931                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_pwron_pass/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.302
  Launch Clock Delay      :  4.958
  Clock Pessimism Removal :  0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.068       4.958         ntclkbufg_0      
 CLMS_178_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_178_73/Q1                    tco                   0.224       5.182 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=575)      0.754       5.936         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_206_121/RSCO                 td                    0.113       6.049 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[39]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.049         ntR373           
 CLMS_206_125/RSCO                 td                    0.113       6.162 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[63]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       6.162         ntR372           
 CLMS_206_129/RSCO                 td                    0.113       6.275 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[54]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       6.275         ntR371           
 CLMS_206_133/RSCO                 td                    0.113       6.388 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96]/opit_0_inv_A2Q0/RSOUT
                                   net (fanout=3)        0.000       6.388         ntR370           
 CLMS_206_137/RSCO                 td                    0.113       6.501 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.501         ntR369           
 CLMS_206_141/RSCO                 td                    0.113       6.614 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.614         ntR368           
 CLMS_206_145/RSCO                 td                    0.113       6.727 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.727         ntR367           
 CLMS_206_149/RSCO                 td                    0.113       6.840 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.840         ntR366           
 CLMS_206_153/RSCO                 td                    0.113       6.953 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.953         ntR365           
 CLMS_206_157/RSCO                 td                    0.113       7.066 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.066         ntR364           
 CLMS_206_161/RSCO                 td                    0.113       7.179 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.179         ntR363           
 CLMS_206_165/RSCO                 td                    0.113       7.292 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.292         ntR362           
 CLMS_206_169/RSCO                 td                    0.113       7.405 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.405         ntR361           
 CLMS_206_173/RSCO                 td                    0.113       7.518 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.518         ntR360           
 CLMS_206_177/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_pwron_pass/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.518         Logic Levels: 14 
                                                                                   Logic: 1.806ns(70.547%), Route: 0.754ns(29.453%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     0.967      14.302         ntclkbufg_0      
 CLMS_206_177/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_pwron_pass/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.555      14.857                          
 clock uncertainty                                      -0.350      14.507                          

 Recovery time                                           0.000      14.507                          

 Data required time                                                 14.507                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.507                          
 Data arrival time                                                   7.518                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.989                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.302
  Launch Clock Delay      :  4.958
  Clock Pessimism Removal :  0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.068       4.958         ntclkbufg_0      
 CLMS_178_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_178_73/Q1                    tco                   0.224       5.182 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=575)      0.754       5.936         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_206_121/RSCO                 td                    0.113       6.049 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[39]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.049         ntR373           
 CLMS_206_125/RSCO                 td                    0.113       6.162 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[63]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       6.162         ntR372           
 CLMS_206_129/RSCO                 td                    0.113       6.275 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[54]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       6.275         ntR371           
 CLMS_206_133/RSCO                 td                    0.113       6.388 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96]/opit_0_inv_A2Q0/RSOUT
                                   net (fanout=3)        0.000       6.388         ntR370           
 CLMS_206_137/RSCO                 td                    0.113       6.501 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.501         ntR369           
 CLMS_206_141/RSCO                 td                    0.113       6.614 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.614         ntR368           
 CLMS_206_145/RSCO                 td                    0.113       6.727 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.727         ntR367           
 CLMS_206_149/RSCO                 td                    0.113       6.840 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.840         ntR366           
 CLMS_206_153/RSCO                 td                    0.113       6.953 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.953         ntR365           
 CLMS_206_157/RSCO                 td                    0.113       7.066 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.066         ntR364           
 CLMS_206_161/RSCO                 td                    0.113       7.179 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.179         ntR363           
 CLMS_206_165/RSCO                 td                    0.113       7.292 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.292         ntR362           
 CLMS_206_169/RSCO                 td                    0.113       7.405 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.405         ntR361           
 CLMS_206_173/RSCO                 td                    0.113       7.518 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.518         ntR360           
 CLMS_206_177/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.518         Logic Levels: 14 
                                                                                   Logic: 1.806ns(70.547%), Route: 0.754ns(29.453%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     0.967      14.302         ntclkbufg_0      
 CLMS_206_177/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.555      14.857                          
 clock uncertainty                                      -0.350      14.507                          

 Recovery time                                           0.000      14.507                          

 Data required time                                                 14.507                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.507                          
 Data arrival time                                                   7.518                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.989                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_address[13]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.302
  Launch Clock Delay      :  4.958
  Clock Pessimism Removal :  0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.068       4.958         ntclkbufg_0      
 CLMS_178_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_178_73/Q1                    tco                   0.224       5.182 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=575)      0.754       5.936         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_206_121/RSCO                 td                    0.113       6.049 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[39]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.049         ntR373           
 CLMS_206_125/RSCO                 td                    0.113       6.162 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[63]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       6.162         ntR372           
 CLMS_206_129/RSCO                 td                    0.113       6.275 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[54]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       6.275         ntR371           
 CLMS_206_133/RSCO                 td                    0.113       6.388 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96]/opit_0_inv_A2Q0/RSOUT
                                   net (fanout=3)        0.000       6.388         ntR370           
 CLMS_206_137/RSCO                 td                    0.113       6.501 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.501         ntR369           
 CLMS_206_141/RSCO                 td                    0.113       6.614 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.614         ntR368           
 CLMS_206_145/RSCO                 td                    0.113       6.727 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.727         ntR367           
 CLMS_206_149/RSCO                 td                    0.113       6.840 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.840         ntR366           
 CLMS_206_153/RSCO                 td                    0.113       6.953 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.953         ntR365           
 CLMS_206_157/RSCO                 td                    0.113       7.066 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.066         ntR364           
 CLMS_206_161/RSCO                 td                    0.113       7.179 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.179         ntR363           
 CLMS_206_165/RSCO                 td                    0.113       7.292 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.292         ntR362           
 CLMS_206_169/RSCO                 td                    0.113       7.405 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.405         ntR361           
 CLMS_206_173/RSCO                 td                    0.113       7.518 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.518         ntR360           
 CLMS_206_177/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_address[13]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.518         Logic Levels: 14 
                                                                                   Logic: 1.806ns(70.547%), Route: 0.754ns(29.453%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     0.967      14.302         ntclkbufg_0      
 CLMS_206_177/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_address[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.555      14.857                          
 clock uncertainty                                      -0.350      14.507                          

 Recovery time                                           0.000      14.507                          

 Data required time                                                 14.507                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.507                          
 Data arrival time                                                   7.518                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.989                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[42]/opit_0_inv_MUX4TO1Q/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.977
  Launch Clock Delay      :  4.284
  Clock Pessimism Removal :  -0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     0.949       4.284         ntclkbufg_0      
 CLMS_178_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_178_73/Q1                    tco                   0.184       4.468 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=575)      0.330       4.798         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_202_68/RSCO                  td                    0.092       4.890 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[107]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       4.890         ntR505           
 CLMA_202_72/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[42]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   4.890         Logic Levels: 1  
                                                                                   Logic: 0.276ns(45.545%), Route: 0.330ns(54.455%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.087       4.977         ntclkbufg_0      
 CLMA_202_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[42]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.619       4.358                          
 clock uncertainty                                       0.200       4.558                          

 Removal time                                            0.000       4.558                          

 Data required time                                                  4.558                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.558                          
 Data arrival time                                                   4.890                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.332                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[42]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.977
  Launch Clock Delay      :  4.284
  Clock Pessimism Removal :  -0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     0.949       4.284         ntclkbufg_0      
 CLMS_178_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_178_73/Q1                    tco                   0.184       4.468 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=575)      0.330       4.798         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_202_68/RSCO                  td                    0.092       4.890 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[107]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       4.890         ntR505           
 CLMA_202_72/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[42]/opit_0_inv/RS

 Data arrival time                                                   4.890         Logic Levels: 1  
                                                                                   Logic: 0.276ns(45.545%), Route: 0.330ns(54.455%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.087       4.977         ntclkbufg_0      
 CLMA_202_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[42]/opit_0_inv/CLK
 clock pessimism                                        -0.619       4.358                          
 clock uncertainty                                       0.200       4.558                          

 Removal time                                            0.000       4.558                          

 Data required time                                                  4.558                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.558                          
 Data arrival time                                                   4.890                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.332                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[56]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.977
  Launch Clock Delay      :  4.284
  Clock Pessimism Removal :  -0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     0.949       4.284         ntclkbufg_0      
 CLMS_178_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_178_73/Q1                    tco                   0.184       4.468 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=575)      0.330       4.798         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_202_68/RSCO                  td                    0.092       4.890 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[107]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       4.890         ntR505           
 CLMA_202_72/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[56]/opit_0_inv/RS

 Data arrival time                                                   4.890         Logic Levels: 1  
                                                                                   Logic: 0.276ns(45.545%), Route: 0.330ns(54.455%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.087       4.977         ntclkbufg_0      
 CLMA_202_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[56]/opit_0_inv/CLK
 clock pessimism                                        -0.619       4.358                          
 clock uncertainty                                       0.200       4.558                          

 Removal time                                            0.000       4.558                          

 Data required time                                                  4.558                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.558                          
 Data arrival time                                                   4.890                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.332                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.665  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.301
  Launch Clock Delay      :  3.636
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       2.539 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.097       3.636         ntclkbufg_2      
 CLMA_134_72/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_134_72/Q1                    tco                   0.223       3.859 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.168       4.027         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_134_76/Y1                    td                    0.151       4.178 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=54)       5.602       9.780         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_138_57/RS                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/RS

 Data arrival time                                                   9.780         Logic Levels: 1  
                                                                                   Logic: 0.374ns(6.087%), Route: 5.770ns(93.913%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     0.966      14.301         ntclkbufg_0      
 CLMS_138_57/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.000      14.301                          
 clock uncertainty                                      -0.350      13.951                          

 Recovery time                                          -0.476      13.475                          

 Data required time                                                 13.475                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.475                          
 Data arrival time                                                   9.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.695                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.665  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.301
  Launch Clock Delay      :  3.636
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       2.539 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.097       3.636         ntclkbufg_2      
 CLMA_134_72/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_134_72/Q1                    tco                   0.223       3.859 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.168       4.027         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_134_76/Y1                    td                    0.151       4.178 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=54)       5.602       9.780         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_138_57/RS                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RS

 Data arrival time                                                   9.780         Logic Levels: 1  
                                                                                   Logic: 0.374ns(6.087%), Route: 5.770ns(93.913%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     0.966      14.301         ntclkbufg_0      
 CLMS_138_57/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/CLK
 clock pessimism                                         0.000      14.301                          
 clock uncertainty                                      -0.350      13.951                          

 Recovery time                                          -0.476      13.475                          

 Data required time                                                 13.475                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.475                          
 Data arrival time                                                   9.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.695                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.665  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.301
  Launch Clock Delay      :  3.636
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       2.539 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.097       3.636         ntclkbufg_2      
 CLMA_134_72/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_134_72/Q1                    tco                   0.223       3.859 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.168       4.027         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_134_76/Y1                    td                    0.151       4.178 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=54)       5.602       9.780         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_138_57/RS                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RS

 Data arrival time                                                   9.780         Logic Levels: 1  
                                                                                   Logic: 0.374ns(6.087%), Route: 5.770ns(93.913%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     0.966      14.301         ntclkbufg_0      
 CLMS_138_57/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/CLK
 clock pessimism                                         0.000      14.301                          
 clock uncertainty                                      -0.350      13.951                          

 Recovery time                                          -0.476      13.475                          

 Data required time                                                 13.475                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.475                          
 Data arrival time                                                   9.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.695                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.915  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.002
  Launch Clock Delay      :  3.087
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       2.109 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.978       3.087         ntclkbufg_2      
 CLMA_134_72/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_134_72/Q1                    tco                   0.184       3.271 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.136       3.407         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_134_76/Y1                    td                    0.131       3.538 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=54)       2.413       5.951         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_210_88/RSTB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   5.951         Logic Levels: 1  
                                                                                   Logic: 0.315ns(10.999%), Route: 2.549ns(89.001%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.112       5.002         ntclkbufg_0      
 DRM_210_88/CLKB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000       5.002                          
 clock uncertainty                                       0.350       5.352                          

 Removal time                                           -0.063       5.289                          

 Data required time                                                  5.289                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.289                          
 Data arrival time                                                   5.951                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.662                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.937  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.024
  Launch Clock Delay      :  3.087
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       2.109 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.978       3.087         ntclkbufg_2      
 CLMA_134_72/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_134_72/Q1                    tco                   0.184       3.271 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.136       3.407         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_134_76/Y1                    td                    0.131       3.538 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=54)       3.852       7.390         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_210_108/RSTB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   7.390         Logic Levels: 1  
                                                                                   Logic: 0.315ns(7.320%), Route: 3.988ns(92.680%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.134       5.024         ntclkbufg_0      
 DRM_210_108/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000       5.024                          
 clock uncertainty                                       0.350       5.374                          

 Removal time                                           -0.063       5.311                          

 Data required time                                                  5.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.311                          
 Data arrival time                                                   7.390                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.079                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.893  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.980
  Launch Clock Delay      :  3.087
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       2.109 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.978       3.087         ntclkbufg_2      
 CLMA_134_72/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_134_72/Q1                    tco                   0.184       3.271 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.136       3.407         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_134_76/Y1                    td                    0.131       3.538 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=54)       3.897       7.435         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_210_68/RSTB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   7.435         Logic Levels: 1  
                                                                                   Logic: 0.315ns(7.245%), Route: 4.033ns(92.755%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.090       4.980         ntclkbufg_0      
 DRM_210_68/CLKB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000       4.980                          
 clock uncertainty                                       0.350       5.330                          

 Removal time                                           -0.063       5.267                          

 Data required time                                                  5.267                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.267                          
 Data arrival time                                                   7.435                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.168                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    1.949  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.365
  Launch Clock Delay      :  2.722
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.103       2.722         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_138_81/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_138_81/Q0                    tco                   0.221       2.943 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=546)      7.005       9.948         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_118_109/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.948         Logic Levels: 0  
                                                                                   Logic: 0.221ns(3.058%), Route: 7.005ns(96.942%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.030      14.365         ntclkbufg_0      
 CLMA_118_109/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      14.671                          
 clock uncertainty                                      -0.350      14.321                          

 Recovery time                                          -0.476      13.845                          

 Data required time                                                 13.845                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.845                          
 Data arrival time                                                   9.948                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.897                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    1.949  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.365
  Launch Clock Delay      :  2.722
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.103       2.722         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_138_81/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_138_81/Q0                    tco                   0.221       2.943 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=546)      7.005       9.948         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_118_109/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.948         Logic Levels: 0  
                                                                                   Logic: 0.221ns(3.058%), Route: 7.005ns(96.942%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.030      14.365         ntclkbufg_0      
 CLMA_118_109/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      14.671                          
 clock uncertainty                                      -0.350      14.321                          

 Recovery time                                          -0.476      13.845                          

 Data required time                                                 13.845                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.845                          
 Data arrival time                                                   9.948                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.897                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[2]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    1.949  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.365
  Launch Clock Delay      :  2.722
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.103       2.722         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_138_81/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_138_81/Q0                    tco                   0.221       2.943 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=546)      7.005       9.948         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_118_109/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.948         Logic Levels: 0  
                                                                                   Logic: 0.221ns(3.058%), Route: 7.005ns(96.942%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.030      14.365         ntclkbufg_0      
 CLMA_118_109/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      14.671                          
 clock uncertainty                                      -0.350      14.321                          

 Recovery time                                          -0.476      13.845                          

 Data required time                                                 13.845                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.845                          
 Data arrival time                                                   9.948                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.897                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[102]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    2.405  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.007
  Launch Clock Delay      :  2.296
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.983       2.296         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_138_81/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_138_81/Q0                    tco                   0.182       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=546)      0.862       3.340         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_206_97/RS                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[102]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.340         Logic Levels: 0  
                                                                                   Logic: 0.182ns(17.433%), Route: 0.862ns(82.567%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.117       5.007         ntclkbufg_0      
 CLMS_206_97/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[102]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.306       4.701                          
 clock uncertainty                                       0.350       5.051                          

 Removal time                                           -0.187       4.864                          

 Data required time                                                  4.864                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.864                          
 Data arrival time                                                   3.340                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.524                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[103]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    2.405  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.007
  Launch Clock Delay      :  2.296
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.983       2.296         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_138_81/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_138_81/Q0                    tco                   0.182       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=546)      0.862       3.340         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_206_97/RS                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[103]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.340         Logic Levels: 0  
                                                                                   Logic: 0.182ns(17.433%), Route: 0.862ns(82.567%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.117       5.007         ntclkbufg_0      
 CLMS_206_97/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[103]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.306       4.701                          
 clock uncertainty                                       0.350       5.051                          

 Removal time                                           -0.187       4.864                          

 Data required time                                                  4.864                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.864                          
 Data arrival time                                                   3.340                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.524                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[103]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    2.405  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.007
  Launch Clock Delay      :  2.296
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.983       2.296         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_138_81/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_138_81/Q0                    tco                   0.182       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=546)      0.862       3.340         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_206_96/RS                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[103]/opit_0_inv/RS

 Data arrival time                                                   3.340         Logic Levels: 0  
                                                                                   Logic: 0.182ns(17.433%), Route: 0.862ns(82.567%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.117       5.007         ntclkbufg_0      
 CLMA_206_96/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[103]/opit_0_inv/CLK
 clock pessimism                                        -0.306       4.701                          
 clock uncertainty                                       0.350       5.051                          

 Removal time                                           -0.187       4.864                          

 Data required time                                                  4.864                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.864                          
 Data arrival time                                                   3.340                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.524                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.073
  Launch Clock Delay      :  3.636
  Clock Pessimism Removal :  0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       2.539 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.097       3.636         ntclkbufg_2      
 CLMA_134_72/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_134_72/Q1                    tco                   0.223       3.859 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.168       4.027         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_134_76/Y1                    td                    0.151       4.178 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=54)       5.451       9.629         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_146_53/RS                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/RS

 Data arrival time                                                   9.629         Logic Levels: 1  
                                                                                   Logic: 0.374ns(6.241%), Route: 5.619ns(93.759%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000      22.109 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.964      23.073         ntclkbufg_2      
 CLMA_146_53/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
 clock pessimism                                         0.494      23.567                          
 clock uncertainty                                      -0.050      23.517                          

 Recovery time                                          -0.476      23.041                          

 Data required time                                                 23.041                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.041                          
 Data arrival time                                                   9.629                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.412                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.073
  Launch Clock Delay      :  3.636
  Clock Pessimism Removal :  0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       2.539 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.097       3.636         ntclkbufg_2      
 CLMA_134_72/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_134_72/Q1                    tco                   0.223       3.859 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.168       4.027         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_134_76/Y1                    td                    0.151       4.178 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=54)       5.451       9.629         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_146_53/RS                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/RS

 Data arrival time                                                   9.629         Logic Levels: 1  
                                                                                   Logic: 0.374ns(6.241%), Route: 5.619ns(93.759%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000      22.109 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.964      23.073         ntclkbufg_2      
 CLMA_146_53/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.494      23.567                          
 clock uncertainty                                      -0.050      23.517                          

 Recovery time                                          -0.476      23.041                          

 Data required time                                                 23.041                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.041                          
 Data arrival time                                                   9.629                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.412                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.074
  Launch Clock Delay      :  3.636
  Clock Pessimism Removal :  0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       2.539 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.097       3.636         ntclkbufg_2      
 CLMA_134_72/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_134_72/Q1                    tco                   0.223       3.859 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.168       4.027         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_134_76/Y1                    td                    0.151       4.178 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=54)       5.353       9.531         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_150_56/RSCO                  td                    0.113       9.644 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.644         ntR48            
 CLMA_150_60/RSCO                  td                    0.113       9.757 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RSOUT
                                   net (fanout=4)        0.000       9.757         ntR47            
 CLMA_150_68/RSCO                  td                    0.113       9.870 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/RSOUT
                                   net (fanout=5)        0.000       9.870         ntR46            
 CLMA_150_72/RSCI                                                          f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RS

 Data arrival time                                                   9.870         Logic Levels: 4  
                                                                                   Logic: 0.713ns(11.437%), Route: 5.521ns(88.563%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000      22.109 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.965      23.074         ntclkbufg_2      
 CLMA_150_72/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.494      23.568                          
 clock uncertainty                                      -0.050      23.518                          

 Recovery time                                           0.000      23.518                          

 Data required time                                                 23.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.518                          
 Data arrival time                                                   9.870                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.648                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.639
  Launch Clock Delay      :  3.087
  Clock Pessimism Removal :  -0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       2.109 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.978       3.087         ntclkbufg_2      
 CLMA_134_72/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_134_72/Q1                    tco                   0.184       3.271 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.136       3.407         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_134_76/Y1                    td                    0.131       3.538 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=54)       0.282       3.820         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_142_68/RSTA[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   3.820         Logic Levels: 1  
                                                                                   Logic: 0.315ns(42.974%), Route: 0.418ns(57.026%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       2.539 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.100       3.639         ntclkbufg_2      
 DRM_142_68/CLKA[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.494       3.145                          
 clock uncertainty                                       0.000       3.145                          

 Removal time                                           -0.060       3.085                          

 Data required time                                                  3.085                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.085                          
 Data arrival time                                                   3.820                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.735                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.661
  Launch Clock Delay      :  3.087
  Clock Pessimism Removal :  -0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       2.109 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.978       3.087         ntclkbufg_2      
 CLMA_134_72/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_134_72/Q1                    tco                   0.184       3.271 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.136       3.407         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_134_76/Y1                    td                    0.131       3.538 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=54)       0.311       3.849         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_142_88/RSTA[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   3.849         Logic Levels: 1  
                                                                                   Logic: 0.315ns(41.339%), Route: 0.447ns(58.661%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       2.539 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.122       3.661         ntclkbufg_2      
 DRM_142_88/CLKA[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.494       3.167                          
 clock uncertainty                                       0.000       3.167                          

 Removal time                                           -0.060       3.107                          

 Data required time                                                  3.107                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.107                          
 Data arrival time                                                   3.849                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.742                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.621
  Launch Clock Delay      :  3.087
  Clock Pessimism Removal :  -0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       2.109 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.978       3.087         ntclkbufg_2      
 CLMA_134_72/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_134_72/Q1                    tco                   0.184       3.271 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.136       3.407         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_134_76/Y1                    td                    0.131       3.538 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=54)       0.382       3.920         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_142_44/RSTA[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   3.920         Logic Levels: 1  
                                                                                   Logic: 0.315ns(37.815%), Route: 0.518ns(62.185%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000       2.539 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.082       3.621         ntclkbufg_2      
 DRM_142_44/CLKA[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.494       3.127                          
 clock uncertainty                                       0.000       3.127                          

 Removal time                                           -0.060       3.067                          

 Data required time                                                  3.067                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.067                          
 Data arrival time                                                   3.920                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.853                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov7725_dri/u_cmos_capture_data/cmos_data_t[4]/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.947  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.073
  Launch Clock Delay      :  5.020
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      11.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269      11.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.130      15.020         ntclkbufg_0      
 CLMA_126_96/CLK                                                           r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_126_96/Q2                    tco                   0.223      15.243 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.267      15.510         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_122_101/Y0                   td                    0.150      15.660 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=93)       1.005      16.665         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_146_52/RS                                                            f       u_ov7725_dri/u_cmos_capture_data/cmos_data_t[4]/opit_0/RS

 Data arrival time                                                  16.665         Logic Levels: 1  
                                                                                   Logic: 0.373ns(22.675%), Route: 1.272ns(77.325%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000      22.109 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.964      23.073         ntclkbufg_2      
 CLMA_146_52/CLK                                                           r       u_ov7725_dri/u_cmos_capture_data/cmos_data_t[4]/opit_0/CLK
 clock pessimism                                         0.000      23.073                          
 clock uncertainty                                      -0.050      23.023                          

 Recovery time                                          -0.476      22.547                          

 Data required time                                                 22.547                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.547                          
 Data arrival time                                                  16.665                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.882                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov7725_dri/u_cmos_capture_data/cmos_data_t[12]/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.947  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.073
  Launch Clock Delay      :  5.020
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      11.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269      11.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.130      15.020         ntclkbufg_0      
 CLMA_126_96/CLK                                                           r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_126_96/Q2                    tco                   0.223      15.243 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.267      15.510         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_122_101/Y0                   td                    0.150      15.660 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=93)       1.005      16.665         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_146_52/RS                                                            f       u_ov7725_dri/u_cmos_capture_data/cmos_data_t[12]/opit_0/RS

 Data arrival time                                                  16.665         Logic Levels: 1  
                                                                                   Logic: 0.373ns(22.675%), Route: 1.272ns(77.325%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000      22.109 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.964      23.073         ntclkbufg_2      
 CLMA_146_52/CLK                                                           r       u_ov7725_dri/u_cmos_capture_data/cmos_data_t[12]/opit_0/CLK
 clock pessimism                                         0.000      23.073                          
 clock uncertainty                                      -0.050      23.023                          

 Recovery time                                          -0.476      22.547                          

 Data required time                                                 22.547                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.547                          
 Data arrival time                                                  16.665                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.882                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov7725_dri/u_cmos_capture_data/cmos_data_t[3]/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.936  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.084
  Launch Clock Delay      :  5.020
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      11.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269      11.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.130      15.020         ntclkbufg_0      
 CLMA_126_96/CLK                                                           r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_126_96/Q2                    tco                   0.223      15.243 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.267      15.510         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_122_101/Y0                   td                    0.150      15.660 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=93)       0.715      16.375         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_138_49/RS                                                            f       u_ov7725_dri/u_cmos_capture_data/cmos_data_t[3]/opit_0/RS

 Data arrival time                                                  16.375         Logic Levels: 1  
                                                                                   Logic: 0.373ns(27.528%), Route: 0.982ns(72.472%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000      22.109 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.975      23.084         ntclkbufg_2      
 CLMS_138_49/CLK                                                           r       u_ov7725_dri/u_cmos_capture_data/cmos_data_t[3]/opit_0/CLK
 clock pessimism                                         0.000      23.084                          
 clock uncertainty                                      -0.050      23.034                          

 Recovery time                                          -0.476      22.558                          

 Data required time                                                 22.558                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.558                          
 Data arrival time                                                  16.375                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.183                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov7725_dri/u_cmos_capture_data/cmos_data_t[2]/opit_0/RS
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.716  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.629
  Launch Clock Delay      :  4.345
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      23.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.010      24.345         ntclkbufg_0      
 CLMA_126_96/CLK                                                           r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_126_96/Q2                    tco                   0.183      24.528 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.216      24.744         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_122_101/Y0                   td                    0.130      24.874 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=93)       0.414      25.288         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_138_69/RS                                                            r       u_ov7725_dri/u_cmos_capture_data/cmos_data_t[2]/opit_0/RS

 Data arrival time                                                  25.288         Logic Levels: 1  
                                                                                   Logic: 0.313ns(33.192%), Route: 0.630ns(66.808%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968      21.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096      21.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424      22.539         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000      22.539 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.090      23.629         ntclkbufg_2      
 CLMS_138_69/CLK                                                           r       u_ov7725_dri/u_cmos_capture_data/cmos_data_t[2]/opit_0/CLK
 clock pessimism                                         0.000      23.629                          
 clock uncertainty                                       0.050      23.679                          

 Removal time                                           -0.187      23.492                          

 Data required time                                                 23.492                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.492                          
 Data arrival time                                                  25.288                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.796                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov7725_dri/u_cmos_capture_data/cmos_data_t[15]/opit_0/RS
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.716  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.629
  Launch Clock Delay      :  4.345
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      23.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.010      24.345         ntclkbufg_0      
 CLMA_126_96/CLK                                                           r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_126_96/Q2                    tco                   0.183      24.528 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.216      24.744         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_122_101/Y0                   td                    0.130      24.874 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=93)       0.414      25.288         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_138_69/RS                                                            r       u_ov7725_dri/u_cmos_capture_data/cmos_data_t[15]/opit_0/RS

 Data arrival time                                                  25.288         Logic Levels: 1  
                                                                                   Logic: 0.313ns(33.192%), Route: 0.630ns(66.808%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968      21.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096      21.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424      22.539         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000      22.539 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.090      23.629         ntclkbufg_2      
 CLMS_138_69/CLK                                                           r       u_ov7725_dri/u_cmos_capture_data/cmos_data_t[15]/opit_0/CLK
 clock pessimism                                         0.000      23.629                          
 clock uncertainty                                       0.050      23.679                          

 Removal time                                           -0.187      23.492                          

 Data required time                                                 23.492                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.492                          
 Data arrival time                                                  25.288                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.796                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov7725_dri/u_cmos_capture_data/byte_flag/opit_0_L5Q_perm/RS
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.716  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.629
  Launch Clock Delay      :  4.345
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      23.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.010      24.345         ntclkbufg_0      
 CLMA_126_96/CLK                                                           r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_126_96/Q2                    tco                   0.183      24.528 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.216      24.744         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_122_101/Y0                   td                    0.130      24.874 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=93)       0.521      25.395         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_138_49/RSCO                  td                    0.085      25.480 r       u_ov7725_dri/u_cmos_capture_data/cmos_data_t[14]/opit_0/RSOUT
                                   net (fanout=4)        0.000      25.480         ntR44            
 CLMS_138_53/RSCI                                                          r       u_ov7725_dri/u_cmos_capture_data/byte_flag/opit_0_L5Q_perm/RS

 Data arrival time                                                  25.480         Logic Levels: 2  
                                                                                   Logic: 0.398ns(35.066%), Route: 0.737ns(64.934%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968      21.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096      21.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424      22.539         nt_cam_pclk      
 USCM_56_118/CLK_USCM              td                    0.000      22.539 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.090      23.629         ntclkbufg_2      
 CLMS_138_53/CLK                                                           r       u_ov7725_dri/u_cmos_capture_data/byte_flag/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      23.629                          
 clock uncertainty                                       0.050      23.679                          

 Removal time                                            0.000      23.679                          

 Data required time                                                 23.679                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.679                          
 Data arrival time                                                  25.480                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.801                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.091  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.261
  Launch Clock Delay      :  2.722
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.103       2.722         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_138_81/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_138_81/Q0                    tco                   0.221       2.943 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=546)      6.286       9.229         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_182_68/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   9.229         Logic Levels: 0  
                                                                                   Logic: 0.221ns(3.396%), Route: 6.286ns(96.604%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.948      22.261         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.370      22.631                          
 clock uncertainty                                      -0.150      22.481                          

 Recovery time                                          -0.476      22.005                          

 Data required time                                                 22.005                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.005                          
 Data arrival time                                                   9.229                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.776                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.091  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.261
  Launch Clock Delay      :  2.722
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.103       2.722         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_138_81/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_138_81/Q0                    tco                   0.221       2.943 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=546)      6.286       9.229         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_182_68/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   9.229         Logic Levels: 0  
                                                                                   Logic: 0.221ns(3.396%), Route: 6.286ns(96.604%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.948      22.261         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.370      22.631                          
 clock uncertainty                                      -0.150      22.481                          

 Recovery time                                          -0.476      22.005                          

 Data required time                                                 22.005                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.005                          
 Data arrival time                                                   9.229                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.776                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.094  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.258
  Launch Clock Delay      :  2.722
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.103       2.722         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_138_81/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_138_81/Q0                    tco                   0.221       2.943 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=546)      6.059       9.002         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_178_68/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.002         Logic Levels: 0  
                                                                                   Logic: 0.221ns(3.519%), Route: 6.059ns(96.481%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.945      22.258         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.370      22.628                          
 clock uncertainty                                      -0.150      22.478                          

 Recovery time                                          -0.476      22.002                          

 Data required time                                                 22.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.002                          
 Data arrival time                                                   9.002                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.000                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.698
  Launch Clock Delay      :  2.259
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.946       2.259         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_174_73/Q3                    tco                   0.178       2.437 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.240       2.677         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_186_73/RSCO                  td                    0.085       2.762 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       2.762         ntR609           
 CLMA_186_77/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/RS

 Data arrival time                                                   2.762         Logic Levels: 1  
                                                                                   Logic: 0.263ns(52.286%), Route: 0.240ns(47.714%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.079       2.698         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/CLK
 clock pessimism                                        -0.370       2.328                          
 clock uncertainty                                       0.000       2.328                          

 Removal time                                            0.000       2.328                          

 Data required time                                                  2.328                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.328                          
 Data arrival time                                                   2.762                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.434                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.698
  Launch Clock Delay      :  2.259
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.946       2.259         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_174_73/Q3                    tco                   0.178       2.437 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.240       2.677         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_186_73/RSCO                  td                    0.085       2.762 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       2.762         ntR609           
 CLMA_186_77/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.762         Logic Levels: 1  
                                                                                   Logic: 0.263ns(52.286%), Route: 0.240ns(47.714%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.079       2.698         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.370       2.328                          
 clock uncertainty                                       0.000       2.328                          

 Removal time                                            0.000       2.328                          

 Data required time                                                  2.328                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.328                          
 Data arrival time                                                   2.762                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.434                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.698
  Launch Clock Delay      :  2.259
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.946       2.259         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_174_73/Q3                    tco                   0.178       2.437 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.240       2.677         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_186_73/RSCO                  td                    0.085       2.762 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       2.762         ntR609           
 CLMA_186_77/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS

 Data arrival time                                                   2.762         Logic Levels: 1  
                                                                                   Logic: 0.263ns(52.286%), Route: 0.240ns(47.714%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.079       2.698         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.370       2.328                          
 clock uncertainty                                       0.000       2.328                          

 Removal time                                            0.000       2.328                          

 Data required time                                                  2.328                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.328                          
 Data arrival time                                                   2.762                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.434                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -2.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.298
  Launch Clock Delay      :  5.020
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            230.000     230.000 r                        
 V9                                                      0.000     230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     230.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968     231.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058     231.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191     231.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089     231.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269     231.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     231.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204     232.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094     232.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292     233.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268     233.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000     233.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     233.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413     233.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000     233.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.130     235.020         ntclkbufg_0      
 CLMA_126_96/CLK                                                           r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_126_96/Q2                    tco                   0.223     235.243 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.267     235.510         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_122_101/Y0                   td                    0.150     235.660 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=93)       1.278     236.938         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_182_13/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/RS

 Data arrival time                                                 236.938         Logic Levels: 1  
                                                                                   Logic: 0.373ns(19.447%), Route: 1.545ns(80.553%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       230.760     230.760 r                        
 V9                                                      0.000     230.760 r       sys_clk (port)   
                                   net (fanout=1)        0.044     230.804         sys_clk          
 IOBS_128_0/DIN                    td                    0.734     231.538 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.538         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038     231.576 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173     231.749         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078     231.827 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240     232.067         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     232.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.991     233.058         ntclkbufg_1      
 CLMS_182_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/CLK
 clock pessimism                                         0.272     233.330                          
 clock uncertainty                                      -0.150     233.180                          

 Recovery time                                          -0.476     232.704                          

 Data required time                                                232.704                          
----------------------------------------------------------------------------------------------------
 Data required time                                                232.704                          
 Data arrival time                                                 236.938                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.234                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -2.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.298
  Launch Clock Delay      :  5.020
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            230.000     230.000 r                        
 V9                                                      0.000     230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     230.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968     231.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058     231.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191     231.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089     231.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269     231.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     231.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204     232.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094     232.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292     233.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268     233.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000     233.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     233.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413     233.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000     233.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.130     235.020         ntclkbufg_0      
 CLMA_126_96/CLK                                                           r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_126_96/Q2                    tco                   0.223     235.243 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.267     235.510         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_122_101/Y0                   td                    0.150     235.660 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=93)       1.278     236.938         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_182_13/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/RS

 Data arrival time                                                 236.938         Logic Levels: 1  
                                                                                   Logic: 0.373ns(19.447%), Route: 1.545ns(80.553%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       230.760     230.760 r                        
 V9                                                      0.000     230.760 r       sys_clk (port)   
                                   net (fanout=1)        0.044     230.804         sys_clk          
 IOBS_128_0/DIN                    td                    0.734     231.538 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.538         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038     231.576 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173     231.749         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078     231.827 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240     232.067         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     232.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.991     233.058         ntclkbufg_1      
 CLMS_182_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
 clock pessimism                                         0.272     233.330                          
 clock uncertainty                                      -0.150     233.180                          

 Recovery time                                          -0.476     232.704                          

 Data required time                                                232.704                          
----------------------------------------------------------------------------------------------------
 Data required time                                                232.704                          
 Data arrival time                                                 236.938                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.234                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_video_driver/video_en/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -2.469  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.279
  Launch Clock Delay      :  5.020
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            230.000     230.000 r                        
 V9                                                      0.000     230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     230.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968     231.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058     231.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191     231.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089     231.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269     231.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     231.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204     232.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094     232.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292     233.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268     233.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000     233.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     233.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413     233.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000     233.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     1.130     235.020         ntclkbufg_0      
 CLMA_126_96/CLK                                                           r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_126_96/Q2                    tco                   0.223     235.243 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.267     235.510         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_122_101/Y0                   td                    0.150     235.660 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=93)       1.131     236.791         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_174_24/RS                                                            f       u_hdmi_top/u_video_driver/video_en/opit_0/RS

 Data arrival time                                                 236.791         Logic Levels: 1  
                                                                                   Logic: 0.373ns(21.062%), Route: 1.398ns(78.938%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       230.760     230.760 r                        
 V9                                                      0.000     230.760 r       sys_clk (port)   
                                   net (fanout=1)        0.044     230.804         sys_clk          
 IOBS_128_0/DIN                    td                    0.734     231.538 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.538         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038     231.576 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173     231.749         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078     231.827 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240     232.067         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     232.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.972     233.039         ntclkbufg_1      
 CLMA_174_24/CLK                                                           r       u_hdmi_top/u_video_driver/video_en/opit_0/CLK
 clock pessimism                                         0.272     233.311                          
 clock uncertainty                                      -0.150     233.161                          

 Recovery time                                          -0.476     232.685                          

 Data required time                                                232.685                          
----------------------------------------------------------------------------------------------------
 Data required time                                                232.685                          
 Data arrival time                                                 236.791                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.106                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.888  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.710
  Launch Clock Delay      :  4.326
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            200.000     200.000 r                        
 V9                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     200.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734     200.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038     200.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173     200.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084     201.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240     201.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     201.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076     202.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089     202.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274     202.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200     202.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000     202.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     202.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383     203.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000     203.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     0.991     204.326         ntclkbufg_0      
 CLMS_134_85/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_134_85/Q0                    tco                   0.179     204.505 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.061     204.566         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMS_134_85/Y1                    td                    0.131     204.697 r       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=84)       0.251     204.948         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 CLMA_150_84/RS                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/RS

 Data arrival time                                                 204.948         Logic Levels: 1  
                                                                                   Logic: 0.310ns(49.839%), Route: 0.312ns(50.161%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 V9                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.044     200.036         sys_clk          
 IOBS_128_0/DIN                    td                    0.968     201.004 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.004         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058     201.062 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191     201.253         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083     201.336 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269     201.605         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     201.605 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.097     202.702         ntclkbufg_1      
 CLMA_150_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
 clock pessimism                                        -0.272     202.430                          
 clock uncertainty                                       0.150     202.580                          

 Removal time                                           -0.187     202.393                          

 Data required time                                                202.393                          
----------------------------------------------------------------------------------------------------
 Data required time                                                202.393                          
 Data arrival time                                                 204.948                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.555                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.892  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.706
  Launch Clock Delay      :  4.326
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            200.000     200.000 r                        
 V9                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     200.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734     200.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038     200.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173     200.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084     201.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240     201.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     201.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076     202.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089     202.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274     202.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200     202.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000     202.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     202.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383     203.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000     203.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     0.991     204.326         ntclkbufg_0      
 CLMS_134_85/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_134_85/Q0                    tco                   0.179     204.505 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.061     204.566         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMS_134_85/Y1                    td                    0.131     204.697 r       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=84)       0.314     205.011         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 CLMS_150_81/RS                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                 205.011         Logic Levels: 1  
                                                                                   Logic: 0.310ns(45.255%), Route: 0.375ns(54.745%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 V9                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.044     200.036         sys_clk          
 IOBS_128_0/DIN                    td                    0.968     201.004 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.004         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058     201.062 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191     201.253         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083     201.336 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269     201.605         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     201.605 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.093     202.698         ntclkbufg_1      
 CLMS_150_81/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.272     202.426                          
 clock uncertainty                                       0.150     202.576                          

 Removal time                                           -0.187     202.389                          

 Data required time                                                202.389                          
----------------------------------------------------------------------------------------------------
 Data required time                                                202.389                          
 Data arrival time                                                 205.011                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.622                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.892  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.706
  Launch Clock Delay      :  4.326
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            200.000     200.000 r                        
 V9                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     200.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734     200.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038     200.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173     200.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084     201.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240     201.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     201.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076     202.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089     202.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274     202.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200     202.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000     202.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     202.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383     203.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000     203.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3380)     0.991     204.326         ntclkbufg_0      
 CLMS_134_85/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_134_85/Q0                    tco                   0.179     204.505 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.061     204.566         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMS_134_85/Y1                    td                    0.131     204.697 r       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=84)       0.314     205.011         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 CLMS_150_81/RS                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/RS

 Data arrival time                                                 205.011         Logic Levels: 1  
                                                                                   Logic: 0.310ns(45.255%), Route: 0.375ns(54.745%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 V9                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.044     200.036         sys_clk          
 IOBS_128_0/DIN                    td                    0.968     201.004 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.004         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058     201.062 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191     201.253         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083     201.336 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269     201.605         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     201.605 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.093     202.698         ntclkbufg_1      
 CLMS_150_81/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                        -0.272     202.426                          
 clock uncertainty                                       0.150     202.576                          

 Removal time                                           -0.187     202.389                          

 Data required time                                                202.389                          
----------------------------------------------------------------------------------------------------
 Data required time                                                202.389                          
 Data arrival time                                                 205.011                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.622                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.285
  Launch Clock Delay      :  2.724
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.111       2.724         ntclkbufg_1      
 CLMS_182_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_182_13/Q0                    tco                   0.221       2.945 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.511       3.456         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_166_25/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.456         Logic Levels: 0  
                                                                                   Logic: 0.221ns(30.191%), Route: 0.511ns(69.809%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 V9                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.044      15.428         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      16.162 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.162         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      16.200 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173      16.373         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      16.451 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      16.691         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      16.691 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.978      17.669         ntclkbufg_1      
 CLMS_166_25/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      18.039                          
 clock uncertainty                                      -0.150      17.889                          

 Recovery time                                          -0.476      17.413                          

 Data required time                                                 17.413                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.413                          
 Data arrival time                                                   3.456                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.957                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[3]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.285
  Launch Clock Delay      :  2.724
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.111       2.724         ntclkbufg_1      
 CLMS_182_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_182_13/Q0                    tco                   0.221       2.945 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.511       3.456         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_166_25/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.456         Logic Levels: 0  
                                                                                   Logic: 0.221ns(30.191%), Route: 0.511ns(69.809%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 V9                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.044      15.428         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      16.162 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.162         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      16.200 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173      16.373         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      16.451 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      16.691         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      16.691 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.978      17.669         ntclkbufg_1      
 CLMS_166_25/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      18.039                          
 clock uncertainty                                      -0.150      17.889                          

 Recovery time                                          -0.476      17.413                          

 Data required time                                                 17.413                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.413                          
 Data arrival time                                                   3.456                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.957                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.285
  Launch Clock Delay      :  2.724
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.111       2.724         ntclkbufg_1      
 CLMS_182_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_182_13/Q0                    tco                   0.221       2.945 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.511       3.456         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_166_25/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.456         Logic Levels: 0  
                                                                                   Logic: 0.221ns(30.191%), Route: 0.511ns(69.809%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 V9                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.044      15.428         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      16.162 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.162         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      16.200 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173      16.373         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      16.451 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      16.691         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      16.691 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.978      17.669         ntclkbufg_1      
 CLMS_166_25/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      18.039                          
 clock uncertainty                                      -0.150      17.889                          

 Recovery time                                          -0.476      17.413                          

 Data required time                                                 17.413                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.413                          
 Data arrival time                                                   3.456                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.957                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[5]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.722
  Launch Clock Delay      :  2.298
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.991       2.298         ntclkbufg_1      
 CLMS_182_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_182_13/Q0                    tco                   0.182       2.480 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.206       2.686         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_186_16/RS                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   2.686         Logic Levels: 0  
                                                                                   Logic: 0.182ns(46.907%), Route: 0.206ns(53.093%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.109       2.722         ntclkbufg_1      
 CLMA_186_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.370       2.352                          
 clock uncertainty                                       0.000       2.352                          

 Removal time                                           -0.187       2.165                          

 Data required time                                                  2.165                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.165                          
 Data arrival time                                                   2.686                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.521                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[6]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.722
  Launch Clock Delay      :  2.298
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.991       2.298         ntclkbufg_1      
 CLMS_182_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_182_13/Q0                    tco                   0.182       2.480 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.206       2.686         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_186_16/RS                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                   2.686         Logic Levels: 0  
                                                                                   Logic: 0.182ns(46.907%), Route: 0.206ns(53.093%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.109       2.722         ntclkbufg_1      
 CLMA_186_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.370       2.352                          
 clock uncertainty                                       0.000       2.352                          

 Removal time                                           -0.187       2.165                          

 Data required time                                                  2.165                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.165                          
 Data arrival time                                                   2.686                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.521                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[7]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.722
  Launch Clock Delay      :  2.298
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.991       2.298         ntclkbufg_1      
 CLMS_182_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_182_13/Q0                    tco                   0.182       2.480 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.206       2.686         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_186_16/RS                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[7]/opit_0_L5Q_perm/RS

 Data arrival time                                                   2.686         Logic Levels: 0  
                                                                                   Logic: 0.182ns(46.907%), Route: 0.206ns(53.093%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.109       2.722         ntclkbufg_1      
 CLMA_186_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.370       2.352                          
 clock uncertainty                                       0.000       2.352                          

 Removal time                                           -0.187       2.165                          

 Data required time                                                  2.165                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.165                          
 Data arrival time                                                   2.686                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.521                          
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[12]/opit_0/RS
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.284       1.336 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.336         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.097       1.433 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=3)        1.974       3.407         nt_sys_rst_n     
 CLMA_126_80/Y0                    td                    0.150       3.557 f       u_ddr3_ctrl_top/N0/gateop_perm/Z
                                   net (fanout=69)       0.280       3.837         u_ddr3_ctrl_top/N0
 CLMA_134_76/Y1                    td                    0.224       4.061 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=54)       5.451       9.512         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_146_53/RSCO                  td                    0.113       9.625 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/RSOUT
                                   net (fanout=2)        0.000       9.625         ntR53            
 CLMA_146_57/RSCO                  td                    0.113       9.738 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.738         ntR52            
 CLMA_146_61/RSCO                  td                    0.113       9.851 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.851         ntR51            
 CLMA_146_69/RSCO                  td                    0.113       9.964 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000       9.964         ntR50            
 CLMA_146_73/RSCI                                                          f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[12]/opit_0/RS

 Data arrival time                                                   9.964         Logic Levels: 8  
                                                                                   Logic: 2.207ns(22.150%), Route: 7.757ns(77.850%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[13]/opit_0/RS
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.284       1.336 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.336         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.097       1.433 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=3)        1.974       3.407         nt_sys_rst_n     
 CLMA_126_80/Y0                    td                    0.150       3.557 f       u_ddr3_ctrl_top/N0/gateop_perm/Z
                                   net (fanout=69)       0.280       3.837         u_ddr3_ctrl_top/N0
 CLMA_134_76/Y1                    td                    0.224       4.061 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=54)       5.451       9.512         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_146_53/RSCO                  td                    0.113       9.625 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/RSOUT
                                   net (fanout=2)        0.000       9.625         ntR53            
 CLMA_146_57/RSCO                  td                    0.113       9.738 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.738         ntR52            
 CLMA_146_61/RSCO                  td                    0.113       9.851 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.851         ntR51            
 CLMA_146_69/RSCO                  td                    0.113       9.964 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000       9.964         ntR50            
 CLMA_146_73/RSCI                                                          f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[13]/opit_0/RS

 Data arrival time                                                   9.964         Logic Levels: 8  
                                                                                   Logic: 2.207ns(22.150%), Route: 7.757ns(77.850%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.284       1.336 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.336         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.097       1.433 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=3)        1.974       3.407         nt_sys_rst_n     
 CLMA_126_80/Y0                    td                    0.150       3.557 f       u_ddr3_ctrl_top/N0/gateop_perm/Z
                                   net (fanout=69)       0.280       3.837         u_ddr3_ctrl_top/N0
 CLMA_134_76/Y1                    td                    0.224       4.061 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=54)       5.808       9.869         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_142_68/RSTB[0]                                                        f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   9.869         Logic Levels: 4  
                                                                                   Logic: 1.755ns(17.783%), Route: 8.114ns(82.217%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[1] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M18                                                     0.000       0.000 f       mem_dq[1] (port) 
                                   net (fanout=1)        0.038       0.038         nt_mem_dq[1]     
 IOBS_244_88/DIN                   td                    0.371       0.409 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.409         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].u_iobuf_dq/ntI
 IOL_243_89/RX_DATA_DD             td                    0.371       0.780 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.185       0.965         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [1]
 CLMS_238_89/Y1                    td                    0.131       1.096 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_6/gateop_perm/Z
                                   net (fanout=1)        0.201       1.297         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N39295
 CLMA_238_92/A3                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.297         Logic Levels: 3  
                                                                                   Logic: 0.873ns(67.309%), Route: 0.424ns(32.691%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[14] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U17                                                     0.000       0.000 f       mem_dq[14] (port)
                                   net (fanout=1)        0.073       0.073         nt_mem_dq[14]    
 IOBS_244_45/DIN                   td                    0.371       0.444 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.444         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI
 IOL_243_46/RX_DATA_DD             td                    0.371       0.815 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.259       1.074         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [6]
 CLMS_238_41/Y0                    td                    0.130       1.204 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_7/gateop_perm/Z
                                   net (fanout=1)        0.136       1.340         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N39388
 CLMS_238_45/C2                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.340         Logic Levels: 3  
                                                                                   Logic: 0.872ns(65.075%), Route: 0.468ns(34.925%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[7] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J18                                                     0.000       0.000 f       mem_dq[7] (port) 
                                   net (fanout=1)        0.061       0.061         nt_mem_dq[7]     
 IOBS_244_108/DIN                  td                    0.371       0.432 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.432         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[7].u_iobuf_dq/ntI
 IOL_243_109/RX_DATA_DD            td                    0.371       0.803 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.199       1.002         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [7]
 CLMA_238_108/Y2                   td                    0.167       1.169 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_7/gateop_perm/Z
                                   net (fanout=1)        0.223       1.392         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N39296
 CLMA_238_92/A1                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.392         Logic Levels: 3  
                                                                                   Logic: 0.909ns(65.302%), Route: 0.483ns(34.698%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.504       10.000          0.496           High Pulse Width  CLMS_110_81/CLK         u_ov7725_dri/u_i2c_dri/clk_cnt[0]/opit_0_L5Q_perm/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_110_81/CLK         u_ov7725_dri/u_i2c_dri/clk_cnt[0]/opit_0_L5Q_perm/CLK
 9.504       10.000          0.496           High Pulse Width  CLMS_110_81/CLK         u_ov7725_dri/u_i2c_dri/clk_cnt[1]/opit_0_L5Q_perm/CLK
====================================================================================================

{ui_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           High Pulse Width  CLMS_154_125/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_154_125/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_154_149/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_242_152/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_242_56/CLK_IO      u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{cam_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.282       10.000          0.718           Low Pulse Width   DRM_210_68/CLKA[0]      u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 9.282       10.000          0.718           High Pulse Width  DRM_210_68/CLKA[0]      u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 9.282       10.000          0.718           Low Pulse Width   DRM_142_88/CLKA[0]      u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.325       1.538           1.213           High Pulse Width  IOL_147_5/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 0.325       1.538           1.213           Low Pulse Width   IOL_147_5/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 0.325       1.538           1.213           Low Pulse Width   IOL_147_6/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_p/opit_1_IOL/SYSCLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.504       10.000          0.496           High Pulse Width  CLMS_138_81/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_138_81/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0/CLK
 9.504       10.000          0.496           High Pulse Width  CLMS_138_81/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 6.974       7.692           0.718           High Pulse Width  DRM_210_168/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 6.974       7.692           0.718           Low Pulse Width   DRM_210_168/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 6.974       7.692           0.718           High Pulse Width  DRM_210_128/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-----------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                   
+-----------------------------------------------------------------------------------------------------------+
| Input      | E:/Document/FPGA/PGL/PGL25G/Finalized/ov7725_hdmi/prj/place_route/ov7725_hdmi_pnr.adf       
| Output     | E:/Document/FPGA/PGL/PGL25G/Finalized/ov7725_hdmi/prj/report_timing/ov7725_hdmi_rtp.adf     
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/ov7725_hdmi/prj/report_timing/ov7725_hdmi.rtr         
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/ov7725_hdmi/prj/report_timing/rtr.db                  
+-----------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 930 MB
Total CPU time to report_timing completion : 0h:0m:6s
Process Total CPU time to report_timing completion : 0h:0m:7s
Total real time to report_timing completion : 0h:0m:8s
