<profile>

<section name = "Vivado HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_8u_config2_s'" level="0">
<item name = "Date">Sun May 25 00:14:44 2025
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.321 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 7, 10.000 ns, 35.000 ns, 2, 7, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0_fu_165">dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0, 3, 3, 15.000 ns, 15.000 ns, 3, 3, none</column>
<column name="call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_196">shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s, 0, 0, 0 ns, 0 ns, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 342, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 652, 1482, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 150, -</column>
<column name="Register">-, -, 575, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0_fu_165">dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0, 0, 0, 267, 1194, 0</column>
<column name="call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_196">shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s, 0, 0, 385, 288, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln311_fu_697_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln313_fu_708_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln316_fu_657_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln318_fu_668_p2">+, 0, 0, 39, 32, 1</column>
<column name="and_ln284_1_fu_608_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln284_2_fu_614_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln284_fu_602_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_203">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_212">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op105">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln284_1_fu_556_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="icmp_ln284_2_fu_576_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp_ln284_3_fu_596_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp_ln284_fu_546_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="icmp_ln303_fu_652_p2">icmp, 0, 0, 18, 32, 6</column>
<column name="icmp_ln307_fu_692_p2">icmp, 0, 0, 18, 32, 6</column>
<column name="select_ln313_fu_713_p3">select, 0, 0, 32, 1, 2</column>
<column name="select_ln318_fu_673_p3">select, 0, 0, 32, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="ap_phi_mux_storemerge_phi_fu_158_p4">9, 2, 32, 64</column>
<column name="pX_2">9, 2, 32, 64</column>
<column name="pY_2">9, 2, 32, 64</column>
<column name="res_stream_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_4_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_5_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_6_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_7_V_blk_n">9, 2, 1, 2</column>
<column name="sX_2">9, 2, 32, 64</column>
<column name="storemerge_reg_154">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln284_2_reg_904">1, 0, 1, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0_fu_165_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln284_1_reg_887">1, 0, 1, 0</column>
<column name="icmp_ln284_reg_877">1, 0, 1, 0</column>
<column name="icmp_ln303_reg_948">1, 0, 1, 0</column>
<column name="icmp_ln307_reg_957">1, 0, 1, 0</column>
<column name="kernel_data_V_0_ret_reg_777">4, 0, 4, 0</column>
<column name="kernel_data_V_10_ret_reg_757">4, 0, 4, 0</column>
<column name="kernel_data_V_1171_ret_reg_772">4, 0, 4, 0</column>
<column name="kernel_data_V_11_ret_reg_752">4, 0, 4, 0</column>
<column name="kernel_data_V_12">4, 0, 4, 0</column>
<column name="kernel_data_V_12_ret_reg_812">4, 0, 4, 0</column>
<column name="kernel_data_V_13">4, 0, 4, 0</column>
<column name="kernel_data_V_13_ret_reg_817">4, 0, 4, 0</column>
<column name="kernel_data_V_14">4, 0, 4, 0</column>
<column name="kernel_data_V_14_ret_reg_822">4, 0, 4, 0</column>
<column name="kernel_data_V_15">4, 0, 4, 0</column>
<column name="kernel_data_V_15_ret_reg_827">4, 0, 4, 0</column>
<column name="kernel_data_V_16">4, 0, 4, 0</column>
<column name="kernel_data_V_16_ret_reg_832">4, 0, 4, 0</column>
<column name="kernel_data_V_17">4, 0, 4, 0</column>
<column name="kernel_data_V_17_ret_reg_837">4, 0, 4, 0</column>
<column name="kernel_data_V_18_ret_reg_747">4, 0, 4, 0</column>
<column name="kernel_data_V_19_ret_reg_742">4, 0, 4, 0</column>
<column name="kernel_data_V_20_ret_reg_737">4, 0, 4, 0</column>
<column name="kernel_data_V_21">4, 0, 4, 0</column>
<column name="kernel_data_V_2172_ret_reg_767">4, 0, 4, 0</column>
<column name="kernel_data_V_21_ret_reg_842">4, 0, 4, 0</column>
<column name="kernel_data_V_22">4, 0, 4, 0</column>
<column name="kernel_data_V_22_ret_reg_847">4, 0, 4, 0</column>
<column name="kernel_data_V_23">4, 0, 4, 0</column>
<column name="kernel_data_V_23_ret_reg_852">4, 0, 4, 0</column>
<column name="kernel_data_V_24">4, 0, 4, 0</column>
<column name="kernel_data_V_24_ret_reg_857">4, 0, 4, 0</column>
<column name="kernel_data_V_25">4, 0, 4, 0</column>
<column name="kernel_data_V_25_ret_reg_862">4, 0, 4, 0</column>
<column name="kernel_data_V_26">4, 0, 4, 0</column>
<column name="kernel_data_V_26_ret_reg_867">4, 0, 4, 0</column>
<column name="kernel_data_V_3">4, 0, 4, 0</column>
<column name="kernel_data_V_3_ret_reg_782">4, 0, 4, 0</column>
<column name="kernel_data_V_4">4, 0, 4, 0</column>
<column name="kernel_data_V_4_ret_reg_787">4, 0, 4, 0</column>
<column name="kernel_data_V_5">4, 0, 4, 0</column>
<column name="kernel_data_V_5_ret_reg_792">4, 0, 4, 0</column>
<column name="kernel_data_V_6">4, 0, 4, 0</column>
<column name="kernel_data_V_6_ret_reg_797">4, 0, 4, 0</column>
<column name="kernel_data_V_7">4, 0, 4, 0</column>
<column name="kernel_data_V_7_ret_reg_802">4, 0, 4, 0</column>
<column name="kernel_data_V_8">4, 0, 4, 0</column>
<column name="kernel_data_V_8_ret_reg_807">4, 0, 4, 0</column>
<column name="kernel_data_V_9_ret_reg_762">4, 0, 4, 0</column>
<column name="pX_2">32, 0, 32, 0</column>
<column name="pX_2_load_reg_898">32, 0, 32, 0</column>
<column name="pY_2">32, 0, 32, 0</column>
<column name="pY_2_load_reg_892">32, 0, 32, 0</column>
<column name="sX_2">32, 0, 32, 0</column>
<column name="sX_2_load_reg_872">32, 0, 32, 0</column>
<column name="sY_2">32, 0, 32, 0</column>
<column name="sY_2_load_reg_882">32, 0, 32, 0</column>
<column name="select_ln313_reg_961">32, 0, 32, 0</column>
<column name="select_ln318_reg_952">32, 0, 32, 0</column>
<column name="storemerge_reg_154">32, 0, 32, 0</column>
<column name="tmp_data_0_V_reg_908">4, 0, 4, 0</column>
<column name="tmp_data_1_V_reg_913">4, 0, 4, 0</column>
<column name="tmp_data_2_V_reg_918">4, 0, 4, 0</column>
<column name="tmp_data_3_V_reg_923">4, 0, 4, 0</column>
<column name="tmp_data_4_V_reg_928">4, 0, 4, 0</column>
<column name="tmp_data_5_V_reg_933">4, 0, 4, 0</column>
<column name="tmp_data_6_V_reg_938">4, 0, 4, 0</column>
<column name="tmp_data_7_V_reg_943">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,8u&gt;,config2&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,8u&gt;,config2&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,8u&gt;,config2&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,8u&gt;,config2&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,8u&gt;,config2&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,8u&gt;,config2&gt;, return value</column>
<column name="in_elem_data_0_V_read">in, 4, ap_none, in_elem_data_0_V_read, scalar</column>
<column name="in_elem_data_1_V_read">in, 4, ap_none, in_elem_data_1_V_read, scalar</column>
<column name="in_elem_data_2_V_read">in, 4, ap_none, in_elem_data_2_V_read, scalar</column>
<column name="res_stream_V_data_0_V_din">out, 4, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_0_V_full_n">in, 1, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_0_V_write">out, 1, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_1_V_din">out, 4, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_1_V_full_n">in, 1, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_1_V_write">out, 1, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_2_V_din">out, 4, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_2_V_full_n">in, 1, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_2_V_write">out, 1, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_3_V_din">out, 4, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_3_V_full_n">in, 1, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_3_V_write">out, 1, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_4_V_din">out, 4, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_4_V_full_n">in, 1, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_4_V_write">out, 1, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_5_V_din">out, 4, ap_fifo, res_stream_V_data_5_V, pointer</column>
<column name="res_stream_V_data_5_V_full_n">in, 1, ap_fifo, res_stream_V_data_5_V, pointer</column>
<column name="res_stream_V_data_5_V_write">out, 1, ap_fifo, res_stream_V_data_5_V, pointer</column>
<column name="res_stream_V_data_6_V_din">out, 4, ap_fifo, res_stream_V_data_6_V, pointer</column>
<column name="res_stream_V_data_6_V_full_n">in, 1, ap_fifo, res_stream_V_data_6_V, pointer</column>
<column name="res_stream_V_data_6_V_write">out, 1, ap_fifo, res_stream_V_data_6_V, pointer</column>
<column name="res_stream_V_data_7_V_din">out, 4, ap_fifo, res_stream_V_data_7_V, pointer</column>
<column name="res_stream_V_data_7_V_full_n">in, 1, ap_fifo, res_stream_V_data_7_V, pointer</column>
<column name="res_stream_V_data_7_V_write">out, 1, ap_fifo, res_stream_V_data_7_V, pointer</column>
</table>
</item>
</section>
</profile>
