Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Dec  9 09:16:35 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_128_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 Delay1No33_instance/Y_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.578ns  (logic 0.896ns (25.042%)  route 2.682ns (74.958%))
  Logic Levels:           9  (CARRY8=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.234ns = ( 6.234 - 4.000 ) 
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.598ns (routing 0.564ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.493ns (routing 0.516ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BC10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     1.007    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  clk_IBUF_BUFG_inst/O
    X5Y6 (CLOCK_ROOT)    net (fo=89225, routed)       1.598     2.633    Delay1No33_instance/clk_IBUF_BUFG
    SLICE_X148Y437       FDCE                                         r  Delay1No33_instance/Y_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y437       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.712 r  Delay1No33_instance/Y_reg[32]/Q
                         net (fo=6, routed)           0.985     3.697    Delay1No32_instance/Y_reg[33]_0[32]
    SLICE_X183Y402       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     3.796 r  Delay1No32_instance/geqOp_carry__0_i_9__7/O
                         net (fo=1, routed)           0.010     3.806    Sum10_3_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[7]
    SLICE_X183Y402       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     3.921 r  Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.947    Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X183Y403       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.999 r  Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.229     4.228    Delay1No33_instance/CO[0]
    SLICE_X180Y403       LUT5 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.096     4.324 f  Delay1No33_instance/shiftedFracY_d1[12]_i_4__7/O
                         net (fo=3, routed)           0.183     4.507    Delay1No32_instance/Y_reg[23]_0[0]
    SLICE_X183Y403       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     4.606 f  Delay1No32_instance/shiftedFracY_d1[32]_i_9__7/O
                         net (fo=3, routed)           0.096     4.702    Delay1No32_instance/shiftedFracY_d1[32]_i_9__7_n_0
    SLICE_X183Y403       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     4.751 r  Delay1No32_instance/shiftedFracY_d1[45]_i_4__7/O
                         net (fo=31, routed)          0.392     5.143    Delay1No33_instance/Y_reg[23]_0
    SLICE_X185Y399       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.123     5.266 r  Delay1No33_instance/shiftedFracY_d1[35]_i_2__7/O
                         net (fo=4, routed)           0.388     5.654    Delay1No33_instance/level2__6[12]
    SLICE_X183Y393       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     5.802 r  Delay1No33_instance/shiftedFracY_d1[31]_i_3__7/O
                         net (fo=2, routed)           0.324     6.126    Delay1No32_instance/Y_reg[26]_0[8]
    SLICE_X185Y392       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.036     6.162 r  Delay1No32_instance/shiftedFracY_d1[15]_i_1__7/O
                         net (fo=1, routed)           0.049     6.211    Sum10_3_impl_instance/FPAddSubOp_instance/D[4]
    SLICE_X185Y392       FDRE                                         r  Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BC10                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.408     4.408 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.408    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.408 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     4.717    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.741 r  clk_IBUF_BUFG_inst/O
    X5Y6 (CLOCK_ROOT)    net (fo=89225, routed)       1.493     6.234    Sum10_3_impl_instance/FPAddSubOp_instance/clk
    SLICE_X185Y392       FDRE                                         r  Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[15]/C
                         clock pessimism              0.342     6.576    
                         clock uncertainty           -0.035     6.541    
    SLICE_X185Y392       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.566    Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[15]
  -------------------------------------------------------------------
                         required time                          6.566    
                         arrival time                          -6.211    
  -------------------------------------------------------------------
                         slack                                  0.355    




