{
    "code": "module TopModule (\n    input logic clk,\n    input logic reset,\n    output logic [3:0] q\n);\n\nlogic [3:0] counter;\n\nalways @(posedge clk) begin\n    if (reset) begin\n        counter <= 4'b0000;\n    end else if (counter == 4'b1001) begin\n        counter <= 4'b0000;\n    end else begin\n        counter <= counter + 1;\n    end\nend\n\nassign q = counter;\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}