Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Nov 15 16:54:29 2023
| Host         : lwj running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: btn[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: btn[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: btn[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: btn[3] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.849        0.000                      0                   19        0.200        0.000                      0                   19        4.650        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 8.849        0.000                      0                   19        0.200        0.000                      0                   19        4.650        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        8.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.849ns  (required time - arrival time)
  Source:                 disp_inst/clkdiv_1/div_res_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_inst/clkdiv_1/div_res_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.858ns (74.678%)  route 0.291ns (25.322%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.257ns = ( 14.257 - 10.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.609     4.624    disp_inst/clkdiv_1/clk_IBUF_BUFG
    SLICE_X17Y25         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.223     4.847 r  disp_inst/clkdiv_1/div_res_reg[1]/Q
                         net (fo=1, routed)           0.291     5.138    disp_inst/clkdiv_1/div_res_reg_n_0_[1]
    SLICE_X17Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.448 r  disp_inst/clkdiv_1/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.448    disp_inst/clkdiv_1/div_res_reg[0]_i_1_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.501 r  disp_inst/clkdiv_1/div_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.501    disp_inst/clkdiv_1/div_res_reg[4]_i_1_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.554 r  disp_inst/clkdiv_1/div_res_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.554    disp_inst/clkdiv_1/div_res_reg[8]_i_1_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.607 r  disp_inst/clkdiv_1/div_res_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.607    disp_inst/clkdiv_1/div_res_reg[12]_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.773 r  disp_inst/clkdiv_1/div_res_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.773    disp_inst/clkdiv_1/div_res_reg[16]_i_1_n_6
    SLICE_X17Y29         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.482    14.257    disp_inst/clkdiv_1/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[17]/C
                         clock pessimism              0.351    14.608    
                         clock uncertainty           -0.035    14.573    
    SLICE_X17Y29         FDRE (Setup_fdre_C_D)        0.049    14.622    disp_inst/clkdiv_1/div_res_reg[17]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -5.773    
  -------------------------------------------------------------------
                         slack                                  8.849    

Slack (MET) :             8.900ns  (required time - arrival time)
  Source:                 disp_inst/clkdiv_1/div_res_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_inst/clkdiv_1/div_res_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.805ns (73.454%)  route 0.291ns (26.546%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 14.255 - 10.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.609     4.624    disp_inst/clkdiv_1/clk_IBUF_BUFG
    SLICE_X17Y25         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.223     4.847 r  disp_inst/clkdiv_1/div_res_reg[1]/Q
                         net (fo=1, routed)           0.291     5.138    disp_inst/clkdiv_1/div_res_reg_n_0_[1]
    SLICE_X17Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.448 r  disp_inst/clkdiv_1/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.448    disp_inst/clkdiv_1/div_res_reg[0]_i_1_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.501 r  disp_inst/clkdiv_1/div_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.501    disp_inst/clkdiv_1/div_res_reg[4]_i_1_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.554 r  disp_inst/clkdiv_1/div_res_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.554    disp_inst/clkdiv_1/div_res_reg[8]_i_1_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.720 r  disp_inst/clkdiv_1/div_res_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.720    disp_inst/clkdiv_1/div_res_reg[12]_i_1_n_6
    SLICE_X17Y28         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.480    14.255    disp_inst/clkdiv_1/clk_IBUF_BUFG
    SLICE_X17Y28         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[13]/C
                         clock pessimism              0.351    14.606    
                         clock uncertainty           -0.035    14.571    
    SLICE_X17Y28         FDRE (Setup_fdre_C_D)        0.049    14.620    disp_inst/clkdiv_1/div_res_reg[13]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                          -5.720    
  -------------------------------------------------------------------
                         slack                                  8.900    

Slack (MET) :             8.904ns  (required time - arrival time)
  Source:                 disp_inst/clkdiv_1/div_res_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_inst/clkdiv_1/div_res_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.803ns (73.405%)  route 0.291ns (26.595%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.257ns = ( 14.257 - 10.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.609     4.624    disp_inst/clkdiv_1/clk_IBUF_BUFG
    SLICE_X17Y25         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.223     4.847 r  disp_inst/clkdiv_1/div_res_reg[1]/Q
                         net (fo=1, routed)           0.291     5.138    disp_inst/clkdiv_1/div_res_reg_n_0_[1]
    SLICE_X17Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.448 r  disp_inst/clkdiv_1/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.448    disp_inst/clkdiv_1/div_res_reg[0]_i_1_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.501 r  disp_inst/clkdiv_1/div_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.501    disp_inst/clkdiv_1/div_res_reg[4]_i_1_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.554 r  disp_inst/clkdiv_1/div_res_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.554    disp_inst/clkdiv_1/div_res_reg[8]_i_1_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.607 r  disp_inst/clkdiv_1/div_res_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.607    disp_inst/clkdiv_1/div_res_reg[12]_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.718 r  disp_inst/clkdiv_1/div_res_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.718    disp_inst/clkdiv_1/div_res_reg[16]_i_1_n_7
    SLICE_X17Y29         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.482    14.257    disp_inst/clkdiv_1/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[16]/C
                         clock pessimism              0.351    14.608    
                         clock uncertainty           -0.035    14.573    
    SLICE_X17Y29         FDRE (Setup_fdre_C_D)        0.049    14.622    disp_inst/clkdiv_1/div_res_reg[16]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -5.718    
  -------------------------------------------------------------------
                         slack                                  8.904    

Slack (MET) :             8.904ns  (required time - arrival time)
  Source:                 disp_inst/clkdiv_1/div_res_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_inst/clkdiv_1/div_res_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.803ns (73.405%)  route 0.291ns (26.595%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.257ns = ( 14.257 - 10.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.609     4.624    disp_inst/clkdiv_1/clk_IBUF_BUFG
    SLICE_X17Y25         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.223     4.847 r  disp_inst/clkdiv_1/div_res_reg[1]/Q
                         net (fo=1, routed)           0.291     5.138    disp_inst/clkdiv_1/div_res_reg_n_0_[1]
    SLICE_X17Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.448 r  disp_inst/clkdiv_1/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.448    disp_inst/clkdiv_1/div_res_reg[0]_i_1_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.501 r  disp_inst/clkdiv_1/div_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.501    disp_inst/clkdiv_1/div_res_reg[4]_i_1_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.554 r  disp_inst/clkdiv_1/div_res_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.554    disp_inst/clkdiv_1/div_res_reg[8]_i_1_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.607 r  disp_inst/clkdiv_1/div_res_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.607    disp_inst/clkdiv_1/div_res_reg[12]_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     5.718 r  disp_inst/clkdiv_1/div_res_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.718    disp_inst/clkdiv_1/div_res_reg[16]_i_1_n_5
    SLICE_X17Y29         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.482    14.257    disp_inst/clkdiv_1/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[18]/C
                         clock pessimism              0.351    14.608    
                         clock uncertainty           -0.035    14.573    
    SLICE_X17Y29         FDRE (Setup_fdre_C_D)        0.049    14.622    disp_inst/clkdiv_1/div_res_reg[18]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -5.718    
  -------------------------------------------------------------------
                         slack                                  8.904    

Slack (MET) :             8.917ns  (required time - arrival time)
  Source:                 disp_inst/clkdiv_1/div_res_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_inst/clkdiv_1/div_res_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.788ns (73.035%)  route 0.291ns (26.965%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 14.255 - 10.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.609     4.624    disp_inst/clkdiv_1/clk_IBUF_BUFG
    SLICE_X17Y25         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.223     4.847 r  disp_inst/clkdiv_1/div_res_reg[1]/Q
                         net (fo=1, routed)           0.291     5.138    disp_inst/clkdiv_1/div_res_reg_n_0_[1]
    SLICE_X17Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.448 r  disp_inst/clkdiv_1/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.448    disp_inst/clkdiv_1/div_res_reg[0]_i_1_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.501 r  disp_inst/clkdiv_1/div_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.501    disp_inst/clkdiv_1/div_res_reg[4]_i_1_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.554 r  disp_inst/clkdiv_1/div_res_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.554    disp_inst/clkdiv_1/div_res_reg[8]_i_1_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     5.703 r  disp_inst/clkdiv_1/div_res_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.703    disp_inst/clkdiv_1/div_res_reg[12]_i_1_n_4
    SLICE_X17Y28         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.480    14.255    disp_inst/clkdiv_1/clk_IBUF_BUFG
    SLICE_X17Y28         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[15]/C
                         clock pessimism              0.351    14.606    
                         clock uncertainty           -0.035    14.571    
    SLICE_X17Y28         FDRE (Setup_fdre_C_D)        0.049    14.620    disp_inst/clkdiv_1/div_res_reg[15]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                          -5.703    
  -------------------------------------------------------------------
                         slack                                  8.917    

Slack (MET) :             8.952ns  (required time - arrival time)
  Source:                 disp_inst/clkdiv_1/div_res_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_inst/clkdiv_1/div_res_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.752ns (72.105%)  route 0.291ns (27.895%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.254ns = ( 14.254 - 10.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.609     4.624    disp_inst/clkdiv_1/clk_IBUF_BUFG
    SLICE_X17Y25         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.223     4.847 r  disp_inst/clkdiv_1/div_res_reg[1]/Q
                         net (fo=1, routed)           0.291     5.138    disp_inst/clkdiv_1/div_res_reg_n_0_[1]
    SLICE_X17Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.448 r  disp_inst/clkdiv_1/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.448    disp_inst/clkdiv_1/div_res_reg[0]_i_1_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.501 r  disp_inst/clkdiv_1/div_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.501    disp_inst/clkdiv_1/div_res_reg[4]_i_1_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.667 r  disp_inst/clkdiv_1/div_res_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.667    disp_inst/clkdiv_1/div_res_reg[8]_i_1_n_6
    SLICE_X17Y27         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.479    14.254    disp_inst/clkdiv_1/clk_IBUF_BUFG
    SLICE_X17Y27         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[9]/C
                         clock pessimism              0.351    14.605    
                         clock uncertainty           -0.035    14.570    
    SLICE_X17Y27         FDRE (Setup_fdre_C_D)        0.049    14.619    disp_inst/clkdiv_1/div_res_reg[9]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                          -5.667    
  -------------------------------------------------------------------
                         slack                                  8.952    

Slack (MET) :             8.955ns  (required time - arrival time)
  Source:                 disp_inst/clkdiv_1/div_res_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_inst/clkdiv_1/div_res_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.750ns (72.051%)  route 0.291ns (27.949%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 14.255 - 10.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.609     4.624    disp_inst/clkdiv_1/clk_IBUF_BUFG
    SLICE_X17Y25         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.223     4.847 r  disp_inst/clkdiv_1/div_res_reg[1]/Q
                         net (fo=1, routed)           0.291     5.138    disp_inst/clkdiv_1/div_res_reg_n_0_[1]
    SLICE_X17Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.448 r  disp_inst/clkdiv_1/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.448    disp_inst/clkdiv_1/div_res_reg[0]_i_1_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.501 r  disp_inst/clkdiv_1/div_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.501    disp_inst/clkdiv_1/div_res_reg[4]_i_1_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.554 r  disp_inst/clkdiv_1/div_res_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.554    disp_inst/clkdiv_1/div_res_reg[8]_i_1_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.665 r  disp_inst/clkdiv_1/div_res_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.665    disp_inst/clkdiv_1/div_res_reg[12]_i_1_n_7
    SLICE_X17Y28         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.480    14.255    disp_inst/clkdiv_1/clk_IBUF_BUFG
    SLICE_X17Y28         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[12]/C
                         clock pessimism              0.351    14.606    
                         clock uncertainty           -0.035    14.571    
    SLICE_X17Y28         FDRE (Setup_fdre_C_D)        0.049    14.620    disp_inst/clkdiv_1/div_res_reg[12]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                          -5.665    
  -------------------------------------------------------------------
                         slack                                  8.955    

Slack (MET) :             8.955ns  (required time - arrival time)
  Source:                 disp_inst/clkdiv_1/div_res_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_inst/clkdiv_1/div_res_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.750ns (72.051%)  route 0.291ns (27.949%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 14.255 - 10.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.609     4.624    disp_inst/clkdiv_1/clk_IBUF_BUFG
    SLICE_X17Y25         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.223     4.847 r  disp_inst/clkdiv_1/div_res_reg[1]/Q
                         net (fo=1, routed)           0.291     5.138    disp_inst/clkdiv_1/div_res_reg_n_0_[1]
    SLICE_X17Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.448 r  disp_inst/clkdiv_1/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.448    disp_inst/clkdiv_1/div_res_reg[0]_i_1_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.501 r  disp_inst/clkdiv_1/div_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.501    disp_inst/clkdiv_1/div_res_reg[4]_i_1_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.554 r  disp_inst/clkdiv_1/div_res_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.554    disp_inst/clkdiv_1/div_res_reg[8]_i_1_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     5.665 r  disp_inst/clkdiv_1/div_res_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.665    disp_inst/clkdiv_1/div_res_reg[12]_i_1_n_5
    SLICE_X17Y28         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.480    14.255    disp_inst/clkdiv_1/clk_IBUF_BUFG
    SLICE_X17Y28         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[14]/C
                         clock pessimism              0.351    14.606    
                         clock uncertainty           -0.035    14.571    
    SLICE_X17Y28         FDRE (Setup_fdre_C_D)        0.049    14.620    disp_inst/clkdiv_1/div_res_reg[14]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                          -5.665    
  -------------------------------------------------------------------
                         slack                                  8.955    

Slack (MET) :             8.969ns  (required time - arrival time)
  Source:                 disp_inst/clkdiv_1/div_res_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_inst/clkdiv_1/div_res_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.735ns (71.642%)  route 0.291ns (28.358%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.254ns = ( 14.254 - 10.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.609     4.624    disp_inst/clkdiv_1/clk_IBUF_BUFG
    SLICE_X17Y25         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.223     4.847 r  disp_inst/clkdiv_1/div_res_reg[1]/Q
                         net (fo=1, routed)           0.291     5.138    disp_inst/clkdiv_1/div_res_reg_n_0_[1]
    SLICE_X17Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.448 r  disp_inst/clkdiv_1/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.448    disp_inst/clkdiv_1/div_res_reg[0]_i_1_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.501 r  disp_inst/clkdiv_1/div_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.501    disp_inst/clkdiv_1/div_res_reg[4]_i_1_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     5.650 r  disp_inst/clkdiv_1/div_res_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.650    disp_inst/clkdiv_1/div_res_reg[8]_i_1_n_4
    SLICE_X17Y27         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.479    14.254    disp_inst/clkdiv_1/clk_IBUF_BUFG
    SLICE_X17Y27         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[11]/C
                         clock pessimism              0.351    14.605    
                         clock uncertainty           -0.035    14.570    
    SLICE_X17Y27         FDRE (Setup_fdre_C_D)        0.049    14.619    disp_inst/clkdiv_1/div_res_reg[11]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                          -5.650    
  -------------------------------------------------------------------
                         slack                                  8.969    

Slack (MET) :             9.004ns  (required time - arrival time)
  Source:                 disp_inst/clkdiv_1/div_res_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_inst/clkdiv_1/div_res_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.699ns (70.611%)  route 0.291ns (29.389%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.253ns = ( 14.253 - 10.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.609     4.624    disp_inst/clkdiv_1/clk_IBUF_BUFG
    SLICE_X17Y25         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.223     4.847 r  disp_inst/clkdiv_1/div_res_reg[1]/Q
                         net (fo=1, routed)           0.291     5.138    disp_inst/clkdiv_1/div_res_reg_n_0_[1]
    SLICE_X17Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.448 r  disp_inst/clkdiv_1/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.448    disp_inst/clkdiv_1/div_res_reg[0]_i_1_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.614 r  disp_inst/clkdiv_1/div_res_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.614    disp_inst/clkdiv_1/div_res_reg[4]_i_1_n_6
    SLICE_X17Y26         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.478    14.253    disp_inst/clkdiv_1/clk_IBUF_BUFG
    SLICE_X17Y26         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[5]/C
                         clock pessimism              0.351    14.604    
                         clock uncertainty           -0.035    14.569    
    SLICE_X17Y26         FDRE (Setup_fdre_C_D)        0.049    14.618    disp_inst/clkdiv_1/div_res_reg[5]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                          -5.614    
  -------------------------------------------------------------------
                         slack                                  9.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 disp_inst/clkdiv_1/div_res_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_inst/clkdiv_1/div_res_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.674     1.920    disp_inst/clkdiv_1/clk_IBUF_BUFG
    SLICE_X17Y27         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE (Prop_fdre_C_Q)         0.100     2.020 r  disp_inst/clkdiv_1/div_res_reg[11]/Q
                         net (fo=1, routed)           0.094     2.113    disp_inst/clkdiv_1/div_res_reg_n_0_[11]
    SLICE_X17Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.190 r  disp_inst/clkdiv_1/div_res_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.190    disp_inst/clkdiv_1/div_res_reg[8]_i_1_n_4
    SLICE_X17Y27         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.912     2.397    disp_inst/clkdiv_1/clk_IBUF_BUFG
    SLICE_X17Y27         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[11]/C
                         clock pessimism             -0.477     1.920    
    SLICE_X17Y27         FDRE (Hold_fdre_C_D)         0.071     1.991    disp_inst/clkdiv_1/div_res_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 disp_inst/clkdiv_1/div_res_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_inst/clkdiv_1/div_res_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.675     1.921    disp_inst/clkdiv_1/clk_IBUF_BUFG
    SLICE_X17Y28         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y28         FDRE (Prop_fdre_C_Q)         0.100     2.021 r  disp_inst/clkdiv_1/div_res_reg[15]/Q
                         net (fo=1, routed)           0.094     2.114    disp_inst/clkdiv_1/div_res_reg_n_0_[15]
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.191 r  disp_inst/clkdiv_1/div_res_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.191    disp_inst/clkdiv_1/div_res_reg[12]_i_1_n_4
    SLICE_X17Y28         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.913     2.398    disp_inst/clkdiv_1/clk_IBUF_BUFG
    SLICE_X17Y28         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[15]/C
                         clock pessimism             -0.477     1.921    
    SLICE_X17Y28         FDRE (Hold_fdre_C_D)         0.071     1.992    disp_inst/clkdiv_1/div_res_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 disp_inst/clkdiv_1/div_res_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_inst/clkdiv_1/div_res_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.672     1.918    disp_inst/clkdiv_1/clk_IBUF_BUFG
    SLICE_X17Y25         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.100     2.018 r  disp_inst/clkdiv_1/div_res_reg[3]/Q
                         net (fo=1, routed)           0.094     2.111    disp_inst/clkdiv_1/div_res_reg_n_0_[3]
    SLICE_X17Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.188 r  disp_inst/clkdiv_1/div_res_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.188    disp_inst/clkdiv_1/div_res_reg[0]_i_1_n_4
    SLICE_X17Y25         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.909     2.394    disp_inst/clkdiv_1/clk_IBUF_BUFG
    SLICE_X17Y25         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[3]/C
                         clock pessimism             -0.476     1.918    
    SLICE_X17Y25         FDRE (Hold_fdre_C_D)         0.071     1.989    disp_inst/clkdiv_1/div_res_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 disp_inst/clkdiv_1/div_res_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_inst/clkdiv_1/div_res_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.673     1.919    disp_inst/clkdiv_1/clk_IBUF_BUFG
    SLICE_X17Y26         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y26         FDRE (Prop_fdre_C_Q)         0.100     2.019 r  disp_inst/clkdiv_1/div_res_reg[7]/Q
                         net (fo=1, routed)           0.094     2.112    disp_inst/clkdiv_1/div_res_reg_n_0_[7]
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.189 r  disp_inst/clkdiv_1/div_res_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.189    disp_inst/clkdiv_1/div_res_reg[4]_i_1_n_4
    SLICE_X17Y26         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.910     2.395    disp_inst/clkdiv_1/clk_IBUF_BUFG
    SLICE_X17Y26         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[7]/C
                         clock pessimism             -0.476     1.919    
    SLICE_X17Y26         FDRE (Hold_fdre_C_D)         0.071     1.990    disp_inst/clkdiv_1/div_res_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 disp_inst/clkdiv_1/div_res_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_inst/clkdiv_1/div_res_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.140%)  route 0.094ns (33.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.675     1.921    disp_inst/clkdiv_1/clk_IBUF_BUFG
    SLICE_X17Y28         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y28         FDRE (Prop_fdre_C_Q)         0.100     2.021 r  disp_inst/clkdiv_1/div_res_reg[12]/Q
                         net (fo=1, routed)           0.094     2.114    disp_inst/clkdiv_1/div_res_reg_n_0_[12]
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.197 r  disp_inst/clkdiv_1/div_res_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.197    disp_inst/clkdiv_1/div_res_reg[12]_i_1_n_7
    SLICE_X17Y28         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.913     2.398    disp_inst/clkdiv_1/clk_IBUF_BUFG
    SLICE_X17Y28         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[12]/C
                         clock pessimism             -0.477     1.921    
    SLICE_X17Y28         FDRE (Hold_fdre_C_D)         0.071     1.992    disp_inst/clkdiv_1/div_res_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 disp_inst/clkdiv_1/div_res_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_inst/clkdiv_1/div_res_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.140%)  route 0.094ns (33.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.676     1.922    disp_inst/clkdiv_1/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.100     2.022 r  disp_inst/clkdiv_1/div_res_reg[16]/Q
                         net (fo=1, routed)           0.094     2.115    disp_inst/clkdiv_1/div_res_reg_n_0_[16]
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.198 r  disp_inst/clkdiv_1/div_res_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.198    disp_inst/clkdiv_1/div_res_reg[16]_i_1_n_7
    SLICE_X17Y29         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.914     2.399    disp_inst/clkdiv_1/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[16]/C
                         clock pessimism             -0.477     1.922    
    SLICE_X17Y29         FDRE (Hold_fdre_C_D)         0.071     1.993    disp_inst/clkdiv_1/div_res_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 disp_inst/clkdiv_1/div_res_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_inst/clkdiv_1/div_res_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.140%)  route 0.094ns (33.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.673     1.919    disp_inst/clkdiv_1/clk_IBUF_BUFG
    SLICE_X17Y26         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y26         FDRE (Prop_fdre_C_Q)         0.100     2.019 r  disp_inst/clkdiv_1/div_res_reg[4]/Q
                         net (fo=1, routed)           0.094     2.112    disp_inst/clkdiv_1/div_res_reg_n_0_[4]
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.195 r  disp_inst/clkdiv_1/div_res_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.195    disp_inst/clkdiv_1/div_res_reg[4]_i_1_n_7
    SLICE_X17Y26         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.910     2.395    disp_inst/clkdiv_1/clk_IBUF_BUFG
    SLICE_X17Y26         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[4]/C
                         clock pessimism             -0.476     1.919    
    SLICE_X17Y26         FDRE (Hold_fdre_C_D)         0.071     1.990    disp_inst/clkdiv_1/div_res_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 disp_inst/clkdiv_1/div_res_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_inst/clkdiv_1/div_res_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.140%)  route 0.094ns (33.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.674     1.920    disp_inst/clkdiv_1/clk_IBUF_BUFG
    SLICE_X17Y27         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE (Prop_fdre_C_Q)         0.100     2.020 r  disp_inst/clkdiv_1/div_res_reg[8]/Q
                         net (fo=1, routed)           0.094     2.113    disp_inst/clkdiv_1/div_res_reg_n_0_[8]
    SLICE_X17Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.196 r  disp_inst/clkdiv_1/div_res_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.196    disp_inst/clkdiv_1/div_res_reg[8]_i_1_n_7
    SLICE_X17Y27         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.912     2.397    disp_inst/clkdiv_1/clk_IBUF_BUFG
    SLICE_X17Y27         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[8]/C
                         clock pessimism             -0.477     1.920    
    SLICE_X17Y27         FDRE (Hold_fdre_C_D)         0.071     1.991    disp_inst/clkdiv_1/div_res_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 disp_inst/clkdiv_1/div_res_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_inst/clkdiv_1/div_res_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.179ns (63.489%)  route 0.103ns (36.511%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.674     1.920    disp_inst/clkdiv_1/clk_IBUF_BUFG
    SLICE_X17Y27         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE (Prop_fdre_C_Q)         0.100     2.020 r  disp_inst/clkdiv_1/div_res_reg[10]/Q
                         net (fo=1, routed)           0.103     2.123    disp_inst/clkdiv_1/div_res_reg_n_0_[10]
    SLICE_X17Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     2.202 r  disp_inst/clkdiv_1/div_res_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.202    disp_inst/clkdiv_1/div_res_reg[8]_i_1_n_5
    SLICE_X17Y27         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.912     2.397    disp_inst/clkdiv_1/clk_IBUF_BUFG
    SLICE_X17Y27         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[10]/C
                         clock pessimism             -0.477     1.920    
    SLICE_X17Y27         FDRE (Hold_fdre_C_D)         0.071     1.991    disp_inst/clkdiv_1/div_res_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 disp_inst/clkdiv_1/div_res_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_inst/clkdiv_1/div_res_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.179ns (63.489%)  route 0.103ns (36.511%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.675     1.921    disp_inst/clkdiv_1/clk_IBUF_BUFG
    SLICE_X17Y28         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y28         FDRE (Prop_fdre_C_Q)         0.100     2.021 r  disp_inst/clkdiv_1/div_res_reg[14]/Q
                         net (fo=1, routed)           0.103     2.124    disp_inst/clkdiv_1/div_res_reg_n_0_[14]
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     2.203 r  disp_inst/clkdiv_1/div_res_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.203    disp_inst/clkdiv_1/div_res_reg[12]_i_1_n_5
    SLICE_X17Y28         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.913     2.398    disp_inst/clkdiv_1/clk_IBUF_BUFG
    SLICE_X17Y28         FDRE                                         r  disp_inst/clkdiv_1/div_res_reg[14]/C
                         clock pessimism             -0.477     1.921    
    SLICE_X17Y28         FDRE (Hold_fdre_C_D)         0.071     1.992    disp_inst/clkdiv_1/div_res_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         10.000      8.592      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X17Y25   disp_inst/clkdiv_1/div_res_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X17Y27   disp_inst/clkdiv_1/div_res_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X17Y27   disp_inst/clkdiv_1/div_res_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X17Y28   disp_inst/clkdiv_1/div_res_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X17Y28   disp_inst/clkdiv_1/div_res_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X17Y28   disp_inst/clkdiv_1/div_res_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X17Y28   disp_inst/clkdiv_1/div_res_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X17Y29   disp_inst/clkdiv_1/div_res_reg[16]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X17Y29   disp_inst/clkdiv_1/div_res_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y28   disp_inst/clkdiv_1/div_res_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y28   disp_inst/clkdiv_1/div_res_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y28   disp_inst/clkdiv_1/div_res_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y28   disp_inst/clkdiv_1/div_res_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y27   disp_inst/clkdiv_1/div_res_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y27   disp_inst/clkdiv_1/div_res_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y26   disp_inst/clkdiv_1/div_res_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y26   disp_inst/clkdiv_1/div_res_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y26   disp_inst/clkdiv_1/div_res_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y26   disp_inst/clkdiv_1/div_res_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y25   disp_inst/clkdiv_1/div_res_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y28   disp_inst/clkdiv_1/div_res_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y28   disp_inst/clkdiv_1/div_res_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y28   disp_inst/clkdiv_1/div_res_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y28   disp_inst/clkdiv_1/div_res_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y29   disp_inst/clkdiv_1/div_res_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y29   disp_inst/clkdiv_1/div_res_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y29   disp_inst/clkdiv_1/div_res_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y25   disp_inst/clkdiv_1/div_res_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y25   disp_inst/clkdiv_1/div_res_reg[2]/C



