-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ISPPipeline_accel_function_awb_17_17_1080_1920_1_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (10 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (10 downto 0);
    demosaic_out_data_dout : IN STD_LOGIC_VECTOR (29 downto 0);
    demosaic_out_data_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    demosaic_out_data_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    demosaic_out_data_empty_n : IN STD_LOGIC;
    demosaic_out_data_read : OUT STD_LOGIC;
    p_read2 : IN STD_LOGIC_VECTOR (10 downto 0);
    p_read13 : IN STD_LOGIC_VECTOR (10 downto 0);
    ltm_in_data_din : OUT STD_LOGIC_VECTOR (29 downto 0);
    ltm_in_data_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    ltm_in_data_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    ltm_in_data_full_n : IN STD_LOGIC;
    ltm_in_data_write : OUT STD_LOGIC;
    hist0_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    hist0_0_ce0 : OUT STD_LOGIC;
    hist0_0_we0 : OUT STD_LOGIC;
    hist0_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    hist0_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    hist0_1_ce0 : OUT STD_LOGIC;
    hist0_1_we0 : OUT STD_LOGIC;
    hist0_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    hist0_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    hist0_2_ce0 : OUT STD_LOGIC;
    hist0_2_we0 : OUT STD_LOGIC;
    hist0_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    hist1_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    hist1_0_ce0 : OUT STD_LOGIC;
    hist1_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    hist1_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    hist1_1_ce0 : OUT STD_LOGIC;
    hist1_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    hist1_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    hist1_2_ce0 : OUT STD_LOGIC;
    hist1_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    height : IN STD_LOGIC_VECTOR (10 downto 0);
    width : IN STD_LOGIC_VECTOR (10 downto 0);
    mode_reg : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read24 : IN STD_LOGIC_VECTOR (31 downto 0);
    ltm_in_rows_c_din : OUT STD_LOGIC_VECTOR (10 downto 0);
    ltm_in_rows_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    ltm_in_rows_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    ltm_in_rows_c_full_n : IN STD_LOGIC;
    ltm_in_rows_c_write : OUT STD_LOGIC;
    ltm_in_cols_c_din : OUT STD_LOGIC_VECTOR (10 downto 0);
    ltm_in_cols_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    ltm_in_cols_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    ltm_in_cols_c_full_n : IN STD_LOGIC;
    ltm_in_cols_c_write : OUT STD_LOGIC );
end;


architecture behav of ISPPipeline_accel_function_awb_17_17_1080_1920_1_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal ltm_in_rows_c_blk_n : STD_LOGIC;
    signal ltm_in_cols_c_blk_n : STD_LOGIC;
    signal mode_reg_read_read_fu_98_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fifo_copy_17_17_1080_1920_1_s_fu_156_ap_start : STD_LOGIC;
    signal grp_fifo_copy_17_17_1080_1920_1_s_fu_156_ap_done : STD_LOGIC;
    signal grp_fifo_copy_17_17_1080_1920_1_s_fu_156_ap_idle : STD_LOGIC;
    signal grp_fifo_copy_17_17_1080_1920_1_s_fu_156_ap_ready : STD_LOGIC;
    signal grp_fifo_copy_17_17_1080_1920_1_s_fu_156_demosaic_out_data241_read : STD_LOGIC;
    signal grp_fifo_copy_17_17_1080_1920_1_s_fu_156_ltm_in_data242_din : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fifo_copy_17_17_1080_1920_1_s_fu_156_ltm_in_data242_write : STD_LOGIC;
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_demosaic_out_data241_read : STD_LOGIC;
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ltm_in_data242_din : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ltm_in_data242_write : STD_LOGIC;
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_0_ce0 : STD_LOGIC;
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_0_we0 : STD_LOGIC;
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_0_ce1 : STD_LOGIC;
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_0_we1 : STD_LOGIC;
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_1_ce0 : STD_LOGIC;
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_1_we0 : STD_LOGIC;
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_1_ce1 : STD_LOGIC;
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_1_we1 : STD_LOGIC;
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_2_ce0 : STD_LOGIC;
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_2_we0 : STD_LOGIC;
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_2_ce1 : STD_LOGIC;
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_2_we1 : STD_LOGIC;
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_0_ce0 : STD_LOGIC;
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_0_we0 : STD_LOGIC;
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_0_ce1 : STD_LOGIC;
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_0_we1 : STD_LOGIC;
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_1_ce0 : STD_LOGIC;
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_1_we0 : STD_LOGIC;
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_1_ce1 : STD_LOGIC;
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_1_we1 : STD_LOGIC;
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_2_ce0 : STD_LOGIC;
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_2_we0 : STD_LOGIC;
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_2_ce1 : STD_LOGIC;
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_2_we1 : STD_LOGIC;
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_start : STD_LOGIC;
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_done : STD_LOGIC;
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_ready : STD_LOGIC;
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_idle : STD_LOGIC;
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_continue : STD_LOGIC;
    signal grp_fifo_copy_17_17_1080_1920_1_s_fu_156_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call0 : BOOLEAN;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_sync_grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_ready : STD_LOGIC;
    signal ap_sync_grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_done : STD_LOGIC;
    signal ap_block_state4_on_subcall_done : BOOLEAN;
    signal ap_sync_reg_grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_ready : STD_LOGIC := '0';
    signal ap_sync_reg_grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_done : STD_LOGIC := '0';
    signal ap_block_state1 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component ISPPipeline_accel_fifo_copy_17_17_1080_1920_1_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        demosaic_out_data241_dout : IN STD_LOGIC_VECTOR (29 downto 0);
        demosaic_out_data241_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        demosaic_out_data241_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        demosaic_out_data241_empty_n : IN STD_LOGIC;
        demosaic_out_data241_read : OUT STD_LOGIC;
        ltm_in_data242_din : OUT STD_LOGIC_VECTOR (29 downto 0);
        ltm_in_data242_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        ltm_in_data242_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        ltm_in_data242_full_n : IN STD_LOGIC;
        ltm_in_data242_write : OUT STD_LOGIC;
        height : IN STD_LOGIC_VECTOR (10 downto 0);
        width : IN STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component ISPPipeline_accel_fifo_awb_17_17_1080_1920_1_s IS
    port (
        p_read : IN STD_LOGIC_VECTOR (10 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (10 downto 0);
        demosaic_out_data241_dout : IN STD_LOGIC_VECTOR (29 downto 0);
        demosaic_out_data241_empty_n : IN STD_LOGIC;
        demosaic_out_data241_read : OUT STD_LOGIC;
        p_read2 : IN STD_LOGIC_VECTOR (10 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (10 downto 0);
        ltm_in_data242_din : OUT STD_LOGIC_VECTOR (29 downto 0);
        ltm_in_data242_full_n : IN STD_LOGIC;
        ltm_in_data242_write : OUT STD_LOGIC;
        hist0_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        hist0_0_ce0 : OUT STD_LOGIC;
        hist0_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        hist0_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        hist0_0_we0 : OUT STD_LOGIC;
        hist0_0_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        hist0_0_ce1 : OUT STD_LOGIC;
        hist0_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        hist0_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        hist0_0_we1 : OUT STD_LOGIC;
        hist0_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        hist0_1_ce0 : OUT STD_LOGIC;
        hist0_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        hist0_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        hist0_1_we0 : OUT STD_LOGIC;
        hist0_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        hist0_1_ce1 : OUT STD_LOGIC;
        hist0_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        hist0_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        hist0_1_we1 : OUT STD_LOGIC;
        hist0_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        hist0_2_ce0 : OUT STD_LOGIC;
        hist0_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        hist0_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        hist0_2_we0 : OUT STD_LOGIC;
        hist0_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        hist0_2_ce1 : OUT STD_LOGIC;
        hist0_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        hist0_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        hist0_2_we1 : OUT STD_LOGIC;
        hist1_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        hist1_0_ce0 : OUT STD_LOGIC;
        hist1_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        hist1_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        hist1_0_we0 : OUT STD_LOGIC;
        hist1_0_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        hist1_0_ce1 : OUT STD_LOGIC;
        hist1_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        hist1_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        hist1_0_we1 : OUT STD_LOGIC;
        hist1_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        hist1_1_ce0 : OUT STD_LOGIC;
        hist1_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        hist1_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        hist1_1_we0 : OUT STD_LOGIC;
        hist1_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        hist1_1_ce1 : OUT STD_LOGIC;
        hist1_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        hist1_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        hist1_1_we1 : OUT STD_LOGIC;
        hist1_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        hist1_2_ce0 : OUT STD_LOGIC;
        hist1_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        hist1_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        hist1_2_we0 : OUT STD_LOGIC;
        hist1_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        hist1_2_ce1 : OUT STD_LOGIC;
        hist1_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        hist1_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        hist1_2_we1 : OUT STD_LOGIC;
        thresh : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        p_read_ap_vld : IN STD_LOGIC;
        p_read1_ap_vld : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        p_read2_ap_vld : IN STD_LOGIC;
        p_read3_ap_vld : IN STD_LOGIC;
        thresh_ap_vld : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    grp_fifo_copy_17_17_1080_1920_1_s_fu_156 : component ISPPipeline_accel_fifo_copy_17_17_1080_1920_1_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fifo_copy_17_17_1080_1920_1_s_fu_156_ap_start,
        ap_done => grp_fifo_copy_17_17_1080_1920_1_s_fu_156_ap_done,
        ap_idle => grp_fifo_copy_17_17_1080_1920_1_s_fu_156_ap_idle,
        ap_ready => grp_fifo_copy_17_17_1080_1920_1_s_fu_156_ap_ready,
        demosaic_out_data241_dout => demosaic_out_data_dout,
        demosaic_out_data241_num_data_valid => ap_const_lv2_0,
        demosaic_out_data241_fifo_cap => ap_const_lv2_0,
        demosaic_out_data241_empty_n => demosaic_out_data_empty_n,
        demosaic_out_data241_read => grp_fifo_copy_17_17_1080_1920_1_s_fu_156_demosaic_out_data241_read,
        ltm_in_data242_din => grp_fifo_copy_17_17_1080_1920_1_s_fu_156_ltm_in_data242_din,
        ltm_in_data242_num_data_valid => ap_const_lv2_0,
        ltm_in_data242_fifo_cap => ap_const_lv2_0,
        ltm_in_data242_full_n => ltm_in_data_full_n,
        ltm_in_data242_write => grp_fifo_copy_17_17_1080_1920_1_s_fu_156_ltm_in_data242_write,
        height => height,
        width => width);

    grp_fifo_awb_17_17_1080_1920_1_s_fu_168 : component ISPPipeline_accel_fifo_awb_17_17_1080_1920_1_s
    port map (
        p_read => p_read,
        p_read1 => p_read1,
        demosaic_out_data241_dout => demosaic_out_data_dout,
        demosaic_out_data241_empty_n => demosaic_out_data_empty_n,
        demosaic_out_data241_read => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_demosaic_out_data241_read,
        p_read2 => p_read2,
        p_read3 => p_read13,
        ltm_in_data242_din => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ltm_in_data242_din,
        ltm_in_data242_full_n => ltm_in_data_full_n,
        ltm_in_data242_write => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ltm_in_data242_write,
        hist0_0_address0 => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_0_address0,
        hist0_0_ce0 => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_0_ce0,
        hist0_0_d0 => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_0_d0,
        hist0_0_q0 => ap_const_lv32_0,
        hist0_0_we0 => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_0_we0,
        hist0_0_address1 => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_0_address1,
        hist0_0_ce1 => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_0_ce1,
        hist0_0_d1 => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_0_d1,
        hist0_0_q1 => ap_const_lv32_0,
        hist0_0_we1 => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_0_we1,
        hist0_1_address0 => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_1_address0,
        hist0_1_ce0 => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_1_ce0,
        hist0_1_d0 => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_1_d0,
        hist0_1_q0 => ap_const_lv32_0,
        hist0_1_we0 => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_1_we0,
        hist0_1_address1 => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_1_address1,
        hist0_1_ce1 => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_1_ce1,
        hist0_1_d1 => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_1_d1,
        hist0_1_q1 => ap_const_lv32_0,
        hist0_1_we1 => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_1_we1,
        hist0_2_address0 => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_2_address0,
        hist0_2_ce0 => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_2_ce0,
        hist0_2_d0 => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_2_d0,
        hist0_2_q0 => ap_const_lv32_0,
        hist0_2_we0 => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_2_we0,
        hist0_2_address1 => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_2_address1,
        hist0_2_ce1 => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_2_ce1,
        hist0_2_d1 => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_2_d1,
        hist0_2_q1 => ap_const_lv32_0,
        hist0_2_we1 => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_2_we1,
        hist1_0_address0 => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_0_address0,
        hist1_0_ce0 => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_0_ce0,
        hist1_0_d0 => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_0_d0,
        hist1_0_q0 => hist1_0_q0,
        hist1_0_we0 => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_0_we0,
        hist1_0_address1 => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_0_address1,
        hist1_0_ce1 => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_0_ce1,
        hist1_0_d1 => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_0_d1,
        hist1_0_q1 => ap_const_lv32_0,
        hist1_0_we1 => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_0_we1,
        hist1_1_address0 => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_1_address0,
        hist1_1_ce0 => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_1_ce0,
        hist1_1_d0 => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_1_d0,
        hist1_1_q0 => hist1_1_q0,
        hist1_1_we0 => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_1_we0,
        hist1_1_address1 => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_1_address1,
        hist1_1_ce1 => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_1_ce1,
        hist1_1_d1 => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_1_d1,
        hist1_1_q1 => ap_const_lv32_0,
        hist1_1_we1 => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_1_we1,
        hist1_2_address0 => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_2_address0,
        hist1_2_ce0 => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_2_ce0,
        hist1_2_d0 => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_2_d0,
        hist1_2_q0 => hist1_2_q0,
        hist1_2_we0 => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_2_we0,
        hist1_2_address1 => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_2_address1,
        hist1_2_ce1 => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_2_ce1,
        hist1_2_d1 => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_2_d1,
        hist1_2_q1 => ap_const_lv32_0,
        hist1_2_we1 => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_2_we1,
        thresh => p_read24,
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p_read_ap_vld => ap_const_logic_1,
        p_read1_ap_vld => ap_const_logic_1,
        ap_start => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_start,
        ap_done => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_done,
        p_read2_ap_vld => ap_const_logic_1,
        p_read3_ap_vld => ap_const_logic_1,
        thresh_ap_vld => ap_const_logic_1,
        ap_ready => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_ready,
        ap_idle => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_idle,
        ap_continue => grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_continue);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_done_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_done <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4) and (mode_reg = ap_const_lv1_1))) then 
                    ap_sync_reg_grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_done <= ap_const_logic_0;
                elsif ((grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_done = ap_const_logic_1)) then 
                    ap_sync_reg_grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_done <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_ready <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4) and (mode_reg = ap_const_lv1_1))) then 
                    ap_sync_reg_grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_ready <= ap_const_logic_0;
                elsif ((grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_ready = ap_const_logic_1)) then 
                    ap_sync_reg_grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_ready <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_sync_grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_ready = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state4) and (mode_reg = ap_const_lv1_1)))) then 
                    grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_ready = ap_const_logic_1)) then 
                    grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fifo_copy_17_17_1080_1920_1_s_fu_156_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fifo_copy_17_17_1080_1920_1_s_fu_156_ap_start_reg <= ap_const_logic_0;
            else
                if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0) or (ltm_in_cols_c_full_n = ap_const_logic_0) or (ltm_in_rows_c_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (mode_reg_read_read_fu_98_p2 = ap_const_lv1_0))) then 
                    grp_fifo_copy_17_17_1080_1920_1_s_fu_156_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fifo_copy_17_17_1080_1920_1_s_fu_156_ap_ready = ap_const_logic_1)) then 
                    grp_fifo_copy_17_17_1080_1920_1_s_fu_156_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, mode_reg, ltm_in_rows_c_full_n, ltm_in_cols_c_full_n, mode_reg_read_read_fu_98_p2, grp_fifo_copy_17_17_1080_1920_1_s_fu_156_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_block_state4_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0) or (ltm_in_cols_c_full_n = ap_const_logic_0) or (ltm_in_rows_c_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (mode_reg = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                elsif ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0) or (ltm_in_cols_c_full_n = ap_const_logic_0) or (ltm_in_rows_c_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (mode_reg_read_read_fu_98_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_fifo_copy_17_17_1080_1920_1_s_fu_156_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_ST_fsm_state1_blk_assign_proc : process(real_start, ap_done_reg, ltm_in_rows_c_full_n, ltm_in_cols_c_full_n)
    begin
        if (((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0) or (ltm_in_cols_c_full_n = ap_const_logic_0) or (ltm_in_rows_c_full_n = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_fifo_copy_17_17_1080_1920_1_s_fu_156_ap_done)
    begin
        if ((grp_fifo_copy_17_17_1080_1920_1_s_fu_156_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(ap_block_state4_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state4_on_subcall_done)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg, ltm_in_rows_c_full_n, ltm_in_cols_c_full_n)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0) or (ltm_in_cols_c_full_n = ap_const_logic_0) or (ltm_in_rows_c_full_n = ap_const_logic_0));
    end process;


    ap_block_state1_ignore_call0_assign_proc : process(real_start, ap_done_reg, ltm_in_rows_c_full_n, ltm_in_cols_c_full_n)
    begin
                ap_block_state1_ignore_call0 <= ((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0) or (ltm_in_cols_c_full_n = ap_const_logic_0) or (ltm_in_rows_c_full_n = ap_const_logic_0));
    end process;


    ap_block_state4_on_subcall_done_assign_proc : process(mode_reg, ap_sync_grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_ready, ap_sync_grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_done)
    begin
                ap_block_state4_on_subcall_done <= (((ap_sync_grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_ready and ap_sync_grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_done) = ap_const_logic_0) and (mode_reg = ap_const_lv1_1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state4, ap_block_state4_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (real_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    ap_sync_grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_done <= (grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_done or ap_sync_reg_grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_done);
    ap_sync_grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_ready <= (grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_ready or ap_sync_reg_grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_ready);

    demosaic_out_data_read_assign_proc : process(mode_reg, grp_fifo_copy_17_17_1080_1920_1_s_fu_156_demosaic_out_data241_read, grp_fifo_awb_17_17_1080_1920_1_s_fu_168_demosaic_out_data241_read, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (mode_reg = ap_const_lv1_1))) then 
            demosaic_out_data_read <= grp_fifo_awb_17_17_1080_1920_1_s_fu_168_demosaic_out_data241_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            demosaic_out_data_read <= grp_fifo_copy_17_17_1080_1920_1_s_fu_156_demosaic_out_data241_read;
        else 
            demosaic_out_data_read <= ap_const_logic_0;
        end if; 
    end process;


    grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_continue_assign_proc : process(mode_reg, ap_CS_fsm_state4, ap_block_state4_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4) and (mode_reg = ap_const_lv1_1))) then 
            grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_continue <= ap_const_logic_1;
        else 
            grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_continue <= ap_const_logic_0;
        end if; 
    end process;

    grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_start <= grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_start_reg;
    grp_fifo_copy_17_17_1080_1920_1_s_fu_156_ap_start <= grp_fifo_copy_17_17_1080_1920_1_s_fu_156_ap_start_reg;
    hist0_0_address0 <= grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_0_address0;
    hist0_0_ce0 <= grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_0_ce0;
    hist0_0_d0 <= grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_0_d0;
    hist0_0_we0 <= grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_0_we0;
    hist0_1_address0 <= grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_1_address0;
    hist0_1_ce0 <= grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_1_ce0;
    hist0_1_d0 <= grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_1_d0;
    hist0_1_we0 <= grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_1_we0;
    hist0_2_address0 <= grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_2_address0;
    hist0_2_ce0 <= grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_2_ce0;
    hist0_2_d0 <= grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_2_d0;
    hist0_2_we0 <= grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist0_2_we0;
    hist1_0_address0 <= grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_0_address0;
    hist1_0_ce0 <= grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_0_ce0;
    hist1_1_address0 <= grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_1_address0;
    hist1_1_ce0 <= grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_1_ce0;
    hist1_2_address0 <= grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_2_address0;
    hist1_2_ce0 <= grp_fifo_awb_17_17_1080_1920_1_s_fu_168_hist1_2_ce0;

    internal_ap_ready_assign_proc : process(ap_CS_fsm_state4, ap_block_state4_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ltm_in_cols_c_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, ltm_in_cols_c_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ltm_in_cols_c_blk_n <= ltm_in_cols_c_full_n;
        else 
            ltm_in_cols_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    ltm_in_cols_c_din <= p_read13;

    ltm_in_cols_c_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, ltm_in_rows_c_full_n, ltm_in_cols_c_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0) or (ltm_in_cols_c_full_n = ap_const_logic_0) or (ltm_in_rows_c_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ltm_in_cols_c_write <= ap_const_logic_1;
        else 
            ltm_in_cols_c_write <= ap_const_logic_0;
        end if; 
    end process;


    ltm_in_data_din_assign_proc : process(mode_reg, grp_fifo_copy_17_17_1080_1920_1_s_fu_156_ltm_in_data242_din, grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ltm_in_data242_din, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (mode_reg = ap_const_lv1_1))) then 
            ltm_in_data_din <= grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ltm_in_data242_din;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ltm_in_data_din <= grp_fifo_copy_17_17_1080_1920_1_s_fu_156_ltm_in_data242_din;
        else 
            ltm_in_data_din <= grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ltm_in_data242_din;
        end if; 
    end process;


    ltm_in_data_write_assign_proc : process(mode_reg, grp_fifo_copy_17_17_1080_1920_1_s_fu_156_ltm_in_data242_write, grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ltm_in_data242_write, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (mode_reg = ap_const_lv1_1))) then 
            ltm_in_data_write <= grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ltm_in_data242_write;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ltm_in_data_write <= grp_fifo_copy_17_17_1080_1920_1_s_fu_156_ltm_in_data242_write;
        else 
            ltm_in_data_write <= ap_const_logic_0;
        end if; 
    end process;


    ltm_in_rows_c_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, ltm_in_rows_c_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ltm_in_rows_c_blk_n <= ltm_in_rows_c_full_n;
        else 
            ltm_in_rows_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    ltm_in_rows_c_din <= p_read2;

    ltm_in_rows_c_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, ltm_in_rows_c_full_n, ltm_in_cols_c_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0) or (ltm_in_cols_c_full_n = ap_const_logic_0) or (ltm_in_rows_c_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ltm_in_rows_c_write <= ap_const_logic_1;
        else 
            ltm_in_rows_c_write <= ap_const_logic_0;
        end if; 
    end process;

    mode_reg_read_read_fu_98_p2 <= mode_reg;

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
