{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 23 10:03:24 2023 " "Info: Processing started: Thu Feb 23 10:03:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PipeLineCPU -c PipeLineCPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PipeLineCPU -c PipeLineCPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "PipeLineCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/课设/PipeLineCPU/PipeLineCPU.v" 63 -1 0 } } { "e:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register RegID:regid\|EXE_busB\[0\] register ALU:alu\|Zero 94.86 MHz 10.542 ns Internal " "Info: Clock \"clk\" has Internal fmax of 94.86 MHz between source register \"RegID:regid\|EXE_busB\[0\]\" and destination register \"ALU:alu\|Zero\" (period= 10.542 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.064 ns + Longest register register " "Info: + Longest register to register delay is 5.064 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RegID:regid\|EXE_busB\[0\] 1 REG LCFF_X34_Y33_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y33_N9; Fanout = 4; REG Node = 'RegID:regid\|EXE_busB\[0\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegID:regid|EXE_busB[0] } "NODE_NAME" } } { "RegID.v" "" { Text "D:/NNU/大三上/计算机组成与结构/课设/PipeLineCPU/RegID.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.414 ns) 0.936 ns ALU:alu\|Add0~1 2 COMB LCCOMB_X35_Y33_N0 2 " "Info: 2: + IC(0.522 ns) + CELL(0.414 ns) = 0.936 ns; Loc. = LCCOMB_X35_Y33_N0; Fanout = 2; COMB Node = 'ALU:alu\|Add0~1'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { RegID:regid|EXE_busB[0] ALU:alu|Add0~1 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/课设/PipeLineCPU/ALU.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.007 ns ALU:alu\|Add0~3 3 COMB LCCOMB_X35_Y33_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.007 ns; Loc. = LCCOMB_X35_Y33_N2; Fanout = 2; COMB Node = 'ALU:alu\|Add0~3'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~1 ALU:alu|Add0~3 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/课设/PipeLineCPU/ALU.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.078 ns ALU:alu\|Add0~5 4 COMB LCCOMB_X35_Y33_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.078 ns; Loc. = LCCOMB_X35_Y33_N4; Fanout = 2; COMB Node = 'ALU:alu\|Add0~5'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~3 ALU:alu|Add0~5 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/课设/PipeLineCPU/ALU.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.149 ns ALU:alu\|Add0~7 5 COMB LCCOMB_X35_Y33_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.149 ns; Loc. = LCCOMB_X35_Y33_N6; Fanout = 2; COMB Node = 'ALU:alu\|Add0~7'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~5 ALU:alu|Add0~7 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/课设/PipeLineCPU/ALU.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.220 ns ALU:alu\|Add0~9 6 COMB LCCOMB_X35_Y33_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.220 ns; Loc. = LCCOMB_X35_Y33_N8; Fanout = 2; COMB Node = 'ALU:alu\|Add0~9'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~7 ALU:alu|Add0~9 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/课设/PipeLineCPU/ALU.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.291 ns ALU:alu\|Add0~11 7 COMB LCCOMB_X35_Y33_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.291 ns; Loc. = LCCOMB_X35_Y33_N10; Fanout = 2; COMB Node = 'ALU:alu\|Add0~11'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~9 ALU:alu|Add0~11 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/课设/PipeLineCPU/ALU.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.362 ns ALU:alu\|Add0~13 8 COMB LCCOMB_X35_Y33_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.362 ns; Loc. = LCCOMB_X35_Y33_N12; Fanout = 2; COMB Node = 'ALU:alu\|Add0~13'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~11 ALU:alu|Add0~13 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/课设/PipeLineCPU/ALU.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.521 ns ALU:alu\|Add0~15 9 COMB LCCOMB_X35_Y33_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.521 ns; Loc. = LCCOMB_X35_Y33_N14; Fanout = 2; COMB Node = 'ALU:alu\|Add0~15'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { ALU:alu|Add0~13 ALU:alu|Add0~15 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/课设/PipeLineCPU/ALU.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.592 ns ALU:alu\|Add0~17 10 COMB LCCOMB_X35_Y33_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.592 ns; Loc. = LCCOMB_X35_Y33_N16; Fanout = 2; COMB Node = 'ALU:alu\|Add0~17'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~15 ALU:alu|Add0~17 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/课设/PipeLineCPU/ALU.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.663 ns ALU:alu\|Add0~19 11 COMB LCCOMB_X35_Y33_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.663 ns; Loc. = LCCOMB_X35_Y33_N18; Fanout = 2; COMB Node = 'ALU:alu\|Add0~19'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~17 ALU:alu|Add0~19 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/课设/PipeLineCPU/ALU.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.734 ns ALU:alu\|Add0~21 12 COMB LCCOMB_X35_Y33_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.734 ns; Loc. = LCCOMB_X35_Y33_N20; Fanout = 2; COMB Node = 'ALU:alu\|Add0~21'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~19 ALU:alu|Add0~21 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/课设/PipeLineCPU/ALU.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.805 ns ALU:alu\|Add0~23 13 COMB LCCOMB_X35_Y33_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.805 ns; Loc. = LCCOMB_X35_Y33_N22; Fanout = 2; COMB Node = 'ALU:alu\|Add0~23'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~21 ALU:alu|Add0~23 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/课设/PipeLineCPU/ALU.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.876 ns ALU:alu\|Add0~25 14 COMB LCCOMB_X35_Y33_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.876 ns; Loc. = LCCOMB_X35_Y33_N24; Fanout = 2; COMB Node = 'ALU:alu\|Add0~25'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~23 ALU:alu|Add0~25 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/课设/PipeLineCPU/ALU.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.947 ns ALU:alu\|Add0~27 15 COMB LCCOMB_X35_Y33_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.947 ns; Loc. = LCCOMB_X35_Y33_N26; Fanout = 2; COMB Node = 'ALU:alu\|Add0~27'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~25 ALU:alu|Add0~27 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/课设/PipeLineCPU/ALU.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.018 ns ALU:alu\|Add0~29 16 COMB LCCOMB_X35_Y33_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.018 ns; Loc. = LCCOMB_X35_Y33_N28; Fanout = 2; COMB Node = 'ALU:alu\|Add0~29'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~27 ALU:alu|Add0~29 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/课设/PipeLineCPU/ALU.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 2.164 ns ALU:alu\|Add0~31 17 COMB LCCOMB_X35_Y33_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 2.164 ns; Loc. = LCCOMB_X35_Y33_N30; Fanout = 2; COMB Node = 'ALU:alu\|Add0~31'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { ALU:alu|Add0~29 ALU:alu|Add0~31 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/课设/PipeLineCPU/ALU.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.235 ns ALU:alu\|Add0~33 18 COMB LCCOMB_X35_Y32_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.235 ns; Loc. = LCCOMB_X35_Y32_N0; Fanout = 2; COMB Node = 'ALU:alu\|Add0~33'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~31 ALU:alu|Add0~33 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/课设/PipeLineCPU/ALU.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.645 ns ALU:alu\|Add0~34 19 COMB LCCOMB_X35_Y32_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.410 ns) = 2.645 ns; Loc. = LCCOMB_X35_Y32_N2; Fanout = 2; COMB Node = 'ALU:alu\|Add0~34'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ALU:alu|Add0~33 ALU:alu|Add0~34 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/课设/PipeLineCPU/ALU.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.371 ns) 3.677 ns ALU:alu\|Equal0~5 20 COMB LCCOMB_X34_Y32_N30 1 " "Info: 20: + IC(0.661 ns) + CELL(0.371 ns) = 3.677 ns; Loc. = LCCOMB_X34_Y32_N30; Fanout = 1; COMB Node = 'ALU:alu\|Equal0~5'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.032 ns" { ALU:alu|Add0~34 ALU:alu|Equal0~5 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/课设/PipeLineCPU/ALU.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.385 ns) 4.306 ns ALU:alu\|Equal0~7 21 COMB LCCOMB_X34_Y32_N10 1 " "Info: 21: + IC(0.244 ns) + CELL(0.385 ns) = 4.306 ns; Loc. = LCCOMB_X34_Y32_N10; Fanout = 1; COMB Node = 'ALU:alu\|Equal0~7'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { ALU:alu|Equal0~5 ALU:alu|Equal0~7 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/课设/PipeLineCPU/ALU.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.410 ns) 4.980 ns ALU:alu\|Equal0~10 22 COMB LCCOMB_X34_Y32_N28 1 " "Info: 22: + IC(0.264 ns) + CELL(0.410 ns) = 4.980 ns; Loc. = LCCOMB_X34_Y32_N28; Fanout = 1; COMB Node = 'ALU:alu\|Equal0~10'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { ALU:alu|Equal0~7 ALU:alu|Equal0~10 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/课设/PipeLineCPU/ALU.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.064 ns ALU:alu\|Zero 23 REG LCFF_X34_Y32_N29 1 " "Info: 23: + IC(0.000 ns) + CELL(0.084 ns) = 5.064 ns; Loc. = LCFF_X34_Y32_N29; Fanout = 1; REG Node = 'ALU:alu\|Zero'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ALU:alu|Equal0~10 ALU:alu|Zero } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/课设/PipeLineCPU/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.373 ns ( 66.61 % ) " "Info: Total cell delay = 3.373 ns ( 66.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.691 ns ( 33.39 % ) " "Info: Total interconnect delay = 1.691 ns ( 33.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.064 ns" { RegID:regid|EXE_busB[0] ALU:alu|Add0~1 ALU:alu|Add0~3 ALU:alu|Add0~5 ALU:alu|Add0~7 ALU:alu|Add0~9 ALU:alu|Add0~11 ALU:alu|Add0~13 ALU:alu|Add0~15 ALU:alu|Add0~17 ALU:alu|Add0~19 ALU:alu|Add0~21 ALU:alu|Add0~23 ALU:alu|Add0~25 ALU:alu|Add0~27 ALU:alu|Add0~29 ALU:alu|Add0~31 ALU:alu|Add0~33 ALU:alu|Add0~34 ALU:alu|Equal0~5 ALU:alu|Equal0~7 ALU:alu|Equal0~10 ALU:alu|Zero } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "5.064 ns" { RegID:regid|EXE_busB[0] {} ALU:alu|Add0~1 {} ALU:alu|Add0~3 {} ALU:alu|Add0~5 {} ALU:alu|Add0~7 {} ALU:alu|Add0~9 {} ALU:alu|Add0~11 {} ALU:alu|Add0~13 {} ALU:alu|Add0~15 {} ALU:alu|Add0~17 {} ALU:alu|Add0~19 {} ALU:alu|Add0~21 {} ALU:alu|Add0~23 {} ALU:alu|Add0~25 {} ALU:alu|Add0~27 {} ALU:alu|Add0~29 {} ALU:alu|Add0~31 {} ALU:alu|Add0~33 {} ALU:alu|Add0~34 {} ALU:alu|Equal0~5 {} ALU:alu|Equal0~7 {} ALU:alu|Equal0~10 {} ALU:alu|Zero {} } { 0.000ns 0.522ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.661ns 0.244ns 0.264ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.410ns 0.371ns 0.385ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.007 ns - Smallest " "Info: - Smallest clock skew is 0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.864 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PipeLineCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/课设/PipeLineCPU/PipeLineCPU.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 338 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 338; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "PipeLineCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/课设/PipeLineCPU/PipeLineCPU.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.224 ns) + CELL(0.537 ns) 2.864 ns ALU:alu\|Zero 3 REG LCFF_X34_Y32_N29 1 " "Info: 3: + IC(1.224 ns) + CELL(0.537 ns) = 2.864 ns; Loc. = LCFF_X34_Y32_N29; Fanout = 1; REG Node = 'ALU:alu\|Zero'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.761 ns" { clk~clkctrl ALU:alu|Zero } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/课设/PipeLineCPU/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.28 % ) " "Info: Total cell delay = 1.526 ns ( 53.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.338 ns ( 46.72 % ) " "Info: Total interconnect delay = 1.338 ns ( 46.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk clk~clkctrl ALU:alu|Zero } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk {} clk~combout {} clk~clkctrl {} ALU:alu|Zero {} } { 0.000ns 0.000ns 0.114ns 1.224ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.857 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PipeLineCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/课设/PipeLineCPU/PipeLineCPU.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 338 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 338; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "PipeLineCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/课设/PipeLineCPU/PipeLineCPU.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.217 ns) + CELL(0.537 ns) 2.857 ns RegID:regid\|EXE_busB\[0\] 3 REG LCFF_X34_Y33_N9 4 " "Info: 3: + IC(1.217 ns) + CELL(0.537 ns) = 2.857 ns; Loc. = LCFF_X34_Y33_N9; Fanout = 4; REG Node = 'RegID:regid\|EXE_busB\[0\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.754 ns" { clk~clkctrl RegID:regid|EXE_busB[0] } "NODE_NAME" } } { "RegID.v" "" { Text "D:/NNU/大三上/计算机组成与结构/课设/PipeLineCPU/RegID.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.41 % ) " "Info: Total cell delay = 1.526 ns ( 53.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.331 ns ( 46.59 % ) " "Info: Total interconnect delay = 1.331 ns ( 46.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl RegID:regid|EXE_busB[0] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} RegID:regid|EXE_busB[0] {} } { 0.000ns 0.000ns 0.114ns 1.217ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk clk~clkctrl ALU:alu|Zero } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk {} clk~combout {} clk~clkctrl {} ALU:alu|Zero {} } { 0.000ns 0.000ns 0.114ns 1.224ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl RegID:regid|EXE_busB[0] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} RegID:regid|EXE_busB[0] {} } { 0.000ns 0.000ns 0.114ns 1.217ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "RegID.v" "" { Text "D:/NNU/大三上/计算机组成与结构/课设/PipeLineCPU/RegID.v" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/课设/PipeLineCPU/ALU.v" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "RegID.v" "" { Text "D:/NNU/大三上/计算机组成与结构/课设/PipeLineCPU/RegID.v" 27 -1 0 } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/课设/PipeLineCPU/ALU.v" 7 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.064 ns" { RegID:regid|EXE_busB[0] ALU:alu|Add0~1 ALU:alu|Add0~3 ALU:alu|Add0~5 ALU:alu|Add0~7 ALU:alu|Add0~9 ALU:alu|Add0~11 ALU:alu|Add0~13 ALU:alu|Add0~15 ALU:alu|Add0~17 ALU:alu|Add0~19 ALU:alu|Add0~21 ALU:alu|Add0~23 ALU:alu|Add0~25 ALU:alu|Add0~27 ALU:alu|Add0~29 ALU:alu|Add0~31 ALU:alu|Add0~33 ALU:alu|Add0~34 ALU:alu|Equal0~5 ALU:alu|Equal0~7 ALU:alu|Equal0~10 ALU:alu|Zero } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "5.064 ns" { RegID:regid|EXE_busB[0] {} ALU:alu|Add0~1 {} ALU:alu|Add0~3 {} ALU:alu|Add0~5 {} ALU:alu|Add0~7 {} ALU:alu|Add0~9 {} ALU:alu|Add0~11 {} ALU:alu|Add0~13 {} ALU:alu|Add0~15 {} ALU:alu|Add0~17 {} ALU:alu|Add0~19 {} ALU:alu|Add0~21 {} ALU:alu|Add0~23 {} ALU:alu|Add0~25 {} ALU:alu|Add0~27 {} ALU:alu|Add0~29 {} ALU:alu|Add0~31 {} ALU:alu|Add0~33 {} ALU:alu|Add0~34 {} ALU:alu|Equal0~5 {} ALU:alu|Equal0~7 {} ALU:alu|Equal0~10 {} ALU:alu|Zero {} } { 0.000ns 0.522ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.661ns 0.244ns 0.264ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.410ns 0.371ns 0.385ns 0.410ns 0.084ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk clk~clkctrl ALU:alu|Zero } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk {} clk~combout {} clk~clkctrl {} ALU:alu|Zero {} } { 0.000ns 0.000ns 0.114ns 1.224ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl RegID:regid|EXE_busB[0] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} RegID:regid|EXE_busB[0] {} } { 0.000ns 0.000ns 0.114ns 1.217ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk ID_busB\[28\] altsyncram:REG_Files_rtl_1\|altsyncram_6bi1:auto_generated\|ram_block1a4~portb_address_reg0 12.836 ns memory " "Info: tco from clock \"clk\" to destination pin \"ID_busB\[28\]\" through memory \"altsyncram:REG_Files_rtl_1\|altsyncram_6bi1:auto_generated\|ram_block1a4~portb_address_reg0\" is 12.836 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.939 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to source memory is 2.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PipeLineCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/课设/PipeLineCPU/PipeLineCPU.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 338 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 338; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "PipeLineCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/课设/PipeLineCPU/PipeLineCPU.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.689 ns) 2.939 ns altsyncram:REG_Files_rtl_1\|altsyncram_6bi1:auto_generated\|ram_block1a4~portb_address_reg0 3 MEM M4K_X37_Y34 28 " "Info: 3: + IC(1.147 ns) + CELL(0.689 ns) = 2.939 ns; Loc. = M4K_X37_Y34; Fanout = 28; MEM Node = 'altsyncram:REG_Files_rtl_1\|altsyncram_6bi1:auto_generated\|ram_block1a4~portb_address_reg0'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { clk~clkctrl altsyncram:REG_Files_rtl_1|altsyncram_6bi1:auto_generated|ram_block1a4~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_6bi1.tdf" "" { Text "D:/NNU/大三上/计算机组成与结构/课设/PipeLineCPU/db/altsyncram_6bi1.tdf" 162 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.678 ns ( 57.09 % ) " "Info: Total cell delay = 1.678 ns ( 57.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.261 ns ( 42.91 % ) " "Info: Total interconnect delay = 1.261 ns ( 42.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.939 ns" { clk clk~clkctrl altsyncram:REG_Files_rtl_1|altsyncram_6bi1:auto_generated|ram_block1a4~portb_address_reg0 } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.939 ns" { clk {} clk~combout {} clk~clkctrl {} altsyncram:REG_Files_rtl_1|altsyncram_6bi1:auto_generated|ram_block1a4~portb_address_reg0 {} } { 0.000ns 0.000ns 0.114ns 1.147ns } { 0.000ns 0.989ns 0.000ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_6bi1.tdf" "" { Text "D:/NNU/大三上/计算机组成与结构/课设/PipeLineCPU/db/altsyncram_6bi1.tdf" 162 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.688 ns + Longest memory pin " "Info: + Longest memory to pin delay is 9.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:REG_Files_rtl_1\|altsyncram_6bi1:auto_generated\|ram_block1a4~portb_address_reg0 1 MEM M4K_X37_Y34 28 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X37_Y34; Fanout = 28; MEM Node = 'altsyncram:REG_Files_rtl_1\|altsyncram_6bi1:auto_generated\|ram_block1a4~portb_address_reg0'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:REG_Files_rtl_1|altsyncram_6bi1:auto_generated|ram_block1a4~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_6bi1.tdf" "" { Text "D:/NNU/大三上/计算机组成与结构/课设/PipeLineCPU/db/altsyncram_6bi1.tdf" 162 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.991 ns) 2.991 ns altsyncram:REG_Files_rtl_1\|altsyncram_6bi1:auto_generated\|ram_block1a28 2 MEM M4K_X37_Y34 1 " "Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X37_Y34; Fanout = 1; MEM Node = 'altsyncram:REG_Files_rtl_1\|altsyncram_6bi1:auto_generated\|ram_block1a28'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { altsyncram:REG_Files_rtl_1|altsyncram_6bi1:auto_generated|ram_block1a4~portb_address_reg0 altsyncram:REG_Files_rtl_1|altsyncram_6bi1:auto_generated|ram_block1a28 } "NODE_NAME" } } { "db/altsyncram_6bi1.tdf" "" { Text "D:/NNU/大三上/计算机组成与结构/课设/PipeLineCPU/db/altsyncram_6bi1.tdf" 906 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.065 ns) + CELL(2.632 ns) 9.688 ns ID_busB\[28\] 3 PIN PIN_M28 0 " "Info: 3: + IC(4.065 ns) + CELL(2.632 ns) = 9.688 ns; Loc. = PIN_M28; Fanout = 0; PIN Node = 'ID_busB\[28\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.697 ns" { altsyncram:REG_Files_rtl_1|altsyncram_6bi1:auto_generated|ram_block1a28 ID_busB[28] } "NODE_NAME" } } { "PipeLineCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/课设/PipeLineCPU/PipeLineCPU.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.623 ns ( 58.04 % ) " "Info: Total cell delay = 5.623 ns ( 58.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.065 ns ( 41.96 % ) " "Info: Total interconnect delay = 4.065 ns ( 41.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.688 ns" { altsyncram:REG_Files_rtl_1|altsyncram_6bi1:auto_generated|ram_block1a4~portb_address_reg0 altsyncram:REG_Files_rtl_1|altsyncram_6bi1:auto_generated|ram_block1a28 ID_busB[28] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "9.688 ns" { altsyncram:REG_Files_rtl_1|altsyncram_6bi1:auto_generated|ram_block1a4~portb_address_reg0 {} altsyncram:REG_Files_rtl_1|altsyncram_6bi1:auto_generated|ram_block1a28 {} ID_busB[28] {} } { 0.000ns 0.000ns 4.065ns } { 0.000ns 2.991ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.939 ns" { clk clk~clkctrl altsyncram:REG_Files_rtl_1|altsyncram_6bi1:auto_generated|ram_block1a4~portb_address_reg0 } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.939 ns" { clk {} clk~combout {} clk~clkctrl {} altsyncram:REG_Files_rtl_1|altsyncram_6bi1:auto_generated|ram_block1a4~portb_address_reg0 {} } { 0.000ns 0.000ns 0.114ns 1.147ns } { 0.000ns 0.989ns 0.000ns 0.689ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.688 ns" { altsyncram:REG_Files_rtl_1|altsyncram_6bi1:auto_generated|ram_block1a4~portb_address_reg0 altsyncram:REG_Files_rtl_1|altsyncram_6bi1:auto_generated|ram_block1a28 ID_busB[28] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "9.688 ns" { altsyncram:REG_Files_rtl_1|altsyncram_6bi1:auto_generated|ram_block1a4~portb_address_reg0 {} altsyncram:REG_Files_rtl_1|altsyncram_6bi1:auto_generated|ram_block1a28 {} ID_busB[28] {} } { 0.000ns 0.000ns 4.065ns } { 0.000ns 2.991ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 23 10:03:24 2023 " "Info: Processing ended: Thu Feb 23 10:03:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
