{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 23 19:36:27 2019 " "Info: Processing started: Sun Jun 23 19:36:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_6bit -c CPU_6bit " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_6bit -c CPU_6bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timing.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file timing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timing-behavioral " "Info: Found design unit 1: timing-behavioral" {  } { { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/timing.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 timing " "Info: Found entity 1: timing" {  } { { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/timing.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Structure " "Info: Found design unit 1: ALU-Structure" {  } { { "ALU.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/ALU.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/ALU.vhd" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DR.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DR-SYN " "Info: Found design unit 1: DR-SYN" {  } { { "DR.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/DR.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DR " "Info: Found entity 1: DR" {  } { { "DR.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/DR.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bcd7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd7seg-behavioral " "Info: Found design unit 1: bcd7seg-behavioral" {  } { { "bcd7seg.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/bcd7seg.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bcd7seg " "Info: Found entity 1: bcd7seg" {  } { { "bcd7seg.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/bcd7seg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IR.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file IR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-SYN " "Info: Found design unit 1: IR-SYN" {  } { { "IR.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/IR.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Info: Found entity 1: IR" {  } { { "IR.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/IR.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PSW.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file PSW.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PSW-SYN " "Info: Found design unit 1: PSW-SYN" {  } { { "PSW.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/PSW.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PSW " "Info: Found entity 1: PSW" {  } { { "PSW.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/PSW.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_A.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_A.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_A-SYN " "Info: Found design unit 1: reg_A-SYN" {  } { { "reg_A.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/reg_A.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_A " "Info: Found entity 1: reg_A" {  } { { "reg_A.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/reg_A.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_B.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_B.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_B-SYN " "Info: Found design unit 1: reg_B-SYN" {  } { { "reg_B.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/reg_B.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_B " "Info: Found entity 1: reg_B" {  } { { "reg_B.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/reg_B.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel_accu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sel_accu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sel_accu-behavioral " "Info: Found design unit 1: sel_accu-behavioral" {  } { { "sel_accu.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/sel_accu.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sel_accu " "Info: Found entity 1: sel_accu" {  } { { "sel_accu.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/sel_accu.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU_6bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CPU_6bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_6bit-cpu " "Info: Found design unit 1: CPU_6bit-cpu" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/CPU_6bit.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU_6bit " "Info: Found entity 1: CPU_6bit" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/CPU_6bit.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ov7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7seg-behavioral " "Info: Found design unit 1: ov7seg-behavioral" {  } { { "ov7seg.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/ov7seg.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ov7seg " "Info: Found entity 1: ov7seg" {  } { { "ov7seg.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/ov7seg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_6bit " "Info: Elaborating entity \"CPU_6bit\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[5\] CPU_6bit.vhd(27) " "Warning (10873): Using initial value X (don't care) for net \"LEDG\[5\]\" at CPU_6bit.vhd(27)" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/CPU_6bit.vhd" 27 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[4\] CPU_6bit.vhd(27) " "Warning (10873): Using initial value X (don't care) for net \"LEDG\[4\]\" at CPU_6bit.vhd(27)" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/CPU_6bit.vhd" 27 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timing timing:timingGenerator " "Info: Elaborating entity \"timing\" for hierarchy \"timing:timingGenerator\"" {  } { { "CPU_6bit.vhd" "timingGenerator" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/CPU_6bit.vhd" 135 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:InstructionRegister " "Info: Elaborating entity \"IR\" for hierarchy \"IR:InstructionRegister\"" {  } { { "CPU_6bit.vhd" "InstructionRegister" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/CPU_6bit.vhd" 137 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_A reg_A:Register_A " "Info: Elaborating entity \"reg_A\" for hierarchy \"reg_A:Register_A\"" {  } { { "CPU_6bit.vhd" "Register_A" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/CPU_6bit.vhd" 139 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_B reg_B:Register_B " "Info: Elaborating entity \"reg_B\" for hierarchy \"reg_B:Register_B\"" {  } { { "CPU_6bit.vhd" "Register_B" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/CPU_6bit.vhd" 140 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:Operation " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:Operation\"" {  } { { "CPU_6bit.vhd" "Operation" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/CPU_6bit.vhd" 142 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DR DR:DataRegister " "Info: Elaborating entity \"DR\" for hierarchy \"DR:DataRegister\"" {  } { { "CPU_6bit.vhd" "DataRegister" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/CPU_6bit.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PSW PSW:ProgramStatusWord " "Info: Elaborating entity \"PSW\" for hierarchy \"PSW:ProgramStatusWord\"" {  } { { "CPU_6bit.vhd" "ProgramStatusWord" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/CPU_6bit.vhd" 145 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_accu sel_accu:accu " "Info: Elaborating entity \"sel_accu\" for hierarchy \"sel_accu:accu\"" {  } { { "CPU_6bit.vhd" "accu" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/CPU_6bit.vhd" 147 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd7seg bcd7seg:char7seg_A " "Info: Elaborating entity \"bcd7seg\" for hierarchy \"bcd7seg:char7seg_A\"" {  } { { "CPU_6bit.vhd" "char7seg_A" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/CPU_6bit.vhd" 150 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7seg ov7seg:char7seg_V " "Info: Elaborating entity \"ov7seg\" for hierarchy \"ov7seg:char7seg_V\"" {  } { { "CPU_6bit.vhd" "char7seg_V" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/CPU_6bit.vhd" 152 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning (13410): Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/CPU_6bit.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning (13410): Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/CPU_6bit.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[1\] GND " "Warning (13410): Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/CPU_6bit.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[2\] GND " "Warning (13410): Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/CPU_6bit.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Warning (13410): Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/CPU_6bit.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[1\] GND " "Warning (13410): Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/CPU_6bit.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[2\] GND " "Warning (13410): Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/CPU_6bit.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Warning (13410): Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/CPU_6bit.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[1\] GND " "Warning (13410): Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/CPU_6bit.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[2\] GND " "Warning (13410): Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/CPU_6bit.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Warning (13410): Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/CPU_6bit.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Warning (13410): Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/CPU_6bit.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Warning (13410): Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/CPU_6bit.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Warning (13410): Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/CPU_6bit.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Warning (13410): Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/CPU_6bit.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Warning (13410): Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/CPU_6bit.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Warning (13410): Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/CPU_6bit.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Warning (13410): Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/CPU_6bit.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU/CPU_6bit.vhd" 24 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "205 " "Info: Implemented 205 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Info: Implemented 21 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Info: Implemented 82 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "102 " "Info: Implemented 102 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "272 " "Info: Peak virtual memory: 272 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 23 19:36:29 2019 " "Info: Processing ended: Sun Jun 23 19:36:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
