0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/Andrej/VHDL_projects/riscv_final/riscv_final.srcs/sim_1/imports/sim_1/imports/new/BRAM_byte_addressable.vhd,1693396820,vhdl,C:/Users/Andrej/VHDL_projects/riscv_final/riscv_final.srcs/sim_1/imports/sim_1/new/scalar_core_tb.vhd,,,bram,,,,,,,,
C:/Users/Andrej/VHDL_projects/riscv_final/riscv_final.srcs/sim_1/imports/sim_1/imports/new/txt_util.vhd,1693396820,vhdl,C:/Users/Andrej/VHDL_projects/riscv_final/riscv_final.srcs/sim_1/imports/sim_1/new/scalar_core_tb.vhd;C:/Users/Andrej/VHDL_projects/riscv_final/riscv_final.srcs/sources_1/imports/sources_1/imports/hdl/packages/txt_util.vhd,,,txt_util,,,,,,,,
C:/Users/Andrej/VHDL_projects/riscv_final/riscv_final.srcs/sim_1/imports/sim_1/new/scalar_core_tb.vhd,1706731779,vhdl,,,,scalar_core_tb,,,,,,,,
C:/Users/Andrej/VHDL_projects/riscv_final/riscv_final.srcs/sim_1/imports/sim_1/new/txt_util.vhd,1693396821,vhdl,,,,,,,,,,,,
C:/Users/Andrej/VHDL_projects/riscv_final/riscv_final.srcs/sources_1/imports/sources_1/imports/hdl/packages/txt_util.vhd,1693396821,vhdl,,,,,,,,,,,,
C:/Users/Andrej/VHDL_projects/riscv_final/riscv_final.srcs/sources_1/imports/sources_1/imports/hdl/packages/util_pkg.vhd,1693913790,vhdl,C:/Users/Andrej/VHDL_projects/riscv_final/riscv_final.srcs/sources_1/imports/sources_1/imports/hdl/riscv-v/scalar_core/rtl/ALU.vhd;C:/Users/Andrej/VHDL_projects/riscv_final/riscv_final.srcs/sources_1/imports/sources_1/imports/hdl/riscv-v/scalar_core/rtl/TOP_RISCV.vhd;C:/Users/Andrej/VHDL_projects/riscv_final/riscv_final.srcs/sources_1/imports/sources_1/imports/hdl/riscv-v/scalar_core/rtl/alu_decoder.vhd;C:/Users/Andrej/VHDL_projects/riscv_final/riscv_final.srcs/sources_1/imports/sources_1/imports/hdl/riscv-v/scalar_core/rtl/control_path.vhd;C:/Users/Andrej/VHDL_projects/riscv_final/riscv_final.srcs/sources_1/imports/sources_1/imports/hdl/riscv-v/scalar_core/rtl/data_path.vhd;C:/Users/Andrej/VHDL_projects/riscv_final/riscv_final.srcs/sources_1/imports/sources_1/imports/hdl/riscv-v/scalar_core/rtl/forwarding_unit.vhd,,,util_pkg,,,,,,,,
C:/Users/Andrej/VHDL_projects/riscv_final/riscv_final.srcs/sources_1/imports/sources_1/imports/hdl/riscv-v/scalar_core/rtl/ALU.vhd,1706728993,vhdl,C:/Users/Andrej/VHDL_projects/riscv_final/riscv_final.srcs/sources_1/imports/sources_1/imports/hdl/riscv-v/scalar_core/rtl/data_path.vhd,,,alu,,,,,,,,
C:/Users/Andrej/VHDL_projects/riscv_final/riscv_final.srcs/sources_1/imports/sources_1/imports/hdl/riscv-v/scalar_core/rtl/TOP_RISCV.vhd,1693914836,vhdl,C:/Users/Andrej/VHDL_projects/riscv_final/riscv_final.srcs/sim_1/imports/sim_1/new/scalar_core_tb.vhd,,,scalar_core,,,,,,,,
C:/Users/Andrej/VHDL_projects/riscv_final/riscv_final.srcs/sources_1/imports/sources_1/imports/hdl/riscv-v/scalar_core/rtl/alu_decoder.vhd,1693914517,vhdl,C:/Users/Andrej/VHDL_projects/riscv_final/riscv_final.srcs/sources_1/imports/sources_1/imports/hdl/riscv-v/scalar_core/rtl/control_path.vhd,,,alu_decoder,,,,,,,,
C:/Users/Andrej/VHDL_projects/riscv_final/riscv_final.srcs/sources_1/imports/sources_1/imports/hdl/riscv-v/scalar_core/rtl/control_path.vhd,1706731167,vhdl,C:/Users/Andrej/VHDL_projects/riscv_final/riscv_final.srcs/sources_1/imports/sources_1/imports/hdl/riscv-v/scalar_core/rtl/TOP_RISCV.vhd,,,control_path,,,,,,,,
C:/Users/Andrej/VHDL_projects/riscv_final/riscv_final.srcs/sources_1/imports/sources_1/imports/hdl/riscv-v/scalar_core/rtl/ctrl_decoder.vhd,1693396821,vhdl,C:/Users/Andrej/VHDL_projects/riscv_final/riscv_final.srcs/sources_1/imports/sources_1/imports/hdl/riscv-v/scalar_core/rtl/control_path.vhd,,,ctrl_decoder,,,,,,,,
C:/Users/Andrej/VHDL_projects/riscv_final/riscv_final.srcs/sources_1/imports/sources_1/imports/hdl/riscv-v/scalar_core/rtl/data_path.vhd,1693914396,vhdl,C:/Users/Andrej/VHDL_projects/riscv_final/riscv_final.srcs/sources_1/imports/sources_1/imports/hdl/riscv-v/scalar_core/rtl/TOP_RISCV.vhd,,,data_path,,,,,,,,
C:/Users/Andrej/VHDL_projects/riscv_final/riscv_final.srcs/sources_1/imports/sources_1/imports/hdl/riscv-v/scalar_core/rtl/forwarding_unit.vhd,1693396821,vhdl,C:/Users/Andrej/VHDL_projects/riscv_final/riscv_final.srcs/sources_1/imports/sources_1/imports/hdl/riscv-v/scalar_core/rtl/control_path.vhd,,,forwarding_unit,,,,,,,,
C:/Users/Andrej/VHDL_projects/riscv_final/riscv_final.srcs/sources_1/imports/sources_1/imports/hdl/riscv-v/scalar_core/rtl/hazard_unit.vhd,1706729698,vhdl,C:/Users/Andrej/VHDL_projects/riscv_final/riscv_final.srcs/sources_1/imports/sources_1/imports/hdl/riscv-v/scalar_core/rtl/control_path.vhd,,,hazard_unit,,,,,,,,
C:/Users/Andrej/VHDL_projects/riscv_final/riscv_final.srcs/sources_1/imports/sources_1/imports/hdl/riscv-v/scalar_core/rtl/immediate.vhd,1693396821,vhdl,C:/Users/Andrej/VHDL_projects/riscv_final/riscv_final.srcs/sources_1/imports/sources_1/imports/hdl/riscv-v/scalar_core/rtl/data_path.vhd,,,immediate,,,,,,,,
C:/Users/Andrej/VHDL_projects/riscv_final/riscv_final.srcs/sources_1/imports/sources_1/imports/hdl/riscv-v/scalar_core/rtl/register_bank.vhd,1693396822,vhdl,C:/Users/Andrej/VHDL_projects/riscv_final/riscv_final.srcs/sources_1/imports/sources_1/imports/hdl/riscv-v/scalar_core/rtl/data_path.vhd,,,register_bank,,,,,,,,
C:/Users/Andrej/VHDL_projects/riscv_final/riscv_final.srcs/sources_1/new/division_u.vhd,1706731767,vhdl,,,,division_u,,,,,,,,
C:/Users/Andrej/VHDL_projects/riscv_final/riscv_final.srcs/sources_1/new/multiply.vhd,1706729805,vhdl,,,,multiply,,,,,,,,
