###############################################################################
#
# IAR ELF Linker V8.32.3.193/W32 for ARM                  29/Apr/2019  16:47:25
# Copyright 2007-2019 IAR Systems AB.
#
#    Output file  =  
#        C:\RT1050\SDK\SDK_2.4.0_EVKB-IMXRT1050\boards\evkbimxrt1050\demo_apps\bubble\iar\debug\bubble.out
#    Map file     =  
#        C:\RT1050\SDK\SDK_2.4.0_EVKB-IMXRT1050\boards\evkbimxrt1050\demo_apps\bubble\iar\debug\list\bubble.map
#    Command line =  
#        -f C:\Users\nxf53652\AppData\Local\Temp\4\EWB88D.tmp
#        (C:\RT1050\SDK\SDK_2.4.0_EVKB-IMXRT1050\boards\evkbimxrt1050\demo_apps\bubble\iar\debug\obj\board.o
#        C:\RT1050\SDK\SDK_2.4.0_EVKB-IMXRT1050\boards\evkbimxrt1050\demo_apps\bubble\iar\debug\obj\bubble.o
#        C:\RT1050\SDK\SDK_2.4.0_EVKB-IMXRT1050\boards\evkbimxrt1050\demo_apps\bubble\iar\debug\obj\clock_config.o
#        C:\RT1050\SDK\SDK_2.4.0_EVKB-IMXRT1050\boards\evkbimxrt1050\demo_apps\bubble\iar\debug\obj\evkbimxrt1050_flexspi_nor_config.o
#        C:\RT1050\SDK\SDK_2.4.0_EVKB-IMXRT1050\boards\evkbimxrt1050\demo_apps\bubble\iar\debug\obj\evkbimxrt1050_sdram_ini_dcd.o
#        C:\RT1050\SDK\SDK_2.4.0_EVKB-IMXRT1050\boards\evkbimxrt1050\demo_apps\bubble\iar\debug\obj\fsl_assert.o
#        C:\RT1050\SDK\SDK_2.4.0_EVKB-IMXRT1050\boards\evkbimxrt1050\demo_apps\bubble\iar\debug\obj\fsl_clock.o
#        C:\RT1050\SDK\SDK_2.4.0_EVKB-IMXRT1050\boards\evkbimxrt1050\demo_apps\bubble\iar\debug\obj\fsl_common.o
#        C:\RT1050\SDK\SDK_2.4.0_EVKB-IMXRT1050\boards\evkbimxrt1050\demo_apps\bubble\iar\debug\obj\fsl_debug_console.o
#        C:\RT1050\SDK\SDK_2.4.0_EVKB-IMXRT1050\boards\evkbimxrt1050\demo_apps\bubble\iar\debug\obj\fsl_flexspi_nor_boot.o
#        C:\RT1050\SDK\SDK_2.4.0_EVKB-IMXRT1050\boards\evkbimxrt1050\demo_apps\bubble\iar\debug\obj\fsl_fxos.o
#        C:\RT1050\SDK\SDK_2.4.0_EVKB-IMXRT1050\boards\evkbimxrt1050\demo_apps\bubble\iar\debug\obj\fsl_gpio.o
#        C:\RT1050\SDK\SDK_2.4.0_EVKB-IMXRT1050\boards\evkbimxrt1050\demo_apps\bubble\iar\debug\obj\fsl_io.o
#        C:\RT1050\SDK\SDK_2.4.0_EVKB-IMXRT1050\boards\evkbimxrt1050\demo_apps\bubble\iar\debug\obj\fsl_log.o
#        C:\RT1050\SDK\SDK_2.4.0_EVKB-IMXRT1050\boards\evkbimxrt1050\demo_apps\bubble\iar\debug\obj\fsl_lpi2c.o
#        C:\RT1050\SDK\SDK_2.4.0_EVKB-IMXRT1050\boards\evkbimxrt1050\demo_apps\bubble\iar\debug\obj\fsl_lpuart.o
#        C:\RT1050\SDK\SDK_2.4.0_EVKB-IMXRT1050\boards\evkbimxrt1050\demo_apps\bubble\iar\debug\obj\fsl_qtmr.o
#        C:\RT1050\SDK\SDK_2.4.0_EVKB-IMXRT1050\boards\evkbimxrt1050\demo_apps\bubble\iar\debug\obj\fsl_str.o
#        C:\RT1050\SDK\SDK_2.4.0_EVKB-IMXRT1050\boards\evkbimxrt1050\demo_apps\bubble\iar\debug\obj\pin_mux.o
#        C:\RT1050\SDK\SDK_2.4.0_EVKB-IMXRT1050\boards\evkbimxrt1050\demo_apps\bubble\iar\debug\obj\startup_MIMXRT1052.o
#        C:\RT1050\SDK\SDK_2.4.0_EVKB-IMXRT1050\boards\evkbimxrt1050\demo_apps\bubble\iar\debug\obj\system_MIMXRT1052.o
#        --redirect _Printf=_PrintfSmallNoMb --redirect _Scanf=_ScanfSmallNoMb
#        --no_out_extension -o
#        C:\RT1050\SDK\SDK_2.4.0_EVKB-IMXRT1050\boards\evkbimxrt1050\demo_apps\bubble\iar\debug\bubble.out
#        --map
#        C:\RT1050\SDK\SDK_2.4.0_EVKB-IMXRT1050\boards\evkbimxrt1050\demo_apps\bubble\iar\debug\list\bubble.map
#        --config
#        C:\RT1050\SDK\SDK_2.4.0_EVKB-IMXRT1050\boards\evkbimxrt1050\demo_apps\bubble\iar/MIMXRT1052xxxxx_ram.icf
#        --semihosting --entry __iar_program_start --vfe --text_out locale)
#
###############################################################################

*******************************************************************************
*** RUNTIME MODEL ATTRIBUTES
***

CppFlavor       = *
__Heap_Handler  = DLMalloc
__SystemLibrary = DLib
__dlib_version  = 6


*******************************************************************************
*** HEAP SELECTION
***

The advanced heap was selected because the application calls memory
allocation functions outside of system library functions, and there
are calls to deallocation functions in the application.


*******************************************************************************
*** PLACEMENT SUMMARY
***

"A0":  place at 0x0 { ro section .intvec };
"P1":  place in [from 0x0 to 0x3ff] |
                [from 0x400 to 0x1'ffff] { ro };
define block RW { rw };
"P2":  place in [from 0x2000'0000 to 0x2001'fbff] { block RW };
define block ZI { zi };
"P3":  place in [from 0x2000'0000 to 0x2001'fbff] { block ZI };
define block NCACHE_VAR { section NonCacheable, section NonCacheable.init };
"P5":  place in [from 0x2000'0000 to 0x2001'fbff] { block NCACHE_VAR };
define block CSTACK with size = 1K, alignment = 8 { };
"P6":  place in [from 0x2001'fc00 to 0x2001'ffff] { block CSTACK };
initialize by copy { rw, section .textrw };

No sections matched the following patterns:

  section NonCacheable       in block NCACHE_VAR
  section NonCacheable.init  in block NCACHE_VAR


  Section            Kind         Address    Size  Object
  -------            ----         -------    ----  ------
"A0":                                       0x400
  .intvec            ro code          0x0   0x400  startup_MIMXRT1052.o [1]
                                  - 0x400   0x400

"P1":                                      0x443c
  .text              ro code        0x400   0x6d0  fsl_str.o [1]
  .text              ro code        0xad0   0x274  I64DivMod.o [4]
  .text              ro code        0xd44    0x36  strlen.o [4]
  .text              ro code        0xd7a    0x3a  zero_init3.o [4]
  .text              ro code        0xdb4     0x2  I64DivZer.o [4]
  .rodata            const          0xdb6     0x2  clock_config.o [1]
  .text              ro code        0xdb8   0x6cc  fsl_lpi2c.o [1]
  .text              ro code       0x1484    0x1c  fsl_assert.o [1]
  .text              ro code       0x14a0    0xb2  fsl_debug_console.o [1]
  .text              ro code       0x1552     0x2  startup_MIMXRT1052.o [1]
  .text              ro code       0x1554    0x80  fsl_log.o [1]
  .text              ro code       0x15d4     0x6  ABImemclr4.o [4]
  .text              ro code       0x15da     0x2  startup_MIMXRT1052.o [1]
  .text              ro code       0x15dc    0xec  fsl_io.o [1]
  .text              ro code       0x16c8    0x32  ABImemset48.o [4]
  .text              ro code       0x16fa     0x2  startup_MIMXRT1052.o [1]
  .text              ro code       0x16fc   0x58c  fsl_lpuart.o [1]
  .text              ro code       0x1c88   0x64c  fsl_clock.o [1]
  .text              ro code       0x22d4    0x86  ABImemcpy.o [4]
  .text              ro code       0x235a     0x2  startup_MIMXRT1052.o [1]
  .text              ro code       0x235c   0x550  bubble.o [1]
  .text              ro code       0x28ac   0x38a  fsl_qtmr.o [1]
  .text              ro code       0x2c36     0x2  startup_MIMXRT1052.o [1]
  .text              ro code       0x2c38   0x4a8  board.o [1]
  .text              ro code       0x30e0   0x1c0  pin_mux.o [1]
  .text              ro code       0x32a0   0x424  clock_config.o [1]
  .text              ro code       0x36c4   0x1ee  fsl_gpio.o [1]
  .text              ro code       0x38b2     0x2  startup_MIMXRT1052.o [1]
  .text              ro code       0x38b4   0x284  fsl_fxos.o [1]
  .text              ro code       0x3b38    0x68  floor.o [3]
  .text              ro code       0x3ba0   0x14e  system_MIMXRT1052.o [1]
  .text              ro code       0x3cee     0x2  startup_MIMXRT1052.o [1]
  .rodata            const         0x3cf0    0x58  fsl_debug_console.o [1]
  .rodata            const         0x3d48    0x58  fsl_fxos.o [1]
  .rodata            const         0x3da0    0x54  fsl_log.o [1]
  .rodata            const         0x3df4    0x50  bubble.o [1]
  .rodata            const         0x3e44    0x50  bubble.o [1]
  .rodata            const         0x3e94    0x50  clock_config.o [1]
  .rodata            const         0x3ee4    0x50  fsl_gpio.o [1]
  .rodata            const         0x3f34    0x50  fsl_gpio.o [1]
  .rodata            const         0x3f84    0x50  fsl_io.o [1]
  .rodata            const         0x3fd4    0x50  fsl_lpi2c.o [1]
  .rodata            const         0x4024    0x50  fsl_lpi2c.o [1]
  .rodata            const         0x4074    0x50  fsl_lpuart.o [1]
  .rodata            const         0x40c4    0x50  fsl_lpuart.o [1]
  .rodata            const         0x4114    0x50  fsl_qtmr.o [1]
  .rodata            const         0x4164    0x50  fsl_qtmr.o [1]
  .rodata            const         0x41b4    0x50  pin_mux.o [1]
  .rodata            const         0x4204    0x40  fsl_lpuart.o [1]
  .rodata            const         0x4244    0x3c  fsl_gpio.o [1]
  .rodata            const         0x4280    0x3c  fsl_qtmr.o [1]
  .rodata            const         0x42bc    0x2c  fsl_assert.o [1]
  .text              ro code       0x42e8    0x2c  copy_init3.o [4]
  .rodata            const         0x4314    0x28  bubble.o [1]
  .text              ro code       0x433c    0x28  startup_MIMXRT1052.o [1]
  .text              ro code       0x4364    0x28  data_init.o [4]
  .rodata            const         0x438c    0x24  bubble.o [1]
  .rodata            const         0x43b0    0x24  fsl_lpuart.o [1]
  .text              ro code       0x43d4    0x22  fpinit_M.o [3]
  .iar.init_table    const         0x43f8    0x24  - Linker created -
  .text              ro code       0x441c     0x2  startup_MIMXRT1052.o [1]
  .rodata            const         0x4420    0x20  fsl_lpuart.o [1]
  .rodata            const         0x4440    0x20  fsl_lpuart.o [1]
  .text              ro code       0x4460    0x1e  cmain.o [4]
  .text              ro code       0x447e     0x4  low_level_init.o [2]
  .text              ro code       0x4482     0x4  exit.o [2]
  .text              ro code       0x4486     0x2  startup_MIMXRT1052.o [1]
  .text              ro code       0x4488     0xa  cexit.o [4]
  .text              ro code       0x4494    0x14  exit.o [5]
  .rodata            const         0x44a8    0x18  bubble.o [1]
  .rodata            const         0x44c0    0x18  clock_config.o [1]
  .rodata            const         0x44d8    0x18  fsl_fxos.o [1]
  .rodata            const         0x44f0    0x18  fsl_fxos.o [1]
  .rodata            const         0x4508    0x18  fsl_gpio.o [1]
  .rodata            const         0x4520    0x18  fsl_lpuart.o [1]
  .rodata            const         0x4538    0x14  bubble.o [1]
  .rodata            const         0x454c    0x14  fsl_lpi2c.o [1]
  .rodata            const         0x4560    0x14  fsl_lpi2c.o [1]
  .rodata            const         0x4574    0x14  fsl_lpuart.o [1]
  .rodata            const         0x4588    0x14  fsl_qtmr.o [1]
  .rodata            const         0x459c    0x10  clock_config.o [1]
  .rodata            const         0x45ac    0x10  fsl_clock.o [1]
  .rodata            const         0x45bc    0x10  fsl_debug_console.o [1]
  .rodata            const         0x45cc    0x10  fsl_lpi2c.o [1]
  .rodata            const         0x45dc     0xc  fsl_fxos.o [1]
  .rodata            const         0x45e8     0xc  fsl_gpio.o [1]
  .rodata            const         0x45f4     0xc  fsl_gpio.o [1]
  .rodata            const         0x4600     0xc  fsl_gpio.o [1]
  .rodata            const         0x460c     0xc  fsl_log.o [1]
  .rodata            const         0x4618     0xc  fsl_lpi2c.o [1]
  .rodata            const         0x4624     0xc  fsl_lpi2c.o [1]
  .rodata            const         0x4630     0xc  fsl_lpuart.o [1]
  .rodata            const         0x463c     0xc  fsl_qtmr.o [1]
  .rodata            const         0x4648     0xc  fsl_qtmr.o [1]
  .rodata            const         0x4654     0xc  pin_mux.o [1]
  .text              ro code       0x4660     0xc  cstartup_M.o [4]
  .rodata            const         0x466c     0x8  clock_config.o [1]
  .rodata            const         0x4674     0x8  fsl_fxos.o [1]
  .rodata            const         0x467c     0x8  fsl_fxos.o [1]
  .rodata            const         0x4684     0x8  fsl_io.o [1]
  .rodata            const         0x468c     0x8  fsl_lpi2c.o [1]
  .rodata            const         0x4694     0x8  fsl_lpi2c.o [1]
  .rodata            const         0x469c     0x8  fsl_lpuart.o [1]
  .rodata            const         0x46a4     0x8  fsl_lpuart.o [1]
  .rodata            const         0x46ac     0x8  fsl_qtmr.o [1]
  .text              ro code       0x46b4     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x46bc     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x46c4     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x46cc     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x46d4     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x46dc     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x46e4     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x46ec     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x46f4     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x46fc     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x4704     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x470c     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x4714     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x471c     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x4724     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x472c     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x4734     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x473c     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x4744     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x474c     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x4754     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x475c     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x4764     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x476c     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x4774     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x477c     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x4784     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x478c     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x4794     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x479c     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x47a4     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x47ac     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x47b4     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x47bc     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x47c4     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x47cc     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x47d4     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x47dc     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x47e4     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x47ec     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x47f4     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x47fc     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x4804     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x480c     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x4814     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x481c     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x4824     0x8  startup_MIMXRT1052.o [1]
  .rodata            const         0x482c     0x4  bubble.o [1]
  .rodata            const         0x4830     0x4  bubble.o [1]
  .text              ro code       0x4834     0x4  startup_MIMXRT1052.o [1]
  Initializer bytes  const         0x4838     0x4  <for RW-1>
  .rodata            const         0x483c     0x0  zero_init3.o [4]
  .rodata            const         0x483c     0x0  copy_init3.o [4]
                                 - 0x483c  0x443c

"P2-P3|P5", part 1 of 2:                      0x4
  RW                          0x2000'0000     0x4  <Block>
    RW-1                      0x2000'0000     0x4  <Init block>
      .data          inited   0x2000'0000     0x4  system_MIMXRT1052.o [1]
                            - 0x2000'0004     0x4

"P2-P3|P5", part 2 of 2:                     0x70
  ZI                          0x2000'0004    0x70  <Block>
    .bss             zero     0x2000'0004     0x4  fsl_clock.o [1]
    .bss             zero     0x2000'0008     0x4  fsl_clock.o [1]
    .bss             zero     0x2000'000c     0x8  fsl_io.o [1]
    .bss             zero     0x2000'0014     0x4  fsl_lpi2c.o [1]
    .bss             zero     0x2000'0018    0x14  fsl_lpi2c.o [1]
    .bss             zero     0x2000'002c     0x4  fsl_lpi2c.o [1]
    .bss             zero     0x2000'0030    0x14  fsl_lpi2c.o [1]
    .bss             zero     0x2000'0044    0x24  fsl_lpuart.o [1]
    .bss             zero     0x2000'0068     0x4  fsl_lpuart.o [1]
    .bss             zero     0x2000'006c     0x2  bubble.o [1]
    .bss             zero     0x2000'006e     0x2  bubble.o [1]
    .bss             zero     0x2000'0070     0x2  bubble.o [1]
    .bss             zero     0x2000'0072     0x2  bubble.o [1]
                            - 0x2000'0074    0x70

"P6":                                       0x400
  CSTACK                      0x2001'fc00   0x400  <Block>
    CSTACK           uninit   0x2001'fc00   0x400  <Block tail>
                            - 0x2002'0000   0x400

Unused ranges:

         From           To      Size
         ----           --      ----
       0x483c     0x1'ffff  0x1'b7c4
  0x2000'0074  0x2001'fbff  0x1'fb8c


*******************************************************************************
*** INIT TABLE
***

          Address      Size
          -------      ----
Zero (__iar_zero_init3)
    1 destination range, total size 0x70:
          0x2000'0004  0x70

Copy (__iar_copy_init3)
    1 source range, total size 0x4:
               0x4838   0x4
    1 destination range, total size 0x4:
          0x2000'0000   0x4



*******************************************************************************
*** MODULE SUMMARY
***

    Module                ro code  ro data  rw data
    ------                -------  -------  -------
command line/config:
    -----------------------------------------------
    Total:

C:\RT1050\SDK\SDK_2.4.0_EVKB-IMXRT1050\boards\evkbimxrt1050\demo_apps\bubble\iar\debug\obj: [1]
    board.o                 1 192
    bubble.o                1 360      288        8
    clock_config.o          1 060      130
    fsl_assert.o               28       44
    fsl_clock.o             1 612       16        8
    fsl_debug_console.o       178      104
    fsl_fxos.o                644      164
    fsl_gpio.o                494      280
    fsl_io.o                  236       88        8
    fsl_log.o                 128       96
    fsl_lpi2c.o             1 740      256       48
    fsl_lpuart.o            1 420      396       40
    fsl_qtmr.o                906      272
    fsl_str.o               1 744
    pin_mux.o                 448       92
    startup_MIMXRT1052.o    1 462
    system_MIMXRT1052.o       334        4        4
    -----------------------------------------------
    Total:                 14 986    2 230      116

dl7M_tln.a: [2]
    exit.o                      4
    low_level_init.o            4
    -----------------------------------------------
    Total:                      8

m7M_tlv.a: [3]
    floor.o                   104
    fpinit_M.o                 34
    -----------------------------------------------
    Total:                    138

rt7M_tl.a: [4]
    ABImemclr4.o                6
    ABImemcpy.o               134
    ABImemset48.o              50
    I64DivMod.o               628
    I64DivZer.o                 2
    cexit.o                    10
    cmain.o                    30
    copy_init3.o               44
    cstartup_M.o               12
    data_init.o                40
    strlen.o                   54
    zero_init3.o               58
    -----------------------------------------------
    Total:                  1 068

shb_l.a: [5]
    exit.o                     20
    -----------------------------------------------
    Total:                     20

    Gaps                        2        4
    Linker created                      36    1 024
---------------------------------------------------
    Grand Total:           16 222    2 270    1 140


*******************************************************************************
*** ENTRY LIST
***

Entry                       Address   Size  Type      Object
-----                       -------   ----  ----      ------
.iar.init_table$$Base        0x43f8          --   Gb  - Linker created -
.iar.init_table$$Limit       0x441c          --   Gb  - Linker created -
?main                        0x4461         Code  Gb  cmain.o [4]
ARM_MPU_Disable              0x2c59   0x22  Code  Lc  board.o [1]
ARM_MPU_Enable               0x2c39   0x20  Code  Lc  board.o [1]
BOARD_Accel_I2C_Init         0x2f81   0x18  Code  Gb  board.o [1]
BOARD_Accel_I2C_Receive
                             0x2fc3   0x2c  Code  Gb  board.o [1]
BOARD_Accel_I2C_Send         0x2f99   0x2a  Code  Gb  board.o [1]
BOARD_BootClockRUN           0x3389  0x226  Code  Gb  clock_config.o [1]
BOARD_ConfigMPU              0x2fef   0x72  Code  Gb  board.o [1]
BOARD_DebugConsoleSrcFreq
                             0x2e0f   0x42  Code  Gb  board.o [1]
BOARD_I2C_ConfigurePins
                             0x31f3   0x70  Code  Gb  pin_mux.o [1]
BOARD_InitDebugConsole       0x2e51   0x1a  Code  Gb  board.o [1]
BOARD_InitPins               0x315f   0x94  Code  Gb  pin_mux.o [1]
BOARD_LPI2C_Init             0x2e6b   0x24  Code  Gb  board.o [1]
BOARD_LPI2C_Receive          0x2efd   0x84  Code  Gb  board.o [1]
BOARD_LPI2C_Send             0x2e8f   0x6e  Code  Gb  board.o [1]
Board_UpdatePwm              0x2595   0x16  Code  Lc  bubble.o [1]
CLOCK_ControlGate            0x36c5   0x42  Code  Lc  fsl_gpio.o [1]
CLOCK_ControlGate             0xdb9   0x48  Code  Lc  fsl_lpi2c.o [1]
CLOCK_ControlGate            0x16fd   0x48  Code  Lc  fsl_lpuart.o [1]
CLOCK_ControlGate            0x28ad   0x42  Code  Lc  fsl_qtmr.o [1]
CLOCK_ControlGate            0x30e1   0x42  Code  Lc  pin_mux.o [1]
CLOCK_EnableClock            0x3707   0x10  Code  Lc  fsl_gpio.o [1]
CLOCK_EnableClock             0xe01   0x10  Code  Lc  fsl_lpi2c.o [1]
CLOCK_EnableClock            0x1745   0x10  Code  Lc  fsl_lpuart.o [1]
CLOCK_EnableClock            0x28ef   0x10  Code  Lc  fsl_qtmr.o [1]
CLOCK_EnableClock            0x3123   0x10  Code  Lc  pin_mux.o [1]
CLOCK_GetDiv                 0x2db1   0x2a  Code  Lc  board.o [1]
CLOCK_GetFreq                0x1d99  0x156  Code  Gb  fsl_clock.o [1]
CLOCK_GetMux                 0x2d87   0x2a  Code  Lc  board.o [1]
CLOCK_GetOscFreq             0x2ddb   0x18  Code  Lc  board.o [1]
CLOCK_GetOscFreq             0x1c89   0x18  Code  Lc  fsl_clock.o [1]
CLOCK_GetPeriphClkFreq       0x1cef   0xaa  Code  Lc  fsl_clock.o [1]
CLOCK_GetPllBypassRefClk
                             0x1ccd   0x22  Code  Lc  fsl_clock.o [1]
CLOCK_GetPllFreq             0x1faf  0x1dc  Code  Gb  fsl_clock.o [1]
CLOCK_GetRtcFreq             0x1ca1    0x6  Code  Lc  fsl_clock.o [1]
CLOCK_GetSysPfdFreq          0x218b   0x60  Code  Gb  fsl_clock.o [1]
CLOCK_GetUsb1PfdFreq         0x21eb   0x60  Code  Gb  fsl_clock.o [1]
CLOCK_InitArmPll             0x1eef   0x40  Code  Gb  fsl_clock.o [1]
CLOCK_InitSysPll             0x1f2f   0x40  Code  Gb  fsl_clock.o [1]
CLOCK_InitUsb1Pll            0x1f6f   0x40  Code  Gb  fsl_clock.o [1]
CLOCK_IsPllBypassed          0x1ca7   0x10  Code  Lc  fsl_clock.o [1]
CLOCK_IsPllEnabled           0x1cb7   0x16  Code  Lc  fsl_clock.o [1]
CLOCK_SetDiv                 0x23f3   0x76  Code  Lc  bubble.o [1]
CLOCK_SetDiv                 0x330f   0x6e  Code  Lc  clock_config.o [1]
CLOCK_SetMux                 0x237d   0x76  Code  Lc  bubble.o [1]
CLOCK_SetMux                 0x32a1   0x6e  Code  Lc  clock_config.o [1]
CLOCK_SetRtcXtalFreq         0x3383    0x6  Code  Lc  clock_config.o [1]
CLOCK_SetXtalFreq            0x337d    0x6  Code  Lc  clock_config.o [1]
CSTACK$$Base            0x2001'fc00          --   Gb  - Linker created -
CSTACK$$Limit           0x2002'0000          --   Gb  - Linker created -
ConvertRadixNumToString
                              0x401  0x150  Code  Lc  fsl_str.o [1]
DbgConsole_Init              0x14a1   0x30  Code  Gb  fsl_debug_console.o [1]
DbgConsole_Printf            0x14d9   0x3c  Code  Gb  fsl_debug_console.o [1]
DbgConsole_RelocateLog       0x1515   0x3e  Code  Lc  fsl_debug_console.o [1]
FXOS_Init                    0x38b5  0x160  Code  Gb  fsl_fxos.o [1]
FXOS_ReadReg                 0x3a95   0x50  Code  Gb  fsl_fxos.o [1]
FXOS_ReadSensorData          0x3a15   0x80  Code  Gb  fsl_fxos.o [1]
FXOS_WriteReg                0x3ae5   0x36  Code  Gb  fsl_fxos.o [1]
GPIO_GetInstance             0x372d   0x2e  Code  Lc  fsl_gpio.o [1]
GPIO_PinInit                 0x375b   0x54  Code  Gb  fsl_gpio.o [1]
GPIO_PinSetInterruptConfig
                             0x3809   0xaa  Code  Gb  fsl_gpio.o [1]
GPIO_PinWrite                0x37af   0x3a  Code  Gb  fsl_gpio.o [1]
GPIO_PortClear               0x246f    0x6  Code  Lc  bubble.o [1]
GPIO_PortSet                 0x2469    0x6  Code  Lc  bubble.o [1]
GPIO_SetPinInterruptConfig
                             0x3717   0x16  Code  Lc  fsl_gpio.o [1]
IOMUXC_SetPinConfig          0x314f   0x10  Code  Lc  pin_mux.o [1]
IOMUXC_SetPinMux             0x3133   0x1c  Code  Lc  pin_mux.o [1]
IO_Init                      0x1615   0x68  Code  Gb  fsl_io.o [1]
IO_Transfer                  0x167d   0x3c  Code  Gb  fsl_io.o [1]
LOG_Init                     0x1555   0x20  Code  Gb  fsl_log.o [1]
LOG_Pop                      0x1599   0x32  Code  Gb  fsl_log.o [1]
LOG_Push                     0x1575   0x24  Code  Gb  fsl_log.o [1]
LPI2C1_DriverIRQHandler
                             0x142f    0xc  Code  Gb  fsl_lpi2c.o [1]
LPI2C2_DriverIRQHandler
                             0x143b    0xc  Code  Gb  fsl_lpi2c.o [1]
LPI2C3_DriverIRQHandler
                             0x1447    0xc  Code  Gb  fsl_lpi2c.o [1]
LPI2C4_DriverIRQHandler
                             0x1453    0xc  Code  Gb  fsl_lpi2c.o [1]
LPI2C_CheckForBusyBus         0xf9f   0x20  Code  Gb  fsl_lpi2c.o [1]
LPI2C_CommonIRQHandler       0x13f1   0x3e  Code  Lc  fsl_lpi2c.o [1]
LPI2C_GetCyclesForWidth
                              0xe93   0x72  Code  Lc  fsl_lpi2c.o [1]
LPI2C_GetInstance             0xe61   0x32  Code  Gb  fsl_lpi2c.o [1]
LPI2C_MasterCheckAndClearError
                              0xf05   0x66  Code  Gb  fsl_lpi2c.o [1]
LPI2C_MasterClearStatusFlags
                              0xe2f    0x4  Code  Lc  fsl_lpi2c.o [1]
LPI2C_MasterEnable            0xe1b   0x10  Code  Lc  fsl_lpi2c.o [1]
LPI2C_MasterGetDefaultConfig
                              0xfbf   0x38  Code  Gb  fsl_lpi2c.o [1]
LPI2C_MasterGetFifoCounts
                              0xe47   0x1a  Code  Lc  fsl_lpi2c.o [1]
LPI2C_MasterGetStatusFlags
                             0x2df3    0x4  Code  Lc  board.o [1]
LPI2C_MasterGetStatusFlags
                              0xe2b    0x4  Code  Lc  fsl_lpi2c.o [1]
LPI2C_MasterInit              0xff7  0x140  Code  Gb  fsl_lpi2c.o [1]
LPI2C_MasterReceive          0x12fd   0x82  Code  Gb  fsl_lpi2c.o [1]
LPI2C_MasterRepeatedStart
                             0x2df7   0x18  Code  Lc  board.o [1]
LPI2C_MasterReset             0xe11    0xa  Code  Lc  fsl_lpi2c.o [1]
LPI2C_MasterSend             0x137f   0x40  Code  Gb  fsl_lpi2c.o [1]
LPI2C_MasterSetBaudRate
                             0x113d  0x12e  Code  Gb  fsl_lpi2c.o [1]
LPI2C_MasterSetWatermarks
                              0xe33   0x14  Code  Lc  fsl_lpi2c.o [1]
LPI2C_MasterStart            0x126b   0x50  Code  Gb  fsl_lpi2c.o [1]
LPI2C_MasterStop             0x12bb   0x42  Code  Gb  fsl_lpi2c.o [1]
LPI2C_MasterWaitForTxReady
                              0xf6b   0x34  Code  Lc  fsl_lpi2c.o [1]
LPUART1_DriverIRQHandler
                             0x1bcd   0x10  Code  Gb  fsl_lpuart.o [1]
LPUART2_DriverIRQHandler
                             0x1bdd   0x10  Code  Gb  fsl_lpuart.o [1]
LPUART3_DriverIRQHandler
                             0x1bf5   0x10  Code  Gb  fsl_lpuart.o [1]
LPUART4_DriverIRQHandler
                             0x1c05   0x10  Code  Gb  fsl_lpuart.o [1]
LPUART5_DriverIRQHandler
                             0x1c19   0x10  Code  Gb  fsl_lpuart.o [1]
LPUART6_DriverIRQHandler
                             0x1c29   0x10  Code  Gb  fsl_lpuart.o [1]
LPUART7_DriverIRQHandler
                             0x1c39   0x10  Code  Gb  fsl_lpuart.o [1]
LPUART8_DriverIRQHandler
                             0x1c49   0x10  Code  Gb  fsl_lpuart.o [1]
LPUART_ClearStatusFlags
                             0x1a51   0x50  Code  Gb  fsl_lpuart.o [1]
LPUART_EnableRx              0x15f9   0x1c  Code  Lc  fsl_io.o [1]
LPUART_EnableTx              0x15dd   0x1c  Code  Lc  fsl_io.o [1]
LPUART_GetDefaultConfig
                             0x19e5   0x5c  Code  Gb  fsl_lpuart.o [1]
LPUART_GetInstance           0x1767   0x34  Code  Gb  fsl_lpuart.o [1]
LPUART_GetStatusFlags        0x1a41   0x10  Code  Gb  fsl_lpuart.o [1]
LPUART_Init                  0x179b  0x24a  Code  Gb  fsl_lpuart.o [1]
LPUART_ReadBlocking          0x1ad9   0xc8  Code  Gb  fsl_lpuart.o [1]
LPUART_SoftwareReset         0x1755   0x12  Code  Lc  fsl_lpuart.o [1]
LPUART_WriteBlocking         0x1aa1   0x38  Code  Gb  fsl_lpuart.o [1]
QTMR_ClearStatusFlags        0x2bd9   0x5e  Code  Gb  fsl_qtmr.o [1]
QTMR_EnableInterrupts        0x2b23   0x70  Code  Gb  fsl_qtmr.o [1]
QTMR_GetDefaultConfig        0x29c5   0x34  Code  Gb  fsl_qtmr.o [1]
QTMR_GetInstance             0x28ff   0x2e  Code  Lc  fsl_qtmr.o [1]
QTMR_GetStatus               0x2b93   0x46  Code  Gb  fsl_qtmr.o [1]
QTMR_Init                    0x292d   0x98  Code  Gb  fsl_qtmr.o [1]
QTMR_SetupPwm                0x2a19  0x10a  Code  Gb  fsl_qtmr.o [1]
QTMR_StartTimer              0x2475   0x26  Code  Lc  bubble.o [1]
QTMR_StopTimer               0x249b   0x1a  Code  Lc  bubble.o [1]
RW$$Base                0x2000'0000          --   Gb  - Linker created -
RW$$Limit               0x2000'0004          --   Gb  - Linker created -
Region$$Table$$Base          0x43f8          --   Gb  - Linker created -
Region$$Table$$Limit         0x441c          --   Gb  - Linker created -
SCB_DisableDCache            0x2d2b   0x5c  Code  Lc  board.o [1]
SCB_DisableICache            0x2ca9   0x26  Code  Lc  board.o [1]
SCB_EnableDCache             0x2ccf   0x5c  Code  Lc  board.o [1]
SCB_EnableDCache             0x3bcb   0x54  Code  Lc  system_MIMXRT1052.o [1]
SCB_EnableICache             0x2c7b   0x2e  Code  Lc  board.o [1]
SCB_EnableICache             0x3ba1   0x2a  Code  Lc  system_MIMXRT1052.o [1]
StrFormatPrintf               0x551  0x580  Code  Gb  fsl_str.o [1]
SystemCoreClock         0x2000'0000    0x4  Data  Gb  system_MIMXRT1052.o [1]
SystemInit                   0x3c1f   0x90  Code  Gb  system_MIMXRT1052.o [1]
TMR3_IRQHandler              0x2509   0x4c  Code  Gb  bubble.o [1]
Timer_Init                   0x24b5   0x54  Code  Lc  bubble.o [1]
UpdatePwmDutycycle           0x2555   0x40  Code  Gb  bubble.o [1]
ZI$$Base                0x2000'0004          --   Gb  - Linker created -
ZI$$Limit               0x2000'0074          --   Gb  - Linker created -
__NVIC_EnableIRQ             0x235d   0x20  Code  Lc  bubble.o [1]
__RAM_VECTOR_TABLE_SIZE {Abs}
                                0x0         Data  Gb  <internal module>
__VECTOR_RAM {Abs}              0x0         Data  Gb  <internal module>
__VECTOR_TABLE {Abs}            0x0         Data  Gb  <internal module>
__Vectors                       0x0          --   Gb  startup_MIMXRT1052.o [1]
__Vectors_End                 0x400         Data  Gb  startup_MIMXRT1052.o [1]
__Vectors_Size {Abs}          0x400          --   Gb  startup_MIMXRT1052.o [1]
__aeabi_assert               0x1485   0x1c  Code  Gb  fsl_assert.o [1]
__aeabi_ldiv0                 0xdb5         Code  Gb  I64DivZer.o [4]
__aeabi_ldivmod               0xad1         Code  Gb  I64DivMod.o [4]
__aeabi_memclr4              0x15d5         Code  Gb  ABImemclr4.o [4]
__aeabi_memcpy4              0x22d5         Code  Gb  ABImemcpy.o [4]
__aeabi_memcpy8              0x22d5         Code  Gb  ABImemcpy.o [4]
__aeabi_uldivmod              0xb15         Code  Gb  I64DivMod.o [4]
__cmain                      0x4461         Code  Gb  cmain.o [4]
__exit                       0x4495   0x14  Code  Gb  exit.o [5]
__iar_Memset4_word           0x16c9         Code  Gb  ABImemset48.o [4]
__iar_Memset8_word           0x16c9         Code  Gb  ABImemset48.o [4]
__iar_copy_init3             0x42e9   0x2c  Code  Gb  copy_init3.o [4]
__iar_data_init3             0x4365   0x28  Code  Gb  data_init.o [4]
__iar_floor64                0x3b49         Code  Gb  floor.o [3]
__iar_init_vfp               0x43d5         Code  Gb  fpinit_M.o [3]
__iar_program_start          0x4661         Code  Gb  cstartup_M.o [4]
__iar_vfp___iar_floor64
                             0x3b39         Code  Gb  floor.o [3]
__iar_vfp_floor              0x3b39         Code  Gb  floor.o [3]
__iar_vfp_floorl             0x3b39         Code  Gb  floor.o [3]
__iar_zero_init3              0xd7b   0x3a  Code  Gb  zero_init3.o [4]
__low_level_init             0x447f    0x4  Code  Gb  low_level_init.o [2]
__vector_table                  0x0         Data  Gb  startup_MIMXRT1052.o [1]
__vector_table_0x1c            0x1c         Data  Gb  startup_MIMXRT1052.o [1]
_call_main                   0x446d         Code  Gb  cmain.o [4]
_exit                        0x4489         Code  Gb  cexit.o [4]
_main                        0x447b         Code  Gb  cmain.o [4]
armPllConfig_BOARD_BootClockRUN
                             0x466c    0x8  Data  Gb  clock_config.o [1]
exit                         0x4483    0x4  Code  Gb  exit.o [2]
floor                        0x3b49         Code  Gb  floor.o [3]
floorl                       0x3b49         Code  Gb  floor.o [3]
g_accel_address              0x4830    0x4  Data  Gb  bubble.o [1]
g_rtcXtalFreq           0x2000'0008    0x4  Data  Gb  fsl_clock.o [1]
g_xAngle                0x2000'006c    0x2  Data  Gb  bubble.o [1]
g_xDuty                 0x2000'0070    0x2  Data  Gb  bubble.o [1]
g_xtalFreq              0x2000'0004    0x4  Data  Gb  fsl_clock.o [1]
g_yAngle                0x2000'006e    0x2  Data  Gb  bubble.o [1]
g_yDuty                 0x2000'0072    0x2  Data  Gb  bubble.o [1]
kLpi2cBases                  0x4560   0x14  Data  Lc  fsl_lpi2c.o [1]
kLpi2cClocks                 0x4624    0xc  Data  Lc  fsl_lpi2c.o [1]
main                         0x25ad  0x298  Code  Gb  bubble.o [1]
s_debugConsoleIO        0x2000'000c    0x8  Data  Lc  fsl_io.o [1]
s_gpioBases                  0x4508   0x18  Data  Lc  fsl_gpio.o [1]
s_gpioClock                  0x4600    0xc  Data  Lc  fsl_gpio.o [1]
s_lpi2cMasterHandle     0x2000'0018   0x14  Data  Lc  fsl_lpi2c.o [1]
s_lpi2cMasterIsr        0x2000'0014    0x4  Data  Lc  fsl_lpi2c.o [1]
s_lpi2cSlaveHandle      0x2000'0030   0x14  Data  Lc  fsl_lpi2c.o [1]
s_lpi2cSlaveIsr         0x2000'002c    0x4  Data  Lc  fsl_lpi2c.o [1]
s_lpuartBases                0x43b0   0x24  Data  Lc  fsl_lpuart.o [1]
s_lpuartClock                0x4574   0x14  Data  Lc  fsl_lpuart.o [1]
s_lpuartHandle          0x2000'0044   0x24  Data  Lc  fsl_lpuart.o [1]
s_lpuartIsr             0x2000'0068    0x4  Data  Lc  fsl_lpuart.o [1]
s_qtmrBases                  0x4588   0x14  Data  Lc  fsl_qtmr.o [1]
s_qtmrClocks                 0x4648    0xc  Data  Lc  fsl_qtmr.o [1]
strlen                        0xd45         Code  Gb  strlen.o [4]
sysPllConfig_BOARD_BootClockRUN
                             0x459c   0x10  Data  Gb  clock_config.o [1]
usb1PllConfig_BOARD_BootClockRUN
                              0xdb6    0x2  Data  Gb  clock_config.o [1]


[1] = C:\RT1050\SDK\SDK_2.4.0_EVKB-IMXRT1050\boards\evkbimxrt1050\demo_apps\bubble\iar\debug\obj
[2] = dl7M_tln.a
[3] = m7M_tlv.a
[4] = rt7M_tl.a
[5] = shb_l.a

  16 222 bytes of readonly  code memory
   2 270 bytes of readonly  data memory
   1 140 bytes of readwrite data memory

Errors: none
Warnings: none
