
*** Running vivado
    with args -log midpoint.vds -m64 -mode batch -messageDb vivado.pb -notrace -source midpoint.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source midpoint.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/Xilinx/Vivado/2016.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
Command: synth_design -top midpoint -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4684 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1019.824 ; gain = 136.137 ; free physical = 1758 ; free virtual = 2828
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'midpoint' [/vagrant/Lab2/lab2_fpga/lab2_fpga.srcs/sources_1/imports/Lab2/midpoint.v:66]
INFO: [Synth 8-638] synthesizing module 'half_SPI' [/vagrant/Lab2/lab2_fpga/lab2_fpga.srcs/sources_1/imports/Lab2/midpoint.v:18]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'inputconditioner' [/vagrant/Lab2/lab2_fpga/lab2_fpga.srcs/sources_1/imports/Lab2/inputconditioner.v:8]
	Parameter counterwidth bound to: 3 - type: integer 
	Parameter waittime bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'inputconditioner' (1#1) [/vagrant/Lab2/lab2_fpga/lab2_fpga.srcs/sources_1/imports/Lab2/inputconditioner.v:8]
INFO: [Synth 8-638] synthesizing module 'shiftregister' [/vagrant/Lab2/lab2_fpga/lab2_fpga.srcs/sources_1/imports/Lab2/shiftregister.v:9]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftregister' (2#1) [/vagrant/Lab2/lab2_fpga/lab2_fpga.srcs/sources_1/imports/Lab2/shiftregister.v:9]
INFO: [Synth 8-256] done synthesizing module 'half_SPI' (3#1) [/vagrant/Lab2/lab2_fpga/lab2_fpga.srcs/sources_1/imports/Lab2/midpoint.v:18]
INFO: [Synth 8-638] synthesizing module 'mux2' [/vagrant/Lab2/lab2_fpga/lab2_fpga.srcs/sources_1/imports/Lab2/midpoint.v:47]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (4#1) [/vagrant/Lab2/lab2_fpga/lab2_fpga.srcs/sources_1/imports/Lab2/midpoint.v:47]
INFO: [Synth 8-256] done synthesizing module 'midpoint' (5#1) [/vagrant/Lab2/lab2_fpga/lab2_fpga.srcs/sources_1/imports/Lab2/midpoint.v:66]
WARNING: [Synth 8-3331] design midpoint has unconnected port sw[3]
WARNING: [Synth 8-3331] design midpoint has unconnected port btn[3]
WARNING: [Synth 8-3331] design midpoint has unconnected port btn[2]
WARNING: [Synth 8-3331] design midpoint has unconnected port btn[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1060.270 ; gain = 176.582 ; free physical = 1715 ; free virtual = 2787
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1060.270 ; gain = 176.582 ; free physical = 1714 ; free virtual = 2787
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/vagrant/Lab2/lab2_fpga/lab2_fpga.srcs/constrs_1/imports/vagrant/ZYBO_Master.xdc]
Finished Parsing XDC File [/vagrant/Lab2/lab2_fpga/lab2_fpga.srcs/constrs_1/imports/vagrant/ZYBO_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/vagrant/Lab2/lab2_fpga/lab2_fpga.srcs/constrs_1/imports/vagrant/ZYBO_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/midpoint_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/midpoint_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1321.039 ; gain = 0.000 ; free physical = 1409 ; free virtual = 2537
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1321.043 ; gain = 437.355 ; free physical = 1408 ; free virtual = 2536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1321.043 ; gain = 437.355 ; free physical = 1408 ; free virtual = 2536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1321.043 ; gain = 437.355 ; free physical = 1408 ; free virtual = 2536
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "positiveedge" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "negativeedge" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1321.043 ; gain = 437.355 ; free physical = 1405 ; free virtual = 2534
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module inputconditioner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module shiftregister 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1321.043 ; gain = 437.355 ; free physical = 1405 ; free virtual = 2534
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design midpoint has unconnected port sw[3]
WARNING: [Synth 8-3331] design midpoint has unconnected port btn[3]
WARNING: [Synth 8-3331] design midpoint has unconnected port btn[2]
WARNING: [Synth 8-3331] design midpoint has unconnected port btn[1]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1321.043 ; gain = 437.355 ; free physical = 1405 ; free virtual = 2534
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1321.043 ; gain = 437.355 ; free physical = 1405 ; free virtual = 2534

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (midpoint/conditioner0/counter_reg[2]) is unused and will be removed from module midpoint.
WARNING: [Synth 8-3332] Sequential element (midpoint/conditioner1/counter_reg[2]) is unused and will be removed from module midpoint.
WARNING: [Synth 8-3332] Sequential element (midpoint/conditioner2/counter_reg[2]) is unused and will be removed from module midpoint.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1321.043 ; gain = 437.355 ; free physical = 1404 ; free virtual = 2534
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1321.043 ; gain = 437.355 ; free physical = 1404 ; free virtual = 2534

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1321.043 ; gain = 437.355 ; free physical = 1394 ; free virtual = 2531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1321.043 ; gain = 437.355 ; free physical = 1394 ; free virtual = 2531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1321.043 ; gain = 437.355 ; free physical = 1394 ; free virtual = 2531
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1321.043 ; gain = 437.355 ; free physical = 1394 ; free virtual = 2531

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1321.043 ; gain = 437.355 ; free physical = 1394 ; free virtual = 2531
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1321.043 ; gain = 437.355 ; free physical = 1394 ; free virtual = 2531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1321.043 ; gain = 437.355 ; free physical = 1394 ; free virtual = 2531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1321.043 ; gain = 437.355 ; free physical = 1394 ; free virtual = 2531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1321.043 ; gain = 437.355 ; free physical = 1394 ; free virtual = 2531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1321.043 ; gain = 437.355 ; free physical = 1394 ; free virtual = 2531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1321.043 ; gain = 437.355 ; free physical = 1394 ; free virtual = 2531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     7|
|4     |LUT4 |     8|
|5     |FDRE |    21|
|6     |FDSE |     4|
|7     |IBUF |     5|
|8     |OBUF |     4|
+------+-----+------+

Report Instance Areas: 
+------+-----------------+-------------------+------+
|      |Instance         |Module             |Cells |
+------+-----------------+-------------------+------+
|1     |top              |                   |    51|
|2     |  midpoint       |half_SPI           |    37|
|3     |    conditioner0 |inputconditioner   |    11|
|4     |    conditioner1 |inputconditioner_0 |     8|
|5     |    conditioner2 |inputconditioner_1 |    10|
|6     |    register     |shiftregister      |     8|
|7     |  output_select  |mux2               |     4|
+------+-----------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1321.043 ; gain = 437.355 ; free physical = 1394 ; free virtual = 2531
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1321.043 ; gain = 89.445 ; free physical = 1394 ; free virtual = 2531
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1321.047 ; gain = 437.359 ; free physical = 1396 ; free virtual = 2533
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 1321.047 ; gain = 362.801 ; free physical = 1394 ; free virtual = 2534
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1321.047 ; gain = 0.000 ; free physical = 1393 ; free virtual = 2533
INFO: [Common 17-206] Exiting Vivado at Sun Oct 30 03:00:51 2016...
