
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ldattach_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004014a8 <.init>:
  4014a8:	stp	x29, x30, [sp, #-16]!
  4014ac:	mov	x29, sp
  4014b0:	bl	4023ec <ferror@plt+0xb3c>
  4014b4:	ldp	x29, x30, [sp], #16
  4014b8:	ret

Disassembly of section .plt:

00000000004014c0 <memcpy@plt-0x20>:
  4014c0:	stp	x16, x30, [sp, #-16]!
  4014c4:	adrp	x16, 415000 <ferror@plt+0x13750>
  4014c8:	ldr	x17, [x16, #4088]
  4014cc:	add	x16, x16, #0xff8
  4014d0:	br	x17
  4014d4:	nop
  4014d8:	nop
  4014dc:	nop

00000000004014e0 <memcpy@plt>:
  4014e0:	adrp	x16, 416000 <ferror@plt+0x14750>
  4014e4:	ldr	x17, [x16]
  4014e8:	add	x16, x16, #0x0
  4014ec:	br	x17

00000000004014f0 <_exit@plt>:
  4014f0:	adrp	x16, 416000 <ferror@plt+0x14750>
  4014f4:	ldr	x17, [x16, #8]
  4014f8:	add	x16, x16, #0x8
  4014fc:	br	x17

0000000000401500 <strtok@plt>:
  401500:	adrp	x16, 416000 <ferror@plt+0x14750>
  401504:	ldr	x17, [x16, #16]
  401508:	add	x16, x16, #0x10
  40150c:	br	x17

0000000000401510 <strtoul@plt>:
  401510:	adrp	x16, 416000 <ferror@plt+0x14750>
  401514:	ldr	x17, [x16, #24]
  401518:	add	x16, x16, #0x18
  40151c:	br	x17

0000000000401520 <strlen@plt>:
  401520:	adrp	x16, 416000 <ferror@plt+0x14750>
  401524:	ldr	x17, [x16, #32]
  401528:	add	x16, x16, #0x20
  40152c:	br	x17

0000000000401530 <fputs@plt>:
  401530:	adrp	x16, 416000 <ferror@plt+0x14750>
  401534:	ldr	x17, [x16, #40]
  401538:	add	x16, x16, #0x28
  40153c:	br	x17

0000000000401540 <exit@plt>:
  401540:	adrp	x16, 416000 <ferror@plt+0x14750>
  401544:	ldr	x17, [x16, #48]
  401548:	add	x16, x16, #0x30
  40154c:	br	x17

0000000000401550 <dup@plt>:
  401550:	adrp	x16, 416000 <ferror@plt+0x14750>
  401554:	ldr	x17, [x16, #56]
  401558:	add	x16, x16, #0x38
  40155c:	br	x17

0000000000401560 <daemon@plt>:
  401560:	adrp	x16, 416000 <ferror@plt+0x14750>
  401564:	ldr	x17, [x16, #64]
  401568:	add	x16, x16, #0x40
  40156c:	br	x17

0000000000401570 <strtod@plt>:
  401570:	adrp	x16, 416000 <ferror@plt+0x14750>
  401574:	ldr	x17, [x16, #72]
  401578:	add	x16, x16, #0x48
  40157c:	br	x17

0000000000401580 <pause@plt>:
  401580:	adrp	x16, 416000 <ferror@plt+0x14750>
  401584:	ldr	x17, [x16, #80]
  401588:	add	x16, x16, #0x50
  40158c:	br	x17

0000000000401590 <__cxa_atexit@plt>:
  401590:	adrp	x16, 416000 <ferror@plt+0x14750>
  401594:	ldr	x17, [x16, #88]
  401598:	add	x16, x16, #0x58
  40159c:	br	x17

00000000004015a0 <fputc@plt>:
  4015a0:	adrp	x16, 416000 <ferror@plt+0x14750>
  4015a4:	ldr	x17, [x16, #96]
  4015a8:	add	x16, x16, #0x60
  4015ac:	br	x17

00000000004015b0 <snprintf@plt>:
  4015b0:	adrp	x16, 416000 <ferror@plt+0x14750>
  4015b4:	ldr	x17, [x16, #104]
  4015b8:	add	x16, x16, #0x68
  4015bc:	br	x17

00000000004015c0 <localeconv@plt>:
  4015c0:	adrp	x16, 416000 <ferror@plt+0x14750>
  4015c4:	ldr	x17, [x16, #112]
  4015c8:	add	x16, x16, #0x70
  4015cc:	br	x17

00000000004015d0 <tcgetattr@plt>:
  4015d0:	adrp	x16, 416000 <ferror@plt+0x14750>
  4015d4:	ldr	x17, [x16, #120]
  4015d8:	add	x16, x16, #0x78
  4015dc:	br	x17

00000000004015e0 <fileno@plt>:
  4015e0:	adrp	x16, 416000 <ferror@plt+0x14750>
  4015e4:	ldr	x17, [x16, #128]
  4015e8:	add	x16, x16, #0x80
  4015ec:	br	x17

00000000004015f0 <signal@plt>:
  4015f0:	adrp	x16, 416000 <ferror@plt+0x14750>
  4015f4:	ldr	x17, [x16, #136]
  4015f8:	add	x16, x16, #0x88
  4015fc:	br	x17

0000000000401600 <malloc@plt>:
  401600:	adrp	x16, 416000 <ferror@plt+0x14750>
  401604:	ldr	x17, [x16, #144]
  401608:	add	x16, x16, #0x90
  40160c:	br	x17

0000000000401610 <open@plt>:
  401610:	adrp	x16, 416000 <ferror@plt+0x14750>
  401614:	ldr	x17, [x16, #152]
  401618:	add	x16, x16, #0x98
  40161c:	br	x17

0000000000401620 <__strtol_internal@plt>:
  401620:	adrp	x16, 416000 <ferror@plt+0x14750>
  401624:	ldr	x17, [x16, #160]
  401628:	add	x16, x16, #0xa0
  40162c:	br	x17

0000000000401630 <strncmp@plt>:
  401630:	adrp	x16, 416000 <ferror@plt+0x14750>
  401634:	ldr	x17, [x16, #168]
  401638:	add	x16, x16, #0xa8
  40163c:	br	x17

0000000000401640 <bindtextdomain@plt>:
  401640:	adrp	x16, 416000 <ferror@plt+0x14750>
  401644:	ldr	x17, [x16, #176]
  401648:	add	x16, x16, #0xb0
  40164c:	br	x17

0000000000401650 <__libc_start_main@plt>:
  401650:	adrp	x16, 416000 <ferror@plt+0x14750>
  401654:	ldr	x17, [x16, #184]
  401658:	add	x16, x16, #0xb8
  40165c:	br	x17

0000000000401660 <fgetc@plt>:
  401660:	adrp	x16, 416000 <ferror@plt+0x14750>
  401664:	ldr	x17, [x16, #192]
  401668:	add	x16, x16, #0xc0
  40166c:	br	x17

0000000000401670 <sleep@plt>:
  401670:	adrp	x16, 416000 <ferror@plt+0x14750>
  401674:	ldr	x17, [x16, #200]
  401678:	add	x16, x16, #0xc8
  40167c:	br	x17

0000000000401680 <vwarnx@plt>:
  401680:	adrp	x16, 416000 <ferror@plt+0x14750>
  401684:	ldr	x17, [x16, #208]
  401688:	add	x16, x16, #0xd0
  40168c:	br	x17

0000000000401690 <__strtoul_internal@plt>:
  401690:	adrp	x16, 416000 <ferror@plt+0x14750>
  401694:	ldr	x17, [x16, #216]
  401698:	add	x16, x16, #0xd8
  40169c:	br	x17

00000000004016a0 <strcasecmp@plt>:
  4016a0:	adrp	x16, 416000 <ferror@plt+0x14750>
  4016a4:	ldr	x17, [x16, #224]
  4016a8:	add	x16, x16, #0xe0
  4016ac:	br	x17

00000000004016b0 <strdup@plt>:
  4016b0:	adrp	x16, 416000 <ferror@plt+0x14750>
  4016b4:	ldr	x17, [x16, #232]
  4016b8:	add	x16, x16, #0xe8
  4016bc:	br	x17

00000000004016c0 <close@plt>:
  4016c0:	adrp	x16, 416000 <ferror@plt+0x14750>
  4016c4:	ldr	x17, [x16, #240]
  4016c8:	add	x16, x16, #0xf0
  4016cc:	br	x17

00000000004016d0 <__gmon_start__@plt>:
  4016d0:	adrp	x16, 416000 <ferror@plt+0x14750>
  4016d4:	ldr	x17, [x16, #248]
  4016d8:	add	x16, x16, #0xf8
  4016dc:	br	x17

00000000004016e0 <write@plt>:
  4016e0:	adrp	x16, 416000 <ferror@plt+0x14750>
  4016e4:	ldr	x17, [x16, #256]
  4016e8:	add	x16, x16, #0x100
  4016ec:	br	x17

00000000004016f0 <abort@plt>:
  4016f0:	adrp	x16, 416000 <ferror@plt+0x14750>
  4016f4:	ldr	x17, [x16, #264]
  4016f8:	add	x16, x16, #0x108
  4016fc:	br	x17

0000000000401700 <textdomain@plt>:
  401700:	adrp	x16, 416000 <ferror@plt+0x14750>
  401704:	ldr	x17, [x16, #272]
  401708:	add	x16, x16, #0x110
  40170c:	br	x17

0000000000401710 <getopt_long@plt>:
  401710:	adrp	x16, 416000 <ferror@plt+0x14750>
  401714:	ldr	x17, [x16, #280]
  401718:	add	x16, x16, #0x118
  40171c:	br	x17

0000000000401720 <strcmp@plt>:
  401720:	adrp	x16, 416000 <ferror@plt+0x14750>
  401724:	ldr	x17, [x16, #288]
  401728:	add	x16, x16, #0x120
  40172c:	br	x17

0000000000401730 <warn@plt>:
  401730:	adrp	x16, 416000 <ferror@plt+0x14750>
  401734:	ldr	x17, [x16, #296]
  401738:	add	x16, x16, #0x128
  40173c:	br	x17

0000000000401740 <__ctype_b_loc@plt>:
  401740:	adrp	x16, 416000 <ferror@plt+0x14750>
  401744:	ldr	x17, [x16, #304]
  401748:	add	x16, x16, #0x130
  40174c:	br	x17

0000000000401750 <strtol@plt>:
  401750:	adrp	x16, 416000 <ferror@plt+0x14750>
  401754:	ldr	x17, [x16, #312]
  401758:	add	x16, x16, #0x138
  40175c:	br	x17

0000000000401760 <cfsetspeed@plt>:
  401760:	adrp	x16, 416000 <ferror@plt+0x14750>
  401764:	ldr	x17, [x16, #320]
  401768:	add	x16, x16, #0x140
  40176c:	br	x17

0000000000401770 <free@plt>:
  401770:	adrp	x16, 416000 <ferror@plt+0x14750>
  401774:	ldr	x17, [x16, #328]
  401778:	add	x16, x16, #0x148
  40177c:	br	x17

0000000000401780 <nanosleep@plt>:
  401780:	adrp	x16, 416000 <ferror@plt+0x14750>
  401784:	ldr	x17, [x16, #336]
  401788:	add	x16, x16, #0x150
  40178c:	br	x17

0000000000401790 <vasprintf@plt>:
  401790:	adrp	x16, 416000 <ferror@plt+0x14750>
  401794:	ldr	x17, [x16, #344]
  401798:	add	x16, x16, #0x158
  40179c:	br	x17

00000000004017a0 <strndup@plt>:
  4017a0:	adrp	x16, 416000 <ferror@plt+0x14750>
  4017a4:	ldr	x17, [x16, #352]
  4017a8:	add	x16, x16, #0x160
  4017ac:	br	x17

00000000004017b0 <strspn@plt>:
  4017b0:	adrp	x16, 416000 <ferror@plt+0x14750>
  4017b4:	ldr	x17, [x16, #360]
  4017b8:	add	x16, x16, #0x168
  4017bc:	br	x17

00000000004017c0 <strchr@plt>:
  4017c0:	adrp	x16, 416000 <ferror@plt+0x14750>
  4017c4:	ldr	x17, [x16, #368]
  4017c8:	add	x16, x16, #0x170
  4017cc:	br	x17

00000000004017d0 <fflush@plt>:
  4017d0:	adrp	x16, 416000 <ferror@plt+0x14750>
  4017d4:	ldr	x17, [x16, #376]
  4017d8:	add	x16, x16, #0x178
  4017dc:	br	x17

00000000004017e0 <warnx@plt>:
  4017e0:	adrp	x16, 416000 <ferror@plt+0x14750>
  4017e4:	ldr	x17, [x16, #384]
  4017e8:	add	x16, x16, #0x180
  4017ec:	br	x17

00000000004017f0 <tcsetattr@plt>:
  4017f0:	adrp	x16, 416000 <ferror@plt+0x14750>
  4017f4:	ldr	x17, [x16, #392]
  4017f8:	add	x16, x16, #0x188
  4017fc:	br	x17

0000000000401800 <isatty@plt>:
  401800:	adrp	x16, 416000 <ferror@plt+0x14750>
  401804:	ldr	x17, [x16, #400]
  401808:	add	x16, x16, #0x190
  40180c:	br	x17

0000000000401810 <cfmakeraw@plt>:
  401810:	adrp	x16, 416000 <ferror@plt+0x14750>
  401814:	ldr	x17, [x16, #408]
  401818:	add	x16, x16, #0x198
  40181c:	br	x17

0000000000401820 <dcgettext@plt>:
  401820:	adrp	x16, 416000 <ferror@plt+0x14750>
  401824:	ldr	x17, [x16, #416]
  401828:	add	x16, x16, #0x1a0
  40182c:	br	x17

0000000000401830 <errx@plt>:
  401830:	adrp	x16, 416000 <ferror@plt+0x14750>
  401834:	ldr	x17, [x16, #424]
  401838:	add	x16, x16, #0x1a8
  40183c:	br	x17

0000000000401840 <strcspn@plt>:
  401840:	adrp	x16, 416000 <ferror@plt+0x14750>
  401844:	ldr	x17, [x16, #432]
  401848:	add	x16, x16, #0x1b0
  40184c:	br	x17

0000000000401850 <printf@plt>:
  401850:	adrp	x16, 416000 <ferror@plt+0x14750>
  401854:	ldr	x17, [x16, #440]
  401858:	add	x16, x16, #0x1b8
  40185c:	br	x17

0000000000401860 <__errno_location@plt>:
  401860:	adrp	x16, 416000 <ferror@plt+0x14750>
  401864:	ldr	x17, [x16, #448]
  401868:	add	x16, x16, #0x1c0
  40186c:	br	x17

0000000000401870 <fprintf@plt>:
  401870:	adrp	x16, 416000 <ferror@plt+0x14750>
  401874:	ldr	x17, [x16, #456]
  401878:	add	x16, x16, #0x1c8
  40187c:	br	x17

0000000000401880 <err@plt>:
  401880:	adrp	x16, 416000 <ferror@plt+0x14750>
  401884:	ldr	x17, [x16, #464]
  401888:	add	x16, x16, #0x1d0
  40188c:	br	x17

0000000000401890 <ioctl@plt>:
  401890:	adrp	x16, 416000 <ferror@plt+0x14750>
  401894:	ldr	x17, [x16, #472]
  401898:	add	x16, x16, #0x1d8
  40189c:	br	x17

00000000004018a0 <setlocale@plt>:
  4018a0:	adrp	x16, 416000 <ferror@plt+0x14750>
  4018a4:	ldr	x17, [x16, #480]
  4018a8:	add	x16, x16, #0x1e0
  4018ac:	br	x17

00000000004018b0 <ferror@plt>:
  4018b0:	adrp	x16, 416000 <ferror@plt+0x14750>
  4018b4:	ldr	x17, [x16, #488]
  4018b8:	add	x16, x16, #0x1e8
  4018bc:	br	x17

Disassembly of section .text:

00000000004018c0 <.text>:
  4018c0:	stp	x29, x30, [sp, #-304]!
  4018c4:	mov	x29, sp
  4018c8:	stp	x19, x20, [sp, #16]
  4018cc:	adrp	x20, 402000 <ferror@plt+0x750>
  4018d0:	add	x20, x20, #0x648
  4018d4:	mov	w19, w0
  4018d8:	mov	w0, #0x9                   	// #9
  4018dc:	stp	x21, x22, [sp, #32]
  4018e0:	mov	x21, x1
  4018e4:	mov	x1, x20
  4018e8:	bl	4015f0 <signal@plt>
  4018ec:	mov	x1, x20
  4018f0:	mov	w0, #0x2                   	// #2
  4018f4:	bl	4015f0 <signal@plt>
  4018f8:	adrp	x20, 404000 <ferror@plt+0x2750>
  4018fc:	mov	w0, #0x6                   	// #6
  401900:	adrp	x1, 404000 <ferror@plt+0x2750>
  401904:	add	x1, x1, #0x3c8
  401908:	bl	4018a0 <setlocale@plt>
  40190c:	adrp	x1, 404000 <ferror@plt+0x2750>
  401910:	add	x1, x1, #0x2e0
  401914:	add	x20, x20, #0x2f8
  401918:	mov	x0, x20
  40191c:	bl	401640 <bindtextdomain@plt>
  401920:	mov	x0, x20
  401924:	bl	401700 <textdomain@plt>
  401928:	adrp	x0, 402000 <ferror@plt+0x750>
  40192c:	add	x0, x0, #0x668
  401930:	bl	404278 <ferror@plt+0x29c8>
  401934:	stp	x23, x24, [sp, #48]
  401938:	stp	x25, x26, [sp, #64]
  40193c:	stp	x27, x28, [sp, #80]
  401940:	cbz	w19, 401b8c <ferror@plt+0x2dc>
  401944:	adrp	x0, 404000 <ferror@plt+0x2750>
  401948:	add	x0, x0, #0x330
  40194c:	mov	w25, #0x2d                  	// #45
  401950:	adrp	x20, 404000 <ferror@plt+0x2750>
  401954:	adrp	x23, 404000 <ferror@plt+0x2750>
  401958:	mov	w22, w25
  40195c:	add	x20, x20, #0xb28
  401960:	add	x23, x23, #0x798
  401964:	str	x0, [sp, #136]
  401968:	adrp	x0, 404000 <ferror@plt+0x2750>
  40196c:	add	x0, x0, #0x368
  401970:	mov	w24, #0x0                   	// #0
  401974:	str	x0, [sp, #104]
  401978:	mov	w0, #0x1                   	// #1
  40197c:	stp	wzr, w25, [sp, #112]
  401980:	str	xzr, [sp, #120]
  401984:	str	wzr, [sp, #128]
  401988:	str	w0, [sp, #132]
  40198c:	nop
  401990:	add	x3, x20, #0x240
  401994:	mov	x2, x23
  401998:	mov	x1, x21
  40199c:	mov	w0, w19
  4019a0:	mov	x4, #0x0                   	// #0
  4019a4:	bl	401710 <getopt_long@plt>
  4019a8:	tbnz	w0, #31, 401ef4 <ferror@plt+0x644>
  4019ac:	cmp	w0, #0x65
  4019b0:	b.eq	401b7c <ferror@plt+0x2cc>  // b.none
  4019b4:	b.gt	401a34 <ferror@plt+0x184>
  4019b8:	cmp	w0, #0x56
  4019bc:	b.eq	401ec4 <ferror@plt+0x614>  // b.none
  4019c0:	b.le	4019ec <ferror@plt+0x13c>
  4019c4:	cmp	w0, #0x63
  4019c8:	b.eq	401eac <ferror@plt+0x5fc>  // b.none
  4019cc:	cmp	w0, #0x64
  4019d0:	b.ne	4019fc <ferror@plt+0x14c>  // b.any
  4019d4:	adrp	x1, 416000 <ferror@plt+0x14750>
  4019d8:	mov	w0, w22
  4019dc:	mov	w2, #0x1                   	// #1
  4019e0:	mov	w22, w0
  4019e4:	str	w2, [x1, #564]
  4019e8:	b	401990 <ferror@plt+0xe0>
  4019ec:	cmp	w0, #0x32
  4019f0:	b.gt	401b28 <ferror@plt+0x278>
  4019f4:	cmp	w0, #0x30
  4019f8:	b.gt	401b3c <ferror@plt+0x28c>
  4019fc:	adrp	x0, 416000 <ferror@plt+0x14750>
  401a00:	adrp	x1, 404000 <ferror@plt+0x2750>
  401a04:	add	x1, x1, #0x770
  401a08:	mov	w2, #0x5                   	// #5
  401a0c:	ldr	x19, [x0, #520]
  401a10:	mov	x0, #0x0                   	// #0
  401a14:	bl	401820 <dcgettext@plt>
  401a18:	mov	x1, x0
  401a1c:	adrp	x2, 416000 <ferror@plt+0x14750>
  401a20:	mov	x0, x19
  401a24:	ldr	x2, [x2, #552]
  401a28:	bl	401870 <fprintf@plt>
  401a2c:	mov	w0, #0x1                   	// #1
  401a30:	bl	401540 <exit@plt>
  401a34:	cmp	w0, #0x6f
  401a38:	b.gt	401ae0 <ferror@plt+0x230>
  401a3c:	cmp	w0, #0x6d
  401a40:	b.gt	401b7c <ferror@plt+0x2cc>
  401a44:	cmp	w0, #0x68
  401a48:	b.eq	401bac <ferror@plt+0x2fc>  // b.none
  401a4c:	cmp	w0, #0x69
  401a50:	b.ne	4019fc <ferror@plt+0x14c>  // b.any
  401a54:	adrp	x0, 416000 <ferror@plt+0x14750>
  401a58:	adrp	x26, 404000 <ferror@plt+0x2750>
  401a5c:	add	x26, x26, #0x360
  401a60:	ldr	x27, [x0, #528]
  401a64:	mov	x1, x26
  401a68:	mov	x0, x27
  401a6c:	bl	401500 <strtok@plt>
  401a70:	mov	x28, x0
  401a74:	cbz	x0, 401ac0 <ferror@plt+0x210>
  401a78:	ldrsb	w1, [x28]
  401a7c:	mov	x0, x20
  401a80:	cmp	w1, #0x2d
  401a84:	cinc	x28, x28, eq  // eq = none
  401a88:	mov	x1, x28
  401a8c:	bl	402550 <ferror@plt+0xca0>
  401a90:	tbnz	w0, #31, 401b5c <ferror@plt+0x2ac>
  401a94:	cmp	x27, x28
  401a98:	b.cs	401aa8 <ferror@plt+0x1f8>  // b.hs, b.nlast
  401a9c:	ldursb	w1, [x28, #-1]
  401aa0:	cmp	w1, #0x2d
  401aa4:	b.eq	401b4c <ferror@plt+0x29c>  // b.none
  401aa8:	orr	w24, w24, w0
  401aac:	mov	x1, x26
  401ab0:	mov	x0, #0x0                   	// #0
  401ab4:	bl	401500 <strtok@plt>
  401ab8:	mov	x28, x0
  401abc:	cbnz	x0, 401a78 <ferror@plt+0x1c8>
  401ac0:	ldr	w2, [sp, #112]
  401ac4:	mov	w1, w24
  401ac8:	adrp	x0, 404000 <ferror@plt+0x2750>
  401acc:	add	x0, x0, #0x378
  401ad0:	bl	4025a8 <ferror@plt+0xcf8>
  401ad4:	mov	w0, w22
  401ad8:	mov	w22, w0
  401adc:	b	401990 <ferror@plt+0xe0>
  401ae0:	cmp	w0, #0x70
  401ae4:	b.eq	401e6c <ferror@plt+0x5bc>  // b.none
  401ae8:	cmp	w0, #0x73
  401aec:	b.ne	4019fc <ferror@plt+0x14c>  // b.any
  401af0:	adrp	x3, 416000 <ferror@plt+0x14750>
  401af4:	mov	w2, #0x5                   	// #5
  401af8:	adrp	x1, 404000 <ferror@plt+0x2750>
  401afc:	mov	x0, #0x0                   	// #0
  401b00:	ldr	x26, [x3, #528]
  401b04:	add	x1, x1, #0x318
  401b08:	bl	401820 <dcgettext@plt>
  401b0c:	mov	x1, x0
  401b10:	mov	x0, x26
  401b14:	bl	403168 <ferror@plt+0x18b8>
  401b18:	str	w0, [sp, #128]
  401b1c:	mov	w0, w22
  401b20:	mov	w22, w0
  401b24:	b	401990 <ferror@plt+0xe0>
  401b28:	sub	w1, w0, #0x37
  401b2c:	cmp	w1, #0x1
  401b30:	b.hi	4019fc <ferror@plt+0x14c>  // b.pmore
  401b34:	mov	w22, w0
  401b38:	b	401990 <ferror@plt+0xe0>
  401b3c:	mov	w25, w0
  401b40:	mov	w0, w22
  401b44:	mov	w22, w0
  401b48:	b	401990 <ferror@plt+0xe0>
  401b4c:	ldr	w1, [sp, #112]
  401b50:	orr	w0, w1, w0
  401b54:	str	w0, [sp, #112]
  401b58:	b	401aac <ferror@plt+0x1fc>
  401b5c:	ldr	x1, [sp, #104]
  401b60:	mov	w2, #0x5                   	// #5
  401b64:	mov	x0, #0x0                   	// #0
  401b68:	bl	401820 <dcgettext@plt>
  401b6c:	mov	x1, x0
  401b70:	mov	x0, x28
  401b74:	bl	403168 <ferror@plt+0x18b8>
  401b78:	b	401a94 <ferror@plt+0x1e4>
  401b7c:	str	w0, [sp, #116]
  401b80:	mov	w0, w22
  401b84:	mov	w22, w0
  401b88:	b	401990 <ferror@plt+0xe0>
  401b8c:	mov	w2, #0x5                   	// #5
  401b90:	adrp	x1, 404000 <ferror@plt+0x2750>
  401b94:	mov	x0, #0x0                   	// #0
  401b98:	add	x1, x1, #0x308
  401b9c:	bl	401820 <dcgettext@plt>
  401ba0:	mov	x1, x0
  401ba4:	mov	w0, #0x1                   	// #1
  401ba8:	bl	401830 <errx@plt>
  401bac:	adrp	x3, 416000 <ferror@plt+0x14750>
  401bb0:	mov	w2, #0x5                   	// #5
  401bb4:	adrp	x1, 404000 <ferror@plt+0x2750>
  401bb8:	mov	x0, #0x0                   	// #0
  401bbc:	ldr	x19, [x3, #544]
  401bc0:	add	x1, x1, #0x3c0
  401bc4:	bl	401820 <dcgettext@plt>
  401bc8:	mov	x1, x19
  401bcc:	bl	401530 <fputs@plt>
  401bd0:	mov	w2, #0x5                   	// #5
  401bd4:	adrp	x1, 404000 <ferror@plt+0x2750>
  401bd8:	mov	x0, #0x0                   	// #0
  401bdc:	add	x1, x1, #0x3d0
  401be0:	bl	401820 <dcgettext@plt>
  401be4:	mov	x1, x0
  401be8:	adrp	x2, 416000 <ferror@plt+0x14750>
  401bec:	mov	x0, x19
  401bf0:	ldr	x2, [x2, #552]
  401bf4:	bl	401870 <fprintf@plt>
  401bf8:	mov	x1, x19
  401bfc:	mov	w0, #0xa                   	// #10
  401c00:	bl	4015a0 <fputc@plt>
  401c04:	mov	w2, #0x5                   	// #5
  401c08:	adrp	x1, 404000 <ferror@plt+0x2750>
  401c0c:	mov	x0, #0x0                   	// #0
  401c10:	add	x1, x1, #0x3f0
  401c14:	bl	401820 <dcgettext@plt>
  401c18:	mov	x1, x19
  401c1c:	bl	401530 <fputs@plt>
  401c20:	mov	w2, #0x5                   	// #5
  401c24:	adrp	x1, 404000 <ferror@plt+0x2750>
  401c28:	mov	x0, #0x0                   	// #0
  401c2c:	add	x1, x1, #0x420
  401c30:	bl	401820 <dcgettext@plt>
  401c34:	mov	x1, x19
  401c38:	bl	401530 <fputs@plt>
  401c3c:	mov	w2, #0x5                   	// #5
  401c40:	adrp	x1, 404000 <ferror@plt+0x2750>
  401c44:	mov	x0, #0x0                   	// #0
  401c48:	add	x1, x1, #0x430
  401c4c:	bl	401820 <dcgettext@plt>
  401c50:	mov	x1, x19
  401c54:	bl	401530 <fputs@plt>
  401c58:	mov	w2, #0x5                   	// #5
  401c5c:	adrp	x1, 404000 <ferror@plt+0x2750>
  401c60:	mov	x0, #0x0                   	// #0
  401c64:	add	x1, x1, #0x470
  401c68:	bl	401820 <dcgettext@plt>
  401c6c:	mov	x1, x19
  401c70:	bl	401530 <fputs@plt>
  401c74:	mov	w2, #0x5                   	// #5
  401c78:	adrp	x1, 404000 <ferror@plt+0x2750>
  401c7c:	mov	x0, #0x0                   	// #0
  401c80:	add	x1, x1, #0x4a0
  401c84:	bl	401820 <dcgettext@plt>
  401c88:	mov	x1, x19
  401c8c:	bl	401530 <fputs@plt>
  401c90:	mov	w2, #0x5                   	// #5
  401c94:	adrp	x1, 404000 <ferror@plt+0x2750>
  401c98:	mov	x0, #0x0                   	// #0
  401c9c:	add	x1, x1, #0x4e0
  401ca0:	bl	401820 <dcgettext@plt>
  401ca4:	mov	x1, x19
  401ca8:	bl	401530 <fputs@plt>
  401cac:	mov	w2, #0x5                   	// #5
  401cb0:	adrp	x1, 404000 <ferror@plt+0x2750>
  401cb4:	mov	x0, #0x0                   	// #0
  401cb8:	add	x1, x1, #0x520
  401cbc:	bl	401820 <dcgettext@plt>
  401cc0:	mov	x1, x19
  401cc4:	bl	401530 <fputs@plt>
  401cc8:	mov	w2, #0x5                   	// #5
  401ccc:	adrp	x1, 404000 <ferror@plt+0x2750>
  401cd0:	mov	x0, #0x0                   	// #0
  401cd4:	add	x1, x1, #0x558
  401cd8:	bl	401820 <dcgettext@plt>
  401cdc:	mov	x1, x19
  401ce0:	bl	401530 <fputs@plt>
  401ce4:	mov	w2, #0x5                   	// #5
  401ce8:	adrp	x1, 404000 <ferror@plt+0x2750>
  401cec:	mov	x0, #0x0                   	// #0
  401cf0:	add	x1, x1, #0x590
  401cf4:	bl	401820 <dcgettext@plt>
  401cf8:	mov	x1, x19
  401cfc:	bl	401530 <fputs@plt>
  401d00:	mov	w2, #0x5                   	// #5
  401d04:	adrp	x1, 404000 <ferror@plt+0x2750>
  401d08:	mov	x0, #0x0                   	// #0
  401d0c:	add	x1, x1, #0x5c0
  401d10:	bl	401820 <dcgettext@plt>
  401d14:	mov	x1, x19
  401d18:	bl	401530 <fputs@plt>
  401d1c:	mov	w2, #0x5                   	// #5
  401d20:	adrp	x1, 404000 <ferror@plt+0x2750>
  401d24:	mov	x0, #0x0                   	// #0
  401d28:	add	x1, x1, #0x5f0
  401d2c:	bl	401820 <dcgettext@plt>
  401d30:	mov	x1, x19
  401d34:	bl	401530 <fputs@plt>
  401d38:	mov	w2, #0x5                   	// #5
  401d3c:	adrp	x1, 404000 <ferror@plt+0x2750>
  401d40:	mov	x0, #0x0                   	// #0
  401d44:	add	x1, x1, #0x620
  401d48:	bl	401820 <dcgettext@plt>
  401d4c:	mov	x1, x19
  401d50:	bl	401530 <fputs@plt>
  401d54:	mov	w2, #0x5                   	// #5
  401d58:	adrp	x1, 404000 <ferror@plt+0x2750>
  401d5c:	mov	x0, #0x0                   	// #0
  401d60:	add	x1, x1, #0x650
  401d64:	bl	401820 <dcgettext@plt>
  401d68:	mov	x1, x19
  401d6c:	bl	401530 <fputs@plt>
  401d70:	mov	w2, #0x5                   	// #5
  401d74:	adrp	x1, 404000 <ferror@plt+0x2750>
  401d78:	mov	x0, #0x0                   	// #0
  401d7c:	add	x1, x1, #0x680
  401d80:	bl	401820 <dcgettext@plt>
  401d84:	mov	x1, x19
  401d88:	bl	401530 <fputs@plt>
  401d8c:	mov	x1, x19
  401d90:	mov	w0, #0xa                   	// #10
  401d94:	bl	4015a0 <fputc@plt>
  401d98:	mov	w2, #0x5                   	// #5
  401d9c:	adrp	x1, 404000 <ferror@plt+0x2750>
  401da0:	mov	x0, #0x0                   	// #0
  401da4:	add	x1, x1, #0x6b0
  401da8:	bl	401820 <dcgettext@plt>
  401dac:	mov	x21, x0
  401db0:	mov	w2, #0x5                   	// #5
  401db4:	adrp	x1, 404000 <ferror@plt+0x2750>
  401db8:	mov	x0, #0x0                   	// #0
  401dbc:	add	x1, x1, #0x6c8
  401dc0:	bl	401820 <dcgettext@plt>
  401dc4:	mov	x4, x0
  401dc8:	adrp	x3, 404000 <ferror@plt+0x2750>
  401dcc:	add	x3, x3, #0x6d8
  401dd0:	mov	x2, x21
  401dd4:	adrp	x1, 404000 <ferror@plt+0x2750>
  401dd8:	adrp	x0, 404000 <ferror@plt+0x2750>
  401ddc:	add	x1, x1, #0x6e8
  401de0:	add	x0, x0, #0x6f8
  401de4:	bl	401850 <printf@plt>
  401de8:	mov	w2, #0x5                   	// #5
  401dec:	adrp	x1, 404000 <ferror@plt+0x2750>
  401df0:	mov	x0, #0x0                   	// #0
  401df4:	add	x1, x1, #0x710
  401df8:	bl	401820 <dcgettext@plt>
  401dfc:	mov	x1, x19
  401e00:	bl	401530 <fputs@plt>
  401e04:	mov	x0, x19
  401e08:	add	x1, x20, #0x100
  401e0c:	bl	4024a8 <ferror@plt+0xbf8>
  401e10:	mov	x1, x19
  401e14:	mov	w0, #0xa                   	// #10
  401e18:	bl	4015a0 <fputc@plt>
  401e1c:	mov	w2, #0x5                   	// #5
  401e20:	adrp	x1, 404000 <ferror@plt+0x2750>
  401e24:	mov	x0, #0x0                   	// #0
  401e28:	add	x1, x1, #0x728
  401e2c:	bl	401820 <dcgettext@plt>
  401e30:	mov	x1, x19
  401e34:	bl	401530 <fputs@plt>
  401e38:	mov	x1, x20
  401e3c:	mov	x0, x19
  401e40:	bl	4024a8 <ferror@plt+0xbf8>
  401e44:	mov	w2, #0x5                   	// #5
  401e48:	adrp	x1, 404000 <ferror@plt+0x2750>
  401e4c:	mov	x0, #0x0                   	// #0
  401e50:	add	x1, x1, #0x740
  401e54:	bl	401820 <dcgettext@plt>
  401e58:	adrp	x1, 404000 <ferror@plt+0x2750>
  401e5c:	add	x1, x1, #0x760
  401e60:	bl	401850 <printf@plt>
  401e64:	mov	w0, #0x0                   	// #0
  401e68:	bl	401540 <exit@plt>
  401e6c:	adrp	x0, 416000 <ferror@plt+0x14750>
  401e70:	mov	w2, #0x5                   	// #5
  401e74:	ldr	x1, [sp, #136]
  401e78:	add	x26, x0, #0x210
  401e7c:	ldr	x27, [x0, #528]
  401e80:	mov	x0, #0x0                   	// #0
  401e84:	bl	401820 <dcgettext@plt>
  401e88:	mov	x1, x0
  401e8c:	mov	x0, x27
  401e90:	bl	4030a0 <ferror@plt+0x17f0>
  401e94:	str	w0, [sp, #132]
  401e98:	cmp	w0, #0xa
  401e9c:	b.gt	40214c <ferror@plt+0x89c>
  401ea0:	mov	w0, w22
  401ea4:	mov	w22, w0
  401ea8:	b	401990 <ferror@plt+0xe0>
  401eac:	adrp	x1, 416000 <ferror@plt+0x14750>
  401eb0:	mov	w0, w22
  401eb4:	mov	w22, w0
  401eb8:	ldr	x1, [x1, #528]
  401ebc:	str	x1, [sp, #120]
  401ec0:	b	401990 <ferror@plt+0xe0>
  401ec4:	mov	w2, #0x5                   	// #5
  401ec8:	adrp	x1, 404000 <ferror@plt+0x2750>
  401ecc:	mov	x0, #0x0                   	// #0
  401ed0:	add	x1, x1, #0x398
  401ed4:	bl	401820 <dcgettext@plt>
  401ed8:	adrp	x1, 416000 <ferror@plt+0x14750>
  401edc:	adrp	x2, 404000 <ferror@plt+0x2750>
  401ee0:	add	x2, x2, #0x3a8
  401ee4:	ldr	x1, [x1, #552]
  401ee8:	bl	401850 <printf@plt>
  401eec:	mov	w0, #0x0                   	// #0
  401ef0:	bl	401540 <exit@plt>
  401ef4:	adrp	x23, 416000 <ferror@plt+0x14750>
  401ef8:	ldr	w0, [x23, #536]
  401efc:	sub	w19, w19, w0
  401f00:	cmp	w19, #0x2
  401f04:	b.eq	401f38 <ferror@plt+0x688>  // b.none
  401f08:	adrp	x1, 404000 <ferror@plt+0x2750>
  401f0c:	add	x1, x1, #0x7b0
  401f10:	mov	w2, #0x5                   	// #5
  401f14:	mov	x0, #0x0                   	// #0
  401f18:	bl	401820 <dcgettext@plt>
  401f1c:	bl	4017e0 <warnx@plt>
  401f20:	adrp	x0, 416000 <ferror@plt+0x14750>
  401f24:	adrp	x1, 404000 <ferror@plt+0x2750>
  401f28:	mov	w2, #0x5                   	// #5
  401f2c:	add	x1, x1, #0x770
  401f30:	ldr	x19, [x0, #520]
  401f34:	b	401a10 <ferror@plt+0x160>
  401f38:	ldr	x19, [x21, w0, sxtw #3]
  401f3c:	add	x0, x20, #0x100
  401f40:	mov	x1, x19
  401f44:	bl	402550 <ferror@plt+0xca0>
  401f48:	str	w0, [sp, #156]
  401f4c:	tbnz	w0, #31, 402160 <ferror@plt+0x8b0>
  401f50:	ldr	w0, [sp, #156]
  401f54:	cmp	w0, #0x10
  401f58:	b.ne	401fa0 <ferror@plt+0x6f0>  // b.any
  401f5c:	ldr	w1, [sp, #128]
  401f60:	mov	w0, #0xc200                	// #49664
  401f64:	movk	w0, #0x1, lsl #16
  401f68:	cmp	w1, #0x0
  401f6c:	csel	w0, w1, w0, ne  // ne = any
  401f70:	ldr	w1, [sp, #116]
  401f74:	cmp	w22, #0x2d
  401f78:	str	w0, [sp, #128]
  401f7c:	mov	w0, #0x38                  	// #56
  401f80:	csel	w22, w22, w0, ne  // ne = any
  401f84:	cmp	w1, #0x2d
  401f88:	mov	w0, #0x6e                  	// #110
  401f8c:	csel	w0, w1, w0, ne  // ne = any
  401f90:	cmp	w25, #0x2d
  401f94:	str	w0, [sp, #116]
  401f98:	mov	w0, #0x31                  	// #49
  401f9c:	csel	w25, w25, w0, ne  // ne = any
  401fa0:	ldrsw	x0, [x23, #536]
  401fa4:	mov	w1, #0x102                 	// #258
  401fa8:	add	x0, x0, #0x1
  401fac:	ldr	x20, [x21, x0, lsl #3]
  401fb0:	mov	x0, x20
  401fb4:	bl	401610 <open@plt>
  401fb8:	mov	w19, w0
  401fbc:	tbnz	w0, #31, 401fec <ferror@plt+0x73c>
  401fc0:	bl	401800 <isatty@plt>
  401fc4:	cbnz	w0, 402010 <ferror@plt+0x760>
  401fc8:	mov	w2, #0x5                   	// #5
  401fcc:	adrp	x1, 404000 <ferror@plt+0x2750>
  401fd0:	mov	x0, #0x0                   	// #0
  401fd4:	add	x1, x1, #0x800
  401fd8:	bl	401820 <dcgettext@plt>
  401fdc:	mov	x1, x0
  401fe0:	mov	x2, x20
  401fe4:	mov	w0, #0x1                   	// #1
  401fe8:	bl	401830 <errx@plt>
  401fec:	adrp	x1, 404000 <ferror@plt+0x2750>
  401ff0:	add	x1, x1, #0x7f0
  401ff4:	mov	w2, #0x5                   	// #5
  401ff8:	mov	x0, #0x0                   	// #0
  401ffc:	bl	401820 <dcgettext@plt>
  402000:	mov	x2, x20
  402004:	mov	x1, x0
  402008:	mov	w0, #0x1                   	// #1
  40200c:	bl	401880 <err@plt>
  402010:	mov	x1, x20
  402014:	adrp	x0, 404000 <ferror@plt+0x2750>
  402018:	add	x0, x0, #0x818
  40201c:	bl	4025a8 <ferror@plt+0xcf8>
  402020:	add	x1, sp, #0xa0
  402024:	mov	w0, w19
  402028:	bl	4015d0 <tcgetattr@plt>
  40202c:	tbnz	w0, #31, 4021bc <ferror@plt+0x90c>
  402030:	add	x0, sp, #0xa0
  402034:	bl	401810 <cfmakeraw@plt>
  402038:	ldr	w0, [sp, #128]
  40203c:	cbnz	w0, 4021ec <ferror@plt+0x93c>
  402040:	cmp	w25, #0x31
  402044:	b.eq	4021dc <ferror@plt+0x92c>  // b.none
  402048:	cmp	w25, #0x32
  40204c:	b.ne	402188 <ferror@plt+0x8d8>  // b.any
  402050:	ldr	w0, [sp, #168]
  402054:	orr	w0, w0, #0x40
  402058:	str	w0, [sp, #168]
  40205c:	cmp	w22, #0x37
  402060:	b.eq	402228 <ferror@plt+0x978>  // b.none
  402064:	cmp	w22, #0x38
  402068:	b.ne	4021b0 <ferror@plt+0x900>  // b.any
  40206c:	ldr	w0, [sp, #168]
  402070:	orr	w0, w0, #0x30
  402074:	str	w0, [sp, #168]
  402078:	ldr	w0, [sp, #116]
  40207c:	cmp	w0, #0x6e
  402080:	b.eq	40223c <ferror@plt+0x98c>  // b.none
  402084:	cmp	w0, #0x6f
  402088:	b.eq	402248 <ferror@plt+0x998>  // b.none
  40208c:	cmp	w0, #0x2d
  402090:	b.ne	402194 <ferror@plt+0x8e4>  // b.any
  402094:	ldr	w0, [sp, #168]
  402098:	ldr	w4, [sp, #160]
  40209c:	orr	w3, w0, #0x80
  4020a0:	add	x2, sp, #0xa0
  4020a4:	mov	w0, w19
  4020a8:	orr	w24, w24, w4
  4020ac:	ldr	w4, [sp, #112]
  4020b0:	mov	w1, #0x2                   	// #2
  4020b4:	str	w3, [sp, #168]
  4020b8:	bic	w24, w24, w4
  4020bc:	str	w24, [sp, #160]
  4020c0:	bl	4017f0 <tcsetattr@plt>
  4020c4:	tbnz	w0, #31, 4021cc <ferror@plt+0x91c>
  4020c8:	ldr	w3, [sp, #116]
  4020cc:	mov	w4, w25
  4020d0:	ldr	w1, [sp, #128]
  4020d4:	mov	w2, w22
  4020d8:	ldr	w5, [sp, #168]
  4020dc:	adrp	x0, 404000 <ferror@plt+0x2750>
  4020e0:	add	x0, x0, #0x898
  4020e4:	bl	4025a8 <ferror@plt+0xcf8>
  4020e8:	ldr	x0, [sp, #120]
  4020ec:	cbz	x0, 4020f8 <ferror@plt+0x848>
  4020f0:	ldrsb	w0, [x0]
  4020f4:	cbnz	w0, 402274 <ferror@plt+0x9c4>
  4020f8:	add	x2, sp, #0x9c
  4020fc:	mov	w0, w19
  402100:	mov	x1, #0x5423                	// #21539
  402104:	bl	401890 <ioctl@plt>
  402108:	tbnz	w0, #31, 402254 <ferror@plt+0x9a4>
  40210c:	ldr	w1, [sp, #156]
  402110:	adrp	x0, 404000 <ferror@plt+0x2750>
  402114:	add	x0, x0, #0x910
  402118:	bl	4025a8 <ferror@plt+0xcf8>
  40211c:	ldr	w0, [sp, #156]
  402120:	cmp	w0, #0x15
  402124:	b.eq	402340 <ferror@plt+0xa90>  // b.none
  402128:	adrp	x0, 416000 <ferror@plt+0x14750>
  40212c:	ldr	w0, [x0, #564]
  402130:	cbnz	w0, 402140 <ferror@plt+0x890>
  402134:	mov	w1, #0x0                   	// #0
  402138:	bl	401560 <daemon@plt>
  40213c:	tbnz	w0, #31, 40237c <ferror@plt+0xacc>
  402140:	bl	401580 <pause@plt>
  402144:	mov	w0, #0x0                   	// #0
  402148:	bl	401540 <exit@plt>
  40214c:	ldr	x2, [x26]
  402150:	adrp	x1, 404000 <ferror@plt+0x2750>
  402154:	mov	w0, #0x1                   	// #1
  402158:	add	x1, x1, #0x348
  40215c:	bl	401830 <errx@plt>
  402160:	mov	w2, #0x5                   	// #5
  402164:	adrp	x1, 404000 <ferror@plt+0x2750>
  402168:	mov	x0, #0x0                   	// #0
  40216c:	add	x1, x1, #0x7c8
  402170:	bl	401820 <dcgettext@plt>
  402174:	mov	x1, x0
  402178:	mov	x0, x19
  40217c:	bl	403168 <ferror@plt+0x18b8>
  402180:	str	w0, [sp, #156]
  402184:	b	401f50 <ferror@plt+0x6a0>
  402188:	cmp	w25, #0x2d
  40218c:	b.eq	40205c <ferror@plt+0x7ac>  // b.none
  402190:	bl	4016f0 <abort@plt>
  402194:	ldr	w0, [sp, #116]
  402198:	cmp	w0, #0x65
  40219c:	b.ne	402190 <ferror@plt+0x8e0>  // b.any
  4021a0:	ldr	w0, [sp, #168]
  4021a4:	and	w0, w0, #0xfffffdff
  4021a8:	orr	w0, w0, #0x100
  4021ac:	b	402098 <ferror@plt+0x7e8>
  4021b0:	cmp	w22, #0x2d
  4021b4:	b.eq	402078 <ferror@plt+0x7c8>  // b.none
  4021b8:	bl	4016f0 <abort@plt>
  4021bc:	adrp	x1, 404000 <ferror@plt+0x2750>
  4021c0:	mov	w2, #0x5                   	// #5
  4021c4:	add	x1, x1, #0x828
  4021c8:	b	401ff8 <ferror@plt+0x748>
  4021cc:	adrp	x1, 404000 <ferror@plt+0x2750>
  4021d0:	mov	w2, #0x5                   	// #5
  4021d4:	add	x1, x1, #0x870
  4021d8:	b	401ff8 <ferror@plt+0x748>
  4021dc:	ldr	w0, [sp, #168]
  4021e0:	and	w0, w0, #0xffffffbf
  4021e4:	str	w0, [sp, #168]
  4021e8:	b	40205c <ferror@plt+0x7ac>
  4021ec:	mov	x21, x0
  4021f0:	mov	w1, w0
  4021f4:	add	x0, sp, #0xa0
  4021f8:	bl	401760 <cfsetspeed@plt>
  4021fc:	cbz	w0, 402040 <ferror@plt+0x790>
  402200:	adrp	x0, 404000 <ferror@plt+0x2750>
  402204:	add	x0, x0, #0x850
  402208:	bl	4025a8 <ferror@plt+0xcf8>
  40220c:	stp	w21, w21, [sp, #212]
  402210:	ldr	w0, [sp, #168]
  402214:	mov	w1, #0xffffeff0            	// #-4112
  402218:	and	w0, w0, w1
  40221c:	orr	w0, w0, #0x1000
  402220:	str	w0, [sp, #168]
  402224:	b	402040 <ferror@plt+0x790>
  402228:	ldr	w0, [sp, #168]
  40222c:	and	w0, w0, #0xffffffcf
  402230:	orr	w0, w0, #0x20
  402234:	str	w0, [sp, #168]
  402238:	b	402078 <ferror@plt+0x7c8>
  40223c:	ldr	w0, [sp, #168]
  402240:	and	w0, w0, #0xfffffcff
  402244:	b	402098 <ferror@plt+0x7e8>
  402248:	ldr	w0, [sp, #168]
  40224c:	orr	w0, w0, #0x300
  402250:	b	402098 <ferror@plt+0x7e8>
  402254:	mov	w2, #0x5                   	// #5
  402258:	adrp	x1, 404000 <ferror@plt+0x2750>
  40225c:	mov	x0, #0x0                   	// #0
  402260:	add	x1, x1, #0x8f0
  402264:	bl	401820 <dcgettext@plt>
  402268:	mov	x1, x0
  40226c:	mov	w0, #0x1                   	// #1
  402270:	bl	401880 <err@plt>
  402274:	ldr	x21, [sp, #120]
  402278:	adrp	x0, 404000 <ferror@plt+0x2750>
  40227c:	add	x0, x0, #0x8c0
  402280:	mov	x23, #0xb280                	// #45696
  402284:	mov	x1, x21
  402288:	bl	4025a8 <ferror@plt+0xcf8>
  40228c:	mov	x0, x21
  402290:	movk	x23, #0xee6, lsl #16
  402294:	bl	401520 <strlen@plt>
  402298:	mov	x22, x0
  40229c:	cbz	x22, 402318 <ferror@plt+0xa68>
  4022a0:	bl	401860 <__errno_location@plt>
  4022a4:	mov	x21, x0
  4022a8:	ldr	x1, [sp, #120]
  4022ac:	mov	x2, x22
  4022b0:	str	wzr, [x21]
  4022b4:	mov	w0, w19
  4022b8:	bl	4016e0 <write@plt>
  4022bc:	cmp	x0, #0x0
  4022c0:	b.le	4022f8 <ferror@plt+0xa48>
  4022c4:	subs	x22, x22, x0
  4022c8:	b.eq	4022d8 <ferror@plt+0xa28>  // b.none
  4022cc:	ldr	x1, [sp, #120]
  4022d0:	add	x0, x1, x0
  4022d4:	str	x0, [sp, #120]
  4022d8:	ldr	w0, [x21]
  4022dc:	cmp	w0, #0xb
  4022e0:	b.ne	40229c <ferror@plt+0x9ec>  // b.any
  4022e4:	add	x0, sp, #0xe0
  4022e8:	mov	x1, #0x0                   	// #0
  4022ec:	stp	xzr, x23, [sp, #224]
  4022f0:	bl	401780 <nanosleep@plt>
  4022f4:	b	40229c <ferror@plt+0x9ec>
  4022f8:	ldr	w0, [x21]
  4022fc:	cmp	w0, #0x4
  402300:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  402304:	b.eq	4022dc <ferror@plt+0xa2c>  // b.none
  402308:	adrp	x1, 404000 <ferror@plt+0x2750>
  40230c:	mov	w2, #0x5                   	// #5
  402310:	add	x1, x1, #0x948
  402314:	b	401ff8 <ferror@plt+0x748>
  402318:	ldr	w0, [sp, #132]
  40231c:	cbz	w0, 4020f8 <ferror@plt+0x848>
  402320:	ldr	w20, [sp, #132]
  402324:	adrp	x0, 404000 <ferror@plt+0x2750>
  402328:	add	x0, x0, #0x8d8
  40232c:	mov	w1, w20
  402330:	bl	4025a8 <ferror@plt+0xcf8>
  402334:	mov	w0, w20
  402338:	bl	401670 <sleep@plt>
  40233c:	b	4020f8 <ferror@plt+0x848>
  402340:	mov	x1, #0x4700                	// #18176
  402344:	add	x2, sp, #0xe0
  402348:	mov	w0, w19
  40234c:	movk	x1, #0x804c, lsl #16
  402350:	bl	401890 <ioctl@plt>
  402354:	mov	x4, #0x100000000           	// #4294967296
  402358:	mov	x3, #0x7f0000007f          	// #545460846719
  40235c:	mov	x1, #0x4701                	// #18177
  402360:	add	x2, sp, #0xe0
  402364:	mov	w0, w19
  402368:	movk	x1, #0x404c, lsl #16
  40236c:	stur	x4, [sp, #228]
  402370:	stur	x3, [sp, #252]
  402374:	bl	401890 <ioctl@plt>
  402378:	b	402128 <ferror@plt+0x878>
  40237c:	mov	w2, #0x5                   	// #5
  402380:	adrp	x1, 404000 <ferror@plt+0x2750>
  402384:	mov	x0, #0x0                   	// #0
  402388:	add	x1, x1, #0x930
  40238c:	bl	401820 <dcgettext@plt>
  402390:	mov	x1, x0
  402394:	mov	w0, #0x1                   	// #1
  402398:	bl	401880 <err@plt>
  40239c:	mov	x29, #0x0                   	// #0
  4023a0:	mov	x30, #0x0                   	// #0
  4023a4:	mov	x5, x0
  4023a8:	ldr	x1, [sp]
  4023ac:	add	x2, sp, #0x8
  4023b0:	mov	x6, sp
  4023b4:	movz	x0, #0x0, lsl #48
  4023b8:	movk	x0, #0x0, lsl #32
  4023bc:	movk	x0, #0x40, lsl #16
  4023c0:	movk	x0, #0x18c0
  4023c4:	movz	x3, #0x0, lsl #48
  4023c8:	movk	x3, #0x0, lsl #32
  4023cc:	movk	x3, #0x40, lsl #16
  4023d0:	movk	x3, #0x41f0
  4023d4:	movz	x4, #0x0, lsl #48
  4023d8:	movk	x4, #0x0, lsl #32
  4023dc:	movk	x4, #0x40, lsl #16
  4023e0:	movk	x4, #0x4270
  4023e4:	bl	401650 <__libc_start_main@plt>
  4023e8:	bl	4016f0 <abort@plt>
  4023ec:	adrp	x0, 415000 <ferror@plt+0x13750>
  4023f0:	ldr	x0, [x0, #4064]
  4023f4:	cbz	x0, 4023fc <ferror@plt+0xb4c>
  4023f8:	b	4016d0 <__gmon_start__@plt>
  4023fc:	ret
  402400:	adrp	x0, 416000 <ferror@plt+0x14750>
  402404:	add	x0, x0, #0x208
  402408:	adrp	x1, 416000 <ferror@plt+0x14750>
  40240c:	add	x1, x1, #0x208
  402410:	cmp	x1, x0
  402414:	b.eq	40242c <ferror@plt+0xb7c>  // b.none
  402418:	adrp	x1, 404000 <ferror@plt+0x2750>
  40241c:	ldr	x1, [x1, #672]
  402420:	cbz	x1, 40242c <ferror@plt+0xb7c>
  402424:	mov	x16, x1
  402428:	br	x16
  40242c:	ret
  402430:	adrp	x0, 416000 <ferror@plt+0x14750>
  402434:	add	x0, x0, #0x208
  402438:	adrp	x1, 416000 <ferror@plt+0x14750>
  40243c:	add	x1, x1, #0x208
  402440:	sub	x1, x1, x0
  402444:	lsr	x2, x1, #63
  402448:	add	x1, x2, x1, asr #3
  40244c:	cmp	xzr, x1, asr #1
  402450:	asr	x1, x1, #1
  402454:	b.eq	40246c <ferror@plt+0xbbc>  // b.none
  402458:	adrp	x2, 404000 <ferror@plt+0x2750>
  40245c:	ldr	x2, [x2, #680]
  402460:	cbz	x2, 40246c <ferror@plt+0xbbc>
  402464:	mov	x16, x2
  402468:	br	x16
  40246c:	ret
  402470:	stp	x29, x30, [sp, #-32]!
  402474:	mov	x29, sp
  402478:	str	x19, [sp, #16]
  40247c:	adrp	x19, 416000 <ferror@plt+0x14750>
  402480:	ldrb	w0, [x19, #560]
  402484:	cbnz	w0, 402494 <ferror@plt+0xbe4>
  402488:	bl	402400 <ferror@plt+0xb50>
  40248c:	mov	w0, #0x1                   	// #1
  402490:	strb	w0, [x19, #560]
  402494:	ldr	x19, [sp, #16]
  402498:	ldp	x29, x30, [sp], #32
  40249c:	ret
  4024a0:	b	402430 <ferror@plt+0xb80>
  4024a4:	nop
  4024a8:	ldr	x2, [x1]
  4024ac:	cbz	x2, 402548 <ferror@plt+0xc98>
  4024b0:	stp	x29, x30, [sp, #-64]!
  4024b4:	mov	x29, sp
  4024b8:	stp	x23, x24, [sp, #48]
  4024bc:	mov	w24, #0xcccd                	// #52429
  4024c0:	movk	w24, #0xcccc, lsl #16
  4024c4:	mov	w23, #0x33333333            	// #858993459
  4024c8:	stp	x19, x20, [sp, #16]
  4024cc:	mov	w19, #0x1                   	// #1
  4024d0:	stp	x21, x22, [sp, #32]
  4024d4:	adrp	x22, 404000 <ferror@plt+0x2750>
  4024d8:	add	x22, x22, #0x2b0
  4024dc:	mov	x20, x1
  4024e0:	mov	x21, x0
  4024e4:	mov	x1, x22
  4024e8:	bl	401870 <fprintf@plt>
  4024ec:	nop
  4024f0:	ldr	x2, [x20, #16]!
  4024f4:	mov	x1, x22
  4024f8:	mov	x0, x21
  4024fc:	add	w19, w19, #0x1
  402500:	cbz	x2, 402534 <ferror@plt+0xc84>
  402504:	bl	401870 <fprintf@plt>
  402508:	mul	w1, w19, w24
  40250c:	cmp	w1, w23
  402510:	b.hi	4024f0 <ferror@plt+0xc40>  // b.pmore
  402514:	mov	x1, x21
  402518:	mov	w0, #0xa                   	// #10
  40251c:	bl	4015a0 <fputc@plt>
  402520:	add	w19, w19, #0x1
  402524:	ldr	x2, [x20, #16]!
  402528:	mov	x1, x22
  40252c:	mov	x0, x21
  402530:	cbnz	x2, 402504 <ferror@plt+0xc54>
  402534:	ldp	x19, x20, [sp, #16]
  402538:	ldp	x21, x22, [sp, #32]
  40253c:	ldp	x23, x24, [sp, #48]
  402540:	ldp	x29, x30, [sp], #64
  402544:	ret
  402548:	ret
  40254c:	nop
  402550:	stp	x29, x30, [sp, #-32]!
  402554:	mov	x29, sp
  402558:	stp	x19, x20, [sp, #16]
  40255c:	mov	x19, x0
  402560:	ldr	x0, [x0]
  402564:	cbz	x0, 402594 <ferror@plt+0xce4>
  402568:	mov	x20, x1
  40256c:	b	402578 <ferror@plt+0xcc8>
  402570:	ldr	x0, [x19, #16]!
  402574:	cbz	x0, 402594 <ferror@plt+0xce4>
  402578:	mov	x1, x20
  40257c:	bl	4016a0 <strcasecmp@plt>
  402580:	cbnz	w0, 402570 <ferror@plt+0xcc0>
  402584:	ldr	w0, [x19, #8]
  402588:	ldp	x19, x20, [sp, #16]
  40258c:	ldp	x29, x30, [sp], #32
  402590:	ret
  402594:	mov	w0, #0xffffffff            	// #-1
  402598:	ldp	x19, x20, [sp, #16]
  40259c:	ldp	x29, x30, [sp], #32
  4025a0:	ret
  4025a4:	nop
  4025a8:	stp	x29, x30, [sp, #-288]!
  4025ac:	adrp	x8, 416000 <ferror@plt+0x14750>
  4025b0:	mov	x29, sp
  4025b4:	ldr	w8, [x8, #564]
  4025b8:	str	q0, [sp, #96]
  4025bc:	str	q1, [sp, #112]
  4025c0:	str	q2, [sp, #128]
  4025c4:	str	q3, [sp, #144]
  4025c8:	str	q4, [sp, #160]
  4025cc:	str	q5, [sp, #176]
  4025d0:	str	q6, [sp, #192]
  4025d4:	str	q7, [sp, #208]
  4025d8:	stp	x1, x2, [sp, #232]
  4025dc:	stp	x3, x4, [sp, #248]
  4025e0:	stp	x5, x6, [sp, #264]
  4025e4:	str	x7, [sp, #280]
  4025e8:	cbz	w8, 402640 <ferror@plt+0xd90>
  4025ec:	str	x19, [sp, #16]
  4025f0:	mov	x19, x0
  4025f4:	mov	x0, #0x0                   	// #0
  4025f8:	bl	4017d0 <fflush@plt>
  4025fc:	add	x1, sp, #0x120
  402600:	stp	x1, x1, [sp, #64]
  402604:	add	x0, sp, #0xe0
  402608:	mov	w3, #0xffffffc8            	// #-56
  40260c:	mov	w2, #0xffffff80            	// #-128
  402610:	str	x0, [sp, #80]
  402614:	add	x1, sp, #0x20
  402618:	stp	w3, w2, [sp, #88]
  40261c:	mov	x0, x19
  402620:	ldp	x2, x3, [sp, #64]
  402624:	stp	x2, x3, [sp, #32]
  402628:	ldp	x2, x3, [sp, #80]
  40262c:	stp	x2, x3, [sp, #48]
  402630:	bl	401680 <vwarnx@plt>
  402634:	mov	x0, #0x0                   	// #0
  402638:	bl	4017d0 <fflush@plt>
  40263c:	ldr	x19, [sp, #16]
  402640:	ldp	x29, x30, [sp], #288
  402644:	ret
  402648:	stp	x29, x30, [sp, #-16]!
  40264c:	mov	w1, w0
  402650:	adrp	x2, 404000 <ferror@plt+0x2750>
  402654:	mov	x29, sp
  402658:	add	x0, x2, #0x2b8
  40265c:	bl	4025a8 <ferror@plt+0xcf8>
  402660:	mov	w0, #0x0                   	// #0
  402664:	bl	401540 <exit@plt>
  402668:	stp	x29, x30, [sp, #-32]!
  40266c:	adrp	x0, 416000 <ferror@plt+0x14750>
  402670:	mov	x29, sp
  402674:	stp	x19, x20, [sp, #16]
  402678:	ldr	x20, [x0, #544]
  40267c:	bl	401860 <__errno_location@plt>
  402680:	mov	x19, x0
  402684:	mov	x0, x20
  402688:	str	wzr, [x19]
  40268c:	bl	4018b0 <ferror@plt>
  402690:	cbz	w0, 402730 <ferror@plt+0xe80>
  402694:	ldr	w0, [x19]
  402698:	cmp	w0, #0x9
  40269c:	b.ne	4026e0 <ferror@plt+0xe30>  // b.any
  4026a0:	adrp	x0, 416000 <ferror@plt+0x14750>
  4026a4:	ldr	x20, [x0, #520]
  4026a8:	str	wzr, [x19]
  4026ac:	mov	x0, x20
  4026b0:	bl	4018b0 <ferror@plt>
  4026b4:	cbnz	w0, 4026c8 <ferror@plt+0xe18>
  4026b8:	mov	x0, x20
  4026bc:	bl	4017d0 <fflush@plt>
  4026c0:	cbz	w0, 402710 <ferror@plt+0xe60>
  4026c4:	nop
  4026c8:	ldr	w0, [x19]
  4026cc:	cmp	w0, #0x9
  4026d0:	b.ne	402708 <ferror@plt+0xe58>  // b.any
  4026d4:	ldp	x19, x20, [sp, #16]
  4026d8:	ldp	x29, x30, [sp], #32
  4026dc:	ret
  4026e0:	cmp	w0, #0x20
  4026e4:	b.eq	4026a0 <ferror@plt+0xdf0>  // b.none
  4026e8:	adrp	x1, 404000 <ferror@plt+0x2750>
  4026ec:	mov	w2, #0x5                   	// #5
  4026f0:	add	x1, x1, #0x2d0
  4026f4:	cbz	w0, 40275c <ferror@plt+0xeac>
  4026f8:	mov	x0, #0x0                   	// #0
  4026fc:	bl	401820 <dcgettext@plt>
  402700:	bl	401730 <warn@plt>
  402704:	nop
  402708:	mov	w0, #0x1                   	// #1
  40270c:	bl	4014f0 <_exit@plt>
  402710:	mov	x0, x20
  402714:	bl	4015e0 <fileno@plt>
  402718:	tbnz	w0, #31, 4026c8 <ferror@plt+0xe18>
  40271c:	bl	401550 <dup@plt>
  402720:	tbnz	w0, #31, 4026c8 <ferror@plt+0xe18>
  402724:	bl	4016c0 <close@plt>
  402728:	cbz	w0, 4026d4 <ferror@plt+0xe24>
  40272c:	b	4026c8 <ferror@plt+0xe18>
  402730:	mov	x0, x20
  402734:	bl	4017d0 <fflush@plt>
  402738:	cbnz	w0, 402694 <ferror@plt+0xde4>
  40273c:	mov	x0, x20
  402740:	bl	4015e0 <fileno@plt>
  402744:	tbnz	w0, #31, 402694 <ferror@plt+0xde4>
  402748:	bl	401550 <dup@plt>
  40274c:	tbnz	w0, #31, 402694 <ferror@plt+0xde4>
  402750:	bl	4016c0 <close@plt>
  402754:	cbz	w0, 4026a0 <ferror@plt+0xdf0>
  402758:	b	402694 <ferror@plt+0xde4>
  40275c:	mov	x0, #0x0                   	// #0
  402760:	bl	401820 <dcgettext@plt>
  402764:	bl	4017e0 <warnx@plt>
  402768:	b	402708 <ferror@plt+0xe58>
  40276c:	nop
  402770:	str	xzr, [x1]
  402774:	mov	x2, x0
  402778:	cbz	x0, 4027f0 <ferror@plt+0xf40>
  40277c:	ldrsb	w3, [x0]
  402780:	cmp	w3, #0x2f
  402784:	b.ne	4027dc <ferror@plt+0xf2c>  // b.any
  402788:	ldrsb	w3, [x2, #1]
  40278c:	mov	x0, x2
  402790:	add	x2, x2, #0x1
  402794:	cmp	w3, #0x2f
  402798:	b.eq	402788 <ferror@plt+0xed8>  // b.none
  40279c:	mov	x3, #0x1                   	// #1
  4027a0:	str	x3, [x1]
  4027a4:	ldrsb	w3, [x0, #1]
  4027a8:	cmp	w3, #0x2f
  4027ac:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  4027b0:	b.eq	4027d8 <ferror@plt+0xf28>  // b.none
  4027b4:	sub	x2, x2, #0x1
  4027b8:	mov	x3, #0x2                   	// #2
  4027bc:	nop
  4027c0:	str	x3, [x1]
  4027c4:	ldrsb	w4, [x2, x3]
  4027c8:	add	x3, x3, #0x1
  4027cc:	cmp	w4, #0x2f
  4027d0:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  4027d4:	b.ne	4027c0 <ferror@plt+0xf10>  // b.any
  4027d8:	ret
  4027dc:	mov	x0, #0x0                   	// #0
  4027e0:	cbz	w3, 4027d8 <ferror@plt+0xf28>
  4027e4:	mov	x0, x2
  4027e8:	add	x2, x2, #0x1
  4027ec:	b	40279c <ferror@plt+0xeec>
  4027f0:	mov	x0, #0x0                   	// #0
  4027f4:	ret
  4027f8:	stp	x29, x30, [sp, #-48]!
  4027fc:	mov	x29, sp
  402800:	stp	x19, x20, [sp, #16]
  402804:	mov	x20, x0
  402808:	mov	w19, #0x0                   	// #0
  40280c:	str	x21, [sp, #32]
  402810:	mov	x21, x1
  402814:	ldrsb	w1, [x0]
  402818:	mov	x0, #0x0                   	// #0
  40281c:	cbz	w1, 402844 <ferror@plt+0xf94>
  402820:	cmp	w1, #0x5c
  402824:	b.eq	402854 <ferror@plt+0xfa4>  // b.none
  402828:	mov	x0, x21
  40282c:	bl	4017c0 <strchr@plt>
  402830:	cbnz	x0, 402880 <ferror@plt+0xfd0>
  402834:	add	w19, w19, #0x1
  402838:	sxtw	x0, w19
  40283c:	ldrsb	w1, [x20, w19, sxtw]
  402840:	cbnz	w1, 402820 <ferror@plt+0xf70>
  402844:	ldp	x19, x20, [sp, #16]
  402848:	ldr	x21, [sp, #32]
  40284c:	ldp	x29, x30, [sp], #48
  402850:	ret
  402854:	add	w0, w19, #0x1
  402858:	ldrsb	w0, [x20, w0, sxtw]
  40285c:	cbz	w0, 402880 <ferror@plt+0xfd0>
  402860:	add	w19, w19, #0x2
  402864:	sxtw	x0, w19
  402868:	ldrsb	w1, [x20, w19, sxtw]
  40286c:	cbnz	w1, 402820 <ferror@plt+0xf70>
  402870:	ldp	x19, x20, [sp, #16]
  402874:	ldr	x21, [sp, #32]
  402878:	ldp	x29, x30, [sp], #48
  40287c:	ret
  402880:	sxtw	x0, w19
  402884:	ldp	x19, x20, [sp, #16]
  402888:	ldr	x21, [sp, #32]
  40288c:	ldp	x29, x30, [sp], #48
  402890:	ret
  402894:	nop
  402898:	stp	x29, x30, [sp, #-80]!
  40289c:	mov	x29, sp
  4028a0:	stp	x19, x20, [sp, #16]
  4028a4:	mov	x19, x0
  4028a8:	stp	x21, x22, [sp, #32]
  4028ac:	mov	x22, x1
  4028b0:	mov	w21, w2
  4028b4:	str	x23, [sp, #48]
  4028b8:	adrp	x23, 416000 <ferror@plt+0x14750>
  4028bc:	str	xzr, [sp, #72]
  4028c0:	bl	401860 <__errno_location@plt>
  4028c4:	str	wzr, [x0]
  4028c8:	cbz	x19, 4028dc <ferror@plt+0x102c>
  4028cc:	mov	x20, x0
  4028d0:	ldrsb	w0, [x19]
  4028d4:	adrp	x23, 416000 <ferror@plt+0x14750>
  4028d8:	cbnz	w0, 4028f4 <ferror@plt+0x1044>
  4028dc:	ldr	w0, [x23, #512]
  4028e0:	adrp	x1, 404000 <ferror@plt+0x2750>
  4028e4:	mov	x3, x19
  4028e8:	mov	x2, x22
  4028ec:	add	x1, x1, #0xf48
  4028f0:	bl	401830 <errx@plt>
  4028f4:	add	x1, sp, #0x48
  4028f8:	mov	w2, w21
  4028fc:	mov	x0, x19
  402900:	mov	w3, #0x0                   	// #0
  402904:	bl	401690 <__strtoul_internal@plt>
  402908:	ldr	w1, [x20]
  40290c:	cbnz	w1, 40293c <ferror@plt+0x108c>
  402910:	ldr	x1, [sp, #72]
  402914:	cmp	x1, x19
  402918:	b.eq	4028dc <ferror@plt+0x102c>  // b.none
  40291c:	cbz	x1, 402928 <ferror@plt+0x1078>
  402920:	ldrsb	w1, [x1]
  402924:	cbnz	w1, 4028dc <ferror@plt+0x102c>
  402928:	ldp	x19, x20, [sp, #16]
  40292c:	ldp	x21, x22, [sp, #32]
  402930:	ldr	x23, [sp, #48]
  402934:	ldp	x29, x30, [sp], #80
  402938:	ret
  40293c:	ldr	w0, [x23, #512]
  402940:	cmp	w1, #0x22
  402944:	b.ne	4028dc <ferror@plt+0x102c>  // b.any
  402948:	adrp	x1, 404000 <ferror@plt+0x2750>
  40294c:	mov	x3, x19
  402950:	mov	x2, x22
  402954:	add	x1, x1, #0xf48
  402958:	bl	401880 <err@plt>
  40295c:	nop
  402960:	stp	x29, x30, [sp, #-32]!
  402964:	mov	x29, sp
  402968:	stp	x19, x20, [sp, #16]
  40296c:	mov	x19, x1
  402970:	mov	x20, x0
  402974:	bl	401860 <__errno_location@plt>
  402978:	mov	x4, x0
  40297c:	adrp	x0, 416000 <ferror@plt+0x14750>
  402980:	mov	w5, #0x22                  	// #34
  402984:	adrp	x1, 404000 <ferror@plt+0x2750>
  402988:	mov	x3, x20
  40298c:	ldr	w0, [x0, #512]
  402990:	mov	x2, x19
  402994:	str	w5, [x4]
  402998:	add	x1, x1, #0xf48
  40299c:	bl	401880 <err@plt>
  4029a0:	stp	x29, x30, [sp, #-32]!
  4029a4:	mov	x29, sp
  4029a8:	stp	x19, x20, [sp, #16]
  4029ac:	mov	x20, x1
  4029b0:	mov	x19, x0
  4029b4:	bl	402898 <ferror@plt+0xfe8>
  4029b8:	mov	x1, #0xffffffff            	// #4294967295
  4029bc:	cmp	x0, x1
  4029c0:	b.hi	4029d0 <ferror@plt+0x1120>  // b.pmore
  4029c4:	ldp	x19, x20, [sp, #16]
  4029c8:	ldp	x29, x30, [sp], #32
  4029cc:	ret
  4029d0:	mov	x1, x20
  4029d4:	mov	x0, x19
  4029d8:	bl	402960 <ferror@plt+0x10b0>
  4029dc:	nop
  4029e0:	adrp	x1, 416000 <ferror@plt+0x14750>
  4029e4:	str	w0, [x1, #512]
  4029e8:	ret
  4029ec:	nop
  4029f0:	stp	x29, x30, [sp, #-128]!
  4029f4:	mov	x29, sp
  4029f8:	stp	x19, x20, [sp, #16]
  4029fc:	mov	x20, x0
  402a00:	stp	x21, x22, [sp, #32]
  402a04:	mov	x22, x1
  402a08:	stp	x23, x24, [sp, #48]
  402a0c:	mov	x23, x2
  402a10:	str	xzr, [x1]
  402a14:	bl	401860 <__errno_location@plt>
  402a18:	mov	x21, x0
  402a1c:	cbz	x20, 402cb0 <ferror@plt+0x1400>
  402a20:	ldrsb	w19, [x20]
  402a24:	cbz	w19, 402cb0 <ferror@plt+0x1400>
  402a28:	bl	401740 <__ctype_b_loc@plt>
  402a2c:	mov	x24, x0
  402a30:	mov	x2, x20
  402a34:	ldr	x0, [x0]
  402a38:	b	402a40 <ferror@plt+0x1190>
  402a3c:	ldrsb	w19, [x2, #1]!
  402a40:	ubfiz	x1, x19, #1, #8
  402a44:	ldrh	w1, [x0, x1]
  402a48:	tbnz	w1, #13, 402a3c <ferror@plt+0x118c>
  402a4c:	cmp	w19, #0x2d
  402a50:	b.eq	402cb0 <ferror@plt+0x1400>  // b.none
  402a54:	stp	x25, x26, [sp, #64]
  402a58:	mov	x0, x20
  402a5c:	mov	w3, #0x0                   	// #0
  402a60:	stp	x27, x28, [sp, #80]
  402a64:	add	x27, sp, #0x78
  402a68:	mov	x1, x27
  402a6c:	str	wzr, [x21]
  402a70:	mov	w2, #0x0                   	// #0
  402a74:	str	xzr, [sp, #120]
  402a78:	bl	401690 <__strtoul_internal@plt>
  402a7c:	mov	x25, x0
  402a80:	ldr	x28, [sp, #120]
  402a84:	ldr	w0, [x21]
  402a88:	cmp	x28, x20
  402a8c:	b.eq	402ca0 <ferror@plt+0x13f0>  // b.none
  402a90:	cbnz	w0, 402cd0 <ferror@plt+0x1420>
  402a94:	cbz	x28, 402d44 <ferror@plt+0x1494>
  402a98:	ldrsb	w0, [x28]
  402a9c:	mov	w20, #0x0                   	// #0
  402aa0:	mov	x26, #0x0                   	// #0
  402aa4:	cbz	w0, 402d44 <ferror@plt+0x1494>
  402aa8:	ldrsb	w0, [x28, #1]
  402aac:	cmp	w0, #0x69
  402ab0:	b.eq	402b5c <ferror@plt+0x12ac>  // b.none
  402ab4:	and	w1, w0, #0xffffffdf
  402ab8:	cmp	w1, #0x42
  402abc:	b.ne	402d34 <ferror@plt+0x1484>  // b.any
  402ac0:	ldrsb	w0, [x28, #2]
  402ac4:	cbz	w0, 402d7c <ferror@plt+0x14cc>
  402ac8:	bl	4015c0 <localeconv@plt>
  402acc:	cbz	x0, 402ca8 <ferror@plt+0x13f8>
  402ad0:	ldr	x1, [x0]
  402ad4:	cbz	x1, 402ca8 <ferror@plt+0x13f8>
  402ad8:	mov	x0, x1
  402adc:	str	x1, [sp, #104]
  402ae0:	bl	401520 <strlen@plt>
  402ae4:	mov	x19, x0
  402ae8:	cbnz	x26, 402ca8 <ferror@plt+0x13f8>
  402aec:	ldrsb	w0, [x28]
  402af0:	cbz	w0, 402ca8 <ferror@plt+0x13f8>
  402af4:	ldr	x1, [sp, #104]
  402af8:	mov	x2, x19
  402afc:	mov	x0, x1
  402b00:	mov	x1, x28
  402b04:	bl	401630 <strncmp@plt>
  402b08:	cbnz	w0, 402ca8 <ferror@plt+0x13f8>
  402b0c:	ldrsb	w4, [x28, x19]
  402b10:	add	x1, x28, x19
  402b14:	cmp	w4, #0x30
  402b18:	b.ne	402d58 <ferror@plt+0x14a8>  // b.any
  402b1c:	add	w0, w20, #0x1
  402b20:	mov	x19, x1
  402b24:	nop
  402b28:	sub	w3, w19, w1
  402b2c:	ldrsb	w4, [x19, #1]!
  402b30:	add	w20, w3, w0
  402b34:	cmp	w4, #0x30
  402b38:	b.eq	402b28 <ferror@plt+0x1278>  // b.none
  402b3c:	ldr	x0, [x24]
  402b40:	ldrh	w0, [x0, w4, sxtw #1]
  402b44:	tbnz	w0, #11, 402ce4 <ferror@plt+0x1434>
  402b48:	mov	x28, x19
  402b4c:	str	x19, [sp, #120]
  402b50:	ldrsb	w0, [x28, #1]
  402b54:	cmp	w0, #0x69
  402b58:	b.ne	402ab4 <ferror@plt+0x1204>  // b.any
  402b5c:	ldrsb	w0, [x28, #2]
  402b60:	and	w0, w0, #0xffffffdf
  402b64:	cmp	w0, #0x42
  402b68:	b.ne	402ac8 <ferror@plt+0x1218>  // b.any
  402b6c:	ldrsb	w0, [x28, #3]
  402b70:	cbnz	w0, 402ac8 <ferror@plt+0x1218>
  402b74:	mov	x19, #0x400                 	// #1024
  402b78:	ldrsb	w27, [x28]
  402b7c:	adrp	x24, 404000 <ferror@plt+0x2750>
  402b80:	add	x24, x24, #0xf58
  402b84:	mov	x0, x24
  402b88:	mov	w1, w27
  402b8c:	bl	4017c0 <strchr@plt>
  402b90:	cbz	x0, 402d84 <ferror@plt+0x14d4>
  402b94:	sub	x1, x0, x24
  402b98:	add	w1, w1, #0x1
  402b9c:	cbz	w1, 402da0 <ferror@plt+0x14f0>
  402ba0:	sxtw	x2, w19
  402ba4:	umulh	x0, x25, x2
  402ba8:	cbnz	x0, 402d70 <ferror@plt+0x14c0>
  402bac:	sub	w0, w1, #0x2
  402bb0:	b	402bc0 <ferror@plt+0x1310>
  402bb4:	umulh	x3, x25, x2
  402bb8:	sub	w0, w0, #0x1
  402bbc:	cbnz	x3, 402d70 <ferror@plt+0x14c0>
  402bc0:	mul	x25, x25, x2
  402bc4:	cmn	w0, #0x1
  402bc8:	b.ne	402bb4 <ferror@plt+0x1304>  // b.any
  402bcc:	mov	w0, #0x0                   	// #0
  402bd0:	cbz	x23, 402bd8 <ferror@plt+0x1328>
  402bd4:	str	w1, [x23]
  402bd8:	cmp	x26, #0x0
  402bdc:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  402be0:	b.eq	402c8c <ferror@plt+0x13dc>  // b.none
  402be4:	sub	w1, w1, #0x2
  402be8:	mov	x5, #0x1                   	// #1
  402bec:	b	402bfc <ferror@plt+0x134c>
  402bf0:	umulh	x2, x5, x19
  402bf4:	sub	w1, w1, #0x1
  402bf8:	cbnz	x2, 402c08 <ferror@plt+0x1358>
  402bfc:	mul	x5, x5, x19
  402c00:	cmn	w1, #0x1
  402c04:	b.ne	402bf0 <ferror@plt+0x1340>  // b.any
  402c08:	cmp	x26, #0xa
  402c0c:	mov	x1, #0xa                   	// #10
  402c10:	b.ls	402c28 <ferror@plt+0x1378>  // b.plast
  402c14:	nop
  402c18:	add	x1, x1, x1, lsl #2
  402c1c:	cmp	x26, x1, lsl #1
  402c20:	lsl	x1, x1, #1
  402c24:	b.hi	402c18 <ferror@plt+0x1368>  // b.pmore
  402c28:	cbz	w20, 402c44 <ferror@plt+0x1394>
  402c2c:	mov	w2, #0x0                   	// #0
  402c30:	add	x1, x1, x1, lsl #2
  402c34:	add	w2, w2, #0x1
  402c38:	cmp	w20, w2
  402c3c:	lsl	x1, x1, #1
  402c40:	b.ne	402c30 <ferror@plt+0x1380>  // b.any
  402c44:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  402c48:	mov	x4, #0x1                   	// #1
  402c4c:	movk	x8, #0xcccd
  402c50:	umulh	x6, x26, x8
  402c54:	add	x7, x4, x4, lsl #2
  402c58:	mov	x3, x4
  402c5c:	cmp	x26, #0x9
  402c60:	lsl	x4, x7, #1
  402c64:	lsr	x2, x6, #3
  402c68:	add	x2, x2, x2, lsl #2
  402c6c:	sub	x2, x26, x2, lsl #1
  402c70:	lsr	x26, x6, #3
  402c74:	cbz	x2, 402c88 <ferror@plt+0x13d8>
  402c78:	udiv	x3, x1, x3
  402c7c:	udiv	x2, x3, x2
  402c80:	udiv	x2, x5, x2
  402c84:	add	x25, x25, x2
  402c88:	b.hi	402c50 <ferror@plt+0x13a0>  // b.pmore
  402c8c:	str	x25, [x22]
  402c90:	tbnz	w0, #31, 402d60 <ferror@plt+0x14b0>
  402c94:	ldp	x25, x26, [sp, #64]
  402c98:	ldp	x27, x28, [sp, #80]
  402c9c:	b	402cbc <ferror@plt+0x140c>
  402ca0:	cbnz	w0, 402cdc <ferror@plt+0x142c>
  402ca4:	nop
  402ca8:	ldp	x25, x26, [sp, #64]
  402cac:	ldp	x27, x28, [sp, #80]
  402cb0:	mov	w1, #0x16                  	// #22
  402cb4:	mov	w0, #0xffffffea            	// #-22
  402cb8:	str	w1, [x21]
  402cbc:	ldp	x19, x20, [sp, #16]
  402cc0:	ldp	x21, x22, [sp, #32]
  402cc4:	ldp	x23, x24, [sp, #48]
  402cc8:	ldp	x29, x30, [sp], #128
  402ccc:	ret
  402cd0:	sub	x1, x25, #0x1
  402cd4:	cmn	x1, #0x3
  402cd8:	b.ls	402a94 <ferror@plt+0x11e4>  // b.plast
  402cdc:	neg	w0, w0
  402ce0:	b	402c90 <ferror@plt+0x13e0>
  402ce4:	str	wzr, [x21]
  402ce8:	mov	x1, x27
  402cec:	mov	x0, x19
  402cf0:	mov	w3, #0x0                   	// #0
  402cf4:	mov	w2, #0x0                   	// #0
  402cf8:	str	xzr, [sp, #120]
  402cfc:	bl	401690 <__strtoul_internal@plt>
  402d00:	mov	x26, x0
  402d04:	ldr	x28, [sp, #120]
  402d08:	ldr	w0, [x21]
  402d0c:	cmp	x28, x19
  402d10:	b.eq	402ca0 <ferror@plt+0x13f0>  // b.none
  402d14:	cbz	w0, 402d3c <ferror@plt+0x148c>
  402d18:	sub	x1, x26, #0x1
  402d1c:	cmn	x1, #0x3
  402d20:	b.hi	402cdc <ferror@plt+0x142c>  // b.pmore
  402d24:	cbz	x28, 402ca8 <ferror@plt+0x13f8>
  402d28:	ldrsb	w0, [x28]
  402d2c:	cbnz	w0, 402aa8 <ferror@plt+0x11f8>
  402d30:	b	402ca8 <ferror@plt+0x13f8>
  402d34:	cbnz	w0, 402ac8 <ferror@plt+0x1218>
  402d38:	b	402b74 <ferror@plt+0x12c4>
  402d3c:	cbnz	x26, 402d24 <ferror@plt+0x1474>
  402d40:	b	402aa8 <ferror@plt+0x11f8>
  402d44:	mov	w0, #0x0                   	// #0
  402d48:	ldp	x27, x28, [sp, #80]
  402d4c:	str	x25, [x22]
  402d50:	ldp	x25, x26, [sp, #64]
  402d54:	b	402cbc <ferror@plt+0x140c>
  402d58:	mov	x19, x1
  402d5c:	b	402b3c <ferror@plt+0x128c>
  402d60:	neg	w1, w0
  402d64:	ldp	x25, x26, [sp, #64]
  402d68:	ldp	x27, x28, [sp, #80]
  402d6c:	b	402cb8 <ferror@plt+0x1408>
  402d70:	mov	w0, #0xffffffde            	// #-34
  402d74:	cbnz	x23, 402bd4 <ferror@plt+0x1324>
  402d78:	b	402bd8 <ferror@plt+0x1328>
  402d7c:	mov	x19, #0x3e8                 	// #1000
  402d80:	b	402b78 <ferror@plt+0x12c8>
  402d84:	adrp	x1, 404000 <ferror@plt+0x2750>
  402d88:	add	x24, x1, #0xf68
  402d8c:	mov	x0, x24
  402d90:	mov	w1, w27
  402d94:	bl	4017c0 <strchr@plt>
  402d98:	cbnz	x0, 402b94 <ferror@plt+0x12e4>
  402d9c:	b	402ca8 <ferror@plt+0x13f8>
  402da0:	mov	w0, #0x0                   	// #0
  402da4:	cbnz	x23, 402bd4 <ferror@plt+0x1324>
  402da8:	ldp	x27, x28, [sp, #80]
  402dac:	str	x25, [x22]
  402db0:	ldp	x25, x26, [sp, #64]
  402db4:	b	402cbc <ferror@plt+0x140c>
  402db8:	mov	x2, #0x0                   	// #0
  402dbc:	b	4029f0 <ferror@plt+0x1140>
  402dc0:	stp	x29, x30, [sp, #-48]!
  402dc4:	mov	x29, sp
  402dc8:	stp	x21, x22, [sp, #32]
  402dcc:	mov	x22, x1
  402dd0:	cbz	x0, 402e30 <ferror@plt+0x1580>
  402dd4:	mov	x21, x0
  402dd8:	stp	x19, x20, [sp, #16]
  402ddc:	mov	x20, x0
  402de0:	b	402dfc <ferror@plt+0x154c>
  402de4:	bl	401740 <__ctype_b_loc@plt>
  402de8:	ubfiz	x19, x19, #1, #8
  402dec:	ldr	x2, [x0]
  402df0:	ldrh	w2, [x2, x19]
  402df4:	tbz	w2, #11, 402e04 <ferror@plt+0x1554>
  402df8:	add	x20, x20, #0x1
  402dfc:	ldrsb	w19, [x20]
  402e00:	cbnz	w19, 402de4 <ferror@plt+0x1534>
  402e04:	cbz	x22, 402e0c <ferror@plt+0x155c>
  402e08:	str	x20, [x22]
  402e0c:	cmp	x20, x21
  402e10:	b.ls	402e48 <ferror@plt+0x1598>  // b.plast
  402e14:	ldrsb	w1, [x20]
  402e18:	mov	w0, #0x1                   	// #1
  402e1c:	ldp	x19, x20, [sp, #16]
  402e20:	cbnz	w1, 402e38 <ferror@plt+0x1588>
  402e24:	ldp	x21, x22, [sp, #32]
  402e28:	ldp	x29, x30, [sp], #48
  402e2c:	ret
  402e30:	cbz	x1, 402e38 <ferror@plt+0x1588>
  402e34:	str	xzr, [x1]
  402e38:	mov	w0, #0x0                   	// #0
  402e3c:	ldp	x21, x22, [sp, #32]
  402e40:	ldp	x29, x30, [sp], #48
  402e44:	ret
  402e48:	mov	w0, #0x0                   	// #0
  402e4c:	ldp	x19, x20, [sp, #16]
  402e50:	b	402e3c <ferror@plt+0x158c>
  402e54:	nop
  402e58:	stp	x29, x30, [sp, #-48]!
  402e5c:	mov	x29, sp
  402e60:	stp	x21, x22, [sp, #32]
  402e64:	mov	x22, x1
  402e68:	cbz	x0, 402ec8 <ferror@plt+0x1618>
  402e6c:	mov	x21, x0
  402e70:	stp	x19, x20, [sp, #16]
  402e74:	mov	x20, x0
  402e78:	b	402e94 <ferror@plt+0x15e4>
  402e7c:	bl	401740 <__ctype_b_loc@plt>
  402e80:	ubfiz	x19, x19, #1, #8
  402e84:	ldr	x2, [x0]
  402e88:	ldrh	w2, [x2, x19]
  402e8c:	tbz	w2, #12, 402e9c <ferror@plt+0x15ec>
  402e90:	add	x20, x20, #0x1
  402e94:	ldrsb	w19, [x20]
  402e98:	cbnz	w19, 402e7c <ferror@plt+0x15cc>
  402e9c:	cbz	x22, 402ea4 <ferror@plt+0x15f4>
  402ea0:	str	x20, [x22]
  402ea4:	cmp	x20, x21
  402ea8:	b.ls	402ee0 <ferror@plt+0x1630>  // b.plast
  402eac:	ldrsb	w1, [x20]
  402eb0:	mov	w0, #0x1                   	// #1
  402eb4:	ldp	x19, x20, [sp, #16]
  402eb8:	cbnz	w1, 402ed0 <ferror@plt+0x1620>
  402ebc:	ldp	x21, x22, [sp, #32]
  402ec0:	ldp	x29, x30, [sp], #48
  402ec4:	ret
  402ec8:	cbz	x1, 402ed0 <ferror@plt+0x1620>
  402ecc:	str	xzr, [x1]
  402ed0:	mov	w0, #0x0                   	// #0
  402ed4:	ldp	x21, x22, [sp, #32]
  402ed8:	ldp	x29, x30, [sp], #48
  402edc:	ret
  402ee0:	mov	w0, #0x0                   	// #0
  402ee4:	ldp	x19, x20, [sp, #16]
  402ee8:	b	402ed4 <ferror@plt+0x1624>
  402eec:	nop
  402ef0:	stp	x29, x30, [sp, #-128]!
  402ef4:	mov	x29, sp
  402ef8:	stp	x19, x20, [sp, #16]
  402efc:	mov	x20, x0
  402f00:	mov	w0, #0xffffffd0            	// #-48
  402f04:	stp	x21, x22, [sp, #32]
  402f08:	mov	x21, x1
  402f0c:	add	x22, sp, #0x80
  402f10:	add	x1, sp, #0x50
  402f14:	stp	x22, x22, [sp, #48]
  402f18:	str	x1, [sp, #64]
  402f1c:	stp	w0, wzr, [sp, #72]
  402f20:	stp	x2, x3, [sp, #80]
  402f24:	stp	x4, x5, [sp, #96]
  402f28:	stp	x6, x7, [sp, #112]
  402f2c:	b	402f78 <ferror@plt+0x16c8>
  402f30:	ldr	x1, [x2]
  402f34:	add	x0, x2, #0xf
  402f38:	and	x0, x0, #0xfffffffffffffff8
  402f3c:	str	x0, [sp, #48]
  402f40:	cbz	x1, 402fb8 <ferror@plt+0x1708>
  402f44:	ldr	x2, [sp, #48]
  402f48:	add	x0, x2, #0xf
  402f4c:	and	x0, x0, #0xfffffffffffffff8
  402f50:	str	x0, [sp, #48]
  402f54:	ldr	x19, [x2]
  402f58:	cbz	x19, 402fb8 <ferror@plt+0x1708>
  402f5c:	mov	x0, x20
  402f60:	bl	401720 <strcmp@plt>
  402f64:	cbz	w0, 402fd4 <ferror@plt+0x1724>
  402f68:	mov	x1, x19
  402f6c:	mov	x0, x20
  402f70:	bl	401720 <strcmp@plt>
  402f74:	cbz	w0, 402fd8 <ferror@plt+0x1728>
  402f78:	ldr	w3, [sp, #72]
  402f7c:	ldr	x2, [sp, #48]
  402f80:	tbz	w3, #31, 402f30 <ferror@plt+0x1680>
  402f84:	add	w0, w3, #0x8
  402f88:	str	w0, [sp, #72]
  402f8c:	cmp	w0, #0x0
  402f90:	b.gt	402f30 <ferror@plt+0x1680>
  402f94:	ldr	x1, [x22, w3, sxtw]
  402f98:	cbz	x1, 402fb8 <ferror@plt+0x1708>
  402f9c:	cbz	w0, 402f48 <ferror@plt+0x1698>
  402fa0:	add	w3, w3, #0x10
  402fa4:	str	w3, [sp, #72]
  402fa8:	cmp	w3, #0x0
  402fac:	b.gt	402f48 <ferror@plt+0x1698>
  402fb0:	add	x2, x22, w0, sxtw
  402fb4:	b	402f54 <ferror@plt+0x16a4>
  402fb8:	adrp	x0, 416000 <ferror@plt+0x14750>
  402fbc:	adrp	x1, 404000 <ferror@plt+0x2750>
  402fc0:	mov	x3, x20
  402fc4:	mov	x2, x21
  402fc8:	ldr	w0, [x0, #512]
  402fcc:	add	x1, x1, #0xf48
  402fd0:	bl	401830 <errx@plt>
  402fd4:	mov	w0, #0x1                   	// #1
  402fd8:	ldp	x19, x20, [sp, #16]
  402fdc:	ldp	x21, x22, [sp, #32]
  402fe0:	ldp	x29, x30, [sp], #128
  402fe4:	ret
  402fe8:	cbz	x1, 403014 <ferror@plt+0x1764>
  402fec:	add	x3, x0, x1
  402ff0:	sxtb	w2, w2
  402ff4:	b	403008 <ferror@plt+0x1758>
  402ff8:	b.eq	403018 <ferror@plt+0x1768>  // b.none
  402ffc:	add	x0, x0, #0x1
  403000:	cmp	x3, x0
  403004:	b.eq	403014 <ferror@plt+0x1764>  // b.none
  403008:	ldrsb	w1, [x0]
  40300c:	cmp	w2, w1
  403010:	cbnz	w1, 402ff8 <ferror@plt+0x1748>
  403014:	mov	x0, #0x0                   	// #0
  403018:	ret
  40301c:	nop
  403020:	stp	x29, x30, [sp, #-32]!
  403024:	mov	w2, #0xa                   	// #10
  403028:	mov	x29, sp
  40302c:	stp	x19, x20, [sp, #16]
  403030:	mov	x20, x1
  403034:	mov	x19, x0
  403038:	bl	4029a0 <ferror@plt+0x10f0>
  40303c:	mov	w1, #0xffff                	// #65535
  403040:	cmp	w0, w1
  403044:	b.hi	403054 <ferror@plt+0x17a4>  // b.pmore
  403048:	ldp	x19, x20, [sp, #16]
  40304c:	ldp	x29, x30, [sp], #32
  403050:	ret
  403054:	mov	x1, x20
  403058:	mov	x0, x19
  40305c:	bl	402960 <ferror@plt+0x10b0>
  403060:	stp	x29, x30, [sp, #-32]!
  403064:	mov	w2, #0x10                  	// #16
  403068:	mov	x29, sp
  40306c:	stp	x19, x20, [sp, #16]
  403070:	mov	x20, x1
  403074:	mov	x19, x0
  403078:	bl	4029a0 <ferror@plt+0x10f0>
  40307c:	mov	w1, #0xffff                	// #65535
  403080:	cmp	w0, w1
  403084:	b.hi	403094 <ferror@plt+0x17e4>  // b.pmore
  403088:	ldp	x19, x20, [sp, #16]
  40308c:	ldp	x29, x30, [sp], #32
  403090:	ret
  403094:	mov	x1, x20
  403098:	mov	x0, x19
  40309c:	bl	402960 <ferror@plt+0x10b0>
  4030a0:	mov	w2, #0xa                   	// #10
  4030a4:	b	4029a0 <ferror@plt+0x10f0>
  4030a8:	mov	w2, #0x10                  	// #16
  4030ac:	b	4029a0 <ferror@plt+0x10f0>
  4030b0:	stp	x29, x30, [sp, #-64]!
  4030b4:	mov	x29, sp
  4030b8:	stp	x19, x20, [sp, #16]
  4030bc:	mov	x19, x0
  4030c0:	stp	x21, x22, [sp, #32]
  4030c4:	mov	x21, x1
  4030c8:	adrp	x22, 416000 <ferror@plt+0x14750>
  4030cc:	str	xzr, [sp, #56]
  4030d0:	bl	401860 <__errno_location@plt>
  4030d4:	str	wzr, [x0]
  4030d8:	cbz	x19, 4030ec <ferror@plt+0x183c>
  4030dc:	mov	x20, x0
  4030e0:	ldrsb	w0, [x19]
  4030e4:	adrp	x22, 416000 <ferror@plt+0x14750>
  4030e8:	cbnz	w0, 403104 <ferror@plt+0x1854>
  4030ec:	ldr	w0, [x22, #512]
  4030f0:	adrp	x1, 404000 <ferror@plt+0x2750>
  4030f4:	mov	x3, x19
  4030f8:	mov	x2, x21
  4030fc:	add	x1, x1, #0xf48
  403100:	bl	401830 <errx@plt>
  403104:	add	x1, sp, #0x38
  403108:	mov	x0, x19
  40310c:	mov	w3, #0x0                   	// #0
  403110:	mov	w2, #0xa                   	// #10
  403114:	bl	401620 <__strtol_internal@plt>
  403118:	ldr	w1, [x20]
  40311c:	cbnz	w1, 403148 <ferror@plt+0x1898>
  403120:	ldr	x1, [sp, #56]
  403124:	cmp	x1, x19
  403128:	b.eq	4030ec <ferror@plt+0x183c>  // b.none
  40312c:	cbz	x1, 403138 <ferror@plt+0x1888>
  403130:	ldrsb	w1, [x1]
  403134:	cbnz	w1, 4030ec <ferror@plt+0x183c>
  403138:	ldp	x19, x20, [sp, #16]
  40313c:	ldp	x21, x22, [sp, #32]
  403140:	ldp	x29, x30, [sp], #64
  403144:	ret
  403148:	ldr	w0, [x22, #512]
  40314c:	cmp	w1, #0x22
  403150:	b.ne	4030ec <ferror@plt+0x183c>  // b.any
  403154:	adrp	x1, 404000 <ferror@plt+0x2750>
  403158:	mov	x3, x19
  40315c:	mov	x2, x21
  403160:	add	x1, x1, #0xf48
  403164:	bl	401880 <err@plt>
  403168:	stp	x29, x30, [sp, #-32]!
  40316c:	mov	x29, sp
  403170:	stp	x19, x20, [sp, #16]
  403174:	mov	x19, x1
  403178:	mov	x20, x0
  40317c:	bl	4030b0 <ferror@plt+0x1800>
  403180:	mov	x2, #0x80000000            	// #2147483648
  403184:	add	x2, x0, x2
  403188:	mov	x1, #0xffffffff            	// #4294967295
  40318c:	cmp	x2, x1
  403190:	b.hi	4031a0 <ferror@plt+0x18f0>  // b.pmore
  403194:	ldp	x19, x20, [sp, #16]
  403198:	ldp	x29, x30, [sp], #32
  40319c:	ret
  4031a0:	bl	401860 <__errno_location@plt>
  4031a4:	mov	x4, x0
  4031a8:	adrp	x0, 416000 <ferror@plt+0x14750>
  4031ac:	mov	w5, #0x22                  	// #34
  4031b0:	adrp	x1, 404000 <ferror@plt+0x2750>
  4031b4:	mov	x3, x20
  4031b8:	ldr	w0, [x0, #512]
  4031bc:	mov	x2, x19
  4031c0:	str	w5, [x4]
  4031c4:	add	x1, x1, #0xf48
  4031c8:	bl	401880 <err@plt>
  4031cc:	nop
  4031d0:	stp	x29, x30, [sp, #-32]!
  4031d4:	mov	x29, sp
  4031d8:	stp	x19, x20, [sp, #16]
  4031dc:	mov	x19, x1
  4031e0:	mov	x20, x0
  4031e4:	bl	403168 <ferror@plt+0x18b8>
  4031e8:	add	w2, w0, #0x8, lsl #12
  4031ec:	mov	w1, #0xffff                	// #65535
  4031f0:	cmp	w2, w1
  4031f4:	b.hi	403204 <ferror@plt+0x1954>  // b.pmore
  4031f8:	ldp	x19, x20, [sp, #16]
  4031fc:	ldp	x29, x30, [sp], #32
  403200:	ret
  403204:	bl	401860 <__errno_location@plt>
  403208:	mov	x4, x0
  40320c:	adrp	x0, 416000 <ferror@plt+0x14750>
  403210:	mov	w5, #0x22                  	// #34
  403214:	adrp	x1, 404000 <ferror@plt+0x2750>
  403218:	mov	x3, x20
  40321c:	ldr	w0, [x0, #512]
  403220:	mov	x2, x19
  403224:	str	w5, [x4]
  403228:	add	x1, x1, #0xf48
  40322c:	bl	401880 <err@plt>
  403230:	mov	w2, #0xa                   	// #10
  403234:	b	402898 <ferror@plt+0xfe8>
  403238:	mov	w2, #0x10                  	// #16
  40323c:	b	402898 <ferror@plt+0xfe8>
  403240:	stp	x29, x30, [sp, #-64]!
  403244:	mov	x29, sp
  403248:	stp	x19, x20, [sp, #16]
  40324c:	mov	x19, x0
  403250:	stp	x21, x22, [sp, #32]
  403254:	mov	x21, x1
  403258:	adrp	x22, 416000 <ferror@plt+0x14750>
  40325c:	str	xzr, [sp, #56]
  403260:	bl	401860 <__errno_location@plt>
  403264:	str	wzr, [x0]
  403268:	cbz	x19, 40327c <ferror@plt+0x19cc>
  40326c:	mov	x20, x0
  403270:	ldrsb	w0, [x19]
  403274:	adrp	x22, 416000 <ferror@plt+0x14750>
  403278:	cbnz	w0, 403294 <ferror@plt+0x19e4>
  40327c:	ldr	w0, [x22, #512]
  403280:	adrp	x1, 404000 <ferror@plt+0x2750>
  403284:	mov	x3, x19
  403288:	mov	x2, x21
  40328c:	add	x1, x1, #0xf48
  403290:	bl	401830 <errx@plt>
  403294:	mov	x0, x19
  403298:	add	x1, sp, #0x38
  40329c:	bl	401570 <strtod@plt>
  4032a0:	ldr	w0, [x20]
  4032a4:	cbnz	w0, 4032d0 <ferror@plt+0x1a20>
  4032a8:	ldr	x0, [sp, #56]
  4032ac:	cmp	x0, x19
  4032b0:	b.eq	40327c <ferror@plt+0x19cc>  // b.none
  4032b4:	cbz	x0, 4032c0 <ferror@plt+0x1a10>
  4032b8:	ldrsb	w0, [x0]
  4032bc:	cbnz	w0, 40327c <ferror@plt+0x19cc>
  4032c0:	ldp	x19, x20, [sp, #16]
  4032c4:	ldp	x21, x22, [sp, #32]
  4032c8:	ldp	x29, x30, [sp], #64
  4032cc:	ret
  4032d0:	cmp	w0, #0x22
  4032d4:	ldr	w0, [x22, #512]
  4032d8:	b.ne	40327c <ferror@plt+0x19cc>  // b.any
  4032dc:	adrp	x1, 404000 <ferror@plt+0x2750>
  4032e0:	mov	x3, x19
  4032e4:	mov	x2, x21
  4032e8:	add	x1, x1, #0xf48
  4032ec:	bl	401880 <err@plt>
  4032f0:	stp	x29, x30, [sp, #-64]!
  4032f4:	mov	x29, sp
  4032f8:	stp	x19, x20, [sp, #16]
  4032fc:	mov	x19, x0
  403300:	stp	x21, x22, [sp, #32]
  403304:	mov	x21, x1
  403308:	adrp	x22, 416000 <ferror@plt+0x14750>
  40330c:	str	xzr, [sp, #56]
  403310:	bl	401860 <__errno_location@plt>
  403314:	str	wzr, [x0]
  403318:	cbz	x19, 40332c <ferror@plt+0x1a7c>
  40331c:	mov	x20, x0
  403320:	ldrsb	w0, [x19]
  403324:	adrp	x22, 416000 <ferror@plt+0x14750>
  403328:	cbnz	w0, 403344 <ferror@plt+0x1a94>
  40332c:	ldr	w0, [x22, #512]
  403330:	adrp	x1, 404000 <ferror@plt+0x2750>
  403334:	mov	x3, x19
  403338:	mov	x2, x21
  40333c:	add	x1, x1, #0xf48
  403340:	bl	401830 <errx@plt>
  403344:	add	x1, sp, #0x38
  403348:	mov	x0, x19
  40334c:	mov	w2, #0xa                   	// #10
  403350:	bl	401750 <strtol@plt>
  403354:	ldr	w1, [x20]
  403358:	cbnz	w1, 403384 <ferror@plt+0x1ad4>
  40335c:	ldr	x1, [sp, #56]
  403360:	cmp	x1, x19
  403364:	b.eq	40332c <ferror@plt+0x1a7c>  // b.none
  403368:	cbz	x1, 403374 <ferror@plt+0x1ac4>
  40336c:	ldrsb	w1, [x1]
  403370:	cbnz	w1, 40332c <ferror@plt+0x1a7c>
  403374:	ldp	x19, x20, [sp, #16]
  403378:	ldp	x21, x22, [sp, #32]
  40337c:	ldp	x29, x30, [sp], #64
  403380:	ret
  403384:	ldr	w0, [x22, #512]
  403388:	cmp	w1, #0x22
  40338c:	b.ne	40332c <ferror@plt+0x1a7c>  // b.any
  403390:	adrp	x1, 404000 <ferror@plt+0x2750>
  403394:	mov	x3, x19
  403398:	mov	x2, x21
  40339c:	add	x1, x1, #0xf48
  4033a0:	bl	401880 <err@plt>
  4033a4:	nop
  4033a8:	stp	x29, x30, [sp, #-64]!
  4033ac:	mov	x29, sp
  4033b0:	stp	x19, x20, [sp, #16]
  4033b4:	mov	x19, x0
  4033b8:	stp	x21, x22, [sp, #32]
  4033bc:	mov	x21, x1
  4033c0:	adrp	x22, 416000 <ferror@plt+0x14750>
  4033c4:	str	xzr, [sp, #56]
  4033c8:	bl	401860 <__errno_location@plt>
  4033cc:	str	wzr, [x0]
  4033d0:	cbz	x19, 4033e4 <ferror@plt+0x1b34>
  4033d4:	mov	x20, x0
  4033d8:	ldrsb	w0, [x19]
  4033dc:	adrp	x22, 416000 <ferror@plt+0x14750>
  4033e0:	cbnz	w0, 4033fc <ferror@plt+0x1b4c>
  4033e4:	ldr	w0, [x22, #512]
  4033e8:	adrp	x1, 404000 <ferror@plt+0x2750>
  4033ec:	mov	x3, x19
  4033f0:	mov	x2, x21
  4033f4:	add	x1, x1, #0xf48
  4033f8:	bl	401830 <errx@plt>
  4033fc:	add	x1, sp, #0x38
  403400:	mov	x0, x19
  403404:	mov	w2, #0xa                   	// #10
  403408:	bl	401510 <strtoul@plt>
  40340c:	ldr	w1, [x20]
  403410:	cbnz	w1, 40343c <ferror@plt+0x1b8c>
  403414:	ldr	x1, [sp, #56]
  403418:	cmp	x1, x19
  40341c:	b.eq	4033e4 <ferror@plt+0x1b34>  // b.none
  403420:	cbz	x1, 40342c <ferror@plt+0x1b7c>
  403424:	ldrsb	w1, [x1]
  403428:	cbnz	w1, 4033e4 <ferror@plt+0x1b34>
  40342c:	ldp	x19, x20, [sp, #16]
  403430:	ldp	x21, x22, [sp, #32]
  403434:	ldp	x29, x30, [sp], #64
  403438:	ret
  40343c:	ldr	w0, [x22, #512]
  403440:	cmp	w1, #0x22
  403444:	b.ne	4033e4 <ferror@plt+0x1b34>  // b.any
  403448:	adrp	x1, 404000 <ferror@plt+0x2750>
  40344c:	mov	x3, x19
  403450:	mov	x2, x21
  403454:	add	x1, x1, #0xf48
  403458:	bl	401880 <err@plt>
  40345c:	nop
  403460:	stp	x29, x30, [sp, #-48]!
  403464:	mov	x29, sp
  403468:	stp	x19, x20, [sp, #16]
  40346c:	mov	x19, x1
  403470:	mov	x20, x0
  403474:	add	x1, sp, #0x28
  403478:	bl	402db8 <ferror@plt+0x1508>
  40347c:	cbz	w0, 4034b4 <ferror@plt+0x1c04>
  403480:	bl	401860 <__errno_location@plt>
  403484:	ldr	w1, [x0]
  403488:	adrp	x2, 416000 <ferror@plt+0x14750>
  40348c:	mov	x3, x20
  403490:	ldr	w0, [x2, #512]
  403494:	mov	x2, x19
  403498:	cbz	w1, 4034a8 <ferror@plt+0x1bf8>
  40349c:	adrp	x1, 404000 <ferror@plt+0x2750>
  4034a0:	add	x1, x1, #0xf48
  4034a4:	bl	401880 <err@plt>
  4034a8:	adrp	x1, 404000 <ferror@plt+0x2750>
  4034ac:	add	x1, x1, #0xf48
  4034b0:	bl	401830 <errx@plt>
  4034b4:	ldp	x19, x20, [sp, #16]
  4034b8:	ldr	x0, [sp, #40]
  4034bc:	ldp	x29, x30, [sp], #48
  4034c0:	ret
  4034c4:	nop
  4034c8:	stp	x29, x30, [sp, #-32]!
  4034cc:	mov	x29, sp
  4034d0:	str	x19, [sp, #16]
  4034d4:	mov	x19, x1
  4034d8:	mov	x1, x2
  4034dc:	bl	403240 <ferror@plt+0x1990>
  4034e0:	fcvtzs	d2, d0
  4034e4:	mov	x0, #0x848000000000        	// #145685290680320
  4034e8:	movk	x0, #0x412e, lsl #48
  4034ec:	fmov	d1, x0
  4034f0:	scvtf	d3, d2
  4034f4:	fsub	d0, d0, d3
  4034f8:	fmul	d0, d0, d1
  4034fc:	fcvtzs	d0, d0
  403500:	stp	d2, d0, [x19]
  403504:	ldr	x19, [sp, #16]
  403508:	ldp	x29, x30, [sp], #32
  40350c:	ret
  403510:	mov	w2, w0
  403514:	mov	x0, x1
  403518:	and	w1, w2, #0xf000
  40351c:	add	x14, x0, #0x1
  403520:	cmp	w1, #0x4, lsl #12
  403524:	add	x13, x0, #0x2
  403528:	add	x12, x0, #0x3
  40352c:	add	x11, x0, #0x4
  403530:	add	x10, x0, #0x5
  403534:	add	x9, x0, #0x6
  403538:	add	x8, x0, #0x7
  40353c:	add	x7, x0, #0x8
  403540:	add	x6, x0, #0x9
  403544:	b.eq	4036b0 <ferror@plt+0x1e00>  // b.none
  403548:	cmp	w1, #0xa, lsl #12
  40354c:	b.eq	4035a4 <ferror@plt+0x1cf4>  // b.none
  403550:	cmp	w1, #0x2, lsl #12
  403554:	b.eq	4036d0 <ferror@plt+0x1e20>  // b.none
  403558:	cmp	w1, #0x6, lsl #12
  40355c:	b.eq	4036c0 <ferror@plt+0x1e10>  // b.none
  403560:	cmp	w1, #0xc, lsl #12
  403564:	b.eq	4036e0 <ferror@plt+0x1e30>  // b.none
  403568:	cmp	w1, #0x1, lsl #12
  40356c:	b.eq	4036f0 <ferror@plt+0x1e40>  // b.none
  403570:	cmp	w1, #0x8, lsl #12
  403574:	b.eq	403700 <ferror@plt+0x1e50>  // b.none
  403578:	mov	x4, x6
  40357c:	mov	x6, x7
  403580:	mov	x7, x8
  403584:	mov	x8, x9
  403588:	mov	x9, x10
  40358c:	mov	x10, x11
  403590:	mov	x11, x12
  403594:	mov	x12, x13
  403598:	mov	x13, x14
  40359c:	mov	x14, x0
  4035a0:	b	4035b0 <ferror@plt+0x1d00>
  4035a4:	mov	x4, x0
  4035a8:	mov	w1, #0x6c                  	// #108
  4035ac:	strb	w1, [x4], #10
  4035b0:	tst	x2, #0x100
  4035b4:	mov	w5, #0x2d                  	// #45
  4035b8:	mov	w3, #0x72                  	// #114
  4035bc:	csel	w3, w3, w5, ne  // ne = any
  4035c0:	tst	x2, #0x80
  4035c4:	strb	w3, [x14]
  4035c8:	mov	w3, #0x77                  	// #119
  4035cc:	csel	w3, w3, w5, ne  // ne = any
  4035d0:	strb	w3, [x13]
  4035d4:	and	w1, w2, #0x40
  4035d8:	tbz	w2, #11, 403678 <ferror@plt+0x1dc8>
  4035dc:	cmp	w1, #0x0
  4035e0:	mov	w3, #0x53                  	// #83
  4035e4:	mov	w1, #0x73                  	// #115
  4035e8:	csel	w1, w1, w3, ne  // ne = any
  4035ec:	tst	x2, #0x20
  4035f0:	strb	w1, [x12]
  4035f4:	mov	w5, #0x2d                  	// #45
  4035f8:	mov	w3, #0x72                  	// #114
  4035fc:	csel	w3, w3, w5, ne  // ne = any
  403600:	tst	x2, #0x10
  403604:	strb	w3, [x11]
  403608:	mov	w3, #0x77                  	// #119
  40360c:	csel	w3, w3, w5, ne  // ne = any
  403610:	strb	w3, [x10]
  403614:	and	w1, w2, #0x8
  403618:	tbz	w2, #10, 4036a0 <ferror@plt+0x1df0>
  40361c:	cmp	w1, #0x0
  403620:	mov	w3, #0x53                  	// #83
  403624:	mov	w1, #0x73                  	// #115
  403628:	csel	w1, w1, w3, ne  // ne = any
  40362c:	tst	x2, #0x4
  403630:	strb	w1, [x9]
  403634:	mov	w5, #0x2d                  	// #45
  403638:	mov	w3, #0x72                  	// #114
  40363c:	csel	w3, w3, w5, ne  // ne = any
  403640:	tst	x2, #0x2
  403644:	strb	w3, [x8]
  403648:	mov	w3, #0x77                  	// #119
  40364c:	csel	w3, w3, w5, ne  // ne = any
  403650:	strb	w3, [x7]
  403654:	and	w1, w2, #0x1
  403658:	tbz	w2, #9, 403688 <ferror@plt+0x1dd8>
  40365c:	cmp	w1, #0x0
  403660:	mov	w2, #0x54                  	// #84
  403664:	mov	w1, #0x74                  	// #116
  403668:	csel	w1, w1, w2, ne  // ne = any
  40366c:	strb	w1, [x6]
  403670:	strb	wzr, [x4]
  403674:	ret
  403678:	cmp	w1, #0x0
  40367c:	mov	w1, #0x78                  	// #120
  403680:	csel	w1, w1, w5, ne  // ne = any
  403684:	b	4035ec <ferror@plt+0x1d3c>
  403688:	cmp	w1, #0x0
  40368c:	mov	w1, #0x78                  	// #120
  403690:	csel	w1, w1, w5, ne  // ne = any
  403694:	strb	w1, [x6]
  403698:	strb	wzr, [x4]
  40369c:	ret
  4036a0:	cmp	w1, #0x0
  4036a4:	mov	w1, #0x78                  	// #120
  4036a8:	csel	w1, w1, w5, ne  // ne = any
  4036ac:	b	40362c <ferror@plt+0x1d7c>
  4036b0:	mov	x4, x0
  4036b4:	mov	w1, #0x64                  	// #100
  4036b8:	strb	w1, [x4], #10
  4036bc:	b	4035b0 <ferror@plt+0x1d00>
  4036c0:	mov	x4, x0
  4036c4:	mov	w1, #0x62                  	// #98
  4036c8:	strb	w1, [x4], #10
  4036cc:	b	4035b0 <ferror@plt+0x1d00>
  4036d0:	mov	x4, x0
  4036d4:	mov	w1, #0x63                  	// #99
  4036d8:	strb	w1, [x4], #10
  4036dc:	b	4035b0 <ferror@plt+0x1d00>
  4036e0:	mov	x4, x0
  4036e4:	mov	w1, #0x73                  	// #115
  4036e8:	strb	w1, [x4], #10
  4036ec:	b	4035b0 <ferror@plt+0x1d00>
  4036f0:	mov	x4, x0
  4036f4:	mov	w1, #0x70                  	// #112
  4036f8:	strb	w1, [x4], #10
  4036fc:	b	4035b0 <ferror@plt+0x1d00>
  403700:	mov	x4, x0
  403704:	mov	w1, #0x2d                  	// #45
  403708:	strb	w1, [x4], #10
  40370c:	b	4035b0 <ferror@plt+0x1d00>
  403710:	stp	x29, x30, [sp, #-96]!
  403714:	mov	x29, sp
  403718:	stp	x19, x20, [sp, #16]
  40371c:	stp	x21, x22, [sp, #32]
  403720:	add	x21, sp, #0x38
  403724:	mov	x4, x21
  403728:	tbz	w0, #1, 403738 <ferror@plt+0x1e88>
  40372c:	add	x4, x21, #0x1
  403730:	mov	w2, #0x20                  	// #32
  403734:	strb	w2, [sp, #56]
  403738:	mov	w2, #0xa                   	// #10
  40373c:	mov	x5, #0x1                   	// #1
  403740:	lsl	x3, x5, x2
  403744:	cmp	x1, x3
  403748:	b.cc	40385c <ferror@plt+0x1fac>  // b.lo, b.ul, b.last
  40374c:	add	w2, w2, #0xa
  403750:	cmp	w2, #0x46
  403754:	b.ne	403740 <ferror@plt+0x1e90>  // b.any
  403758:	mov	w19, #0x3c                  	// #60
  40375c:	mov	w8, #0xcccd                	// #52429
  403760:	adrp	x6, 404000 <ferror@plt+0x2750>
  403764:	movk	w8, #0xcccc, lsl #16
  403768:	add	x6, x6, #0xf80
  40376c:	mov	x5, #0xffffffffffffffff    	// #-1
  403770:	and	w7, w0, #0x1
  403774:	umull	x8, w19, w8
  403778:	lsl	x5, x5, x19
  40377c:	lsr	x19, x1, x19
  403780:	bic	x5, x1, x5
  403784:	mov	w3, w19
  403788:	lsr	x8, x8, #35
  40378c:	ldrsb	w1, [x6, w8, sxtw]
  403790:	strb	w1, [x4]
  403794:	cmp	w1, #0x42
  403798:	add	x1, x4, #0x1
  40379c:	csel	w7, w7, wzr, ne  // ne = any
  4037a0:	cbz	w7, 4037b0 <ferror@plt+0x1f00>
  4037a4:	add	x1, x4, #0x3
  4037a8:	mov	w6, #0x4269                	// #17001
  4037ac:	sturh	w6, [x4, #1]
  4037b0:	strb	wzr, [x1]
  4037b4:	cbz	x5, 403870 <ferror@plt+0x1fc0>
  4037b8:	sub	w2, w2, #0x14
  4037bc:	lsr	x2, x5, x2
  4037c0:	tbz	w0, #2, 4038a4 <ferror@plt+0x1ff4>
  4037c4:	add	x2, x2, #0x5
  4037c8:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4037cc:	movk	x0, #0xcccd
  4037d0:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  4037d4:	movk	x4, #0x1999, lsl #48
  4037d8:	umulh	x20, x2, x0
  4037dc:	lsr	x20, x20, #3
  4037e0:	mul	x1, x20, x0
  4037e4:	umulh	x0, x20, x0
  4037e8:	ror	x1, x1, #1
  4037ec:	lsr	x0, x0, #3
  4037f0:	cmp	x1, x4
  4037f4:	csel	x20, x20, x0, hi  // hi = pmore
  4037f8:	cbz	x20, 403870 <ferror@plt+0x1fc0>
  4037fc:	bl	4015c0 <localeconv@plt>
  403800:	cbz	x0, 4038d4 <ferror@plt+0x2024>
  403804:	ldr	x4, [x0]
  403808:	cbz	x4, 4038d4 <ferror@plt+0x2024>
  40380c:	ldrsb	w1, [x4]
  403810:	adrp	x0, 404000 <ferror@plt+0x2750>
  403814:	add	x0, x0, #0xf78
  403818:	cmp	w1, #0x0
  40381c:	csel	x4, x0, x4, eq  // eq = none
  403820:	mov	x6, x21
  403824:	mov	x5, x20
  403828:	mov	w3, w19
  40382c:	adrp	x2, 404000 <ferror@plt+0x2750>
  403830:	add	x2, x2, #0xf88
  403834:	add	x22, sp, #0x40
  403838:	mov	x1, #0x20                  	// #32
  40383c:	mov	x0, x22
  403840:	bl	4015b0 <snprintf@plt>
  403844:	mov	x0, x22
  403848:	bl	4016b0 <strdup@plt>
  40384c:	ldp	x19, x20, [sp, #16]
  403850:	ldp	x21, x22, [sp, #32]
  403854:	ldp	x29, x30, [sp], #96
  403858:	ret
  40385c:	subs	w19, w2, #0xa
  403860:	b.ne	40375c <ferror@plt+0x1eac>  // b.any
  403864:	mov	w3, w1
  403868:	mov	w0, #0x42                  	// #66
  40386c:	strh	w0, [x4]
  403870:	mov	x4, x21
  403874:	adrp	x2, 404000 <ferror@plt+0x2750>
  403878:	add	x2, x2, #0xf98
  40387c:	add	x22, sp, #0x40
  403880:	mov	x1, #0x20                  	// #32
  403884:	mov	x0, x22
  403888:	bl	4015b0 <snprintf@plt>
  40388c:	mov	x0, x22
  403890:	bl	4016b0 <strdup@plt>
  403894:	ldp	x19, x20, [sp, #16]
  403898:	ldp	x21, x22, [sp, #32]
  40389c:	ldp	x29, x30, [sp], #96
  4038a0:	ret
  4038a4:	add	x2, x2, #0x32
  4038a8:	mov	x5, #0xf5c3                	// #62915
  4038ac:	movk	x5, #0x5c28, lsl #16
  4038b0:	lsr	x20, x2, #2
  4038b4:	movk	x5, #0xc28f, lsl #32
  4038b8:	movk	x5, #0x28f5, lsl #48
  4038bc:	umulh	x20, x20, x5
  4038c0:	lsr	x20, x20, #2
  4038c4:	cmp	x20, #0xa
  4038c8:	b.ne	4037f8 <ferror@plt+0x1f48>  // b.any
  4038cc:	add	w3, w19, #0x1
  4038d0:	b	403870 <ferror@plt+0x1fc0>
  4038d4:	adrp	x4, 404000 <ferror@plt+0x2750>
  4038d8:	add	x4, x4, #0xf78
  4038dc:	b	403820 <ferror@plt+0x1f70>
  4038e0:	cbz	x0, 4039dc <ferror@plt+0x212c>
  4038e4:	stp	x29, x30, [sp, #-64]!
  4038e8:	mov	x29, sp
  4038ec:	stp	x19, x20, [sp, #16]
  4038f0:	mov	x20, x0
  4038f4:	ldrsb	w4, [x0]
  4038f8:	cbz	w4, 4039cc <ferror@plt+0x211c>
  4038fc:	cmp	x1, #0x0
  403900:	stp	x21, x22, [sp, #32]
  403904:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403908:	stp	x23, x24, [sp, #48]
  40390c:	mov	x21, x2
  403910:	mov	x23, x1
  403914:	mov	x22, x3
  403918:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  40391c:	b.eq	4039c4 <ferror@plt+0x2114>  // b.none
  403920:	mov	x19, #0x0                   	// #0
  403924:	nop
  403928:	cmp	w4, #0x2c
  40392c:	ldrsb	w4, [x20, #1]
  403930:	b.eq	40395c <ferror@plt+0x20ac>  // b.none
  403934:	cbz	w4, 403964 <ferror@plt+0x20b4>
  403938:	add	x20, x20, #0x1
  40393c:	cmp	x21, x19
  403940:	b.hi	403928 <ferror@plt+0x2078>  // b.pmore
  403944:	mov	w0, #0xfffffffe            	// #-2
  403948:	ldp	x19, x20, [sp, #16]
  40394c:	ldp	x21, x22, [sp, #32]
  403950:	ldp	x23, x24, [sp, #48]
  403954:	ldp	x29, x30, [sp], #64
  403958:	ret
  40395c:	mov	x24, x20
  403960:	cbnz	w4, 403968 <ferror@plt+0x20b8>
  403964:	add	x24, x20, #0x1
  403968:	cmp	x0, x24
  40396c:	b.cs	4039c4 <ferror@plt+0x2114>  // b.hs, b.nlast
  403970:	sub	x1, x24, x0
  403974:	blr	x22
  403978:	cmn	w0, #0x1
  40397c:	b.eq	4039c4 <ferror@plt+0x2114>  // b.none
  403980:	str	w0, [x23, x19, lsl #2]
  403984:	add	x19, x19, #0x1
  403988:	ldrsb	w0, [x24]
  40398c:	cbz	w0, 4039ac <ferror@plt+0x20fc>
  403990:	mov	x0, x20
  403994:	ldrsb	w4, [x0, #1]!
  403998:	cbz	w4, 4039ac <ferror@plt+0x20fc>
  40399c:	cmp	x21, x19
  4039a0:	b.ls	403944 <ferror@plt+0x2094>  // b.plast
  4039a4:	mov	x20, x0
  4039a8:	b	403928 <ferror@plt+0x2078>
  4039ac:	mov	w0, w19
  4039b0:	ldp	x19, x20, [sp, #16]
  4039b4:	ldp	x21, x22, [sp, #32]
  4039b8:	ldp	x23, x24, [sp, #48]
  4039bc:	ldp	x29, x30, [sp], #64
  4039c0:	ret
  4039c4:	ldp	x21, x22, [sp, #32]
  4039c8:	ldp	x23, x24, [sp, #48]
  4039cc:	mov	w0, #0xffffffff            	// #-1
  4039d0:	ldp	x19, x20, [sp, #16]
  4039d4:	ldp	x29, x30, [sp], #64
  4039d8:	ret
  4039dc:	mov	w0, #0xffffffff            	// #-1
  4039e0:	ret
  4039e4:	nop
  4039e8:	cbz	x0, 403a64 <ferror@plt+0x21b4>
  4039ec:	stp	x29, x30, [sp, #-32]!
  4039f0:	mov	x29, sp
  4039f4:	str	x19, [sp, #16]
  4039f8:	mov	x19, x3
  4039fc:	mov	x3, x4
  403a00:	cmp	x19, #0x0
  403a04:	ldrsb	w4, [x0]
  403a08:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  403a0c:	b.eq	403a5c <ferror@plt+0x21ac>  // b.none
  403a10:	ldr	x5, [x19]
  403a14:	cmp	x5, x2
  403a18:	b.hi	403a5c <ferror@plt+0x21ac>  // b.pmore
  403a1c:	cmp	w4, #0x2b
  403a20:	b.eq	403a4c <ferror@plt+0x219c>  // b.none
  403a24:	str	xzr, [x19]
  403a28:	bl	4038e0 <ferror@plt+0x2030>
  403a2c:	cmp	w0, #0x0
  403a30:	b.le	403a40 <ferror@plt+0x2190>
  403a34:	ldr	x1, [x19]
  403a38:	add	x1, x1, w0, sxtw
  403a3c:	str	x1, [x19]
  403a40:	ldr	x19, [sp, #16]
  403a44:	ldp	x29, x30, [sp], #32
  403a48:	ret
  403a4c:	add	x0, x0, #0x1
  403a50:	add	x1, x1, x5, lsl #2
  403a54:	sub	x2, x2, x5
  403a58:	b	403a28 <ferror@plt+0x2178>
  403a5c:	mov	w0, #0xffffffff            	// #-1
  403a60:	b	403a40 <ferror@plt+0x2190>
  403a64:	mov	w0, #0xffffffff            	// #-1
  403a68:	ret
  403a6c:	nop
  403a70:	cmp	x2, #0x0
  403a74:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403a78:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403a7c:	b.eq	403b58 <ferror@plt+0x22a8>  // b.none
  403a80:	stp	x29, x30, [sp, #-64]!
  403a84:	mov	x29, sp
  403a88:	stp	x19, x20, [sp, #16]
  403a8c:	mov	x20, x2
  403a90:	mov	x19, x0
  403a94:	stp	x21, x22, [sp, #32]
  403a98:	mov	w21, #0x1                   	// #1
  403a9c:	str	x23, [sp, #48]
  403aa0:	mov	x23, x1
  403aa4:	ldrsb	w3, [x0]
  403aa8:	cbz	w3, 403b40 <ferror@plt+0x2290>
  403aac:	nop
  403ab0:	cmp	w3, #0x2c
  403ab4:	ldrsb	w3, [x19, #1]
  403ab8:	b.eq	403ad0 <ferror@plt+0x2220>  // b.none
  403abc:	cbz	w3, 403b1c <ferror@plt+0x226c>
  403ac0:	add	x19, x19, #0x1
  403ac4:	cmp	w3, #0x2c
  403ac8:	ldrsb	w3, [x19, #1]
  403acc:	b.ne	403abc <ferror@plt+0x220c>  // b.any
  403ad0:	mov	x22, x19
  403ad4:	cbz	w3, 403b1c <ferror@plt+0x226c>
  403ad8:	cmp	x0, x22
  403adc:	b.cs	403b28 <ferror@plt+0x2278>  // b.hs, b.nlast
  403ae0:	sub	x1, x22, x0
  403ae4:	blr	x20
  403ae8:	tbnz	w0, #31, 403b2c <ferror@plt+0x227c>
  403aec:	asr	w2, w0, #3
  403af0:	and	w0, w0, #0x7
  403af4:	lsl	w0, w21, w0
  403af8:	ldrb	w1, [x23, w2, sxtw]
  403afc:	orr	w0, w0, w1
  403b00:	strb	w0, [x23, w2, sxtw]
  403b04:	ldrsb	w0, [x22]
  403b08:	cbz	w0, 403b40 <ferror@plt+0x2290>
  403b0c:	ldrsb	w3, [x19, #1]!
  403b10:	cbz	w3, 403b40 <ferror@plt+0x2290>
  403b14:	mov	x0, x19
  403b18:	b	403ab0 <ferror@plt+0x2200>
  403b1c:	add	x22, x19, #0x1
  403b20:	cmp	x0, x22
  403b24:	b.cc	403ae0 <ferror@plt+0x2230>  // b.lo, b.ul, b.last
  403b28:	mov	w0, #0xffffffff            	// #-1
  403b2c:	ldp	x19, x20, [sp, #16]
  403b30:	ldp	x21, x22, [sp, #32]
  403b34:	ldr	x23, [sp, #48]
  403b38:	ldp	x29, x30, [sp], #64
  403b3c:	ret
  403b40:	mov	w0, #0x0                   	// #0
  403b44:	ldp	x19, x20, [sp, #16]
  403b48:	ldp	x21, x22, [sp, #32]
  403b4c:	ldr	x23, [sp, #48]
  403b50:	ldp	x29, x30, [sp], #64
  403b54:	ret
  403b58:	mov	w0, #0xffffffea            	// #-22
  403b5c:	ret
  403b60:	cmp	x2, #0x0
  403b64:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403b68:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403b6c:	b.eq	403c2c <ferror@plt+0x237c>  // b.none
  403b70:	stp	x29, x30, [sp, #-48]!
  403b74:	mov	x29, sp
  403b78:	stp	x19, x20, [sp, #16]
  403b7c:	mov	x19, x0
  403b80:	stp	x21, x22, [sp, #32]
  403b84:	mov	x21, x2
  403b88:	mov	x22, x1
  403b8c:	ldrsb	w3, [x0]
  403b90:	cbz	w3, 403c18 <ferror@plt+0x2368>
  403b94:	nop
  403b98:	cmp	w3, #0x2c
  403b9c:	ldrsb	w3, [x19, #1]
  403ba0:	b.eq	403bb8 <ferror@plt+0x2308>  // b.none
  403ba4:	cbz	w3, 403bf8 <ferror@plt+0x2348>
  403ba8:	add	x19, x19, #0x1
  403bac:	cmp	w3, #0x2c
  403bb0:	ldrsb	w3, [x19, #1]
  403bb4:	b.ne	403ba4 <ferror@plt+0x22f4>  // b.any
  403bb8:	mov	x20, x19
  403bbc:	cbz	w3, 403bf8 <ferror@plt+0x2348>
  403bc0:	cmp	x0, x20
  403bc4:	b.cs	403c04 <ferror@plt+0x2354>  // b.hs, b.nlast
  403bc8:	sub	x1, x20, x0
  403bcc:	blr	x21
  403bd0:	tbnz	x0, #63, 403c08 <ferror@plt+0x2358>
  403bd4:	ldr	x2, [x22]
  403bd8:	orr	x0, x2, x0
  403bdc:	str	x0, [x22]
  403be0:	ldrsb	w0, [x20]
  403be4:	cbz	w0, 403c18 <ferror@plt+0x2368>
  403be8:	ldrsb	w3, [x19, #1]!
  403bec:	cbz	w3, 403c18 <ferror@plt+0x2368>
  403bf0:	mov	x0, x19
  403bf4:	b	403b98 <ferror@plt+0x22e8>
  403bf8:	add	x20, x19, #0x1
  403bfc:	cmp	x0, x20
  403c00:	b.cc	403bc8 <ferror@plt+0x2318>  // b.lo, b.ul, b.last
  403c04:	mov	w0, #0xffffffff            	// #-1
  403c08:	ldp	x19, x20, [sp, #16]
  403c0c:	ldp	x21, x22, [sp, #32]
  403c10:	ldp	x29, x30, [sp], #48
  403c14:	ret
  403c18:	mov	w0, #0x0                   	// #0
  403c1c:	ldp	x19, x20, [sp, #16]
  403c20:	ldp	x21, x22, [sp, #32]
  403c24:	ldp	x29, x30, [sp], #48
  403c28:	ret
  403c2c:	mov	w0, #0xffffffea            	// #-22
  403c30:	ret
  403c34:	nop
  403c38:	stp	x29, x30, [sp, #-80]!
  403c3c:	mov	x29, sp
  403c40:	str	xzr, [sp, #72]
  403c44:	cbz	x0, 403cd8 <ferror@plt+0x2428>
  403c48:	stp	x19, x20, [sp, #16]
  403c4c:	mov	x19, x0
  403c50:	mov	x20, x2
  403c54:	stp	x21, x22, [sp, #32]
  403c58:	mov	w21, w3
  403c5c:	stp	x23, x24, [sp, #48]
  403c60:	mov	x23, x1
  403c64:	str	w3, [x1]
  403c68:	str	w3, [x2]
  403c6c:	bl	401860 <__errno_location@plt>
  403c70:	str	wzr, [x0]
  403c74:	mov	x22, x0
  403c78:	ldrsb	w0, [x19]
  403c7c:	cmp	w0, #0x3a
  403c80:	b.eq	403ce4 <ferror@plt+0x2434>  // b.none
  403c84:	add	x24, sp, #0x48
  403c88:	mov	x0, x19
  403c8c:	mov	x1, x24
  403c90:	mov	w2, #0xa                   	// #10
  403c94:	bl	401750 <strtol@plt>
  403c98:	str	w0, [x23]
  403c9c:	str	w0, [x20]
  403ca0:	ldr	w0, [x22]
  403ca4:	cbnz	w0, 403d1c <ferror@plt+0x246c>
  403ca8:	ldr	x2, [sp, #72]
  403cac:	cmp	x2, #0x0
  403cb0:	ccmp	x2, x19, #0x4, ne  // ne = any
  403cb4:	b.eq	403d1c <ferror@plt+0x246c>  // b.none
  403cb8:	ldrsb	w3, [x2]
  403cbc:	cmp	w3, #0x3a
  403cc0:	b.eq	403d30 <ferror@plt+0x2480>  // b.none
  403cc4:	cmp	w3, #0x2d
  403cc8:	b.eq	403d4c <ferror@plt+0x249c>  // b.none
  403ccc:	ldp	x19, x20, [sp, #16]
  403cd0:	ldp	x21, x22, [sp, #32]
  403cd4:	ldp	x23, x24, [sp, #48]
  403cd8:	mov	w0, #0x0                   	// #0
  403cdc:	ldp	x29, x30, [sp], #80
  403ce0:	ret
  403ce4:	add	x19, x19, #0x1
  403ce8:	add	x1, sp, #0x48
  403cec:	mov	x0, x19
  403cf0:	mov	w2, #0xa                   	// #10
  403cf4:	bl	401750 <strtol@plt>
  403cf8:	str	w0, [x20]
  403cfc:	ldr	w0, [x22]
  403d00:	cbnz	w0, 403d1c <ferror@plt+0x246c>
  403d04:	ldr	x0, [sp, #72]
  403d08:	cbz	x0, 403d1c <ferror@plt+0x246c>
  403d0c:	ldrsb	w1, [x0]
  403d10:	cmp	w1, #0x0
  403d14:	ccmp	x0, x19, #0x4, eq  // eq = none
  403d18:	b.ne	403ccc <ferror@plt+0x241c>  // b.any
  403d1c:	mov	w0, #0xffffffff            	// #-1
  403d20:	ldp	x19, x20, [sp, #16]
  403d24:	ldp	x21, x22, [sp, #32]
  403d28:	ldp	x23, x24, [sp, #48]
  403d2c:	b	403cdc <ferror@plt+0x242c>
  403d30:	ldrsb	w1, [x2, #1]
  403d34:	cbnz	w1, 403d4c <ferror@plt+0x249c>
  403d38:	ldp	x23, x24, [sp, #48]
  403d3c:	str	w21, [x20]
  403d40:	ldp	x19, x20, [sp, #16]
  403d44:	ldp	x21, x22, [sp, #32]
  403d48:	b	403cdc <ferror@plt+0x242c>
  403d4c:	str	wzr, [x22]
  403d50:	add	x19, x2, #0x1
  403d54:	mov	x1, x24
  403d58:	mov	x0, x19
  403d5c:	mov	w2, #0xa                   	// #10
  403d60:	str	xzr, [sp, #72]
  403d64:	bl	401750 <strtol@plt>
  403d68:	str	w0, [x20]
  403d6c:	ldr	w0, [x22]
  403d70:	cbz	w0, 403d04 <ferror@plt+0x2454>
  403d74:	b	403d1c <ferror@plt+0x246c>
  403d78:	cmp	x1, #0x0
  403d7c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403d80:	b.eq	403e54 <ferror@plt+0x25a4>  // b.none
  403d84:	stp	x29, x30, [sp, #-80]!
  403d88:	mov	x29, sp
  403d8c:	stp	x19, x20, [sp, #16]
  403d90:	mov	x19, x1
  403d94:	stp	x21, x22, [sp, #32]
  403d98:	add	x22, sp, #0x48
  403d9c:	str	x23, [sp, #48]
  403da0:	add	x23, sp, #0x40
  403da4:	b	403dc8 <ferror@plt+0x2518>
  403da8:	cmp	x20, #0x0
  403dac:	add	x19, x3, x4
  403db0:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  403db4:	ccmp	x21, x4, #0x0, ne  // ne = any
  403db8:	b.ne	403e3c <ferror@plt+0x258c>  // b.any
  403dbc:	bl	401630 <strncmp@plt>
  403dc0:	cbnz	w0, 403e3c <ferror@plt+0x258c>
  403dc4:	add	x0, x20, x21
  403dc8:	mov	x1, x23
  403dcc:	bl	402770 <ferror@plt+0xec0>
  403dd0:	mov	x1, x22
  403dd4:	mov	x20, x0
  403dd8:	mov	x0, x19
  403ddc:	bl	402770 <ferror@plt+0xec0>
  403de0:	ldp	x21, x4, [sp, #64]
  403de4:	mov	x3, x0
  403de8:	mov	x1, x3
  403dec:	mov	x0, x20
  403df0:	mov	x2, x21
  403df4:	adds	x5, x21, x4
  403df8:	b.eq	403e24 <ferror@plt+0x2574>  // b.none
  403dfc:	cmp	x5, #0x1
  403e00:	b.ne	403da8 <ferror@plt+0x24f8>  // b.any
  403e04:	cbz	x20, 403e14 <ferror@plt+0x2564>
  403e08:	ldrsb	w5, [x20]
  403e0c:	cmp	w5, #0x2f
  403e10:	b.eq	403e24 <ferror@plt+0x2574>  // b.none
  403e14:	cbz	x3, 403e3c <ferror@plt+0x258c>
  403e18:	ldrsb	w5, [x3]
  403e1c:	cmp	w5, #0x2f
  403e20:	b.ne	403da8 <ferror@plt+0x24f8>  // b.any
  403e24:	mov	w0, #0x1                   	// #1
  403e28:	ldp	x19, x20, [sp, #16]
  403e2c:	ldp	x21, x22, [sp, #32]
  403e30:	ldr	x23, [sp, #48]
  403e34:	ldp	x29, x30, [sp], #80
  403e38:	ret
  403e3c:	mov	w0, #0x0                   	// #0
  403e40:	ldp	x19, x20, [sp, #16]
  403e44:	ldp	x21, x22, [sp, #32]
  403e48:	ldr	x23, [sp, #48]
  403e4c:	ldp	x29, x30, [sp], #80
  403e50:	ret
  403e54:	mov	w0, #0x0                   	// #0
  403e58:	ret
  403e5c:	nop
  403e60:	stp	x29, x30, [sp, #-64]!
  403e64:	mov	x29, sp
  403e68:	stp	x19, x20, [sp, #16]
  403e6c:	mov	x19, x1
  403e70:	orr	x1, x0, x1
  403e74:	cbz	x1, 403ef4 <ferror@plt+0x2644>
  403e78:	stp	x21, x22, [sp, #32]
  403e7c:	mov	x20, x0
  403e80:	mov	x21, x2
  403e84:	cbz	x0, 403f08 <ferror@plt+0x2658>
  403e88:	cbz	x19, 403f20 <ferror@plt+0x2670>
  403e8c:	stp	x23, x24, [sp, #48]
  403e90:	bl	401520 <strlen@plt>
  403e94:	mov	x23, x0
  403e98:	mvn	x0, x0
  403e9c:	mov	x22, #0x0                   	// #0
  403ea0:	cmp	x21, x0
  403ea4:	b.hi	403edc <ferror@plt+0x262c>  // b.pmore
  403ea8:	add	x24, x21, x23
  403eac:	add	x0, x24, #0x1
  403eb0:	bl	401600 <malloc@plt>
  403eb4:	mov	x22, x0
  403eb8:	cbz	x0, 403edc <ferror@plt+0x262c>
  403ebc:	mov	x1, x20
  403ec0:	mov	x2, x23
  403ec4:	bl	4014e0 <memcpy@plt>
  403ec8:	mov	x2, x21
  403ecc:	mov	x1, x19
  403ed0:	add	x0, x22, x23
  403ed4:	bl	4014e0 <memcpy@plt>
  403ed8:	strb	wzr, [x22, x24]
  403edc:	mov	x0, x22
  403ee0:	ldp	x19, x20, [sp, #16]
  403ee4:	ldp	x21, x22, [sp, #32]
  403ee8:	ldp	x23, x24, [sp, #48]
  403eec:	ldp	x29, x30, [sp], #64
  403ef0:	ret
  403ef4:	ldp	x19, x20, [sp, #16]
  403ef8:	adrp	x0, 404000 <ferror@plt+0x2750>
  403efc:	ldp	x29, x30, [sp], #64
  403f00:	add	x0, x0, #0x3c8
  403f04:	b	4016b0 <strdup@plt>
  403f08:	mov	x0, x19
  403f0c:	mov	x1, x2
  403f10:	ldp	x19, x20, [sp, #16]
  403f14:	ldp	x21, x22, [sp, #32]
  403f18:	ldp	x29, x30, [sp], #64
  403f1c:	b	4017a0 <strndup@plt>
  403f20:	ldp	x19, x20, [sp, #16]
  403f24:	ldp	x21, x22, [sp, #32]
  403f28:	ldp	x29, x30, [sp], #64
  403f2c:	b	4016b0 <strdup@plt>
  403f30:	stp	x29, x30, [sp, #-32]!
  403f34:	mov	x2, #0x0                   	// #0
  403f38:	mov	x29, sp
  403f3c:	stp	x19, x20, [sp, #16]
  403f40:	mov	x20, x0
  403f44:	mov	x19, x1
  403f48:	cbz	x1, 403f58 <ferror@plt+0x26a8>
  403f4c:	mov	x0, x1
  403f50:	bl	401520 <strlen@plt>
  403f54:	mov	x2, x0
  403f58:	mov	x1, x19
  403f5c:	mov	x0, x20
  403f60:	ldp	x19, x20, [sp, #16]
  403f64:	ldp	x29, x30, [sp], #32
  403f68:	b	403e60 <ferror@plt+0x25b0>
  403f6c:	nop
  403f70:	stp	x29, x30, [sp, #-288]!
  403f74:	mov	w9, #0xffffffd0            	// #-48
  403f78:	mov	w8, #0xffffff80            	// #-128
  403f7c:	mov	x29, sp
  403f80:	add	x10, sp, #0xf0
  403f84:	add	x11, sp, #0x120
  403f88:	stp	x11, x11, [sp, #80]
  403f8c:	str	x10, [sp, #96]
  403f90:	stp	w9, w8, [sp, #104]
  403f94:	ldp	x10, x11, [sp, #80]
  403f98:	str	x19, [sp, #16]
  403f9c:	ldp	x8, x9, [sp, #96]
  403fa0:	mov	x19, x0
  403fa4:	add	x0, sp, #0x48
  403fa8:	stp	x10, x11, [sp, #32]
  403fac:	stp	x8, x9, [sp, #48]
  403fb0:	str	q0, [sp, #112]
  403fb4:	str	q1, [sp, #128]
  403fb8:	str	q2, [sp, #144]
  403fbc:	str	q3, [sp, #160]
  403fc0:	str	q4, [sp, #176]
  403fc4:	str	q5, [sp, #192]
  403fc8:	str	q6, [sp, #208]
  403fcc:	str	q7, [sp, #224]
  403fd0:	stp	x2, x3, [sp, #240]
  403fd4:	add	x2, sp, #0x20
  403fd8:	stp	x4, x5, [sp, #256]
  403fdc:	stp	x6, x7, [sp, #272]
  403fe0:	bl	401790 <vasprintf@plt>
  403fe4:	tbnz	w0, #31, 404014 <ferror@plt+0x2764>
  403fe8:	ldr	x1, [sp, #72]
  403fec:	sxtw	x2, w0
  403ff0:	mov	x0, x19
  403ff4:	bl	403e60 <ferror@plt+0x25b0>
  403ff8:	mov	x19, x0
  403ffc:	ldr	x0, [sp, #72]
  404000:	bl	401770 <free@plt>
  404004:	mov	x0, x19
  404008:	ldr	x19, [sp, #16]
  40400c:	ldp	x29, x30, [sp], #288
  404010:	ret
  404014:	mov	x19, #0x0                   	// #0
  404018:	mov	x0, x19
  40401c:	ldr	x19, [sp, #16]
  404020:	ldp	x29, x30, [sp], #288
  404024:	ret
  404028:	stp	x29, x30, [sp, #-80]!
  40402c:	mov	x29, sp
  404030:	stp	x21, x22, [sp, #32]
  404034:	ldr	x21, [x0]
  404038:	stp	x19, x20, [sp, #16]
  40403c:	mov	x19, x0
  404040:	ldrsb	w0, [x21]
  404044:	cbz	w0, 404188 <ferror@plt+0x28d8>
  404048:	mov	x0, x21
  40404c:	mov	x22, x2
  404050:	stp	x23, x24, [sp, #48]
  404054:	mov	x24, x1
  404058:	mov	w23, w3
  40405c:	mov	x1, x2
  404060:	bl	4017b0 <strspn@plt>
  404064:	add	x20, x21, x0
  404068:	ldrsb	w21, [x21, x0]
  40406c:	cbz	w21, 40414c <ferror@plt+0x289c>
  404070:	cbz	w23, 4040f4 <ferror@plt+0x2844>
  404074:	adrp	x0, 404000 <ferror@plt+0x2750>
  404078:	mov	w1, w21
  40407c:	add	x0, x0, #0xfa0
  404080:	bl	4017c0 <strchr@plt>
  404084:	cbz	x0, 404124 <ferror@plt+0x2874>
  404088:	add	x1, sp, #0x48
  40408c:	add	x23, x20, #0x1
  404090:	mov	x0, x23
  404094:	strb	w21, [sp, #72]
  404098:	strb	wzr, [sp, #73]
  40409c:	bl	4027f8 <ferror@plt+0xf48>
  4040a0:	add	x1, x20, x0
  4040a4:	str	x0, [x24]
  4040a8:	ldrsb	w1, [x1, #1]
  4040ac:	cmp	w1, #0x0
  4040b0:	ccmp	w21, w1, #0x0, ne  // ne = any
  4040b4:	b.ne	40414c <ferror@plt+0x289c>  // b.any
  4040b8:	add	x0, x0, #0x2
  4040bc:	add	x21, x20, x0
  4040c0:	ldrsb	w1, [x20, x0]
  4040c4:	cbz	w1, 4040d4 <ferror@plt+0x2824>
  4040c8:	mov	x0, x22
  4040cc:	bl	4017c0 <strchr@plt>
  4040d0:	cbz	x0, 40414c <ferror@plt+0x289c>
  4040d4:	mov	x20, x23
  4040d8:	ldp	x23, x24, [sp, #48]
  4040dc:	str	x21, [x19]
  4040e0:	mov	x0, x20
  4040e4:	ldp	x19, x20, [sp, #16]
  4040e8:	ldp	x21, x22, [sp, #32]
  4040ec:	ldp	x29, x30, [sp], #80
  4040f0:	ret
  4040f4:	mov	x1, x22
  4040f8:	mov	x0, x20
  4040fc:	bl	401840 <strcspn@plt>
  404100:	str	x0, [x24]
  404104:	add	x0, x20, x0
  404108:	ldp	x23, x24, [sp, #48]
  40410c:	str	x0, [x19]
  404110:	mov	x0, x20
  404114:	ldp	x19, x20, [sp, #16]
  404118:	ldp	x21, x22, [sp, #32]
  40411c:	ldp	x29, x30, [sp], #80
  404120:	ret
  404124:	mov	x1, x22
  404128:	mov	x0, x20
  40412c:	bl	4027f8 <ferror@plt+0xf48>
  404130:	str	x0, [x24]
  404134:	add	x21, x20, x0
  404138:	ldrsb	w1, [x20, x0]
  40413c:	cbz	w1, 40416c <ferror@plt+0x28bc>
  404140:	mov	x0, x22
  404144:	bl	4017c0 <strchr@plt>
  404148:	cbnz	x0, 40416c <ferror@plt+0x28bc>
  40414c:	ldp	x23, x24, [sp, #48]
  404150:	str	x20, [x19]
  404154:	mov	x20, #0x0                   	// #0
  404158:	mov	x0, x20
  40415c:	ldp	x19, x20, [sp, #16]
  404160:	ldp	x21, x22, [sp, #32]
  404164:	ldp	x29, x30, [sp], #80
  404168:	ret
  40416c:	ldp	x23, x24, [sp, #48]
  404170:	str	x21, [x19]
  404174:	mov	x0, x20
  404178:	ldp	x19, x20, [sp, #16]
  40417c:	ldp	x21, x22, [sp, #32]
  404180:	ldp	x29, x30, [sp], #80
  404184:	ret
  404188:	mov	x20, #0x0                   	// #0
  40418c:	mov	x0, x20
  404190:	ldp	x19, x20, [sp, #16]
  404194:	ldp	x21, x22, [sp, #32]
  404198:	ldp	x29, x30, [sp], #80
  40419c:	ret
  4041a0:	stp	x29, x30, [sp, #-32]!
  4041a4:	mov	x29, sp
  4041a8:	str	x19, [sp, #16]
  4041ac:	mov	x19, x0
  4041b0:	b	4041bc <ferror@plt+0x290c>
  4041b4:	cmp	w0, #0xa
  4041b8:	b.eq	4041dc <ferror@plt+0x292c>  // b.none
  4041bc:	mov	x0, x19
  4041c0:	bl	401660 <fgetc@plt>
  4041c4:	cmn	w0, #0x1
  4041c8:	b.ne	4041b4 <ferror@plt+0x2904>  // b.any
  4041cc:	mov	w0, #0x1                   	// #1
  4041d0:	ldr	x19, [sp, #16]
  4041d4:	ldp	x29, x30, [sp], #32
  4041d8:	ret
  4041dc:	mov	w0, #0x0                   	// #0
  4041e0:	ldr	x19, [sp, #16]
  4041e4:	ldp	x29, x30, [sp], #32
  4041e8:	ret
  4041ec:	nop
  4041f0:	stp	x29, x30, [sp, #-64]!
  4041f4:	mov	x29, sp
  4041f8:	stp	x19, x20, [sp, #16]
  4041fc:	adrp	x20, 415000 <ferror@plt+0x13750>
  404200:	add	x20, x20, #0xdf0
  404204:	stp	x21, x22, [sp, #32]
  404208:	adrp	x21, 415000 <ferror@plt+0x13750>
  40420c:	add	x21, x21, #0xde8
  404210:	sub	x20, x20, x21
  404214:	mov	w22, w0
  404218:	stp	x23, x24, [sp, #48]
  40421c:	mov	x23, x1
  404220:	mov	x24, x2
  404224:	bl	4014a8 <memcpy@plt-0x38>
  404228:	cmp	xzr, x20, asr #3
  40422c:	b.eq	404258 <ferror@plt+0x29a8>  // b.none
  404230:	asr	x20, x20, #3
  404234:	mov	x19, #0x0                   	// #0
  404238:	ldr	x3, [x21, x19, lsl #3]
  40423c:	mov	x2, x24
  404240:	add	x19, x19, #0x1
  404244:	mov	x1, x23
  404248:	mov	w0, w22
  40424c:	blr	x3
  404250:	cmp	x20, x19
  404254:	b.ne	404238 <ferror@plt+0x2988>  // b.any
  404258:	ldp	x19, x20, [sp, #16]
  40425c:	ldp	x21, x22, [sp, #32]
  404260:	ldp	x23, x24, [sp, #48]
  404264:	ldp	x29, x30, [sp], #64
  404268:	ret
  40426c:	nop
  404270:	ret
  404274:	nop
  404278:	adrp	x2, 416000 <ferror@plt+0x14750>
  40427c:	mov	x1, #0x0                   	// #0
  404280:	ldr	x2, [x2, #504]
  404284:	b	401590 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404288 <.fini>:
  404288:	stp	x29, x30, [sp, #-16]!
  40428c:	mov	x29, sp
  404290:	ldp	x29, x30, [sp], #16
  404294:	ret
