$comment
	File created using the following command:
		vcd file latch1.msim.vcd -direction
$end
$date
	Mon Dec 04 00:38:52 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module latch1_vlg_vec_tst $end
$var reg 8 ! A [7:0] $end
$var reg 1 " Clock $end
$var reg 1 # Resetn $end
$var wire 1 $ Q [7] $end
$var wire 1 % Q [6] $end
$var wire 1 & Q [5] $end
$var wire 1 ' Q [4] $end
$var wire 1 ( Q [3] $end
$var wire 1 ) Q [2] $end
$var wire 1 * Q [1] $end
$var wire 1 + Q [0] $end
$var wire 1 , sampler $end
$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 Clock~combout $end
$var wire 1 4 Clock~clkctrl_outclk $end
$var wire 1 5 Q[0]~reg0feeder_combout $end
$var wire 1 6 Resetn~combout $end
$var wire 1 7 Resetn~clkctrl_outclk $end
$var wire 1 8 Q[0]~reg0_regout $end
$var wire 1 9 Q[1]~reg0_regout $end
$var wire 1 : Q[2]~reg0feeder_combout $end
$var wire 1 ; Q[2]~reg0_regout $end
$var wire 1 < Q[3]~reg0feeder_combout $end
$var wire 1 = Q[3]~reg0_regout $end
$var wire 1 > Q[4]~reg0feeder_combout $end
$var wire 1 ? Q[4]~reg0_regout $end
$var wire 1 @ Q[5]~reg0feeder_combout $end
$var wire 1 A Q[5]~reg0_regout $end
$var wire 1 B Q[6]~reg0feeder_combout $end
$var wire 1 C Q[6]~reg0_regout $end
$var wire 1 D Q[7]~reg0_regout $end
$var wire 1 E A~combout [7] $end
$var wire 1 F A~combout [6] $end
$var wire 1 G A~combout [5] $end
$var wire 1 H A~combout [4] $end
$var wire 1 I A~combout [3] $end
$var wire 1 J A~combout [2] $end
$var wire 1 K A~combout [1] $end
$var wire 1 L A~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000101 !
0"
1#
0+
0*
0)
0(
0'
0&
0%
0$
x,
0-
1.
x/
10
11
12
03
04
15
16
17
08
09
1:
0;
0<
0=
0>
0?
0@
0A
1B
0C
0D
1L
0K
1J
0I
0H
0G
1F
0E
$end
#10000
1"
13
14
0,
1C
1;
18
1%
1)
1+
#20000
0"
03
04
1,
#30000
1"
13
14
0,
#40000
0"
03
04
1,
#50000
1"
13
14
0,
#60000
0"
03
04
1,
#70000
1"
13
14
0,
#80000
0"
03
04
1,
#90000
1"
13
14
0,
#100000
0"
03
04
1,
#110000
1"
13
14
0,
#120000
0"
03
04
1,
#130000
1"
13
14
0,
#140000
0"
03
04
1,
#150000
1"
13
14
0,
#160000
0"
03
04
1,
#170000
1"
13
14
0,
#180000
0"
03
04
1,
#190000
1"
13
14
0,
#200000
0"
03
04
1,
#210000
1"
13
14
0,
#220000
0"
03
04
1,
#230000
1"
13
14
0,
#240000
0"
03
04
1,
#250000
1"
13
14
0,
#260000
0"
03
04
1,
#270000
1"
13
14
0,
#280000
0"
03
04
1,
#290000
1"
13
14
0,
#300000
0"
03
04
1,
#310000
1"
13
14
0,
#320000
0"
03
04
1,
#330000
1"
13
14
0,
#340000
0"
03
04
1,
#350000
1"
13
14
0,
#360000
0"
03
04
1,
#370000
1"
13
14
0,
#380000
0"
03
04
1,
#390000
1"
13
14
0,
#400000
0"
03
04
1,
#410000
1"
13
14
0,
#420000
0"
03
04
1,
#430000
1"
13
14
0,
#440000
0"
03
04
1,
#450000
1"
13
14
0,
#460000
0"
03
04
1,
#470000
1"
13
14
0,
#480000
0"
03
04
1,
#490000
1"
13
14
0,
#500000
0"
03
04
1,
#510000
1"
13
14
0,
#520000
0"
03
04
1,
#530000
1"
13
14
0,
#540000
0"
03
04
1,
#550000
1"
13
14
0,
#560000
0"
03
04
1,
#570000
1"
13
14
0,
#580000
0"
03
04
1,
#590000
1"
13
14
0,
#600000
0"
03
04
1,
#610000
1"
13
14
0,
#620000
0"
03
04
1,
#630000
1"
13
14
0,
#640000
0"
03
04
1,
#650000
1"
13
14
0,
#660000
0"
03
04
1,
#670000
1"
13
14
0,
#680000
0"
03
04
1,
#690000
1"
13
14
0,
#700000
0"
03
04
1,
#710000
1"
13
14
0,
#720000
0"
03
04
1,
#730000
1"
13
14
0,
#740000
0"
03
04
1,
#750000
1"
13
14
0,
#760000
0"
03
04
1,
#770000
1"
13
14
0,
#780000
0"
03
04
1,
#790000
1"
13
14
0,
#800000
0"
03
04
1,
#810000
1"
13
14
0,
#820000
0"
03
04
1,
#830000
1"
13
14
0,
#840000
0"
03
04
1,
#850000
1"
13
14
0,
#860000
0"
03
04
1,
#870000
1"
13
14
0,
#880000
0"
03
04
1,
#890000
1"
13
14
0,
#900000
0"
03
04
1,
#910000
1"
13
14
0,
#920000
0"
03
04
1,
#930000
1"
13
14
0,
#940000
0"
03
04
1,
#950000
1"
13
14
0,
#960000
0"
03
04
1,
#970000
1"
13
14
0,
#980000
0"
03
04
1,
#990000
1"
13
14
0,
#1000000
