# //  Questa Sim-64
# //  Version 2022.2 linux_x86_64 Apr 25 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vlib work
vcom -reportprogress 300 -work work {/home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd}
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:01:47 on Feb 09,2023
# vcom -reportprogress 300 -work work /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extender
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(10): near "BEGIN": syntax error
# ** Note: /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(10): VHDL Compiler exiting
# End time: 09:01:47 on Feb 09,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work {/home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd}
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:03:48 on Feb 09,2023
# vcom -reportprogress 300 -work work /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extender
# -- Compiling architecture structural of extender
# ** Error (suppressible): /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(12): (vcom-1141) Identifier "extender" does not identify a component declaration.
# ** Error (suppressible): /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(16): (vcom-1141) Identifier "extender" does not identify a component declaration.
# ** Note: /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(19): VHDL Compiler exiting
# End time: 09:03:48 on Feb 09,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work {/home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd}
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:07:38 on Feb 09,2023
# vcom -reportprogress 300 -work work /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extender
# -- Compiling architecture structural of extender
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(12): Illegal concurrent statement.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(13): near "=>": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(15): Illegal concurrent statement.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(16): near "=>": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Note: /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(18): VHDL Compiler exiting
# End time: 09:07:38 on Feb 09,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work {/home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd}
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:08:59 on Feb 09,2023
# vcom -reportprogress 300 -work work /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extender
# -- Compiling architecture structural of extender
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(12): Illegal concurrent statement.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(13): near "=>": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(15): Illegal concurrent statement.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(16): near "=>": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Note: /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(18): VHDL Compiler exiting
# End time: 09:08:59 on Feb 09,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work {/home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd}
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:09:29 on Feb 09,2023
# vcom -reportprogress 300 -work work /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extender
# -- Compiling architecture structural of extender
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(12): Illegal concurrent statement.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(13): near "=>": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(15): Illegal concurrent statement.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(16): near "=>": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Note: /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(18): VHDL Compiler exiting
# End time: 09:09:29 on Feb 09,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work {/home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd}
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:09:33 on Feb 09,2023
# vcom -reportprogress 300 -work work /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extender
# -- Compiling architecture structural of extender
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(12): Illegal concurrent statement.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(13): near "=>": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(15): Illegal concurrent statement.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(16): near "=>": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Note: /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(18): VHDL Compiler exiting
# End time: 09:09:33 on Feb 09,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work {/home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd}
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:10:02 on Feb 09,2023
# vcom -reportprogress 300 -work work /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extender
# -- Compiling architecture structural of extender
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(12): Illegal concurrent statement.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(13): Signal "o_ext" cannot be target of variable assignment statement.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(13): Illegal concurrent statement.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(15): Illegal concurrent statement.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(16): near "=>": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Note: /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(18): VHDL Compiler exiting
# End time: 09:10:02 on Feb 09,2023, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
vcom -reportprogress 300 -work work {/home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd}
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:10:19 on Feb 09,2023
# vcom -reportprogress 300 -work work /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extender
# -- Compiling architecture structural of extender
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(12): Illegal concurrent statement.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(13): Signal "i_in" cannot be target of variable assignment statement.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(13): Illegal concurrent statement.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(13): Cannot read output "o_ext".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(15): Illegal concurrent statement.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(16): near "=>": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Note: /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(18): VHDL Compiler exiting
# End time: 09:10:19 on Feb 09,2023, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
vcom -reportprogress 300 -work work {/home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd}
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:10:33 on Feb 09,2023
# vcom -reportprogress 300 -work work /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extender
# -- Compiling architecture structural of extender
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(12): Illegal concurrent statement.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(15): Illegal concurrent statement.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(16): near "=>": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Note: /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(18): VHDL Compiler exiting
# End time: 09:10:33 on Feb 09,2023, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work {/home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd}
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:10:45 on Feb 09,2023
# vcom -reportprogress 300 -work work /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extender
# -- Compiling architecture structural of extender
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(12): Illegal concurrent statement.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(15): Illegal concurrent statement.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(16): Cannot drive signal 'i_in' of mode IN.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(16): Cannot read output "o_ext".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Note: /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(18): VHDL Compiler exiting
# End time: 09:10:45 on Feb 09,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work {/home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd}
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:11:04 on Feb 09,2023
# vcom -reportprogress 300 -work work /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extender
# -- Compiling architecture structural of extender
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(12): Illegal concurrent statement.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(15): Illegal concurrent statement.
# ** Note: /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd(18): VHDL Compiler exiting
# End time: 09:11:04 on Feb 09,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work {/home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd}
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:12:41 on Feb 09,2023
# vcom -reportprogress 300 -work work /home/tvgaul/Documents/CPRE 381/Lab2/Extenders/extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extender
# -- Compiling architecture structural of extender
# End time: 09:12:41 on Feb 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do tb_extender.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:20:37 on Feb 09,2023
# vcom -reportprogress 300 -2008 extender.vhd tb_extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extender
# -- Compiling architecture structural of extender
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling entity tb_extender
# -- Compiling architecture behavior of tb_extender
# End time: 09:20:37 on Feb 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb_extender 
# Start time: 09:20:37 on Feb 09,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.tb_extender(behavior)#1
# Loading work.extender(structural)#1
# 0 ns
# 210 ns
do tb_extender.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:21:42 on Feb 09,2023
# vcom -reportprogress 300 -2008 extender.vhd tb_extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extender
# -- Compiling architecture structural of extender
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling entity tb_extender
# -- Compiling architecture behavior of tb_extender
# End time: 09:21:42 on Feb 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:21:42 on Feb 09,2023, Elapsed time: 0:01:05
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.tb_extender 
# Start time: 09:21:42 on Feb 09,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.tb_extender(behavior)#1
# Loading work.extender(structural)#1
# 0 ns
# 252 ns
do tb_extender.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:22:24 on Feb 09,2023
# vcom -reportprogress 300 -2008 extender.vhd tb_extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extender
# -- Compiling architecture structural of extender
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling entity tb_extender
# -- Compiling architecture behavior of tb_extender
# End time: 09:22:24 on Feb 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:22:24 on Feb 09,2023, Elapsed time: 0:00:42
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb_extender 
# Start time: 09:22:24 on Feb 09,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.tb_extender(behavior)#1
# Loading work.extender(structural)#1
# 0 ns
# 252 ns
do tb_extender.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:23:10 on Feb 09,2023
# vcom -reportprogress 300 -2008 extender.vhd tb_extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extender
# -- Compiling architecture structural of extender
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling entity tb_extender
# -- Compiling architecture behavior of tb_extender
# End time: 09:23:10 on Feb 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:23:10 on Feb 09,2023, Elapsed time: 0:00:46
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb_extender 
# Start time: 09:23:10 on Feb 09,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.tb_extender(behavior)#1
# Loading work.extender(structural)#1
# 0 ns
# 252 ns
do tb_extender.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:23:29 on Feb 09,2023
# vcom -reportprogress 300 -2008 extender.vhd tb_extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extender
# -- Compiling architecture structural of extender
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling entity tb_extender
# -- Compiling architecture behavior of tb_extender
# End time: 09:23:29 on Feb 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:23:29 on Feb 09,2023, Elapsed time: 0:00:19
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.tb_extender 
# Start time: 09:23:29 on Feb 09,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.tb_extender(behavior)#1
# Loading work.extender(structural)#1
# 0 ns
# 252 ns
do tb_extender.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:23:54 on Feb 09,2023
# vcom -reportprogress 300 -2008 extender.vhd tb_extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extender
# -- Compiling architecture structural of extender
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling entity tb_extender
# -- Compiling architecture behavior of tb_extender
# End time: 09:23:54 on Feb 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:23:54 on Feb 09,2023, Elapsed time: 0:00:25
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.tb_extender 
# Start time: 09:23:54 on Feb 09,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.tb_extender(behavior)#1
# Loading work.extender(structural)#1
# 0 ns
# 252 ns
do tb_extender.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:24:23 on Feb 09,2023
# vcom -reportprogress 300 -2008 extender.vhd tb_extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extender
# -- Compiling architecture structural of extender
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling entity tb_extender
# -- Compiling architecture behavior of tb_extender
# End time: 09:24:23 on Feb 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:24:23 on Feb 09,2023, Elapsed time: 0:00:29
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.tb_extender 
# Start time: 09:24:23 on Feb 09,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.tb_extender(behavior)#1
# Loading work.extender(structural)#1
# 0 ns
# 252 ns
do tb_extender.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:38:59 on Feb 09,2023
# vcom -reportprogress 300 -2008 extender.vhd tb_extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extender
# -- Compiling architecture structural of extender
# ** Error: extender.vhd(15): Illegal sequential statement.
# ** Error: extender.vhd(18): Illegal sequential statement.
# ** Error: extender.vhd(24): near "END": (vcom-1576) expecting ';'.
# ** Error: tb_extender.vhd(9): near "is": (vcom-1576) expecting ';'.
# ** Error: tb_extender.vhd(11): Labels do not match: 'structural' and 'tb_extender'.
# ** Note: tb_extender.vhd(11): VHDL Compiler exiting
# End time: 09:39:00 on Feb 09,2023, Elapsed time: 0:00:01
# Errors: 5, Warnings: 0
# ** Error: /usr/local/mentor/questasim/linux_x86_64/vcom failed.
# Error in macro ./tb_extender.do line 2
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -2008 *.vhd"
do tb_extender.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:39:15 on Feb 09,2023
# vcom -reportprogress 300 -2008 extender.vhd tb_extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extender
# -- Compiling architecture structural of extender
# ** Error: extender.vhd(15): Illegal sequential statement.
# ** Error: extender.vhd(18): Illegal sequential statement.
# ** Note: extender.vhd(26): VHDL Compiler exiting
# End time: 09:39:15 on Feb 09,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /usr/local/mentor/questasim/linux_x86_64/vcom failed.
# Error in macro ./tb_extender.do line 2
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -2008 *.vhd"
do tb_extender.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:39:42 on Feb 09,2023
# vcom -reportprogress 300 -2008 extender.vhd tb_extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extender
# -- Compiling architecture structural of extender
# ** Error: extender.vhd(17): Illegal concurrent statement.
# ** Note: extender.vhd(23): VHDL Compiler exiting
# End time: 09:39:43 on Feb 09,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: /usr/local/mentor/questasim/linux_x86_64/vcom failed.
# Error in macro ./tb_extender.do line 2
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -2008 *.vhd"
do tb_extender.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:42:47 on Feb 09,2023
# vcom -reportprogress 300 -2008 extender.vhd tb_extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extender
# -- Compiling architecture structural of extender
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling entity tb_extender
# -- Compiling architecture behavior of tb_extender
# ** Error: tb_extender.vhd(37): near "s_in": (vcom-1576) expecting ';'.
# ** Error: tb_extender.vhd(32): (vcom-1035) Formal port "i_ctl" has OPEN or no actual associated with it.
# ** Note: tb_extender.vhd(51): VHDL Compiler exiting
# End time: 09:42:47 on Feb 09,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /usr/local/mentor/questasim/linux_x86_64/vcom failed.
# Error in macro ./tb_extender.do line 2
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -2008 *.vhd"
do tb_extender.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:43:16 on Feb 09,2023
# vcom -reportprogress 300 -2008 extender.vhd tb_extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extender
# -- Compiling architecture structural of extender
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling entity tb_extender
# -- Compiling architecture behavior of tb_extender
# ** Error: tb_extender.vhd(32): (vcom-1035) Formal port "i_ctl" has OPEN or no actual associated with it.
# ** Note: tb_extender.vhd(51): VHDL Compiler exiting
# End time: 09:43:16 on Feb 09,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /usr/local/mentor/questasim/linux_x86_64/vcom failed.
# Error in macro ./tb_extender.do line 2
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -2008 *.vhd"
do tb_extender.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:43:37 on Feb 09,2023
# vcom -reportprogress 300 -2008 extender.vhd tb_extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extender
# -- Compiling architecture structural of extender
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling entity tb_extender
# -- Compiling architecture behavior of tb_extender
# ** Error: tb_extender.vhd(32): (vcom-1136) Unknown identifier "i_in".
# ** Note: tb_extender.vhd(52): VHDL Compiler exiting
# End time: 09:43:37 on Feb 09,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /usr/local/mentor/questasim/linux_x86_64/vcom failed.
# Error in macro ./tb_extender.do line 2
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -2008 *.vhd"
do tb_extender.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:43:52 on Feb 09,2023
# vcom -reportprogress 300 -2008 extender.vhd tb_extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extender
# -- Compiling architecture structural of extender
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling entity tb_extender
# -- Compiling architecture behavior of tb_extender
# End time: 09:43:52 on Feb 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:43:52 on Feb 09,2023, Elapsed time: 0:19:29
# Errors: 6, Warnings: 1
# vsim -voptargs="+acc" work.tb_extender 
# Start time: 09:43:52 on Feb 09,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.tb_extender(behavior)#1
# Loading work.extender(structural)#1
# 0 ns
# 252 ns
do tb_extender.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:44:22 on Feb 09,2023
# vcom -reportprogress 300 -2008 extender.vhd tb_extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extender
# -- Compiling architecture structural of extender
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling entity tb_extender
# -- Compiling architecture behavior of tb_extender
# End time: 09:44:22 on Feb 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:44:22 on Feb 09,2023, Elapsed time: 0:00:30
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.tb_extender 
# Start time: 09:44:22 on Feb 09,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.tb_extender(behavior)#1
# Loading work.extender(structural)#1
# 0 ns
# 504 ns
