<stg><name>compute_Pipeline_VITIS_LOOP_150_4</name>


<trans_list>

<trans id="61" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:3 %val2_4_read = read i16 @_ssdm_op_Read.ap_auto.half, i16 %val2_4

]]></Node>
<StgValue><ssdm name="val2_4_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i7 0, i7 %j_4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc31

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc31:0 %j = load i7 %j_4

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
for.inc31:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc31:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc31:3 %br_ln150 = br i1 %tmp, void %for.inc31.split, void %for.inc40.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc31.split:2 %lshr_ln8 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln8"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="5">
<![CDATA[
for.inc31.split:3 %zext_ln154 = zext i5 %lshr_ln8

]]></Node>
<StgValue><ssdm name="zext_ln154"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc31.split:4 %reg_file_4_0_addr = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln154

]]></Node>
<StgValue><ssdm name="reg_file_4_0_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="11">
<![CDATA[
for.inc31.split:5 %reg_file_4_0_load = load i11 %reg_file_4_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_4_0_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc31.split:8 %reg_file_4_1_addr = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln154

]]></Node>
<StgValue><ssdm name="reg_file_4_1_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="11">
<![CDATA[
for.inc31.split:9 %reg_file_4_1_load = load i11 %reg_file_4_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_4_1_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc31.split:12 %add_ln150 = add i7 %j, i7 2

]]></Node>
<StgValue><ssdm name="add_ln150"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc31.split:13 %store_ln150 = store i7 %add_ln150, i7 %j_4

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="27" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="11">
<![CDATA[
for.inc31.split:5 %reg_file_4_0_load = load i11 %reg_file_4_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_4_0_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="5" lat="5">
<core>HDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc31.split:6 %div = hdiv i16 %reg_file_4_0_load, i16 %val2_4_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="11">
<![CDATA[
for.inc31.split:9 %reg_file_4_1_load = load i11 %reg_file_4_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_4_1_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="5" lat="5">
<core>HDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc31.split:10 %div_1 = hdiv i16 %reg_file_4_1_load, i16 %val2_4_read

]]></Node>
<StgValue><ssdm name="div_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="31" st_id="3" stage="4" lat="5">
<core>HDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc31.split:6 %div = hdiv i16 %reg_file_4_0_load, i16 %val2_4_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="4" lat="5">
<core>HDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc31.split:10 %div_1 = hdiv i16 %reg_file_4_1_load, i16 %val2_4_read

]]></Node>
<StgValue><ssdm name="div_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="33" st_id="4" stage="3" lat="5">
<core>HDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc31.split:6 %div = hdiv i16 %reg_file_4_0_load, i16 %val2_4_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="3" lat="5">
<core>HDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc31.split:10 %div_1 = hdiv i16 %reg_file_4_1_load, i16 %val2_4_read

]]></Node>
<StgValue><ssdm name="div_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="35" st_id="5" stage="2" lat="5">
<core>HDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc31.split:6 %div = hdiv i16 %reg_file_4_0_load, i16 %val2_4_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="2" lat="5">
<core>HDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc31.split:10 %div_1 = hdiv i16 %reg_file_4_1_load, i16 %val2_4_read

]]></Node>
<StgValue><ssdm name="div_1"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0">
<![CDATA[
for.inc40.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="37" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc31.split:0 %specpipeline_ln153 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_17

]]></Node>
<StgValue><ssdm name="specpipeline_ln153"/></StgValue>
</operation>

<operation id="38" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc31.split:1 %specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln132"/></StgValue>
</operation>

<operation id="39" st_id="6" stage="1" lat="5">
<core>HDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc31.split:6 %div = hdiv i16 %reg_file_4_0_load, i16 %val2_4_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="40" st_id="6" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
for.inc31.split:7 %store_ln154 = store i16 %div, i11 %reg_file_4_0_addr

]]></Node>
<StgValue><ssdm name="store_ln154"/></StgValue>
</operation>

<operation id="41" st_id="6" stage="1" lat="5">
<core>HDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc31.split:10 %div_1 = hdiv i16 %reg_file_4_1_load, i16 %val2_4_read

]]></Node>
<StgValue><ssdm name="div_1"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
for.inc31.split:11 %store_ln154 = store i16 %div_1, i11 %reg_file_4_1_addr

]]></Node>
<StgValue><ssdm name="store_ln154"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
for.inc31.split:14 %br_ln150 = br void %for.inc31

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="62" name="reg_file_4_1" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_4_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="63" name="reg_file_4_0" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_4_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="64" name="val2_4" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="val2_4"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="66" from="StgValue_65" to="j_4" fromId="65" toId="9">
</dataflow>
<dataflow id="68" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="69" from="reg_file_4_1" to="specmemcore_ln0" fromId="62" toId="10">
</dataflow>
<dataflow id="71" from="StgValue_70" to="specmemcore_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="73" from="StgValue_72" to="specmemcore_ln0" fromId="72" toId="10">
</dataflow>
<dataflow id="75" from="StgValue_74" to="specmemcore_ln0" fromId="74" toId="10">
</dataflow>
<dataflow id="76" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="67" toId="11">
</dataflow>
<dataflow id="77" from="reg_file_4_0" to="specmemcore_ln0" fromId="63" toId="11">
</dataflow>
<dataflow id="78" from="StgValue_70" to="specmemcore_ln0" fromId="70" toId="11">
</dataflow>
<dataflow id="79" from="StgValue_72" to="specmemcore_ln0" fromId="72" toId="11">
</dataflow>
<dataflow id="80" from="StgValue_74" to="specmemcore_ln0" fromId="74" toId="11">
</dataflow>
<dataflow id="82" from="_ssdm_op_Read.ap_auto.half" to="val2_4_read" fromId="81" toId="12">
</dataflow>
<dataflow id="83" from="val2_4" to="val2_4_read" fromId="64" toId="12">
</dataflow>
<dataflow id="85" from="StgValue_84" to="store_ln0" fromId="84" toId="13">
</dataflow>
<dataflow id="86" from="j_4" to="store_ln0" fromId="9" toId="13">
</dataflow>
<dataflow id="87" from="j_4" to="j" fromId="9" toId="15">
</dataflow>
<dataflow id="89" from="_ssdm_op_BitSelect.i1.i7.i32" to="tmp" fromId="88" toId="16">
</dataflow>
<dataflow id="90" from="j" to="tmp" fromId="15" toId="16">
</dataflow>
<dataflow id="92" from="StgValue_91" to="tmp" fromId="91" toId="16">
</dataflow>
<dataflow id="94" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="93" toId="17">
</dataflow>
<dataflow id="96" from="StgValue_95" to="empty" fromId="95" toId="17">
</dataflow>
<dataflow id="97" from="StgValue_95" to="empty" fromId="95" toId="17">
</dataflow>
<dataflow id="98" from="StgValue_95" to="empty" fromId="95" toId="17">
</dataflow>
<dataflow id="99" from="tmp" to="br_ln150" fromId="16" toId="18">
</dataflow>
<dataflow id="101" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln8" fromId="100" toId="19">
</dataflow>
<dataflow id="102" from="j" to="lshr_ln8" fromId="15" toId="19">
</dataflow>
<dataflow id="103" from="StgValue_65" to="lshr_ln8" fromId="65" toId="19">
</dataflow>
<dataflow id="105" from="StgValue_104" to="lshr_ln8" fromId="104" toId="19">
</dataflow>
<dataflow id="106" from="lshr_ln8" to="zext_ln154" fromId="19" toId="20">
</dataflow>
<dataflow id="107" from="reg_file_4_0" to="reg_file_4_0_addr" fromId="63" toId="21">
</dataflow>
<dataflow id="109" from="StgValue_108" to="reg_file_4_0_addr" fromId="108" toId="21">
</dataflow>
<dataflow id="110" from="zext_ln154" to="reg_file_4_0_addr" fromId="20" toId="21">
</dataflow>
<dataflow id="111" from="reg_file_4_0_addr" to="reg_file_4_0_load" fromId="21" toId="22">
</dataflow>
<dataflow id="112" from="reg_file_4_1" to="reg_file_4_1_addr" fromId="62" toId="23">
</dataflow>
<dataflow id="113" from="StgValue_108" to="reg_file_4_1_addr" fromId="108" toId="23">
</dataflow>
<dataflow id="114" from="zext_ln154" to="reg_file_4_1_addr" fromId="20" toId="23">
</dataflow>
<dataflow id="115" from="reg_file_4_1_addr" to="reg_file_4_1_load" fromId="23" toId="24">
</dataflow>
<dataflow id="116" from="j" to="add_ln150" fromId="15" toId="25">
</dataflow>
<dataflow id="118" from="StgValue_117" to="add_ln150" fromId="117" toId="25">
</dataflow>
<dataflow id="119" from="add_ln150" to="store_ln150" fromId="25" toId="26">
</dataflow>
<dataflow id="120" from="j_4" to="store_ln150" fromId="9" toId="26">
</dataflow>
<dataflow id="121" from="reg_file_4_0_addr" to="reg_file_4_0_load" fromId="21" toId="27">
</dataflow>
<dataflow id="122" from="reg_file_4_0_load" to="div" fromId="27" toId="28">
</dataflow>
<dataflow id="123" from="val2_4_read" to="div" fromId="12" toId="28">
</dataflow>
<dataflow id="124" from="reg_file_4_1_addr" to="reg_file_4_1_load" fromId="23" toId="29">
</dataflow>
<dataflow id="125" from="reg_file_4_1_load" to="div_1" fromId="29" toId="30">
</dataflow>
<dataflow id="126" from="val2_4_read" to="div_1" fromId="12" toId="30">
</dataflow>
<dataflow id="127" from="reg_file_4_0_load" to="div" fromId="27" toId="31">
</dataflow>
<dataflow id="128" from="val2_4_read" to="div" fromId="12" toId="31">
</dataflow>
<dataflow id="129" from="reg_file_4_1_load" to="div_1" fromId="29" toId="32">
</dataflow>
<dataflow id="130" from="val2_4_read" to="div_1" fromId="12" toId="32">
</dataflow>
<dataflow id="131" from="reg_file_4_0_load" to="div" fromId="27" toId="33">
</dataflow>
<dataflow id="132" from="val2_4_read" to="div" fromId="12" toId="33">
</dataflow>
<dataflow id="133" from="reg_file_4_1_load" to="div_1" fromId="29" toId="34">
</dataflow>
<dataflow id="134" from="val2_4_read" to="div_1" fromId="12" toId="34">
</dataflow>
<dataflow id="135" from="reg_file_4_0_load" to="div" fromId="27" toId="35">
</dataflow>
<dataflow id="136" from="val2_4_read" to="div" fromId="12" toId="35">
</dataflow>
<dataflow id="137" from="reg_file_4_1_load" to="div_1" fromId="29" toId="36">
</dataflow>
<dataflow id="138" from="val2_4_read" to="div_1" fromId="12" toId="36">
</dataflow>
<dataflow id="140" from="_ssdm_op_SpecPipeline" to="specpipeline_ln153" fromId="139" toId="37">
</dataflow>
<dataflow id="141" from="StgValue_65" to="specpipeline_ln153" fromId="65" toId="37">
</dataflow>
<dataflow id="143" from="StgValue_142" to="specpipeline_ln153" fromId="142" toId="37">
</dataflow>
<dataflow id="144" from="StgValue_142" to="specpipeline_ln153" fromId="142" toId="37">
</dataflow>
<dataflow id="145" from="StgValue_142" to="specpipeline_ln153" fromId="142" toId="37">
</dataflow>
<dataflow id="147" from="empty_17" to="specpipeline_ln153" fromId="146" toId="37">
</dataflow>
<dataflow id="149" from="_ssdm_op_SpecLoopName" to="specloopname_ln132" fromId="148" toId="38">
</dataflow>
<dataflow id="151" from="empty_15" to="specloopname_ln132" fromId="150" toId="38">
</dataflow>
<dataflow id="152" from="reg_file_4_0_load" to="div" fromId="27" toId="39">
</dataflow>
<dataflow id="153" from="val2_4_read" to="div" fromId="12" toId="39">
</dataflow>
<dataflow id="154" from="div" to="store_ln154" fromId="39" toId="40">
</dataflow>
<dataflow id="155" from="reg_file_4_0_addr" to="store_ln154" fromId="21" toId="40">
</dataflow>
<dataflow id="156" from="reg_file_4_1_load" to="div_1" fromId="29" toId="41">
</dataflow>
<dataflow id="157" from="val2_4_read" to="div_1" fromId="12" toId="41">
</dataflow>
<dataflow id="158" from="div_1" to="store_ln154" fromId="41" toId="42">
</dataflow>
<dataflow id="159" from="reg_file_4_1_addr" to="store_ln154" fromId="23" toId="42">
</dataflow>
<dataflow id="160" from="tmp" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="161" from="tmp" to="StgValue_6" fromId="16" toId="6">
</dataflow>
</dataflows>


</stg>
