{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742836970635 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742836970635 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 24 13:22:50 2025 " "Processing started: Mon Mar 24 13:22:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742836970635 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836970635 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836970635 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742836971163 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742836971163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 3 3 " "Found 3 design units, including 3 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_32_bit " "Found entity 1: reg_32_bit" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979034 ""} { "Info" "ISGN_ENTITY_NAME" "2 c_sign_extended_reg " "Found entity 2: c_sign_extended_reg" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979034 ""} { "Info" "ISGN_ENTITY_NAME" "3 pc_reg " "Found entity 3: pc_reg" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_tb " "Found entity 1: and_tb" {  } { { "and_tb.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/and_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_32_bit " "Found entity 1: and_32_bit" {  } { { "and_32_bit.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/and_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 1 1 " "Found 1 design units, including 1 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "add.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/add.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file add_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_tb " "Found entity 1: add_tb" {  } { { "add_tb.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/add_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr_mux_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr_mux_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mdr_mux_2_to_1 " "Found entity 1: mdr_mux_2_to_1" {  } { { "mdr_mux_2_to_1.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/mdr_mux_2_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logical_or.v 1 1 " "Found 1 design units, including 1 entities, in source file logical_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 logical_or " "Found entity 1: logical_or" {  } { { "logical_or.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/logical_or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file or_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_tb " "Found entity 1: or_tb" {  } { { "or_tb.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/or_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux_32_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_mux_32_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_mux_32_to_1 " "Found entity 1: bus_mux_32_to_1" {  } { { "bus_mux_32_to_1.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/bus_mux_32_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub.v 1 1 " "Found 1 design units, including 1 entities, in source file sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub " "Found entity 1: sub" {  } { { "sub.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_tb " "Found entity 1: sub_tb" {  } { { "sub_tb.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/sub_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul.v 1 1 " "Found 1 design units, including 1 entities, in source file mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul " "Found entity 1: mul" {  } { { "mul.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/mul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_tb " "Found entity 1: mul_tb" {  } { { "mul_tb.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/mul_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file div_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_tb " "Found entity 1: div_tb" {  } { { "div_tb.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/div_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr.v 1 1 " "Found 1 design units, including 1 entities, in source file shr.v" { { "Info" "ISGN_ENTITY_NAME" "1 shr " "Found entity 1: shr" {  } { { "shr.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/shr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shr_tb " "Found entity 1: shr_tb" {  } { { "shr_tb.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/shr_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neg.v 1 1 " "Found 1 design units, including 1 entities, in source file neg.v" { { "Info" "ISGN_ENTITY_NAME" "1 logical_neg " "Found entity 1: logical_neg" {  } { { "neg.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/neg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not.v 1 1 " "Found 1 design units, including 1 entities, in source file not.v" { { "Info" "ISGN_ENTITY_NAME" "1 logical_not " "Found entity 1: logical_not" {  } { { "not.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/not.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neg_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file neg_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 neg_tb " "Found entity 1: neg_tb" {  } { { "neg_tb.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/neg_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shra.v 1 1 " "Found 1 design units, including 1 entities, in source file shra.v" { { "Info" "ISGN_ENTITY_NAME" "1 shra " "Found entity 1: shra" {  } { { "shra.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/shra.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl.v 1 1 " "Found 1 design units, including 1 entities, in source file shl.v" { { "Info" "ISGN_ENTITY_NAME" "1 shl " "Found entity 1: shl" {  } { { "shl.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/shl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol.v 1 1 " "Found 1 design units, including 1 entities, in source file rol.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol " "Found entity 1: rol" {  } { { "rol.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/rol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror.v 1 1 " "Found 1 design units, including 1 entities, in source file ror.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror " "Found entity 1: ror" {  } { { "ror.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/ror.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file not_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_tb " "Found entity 1: not_tb" {  } { { "not_tb.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/not_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shra_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shra_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shra_tb " "Found entity 1: shra_tb" {  } { { "shra_tb.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/shra_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shl_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shl_tb " "Found entity 1: shl_tb" {  } { { "shl_tb.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/shl_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ror_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror_tb " "Found entity 1: ror_tb" {  } { { "ror_tb.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/ror_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rol_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol_tb " "Found entity 1: rol_tb" {  } { { "rol_tb.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/rol_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_and_encode.v 1 1 " "Found 1 design units, including 1 entities, in source file select_and_encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_and_encode " "Found entity 1: select_and_encode" {  } { { "select_and_encode.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/select_and_encode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conff.v 2 2 " "Found 2 design units, including 2 entities, in source file conff.v" { { "Info" "ISGN_ENTITY_NAME" "1 conff " "Found entity 1: conff" {  } { { "conff.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/conff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979183 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder2to4 " "Found entity 2: decoder2to4" {  } { { "conff.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/conff.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inport_and_outport.v 2 2 " "Found 2 design units, including 2 entities, in source file inport_and_outport.v" { { "Info" "ISGN_ENTITY_NAME" "1 outport " "Found entity 1: outport" {  } { { "inport_and_outport.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/inport_and_outport.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979187 ""} { "Info" "ISGN_ENTITY_NAME" "2 inport " "Found entity 2: inport" {  } { { "inport_and_outport.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/inport_and_outport.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ld_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ld_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ld_tb " "Found entity 1: ld_tb" {  } { { "ld_tb.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/ld_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldi_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ldi_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ldi_tb " "Found entity 1: ldi_tb" {  } { { "ldi_tb.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/ldi_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "st_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file st_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 st_tb " "Found entity 1: st_tb" {  } { { "st_tb.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/st_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_tb " "Found entity 1: branch_tb" {  } { { "branch_tb.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/branch_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andi_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file andi_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 andi_tb " "Found entity 1: andi_tb" {  } { { "andi_tb.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/andi_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addi_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file addi_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 addi_tb " "Found entity 1: addi_tb" {  } { { "addi_tb.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/addi_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ori_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ori_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ori_tb " "Found entity 1: ori_tb" {  } { { "ori_tb.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/ori_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file jr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 jr_tb " "Found entity 1: jr_tb" {  } { { "jr_tb.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/jr_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jal_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file jal_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 jal_tb " "Found entity 1: jal_tb" {  } { { "jal_tb.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/jal_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfhi_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mfhi_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mfhi_tb " "Found entity 1: mfhi_tb" {  } { { "mfhi_tb.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/mfhi_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mflo_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mflo_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mflo_tb " "Found entity 1: mflo_tb" {  } { { "mflo_tb.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/mflo_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file out_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_tb " "Found entity 1: out_tb" {  } { { "out_tb.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/out_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file in_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 in_tb " "Found entity 1: in_tb" {  } { { "in_tb.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/in_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836979250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r0_enable Datapath.v(103) " "Verilog HDL Implicit Net warning at Datapath.v(103): created implicit net for \"r0_enable\"" {  } { { "Datapath.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/Datapath.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r1_enable Datapath.v(106) " "Verilog HDL Implicit Net warning at Datapath.v(106): created implicit net for \"r1_enable\"" {  } { { "Datapath.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/Datapath.v" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2_enable Datapath.v(107) " "Verilog HDL Implicit Net warning at Datapath.v(107): created implicit net for \"r2_enable\"" {  } { { "Datapath.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/Datapath.v" 107 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r3_enable Datapath.v(108) " "Verilog HDL Implicit Net warning at Datapath.v(108): created implicit net for \"r3_enable\"" {  } { { "Datapath.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/Datapath.v" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r4_enable Datapath.v(109) " "Verilog HDL Implicit Net warning at Datapath.v(109): created implicit net for \"r4_enable\"" {  } { { "Datapath.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/Datapath.v" 109 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r5_enable Datapath.v(110) " "Verilog HDL Implicit Net warning at Datapath.v(110): created implicit net for \"r5_enable\"" {  } { { "Datapath.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/Datapath.v" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r6_enable Datapath.v(111) " "Verilog HDL Implicit Net warning at Datapath.v(111): created implicit net for \"r6_enable\"" {  } { { "Datapath.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/Datapath.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r7_enable Datapath.v(112) " "Verilog HDL Implicit Net warning at Datapath.v(112): created implicit net for \"r7_enable\"" {  } { { "Datapath.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/Datapath.v" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r9_enable Datapath.v(115) " "Verilog HDL Implicit Net warning at Datapath.v(115): created implicit net for \"r9_enable\"" {  } { { "Datapath.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/Datapath.v" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r10_enable Datapath.v(116) " "Verilog HDL Implicit Net warning at Datapath.v(116): created implicit net for \"r10_enable\"" {  } { { "Datapath.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/Datapath.v" 116 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r11_enable Datapath.v(117) " "Verilog HDL Implicit Net warning at Datapath.v(117): created implicit net for \"r11_enable\"" {  } { { "Datapath.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/Datapath.v" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r12_enable Datapath.v(118) " "Verilog HDL Implicit Net warning at Datapath.v(118): created implicit net for \"r12_enable\"" {  } { { "Datapath.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/Datapath.v" 118 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r13_enable Datapath.v(119) " "Verilog HDL Implicit Net warning at Datapath.v(119): created implicit net for \"r13_enable\"" {  } { { "Datapath.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/Datapath.v" 119 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r14_enable Datapath.v(120) " "Verilog HDL Implicit Net warning at Datapath.v(120): created implicit net for \"r14_enable\"" {  } { { "Datapath.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/Datapath.v" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r15_enable Datapath.v(121) " "Verilog HDL Implicit Net warning at Datapath.v(121): created implicit net for \"r15_enable\"" {  } { { "Datapath.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/Datapath.v" 121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r0_out Datapath.v(144) " "Verilog HDL Implicit Net warning at Datapath.v(144): created implicit net for \"r0_out\"" {  } { { "Datapath.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/Datapath.v" 144 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r1_out Datapath.v(144) " "Verilog HDL Implicit Net warning at Datapath.v(144): created implicit net for \"r1_out\"" {  } { { "Datapath.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/Datapath.v" 144 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2_out Datapath.v(144) " "Verilog HDL Implicit Net warning at Datapath.v(144): created implicit net for \"r2_out\"" {  } { { "Datapath.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/Datapath.v" 144 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r3_out Datapath.v(144) " "Verilog HDL Implicit Net warning at Datapath.v(144): created implicit net for \"r3_out\"" {  } { { "Datapath.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/Datapath.v" 144 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r4_out Datapath.v(145) " "Verilog HDL Implicit Net warning at Datapath.v(145): created implicit net for \"r4_out\"" {  } { { "Datapath.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/Datapath.v" 145 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r5_out Datapath.v(145) " "Verilog HDL Implicit Net warning at Datapath.v(145): created implicit net for \"r5_out\"" {  } { { "Datapath.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/Datapath.v" 145 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r6_out Datapath.v(145) " "Verilog HDL Implicit Net warning at Datapath.v(145): created implicit net for \"r6_out\"" {  } { { "Datapath.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/Datapath.v" 145 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r7_out Datapath.v(145) " "Verilog HDL Implicit Net warning at Datapath.v(145): created implicit net for \"r7_out\"" {  } { { "Datapath.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/Datapath.v" 145 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r8_out Datapath.v(146) " "Verilog HDL Implicit Net warning at Datapath.v(146): created implicit net for \"r8_out\"" {  } { { "Datapath.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/Datapath.v" 146 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r9_out Datapath.v(146) " "Verilog HDL Implicit Net warning at Datapath.v(146): created implicit net for \"r9_out\"" {  } { { "Datapath.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/Datapath.v" 146 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r10_out Datapath.v(146) " "Verilog HDL Implicit Net warning at Datapath.v(146): created implicit net for \"r10_out\"" {  } { { "Datapath.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/Datapath.v" 146 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979252 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r11_out Datapath.v(146) " "Verilog HDL Implicit Net warning at Datapath.v(146): created implicit net for \"r11_out\"" {  } { { "Datapath.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/Datapath.v" 146 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979252 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r12_out Datapath.v(147) " "Verilog HDL Implicit Net warning at Datapath.v(147): created implicit net for \"r12_out\"" {  } { { "Datapath.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/Datapath.v" 147 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979252 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r13_out Datapath.v(147) " "Verilog HDL Implicit Net warning at Datapath.v(147): created implicit net for \"r13_out\"" {  } { { "Datapath.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/Datapath.v" 147 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979252 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r14_out Datapath.v(147) " "Verilog HDL Implicit Net warning at Datapath.v(147): created implicit net for \"r14_out\"" {  } { { "Datapath.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/Datapath.v" 147 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979252 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r15_out Datapath.v(147) " "Verilog HDL Implicit Net warning at Datapath.v(147): created implicit net for \"r15_out\"" {  } { { "Datapath.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/Datapath.v" 147 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979252 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout alu.v(29) " "Verilog HDL Implicit Net warning at alu.v(29): created implicit net for \"cout\"" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979252 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "con_out branch_tb.v(71) " "Verilog HDL Implicit Net warning at branch_tb.v(71): created implicit net for \"con_out\"" {  } { { "branch_tb.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/branch_tb.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979252 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath " "Elaborating entity \"Datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742836979319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_32_bit reg_32_bit:r0 " "Elaborating entity \"reg_32_bit\" for hierarchy \"reg_32_bit:r0\"" {  } { { "Datapath.v" "r0" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/Datapath.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg pc_reg:pc " "Elaborating entity \"pc_reg\" for hierarchy \"pc_reg:pc\"" {  } { { "Datapath.v" "pc" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/Datapath.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_and_encode select_and_encode:select_mux " "Elaborating entity \"select_and_encode\" for hierarchy \"select_and_encode:select_mux\"" {  } { { "Datapath.v" "select_mux" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/Datapath.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mdr_mux_2_to_1 mdr_mux_2_to_1:mdr_mux " "Elaborating entity \"mdr_mux_2_to_1\" for hierarchy \"mdr_mux_2_to_1:mdr_mux\"" {  } { { "Datapath.v" "mdr_mux" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/Datapath.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "Datapath.v" "alu" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/Datapath.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979351 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(64) " "Verilog HDL Case Statement warning at alu.v(64): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1742836979351 "|Datapath|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c alu.v(64) " "Verilog HDL Always Construct warning at alu.v(64): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1742836979351 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[0\] alu.v(64) " "Inferred latch for \"c\[0\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979351 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[1\] alu.v(64) " "Inferred latch for \"c\[1\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979351 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[2\] alu.v(64) " "Inferred latch for \"c\[2\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[3\] alu.v(64) " "Inferred latch for \"c\[3\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[4\] alu.v(64) " "Inferred latch for \"c\[4\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[5\] alu.v(64) " "Inferred latch for \"c\[5\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[6\] alu.v(64) " "Inferred latch for \"c\[6\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[7\] alu.v(64) " "Inferred latch for \"c\[7\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[8\] alu.v(64) " "Inferred latch for \"c\[8\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[9\] alu.v(64) " "Inferred latch for \"c\[9\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[10\] alu.v(64) " "Inferred latch for \"c\[10\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[11\] alu.v(64) " "Inferred latch for \"c\[11\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[12\] alu.v(64) " "Inferred latch for \"c\[12\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[13\] alu.v(64) " "Inferred latch for \"c\[13\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[14\] alu.v(64) " "Inferred latch for \"c\[14\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[15\] alu.v(64) " "Inferred latch for \"c\[15\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[16\] alu.v(64) " "Inferred latch for \"c\[16\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[17\] alu.v(64) " "Inferred latch for \"c\[17\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[18\] alu.v(64) " "Inferred latch for \"c\[18\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[19\] alu.v(64) " "Inferred latch for \"c\[19\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[20\] alu.v(64) " "Inferred latch for \"c\[20\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[21\] alu.v(64) " "Inferred latch for \"c\[21\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[22\] alu.v(64) " "Inferred latch for \"c\[22\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[23\] alu.v(64) " "Inferred latch for \"c\[23\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[24\] alu.v(64) " "Inferred latch for \"c\[24\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[25\] alu.v(64) " "Inferred latch for \"c\[25\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[26\] alu.v(64) " "Inferred latch for \"c\[26\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[27\] alu.v(64) " "Inferred latch for \"c\[27\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[28\] alu.v(64) " "Inferred latch for \"c\[28\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[29\] alu.v(64) " "Inferred latch for \"c\[29\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[30\] alu.v(64) " "Inferred latch for \"c\[30\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[31\] alu.v(64) " "Inferred latch for \"c\[31\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[32\] alu.v(64) " "Inferred latch for \"c\[32\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[33\] alu.v(64) " "Inferred latch for \"c\[33\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[34\] alu.v(64) " "Inferred latch for \"c\[34\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[35\] alu.v(64) " "Inferred latch for \"c\[35\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[36\] alu.v(64) " "Inferred latch for \"c\[36\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[37\] alu.v(64) " "Inferred latch for \"c\[37\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[38\] alu.v(64) " "Inferred latch for \"c\[38\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[39\] alu.v(64) " "Inferred latch for \"c\[39\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[40\] alu.v(64) " "Inferred latch for \"c\[40\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[41\] alu.v(64) " "Inferred latch for \"c\[41\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[42\] alu.v(64) " "Inferred latch for \"c\[42\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[43\] alu.v(64) " "Inferred latch for \"c\[43\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[44\] alu.v(64) " "Inferred latch for \"c\[44\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[45\] alu.v(64) " "Inferred latch for \"c\[45\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[46\] alu.v(64) " "Inferred latch for \"c\[46\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[47\] alu.v(64) " "Inferred latch for \"c\[47\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[48\] alu.v(64) " "Inferred latch for \"c\[48\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[49\] alu.v(64) " "Inferred latch for \"c\[49\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[50\] alu.v(64) " "Inferred latch for \"c\[50\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[51\] alu.v(64) " "Inferred latch for \"c\[51\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[52\] alu.v(64) " "Inferred latch for \"c\[52\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[53\] alu.v(64) " "Inferred latch for \"c\[53\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[54\] alu.v(64) " "Inferred latch for \"c\[54\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[55\] alu.v(64) " "Inferred latch for \"c\[55\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[56\] alu.v(64) " "Inferred latch for \"c\[56\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[57\] alu.v(64) " "Inferred latch for \"c\[57\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[58\] alu.v(64) " "Inferred latch for \"c\[58\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[59\] alu.v(64) " "Inferred latch for \"c\[59\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[60\] alu.v(64) " "Inferred latch for \"c\[60\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[61\] alu.v(64) " "Inferred latch for \"c\[61\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[62\] alu.v(64) " "Inferred latch for \"c\[62\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[63\] alu.v(64) " "Inferred latch for \"c\[63\]\" at alu.v(64)" {  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32_bit alu:alu\|and_32_bit:and_op " "Elaborating entity \"and_32_bit\" for hierarchy \"alu:alu\|and_32_bit:and_op\"" {  } { { "alu.v" "and_op" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical_or alu:alu\|logical_or:or_op " "Elaborating entity \"logical_or\" for hierarchy \"alu:alu\|logical_or:or_op\"" {  } { { "alu.v" "or_op" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add alu:alu\|add:add_op " "Elaborating entity \"add\" for hierarchy \"alu:alu\|add:add_op\"" {  } { { "alu.v" "add_op" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub alu:alu\|sub:sub_op " "Elaborating entity \"sub\" for hierarchy \"alu:alu\|sub:sub_op\"" {  } { { "alu.v" "sub_op" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul alu:alu\|mul:mul_op " "Elaborating entity \"mul\" for hierarchy \"alu:alu\|mul:mul_op\"" {  } { { "alu.v" "mul_op" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mul.v(20) " "Verilog HDL Case Statement warning at mul.v(20): case item expression never matches the case expression" {  } { { "mul.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/mul.v" 20 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu|mul:mul_op"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mul.v(21) " "Verilog HDL Case Statement warning at mul.v(21): case item expression never matches the case expression" {  } { { "mul.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/mul.v" 21 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu|mul:mul_op"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mul.v(23) " "Verilog HDL Case Statement warning at mul.v(23): case item expression never matches the case expression" {  } { { "mul.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/mul.v" 23 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 "|Datapath|alu:alu|mul:mul_op"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div alu:alu\|div:div_op " "Elaborating entity \"div\" for hierarchy \"alu:alu\|div:div_op\"" {  } { { "alu.v" "div_op" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shr alu:alu\|shr:shr_op " "Elaborating entity \"shr\" for hierarchy \"alu:alu\|shr:shr_op\"" {  } { { "alu.v" "shr_op" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shra alu:alu\|shra:shra_op " "Elaborating entity \"shra\" for hierarchy \"alu:alu\|shra:shra_op\"" {  } { { "alu.v" "shra_op" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shl alu:alu\|shl:shl_op " "Elaborating entity \"shl\" for hierarchy \"alu:alu\|shl:shl_op\"" {  } { { "alu.v" "shl_op" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ror alu:alu\|ror:ror_op " "Elaborating entity \"ror\" for hierarchy \"alu:alu\|ror:ror_op\"" {  } { { "alu.v" "ror_op" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rol alu:alu\|rol:rol_op " "Elaborating entity \"rol\" for hierarchy \"alu:alu\|rol:rol_op\"" {  } { { "alu.v" "rol_op" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical_neg alu:alu\|logical_neg:neg_op " "Elaborating entity \"logical_neg\" for hierarchy \"alu:alu\|logical_neg:neg_op\"" {  } { { "alu.v" "neg_op" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical_not alu:alu\|logical_not:not_op " "Elaborating entity \"logical_not\" for hierarchy \"alu:alu\|logical_not:not_op\"" {  } { { "alu.v" "not_op" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_mux_32_to_1 bus_mux_32_to_1:bus_mux " "Elaborating entity \"bus_mux_32_to_1\" for hierarchy \"bus_mux_32_to_1:bus_mux\"" {  } { { "Datapath.v" "bus_mux" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/Datapath.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram_memory " "Elaborating entity \"ram\" for hierarchy \"ram:ram_memory\"" {  } { { "Datapath.v" "ram_memory" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/Datapath.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conff conff:conff " "Elaborating entity \"conff\" for hierarchy \"conff:conff\"" {  } { { "Datapath.v" "conff" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/Datapath.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2to4 conff:conff\|decoder2to4:decoder1 " "Elaborating entity \"decoder2to4\" for hierarchy \"conff:conff\|decoder2to4:decoder1\"" {  } { { "conff.v" "decoder1" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/conff.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inport inport:inport " "Elaborating entity \"inport\" for hierarchy \"inport:inport\"" {  } { { "Datapath.v" "inport" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/Datapath.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outport outport:outport " "Elaborating entity \"outport\" for hierarchy \"outport:outport\"" {  } { { "Datapath.v" "outport" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/Datapath.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836979415 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:ram_memory\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:ram_memory\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742836982075 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742836982075 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742836982075 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742836982075 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742836982075 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742836982075 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742836982075 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742836982075 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742836982075 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742836982075 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742836982075 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742836982075 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742836982075 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742836982075 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Phase1.ram0_ram_1d0cf.hdl.mif " "Parameter INIT_FILE set to db/Phase1.ram0_ram_1d0cf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742836982075 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742836982075 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1742836982075 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1742836982075 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram_memory\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"ram:ram_memory\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836982155 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram_memory\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"ram:ram_memory\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742836982155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742836982155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742836982155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742836982155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742836982155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742836982155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742836982155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742836982155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742836982155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742836982155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742836982155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742836982155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742836982155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742836982155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Phase1.ram0_ram_1d0cf.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Phase1.ram0_ram_1d0cf.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742836982155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742836982155 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742836982155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h2r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h2r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h2r1 " "Found entity 1: altsyncram_h2r1" {  } { { "db/altsyncram_h2r1.tdf" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/db/altsyncram_h2r1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742836982203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836982203 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1742836982595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[37\] " "Latch alu:alu\|c\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982636 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[5\] " "Latch alu:alu\|c\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982636 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[63\] " "Latch alu:alu\|c\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982636 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[31\] " "Latch alu:alu\|c\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982636 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[33\] " "Latch alu:alu\|c\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982636 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[1\] " "Latch alu:alu\|c\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[30\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[30\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982636 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[62\] " "Latch alu:alu\|c\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982636 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[30\] " "Latch alu:alu\|c\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982636 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[60\] " "Latch alu:alu\|c\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982638 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[28\] " "Latch alu:alu\|c\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982638 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[58\] " "Latch alu:alu\|c\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982638 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[26\] " "Latch alu:alu\|c\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982638 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[56\] " "Latch alu:alu\|c\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982638 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[24\] " "Latch alu:alu\|c\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982638 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[54\] " "Latch alu:alu\|c\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982638 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[22\] " "Latch alu:alu\|c\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982638 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[61\] " "Latch alu:alu\|c\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982638 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[29\] " "Latch alu:alu\|c\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982638 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[34\] " "Latch alu:alu\|c\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982638 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[2\] " "Latch alu:alu\|c\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982638 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[53\] " "Latch alu:alu\|c\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982638 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[21\] " "Latch alu:alu\|c\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982638 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[52\] " "Latch alu:alu\|c\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982638 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[20\] " "Latch alu:alu\|c\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982638 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[50\] " "Latch alu:alu\|c\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982638 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[18\] " "Latch alu:alu\|c\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982638 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[49\] " "Latch alu:alu\|c\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982638 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[17\] " "Latch alu:alu\|c\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982638 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[36\] " "Latch alu:alu\|c\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982638 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[4\] " "Latch alu:alu\|c\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982638 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[48\] " "Latch alu:alu\|c\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982638 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[16\] " "Latch alu:alu\|c\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982638 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[39\] " "Latch alu:alu\|c\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982638 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[7\] " "Latch alu:alu\|c\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982638 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[43\] " "Latch alu:alu\|c\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982638 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[11\] " "Latch alu:alu\|c\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982638 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[47\] " "Latch alu:alu\|c\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982638 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[15\] " "Latch alu:alu\|c\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982638 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[46\] " "Latch alu:alu\|c\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982638 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[14\] " "Latch alu:alu\|c\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982638 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[45\] " "Latch alu:alu\|c\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982638 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[13\] " "Latch alu:alu\|c\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982638 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[51\] " "Latch alu:alu\|c\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982638 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[19\] " "Latch alu:alu\|c\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982638 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[55\] " "Latch alu:alu\|c\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982638 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[23\] " "Latch alu:alu\|c\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982638 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[42\] " "Latch alu:alu\|c\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982638 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[10\] " "Latch alu:alu\|c\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982638 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[44\] " "Latch alu:alu\|c\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982638 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[12\] " "Latch alu:alu\|c\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982638 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[59\] " "Latch alu:alu\|c\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982638 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[27\] " "Latch alu:alu\|c\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982638 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[41\] " "Latch alu:alu\|c\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982638 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[9\] " "Latch alu:alu\|c\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982638 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[57\] " "Latch alu:alu\|c\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982640 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[25\] " "Latch alu:alu\|c\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982640 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[35\] " "Latch alu:alu\|c\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982640 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[3\] " "Latch alu:alu\|c\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982640 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[40\] " "Latch alu:alu\|c\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982640 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[8\] " "Latch alu:alu\|c\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982640 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[38\] " "Latch alu:alu\|c\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982640 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[6\] " "Latch alu:alu\|c\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982640 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[32\] " "Latch alu:alu\|c\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[31\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982640 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|c\[0\] " "Latch alu:alu\|c\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_32_bit:ir\|q\[30\] " "Ports D and ENA on the latch are fed by the same signal reg_32_bit:ir\|q\[30\]" {  } { { "registers.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/registers.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742836982640 ""}  } { { "alu.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/alu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742836982640 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1742836985068 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1742836990016 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742836990016 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "outport_enable " "No output dependent on input pin \"outport_enable\"" {  } { { "Datapath.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/Datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742836990191 "|Datapath|outport_enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_enable " "No output dependent on input pin \"inport_enable\"" {  } { { "Datapath.v" "" { Text "C:/Users/hanna/Downloads/Phase2/Phase2/Datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742836990191 "|Datapath|inport_enable"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1742836990191 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4454 " "Implemented 4454 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "96 " "Implemented 96 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1742836990207 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1742836990207 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4325 " "Implemented 4325 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1742836990207 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1742836990207 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1742836990207 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 171 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 171 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4895 " "Peak virtual memory: 4895 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742836990233 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 24 13:23:10 2025 " "Processing ended: Mon Mar 24 13:23:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742836990233 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742836990233 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742836990233 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742836990233 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1742836991375 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742836991375 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 24 13:23:11 2025 " "Processing started: Mon Mar 24 13:23:11 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742836991375 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1742836991375 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Phase1 -c Phase1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Phase1 -c Phase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1742836991375 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1742836991497 ""}
{ "Info" "0" "" "Project  = Phase1" {  } {  } 0 0 "Project  = Phase1" 0 0 "Fitter" 0 0 1742836991497 ""}
{ "Info" "0" "" "Revision = Phase1" {  } {  } 0 0 "Revision = Phase1" 0 0 "Fitter" 0 0 1742836991497 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1742836991640 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1742836991640 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Phase1 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"Phase1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1742836991672 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1742836991706 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1742836991706 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1742836991988 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1742836992004 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1742836992262 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1742836992322 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "97 97 " "No exact pin location assignment(s) for 97 pins of 97 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1742836992448 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1742836995573 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 842 global CLKCTRL_G10 " "clk~inputCLKENA0 with 842 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1742836995748 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1742836995748 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742836995748 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1742836995780 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1742836995780 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1742836995780 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1742836995780 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1742836995780 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1742836995780 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "The Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1742836996513 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Phase1.sdc " "Synopsys Design Constraints File file not found: 'Phase1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1742836996518 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1742836996518 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1742836996557 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1742836996557 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1742836996557 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1742836996764 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1742836996764 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1742836996764 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742836996858 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1742836999016 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1742836999523 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:14 " "Fitter placement preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742837012718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1742837026474 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1742837039202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:13 " "Fitter placement operations ending: elapsed time is 00:00:13" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742837039202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1742837040549 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "32 X33_Y23 X43_Y33 " "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X33_Y23 to location X43_Y33" {  } { { "loc" "" { Generic "C:/Users/hanna/Downloads/Phase2/Phase2/" { { 1 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X33_Y23 to location X43_Y33"} { { 12 { 0 ""} 33 23 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1742837047129 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1742837047129 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1742837080104 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1742837080104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:38 " "Fitter routing operations ending: elapsed time is 00:00:38" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742837080120 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 8.37 " "Total time spent on timing analysis during the Fitter is 8.37 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1742837087546 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1742837087594 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1742837090434 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1742837090447 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1742837093373 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:12 " "Fitter post-fit operations ending: elapsed time is 00:00:12" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742837099047 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hanna/Downloads/Phase2/Phase2/output_files/Phase1.fit.smsg " "Generated suppressed messages file C:/Users/hanna/Downloads/Phase2/Phase2/output_files/Phase1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1742837099445 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6416 " "Peak virtual memory: 6416 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742837100618 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 24 13:25:00 2025 " "Processing ended: Mon Mar 24 13:25:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742837100618 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:49 " "Elapsed time: 00:01:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742837100618 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:35 " "Total CPU time (on all processors): 00:04:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742837100618 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1742837100618 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1742837101769 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742837101776 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 24 13:25:01 2025 " "Processing started: Mon Mar 24 13:25:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742837101776 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1742837101776 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Phase1 -c Phase1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Phase1 -c Phase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1742837101776 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1742837102728 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1742837105972 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742837106230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 24 13:25:06 2025 " "Processing ended: Mon Mar 24 13:25:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742837106230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742837106230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742837106230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1742837106230 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1742837106893 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1742837107425 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742837107431 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 24 13:25:07 2025 " "Processing started: Mon Mar 24 13:25:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742837107431 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1742837107431 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Phase1 -c Phase1 " "Command: quartus_sta Phase1 -c Phase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1742837107431 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1742837107557 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1742837108558 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1742837108558 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742837108597 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742837108597 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "The Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1742837109020 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Phase1.sdc " "Synopsys Design Constraints File file not found: 'Phase1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1742837109116 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1742837109116 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1742837109116 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reg_32_bit:ir\|q\[29\] reg_32_bit:ir\|q\[29\] " "create_clock -period 1.000 -name reg_32_bit:ir\|q\[29\] reg_32_bit:ir\|q\[29\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1742837109116 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742837109116 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1742837109147 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742837109147 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1742837109149 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1742837109155 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1742837109918 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1742837109918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -109.730 " "Worst-case setup slack is -109.730" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742837109918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742837109918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -109.730           -6960.384 reg_32_bit:ir\|q\[29\]  " " -109.730           -6960.384 reg_32_bit:ir\|q\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742837109918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.217           -4787.951 clk  " "   -8.217           -4787.951 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742837109918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742837109918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.729 " "Worst-case hold slack is -1.729" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742837109940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742837109940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.729             -53.297 clk  " "   -1.729             -53.297 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742837109940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.702               0.000 reg_32_bit:ir\|q\[29\]  " "    0.702               0.000 reg_32_bit:ir\|q\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742837109940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742837109940 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1742837109940 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1742837109956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.166 " "Worst-case minimum pulse width slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742837109956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742837109956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166            -958.027 clk  " "   -3.166            -958.027 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742837109956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 reg_32_bit:ir\|q\[29\]  " "    0.172               0.000 reg_32_bit:ir\|q\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742837109956 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742837109956 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1742837110011 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1742837110036 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1742837113572 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742837113891 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1742837113968 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1742837113968 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -113.352 " "Worst-case setup slack is -113.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742837113970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742837113970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -113.352           -7191.501 reg_32_bit:ir\|q\[29\]  " " -113.352           -7191.501 reg_32_bit:ir\|q\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742837113970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.047           -4662.103 clk  " "   -8.047           -4662.103 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742837113970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742837113970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.780 " "Worst-case hold slack is -1.780" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742837114007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742837114007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.780             -55.603 clk  " "   -1.780             -55.603 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742837114007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.503               0.000 reg_32_bit:ir\|q\[29\]  " "    0.503               0.000 reg_32_bit:ir\|q\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742837114007 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742837114007 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1742837114010 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1742837114013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.166 " "Worst-case minimum pulse width slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742837114015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742837114015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166            -963.830 clk  " "   -3.166            -963.830 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742837114015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 reg_32_bit:ir\|q\[29\]  " "    0.165               0.000 reg_32_bit:ir\|q\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742837114015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742837114015 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1742837114075 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1742837114254 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1742837117763 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742837118063 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1742837118093 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1742837118093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -55.310 " "Worst-case setup slack is -55.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742837118097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742837118097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -55.310           -3502.217 reg_32_bit:ir\|q\[29\]  " "  -55.310           -3502.217 reg_32_bit:ir\|q\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742837118097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.912           -2235.304 clk  " "   -3.912           -2235.304 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742837118097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742837118097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.022 " "Worst-case hold slack is -1.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742837118130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742837118130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.022             -29.591 clk  " "   -1.022             -29.591 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742837118130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 reg_32_bit:ir\|q\[29\]  " "    0.250               0.000 reg_32_bit:ir\|q\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742837118130 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742837118130 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1742837118130 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1742837118130 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742837118130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742837118130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -332.058 clk  " "   -2.636            -332.058 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742837118130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 reg_32_bit:ir\|q\[29\]  " "    0.306               0.000 reg_32_bit:ir\|q\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742837118130 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742837118130 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1742837118181 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742837118528 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1742837118575 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1742837118575 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -52.669 " "Worst-case setup slack is -52.669" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742837118579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742837118579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -52.669           -3338.071 reg_32_bit:ir\|q\[29\]  " "  -52.669           -3338.071 reg_32_bit:ir\|q\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742837118579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.393           -1908.438 clk  " "   -3.393           -1908.438 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742837118579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742837118579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.036 " "Worst-case hold slack is -1.036" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742837118607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742837118607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.036             -31.249 clk  " "   -1.036             -31.249 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742837118607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223               0.000 reg_32_bit:ir\|q\[29\]  " "    0.223               0.000 reg_32_bit:ir\|q\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742837118607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742837118607 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1742837118626 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1742837118626 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742837118632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742837118632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -334.779 clk  " "   -2.636            -334.779 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742837118632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 reg_32_bit:ir\|q\[29\]  " "    0.329               0.000 reg_32_bit:ir\|q\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742837118632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742837118632 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1742837119892 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1742837119967 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5156 " "Peak virtual memory: 5156 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742837120038 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 24 13:25:20 2025 " "Processing ended: Mon Mar 24 13:25:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742837120038 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742837120038 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742837120038 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1742837120038 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1742837121103 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742837121109 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 24 13:25:20 2025 " "Processing started: Mon Mar 24 13:25:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742837121109 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1742837121109 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Phase1 -c Phase1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Phase1 -c Phase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1742837121109 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1742837122236 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1742837122311 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Phase1.vo C:/Users/hanna/Downloads/Phase2/Phase2/simulation/modelsim/ simulation " "Generated file Phase1.vo in folder \"C:/Users/hanna/Downloads/Phase2/Phase2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1742837123717 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742837123796 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 24 13:25:23 2025 " "Processing ended: Mon Mar 24 13:25:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742837123796 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742837123796 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742837123796 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1742837123796 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 187 s " "Quartus Prime Full Compilation was successful. 0 errors, 187 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1742837124498 ""}
