;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 8/12/2018 3:25:15 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x192D0000  	6445
0x0008	0x18D50000  	6357
0x000C	0x18D50000  	6357
0x0010	0x18D50000  	6357
0x0014	0x18D50000  	6357
0x0018	0x18D50000  	6357
0x001C	0x18D50000  	6357
0x0020	0x18D50000  	6357
0x0024	0x18D50000  	6357
0x0028	0x18D50000  	6357
0x002C	0x18D50000  	6357
0x0030	0x18D50000  	6357
0x0034	0x18D50000  	6357
0x0038	0x18D50000  	6357
0x003C	0x18D50000  	6357
0x0040	0x18D50000  	6357
0x0044	0x18D50000  	6357
0x0048	0x18D50000  	6357
0x004C	0x18D50000  	6357
0x0050	0x18D50000  	6357
0x0054	0x18D50000  	6357
0x0058	0x18D50000  	6357
0x005C	0x18D50000  	6357
0x0060	0x18D50000  	6357
0x0064	0x18D50000  	6357
0x0068	0x18D50000  	6357
0x006C	0x18D50000  	6357
0x0070	0x18D50000  	6357
0x0074	0x18D50000  	6357
0x0078	0x18D50000  	6357
0x007C	0x18D50000  	6357
0x0080	0x18D50000  	6357
0x0084	0x18D50000  	6357
0x0088	0x18D50000  	6357
0x008C	0x18D50000  	6357
0x0090	0x18D50000  	6357
0x0094	0x18D50000  	6357
0x0098	0x18D50000  	6357
0x009C	0x18D50000  	6357
0x00A0	0x18D50000  	6357
0x00A4	0x18D50000  	6357
0x00A8	0x18D50000  	6357
0x00AC	0x18D50000  	6357
0x00B0	0x18D50000  	6357
0x00B4	0x18D50000  	6357
0x00B8	0x18D50000  	6357
0x00BC	0x18D50000  	6357
0x00C0	0x18D50000  	6357
0x00C4	0x18D50000  	6357
0x00C8	0x18D50000  	6357
0x00CC	0x18D50000  	6357
0x00D0	0x18D50000  	6357
0x00D4	0x18D50000  	6357
0x00D8	0x18D50000  	6357
0x00DC	0x18D50000  	6357
0x00E0	0x18D50000  	6357
0x00E4	0x18D50000  	6357
0x00E8	0x18D50000  	6357
0x00EC	0x18D50000  	6357
0x00F0	0x18D50000  	6357
0x00F4	0x18D50000  	6357
0x00F8	0x18D50000  	6357
0x00FC	0x18D50000  	6357
0x0100	0x18D50000  	6357
0x0104	0x18D50000  	6357
0x0108	0x18D50000  	6357
0x010C	0x18D50000  	6357
0x0110	0x18D50000  	6357
0x0114	0x18D50000  	6357
0x0118	0x18D50000  	6357
0x011C	0x18D50000  	6357
0x0120	0x18D50000  	6357
0x0124	0x18D50000  	6357
0x0128	0x18D50000  	6357
0x012C	0x18D50000  	6357
0x0130	0x18D50000  	6357
0x0134	0x18D50000  	6357
0x0138	0x18D50000  	6357
0x013C	0x18D50000  	6357
0x0140	0x18D50000  	6357
0x0144	0x18D50000  	6357
0x0148	0x18D50000  	6357
0x014C	0x18D50000  	6357
0x0150	0x18D50000  	6357
0x0154	0x18D50000  	6357
0x0158	0x18D50000  	6357
0x015C	0x18D50000  	6357
0x0160	0x18D50000  	6357
0x0164	0x18D50000  	6357
0x0168	0x18D50000  	6357
0x016C	0x18D50000  	6357
0x0170	0x18D50000  	6357
0x0174	0x18D50000  	6357
0x0178	0x18D50000  	6357
0x017C	0x18D50000  	6357
0x0180	0x18D50000  	6357
0x0184	0x18D50000  	6357
; end of ____SysVT
_main:
;touch.c, 21 :: 		void main()
0x192C	0xF000F81C  BL	6504
0x1930	0xF7FFFFD4  BL	6364
0x1934	0xF000FA0E  BL	7508
0x1938	0xF7FFFFE6  BL	6408
0x193C	0xF000F9CA  BL	7380
;touch.c, 27 :: 		TFT_Set_Default_Mode();
0x1940	0xF7FFFF6E  BL	_TFT_Set_Default_Mode+0
;touch.c, 28 :: 		TFT_Init_ILI9341_8bit(320,240);
0x1944	0x21F0    MOVS	R1, #240
0x1946	0xF2401040  MOVW	R0, #320
0x194A	0xF7FFFE6B  BL	_TFT_Init_ILI9341_8bit+0
;touch.c, 29 :: 		TFT_Fill_Screen(CL_RED);
0x194E	0xF64F0000  MOVW	R0, #63488
0x1952	0xF7FFFF77  BL	_TFT_Fill_Screen+0
;touch.c, 35 :: 		while(1)
L_main0:
;touch.c, 39 :: 		if( TP_TFT_Press_Detect())
0x1956	0xF7FFFF03  BL	_TP_TFT_Press_Detect+0
0x195A	0xB118    CBZ	R0, L_main2
;touch.c, 41 :: 		TFT_Fill_Screen(CL_Blue);
0x195C	0xF240001F  MOVW	R0, #31
0x1960	0xF7FFFF70  BL	_TFT_Fill_Screen+0
;touch.c, 42 :: 		}
L_main2:
;touch.c, 43 :: 		}
0x1964	0xE7F7    B	L_main0
;touch.c, 46 :: 		}
L_end_main:
L__main_end_loop:
0x1966	0xE7FE    B	L__main_end_loop
; end of _main
___FillZeros:
;__Lib_System_4XX.c, 85 :: 		
0x17E4	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 87 :: 		
0x17E6	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 88 :: 		
0x17EA	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 89 :: 		
0x17EE	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 90 :: 		
0x17F2	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 91 :: 		
0x17F4	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 92 :: 		
0x17F8	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 93 :: 		
0x17FA	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 94 :: 		
0x17FC	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 95 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 96 :: 		
0x17FE	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 97 :: 		
0x1802	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 98 :: 		
0x1806	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 99 :: 		
0x1808	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 100 :: 		
0x180C	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 101 :: 		
0x180E	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 102 :: 		
0x1810	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 103 :: 		
0x1814	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 104 :: 		
0x1818	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 105 :: 		
L_norep:
;__Lib_System_4XX.c, 107 :: 		
L_end___FillZeros:
0x181A	0xB001    ADD	SP, SP, #4
0x181C	0x4770    BX	LR
; end of ___FillZeros
_TFT_Set_Default_Mode:
;__Lib_TFT.c, 4303 :: 		
0x1820	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 4304 :: 		
0x1822	0x2100    MOVS	R1, #0
0x1824	0x4804    LDR	R0, [PC, #16]
0x1826	0x8001    STRH	R1, [R0, #0]
;__Lib_TFT.c, 4305 :: 		
0x1828	0x2100    MOVS	R1, #0
0x182A	0x4804    LDR	R0, [PC, #16]
0x182C	0x7001    STRB	R1, [R0, #0]
;__Lib_TFT.c, 4306 :: 		
0x182E	0x2100    MOVS	R1, #0
0x1830	0x4803    LDR	R0, [PC, #12]
0x1832	0x7001    STRB	R1, [R0, #0]
;__Lib_TFT.c, 4307 :: 		
L_end_TFT_Set_Default_Mode:
0x1834	0xB001    ADD	SP, SP, #4
0x1836	0x4770    BX	LR
0x1838	0x00022000  	__Lib_TFT_Ptr_Set+0
0x183C	0x00012000  	__Lib_TFT___no_acceleration+0
0x1840	0x00042000  	__Lib_TFT___MM_plus+0
; end of _TFT_Set_Default_Mode
_TFT_Init_ILI9341_8bit:
;__Lib_TFT_Defs.c, 2371 :: 		void TFT_Init_ILI9341_8bit(unsigned int display_width, unsigned int display_height) {
; display_height start address is: 4 (R1)
; display_width start address is: 0 (R0)
0x1624	0xB081    SUB	SP, SP, #4
0x1626	0xF8CDE000  STR	LR, [SP, #0]
0x162A	0xB28C    UXTH	R4, R1
0x162C	0xB281    UXTH	R1, R0
; display_height end address is: 4 (R1)
; display_width end address is: 0 (R0)
; display_width start address is: 4 (R1)
; display_height start address is: 16 (R4)
;__Lib_TFT_Defs.c, 2372 :: 		__controller = _8BIT_CONTROLLER;
0x162E	0xF24003FF  MOVW	R3, #255
0x1632	0x4A24    LDR	R2, [PC, #144]
0x1634	0x8013    STRH	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2373 :: 		if (Is_TFT_Set() != 1) {
0x1636	0xF7FFFD25  BL	_Is_TFT_Set+0
0x163A	0x2801    CMP	R0, #1
0x163C	0xD008    BEQ	L_TFT_Init_ILI9341_8bit133
;__Lib_TFT_Defs.c, 2374 :: 		TFT_Set_Index_Ptr = TFT_Set_Index;
0x163E	0x4B22    LDR	R3, [PC, #136]
0x1640	0x4A22    LDR	R2, [PC, #136]
0x1642	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2375 :: 		TFT_Write_Command_Ptr = TFT_Write_Command;
0x1644	0x4B22    LDR	R3, [PC, #136]
0x1646	0x4A23    LDR	R2, [PC, #140]
0x1648	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2376 :: 		TFT_Write_Data_Ptr = TFT_Write_Data;
0x164A	0x4B23    LDR	R3, [PC, #140]
0x164C	0x4A23    LDR	R2, [PC, #140]
0x164E	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2377 :: 		}
L_TFT_Init_ILI9341_8bit133:
;__Lib_TFT_Defs.c, 2379 :: 		TFT_DISP_WIDTH = display_width;
0x1650	0x4A23    LDR	R2, [PC, #140]
0x1652	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 2380 :: 		TFT_DISP_HEIGHT = display_height;
0x1654	0x4A23    LDR	R2, [PC, #140]
0x1656	0x8014    STRH	R4, [R2, #0]
;__Lib_TFT_Defs.c, 2381 :: 		if (display_width >= display_height)
0x1658	0x42A1    CMP	R1, R4
0x165A	0xD303    BCC	L_TFT_Init_ILI9341_8bit134
; display_width end address is: 4 (R1)
; display_height end address is: 16 (R4)
;__Lib_TFT_Defs.c, 2382 :: 		TFT_Disp_Rotation = 0;
0x165C	0x2300    MOVS	R3, #0
0x165E	0x4A22    LDR	R2, [PC, #136]
0x1660	0x7013    STRB	R3, [R2, #0]
0x1662	0xE002    B	L_TFT_Init_ILI9341_8bit135
L_TFT_Init_ILI9341_8bit134:
;__Lib_TFT_Defs.c, 2384 :: 		TFT_Disp_Rotation = 90;
0x1664	0x235A    MOVS	R3, #90
0x1666	0x4A20    LDR	R2, [PC, #128]
0x1668	0x7013    STRB	R3, [R2, #0]
L_TFT_Init_ILI9341_8bit135:
;__Lib_TFT_Defs.c, 2386 :: 		TFT_Set_Pen(CL_BLACK, 1);
0x166A	0x2101    MOVS	R1, #1
0x166C	0xF2400000  MOVW	R0, #0
0x1670	0xF7FFFC84  BL	_TFT_Set_Pen+0
;__Lib_TFT_Defs.c, 2387 :: 		TFT_Set_Brush(0, 0, 0, 0, 0, 0);
0x1674	0x2300    MOVS	R3, #0
0x1676	0x2200    MOVS	R2, #0
0x1678	0xB408    PUSH	(R3)
0x167A	0xB404    PUSH	(R2)
0x167C	0x2300    MOVS	R3, #0
0x167E	0x2200    MOVS	R2, #0
0x1680	0x2100    MOVS	R1, #0
0x1682	0x2000    MOVS	R0, #0
0x1684	0xF7FFFAD0  BL	_TFT_Set_Brush+0
0x1688	0xB002    ADD	SP, SP, #8
;__Lib_TFT_Defs.c, 2389 :: 		TFT_Move_Cursor(0, 0);
0x168A	0x2100    MOVS	R1, #0
0x168C	0x2000    MOVS	R0, #0
0x168E	0xF7FFFCED  BL	_TFT_Move_Cursor+0
;__Lib_TFT_Defs.c, 2390 :: 		ExternalFontSet = 0;
0x1692	0x2300    MOVS	R3, #0
0x1694	0x4A15    LDR	R2, [PC, #84]
0x1696	0x7013    STRB	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2391 :: 		TFT_Set_DataPort_Direction();
0x1698	0xF7FFFCD0  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2394 :: 		if (TFT_ReadId_ST7789V_or_ILI9341() == TFT_ST7789_HW_ID) {
0x169C	0xF7FFFC7C  BL	_TFT_ReadId_ST7789V_or_ILI9341+0
0x16A0	0x4A13    LDR	R2, [PC, #76]
0x16A2	0x4290    CMP	R0, R2
0x16A4	0xD105    BNE	L_TFT_Init_ILI9341_8bit136
;__Lib_TFT_Defs.c, 2396 :: 		TFT_Reset_ST7789V();
0x16A6	0xF7FFFADF  BL	__Lib_TFT_Defs_TFT_Reset_ST7789V+0
;__Lib_TFT_Defs.c, 2397 :: 		TFT_Set_Address_Ptr = TFT_Set_Address_SST7715R;
0x16AA	0x4B12    LDR	R3, [PC, #72]
0x16AC	0x4A12    LDR	R2, [PC, #72]
0x16AE	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2398 :: 		} else {
0x16B0	0xE004    B	L_TFT_Init_ILI9341_8bit137
L_TFT_Init_ILI9341_8bit136:
;__Lib_TFT_Defs.c, 2400 :: 		TFT_Reset_ILI9341();
0x16B2	0xF7FFFDCF  BL	__Lib_TFT_Defs_TFT_Reset_ILI9341+0
;__Lib_TFT_Defs.c, 2401 :: 		TFT_Set_Address_Ptr = TFT_Set_Address_ILI9342;
0x16B6	0x4B11    LDR	R3, [PC, #68]
0x16B8	0x4A0F    LDR	R2, [PC, #60]
0x16BA	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2402 :: 		}
L_TFT_Init_ILI9341_8bit137:
;__Lib_TFT_Defs.c, 2408 :: 		}
L_end_TFT_Init_ILI9341_8bit:
0x16BC	0xF8DDE000  LDR	LR, [SP, #0]
0x16C0	0xB001    ADD	SP, SP, #4
0x16C2	0x4770    BX	LR
0x16C4	0x00062000  	__Lib_TFT_Defs___controller+0
0x16C8	0x07A10000  	_TFT_Set_Index+0
0x16CC	0x00342000  	_TFT_Set_Index_Ptr+0
0x16D0	0x053D0000  	_TFT_Write_Command+0
0x16D4	0x00382000  	_TFT_Write_Command_Ptr+0
0x16D8	0x08A50000  	_TFT_Write_Data+0
0x16DC	0x00242000  	_TFT_Write_Data_Ptr+0
0x16E0	0x00162000  	_TFT_DISP_WIDTH+0
0x16E4	0x001C2000  	_TFT_DISP_HEIGHT+0
0x16E8	0x00052000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x16EC	0x00312000  	_ExternalFontSet+0
0x16F0	0x85005285  	#1384482048
0x16F4	0x0BC10000  	_TFT_Set_Address_SST7715R+0
0x16F8	0x00202000  	_TFT_Set_Address_Ptr+0
0x16FC	0x07D50000  	_TFT_Set_Address_ILI9342+0
; end of _TFT_Init_ILI9341_8bit
_Is_TFT_Set:
;__Lib_TFT.c, 133 :: 		
0x1084	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 134 :: 		
0x1086	0x4802    LDR	R0, [PC, #8]
0x1088	0x8800    LDRH	R0, [R0, #0]
;__Lib_TFT.c, 135 :: 		
L_end_Is_TFT_Set:
0x108A	0xB001    ADD	SP, SP, #4
0x108C	0x4770    BX	LR
0x108E	0xBF00    NOP
0x1090	0x00022000  	__Lib_TFT_Ptr_Set+0
; end of _Is_TFT_Set
_TFT_Set_Pen:
;__Lib_TFT.c, 169 :: 		
; pen_width start address is: 4 (R1)
; pen_color start address is: 0 (R0)
0x0F7C	0xB081    SUB	SP, SP, #4
; pen_width end address is: 4 (R1)
; pen_color end address is: 0 (R0)
; pen_color start address is: 0 (R0)
; pen_width start address is: 4 (R1)
;__Lib_TFT.c, 170 :: 		
0x0F7E	0x4A03    LDR	R2, [PC, #12]
0x0F80	0x8010    STRH	R0, [R2, #0]
; pen_color end address is: 0 (R0)
;__Lib_TFT.c, 175 :: 		
0x0F82	0x4A03    LDR	R2, [PC, #12]
0x0F84	0x7011    STRB	R1, [R2, #0]
; pen_width end address is: 4 (R1)
;__Lib_TFT.c, 176 :: 		
L_end_TFT_Set_Pen:
0x0F86	0xB001    ADD	SP, SP, #4
0x0F88	0x4770    BX	LR
0x0F8A	0xBF00    NOP
0x0F8C	0x002E2000  	__Lib_TFT_PenColor+0
0x0F90	0x00302000  	__Lib_TFT_PenWidth+0
; end of _TFT_Set_Pen
_TFT_Set_Brush:
;__Lib_TFT.c, 192 :: 		
; gradient_orientation start address is: 12 (R3)
; gradient_enabled start address is: 8 (R2)
; brush_color start address is: 4 (R1)
; brush_enabled start address is: 0 (R0)
0x0C28	0xB081    SUB	SP, SP, #4
; gradient_orientation end address is: 12 (R3)
; gradient_enabled end address is: 8 (R2)
; brush_color end address is: 4 (R1)
; brush_enabled end address is: 0 (R0)
; brush_enabled start address is: 0 (R0)
; brush_color start address is: 4 (R1)
; gradient_enabled start address is: 8 (R2)
; gradient_orientation start address is: 12 (R3)
; gradient_color_from start address is: 20 (R5)
0x0C2A	0xF8BD5004  LDRH	R5, [SP, #4]
; gradient_color_to start address is: 24 (R6)
0x0C2E	0xF8BD6008  LDRH	R6, [SP, #8]
;__Lib_TFT.c, 193 :: 		
0x0C32	0x4C07    LDR	R4, [PC, #28]
0x0C34	0x7020    STRB	R0, [R4, #0]
; brush_enabled end address is: 0 (R0)
;__Lib_TFT.c, 194 :: 		
0x0C36	0x4C07    LDR	R4, [PC, #28]
0x0C38	0x8021    STRH	R1, [R4, #0]
; brush_color end address is: 4 (R1)
;__Lib_TFT.c, 195 :: 		
0x0C3A	0x4C07    LDR	R4, [PC, #28]
0x0C3C	0x7022    STRB	R2, [R4, #0]
; gradient_enabled end address is: 8 (R2)
;__Lib_TFT.c, 196 :: 		
0x0C3E	0x4C07    LDR	R4, [PC, #28]
0x0C40	0x7023    STRB	R3, [R4, #0]
; gradient_orientation end address is: 12 (R3)
;__Lib_TFT.c, 197 :: 		
0x0C42	0x4C07    LDR	R4, [PC, #28]
0x0C44	0x8025    STRH	R5, [R4, #0]
; gradient_color_from end address is: 20 (R5)
;__Lib_TFT.c, 198 :: 		
0x0C46	0x4C07    LDR	R4, [PC, #28]
0x0C48	0x8026    STRH	R6, [R4, #0]
; gradient_color_to end address is: 24 (R6)
;__Lib_TFT.c, 199 :: 		
L_end_TFT_Set_Brush:
0x0C4A	0xB001    ADD	SP, SP, #4
0x0C4C	0x4770    BX	LR
0x0C4E	0xBF00    NOP
0x0C50	0x00092000  	__Lib_TFT_BrushEnabled+0
0x0C54	0x001E2000  	__Lib_TFT_BrushColor+0
0x0C58	0x00282000  	__Lib_TFT_GradientEnabled+0
0x0C5C	0x00292000  	__Lib_TFT_GradientOrientation+0
0x0C60	0x002A2000  	__Lib_TFT_GradColorFrom+0
0x0C64	0x002C2000  	__Lib_TFT_GradColorTo+0
; end of _TFT_Set_Brush
_TFT_Move_Cursor:
;__Lib_TFT.c, 252 :: 		
; _y start address is: 4 (R1)
; _x start address is: 0 (R0)
0x106C	0xB081    SUB	SP, SP, #4
; _y end address is: 4 (R1)
; _x end address is: 0 (R0)
; _x start address is: 0 (R0)
; _y start address is: 4 (R1)
;__Lib_TFT.c, 253 :: 		
0x106E	0x4A03    LDR	R2, [PC, #12]
0x1070	0x8010    STRH	R0, [R2, #0]
; _x end address is: 0 (R0)
;__Lib_TFT.c, 254 :: 		
0x1072	0x4A03    LDR	R2, [PC, #12]
0x1074	0x8011    STRH	R1, [R2, #0]
; _y end address is: 4 (R1)
;__Lib_TFT.c, 255 :: 		
L_end_TFT_Move_Cursor:
0x1076	0xB001    ADD	SP, SP, #4
0x1078	0x4770    BX	LR
0x107A	0xBF00    NOP
0x107C	0x000A2000  	__Lib_TFT_x_cord+0
0x1080	0x00142000  	__Lib_TFT_y_cord+0
; end of _TFT_Move_Cursor
__Lib_TFT_Defs_TFT_Set_DataPort_Direction:
;__Lib_TFT_Defs.c, 165 :: 		static void TFT_Set_DataPort_Direction() {
0x103C	0xB082    SUB	SP, SP, #8
0x103E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 167 :: 		MOVW  R1, #lo_addr(TFT_DataPort)
0x1042	0xF2410114  MOVW	R1, #lo_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 168 :: 		MOVT  R1, #hi_addr(TFT_DataPort)
0x1046	0xF2C40102  MOVT	R1, #hi_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 172 :: 		GPIO_Config(R1, __controller, _GPIO_CFG_DIGITAL_OUTPUT);
0x104A	0x4806    LDR	R0, [PC, #24]
0x104C	0x8800    LDRH	R0, [R0, #0]
0x104E	0x9101    STR	R1, [SP, #4]
0x1050	0x4A05    LDR	R2, [PC, #20]
0x1052	0xB281    UXTH	R1, R0
0x1054	0x9801    LDR	R0, [SP, #4]
0x1056	0xF7FFFA8B  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 173 :: 		}
L_end_TFT_Set_DataPort_Direction:
0x105A	0xF8DDE000  LDR	LR, [SP, #0]
0x105E	0xB002    ADD	SP, SP, #8
0x1060	0x4770    BX	LR
0x1062	0xBF00    NOP
0x1064	0x00062000  	__Lib_TFT_Defs___controller+0
0x1068	0x00140008  	#524308
; end of __Lib_TFT_Defs_TFT_Set_DataPort_Direction
_GPIO_Config:
;__Lib_GPIO_32F4xx.c, 74 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0570	0xB084    SUB	SP, SP, #16
0x0572	0xF8CDE000  STR	LR, [SP, #0]
0x0576	0xB28D    UXTH	R5, R1
0x0578	0x4616    MOV	R6, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 20 (R5)
; config start address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 75 :: 		
;__Lib_GPIO_32F4xx.c, 76 :: 		
;__Lib_GPIO_32F4xx.c, 80 :: 		
0x057A	0x4B86    LDR	R3, [PC, #536]
0x057C	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 28 (R7)
0x0580	0x461F    MOV	R7, R3
;__Lib_GPIO_32F4xx.c, 82 :: 		
0x0582	0x4618    MOV	R0, R3
0x0584	0xF7FFFE0E  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F4xx.c, 85 :: 		
0x0588	0xF1B50FFF  CMP	R5, #255
0x058C	0xD120    BNE	L_GPIO_Config22
;__Lib_GPIO_32F4xx.c, 86 :: 		
0x058E	0x683C    LDR	R4, [R7, #0]
;__Lib_GPIO_32F4xx.c, 87 :: 		
0x0590	0x4B81    LDR	R3, [PC, #516]
0x0592	0xEA040303  AND	R3, R4, R3, LSL #0
; tmp start address is: 0 (R0)
0x0596	0x4618    MOV	R0, R3
;__Lib_GPIO_32F4xx.c, 88 :: 		
0x0598	0x4B80    LDR	R3, [PC, #512]
0x059A	0x429E    CMP	R6, R3
0x059C	0xD114    BNE	L_GPIO_Config23
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 89 :: 		
0x059E	0xF2455355  MOVW	R3, #21845
0x05A2	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 90 :: 		
0x05A6	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 91 :: 		
0x05A8	0x1D3D    ADDS	R5, R7, #4
0x05AA	0x682C    LDR	R4, [R5, #0]
0x05AC	0xF06F03FF  MVN	R3, #255
0x05B0	0xEA040303  AND	R3, R4, R3, LSL #0
0x05B4	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 92 :: 		
0x05B6	0xF2070508  ADDW	R5, R7, #8
; port end address is: 28 (R7)
0x05BA	0x682C    LDR	R4, [R5, #0]
0x05BC	0xF64F73FF  MOVW	R3, #65535
0x05C0	0xEA440303  ORR	R3, R4, R3, LSL #0
0x05C4	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 93 :: 		
0x05C6	0xE0E1    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 94 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F4xx.c, 95 :: 		
; port start address is: 28 (R7)
; tmp start address is: 0 (R0)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x05C8	0x2E42    CMP	R6, #66
0x05CA	0xD101    BNE	L_GPIO_Config24
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 96 :: 		
0x05CC	0x6038    STR	R0, [R7, #0]
; tmp end address is: 0 (R0)
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 97 :: 		
0x05CE	0xE0DD    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 98 :: 		
L_GPIO_Config24:
;__Lib_GPIO_32F4xx.c, 99 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config22:
;__Lib_GPIO_32F4xx.c, 101 :: 		
0x05D0	0xF64F73FF  MOVW	R3, #65535
0x05D4	0x429D    CMP	R5, R3
0x05D6	0xD113    BNE	L_GPIO_Config25
;__Lib_GPIO_32F4xx.c, 102 :: 		
0x05D8	0x4B70    LDR	R3, [PC, #448]
0x05DA	0x429E    CMP	R6, R3
0x05DC	0xD10B    BNE	L_GPIO_Config26
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 103 :: 		
0x05DE	0xF04F3355  MOV	R3, #1431655765
0x05E2	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 104 :: 		
0x05E4	0x1D3C    ADDS	R4, R7, #4
0x05E6	0x2300    MOVS	R3, #0
0x05E8	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 105 :: 		
0x05EA	0xF2070408  ADDW	R4, R7, #8
; port end address is: 28 (R7)
0x05EE	0xF04F33FF  MOV	R3, #-1
0x05F2	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 106 :: 		
0x05F4	0xE0CA    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 107 :: 		
L_GPIO_Config26:
;__Lib_GPIO_32F4xx.c, 108 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x05F6	0x2E42    CMP	R6, #66
0x05F8	0xD102    BNE	L_GPIO_Config27
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 109 :: 		
0x05FA	0x2300    MOVS	R3, #0
0x05FC	0x603B    STR	R3, [R7, #0]
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 110 :: 		
0x05FE	0xE0C5    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 111 :: 		
L_GPIO_Config27:
;__Lib_GPIO_32F4xx.c, 112 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config25:
;__Lib_GPIO_32F4xx.c, 114 :: 		
0x0600	0xF0060301  AND	R3, R6, #1
0x0604	0xB10B    CBZ	R3, L_GPIO_Config28
;__Lib_GPIO_32F4xx.c, 115 :: 		
; mode start address is: 0 (R0)
0x0606	0x2003    MOVS	R0, #3
; mode end address is: 0 (R0)
0x0608	0xE00A    B	L_GPIO_Config29
L_GPIO_Config28:
;__Lib_GPIO_32F4xx.c, 116 :: 		
0x060A	0xF0060308  AND	R3, R6, #8
0x060E	0xB10B    CBZ	R3, L_GPIO_Config30
;__Lib_GPIO_32F4xx.c, 117 :: 		
; mode start address is: 0 (R0)
0x0610	0x2002    MOVS	R0, #2
; mode end address is: 0 (R0)
0x0612	0xE005    B	L_GPIO_Config31
L_GPIO_Config30:
;__Lib_GPIO_32F4xx.c, 118 :: 		
0x0614	0xF0060304  AND	R3, R6, #4
0x0618	0xB10B    CBZ	R3, L_GPIO_Config32
;__Lib_GPIO_32F4xx.c, 119 :: 		
; mode start address is: 0 (R0)
0x061A	0x2001    MOVS	R0, #1
; mode end address is: 0 (R0)
0x061C	0xE000    B	L_GPIO_Config33
L_GPIO_Config32:
;__Lib_GPIO_32F4xx.c, 121 :: 		
; mode start address is: 0 (R0)
0x061E	0x2000    MOVS	R0, #0
; mode end address is: 0 (R0)
L_GPIO_Config33:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config31:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config29:
;__Lib_GPIO_32F4xx.c, 123 :: 		
; mode start address is: 0 (R0)
0x0620	0xF4062301  AND	R3, R6, #528384
0x0624	0xB10B    CBZ	R3, L_GPIO_Config34
;__Lib_GPIO_32F4xx.c, 124 :: 		
; speed start address is: 4 (R1)
0x0626	0x2103    MOVS	R1, #3
; speed end address is: 4 (R1)
0x0628	0xE00A    B	L_GPIO_Config35
L_GPIO_Config34:
;__Lib_GPIO_32F4xx.c, 125 :: 		
0x062A	0xF4066300  AND	R3, R6, #2048
0x062E	0xB10B    CBZ	R3, L_GPIO_Config36
;__Lib_GPIO_32F4xx.c, 126 :: 		
; speed start address is: 4 (R1)
0x0630	0x2102    MOVS	R1, #2
; speed end address is: 4 (R1)
0x0632	0xE005    B	L_GPIO_Config37
L_GPIO_Config36:
;__Lib_GPIO_32F4xx.c, 127 :: 		
0x0634	0xF4066380  AND	R3, R6, #1024
0x0638	0xB10B    CBZ	R3, L_GPIO_Config38
;__Lib_GPIO_32F4xx.c, 128 :: 		
; speed start address is: 4 (R1)
0x063A	0x2101    MOVS	R1, #1
; speed end address is: 4 (R1)
0x063C	0xE000    B	L_GPIO_Config39
L_GPIO_Config38:
;__Lib_GPIO_32F4xx.c, 130 :: 		
; speed start address is: 4 (R1)
0x063E	0x2100    MOVS	R1, #0
; speed end address is: 4 (R1)
L_GPIO_Config39:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config37:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config35:
;__Lib_GPIO_32F4xx.c, 132 :: 		
; speed start address is: 4 (R1)
0x0640	0xF0060320  AND	R3, R6, #32
0x0644	0xB10B    CBZ	R3, L_GPIO_Config40
;__Lib_GPIO_32F4xx.c, 133 :: 		
; otype start address is: 8 (R2)
0x0646	0x2201    MOVS	R2, #1
; otype end address is: 8 (R2)
0x0648	0xE000    B	L_GPIO_Config41
L_GPIO_Config40:
;__Lib_GPIO_32F4xx.c, 135 :: 		
; otype start address is: 8 (R2)
0x064A	0x2200    MOVS	R2, #0
; otype end address is: 8 (R2)
L_GPIO_Config41:
;__Lib_GPIO_32F4xx.c, 137 :: 		
; otype start address is: 8 (R2)
0x064C	0xF4067380  AND	R3, R6, #256
0x0650	0xB10B    CBZ	R3, L_GPIO_Config42
;__Lib_GPIO_32F4xx.c, 138 :: 		
; pull start address is: 12 (R3)
0x0652	0x2302    MOVS	R3, #2
; pull end address is: 12 (R3)
0x0654	0xE005    B	L_GPIO_Config43
L_GPIO_Config42:
;__Lib_GPIO_32F4xx.c, 139 :: 		
0x0656	0xF0060380  AND	R3, R6, #128
0x065A	0xB10B    CBZ	R3, L_GPIO_Config44
;__Lib_GPIO_32F4xx.c, 140 :: 		
; pull start address is: 12 (R3)
0x065C	0x2301    MOVS	R3, #1
; pull end address is: 12 (R3)
0x065E	0xE000    B	L_GPIO_Config45
L_GPIO_Config44:
;__Lib_GPIO_32F4xx.c, 142 :: 		
; pull start address is: 12 (R3)
0x0660	0x2300    MOVS	R3, #0
; pull end address is: 12 (R3)
L_GPIO_Config45:
; pull start address is: 12 (R3)
; pull end address is: 12 (R3)
L_GPIO_Config43:
;__Lib_GPIO_32F4xx.c, 146 :: 		
; pull start address is: 12 (R3)
; pinpos start address is: 40 (R10)
0x0662	0xF2400A00  MOVW	R10, #0
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
; mode end address is: 0 (R0)
; speed end address is: 4 (R1)
; otype end address is: 8 (R2)
; pull end address is: 12 (R3)
; pinpos end address is: 40 (R10)
0x0666	0x9201    STR	R2, [SP, #4]
0x0668	0xFA1FF985  UXTH	R9, R5
0x066C	0x46B0    MOV	R8, R6
0x066E	0x4606    MOV	R6, R0
0x0670	0x4618    MOV	R0, R3
0x0672	0x460A    MOV	R2, R1
0x0674	0x9901    LDR	R1, [SP, #4]
L_GPIO_Config46:
; pinpos start address is: 40 (R10)
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
; pull start address is: 0 (R0)
; pull end address is: 0 (R0)
; otype start address is: 4 (R1)
; otype end address is: 4 (R1)
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
; mode start address is: 24 (R6)
; mode end address is: 24 (R6)
; port start address is: 28 (R7)
; port end address is: 28 (R7)
; config start address is: 32 (R8)
; config end address is: 32 (R8)
; pin_mask start address is: 36 (R9)
; pin_mask end address is: 36 (R9)
0x0676	0xF1BA0F10  CMP	R10, #16
0x067A	0xF0808087  BCS	L_GPIO_Config47
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
;__Lib_GPIO_32F4xx.c, 148 :: 		
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; port start address is: 28 (R7)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
0x067E	0xF04F0301  MOV	R3, #1
0x0682	0xFA03F40A  LSL	R4, R3, R10
;__Lib_GPIO_32F4xx.c, 150 :: 		
0x0686	0xEA090304  AND	R3, R9, R4, LSL #0
;__Lib_GPIO_32F4xx.c, 152 :: 		
0x068A	0x42A3    CMP	R3, R4
0x068C	0xF040807B  BNE	L_GPIO_Config49
;__Lib_GPIO_32F4xx.c, 154 :: 		
0x0690	0xEA4F044A  LSL	R4, R10, #1
0x0694	0xF04F0303  MOV	R3, #3
0x0698	0x40A3    LSLS	R3, R4
0x069A	0x43DC    MVN	R4, R3
0x069C	0x683B    LDR	R3, [R7, #0]
0x069E	0x4023    ANDS	R3, R4
0x06A0	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 155 :: 		
0x06A2	0xEA4F034A  LSL	R3, R10, #1
0x06A6	0xFA06F403  LSL	R4, R6, R3
0x06AA	0x683B    LDR	R3, [R7, #0]
0x06AC	0x4323    ORRS	R3, R4
0x06AE	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 157 :: 		
0x06B0	0xF008030C  AND	R3, R8, #12
0x06B4	0xB33B    CBZ	R3, L_GPIO_Config50
;__Lib_GPIO_32F4xx.c, 160 :: 		
0x06B6	0xF2070508  ADDW	R5, R7, #8
0x06BA	0xEA4F044A  LSL	R4, R10, #1
0x06BE	0xF04F0303  MOV	R3, #3
0x06C2	0x40A3    LSLS	R3, R4
0x06C4	0x43DC    MVN	R4, R3
0x06C6	0x682B    LDR	R3, [R5, #0]
0x06C8	0x4023    ANDS	R3, R4
0x06CA	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 161 :: 		
0x06CC	0xF2070508  ADDW	R5, R7, #8
0x06D0	0xEA4F034A  LSL	R3, R10, #1
0x06D4	0xFA02F403  LSL	R4, R2, R3
0x06D8	0x682B    LDR	R3, [R5, #0]
0x06DA	0x4323    ORRS	R3, R4
0x06DC	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 164 :: 		
0x06DE	0x1D3D    ADDS	R5, R7, #4
0x06E0	0xFA1FF48A  UXTH	R4, R10
0x06E4	0xF04F0301  MOV	R3, #1
0x06E8	0x40A3    LSLS	R3, R4
0x06EA	0x43DC    MVN	R4, R3
0x06EC	0x682B    LDR	R3, [R5, #0]
0x06EE	0x4023    ANDS	R3, R4
0x06F0	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 165 :: 		
0x06F2	0x1D3D    ADDS	R5, R7, #4
0x06F4	0xFA1FF48A  UXTH	R4, R10
0x06F8	0xB28B    UXTH	R3, R1
0x06FA	0xFA03F404  LSL	R4, R3, R4
0x06FE	0xB2A4    UXTH	R4, R4
0x0700	0x682B    LDR	R3, [R5, #0]
0x0702	0x4323    ORRS	R3, R4
0x0704	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 166 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F4xx.c, 169 :: 		
0x0706	0xF207050C  ADDW	R5, R7, #12
0x070A	0xFA1FF38A  UXTH	R3, R10
0x070E	0x005C    LSLS	R4, R3, #1
0x0710	0xB2A4    UXTH	R4, R4
0x0712	0xF04F0303  MOV	R3, #3
0x0716	0x40A3    LSLS	R3, R4
0x0718	0x43DC    MVN	R4, R3
0x071A	0x682B    LDR	R3, [R5, #0]
0x071C	0x4023    ANDS	R3, R4
0x071E	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 170 :: 		
0x0720	0xF207050C  ADDW	R5, R7, #12
0x0724	0xEA4F034A  LSL	R3, R10, #1
0x0728	0xFA00F403  LSL	R4, R0, R3
0x072C	0x682B    LDR	R3, [R5, #0]
0x072E	0x4323    ORRS	R3, R4
0x0730	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 172 :: 		
0x0732	0xF0080308  AND	R3, R8, #8
0x0736	0xB333    CBZ	R3, L_GPIO_Config51
;__Lib_GPIO_32F4xx.c, 173 :: 		
0x0738	0xF4080370  AND	R3, R8, #15728640
0x073C	0x0D1B    LSRS	R3, R3, #20
0x073E	0xF88D300C  STRB	R3, [SP, #12]
;__Lib_GPIO_32F4xx.c, 174 :: 		
0x0742	0xF1BA0F07  CMP	R10, #7
0x0746	0xD905    BLS	L_GPIO_Config52
;__Lib_GPIO_32F4xx.c, 175 :: 		
0x0748	0xF2070324  ADDW	R3, R7, #36
0x074C	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 176 :: 		
0x074E	0xF1AA0508  SUB	R5, R10, #8
; pos start address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 177 :: 		
; pos end address is: 20 (R5)
0x0752	0xE003    B	L_GPIO_Config53
L_GPIO_Config52:
;__Lib_GPIO_32F4xx.c, 178 :: 		
0x0754	0xF2070320  ADDW	R3, R7, #32
0x0758	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 179 :: 		
; pos start address is: 20 (R5)
0x075A	0x4655    MOV	R5, R10
; pos end address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 180 :: 		
L_GPIO_Config53:
;__Lib_GPIO_32F4xx.c, 181 :: 		
; pos start address is: 20 (R5)
0x075C	0x00AC    LSLS	R4, R5, #2
0x075E	0xF04F030F  MOV	R3, #15
0x0762	0x40A3    LSLS	R3, R4
0x0764	0x43DC    MVN	R4, R3
0x0766	0x9B02    LDR	R3, [SP, #8]
0x0768	0x681B    LDR	R3, [R3, #0]
0x076A	0xEA030404  AND	R4, R3, R4, LSL #0
0x076E	0x9B02    LDR	R3, [SP, #8]
0x0770	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 182 :: 		
0x0772	0xF89D400C  LDRB	R4, [SP, #12]
0x0776	0x00AB    LSLS	R3, R5, #2
; pos end address is: 20 (R5)
0x0778	0x409C    LSLS	R4, R3
0x077A	0x9B02    LDR	R3, [SP, #8]
0x077C	0x681B    LDR	R3, [R3, #0]
0x077E	0xEA430404  ORR	R4, R3, R4, LSL #0
0x0782	0x9B02    LDR	R3, [SP, #8]
0x0784	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 183 :: 		
L_GPIO_Config51:
;__Lib_GPIO_32F4xx.c, 185 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F4xx.c, 146 :: 		
0x0786	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F4xx.c, 186 :: 		
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
; pinpos end address is: 40 (R10)
0x078A	0xE774    B	L_GPIO_Config46
L_GPIO_Config47:
;__Lib_GPIO_32F4xx.c, 187 :: 		
L_end_GPIO_Config:
0x078C	0xF8DDE000  LDR	LR, [SP, #0]
0x0790	0xB004    ADD	SP, SP, #16
0x0792	0x4770    BX	LR
0x0794	0xFC00FFFF  	#-1024
0x0798	0x0000FFFF  	#-65536
0x079C	0x00140008  	#524308
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F4xx.c, 26 :: 		
; gpio_port start address is: 0 (R0)
0x01A4	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 28 :: 		
0x01A6	0x491E    LDR	R1, [PC, #120]
0x01A8	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x01AC	0x4608    MOV	R0, R1
;__Lib_GPIO_32F4xx.c, 29 :: 		
; pos start address is: 8 (R2)
0x01AE	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F4xx.c, 30 :: 		
0x01B0	0xE012    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F4xx.c, 31 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x01B2	0x2001    MOVS	R0, #1
; pos end address is: 0 (R0)
0x01B4	0xE02C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 32 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x01B6	0x2002    MOVS	R0, #2
; pos end address is: 0 (R0)
0x01B8	0xE02A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 33 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x01BA	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x01BC	0xE028    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 34 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x01BE	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x01C0	0xE026    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 35 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x01C2	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x01C4	0xE024    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 36 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x01C6	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x01C8	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 37 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x01CA	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x01CC	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 38 :: 		
L_GPIO_Clk_Enable9:
; pos start address is: 0 (R0)
0x01CE	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x01D0	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 39 :: 		
L_GPIO_Clk_Enable10:
; pos start address is: 0 (R0)
0x01D2	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x01D6	0xE01B    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 40 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x01D8	0x4912    LDR	R1, [PC, #72]
0x01DA	0x4288    CMP	R0, R1
0x01DC	0xD0E9    BEQ	L_GPIO_Clk_Enable2
0x01DE	0x4912    LDR	R1, [PC, #72]
0x01E0	0x4288    CMP	R0, R1
0x01E2	0xD0E8    BEQ	L_GPIO_Clk_Enable3
0x01E4	0x4911    LDR	R1, [PC, #68]
0x01E6	0x4288    CMP	R0, R1
0x01E8	0xD0E7    BEQ	L_GPIO_Clk_Enable4
0x01EA	0x4911    LDR	R1, [PC, #68]
0x01EC	0x4288    CMP	R0, R1
0x01EE	0xD0E6    BEQ	L_GPIO_Clk_Enable5
0x01F0	0x4910    LDR	R1, [PC, #64]
0x01F2	0x4288    CMP	R0, R1
0x01F4	0xD0E5    BEQ	L_GPIO_Clk_Enable6
0x01F6	0x4910    LDR	R1, [PC, #64]
0x01F8	0x4288    CMP	R0, R1
0x01FA	0xD0E4    BEQ	L_GPIO_Clk_Enable7
0x01FC	0x490F    LDR	R1, [PC, #60]
0x01FE	0x4288    CMP	R0, R1
0x0200	0xD0E3    BEQ	L_GPIO_Clk_Enable8
0x0202	0x490F    LDR	R1, [PC, #60]
0x0204	0x4288    CMP	R0, R1
0x0206	0xD0E2    BEQ	L_GPIO_Clk_Enable9
0x0208	0x490E    LDR	R1, [PC, #56]
0x020A	0x4288    CMP	R0, R1
0x020C	0xD0E1    BEQ	L_GPIO_Clk_Enable10
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x020E	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F4xx.c, 42 :: 		
; pos start address is: 0 (R0)
0x0210	0x490D    LDR	R1, [PC, #52]
0x0212	0x6809    LDR	R1, [R1, #0]
0x0214	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0218	0x490B    LDR	R1, [PC, #44]
0x021A	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 43 :: 		
L_end_GPIO_Clk_Enable:
0x021C	0xB001    ADD	SP, SP, #4
0x021E	0x4770    BX	LR
0x0220	0xFC00FFFF  	#-1024
0x0224	0x00004002  	#1073872896
0x0228	0x04004002  	#1073873920
0x022C	0x08004002  	#1073874944
0x0230	0x0C004002  	#1073875968
0x0234	0x10004002  	#1073876992
0x0238	0x14004002  	#1073878016
0x023C	0x18004002  	#1073879040
0x0240	0x1C004002  	#1073880064
0x0244	0x20004002  	#1073881088
0x0248	0x38304002  	RCC_AHB1ENR+0
; end of _GPIO_Clk_Enable
_TFT_ReadId_ST7789V_or_ILI9341:
;__Lib_TFT_Defs.c, 2100 :: 		unsigned long TFT_ReadId_ST7789V_or_ILI9341(){
0x0F98	0xB082    SUB	SP, SP, #8
0x0F9A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 2101 :: 		unsigned long id = 0;
0x0F9E	0xF04F0000  MOV	R0, #0
0x0FA2	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2103 :: 		TFT_Set_Pin_Directions();
0x0FA4	0xF7FFF95E  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 2104 :: 		TFT_Set_DataPort_Direction();
0x0FA8	0xF000F848  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2105 :: 		TFT_RST = 1;
0x0FAC	0x2101    MOVS	R1, #1
0x0FAE	0xB249    SXTB	R1, R1
0x0FB0	0x481F    LDR	R0, [PC, #124]
0x0FB2	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2107 :: 		Delay_ms(100);
0x0FB4	0xF2423753  MOVW	R7, #9043
0x0FB8	0xF2C00708  MOVT	R7, #8
0x0FBC	0xBF00    NOP
0x0FBE	0xBF00    NOP
L_TFT_ReadId_ST7789V_or_ILI9341115:
0x0FC0	0x1E7F    SUBS	R7, R7, #1
0x0FC2	0xD1FD    BNE	L_TFT_ReadId_ST7789V_or_ILI9341115
0x0FC4	0xBF00    NOP
0x0FC6	0xBF00    NOP
0x0FC8	0xBF00    NOP
0x0FCA	0xBF00    NOP
;__Lib_TFT_Defs.c, 2109 :: 		TFT_CS = 0;
0x0FCC	0x2100    MOVS	R1, #0
0x0FCE	0xB249    SXTB	R1, R1
0x0FD0	0x4818    LDR	R0, [PC, #96]
0x0FD2	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2111 :: 		TFT_Set_Index_Ptr(0x04);
0x0FD4	0x2004    MOVS	R0, #4
0x0FD6	0x4C18    LDR	R4, [PC, #96]
0x0FD8	0x6824    LDR	R4, [R4, #0]
0x0FDA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2114 :: 		TFT_Set_DataPort_Direction_Input();
0x0FDC	0xF7FFF9A4  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input+0
;__Lib_TFT_Defs.c, 2115 :: 		Read_From_Port(); // don't care
0x0FE0	0xF7FFFA70  BL	__Lib_TFT_Defs_Read_From_Port+0
;__Lib_TFT_Defs.c, 2116 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 8;
0x0FE4	0xF7FFFA6E  BL	__Lib_TFT_Defs_Read_From_Port+0
0x0FE8	0xF00000FF  AND	R0, R0, #255
0x0FEC	0xB280    UXTH	R0, R0
0x0FEE	0x0201    LSLS	R1, R0, #8
0x0FF0	0x9801    LDR	R0, [SP, #4]
0x0FF2	0x4308    ORRS	R0, R1
0x0FF4	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2117 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 16;
0x0FF6	0xF7FFFA65  BL	__Lib_TFT_Defs_Read_From_Port+0
0x0FFA	0xF00000FF  AND	R0, R0, #255
0x0FFE	0xB280    UXTH	R0, R0
0x1000	0x0401    LSLS	R1, R0, #16
0x1002	0x9801    LDR	R0, [SP, #4]
0x1004	0x4308    ORRS	R0, R1
0x1006	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2118 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 24;
0x1008	0xF7FFFA5C  BL	__Lib_TFT_Defs_Read_From_Port+0
0x100C	0xF00000FF  AND	R0, R0, #255
0x1010	0xB280    UXTH	R0, R0
0x1012	0x0601    LSLS	R1, R0, #24
0x1014	0x9801    LDR	R0, [SP, #4]
0x1016	0x4308    ORRS	R0, R1
0x1018	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2119 :: 		TFT_CS = 1;
0x101A	0x2101    MOVS	R1, #1
0x101C	0xB249    SXTB	R1, R1
0x101E	0x4805    LDR	R0, [PC, #20]
0x1020	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2121 :: 		TFT_Set_DataPort_Direction();
0x1022	0xF000F80B  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2123 :: 		return id;
0x1026	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2124 :: 		}
L_end_TFT_ReadId_ST7789V_or_ILI9341:
0x1028	0xF8DDE000  LDR	LR, [SP, #0]
0x102C	0xB002    ADD	SP, SP, #8
0x102E	0x4770    BX	LR
0x1030	0x02A04242  	TFT_RST+0
0x1034	0x02BC4242  	TFT_CS+0
0x1038	0x00342000  	_TFT_Set_Index_Ptr+0
; end of _TFT_ReadId_ST7789V_or_ILI9341
_TFT_Set_Index:
;__Lib_TFT_Defs.c, 70 :: 		void TFT_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x07A0	0xB081    SUB	SP, SP, #4
0x07A2	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 71 :: 		TFT_RS = 0;
0x07A6	0x2200    MOVS	R2, #0
0x07A8	0xB252    SXTB	R2, R2
0x07AA	0x4908    LDR	R1, [PC, #32]
0x07AC	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 72 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x07AE	0xF7FFFD4D  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 73 :: 		TFT_Write_Strobe();
0x07B2	0x2200    MOVS	R2, #0
0x07B4	0xB252    SXTB	R2, R2
0x07B6	0x4906    LDR	R1, [PC, #24]
0x07B8	0x600A    STR	R2, [R1, #0]
0x07BA	0xBF00    NOP
0x07BC	0x2201    MOVS	R2, #1
0x07BE	0xB252    SXTB	R2, R2
0x07C0	0x4903    LDR	R1, [PC, #12]
0x07C2	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 74 :: 		}
L_end_TFT_Set_Index:
0x07C4	0xF8DDE000  LDR	LR, [SP, #0]
0x07C8	0xB001    ADD	SP, SP, #4
0x07CA	0x4770    BX	LR
0x07CC	0x02B04242  	TFT_RS+0
0x07D0	0x02AC4242  	TFT_WR+0
; end of _TFT_Set_Index
__Lib_TFT_Defs_Write_to_Port:
;__Lib_TFT_Defs.c, 50 :: 		static void Write_to_Port(char value) {
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
;__Lib_TFT_Defs.c, 53 :: 		temp &= 0xFF00;
0x024C	0x4A04    LDR	R2, [PC, #16]
0x024E	0x8811    LDRH	R1, [R2, #0]
0x0250	0xF401417F  AND	R1, R1, #65280
0x0254	0xB289    UXTH	R1, R1
;__Lib_TFT_Defs.c, 54 :: 		TFT_DataPort = value | temp;
0x0256	0xEA400101  ORR	R1, R0, R1, LSL #0
; value end address is: 0 (R0)
0x025A	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 55 :: 		}
L_end_Write_to_Port:
0x025C	0x4770    BX	LR
0x025E	0xBF00    NOP
0x0260	0x10144002  	TFT_DataPort+0
; end of __Lib_TFT_Defs_Write_to_Port
_TFT_Write_Command:
;__Lib_TFT_Defs.c, 80 :: 		void TFT_Write_Command(unsigned short cmd) {
; cmd start address is: 0 (R0)
0x053C	0xB081    SUB	SP, SP, #4
0x053E	0xF8CDE000  STR	LR, [SP, #0]
; cmd end address is: 0 (R0)
; cmd start address is: 0 (R0)
;__Lib_TFT_Defs.c, 81 :: 		TFT_RS = 1;
0x0542	0x2201    MOVS	R2, #1
0x0544	0xB252    SXTB	R2, R2
0x0546	0x4908    LDR	R1, [PC, #32]
0x0548	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 82 :: 		Write_to_Port(cmd);
; cmd end address is: 0 (R0)
0x054A	0xF7FFFE7F  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 83 :: 		TFT_Write_Strobe();
0x054E	0x2200    MOVS	R2, #0
0x0550	0xB252    SXTB	R2, R2
0x0552	0x4906    LDR	R1, [PC, #24]
0x0554	0x600A    STR	R2, [R1, #0]
0x0556	0xBF00    NOP
0x0558	0x2201    MOVS	R2, #1
0x055A	0xB252    SXTB	R2, R2
0x055C	0x4903    LDR	R1, [PC, #12]
0x055E	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 84 :: 		}
L_end_TFT_Write_Command:
0x0560	0xF8DDE000  LDR	LR, [SP, #0]
0x0564	0xB001    ADD	SP, SP, #4
0x0566	0x4770    BX	LR
0x0568	0x02B04242  	TFT_RS+0
0x056C	0x02AC4242  	TFT_WR+0
; end of _TFT_Write_Command
_TFT_SSD1963_8bit_Set_Index:
;__Lib_TFT_Defs.c, 3239 :: 		void TFT_SSD1963_8bit_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x0354	0xB082    SUB	SP, SP, #8
0x0356	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 3240 :: 		Delay_1us(); Delay_1us();
0x035A	0xF7FFFF15  BL	_Delay_1us+0
0x035E	0xF7FFFF13  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 3241 :: 		TFT_CS = 0;
0x0362	0x2300    MOVS	R3, #0
0x0364	0xB25B    SXTB	R3, R3
0x0366	0x490C    LDR	R1, [PC, #48]
0x0368	0x9101    STR	R1, [SP, #4]
0x036A	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 3242 :: 		TFT_RD = 1;
0x036C	0x2201    MOVS	R2, #1
0x036E	0xB252    SXTB	R2, R2
0x0370	0x490A    LDR	R1, [PC, #40]
0x0372	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3243 :: 		TFT_RS = 0;
0x0374	0x490A    LDR	R1, [PC, #40]
0x0376	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 3244 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x0378	0xF7FFFF68  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 3245 :: 		TFT_WR = 0;
0x037C	0x2200    MOVS	R2, #0
0x037E	0xB252    SXTB	R2, R2
0x0380	0x4908    LDR	R1, [PC, #32]
0x0382	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3246 :: 		TFT_WR = 1;
0x0384	0x2201    MOVS	R2, #1
0x0386	0xB252    SXTB	R2, R2
0x0388	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3247 :: 		TFT_CS = 1;
0x038A	0x9901    LDR	R1, [SP, #4]
0x038C	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3248 :: 		}
L_end_TFT_SSD1963_8bit_Set_Index:
0x038E	0xF8DDE000  LDR	LR, [SP, #0]
0x0392	0xB002    ADD	SP, SP, #8
0x0394	0x4770    BX	LR
0x0396	0xBF00    NOP
0x0398	0x02BC4242  	TFT_CS+0
0x039C	0x02A84242  	TFT_RD+0
0x03A0	0x02B04242  	TFT_RS+0
0x03A4	0x02AC4242  	TFT_WR+0
; end of _TFT_SSD1963_8bit_Set_Index
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x0188	0xF2400703  MOVW	R7, #3
0x018C	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x0190	0x1E7F    SUBS	R7, R7, #1
0x0192	0xD1FD    BNE	L_Delay_1us0
0x0194	0xBF00    NOP
0x0196	0xBF00    NOP
0x0198	0xBF00    NOP
0x019A	0xBF00    NOP
0x019C	0xBF00    NOP
0x019E	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x01A0	0x4770    BX	LR
; end of _Delay_1us
_TFT_SSD1963YT_8bit_Write_Command:
;__Lib_TFT_Defs.c, 3254 :: 		void TFT_SSD1963YT_8bit_Write_Command(unsigned char command) {
; command start address is: 0 (R0)
0x03A8	0xB082    SUB	SP, SP, #8
0x03AA	0xF8CDE000  STR	LR, [SP, #0]
; command end address is: 0 (R0)
; command start address is: 0 (R0)
;__Lib_TFT_Defs.c, 3255 :: 		TFT_CS = 0;
0x03AE	0x2200    MOVS	R2, #0
0x03B0	0xB252    SXTB	R2, R2
0x03B2	0x490E    LDR	R1, [PC, #56]
0x03B4	0x9101    STR	R1, [SP, #4]
0x03B6	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3256 :: 		TFT_RD = 1;
0x03B8	0x2201    MOVS	R2, #1
0x03BA	0xB252    SXTB	R2, R2
0x03BC	0x490C    LDR	R1, [PC, #48]
0x03BE	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3257 :: 		TFT_RS = 1;
0x03C0	0x490C    LDR	R1, [PC, #48]
0x03C2	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3258 :: 		Write_to_Port(command);
; command end address is: 0 (R0)
0x03C4	0xF7FFFF42  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 3259 :: 		TFT_WR = 0;
0x03C8	0x2200    MOVS	R2, #0
0x03CA	0xB252    SXTB	R2, R2
0x03CC	0x490A    LDR	R1, [PC, #40]
0x03CE	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3260 :: 		TFT_WR = 1;
0x03D0	0x2201    MOVS	R2, #1
0x03D2	0xB252    SXTB	R2, R2
0x03D4	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3261 :: 		TFT_CS = 1;
0x03D6	0x9901    LDR	R1, [SP, #4]
0x03D8	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3262 :: 		Delay_1us(); Delay_1us();
0x03DA	0xF7FFFED5  BL	_Delay_1us+0
0x03DE	0xF7FFFED3  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 3263 :: 		}
L_end_TFT_SSD1963YT_8bit_Write_Command:
0x03E2	0xF8DDE000  LDR	LR, [SP, #0]
0x03E6	0xB002    ADD	SP, SP, #8
0x03E8	0x4770    BX	LR
0x03EA	0xBF00    NOP
0x03EC	0x02BC4242  	TFT_CS+0
0x03F0	0x02A84242  	TFT_RD+0
0x03F4	0x02B04242  	TFT_RS+0
0x03F8	0x02AC4242  	TFT_WR+0
; end of _TFT_SSD1963YT_8bit_Write_Command
__Lib_TFT_Defs_TFT_Set_Pin_Directions:
;__Lib_TFT_Defs.c, 102 :: 		static void TFT_Set_Pin_Directions() {
0x0264	0xB081    SUB	SP, SP, #4
0x0266	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 105 :: 		MOVW  R0, #lo_addr(TFT_RST)
0x026A	0xF2410014  MOVW	R0, #lo_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 106 :: 		MOVT  R0, #hi_addr(TFT_RST)
0x026E	0xF2C40002  MOVT	R0, #hi_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 107 :: 		MOV   R1, #1
0x0272	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 108 :: 		LSL   R1, R1, #bitPos(TFT_RST)
0x0276	0xEA4F2101  LSL	R1, R1, BitPos(TFT_RST+0)
;__Lib_TFT_Defs.c, 110 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x027A	0x4A25    LDR	R2, [PC, #148]
0x027C	0xB289    UXTH	R1, R1
0x027E	0xF000F977  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 113 :: 		TFT_RST = 0;
0x0282	0x2100    MOVS	R1, #0
0x0284	0xB249    SXTB	R1, R1
0x0286	0x4823    LDR	R0, [PC, #140]
0x0288	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 117 :: 		MOVW  R0, #lo_addr(TFT_RS)
0x028A	0xF2410014  MOVW	R0, #lo_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 118 :: 		MOVT  R0, #hi_addr(TFT_RS)
0x028E	0xF2C40002  MOVT	R0, #hi_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 119 :: 		MOV   R1, #1
0x0292	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 120 :: 		LSL   R1, R1, #bitPos(TFT_RS)
0x0296	0xEA4F3101  LSL	R1, R1, BitPos(TFT_RS+0)
;__Lib_TFT_Defs.c, 122 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x029A	0x4A1D    LDR	R2, [PC, #116]
0x029C	0xB289    UXTH	R1, R1
0x029E	0xF000F967  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 125 :: 		TFT_RS = 1;
0x02A2	0x2101    MOVS	R1, #1
0x02A4	0xB249    SXTB	R1, R1
0x02A6	0x481C    LDR	R0, [PC, #112]
0x02A8	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 129 :: 		MOVW  R0, #lo_addr(TFT_CS)
0x02AA	0xF2410014  MOVW	R0, #lo_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 130 :: 		MOVT  R0, #hi_addr(TFT_CS)
0x02AE	0xF2C40002  MOVT	R0, #hi_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 131 :: 		MOV   R1, #1
0x02B2	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 132 :: 		LSL   R1, R1, #bitPos(TFT_CS)
0x02B6	0xEA4F31C1  LSL	R1, R1, BitPos(TFT_CS+0)
;__Lib_TFT_Defs.c, 134 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x02BA	0x4A15    LDR	R2, [PC, #84]
0x02BC	0xB289    UXTH	R1, R1
0x02BE	0xF000F957  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 137 :: 		TFT_CS = 1;
0x02C2	0x2101    MOVS	R1, #1
0x02C4	0xB249    SXTB	R1, R1
0x02C6	0x4815    LDR	R0, [PC, #84]
0x02C8	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 141 :: 		MOVW  R0, #lo_addr(TFT_RD)
0x02CA	0xF2410014  MOVW	R0, #lo_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 142 :: 		MOVT  R0, #hi_addr(TFT_RD)
0x02CE	0xF2C40002  MOVT	R0, #hi_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 143 :: 		MOV   R1, #1
0x02D2	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 144 :: 		LSL   R1, R1, #bitPos(TFT_RD)
0x02D6	0xEA4F2181  LSL	R1, R1, BitPos(TFT_RD+0)
;__Lib_TFT_Defs.c, 146 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x02DA	0x4A0D    LDR	R2, [PC, #52]
0x02DC	0xB289    UXTH	R1, R1
0x02DE	0xF000F947  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 150 :: 		MOVW  R0, #lo_addr(TFT_WR)
0x02E2	0xF2410014  MOVW	R0, #lo_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 151 :: 		MOVT  R0, #hi_addr(TFT_WR)
0x02E6	0xF2C40002  MOVT	R0, #hi_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 152 :: 		MOV   R1, #1
0x02EA	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 153 :: 		LSL   R1, R1, #bitPos(TFT_WR)
0x02EE	0xEA4F21C1  LSL	R1, R1, BitPos(TFT_WR+0)
;__Lib_TFT_Defs.c, 155 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x02F2	0x4A07    LDR	R2, [PC, #28]
0x02F4	0xB289    UXTH	R1, R1
0x02F6	0xF000F93B  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 157 :: 		TFT_RD = 1;
0x02FA	0x2101    MOVS	R1, #1
0x02FC	0xB249    SXTB	R1, R1
0x02FE	0x4808    LDR	R0, [PC, #32]
0x0300	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 158 :: 		TFT_WR = 1;
0x0302	0x4808    LDR	R0, [PC, #32]
0x0304	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 159 :: 		}
L_end_TFT_Set_Pin_Directions:
0x0306	0xF8DDE000  LDR	LR, [SP, #0]
0x030A	0xB001    ADD	SP, SP, #4
0x030C	0x4770    BX	LR
0x030E	0xBF00    NOP
0x0310	0x00140008  	#524308
0x0314	0x02A04242  	TFT_RST+0
0x0318	0x02B04242  	TFT_RS+0
0x031C	0x02BC4242  	TFT_CS+0
0x0320	0x02A84242  	TFT_RD+0
0x0324	0x02AC4242  	TFT_WR+0
; end of __Lib_TFT_Defs_TFT_Set_Pin_Directions
__Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input:
;__Lib_TFT_Defs.c, 179 :: 		static void TFT_Set_DataPort_Direction_Input() {
0x0328	0xB082    SUB	SP, SP, #8
0x032A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 181 :: 		MOVW  R1, #lo_addr(TFT_DataPort)
0x032E	0xF2410114  MOVW	R1, #lo_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 182 :: 		MOVT  R1, #hi_addr(TFT_DataPort)
0x0332	0xF2C40102  MOVT	R1, #hi_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 186 :: 		GPIO_Config(R1, __controller, _GPIO_CFG_DIGITAL_INPUT);
0x0336	0x4806    LDR	R0, [PC, #24]
0x0338	0x8800    LDRH	R0, [R0, #0]
0x033A	0x9101    STR	R1, [SP, #4]
0x033C	0xF04F0242  MOV	R2, #66
0x0340	0xB281    UXTH	R1, R0
0x0342	0x9801    LDR	R0, [SP, #4]
0x0344	0xF000F914  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 187 :: 		}
L_end_TFT_Set_DataPort_Direction_Input:
0x0348	0xF8DDE000  LDR	LR, [SP, #0]
0x034C	0xB002    ADD	SP, SP, #8
0x034E	0x4770    BX	LR
0x0350	0x00062000  	__Lib_TFT_Defs___controller+0
; end of __Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input
__Lib_TFT_Defs_Read_From_Port:
;__Lib_TFT_Defs.c, 57 :: 		static unsigned int Read_From_Port() {
;__Lib_TFT_Defs.c, 60 :: 		dataPort = (unsigned int*)(&TFT_DataPort - 2);
0x04C4	0x2104    MOVS	R1, #4
0x04C6	0x480B    LDR	R0, [PC, #44]
0x04C8	0x1A40    SUB	R0, R0, R1
; dataPort start address is: 8 (R2)
0x04CA	0x4602    MOV	R2, R0
;__Lib_TFT_Defs.c, 61 :: 		TFT_RS = 1;
0x04CC	0x2101    MOVS	R1, #1
0x04CE	0xB249    SXTB	R1, R1
0x04D0	0x4809    LDR	R0, [PC, #36]
0x04D2	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 62 :: 		TFT_Read_Strobe();
0x04D4	0x2100    MOVS	R1, #0
0x04D6	0xB249    SXTB	R1, R1
0x04D8	0x4808    LDR	R0, [PC, #32]
0x04DA	0x6001    STR	R1, [R0, #0]
0x04DC	0xBF00    NOP
0x04DE	0xBF00    NOP
0x04E0	0xBF00    NOP
0x04E2	0xBF00    NOP
0x04E4	0xBF00    NOP
0x04E6	0x2101    MOVS	R1, #1
0x04E8	0xB249    SXTB	R1, R1
0x04EA	0x4804    LDR	R0, [PC, #16]
0x04EC	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 63 :: 		return *dataPort;
0x04EE	0x8810    LDRH	R0, [R2, #0]
; dataPort end address is: 8 (R2)
;__Lib_TFT_Defs.c, 64 :: 		}
L_end_Read_From_Port:
0x04F0	0x4770    BX	LR
0x04F2	0xBF00    NOP
0x04F4	0x10144002  	TFT_DataPort+0
0x04F8	0x02B04242  	TFT_RS+0
0x04FC	0x02A84242  	TFT_RD+0
; end of __Lib_TFT_Defs_Read_From_Port
__Lib_TFT_Defs_TFT_Reset_ST7789V:
;__Lib_TFT_Defs.c, 1862 :: 		static void TFT_Reset_ST7789V() {
0x0C68	0xB081    SUB	SP, SP, #4
0x0C6A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 1863 :: 		TFT_Set_Pin_Directions();
0x0C6E	0xF7FFFAF9  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 1864 :: 		TFT_RST = 1;
0x0C72	0x2101    MOVS	R1, #1
0x0C74	0xB249    SXTB	R1, R1
0x0C76	0x4894    LDR	R0, [PC, #592]
0x0C78	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1865 :: 		Delay_10ms();
0x0C7A	0xF7FFFC41  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1866 :: 		TFT_RST = 0;
0x0C7E	0x2100    MOVS	R1, #0
0x0C80	0xB249    SXTB	R1, R1
0x0C82	0x4891    LDR	R0, [PC, #580]
0x0C84	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1867 :: 		Delay_100ms();
0x0C86	0xF7FFFC4B  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1868 :: 		TFT_RST = 1;
0x0C8A	0x2101    MOVS	R1, #1
0x0C8C	0xB249    SXTB	R1, R1
0x0C8E	0x488E    LDR	R0, [PC, #568]
0x0C90	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1869 :: 		Delay_100ms(); Delay_10ms(); Delay_10ms();
0x0C92	0xF7FFFC45  BL	_Delay_100ms+0
0x0C96	0xF7FFFC33  BL	_Delay_10ms+0
0x0C9A	0xF7FFFC31  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1870 :: 		TFT_CS = 0;
0x0C9E	0x2100    MOVS	R1, #0
0x0CA0	0xB249    SXTB	R1, R1
0x0CA2	0x488A    LDR	R0, [PC, #552]
0x0CA4	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1872 :: 		TFT_Set_Index_Ptr(0x11);
0x0CA6	0x2011    MOVS	R0, #17
0x0CA8	0x4C89    LDR	R4, [PC, #548]
0x0CAA	0x6824    LDR	R4, [R4, #0]
0x0CAC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1873 :: 		Delay_100ms();      //Delay 120ms
0x0CAE	0xF7FFFC37  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1874 :: 		Delay_10ms(); Delay_10ms();
0x0CB2	0xF7FFFC25  BL	_Delay_10ms+0
0x0CB6	0xF7FFFC23  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1876 :: 		TFT_Set_Index_Ptr(0x36);
0x0CBA	0x2036    MOVS	R0, #54
0x0CBC	0x4C84    LDR	R4, [PC, #528]
0x0CBE	0x6824    LDR	R4, [R4, #0]
0x0CC0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1877 :: 		TFT_Write_Command_Ptr(0x00);
0x0CC2	0x2000    MOVS	R0, #0
0x0CC4	0x4C83    LDR	R4, [PC, #524]
0x0CC6	0x6824    LDR	R4, [R4, #0]
0x0CC8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1879 :: 		TFT_Set_Index_Ptr(0x3a);
0x0CCA	0x203A    MOVS	R0, #58
0x0CCC	0x4C80    LDR	R4, [PC, #512]
0x0CCE	0x6824    LDR	R4, [R4, #0]
0x0CD0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1880 :: 		TFT_Write_Command_Ptr(0x05);  //65k
0x0CD2	0x2005    MOVS	R0, #5
0x0CD4	0x4C7F    LDR	R4, [PC, #508]
0x0CD6	0x6824    LDR	R4, [R4, #0]
0x0CD8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1882 :: 		TFT_Set_Index_Ptr(0xb2);
0x0CDA	0x20B2    MOVS	R0, #178
0x0CDC	0x4C7C    LDR	R4, [PC, #496]
0x0CDE	0x6824    LDR	R4, [R4, #0]
0x0CE0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1883 :: 		TFT_Write_Command_Ptr(0x0c);
0x0CE2	0x200C    MOVS	R0, #12
0x0CE4	0x4C7B    LDR	R4, [PC, #492]
0x0CE6	0x6824    LDR	R4, [R4, #0]
0x0CE8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1884 :: 		TFT_Write_Command_Ptr(0x0c);
0x0CEA	0x200C    MOVS	R0, #12
0x0CEC	0x4C79    LDR	R4, [PC, #484]
0x0CEE	0x6824    LDR	R4, [R4, #0]
0x0CF0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1885 :: 		TFT_Write_Command_Ptr(0x00);
0x0CF2	0x2000    MOVS	R0, #0
0x0CF4	0x4C77    LDR	R4, [PC, #476]
0x0CF6	0x6824    LDR	R4, [R4, #0]
0x0CF8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1886 :: 		TFT_Write_Command_Ptr(0x33);
0x0CFA	0x2033    MOVS	R0, #51
0x0CFC	0x4C75    LDR	R4, [PC, #468]
0x0CFE	0x6824    LDR	R4, [R4, #0]
0x0D00	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1887 :: 		TFT_Write_Command_Ptr(0x33);
0x0D02	0x2033    MOVS	R0, #51
0x0D04	0x4C73    LDR	R4, [PC, #460]
0x0D06	0x6824    LDR	R4, [R4, #0]
0x0D08	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1889 :: 		TFT_Set_Index_Ptr(0xb7);
0x0D0A	0x20B7    MOVS	R0, #183
0x0D0C	0x4C70    LDR	R4, [PC, #448]
0x0D0E	0x6824    LDR	R4, [R4, #0]
0x0D10	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1890 :: 		TFT_Write_Command_Ptr(0x70);
0x0D12	0x2070    MOVS	R0, #112
0x0D14	0x4C6F    LDR	R4, [PC, #444]
0x0D16	0x6824    LDR	R4, [R4, #0]
0x0D18	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1893 :: 		TFT_Set_Index_Ptr(0xbb);
0x0D1A	0x20BB    MOVS	R0, #187
0x0D1C	0x4C6C    LDR	R4, [PC, #432]
0x0D1E	0x6824    LDR	R4, [R4, #0]
0x0D20	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1894 :: 		TFT_Write_Command_Ptr(0x1B);//VCOM
0x0D22	0x201B    MOVS	R0, #27
0x0D24	0x4C6B    LDR	R4, [PC, #428]
0x0D26	0x6824    LDR	R4, [R4, #0]
0x0D28	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1896 :: 		TFT_Set_Index_Ptr(0xc0);
0x0D2A	0x20C0    MOVS	R0, #192
0x0D2C	0x4C68    LDR	R4, [PC, #416]
0x0D2E	0x6824    LDR	R4, [R4, #0]
0x0D30	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1897 :: 		TFT_Write_Command_Ptr(0x2c);
0x0D32	0x202C    MOVS	R0, #44
0x0D34	0x4C67    LDR	R4, [PC, #412]
0x0D36	0x6824    LDR	R4, [R4, #0]
0x0D38	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1899 :: 		TFT_Set_Index_Ptr(0xc2);
0x0D3A	0x20C2    MOVS	R0, #194
0x0D3C	0x4C64    LDR	R4, [PC, #400]
0x0D3E	0x6824    LDR	R4, [R4, #0]
0x0D40	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1900 :: 		TFT_Write_Command_Ptr(0x01);
0x0D42	0x2001    MOVS	R0, #1
0x0D44	0x4C63    LDR	R4, [PC, #396]
0x0D46	0x6824    LDR	R4, [R4, #0]
0x0D48	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1902 :: 		TFT_Set_Index_Ptr(0xc3);
0x0D4A	0x20C3    MOVS	R0, #195
0x0D4C	0x4C60    LDR	R4, [PC, #384]
0x0D4E	0x6824    LDR	R4, [R4, #0]
0x0D50	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1903 :: 		TFT_Write_Command_Ptr(0x0B);
0x0D52	0x200B    MOVS	R0, #11
0x0D54	0x4C5F    LDR	R4, [PC, #380]
0x0D56	0x6824    LDR	R4, [R4, #0]
0x0D58	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1905 :: 		TFT_Set_Index_Ptr(0xc4);
0x0D5A	0x20C4    MOVS	R0, #196
0x0D5C	0x4C5C    LDR	R4, [PC, #368]
0x0D5E	0x6824    LDR	R4, [R4, #0]
0x0D60	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1906 :: 		TFT_Write_Command_Ptr(0x27);
0x0D62	0x2027    MOVS	R0, #39
0x0D64	0x4C5B    LDR	R4, [PC, #364]
0x0D66	0x6824    LDR	R4, [R4, #0]
0x0D68	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1908 :: 		TFT_Set_Index_Ptr(0xc6);
0x0D6A	0x20C6    MOVS	R0, #198
0x0D6C	0x4C58    LDR	R4, [PC, #352]
0x0D6E	0x6824    LDR	R4, [R4, #0]
0x0D70	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1909 :: 		TFT_Write_Command_Ptr(0x0f);
0x0D72	0x200F    MOVS	R0, #15
0x0D74	0x4C57    LDR	R4, [PC, #348]
0x0D76	0x6824    LDR	R4, [R4, #0]
0x0D78	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1911 :: 		TFT_Set_Index_Ptr(0xd0);
0x0D7A	0x20D0    MOVS	R0, #208
0x0D7C	0x4C54    LDR	R4, [PC, #336]
0x0D7E	0x6824    LDR	R4, [R4, #0]
0x0D80	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1912 :: 		TFT_Write_Command_Ptr(0xa4);
0x0D82	0x20A4    MOVS	R0, #164
0x0D84	0x4C53    LDR	R4, [PC, #332]
0x0D86	0x6824    LDR	R4, [R4, #0]
0x0D88	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1913 :: 		TFT_Write_Command_Ptr(0xA1);
0x0D8A	0x20A1    MOVS	R0, #161
0x0D8C	0x4C51    LDR	R4, [PC, #324]
0x0D8E	0x6824    LDR	R4, [R4, #0]
0x0D90	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1915 :: 		TFT_Set_Index_Ptr(0xe0);
0x0D92	0x20E0    MOVS	R0, #224
0x0D94	0x4C4E    LDR	R4, [PC, #312]
0x0D96	0x6824    LDR	R4, [R4, #0]
0x0D98	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1916 :: 		TFT_Write_Command_Ptr(0xD0);
0x0D9A	0x20D0    MOVS	R0, #208
0x0D9C	0x4C4D    LDR	R4, [PC, #308]
0x0D9E	0x6824    LDR	R4, [R4, #0]
0x0DA0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1917 :: 		TFT_Write_Command_Ptr(0x06);
0x0DA2	0x2006    MOVS	R0, #6
0x0DA4	0x4C4B    LDR	R4, [PC, #300]
0x0DA6	0x6824    LDR	R4, [R4, #0]
0x0DA8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1918 :: 		TFT_Write_Command_Ptr(0x0B);
0x0DAA	0x200B    MOVS	R0, #11
0x0DAC	0x4C49    LDR	R4, [PC, #292]
0x0DAE	0x6824    LDR	R4, [R4, #0]
0x0DB0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1919 :: 		TFT_Write_Command_Ptr(0x09);
0x0DB2	0x2009    MOVS	R0, #9
0x0DB4	0x4C47    LDR	R4, [PC, #284]
0x0DB6	0x6824    LDR	R4, [R4, #0]
0x0DB8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1920 :: 		TFT_Write_Command_Ptr(0x08);
0x0DBA	0x2008    MOVS	R0, #8
0x0DBC	0x4C45    LDR	R4, [PC, #276]
0x0DBE	0x6824    LDR	R4, [R4, #0]
0x0DC0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1921 :: 		TFT_Write_Command_Ptr(0x30);
0x0DC2	0x2030    MOVS	R0, #48
0x0DC4	0x4C43    LDR	R4, [PC, #268]
0x0DC6	0x6824    LDR	R4, [R4, #0]
0x0DC8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1922 :: 		TFT_Write_Command_Ptr(0x30);
0x0DCA	0x2030    MOVS	R0, #48
0x0DCC	0x4C41    LDR	R4, [PC, #260]
0x0DCE	0x6824    LDR	R4, [R4, #0]
0x0DD0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1923 :: 		TFT_Write_Command_Ptr(0x5B);
0x0DD2	0x205B    MOVS	R0, #91
0x0DD4	0x4C3F    LDR	R4, [PC, #252]
0x0DD6	0x6824    LDR	R4, [R4, #0]
0x0DD8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1924 :: 		TFT_Write_Command_Ptr(0x4B);
0x0DDA	0x204B    MOVS	R0, #75
0x0DDC	0x4C3D    LDR	R4, [PC, #244]
0x0DDE	0x6824    LDR	R4, [R4, #0]
0x0DE0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1925 :: 		TFT_Write_Command_Ptr(0x18);
0x0DE2	0x2018    MOVS	R0, #24
0x0DE4	0x4C3B    LDR	R4, [PC, #236]
0x0DE6	0x6824    LDR	R4, [R4, #0]
0x0DE8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1926 :: 		TFT_Write_Command_Ptr(0x14);
0x0DEA	0x2014    MOVS	R0, #20
0x0DEC	0x4C39    LDR	R4, [PC, #228]
0x0DEE	0x6824    LDR	R4, [R4, #0]
0x0DF0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1927 :: 		TFT_Write_Command_Ptr(0x14);
0x0DF2	0x2014    MOVS	R0, #20
0x0DF4	0x4C37    LDR	R4, [PC, #220]
0x0DF6	0x6824    LDR	R4, [R4, #0]
0x0DF8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1928 :: 		TFT_Write_Command_Ptr(0x2C);
0x0DFA	0x202C    MOVS	R0, #44
0x0DFC	0x4C35    LDR	R4, [PC, #212]
0x0DFE	0x6824    LDR	R4, [R4, #0]
0x0E00	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1929 :: 		TFT_Write_Command_Ptr(0x32);
0x0E02	0x2032    MOVS	R0, #50
0x0E04	0x4C33    LDR	R4, [PC, #204]
0x0E06	0x6824    LDR	R4, [R4, #0]
0x0E08	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1931 :: 		TFT_Set_Index_Ptr(0xe1);
0x0E0A	0x20E1    MOVS	R0, #225
0x0E0C	0x4C30    LDR	R4, [PC, #192]
0x0E0E	0x6824    LDR	R4, [R4, #0]
0x0E10	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1932 :: 		TFT_Write_Command_Ptr(0xD0);
0x0E12	0x20D0    MOVS	R0, #208
0x0E14	0x4C2F    LDR	R4, [PC, #188]
0x0E16	0x6824    LDR	R4, [R4, #0]
0x0E18	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1933 :: 		TFT_Write_Command_Ptr(0x05);
0x0E1A	0x2005    MOVS	R0, #5
0x0E1C	0x4C2D    LDR	R4, [PC, #180]
0x0E1E	0x6824    LDR	R4, [R4, #0]
0x0E20	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1934 :: 		TFT_Write_Command_Ptr(0x0A);
0x0E22	0x200A    MOVS	R0, #10
0x0E24	0x4C2B    LDR	R4, [PC, #172]
0x0E26	0x6824    LDR	R4, [R4, #0]
0x0E28	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1935 :: 		TFT_Write_Command_Ptr(0x0A);
0x0E2A	0x200A    MOVS	R0, #10
0x0E2C	0x4C29    LDR	R4, [PC, #164]
0x0E2E	0x6824    LDR	R4, [R4, #0]
0x0E30	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1936 :: 		TFT_Write_Command_Ptr(0x07);
0x0E32	0x2007    MOVS	R0, #7
0x0E34	0x4C27    LDR	R4, [PC, #156]
0x0E36	0x6824    LDR	R4, [R4, #0]
0x0E38	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1937 :: 		TFT_Write_Command_Ptr(0x28);
0x0E3A	0x2028    MOVS	R0, #40
0x0E3C	0x4C25    LDR	R4, [PC, #148]
0x0E3E	0x6824    LDR	R4, [R4, #0]
0x0E40	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1938 :: 		TFT_Write_Command_Ptr(0x32);
0x0E42	0x2032    MOVS	R0, #50
0x0E44	0x4C23    LDR	R4, [PC, #140]
0x0E46	0x6824    LDR	R4, [R4, #0]
0x0E48	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1939 :: 		TFT_Write_Command_Ptr(0x2C);
0x0E4A	0x202C    MOVS	R0, #44
0x0E4C	0x4C21    LDR	R4, [PC, #132]
0x0E4E	0x6824    LDR	R4, [R4, #0]
0x0E50	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1940 :: 		TFT_Write_Command_Ptr(0x49);
0x0E52	0x2049    MOVS	R0, #73
0x0E54	0x4C1F    LDR	R4, [PC, #124]
0x0E56	0x6824    LDR	R4, [R4, #0]
0x0E58	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1941 :: 		TFT_Write_Command_Ptr(0x18);
0x0E5A	0x2018    MOVS	R0, #24
0x0E5C	0x4C1D    LDR	R4, [PC, #116]
0x0E5E	0x6824    LDR	R4, [R4, #0]
0x0E60	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1942 :: 		TFT_Write_Command_Ptr(0x13);
0x0E62	0x2013    MOVS	R0, #19
0x0E64	0x4C1B    LDR	R4, [PC, #108]
0x0E66	0x6824    LDR	R4, [R4, #0]
0x0E68	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1943 :: 		TFT_Write_Command_Ptr(0x13);
0x0E6A	0x2013    MOVS	R0, #19
0x0E6C	0x4C19    LDR	R4, [PC, #100]
0x0E6E	0x6824    LDR	R4, [R4, #0]
0x0E70	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1944 :: 		TFT_Write_Command_Ptr(0x2C);
0x0E72	0x202C    MOVS	R0, #44
0x0E74	0x4C17    LDR	R4, [PC, #92]
0x0E76	0x6824    LDR	R4, [R4, #0]
0x0E78	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1945 :: 		TFT_Write_Command_Ptr(0x33);
0x0E7A	0x2033    MOVS	R0, #51
0x0E7C	0x4C15    LDR	R4, [PC, #84]
0x0E7E	0x6824    LDR	R4, [R4, #0]
0x0E80	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1947 :: 		TFT_Set_Index_Ptr(0x21); //
0x0E82	0x2021    MOVS	R0, #33
0x0E84	0x4C12    LDR	R4, [PC, #72]
0x0E86	0x6824    LDR	R4, [R4, #0]
0x0E88	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1949 :: 		TFT_Set_Index_Ptr(0x2A); // Column Address Set
0x0E8A	0x202A    MOVS	R0, #42
0x0E8C	0x4C10    LDR	R4, [PC, #64]
0x0E8E	0x6824    LDR	R4, [R4, #0]
0x0E90	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1950 :: 		TFT_Write_Command_Ptr(0x00);
0x0E92	0x2000    MOVS	R0, #0
0x0E94	0x4C0F    LDR	R4, [PC, #60]
0x0E96	0x6824    LDR	R4, [R4, #0]
0x0E98	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1951 :: 		TFT_Write_Command_Ptr(0x00);
0x0E9A	0x2000    MOVS	R0, #0
0x0E9C	0x4C0D    LDR	R4, [PC, #52]
0x0E9E	0x6824    LDR	R4, [R4, #0]
0x0EA0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1952 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH >> 8);
0x0EA2	0x480D    LDR	R0, [PC, #52]
0x0EA4	0x8800    LDRH	R0, [R0, #0]
0x0EA6	0x0A04    LSRS	R4, R0, #8
0x0EA8	0xB2E0    UXTB	R0, R4
0x0EAA	0x4C0A    LDR	R4, [PC, #40]
0x0EAC	0x6824    LDR	R4, [R4, #0]
0x0EAE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1953 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH);
0x0EB0	0x4809    LDR	R0, [PC, #36]
0x0EB2	0x8804    LDRH	R4, [R0, #0]
0x0EB4	0xB2E0    UXTB	R0, R4
0x0EB6	0x4C07    LDR	R4, [PC, #28]
0x0EB8	0x6824    LDR	R4, [R4, #0]
0x0EBA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1954 :: 		TFT_Set_Index_Ptr(0x2B); //Row Address Set
0x0EBC	0x202B    MOVS	R0, #43
0x0EBE	0x4C04    LDR	R4, [PC, #16]
0x0EC0	0x6824    LDR	R4, [R4, #0]
0x0EC2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1955 :: 		TFT_Write_Command_Ptr(0x00);
0x0EC4	0x2000    MOVS	R0, #0
0x0EC6	0xE009    B	#18
0x0EC8	0x02A04242  	TFT_RST+0
0x0ECC	0x02BC4242  	TFT_CS+0
0x0ED0	0x00342000  	_TFT_Set_Index_Ptr+0
0x0ED4	0x00382000  	_TFT_Write_Command_Ptr+0
0x0ED8	0x00162000  	_TFT_DISP_WIDTH+0
0x0EDC	0x4C22    LDR	R4, [PC, #136]
0x0EDE	0x6824    LDR	R4, [R4, #0]
0x0EE0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1956 :: 		TFT_Write_Command_Ptr(0x00);
0x0EE2	0x2000    MOVS	R0, #0
0x0EE4	0x4C20    LDR	R4, [PC, #128]
0x0EE6	0x6824    LDR	R4, [R4, #0]
0x0EE8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1957 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT >> 8);
0x0EEA	0x4820    LDR	R0, [PC, #128]
0x0EEC	0x8800    LDRH	R0, [R0, #0]
0x0EEE	0x0A04    LSRS	R4, R0, #8
0x0EF0	0xB2E0    UXTB	R0, R4
0x0EF2	0x4C1D    LDR	R4, [PC, #116]
0x0EF4	0x6824    LDR	R4, [R4, #0]
0x0EF6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1958 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT);
0x0EF8	0x481C    LDR	R0, [PC, #112]
0x0EFA	0x8804    LDRH	R4, [R0, #0]
0x0EFC	0xB2E0    UXTB	R0, R4
0x0EFE	0x4C1A    LDR	R4, [PC, #104]
0x0F00	0x6824    LDR	R4, [R4, #0]
0x0F02	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1960 :: 		TFT_Set_Index_Ptr(0x36);     // memory access control
0x0F04	0x2036    MOVS	R0, #54
0x0F06	0x4C1A    LDR	R4, [PC, #104]
0x0F08	0x6824    LDR	R4, [R4, #0]
0x0F0A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1961 :: 		if (TFT_Disp_Rotation == 90) {
0x0F0C	0x4819    LDR	R0, [PC, #100]
0x0F0E	0x7800    LDRB	R0, [R0, #0]
0x0F10	0x285A    CMP	R0, #90
0x0F12	0xD10C    BNE	L___Lib_TFT_Defs_TFT_Reset_ST7789V97
;__Lib_TFT_Defs.c, 1962 :: 		if (Is_TFT_Rotated_180())
0x0F14	0xF7FFFAD0  BL	_Is_TFT_Rotated_180+0
0x0F18	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ST7789V98
;__Lib_TFT_Defs.c, 1963 :: 		TFT_Write_Command_Ptr (0xC0);
0x0F1A	0x20C0    MOVS	R0, #192
0x0F1C	0x4C12    LDR	R4, [PC, #72]
0x0F1E	0x6824    LDR	R4, [R4, #0]
0x0F20	0x47A0    BLX	R4
0x0F22	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V99
L___Lib_TFT_Defs_TFT_Reset_ST7789V98:
;__Lib_TFT_Defs.c, 1965 :: 		TFT_Write_Command_Ptr (0x00);
0x0F24	0x2000    MOVS	R0, #0
0x0F26	0x4C10    LDR	R4, [PC, #64]
0x0F28	0x6824    LDR	R4, [R4, #0]
0x0F2A	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ST7789V99:
;__Lib_TFT_Defs.c, 1966 :: 		} else {
0x0F2C	0xE00B    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V100
L___Lib_TFT_Defs_TFT_Reset_ST7789V97:
;__Lib_TFT_Defs.c, 1967 :: 		if (Is_TFT_Rotated_180())
0x0F2E	0xF7FFFAC3  BL	_Is_TFT_Rotated_180+0
0x0F32	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ST7789V101
;__Lib_TFT_Defs.c, 1968 :: 		TFT_Write_Command_Ptr (0xA0);
0x0F34	0x20A0    MOVS	R0, #160
0x0F36	0x4C0C    LDR	R4, [PC, #48]
0x0F38	0x6824    LDR	R4, [R4, #0]
0x0F3A	0x47A0    BLX	R4
0x0F3C	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V102
L___Lib_TFT_Defs_TFT_Reset_ST7789V101:
;__Lib_TFT_Defs.c, 1970 :: 		TFT_Write_Command_Ptr (0x60);
0x0F3E	0x2060    MOVS	R0, #96
0x0F40	0x4C09    LDR	R4, [PC, #36]
0x0F42	0x6824    LDR	R4, [R4, #0]
0x0F44	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ST7789V102:
;__Lib_TFT_Defs.c, 1971 :: 		}
L___Lib_TFT_Defs_TFT_Reset_ST7789V100:
;__Lib_TFT_Defs.c, 1973 :: 		TFT_Set_Index_Ptr(0x29); //display on
0x0F46	0x2029    MOVS	R0, #41
0x0F48	0x4C09    LDR	R4, [PC, #36]
0x0F4A	0x6824    LDR	R4, [R4, #0]
0x0F4C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1974 :: 		TFT_Set_Index_Ptr(0x2c);
0x0F4E	0x202C    MOVS	R0, #44
0x0F50	0x4C07    LDR	R4, [PC, #28]
0x0F52	0x6824    LDR	R4, [R4, #0]
0x0F54	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1975 :: 		TFT_CS = 1;
0x0F56	0x2101    MOVS	R1, #1
0x0F58	0xB249    SXTB	R1, R1
0x0F5A	0x4807    LDR	R0, [PC, #28]
0x0F5C	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1976 :: 		}
L_end_TFT_Reset_ST7789V:
0x0F5E	0xF8DDE000  LDR	LR, [SP, #0]
0x0F62	0xB001    ADD	SP, SP, #4
0x0F64	0x4770    BX	LR
0x0F66	0xBF00    NOP
0x0F68	0x00382000  	_TFT_Write_Command_Ptr+0
0x0F6C	0x001C2000  	_TFT_DISP_HEIGHT+0
0x0F70	0x00342000  	_TFT_Set_Index_Ptr+0
0x0F74	0x00052000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x0F78	0x02BC4242  	TFT_CS+0
; end of __Lib_TFT_Defs_TFT_Reset_ST7789V
_Delay_10ms:
;__Lib_Delays.c, 57 :: 		void Delay_10ms() {
;__Lib_Delays.c, 58 :: 		Delay_ms(10);
0x0500	0xF24D0753  MOVW	R7, #53331
0x0504	0xF2C00700  MOVT	R7, #0
L_Delay_10ms22:
0x0508	0x1E7F    SUBS	R7, R7, #1
0x050A	0xD1FD    BNE	L_Delay_10ms22
0x050C	0xBF00    NOP
0x050E	0xBF00    NOP
0x0510	0xBF00    NOP
0x0512	0xBF00    NOP
0x0514	0xBF00    NOP
0x0516	0xBF00    NOP
;__Lib_Delays.c, 59 :: 		}
L_end_Delay_10ms:
0x0518	0x4770    BX	LR
; end of _Delay_10ms
_Delay_100ms:
;__Lib_Delays.c, 53 :: 		void Delay_100ms() {
;__Lib_Delays.c, 54 :: 		Delay_ms(100);
0x0520	0xF2423753  MOVW	R7, #9043
0x0524	0xF2C00708  MOVT	R7, #8
L_Delay_100ms20:
0x0528	0x1E7F    SUBS	R7, R7, #1
0x052A	0xD1FD    BNE	L_Delay_100ms20
0x052C	0xBF00    NOP
0x052E	0xBF00    NOP
0x0530	0xBF00    NOP
0x0532	0xBF00    NOP
0x0534	0xBF00    NOP
0x0536	0xBF00    NOP
;__Lib_Delays.c, 55 :: 		}
L_end_Delay_100ms:
0x0538	0x4770    BX	LR
; end of _Delay_100ms
_Is_TFT_Rotated_180:
;__Lib_TFT_Defs.c, 32 :: 		char Is_TFT_Rotated_180() {
;__Lib_TFT_Defs.c, 33 :: 		return TFT_Rotated_180;
0x04B8	0x4801    LDR	R0, [PC, #4]
0x04BA	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT_Defs.c, 34 :: 		}
L_end_Is_TFT_Rotated_180:
0x04BC	0x4770    BX	LR
0x04BE	0xBF00    NOP
0x04C0	0x00082000  	__Lib_TFT_Defs_TFT_Rotated_180+0
; end of _Is_TFT_Rotated_180
__Lib_TFT_Defs_TFT_Reset_ILI9341:
;__Lib_TFT_Defs.c, 2129 :: 		static void TFT_Reset_ILI9341(){
0x1254	0xB081    SUB	SP, SP, #4
0x1256	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 2130 :: 		TFT_Set_Pin_Directions();
0x125A	0xF7FFF803  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 2132 :: 		Delay_100ms();
0x125E	0xF7FFF95F  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2133 :: 		TFT_RST = 1;
0x1262	0x2101    MOVS	R1, #1
0x1264	0xB249    SXTB	R1, R1
0x1266	0x4895    LDR	R0, [PC, #596]
0x1268	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2134 :: 		Delay_100ms();
0x126A	0xF7FFF959  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2135 :: 		Delay_100ms();
0x126E	0xF7FFF957  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2137 :: 		TFT_CS = 0;
0x1272	0x2100    MOVS	R1, #0
0x1274	0xB249    SXTB	R1, R1
0x1276	0x4892    LDR	R0, [PC, #584]
0x1278	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2138 :: 		TFT_Set_Index_Ptr(0x01);   // software reset
0x127A	0x2001    MOVS	R0, #1
0x127C	0x4C91    LDR	R4, [PC, #580]
0x127E	0x6824    LDR	R4, [R4, #0]
0x1280	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2139 :: 		Delay_5ms();
0x1282	0xF7FFF8BD  BL	_Delay_5ms+0
;__Lib_TFT_Defs.c, 2140 :: 		TFT_Set_Index_Ptr(0x28);   // display off
0x1286	0x2028    MOVS	R0, #40
0x1288	0x4C8E    LDR	R4, [PC, #568]
0x128A	0x6824    LDR	R4, [R4, #0]
0x128C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2142 :: 		TFT_Set_Index_Ptr(0xcf);
0x128E	0x20CF    MOVS	R0, #207
0x1290	0x4C8C    LDR	R4, [PC, #560]
0x1292	0x6824    LDR	R4, [R4, #0]
0x1294	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2143 :: 		TFT_Write_Command_Ptr(0x00);
0x1296	0x2000    MOVS	R0, #0
0x1298	0x4C8B    LDR	R4, [PC, #556]
0x129A	0x6824    LDR	R4, [R4, #0]
0x129C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2144 :: 		TFT_Write_Command_Ptr(0x83);
0x129E	0x2083    MOVS	R0, #131
0x12A0	0x4C89    LDR	R4, [PC, #548]
0x12A2	0x6824    LDR	R4, [R4, #0]
0x12A4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2145 :: 		TFT_Write_Command_Ptr(0x30);
0x12A6	0x2030    MOVS	R0, #48
0x12A8	0x4C87    LDR	R4, [PC, #540]
0x12AA	0x6824    LDR	R4, [R4, #0]
0x12AC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2147 :: 		TFT_Set_Index_Ptr(0xed);
0x12AE	0x20ED    MOVS	R0, #237
0x12B0	0x4C84    LDR	R4, [PC, #528]
0x12B2	0x6824    LDR	R4, [R4, #0]
0x12B4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2148 :: 		TFT_Write_Command_Ptr(0x64);
0x12B6	0x2064    MOVS	R0, #100
0x12B8	0x4C83    LDR	R4, [PC, #524]
0x12BA	0x6824    LDR	R4, [R4, #0]
0x12BC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2149 :: 		TFT_Write_Command_Ptr(0x03);
0x12BE	0x2003    MOVS	R0, #3
0x12C0	0x4C81    LDR	R4, [PC, #516]
0x12C2	0x6824    LDR	R4, [R4, #0]
0x12C4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2150 :: 		TFT_Write_Command_Ptr(0x12);
0x12C6	0x2012    MOVS	R0, #18
0x12C8	0x4C7F    LDR	R4, [PC, #508]
0x12CA	0x6824    LDR	R4, [R4, #0]
0x12CC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2151 :: 		TFT_Write_Command_Ptr(0x81);
0x12CE	0x2081    MOVS	R0, #129
0x12D0	0x4C7D    LDR	R4, [PC, #500]
0x12D2	0x6824    LDR	R4, [R4, #0]
0x12D4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2153 :: 		TFT_Set_Index_Ptr(0xe8);
0x12D6	0x20E8    MOVS	R0, #232
0x12D8	0x4C7A    LDR	R4, [PC, #488]
0x12DA	0x6824    LDR	R4, [R4, #0]
0x12DC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2154 :: 		TFT_Write_Command_Ptr(0x85);
0x12DE	0x2085    MOVS	R0, #133
0x12E0	0x4C79    LDR	R4, [PC, #484]
0x12E2	0x6824    LDR	R4, [R4, #0]
0x12E4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2155 :: 		TFT_Write_Command_Ptr(0x01);
0x12E6	0x2001    MOVS	R0, #1
0x12E8	0x4C77    LDR	R4, [PC, #476]
0x12EA	0x6824    LDR	R4, [R4, #0]
0x12EC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2156 :: 		TFT_Write_Command_Ptr(0x79);
0x12EE	0x2079    MOVS	R0, #121
0x12F0	0x4C75    LDR	R4, [PC, #468]
0x12F2	0x6824    LDR	R4, [R4, #0]
0x12F4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2158 :: 		TFT_Set_Index_Ptr(0xcb);
0x12F6	0x20CB    MOVS	R0, #203
0x12F8	0x4C72    LDR	R4, [PC, #456]
0x12FA	0x6824    LDR	R4, [R4, #0]
0x12FC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2159 :: 		TFT_Write_Command_Ptr(0x39);
0x12FE	0x2039    MOVS	R0, #57
0x1300	0x4C71    LDR	R4, [PC, #452]
0x1302	0x6824    LDR	R4, [R4, #0]
0x1304	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2160 :: 		TFT_Write_Command_Ptr(0x2c);
0x1306	0x202C    MOVS	R0, #44
0x1308	0x4C6F    LDR	R4, [PC, #444]
0x130A	0x6824    LDR	R4, [R4, #0]
0x130C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2161 :: 		TFT_Write_Command_Ptr(0x00);
0x130E	0x2000    MOVS	R0, #0
0x1310	0x4C6D    LDR	R4, [PC, #436]
0x1312	0x6824    LDR	R4, [R4, #0]
0x1314	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2162 :: 		TFT_Write_Command_Ptr(0x34);
0x1316	0x2034    MOVS	R0, #52
0x1318	0x4C6B    LDR	R4, [PC, #428]
0x131A	0x6824    LDR	R4, [R4, #0]
0x131C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2163 :: 		TFT_Write_Command_Ptr(0x02);
0x131E	0x2002    MOVS	R0, #2
0x1320	0x4C69    LDR	R4, [PC, #420]
0x1322	0x6824    LDR	R4, [R4, #0]
0x1324	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2165 :: 		TFT_Set_Index_Ptr(0xf7);
0x1326	0x20F7    MOVS	R0, #247
0x1328	0x4C66    LDR	R4, [PC, #408]
0x132A	0x6824    LDR	R4, [R4, #0]
0x132C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2166 :: 		TFT_Write_Command_Ptr(0x20);
0x132E	0x2020    MOVS	R0, #32
0x1330	0x4C65    LDR	R4, [PC, #404]
0x1332	0x6824    LDR	R4, [R4, #0]
0x1334	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2168 :: 		TFT_Set_Index_Ptr(0xea);
0x1336	0x20EA    MOVS	R0, #234
0x1338	0x4C62    LDR	R4, [PC, #392]
0x133A	0x6824    LDR	R4, [R4, #0]
0x133C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2169 :: 		TFT_Write_Command_Ptr(0x00);
0x133E	0x2000    MOVS	R0, #0
0x1340	0x4C61    LDR	R4, [PC, #388]
0x1342	0x6824    LDR	R4, [R4, #0]
0x1344	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2170 :: 		TFT_Write_Command_Ptr(0x00);
0x1346	0x2000    MOVS	R0, #0
0x1348	0x4C5F    LDR	R4, [PC, #380]
0x134A	0x6824    LDR	R4, [R4, #0]
0x134C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2172 :: 		TFT_Set_Index_Ptr(0xc0);     // power control
0x134E	0x20C0    MOVS	R0, #192
0x1350	0x4C5C    LDR	R4, [PC, #368]
0x1352	0x6824    LDR	R4, [R4, #0]
0x1354	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2173 :: 		TFT_Write_Command_Ptr(0x26);
0x1356	0x2026    MOVS	R0, #38
0x1358	0x4C5B    LDR	R4, [PC, #364]
0x135A	0x6824    LDR	R4, [R4, #0]
0x135C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2175 :: 		TFT_Set_Index_Ptr(0xc1);     // power control
0x135E	0x20C1    MOVS	R0, #193
0x1360	0x4C58    LDR	R4, [PC, #352]
0x1362	0x6824    LDR	R4, [R4, #0]
0x1364	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2176 :: 		TFT_Write_Command_Ptr(0x11);
0x1366	0x2011    MOVS	R0, #17
0x1368	0x4C57    LDR	R4, [PC, #348]
0x136A	0x6824    LDR	R4, [R4, #0]
0x136C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2178 :: 		TFT_Set_Index_Ptr(0xc5);     // vcom control
0x136E	0x20C5    MOVS	R0, #197
0x1370	0x4C54    LDR	R4, [PC, #336]
0x1372	0x6824    LDR	R4, [R4, #0]
0x1374	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2179 :: 		TFT_Write_Command_Ptr(0x35);
0x1376	0x2035    MOVS	R0, #53
0x1378	0x4C53    LDR	R4, [PC, #332]
0x137A	0x6824    LDR	R4, [R4, #0]
0x137C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2180 :: 		TFT_Write_Command_Ptr(0x3e);
0x137E	0x203E    MOVS	R0, #62
0x1380	0x4C51    LDR	R4, [PC, #324]
0x1382	0x6824    LDR	R4, [R4, #0]
0x1384	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2182 :: 		TFT_Set_Index_Ptr(0xc7);     // vcom control
0x1386	0x20C7    MOVS	R0, #199
0x1388	0x4C4E    LDR	R4, [PC, #312]
0x138A	0x6824    LDR	R4, [R4, #0]
0x138C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2183 :: 		TFT_Write_Command_Ptr(0xbe);
0x138E	0x20BE    MOVS	R0, #190
0x1390	0x4C4D    LDR	R4, [PC, #308]
0x1392	0x6824    LDR	R4, [R4, #0]
0x1394	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2185 :: 		TFT_Set_Index_Ptr(0x36);     // memory access control
0x1396	0x2036    MOVS	R0, #54
0x1398	0x4C4A    LDR	R4, [PC, #296]
0x139A	0x6824    LDR	R4, [R4, #0]
0x139C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2186 :: 		if (TFT_Disp_Rotation == 90)
0x139E	0x484B    LDR	R0, [PC, #300]
0x13A0	0x7800    LDRB	R0, [R0, #0]
0x13A2	0x285A    CMP	R0, #90
0x13A4	0xD10C    BNE	L___Lib_TFT_Defs_TFT_Reset_ILI9341117
;__Lib_TFT_Defs.c, 2187 :: 		if (Is_TFT_Rotated_180())
0x13A6	0xF7FFF887  BL	_Is_TFT_Rotated_180+0
0x13AA	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ILI9341118
;__Lib_TFT_Defs.c, 2188 :: 		TFT_Write_Command_Ptr (0x88);
0x13AC	0x2088    MOVS	R0, #136
0x13AE	0x4C46    LDR	R4, [PC, #280]
0x13B0	0x6824    LDR	R4, [R4, #0]
0x13B2	0x47A0    BLX	R4
0x13B4	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341119
L___Lib_TFT_Defs_TFT_Reset_ILI9341118:
;__Lib_TFT_Defs.c, 2190 :: 		TFT_Write_Command_Ptr (0x48);
0x13B6	0x2048    MOVS	R0, #72
0x13B8	0x4C43    LDR	R4, [PC, #268]
0x13BA	0x6824    LDR	R4, [R4, #0]
0x13BC	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ILI9341119:
0x13BE	0xE00B    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341120
L___Lib_TFT_Defs_TFT_Reset_ILI9341117:
;__Lib_TFT_Defs.c, 2192 :: 		if (Is_TFT_Rotated_180())
0x13C0	0xF7FFF87A  BL	_Is_TFT_Rotated_180+0
0x13C4	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ILI9341121
;__Lib_TFT_Defs.c, 2193 :: 		TFT_Write_Command_Ptr (0xE8);
0x13C6	0x20E8    MOVS	R0, #232
0x13C8	0x4C3F    LDR	R4, [PC, #252]
0x13CA	0x6824    LDR	R4, [R4, #0]
0x13CC	0x47A0    BLX	R4
0x13CE	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341122
L___Lib_TFT_Defs_TFT_Reset_ILI9341121:
;__Lib_TFT_Defs.c, 2195 :: 		TFT_Write_Command_Ptr (0x28);
0x13D0	0x2028    MOVS	R0, #40
0x13D2	0x4C3D    LDR	R4, [PC, #244]
0x13D4	0x6824    LDR	R4, [R4, #0]
0x13D6	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ILI9341122:
L___Lib_TFT_Defs_TFT_Reset_ILI9341120:
;__Lib_TFT_Defs.c, 2197 :: 		TFT_Set_Index_Ptr(0x3a);     // pixel format set
0x13D8	0x203A    MOVS	R0, #58
0x13DA	0x4C3A    LDR	R4, [PC, #232]
0x13DC	0x6824    LDR	R4, [R4, #0]
0x13DE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2198 :: 		TFT_Write_Command_Ptr(0x55); // 16bit/pixel
0x13E0	0x2055    MOVS	R0, #85
0x13E2	0x4C39    LDR	R4, [PC, #228]
0x13E4	0x6824    LDR	R4, [R4, #0]
0x13E6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2200 :: 		TFT_Set_Index_Ptr(0xb1);     // frame rate
0x13E8	0x20B1    MOVS	R0, #177
0x13EA	0x4C36    LDR	R4, [PC, #216]
0x13EC	0x6824    LDR	R4, [R4, #0]
0x13EE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2201 :: 		TFT_Write_Command_Ptr(0x00);
0x13F0	0x2000    MOVS	R0, #0
0x13F2	0x4C35    LDR	R4, [PC, #212]
0x13F4	0x6824    LDR	R4, [R4, #0]
0x13F6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2202 :: 		TFT_Write_Command_Ptr(0x1B); // 70
0x13F8	0x201B    MOVS	R0, #27
0x13FA	0x4C33    LDR	R4, [PC, #204]
0x13FC	0x6824    LDR	R4, [R4, #0]
0x13FE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2205 :: 		TFT_Set_Index_Ptr(0xf2);     // 3Gamma Function Disable
0x1400	0x20F2    MOVS	R0, #242
0x1402	0x4C30    LDR	R4, [PC, #192]
0x1404	0x6824    LDR	R4, [R4, #0]
0x1406	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2206 :: 		TFT_Write_Command_Ptr(0x08);
0x1408	0x2008    MOVS	R0, #8
0x140A	0x4C2F    LDR	R4, [PC, #188]
0x140C	0x6824    LDR	R4, [R4, #0]
0x140E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2208 :: 		TFT_Set_Index_Ptr(0x26);
0x1410	0x2026    MOVS	R0, #38
0x1412	0x4C2C    LDR	R4, [PC, #176]
0x1414	0x6824    LDR	R4, [R4, #0]
0x1416	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2209 :: 		TFT_Write_Command_Ptr(0x01); // gamma set 4 gamma curve 01/02/04/08
0x1418	0x2001    MOVS	R0, #1
0x141A	0x4C2B    LDR	R4, [PC, #172]
0x141C	0x6824    LDR	R4, [R4, #0]
0x141E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2211 :: 		TFT_Set_Index_Ptr(0xE0);     // positive gamma correction
0x1420	0x20E0    MOVS	R0, #224
0x1422	0x4C28    LDR	R4, [PC, #160]
0x1424	0x6824    LDR	R4, [R4, #0]
0x1426	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2212 :: 		TFT_Write_Command_Ptr(0x1f);
0x1428	0x201F    MOVS	R0, #31
0x142A	0x4C27    LDR	R4, [PC, #156]
0x142C	0x6824    LDR	R4, [R4, #0]
0x142E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2213 :: 		TFT_Write_Command_Ptr(0x1a);
0x1430	0x201A    MOVS	R0, #26
0x1432	0x4C25    LDR	R4, [PC, #148]
0x1434	0x6824    LDR	R4, [R4, #0]
0x1436	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2214 :: 		TFT_Write_Command_Ptr(0x18);
0x1438	0x2018    MOVS	R0, #24
0x143A	0x4C23    LDR	R4, [PC, #140]
0x143C	0x6824    LDR	R4, [R4, #0]
0x143E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2215 :: 		TFT_Write_Command_Ptr(0x0a);
0x1440	0x200A    MOVS	R0, #10
0x1442	0x4C21    LDR	R4, [PC, #132]
0x1444	0x6824    LDR	R4, [R4, #0]
0x1446	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2216 :: 		TFT_Write_Command_Ptr(0x0f);
0x1448	0x200F    MOVS	R0, #15
0x144A	0x4C1F    LDR	R4, [PC, #124]
0x144C	0x6824    LDR	R4, [R4, #0]
0x144E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2217 :: 		TFT_Write_Command_Ptr(0x06);
0x1450	0x2006    MOVS	R0, #6
0x1452	0x4C1D    LDR	R4, [PC, #116]
0x1454	0x6824    LDR	R4, [R4, #0]
0x1456	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2218 :: 		TFT_Write_Command_Ptr(0x45);
0x1458	0x2045    MOVS	R0, #69
0x145A	0x4C1B    LDR	R4, [PC, #108]
0x145C	0x6824    LDR	R4, [R4, #0]
0x145E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2219 :: 		TFT_Write_Command_Ptr(0x87);
0x1460	0x2087    MOVS	R0, #135
0x1462	0x4C19    LDR	R4, [PC, #100]
0x1464	0x6824    LDR	R4, [R4, #0]
0x1466	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2220 :: 		TFT_Write_Command_Ptr(0x32);
0x1468	0x2032    MOVS	R0, #50
0x146A	0x4C17    LDR	R4, [PC, #92]
0x146C	0x6824    LDR	R4, [R4, #0]
0x146E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2221 :: 		TFT_Write_Command_Ptr(0x0a);
0x1470	0x200A    MOVS	R0, #10
0x1472	0x4C15    LDR	R4, [PC, #84]
0x1474	0x6824    LDR	R4, [R4, #0]
0x1476	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2222 :: 		TFT_Write_Command_Ptr(0x07);
0x1478	0x2007    MOVS	R0, #7
0x147A	0x4C13    LDR	R4, [PC, #76]
0x147C	0x6824    LDR	R4, [R4, #0]
0x147E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2223 :: 		TFT_Write_Command_Ptr(0x02);
0x1480	0x2002    MOVS	R0, #2
0x1482	0x4C11    LDR	R4, [PC, #68]
0x1484	0x6824    LDR	R4, [R4, #0]
0x1486	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2224 :: 		TFT_Write_Command_Ptr(0x07);
0x1488	0x2007    MOVS	R0, #7
0x148A	0x4C0F    LDR	R4, [PC, #60]
0x148C	0x6824    LDR	R4, [R4, #0]
0x148E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2225 :: 		TFT_Write_Command_Ptr(0x05);
0x1490	0x2005    MOVS	R0, #5
0x1492	0x4C0D    LDR	R4, [PC, #52]
0x1494	0x6824    LDR	R4, [R4, #0]
0x1496	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2226 :: 		TFT_Write_Command_Ptr(0x00);
0x1498	0x2000    MOVS	R0, #0
0x149A	0x4C0B    LDR	R4, [PC, #44]
0x149C	0x6824    LDR	R4, [R4, #0]
0x149E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2228 :: 		TFT_Set_Index_Ptr(0xE1);     // negamma correction
0x14A0	0x20E1    MOVS	R0, #225
0x14A2	0x4C08    LDR	R4, [PC, #32]
0x14A4	0x6824    LDR	R4, [R4, #0]
0x14A6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2229 :: 		TFT_Write_Command_Ptr(0x00);
0x14A8	0x2000    MOVS	R0, #0
0x14AA	0x4C07    LDR	R4, [PC, #28]
0x14AC	0x6824    LDR	R4, [R4, #0]
0x14AE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2230 :: 		TFT_Write_Command_Ptr(0x25);
0x14B0	0x2025    MOVS	R0, #37
0x14B2	0x4C05    LDR	R4, [PC, #20]
0x14B4	0x6824    LDR	R4, [R4, #0]
0x14B6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2231 :: 		TFT_Write_Command_Ptr(0x27);
0x14B8	0x2027    MOVS	R0, #39
0x14BA	0xE009    B	#18
0x14BC	0x02A04242  	TFT_RST+0
0x14C0	0x02BC4242  	TFT_CS+0
0x14C4	0x00342000  	_TFT_Set_Index_Ptr+0
0x14C8	0x00382000  	_TFT_Write_Command_Ptr+0
0x14CC	0x00052000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x14D0	0x4C4F    LDR	R4, [PC, #316]
0x14D2	0x6824    LDR	R4, [R4, #0]
0x14D4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2232 :: 		TFT_Write_Command_Ptr(0x05);
0x14D6	0x2005    MOVS	R0, #5
0x14D8	0x4C4D    LDR	R4, [PC, #308]
0x14DA	0x6824    LDR	R4, [R4, #0]
0x14DC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2233 :: 		TFT_Write_Command_Ptr(0x10);
0x14DE	0x2010    MOVS	R0, #16
0x14E0	0x4C4B    LDR	R4, [PC, #300]
0x14E2	0x6824    LDR	R4, [R4, #0]
0x14E4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2234 :: 		TFT_Write_Command_Ptr(0x09);
0x14E6	0x2009    MOVS	R0, #9
0x14E8	0x4C49    LDR	R4, [PC, #292]
0x14EA	0x6824    LDR	R4, [R4, #0]
0x14EC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2235 :: 		TFT_Write_Command_Ptr(0x3a);
0x14EE	0x203A    MOVS	R0, #58
0x14F0	0x4C47    LDR	R4, [PC, #284]
0x14F2	0x6824    LDR	R4, [R4, #0]
0x14F4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2236 :: 		TFT_Write_Command_Ptr(0x78);
0x14F6	0x2078    MOVS	R0, #120
0x14F8	0x4C45    LDR	R4, [PC, #276]
0x14FA	0x6824    LDR	R4, [R4, #0]
0x14FC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2237 :: 		TFT_Write_Command_Ptr(0x4d);
0x14FE	0x204D    MOVS	R0, #77
0x1500	0x4C43    LDR	R4, [PC, #268]
0x1502	0x6824    LDR	R4, [R4, #0]
0x1504	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2238 :: 		TFT_Write_Command_Ptr(0x05);
0x1506	0x2005    MOVS	R0, #5
0x1508	0x4C41    LDR	R4, [PC, #260]
0x150A	0x6824    LDR	R4, [R4, #0]
0x150C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2239 :: 		TFT_Write_Command_Ptr(0x18);
0x150E	0x2018    MOVS	R0, #24
0x1510	0x4C3F    LDR	R4, [PC, #252]
0x1512	0x6824    LDR	R4, [R4, #0]
0x1514	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2240 :: 		TFT_Write_Command_Ptr(0x0d);
0x1516	0x200D    MOVS	R0, #13
0x1518	0x4C3D    LDR	R4, [PC, #244]
0x151A	0x6824    LDR	R4, [R4, #0]
0x151C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2241 :: 		TFT_Write_Command_Ptr(0x38);
0x151E	0x2038    MOVS	R0, #56
0x1520	0x4C3B    LDR	R4, [PC, #236]
0x1522	0x6824    LDR	R4, [R4, #0]
0x1524	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2242 :: 		TFT_Write_Command_Ptr(0x3a);
0x1526	0x203A    MOVS	R0, #58
0x1528	0x4C39    LDR	R4, [PC, #228]
0x152A	0x6824    LDR	R4, [R4, #0]
0x152C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2243 :: 		TFT_Write_Command_Ptr(0x1f);
0x152E	0x201F    MOVS	R0, #31
0x1530	0x4C37    LDR	R4, [PC, #220]
0x1532	0x6824    LDR	R4, [R4, #0]
0x1534	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2247 :: 		TFT_Set_Index_Ptr(0x2A);
0x1536	0x202A    MOVS	R0, #42
0x1538	0x4C36    LDR	R4, [PC, #216]
0x153A	0x6824    LDR	R4, [R4, #0]
0x153C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2248 :: 		TFT_Write_Command_Ptr(0);
0x153E	0x2000    MOVS	R0, #0
0x1540	0x4C33    LDR	R4, [PC, #204]
0x1542	0x6824    LDR	R4, [R4, #0]
0x1544	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2249 :: 		TFT_Write_Command_Ptr(0);
0x1546	0x2000    MOVS	R0, #0
0x1548	0x4C31    LDR	R4, [PC, #196]
0x154A	0x6824    LDR	R4, [R4, #0]
0x154C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2250 :: 		TFT_Write_Command_Ptr((TFT_DISP_WIDTH - 1) >> 8);
0x154E	0x4832    LDR	R0, [PC, #200]
0x1550	0x8800    LDRH	R0, [R0, #0]
0x1552	0x1E40    SUBS	R0, R0, #1
0x1554	0xB280    UXTH	R0, R0
0x1556	0x0A04    LSRS	R4, R0, #8
0x1558	0xB2E0    UXTB	R0, R4
0x155A	0x4C2D    LDR	R4, [PC, #180]
0x155C	0x6824    LDR	R4, [R4, #0]
0x155E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2251 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH-1);
0x1560	0x482D    LDR	R0, [PC, #180]
0x1562	0x8800    LDRH	R0, [R0, #0]
0x1564	0x1E44    SUBS	R4, R0, #1
0x1566	0xB2E0    UXTB	R0, R4
0x1568	0x4C29    LDR	R4, [PC, #164]
0x156A	0x6824    LDR	R4, [R4, #0]
0x156C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2253 :: 		TFT_Set_Index_Ptr(0x2B);
0x156E	0x202B    MOVS	R0, #43
0x1570	0x4C28    LDR	R4, [PC, #160]
0x1572	0x6824    LDR	R4, [R4, #0]
0x1574	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2254 :: 		TFT_Write_Command_Ptr(0);
0x1576	0x2000    MOVS	R0, #0
0x1578	0x4C25    LDR	R4, [PC, #148]
0x157A	0x6824    LDR	R4, [R4, #0]
0x157C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2255 :: 		TFT_Write_Command_Ptr(0);
0x157E	0x2000    MOVS	R0, #0
0x1580	0x4C23    LDR	R4, [PC, #140]
0x1582	0x6824    LDR	R4, [R4, #0]
0x1584	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2256 :: 		TFT_Write_Command_Ptr((TFT_DISP_HEIGHT - 1) >> 8);
0x1586	0x4825    LDR	R0, [PC, #148]
0x1588	0x8800    LDRH	R0, [R0, #0]
0x158A	0x1E40    SUBS	R0, R0, #1
0x158C	0xB280    UXTH	R0, R0
0x158E	0x0A04    LSRS	R4, R0, #8
0x1590	0xB2E0    UXTB	R0, R4
0x1592	0x4C1F    LDR	R4, [PC, #124]
0x1594	0x6824    LDR	R4, [R4, #0]
0x1596	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2257 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT-1);
0x1598	0x4820    LDR	R0, [PC, #128]
0x159A	0x8800    LDRH	R0, [R0, #0]
0x159C	0x1E44    SUBS	R4, R0, #1
0x159E	0xB2E0    UXTB	R0, R4
0x15A0	0x4C1B    LDR	R4, [PC, #108]
0x15A2	0x6824    LDR	R4, [R4, #0]
0x15A4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2259 :: 		TFT_Set_Index_Ptr(0xb7);     // entry mode set
0x15A6	0x20B7    MOVS	R0, #183
0x15A8	0x4C1A    LDR	R4, [PC, #104]
0x15AA	0x6824    LDR	R4, [R4, #0]
0x15AC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2260 :: 		TFT_Write_Command_Ptr(0x07);
0x15AE	0x2007    MOVS	R0, #7
0x15B0	0x4C17    LDR	R4, [PC, #92]
0x15B2	0x6824    LDR	R4, [R4, #0]
0x15B4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2262 :: 		TFT_Set_Index_Ptr(0xb6);     // display function control
0x15B6	0x20B6    MOVS	R0, #182
0x15B8	0x4C16    LDR	R4, [PC, #88]
0x15BA	0x6824    LDR	R4, [R4, #0]
0x15BC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2263 :: 		TFT_Write_Command_Ptr(0x0a);
0x15BE	0x200A    MOVS	R0, #10
0x15C0	0x4C13    LDR	R4, [PC, #76]
0x15C2	0x6824    LDR	R4, [R4, #0]
0x15C4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2264 :: 		TFT_Write_Command_Ptr(0x82);
0x15C6	0x2082    MOVS	R0, #130
0x15C8	0x4C11    LDR	R4, [PC, #68]
0x15CA	0x6824    LDR	R4, [R4, #0]
0x15CC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2265 :: 		TFT_Write_Command_Ptr(0x27);
0x15CE	0x2027    MOVS	R0, #39
0x15D0	0x4C0F    LDR	R4, [PC, #60]
0x15D2	0x6824    LDR	R4, [R4, #0]
0x15D4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2266 :: 		TFT_Write_Command_Ptr(0x00);
0x15D6	0x2000    MOVS	R0, #0
0x15D8	0x4C0D    LDR	R4, [PC, #52]
0x15DA	0x6824    LDR	R4, [R4, #0]
0x15DC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2268 :: 		TFT_Set_Index_Ptr(0x11);     // sleep out
0x15DE	0x2011    MOVS	R0, #17
0x15E0	0x4C0C    LDR	R4, [PC, #48]
0x15E2	0x6824    LDR	R4, [R4, #0]
0x15E4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2269 :: 		Delay_100ms();
0x15E6	0xF7FEFF9B  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2270 :: 		TFT_Set_Index_Ptr(0x29);     // display on
0x15EA	0x2029    MOVS	R0, #41
0x15EC	0x4C09    LDR	R4, [PC, #36]
0x15EE	0x6824    LDR	R4, [R4, #0]
0x15F0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2271 :: 		Delay_100ms();
0x15F2	0xF7FEFF95  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2272 :: 		TFT_Set_Index_Ptr(0x2c);     // memory write
0x15F6	0x202C    MOVS	R0, #44
0x15F8	0x4C06    LDR	R4, [PC, #24]
0x15FA	0x6824    LDR	R4, [R4, #0]
0x15FC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2273 :: 		TFT_CS = 1;
0x15FE	0x2101    MOVS	R1, #1
0x1600	0xB249    SXTB	R1, R1
0x1602	0x4807    LDR	R0, [PC, #28]
0x1604	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2274 :: 		}
L_end_TFT_Reset_ILI9341:
0x1606	0xF8DDE000  LDR	LR, [SP, #0]
0x160A	0xB001    ADD	SP, SP, #4
0x160C	0x4770    BX	LR
0x160E	0xBF00    NOP
0x1610	0x00382000  	_TFT_Write_Command_Ptr+0
0x1614	0x00342000  	_TFT_Set_Index_Ptr+0
0x1618	0x00162000  	_TFT_DISP_WIDTH+0
0x161C	0x001C2000  	_TFT_DISP_HEIGHT+0
0x1620	0x02BC4242  	TFT_CS+0
; end of __Lib_TFT_Defs_TFT_Reset_ILI9341
_Delay_5ms:
;__Lib_Delays.c, 45 :: 		void Delay_5ms() {
;__Lib_Delays.c, 46 :: 		Delay_ms(5);
0x0400	0xF6460729  MOVW	R7, #26665
0x0404	0xF2C00700  MOVT	R7, #0
L_Delay_5ms16:
0x0408	0x1E7F    SUBS	R7, R7, #1
0x040A	0xD1FD    BNE	L_Delay_5ms16
0x040C	0xBF00    NOP
0x040E	0xBF00    NOP
0x0410	0xBF00    NOP
0x0412	0xBF00    NOP
;__Lib_Delays.c, 47 :: 		}
L_end_Delay_5ms:
0x0414	0x4770    BX	LR
; end of _Delay_5ms
_TFT_Fill_Screen:
;__Lib_TFT.c, 765 :: 		
0x1844	0xB084    SUB	SP, SP, #16
0x1846	0xF8CDE000  STR	LR, [SP, #0]
0x184A	0xF8AD000C  STRH	R0, [SP, #12]
;__Lib_TFT.c, 767 :: 		
0x184E	0x2200    MOVS	R2, #0
0x1850	0xB252    SXTB	R2, R2
0x1852	0x491A    LDR	R1, [PC, #104]
0x1854	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 768 :: 		
0x1856	0xF7FFF99D  BL	__Lib_TFT_Is_SSD1963_Set+0
0x185A	0xB168    CBZ	R0, L_TFT_Fill_Screen78
;__Lib_TFT.c, 769 :: 		
0x185C	0x4918    LDR	R1, [PC, #96]
0x185E	0x8809    LDRH	R1, [R1, #0]
0x1860	0x1E4C    SUBS	R4, R1, #1
0x1862	0x4918    LDR	R1, [PC, #96]
0x1864	0x8809    LDRH	R1, [R1, #0]
0x1866	0x1E49    SUBS	R1, R1, #1
0x1868	0xB2A3    UXTH	R3, R4
0x186A	0xB28A    UXTH	R2, R1
0x186C	0x2100    MOVS	R1, #0
0x186E	0x2000    MOVS	R0, #0
0x1870	0x4C15    LDR	R4, [PC, #84]
0x1872	0x6824    LDR	R4, [R4, #0]
0x1874	0x47A0    BLX	R4
0x1876	0xE004    B	L_TFT_Fill_Screen79
L_TFT_Fill_Screen78:
;__Lib_TFT.c, 771 :: 		
0x1878	0x2100    MOVS	R1, #0
0x187A	0x2000    MOVS	R0, #0
0x187C	0x4C13    LDR	R4, [PC, #76]
0x187E	0x6824    LDR	R4, [R4, #0]
0x1880	0x47A0    BLX	R4
L_TFT_Fill_Screen79:
;__Lib_TFT.c, 773 :: 		
0x1882	0x4910    LDR	R1, [PC, #64]
0x1884	0x880A    LDRH	R2, [R1, #0]
0x1886	0x490E    LDR	R1, [PC, #56]
0x1888	0x8809    LDRH	R1, [R1, #0]
0x188A	0x4351    MULS	R1, R2, R1
0x188C	0x9102    STR	R1, [SP, #8]
;__Lib_TFT.c, 774 :: 		
0x188E	0x2100    MOVS	R1, #0
0x1890	0x9101    STR	R1, [SP, #4]
L_TFT_Fill_Screen80:
0x1892	0x9A02    LDR	R2, [SP, #8]
0x1894	0x9901    LDR	R1, [SP, #4]
0x1896	0x4291    CMP	R1, R2
0x1898	0xD208    BCS	L_TFT_Fill_Screen81
;__Lib_TFT.c, 775 :: 		
0x189A	0xF8BD000C  LDRH	R0, [SP, #12]
0x189E	0x4C0C    LDR	R4, [PC, #48]
0x18A0	0x6824    LDR	R4, [R4, #0]
0x18A2	0x47A0    BLX	R4
;__Lib_TFT.c, 774 :: 		
0x18A4	0x9901    LDR	R1, [SP, #4]
0x18A6	0x1C49    ADDS	R1, R1, #1
0x18A8	0x9101    STR	R1, [SP, #4]
;__Lib_TFT.c, 775 :: 		
0x18AA	0xE7F2    B	L_TFT_Fill_Screen80
L_TFT_Fill_Screen81:
;__Lib_TFT.c, 776 :: 		
0x18AC	0x2201    MOVS	R2, #1
0x18AE	0xB252    SXTB	R2, R2
0x18B0	0x4902    LDR	R1, [PC, #8]
0x18B2	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 777 :: 		
L_end_TFT_Fill_Screen:
0x18B4	0xF8DDE000  LDR	LR, [SP, #0]
0x18B8	0xB004    ADD	SP, SP, #16
0x18BA	0x4770    BX	LR
0x18BC	0x02BC4242  	TFT_CS+0
0x18C0	0x001C2000  	_TFT_DISP_HEIGHT+0
0x18C4	0x00162000  	_TFT_DISP_WIDTH+0
0x18C8	0x00182000  	_TFT_SSD1963_Set_Address_Ptr+0
0x18CC	0x00202000  	_TFT_Set_Address_Ptr+0
0x18D0	0x00242000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Fill_Screen
_TFT_Set_Address_SSD1963II:
;__Lib_TFT_Defs.c, 2724 :: 		void TFT_Set_Address_SSD1963II(unsigned int x1, unsigned int y1, unsigned int x2, unsigned int y2) {
; y2 start address is: 12 (R3)
; x2 start address is: 8 (R2)
; y1 start address is: 4 (R1)
; x1 start address is: 0 (R0)
0x1094	0xB083    SUB	SP, SP, #12
0x1096	0xF8CDE000  STR	LR, [SP, #0]
0x109A	0xB29E    UXTH	R6, R3
0x109C	0xB293    UXTH	R3, R2
0x109E	0xB28A    UXTH	R2, R1
0x10A0	0xB281    UXTH	R1, R0
; y2 end address is: 12 (R3)
; x2 end address is: 8 (R2)
; y1 end address is: 4 (R1)
; x1 end address is: 0 (R0)
; x1 start address is: 4 (R1)
; y1 start address is: 8 (R2)
; x2 start address is: 12 (R3)
; y2 start address is: 24 (R6)
;__Lib_TFT_Defs.c, 2729 :: 		if ((TFT_DISP_WIDTH > 480) || (TFT_DISP_HEIGHT > 480)) {
0x10A2	0x4C49    LDR	R4, [PC, #292]
0x10A4	0x8824    LDRH	R4, [R4, #0]
0x10A6	0xF5B47FF0  CMP	R4, #480
0x10AA	0xD805    BHI	L__TFT_Set_Address_SSD1963II224
0x10AC	0x4C47    LDR	R4, [PC, #284]
0x10AE	0x8824    LDRH	R4, [R4, #0]
0x10B0	0xF5B47FF0  CMP	R4, #480
0x10B4	0xD800    BHI	L__TFT_Set_Address_SSD1963II223
0x10B6	0xE004    B	L_TFT_Set_Address_SSD1963II163
L__TFT_Set_Address_SSD1963II224:
L__TFT_Set_Address_SSD1963II223:
;__Lib_TFT_Defs.c, 2730 :: 		_width = 800;
; _width start address is: 32 (R8)
0x10B8	0xF2403820  MOVW	R8, #800
;__Lib_TFT_Defs.c, 2731 :: 		_height = 480;
; _height start address is: 28 (R7)
0x10BC	0xF24017E0  MOVW	R7, #480
;__Lib_TFT_Defs.c, 2732 :: 		}
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
0x10C0	0xE003    B	L_TFT_Set_Address_SSD1963II164
L_TFT_Set_Address_SSD1963II163:
;__Lib_TFT_Defs.c, 2734 :: 		_width = 480;
; _width start address is: 32 (R8)
0x10C2	0xF24018E0  MOVW	R8, #480
;__Lib_TFT_Defs.c, 2735 :: 		_height = 272;
; _height start address is: 28 (R7)
0x10C6	0xF2401710  MOVW	R7, #272
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2736 :: 		}
L_TFT_Set_Address_SSD1963II164:
;__Lib_TFT_Defs.c, 2737 :: 		if (TFT_Disp_Rotation == 90) {
; _height start address is: 28 (R7)
; _width start address is: 32 (R8)
0x10CA	0x4C41    LDR	R4, [PC, #260]
0x10CC	0x7824    LDRB	R4, [R4, #0]
0x10CE	0x2C5A    CMP	R4, #90
0x10D0	0xD11D    BNE	L_TFT_Set_Address_SSD1963II165
;__Lib_TFT_Defs.c, 2738 :: 		if (Is_TFT_Rotated_180()) {
0x10D2	0xF7FFF9F1  BL	_Is_TFT_Rotated_180+0
0x10D6	0xB168    CBZ	R0, L_TFT_Set_Address_SSD1963II166
; _height end address is: 28 (R7)
;__Lib_TFT_Defs.c, 2739 :: 		s_col = (_width - 1) - y2;
0x10D8	0xF1A80501  SUB	R5, R8, #1
0x10DC	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x10DE	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x10E0	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2740 :: 		e_col = (_width - 1) - y1;
0x10E4	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x10E6	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2741 :: 		s_page = x1;
0x10EA	0xF8AD1008  STRH	R1, [SP, #8]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2742 :: 		e_page = x2;
0x10EE	0xF8AD300A  STRH	R3, [SP, #10]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2743 :: 		} else {
0x10F2	0xE00B    B	L_TFT_Set_Address_SSD1963II167
L_TFT_Set_Address_SSD1963II166:
;__Lib_TFT_Defs.c, 2744 :: 		s_col = y1;
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x10F4	0xF8AD2004  STRH	R2, [SP, #4]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2745 :: 		e_col = y2;
0x10F8	0xF8AD6006  STRH	R6, [SP, #6]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2746 :: 		s_page = (_height - 1) - x2;
0x10FC	0x1E7D    SUBS	R5, R7, #1
0x10FE	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x1100	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x1102	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2747 :: 		e_page = (_height - 1) - x1;
0x1106	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x1108	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2748 :: 		}
L_TFT_Set_Address_SSD1963II167:
;__Lib_TFT_Defs.c, 2749 :: 		} else {
0x110C	0xE01C    B	L_TFT_Set_Address_SSD1963II168
L_TFT_Set_Address_SSD1963II165:
;__Lib_TFT_Defs.c, 2750 :: 		if (Is_TFT_Rotated_180()) {
; _width start address is: 32 (R8)
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x110E	0xF7FFF9D3  BL	_Is_TFT_Rotated_180+0
0x1112	0xB188    CBZ	R0, L_TFT_Set_Address_SSD1963II169
;__Lib_TFT_Defs.c, 2751 :: 		s_col = (_width - 1) - x2;
0x1114	0xF1A80501  SUB	R5, R8, #1
0x1118	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x111A	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x111C	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2752 :: 		e_col = (_width - 1) - x1;
0x1120	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x1122	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2753 :: 		s_page = (_height - 1) - y2;
0x1126	0x1E7D    SUBS	R5, R7, #1
0x1128	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x112A	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x112C	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2754 :: 		e_page = (_height - 1) - y1;
0x1130	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x1132	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2755 :: 		} else {
0x1136	0xE007    B	L_TFT_Set_Address_SSD1963II170
L_TFT_Set_Address_SSD1963II169:
;__Lib_TFT_Defs.c, 2756 :: 		s_col = x1;
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x1138	0xF8AD1004  STRH	R1, [SP, #4]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2757 :: 		e_col = x2;
0x113C	0xF8AD3006  STRH	R3, [SP, #6]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2758 :: 		s_page = y1;
0x1140	0xF8AD2008  STRH	R2, [SP, #8]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2759 :: 		e_page = y2;
0x1144	0xF8AD600A  STRH	R6, [SP, #10]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2760 :: 		}
L_TFT_Set_Address_SSD1963II170:
;__Lib_TFT_Defs.c, 2761 :: 		}
L_TFT_Set_Address_SSD1963II168:
;__Lib_TFT_Defs.c, 2762 :: 		TFT_Set_Index_Ptr(0x2a);             // SET column address
0x1148	0x202A    MOVS	R0, #42
0x114A	0x4C22    LDR	R4, [PC, #136]
0x114C	0x6824    LDR	R4, [R4, #0]
0x114E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2763 :: 		TFT_Write_Command_Ptr((char)(s_col >> 8));
0x1150	0xF8BD4004  LDRH	R4, [SP, #4]
0x1154	0x0A24    LSRS	R4, R4, #8
0x1156	0xB2E0    UXTB	R0, R4
0x1158	0x4C1F    LDR	R4, [PC, #124]
0x115A	0x6824    LDR	R4, [R4, #0]
0x115C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2764 :: 		TFT_Write_Command_Ptr(s_col);
0x115E	0xF8BD0004  LDRH	R0, [SP, #4]
0x1162	0x4C1D    LDR	R4, [PC, #116]
0x1164	0x6824    LDR	R4, [R4, #0]
0x1166	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2765 :: 		TFT_Write_Command_Ptr((char)(e_col >> 8));
0x1168	0xF8BD4006  LDRH	R4, [SP, #6]
0x116C	0x0A24    LSRS	R4, R4, #8
0x116E	0xB2E0    UXTB	R0, R4
0x1170	0x4C19    LDR	R4, [PC, #100]
0x1172	0x6824    LDR	R4, [R4, #0]
0x1174	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2766 :: 		TFT_Write_Command_Ptr(e_col);
0x1176	0xF8BD0006  LDRH	R0, [SP, #6]
0x117A	0x4C17    LDR	R4, [PC, #92]
0x117C	0x6824    LDR	R4, [R4, #0]
0x117E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2768 :: 		TFT_Set_Index_Ptr(0x2b);             // SET page address
0x1180	0x202B    MOVS	R0, #43
0x1182	0x4C14    LDR	R4, [PC, #80]
0x1184	0x6824    LDR	R4, [R4, #0]
0x1186	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2769 :: 		TFT_Write_Command_Ptr((char)(s_page >> 8));
0x1188	0xF8BD4008  LDRH	R4, [SP, #8]
0x118C	0x0A24    LSRS	R4, R4, #8
0x118E	0xB2E0    UXTB	R0, R4
0x1190	0x4C11    LDR	R4, [PC, #68]
0x1192	0x6824    LDR	R4, [R4, #0]
0x1194	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2770 :: 		TFT_Write_Command_Ptr(s_page);
0x1196	0xF8BD0008  LDRH	R0, [SP, #8]
0x119A	0x4C0F    LDR	R4, [PC, #60]
0x119C	0x6824    LDR	R4, [R4, #0]
0x119E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2771 :: 		TFT_Write_Command_Ptr((char)(e_page >> 8));
0x11A0	0xF8BD400A  LDRH	R4, [SP, #10]
0x11A4	0x0A24    LSRS	R4, R4, #8
0x11A6	0xB2E0    UXTB	R0, R4
0x11A8	0x4C0B    LDR	R4, [PC, #44]
0x11AA	0x6824    LDR	R4, [R4, #0]
0x11AC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2772 :: 		TFT_Write_Command_Ptr(e_page);
0x11AE	0xF8BD000A  LDRH	R0, [SP, #10]
0x11B2	0x4C09    LDR	R4, [PC, #36]
0x11B4	0x6824    LDR	R4, [R4, #0]
0x11B6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2773 :: 		TFT_Set_Index_Ptr(0x2C);
0x11B8	0x202C    MOVS	R0, #44
0x11BA	0x4C06    LDR	R4, [PC, #24]
0x11BC	0x6824    LDR	R4, [R4, #0]
0x11BE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2774 :: 		}
L_end_TFT_Set_Address_SSD1963II:
0x11C0	0xF8DDE000  LDR	LR, [SP, #0]
0x11C4	0xB003    ADD	SP, SP, #12
0x11C6	0x4770    BX	LR
0x11C8	0x00162000  	_TFT_DISP_WIDTH+0
0x11CC	0x001C2000  	_TFT_DISP_HEIGHT+0
0x11D0	0x00052000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x11D4	0x00342000  	_TFT_Set_Index_Ptr+0
0x11D8	0x00382000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SSD1963II
_TFT_Set_Address:
;__Lib_TFT_Defs.c, 307 :: 		void TFT_Set_Address(unsigned int x, unsigned int y) {
0x11DC	0xB083    SUB	SP, SP, #12
0x11DE	0xF8CDE000  STR	LR, [SP, #0]
0x11E2	0xF8AD0004  STRH	R0, [SP, #4]
0x11E6	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 308 :: 		TFT_Set_Index_Ptr(0x02);
0x11EA	0x2002    MOVS	R0, #2
0x11EC	0x4C17    LDR	R4, [PC, #92]
0x11EE	0x6824    LDR	R4, [R4, #0]
0x11F0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 309 :: 		TFT_Write_Command_Ptr(x>>8);
0x11F2	0xF8BD2004  LDRH	R2, [SP, #4]
0x11F6	0x0A14    LSRS	R4, R2, #8
0x11F8	0xB2E0    UXTB	R0, R4
0x11FA	0x4C15    LDR	R4, [PC, #84]
0x11FC	0x6824    LDR	R4, [R4, #0]
0x11FE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 310 :: 		TFT_Set_Index_Ptr(0x03);
0x1200	0x2003    MOVS	R0, #3
0x1202	0x4C12    LDR	R4, [PC, #72]
0x1204	0x6824    LDR	R4, [R4, #0]
0x1206	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 311 :: 		TFT_Write_Command_Ptr(x);
0x1208	0xF8BD0004  LDRH	R0, [SP, #4]
0x120C	0x4C10    LDR	R4, [PC, #64]
0x120E	0x6824    LDR	R4, [R4, #0]
0x1210	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 312 :: 		TFT_Set_Index_Ptr(0x06);
0x1212	0x2006    MOVS	R0, #6
0x1214	0x4C0D    LDR	R4, [PC, #52]
0x1216	0x6824    LDR	R4, [R4, #0]
0x1218	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 313 :: 		TFT_Write_Command_Ptr(y>>8);
0x121A	0xF8BD2008  LDRH	R2, [SP, #8]
0x121E	0x0A14    LSRS	R4, R2, #8
0x1220	0xB2E0    UXTB	R0, R4
0x1222	0x4C0B    LDR	R4, [PC, #44]
0x1224	0x6824    LDR	R4, [R4, #0]
0x1226	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 314 :: 		TFT_Set_Index_Ptr(0x07);
0x1228	0x2007    MOVS	R0, #7
0x122A	0x4C08    LDR	R4, [PC, #32]
0x122C	0x6824    LDR	R4, [R4, #0]
0x122E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 315 :: 		TFT_Write_Command_Ptr(y);
0x1230	0xF8BD0008  LDRH	R0, [SP, #8]
0x1234	0x4C06    LDR	R4, [PC, #24]
0x1236	0x6824    LDR	R4, [R4, #0]
0x1238	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 316 :: 		TFT_Set_Index_Ptr(0x22);
0x123A	0x2022    MOVS	R0, #34
0x123C	0x4C03    LDR	R4, [PC, #12]
0x123E	0x6824    LDR	R4, [R4, #0]
0x1240	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 317 :: 		}
L_end_TFT_Set_Address:
0x1242	0xF8DDE000  LDR	LR, [SP, #0]
0x1246	0xB003    ADD	SP, SP, #12
0x1248	0x4770    BX	LR
0x124A	0xBF00    NOP
0x124C	0x00342000  	_TFT_Set_Index_Ptr+0
0x1250	0x00382000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address
_TFT_Set_Address_SST7715R:
;__Lib_TFT_Defs.c, 416 :: 		void TFT_Set_Address_SST7715R(unsigned int x, unsigned int y) {
0x0BC0	0xB083    SUB	SP, SP, #12
0x0BC2	0xF8CDE000  STR	LR, [SP, #0]
0x0BC6	0xF8AD0004  STRH	R0, [SP, #4]
0x0BCA	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 417 :: 		TFT_Set_Index_Ptr(0x2A);
0x0BCE	0x202A    MOVS	R0, #42
0x0BD0	0x4C13    LDR	R4, [PC, #76]
0x0BD2	0x6824    LDR	R4, [R4, #0]
0x0BD4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 418 :: 		TFT_Write_Command_Ptr(x>>8);
0x0BD6	0xF8BD2004  LDRH	R2, [SP, #4]
0x0BDA	0x0A14    LSRS	R4, R2, #8
0x0BDC	0xB2E0    UXTB	R0, R4
0x0BDE	0x4C11    LDR	R4, [PC, #68]
0x0BE0	0x6824    LDR	R4, [R4, #0]
0x0BE2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 419 :: 		TFT_Write_Command_Ptr(x);
0x0BE4	0xF8BD0004  LDRH	R0, [SP, #4]
0x0BE8	0x4C0E    LDR	R4, [PC, #56]
0x0BEA	0x6824    LDR	R4, [R4, #0]
0x0BEC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 420 :: 		TFT_Set_Index_Ptr(0x2B);
0x0BEE	0x202B    MOVS	R0, #43
0x0BF0	0x4C0B    LDR	R4, [PC, #44]
0x0BF2	0x6824    LDR	R4, [R4, #0]
0x0BF4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 421 :: 		TFT_Write_Command_Ptr(y>>8);
0x0BF6	0xF8BD2008  LDRH	R2, [SP, #8]
0x0BFA	0x0A14    LSRS	R4, R2, #8
0x0BFC	0xB2E0    UXTB	R0, R4
0x0BFE	0x4C09    LDR	R4, [PC, #36]
0x0C00	0x6824    LDR	R4, [R4, #0]
0x0C02	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 422 :: 		TFT_Write_Command_Ptr(y);
0x0C04	0xF8BD0008  LDRH	R0, [SP, #8]
0x0C08	0x4C06    LDR	R4, [PC, #24]
0x0C0A	0x6824    LDR	R4, [R4, #0]
0x0C0C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 423 :: 		TFT_Set_Index_Ptr(0x2C);
0x0C0E	0x202C    MOVS	R0, #44
0x0C10	0x4C03    LDR	R4, [PC, #12]
0x0C12	0x6824    LDR	R4, [R4, #0]
0x0C14	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 424 :: 		}
L_end_TFT_Set_Address_SST7715R:
0x0C16	0xF8DDE000  LDR	LR, [SP, #0]
0x0C1A	0xB003    ADD	SP, SP, #12
0x0C1C	0x4770    BX	LR
0x0C1E	0xBF00    NOP
0x0C20	0x00342000  	_TFT_Set_Index_Ptr+0
0x0C24	0x00382000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SST7715R
_TFT_Set_Address_HX8352A:
;__Lib_TFT_Defs.c, 641 :: 		void TFT_Set_Address_HX8352A(unsigned int x, unsigned int y) {
0x0904	0xB083    SUB	SP, SP, #12
0x0906	0xF8CDE000  STR	LR, [SP, #0]
0x090A	0xF8AD0004  STRH	R0, [SP, #4]
0x090E	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 642 :: 		if (TFT_Disp_Rotation == 90) {
0x0912	0x4A2E    LDR	R2, [PC, #184]
0x0914	0x7812    LDRB	R2, [R2, #0]
0x0916	0x2A5A    CMP	R2, #90
0x0918	0xD128    BNE	L_TFT_Set_Address_HX8352A26
;__Lib_TFT_Defs.c, 643 :: 		TFT_Set_Index_Ptr(0x02);
0x091A	0x2002    MOVS	R0, #2
0x091C	0x4C2C    LDR	R4, [PC, #176]
0x091E	0x6824    LDR	R4, [R4, #0]
0x0920	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 644 :: 		TFT_Write_Command_Ptr(x>>8);
0x0922	0xF8BD2004  LDRH	R2, [SP, #4]
0x0926	0x0A14    LSRS	R4, R2, #8
0x0928	0xB2E0    UXTB	R0, R4
0x092A	0x4C2A    LDR	R4, [PC, #168]
0x092C	0x6824    LDR	R4, [R4, #0]
0x092E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 645 :: 		TFT_Set_Index_Ptr(0x03);
0x0930	0x2003    MOVS	R0, #3
0x0932	0x4C27    LDR	R4, [PC, #156]
0x0934	0x6824    LDR	R4, [R4, #0]
0x0936	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 646 :: 		TFT_Write_Command_Ptr(x);
0x0938	0xF8BD0004  LDRH	R0, [SP, #4]
0x093C	0x4C25    LDR	R4, [PC, #148]
0x093E	0x6824    LDR	R4, [R4, #0]
0x0940	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 647 :: 		TFT_Set_Index_Ptr(0x06);
0x0942	0x2006    MOVS	R0, #6
0x0944	0x4C22    LDR	R4, [PC, #136]
0x0946	0x6824    LDR	R4, [R4, #0]
0x0948	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 648 :: 		TFT_Write_Command_Ptr(y>>8);
0x094A	0xF8BD2008  LDRH	R2, [SP, #8]
0x094E	0x0A14    LSRS	R4, R2, #8
0x0950	0xB2E0    UXTB	R0, R4
0x0952	0x4C20    LDR	R4, [PC, #128]
0x0954	0x6824    LDR	R4, [R4, #0]
0x0956	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 649 :: 		TFT_Set_Index_Ptr(0x07);
0x0958	0x2007    MOVS	R0, #7
0x095A	0x4C1D    LDR	R4, [PC, #116]
0x095C	0x6824    LDR	R4, [R4, #0]
0x095E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 650 :: 		TFT_Write_Command_Ptr(y);
0x0960	0xF8BD0008  LDRH	R0, [SP, #8]
0x0964	0x4C1B    LDR	R4, [PC, #108]
0x0966	0x6824    LDR	R4, [R4, #0]
0x0968	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 651 :: 		}
0x096A	0xE027    B	L_TFT_Set_Address_HX8352A27
L_TFT_Set_Address_HX8352A26:
;__Lib_TFT_Defs.c, 653 :: 		TFT_Set_Index_Ptr(0x02);
0x096C	0x2002    MOVS	R0, #2
0x096E	0x4C18    LDR	R4, [PC, #96]
0x0970	0x6824    LDR	R4, [R4, #0]
0x0972	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 654 :: 		TFT_Write_Command_Ptr(y>>8);
0x0974	0xF8BD2008  LDRH	R2, [SP, #8]
0x0978	0x0A14    LSRS	R4, R2, #8
0x097A	0xB2E0    UXTB	R0, R4
0x097C	0x4C15    LDR	R4, [PC, #84]
0x097E	0x6824    LDR	R4, [R4, #0]
0x0980	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 655 :: 		TFT_Set_Index_Ptr(0x03);
0x0982	0x2003    MOVS	R0, #3
0x0984	0x4C12    LDR	R4, [PC, #72]
0x0986	0x6824    LDR	R4, [R4, #0]
0x0988	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 656 :: 		TFT_Write_Command_Ptr(y);
0x098A	0xF8BD0008  LDRH	R0, [SP, #8]
0x098E	0x4C11    LDR	R4, [PC, #68]
0x0990	0x6824    LDR	R4, [R4, #0]
0x0992	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 657 :: 		TFT_Set_Index_Ptr(0x06);
0x0994	0x2006    MOVS	R0, #6
0x0996	0x4C0E    LDR	R4, [PC, #56]
0x0998	0x6824    LDR	R4, [R4, #0]
0x099A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 658 :: 		TFT_Write_Command_Ptr(x>>8);
0x099C	0xF8BD2004  LDRH	R2, [SP, #4]
0x09A0	0x0A14    LSRS	R4, R2, #8
0x09A2	0xB2E0    UXTB	R0, R4
0x09A4	0x4C0B    LDR	R4, [PC, #44]
0x09A6	0x6824    LDR	R4, [R4, #0]
0x09A8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 659 :: 		TFT_Set_Index_Ptr(0x07);
0x09AA	0x2007    MOVS	R0, #7
0x09AC	0x4C08    LDR	R4, [PC, #32]
0x09AE	0x6824    LDR	R4, [R4, #0]
0x09B0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 660 :: 		TFT_Write_Command_Ptr(x);
0x09B2	0xF8BD0004  LDRH	R0, [SP, #4]
0x09B6	0x4C07    LDR	R4, [PC, #28]
0x09B8	0x6824    LDR	R4, [R4, #0]
0x09BA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 661 :: 		}
L_TFT_Set_Address_HX8352A27:
;__Lib_TFT_Defs.c, 662 :: 		TFT_Set_Index_Ptr(0x22);
0x09BC	0x2022    MOVS	R0, #34
0x09BE	0x4C04    LDR	R4, [PC, #16]
0x09C0	0x6824    LDR	R4, [R4, #0]
0x09C2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 663 :: 		}
L_end_TFT_Set_Address_HX8352A:
0x09C4	0xF8DDE000  LDR	LR, [SP, #0]
0x09C8	0xB003    ADD	SP, SP, #12
0x09CA	0x4770    BX	LR
0x09CC	0x00052000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x09D0	0x00342000  	_TFT_Set_Index_Ptr+0
0x09D4	0x00382000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_HX8352A
_TFT_Set_Address_R61526:
;__Lib_TFT_Defs.c, 907 :: 		void TFT_Set_Address_R61526(unsigned int x, unsigned int y) {
0x09D8	0xB083    SUB	SP, SP, #12
0x09DA	0xF8CDE000  STR	LR, [SP, #0]
0x09DE	0xF8AD0004  STRH	R0, [SP, #4]
0x09E2	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 908 :: 		TFT_Set_Index_Ptr(0x2A);
0x09E6	0x202A    MOVS	R0, #42
0x09E8	0x4C13    LDR	R4, [PC, #76]
0x09EA	0x6824    LDR	R4, [R4, #0]
0x09EC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 909 :: 		TFT_Write_Command_Ptr(x>>8);
0x09EE	0xF8BD2004  LDRH	R2, [SP, #4]
0x09F2	0x0A14    LSRS	R4, R2, #8
0x09F4	0xB2E0    UXTB	R0, R4
0x09F6	0x4C11    LDR	R4, [PC, #68]
0x09F8	0x6824    LDR	R4, [R4, #0]
0x09FA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 910 :: 		TFT_Write_Command_Ptr(x);
0x09FC	0xF8BD0004  LDRH	R0, [SP, #4]
0x0A00	0x4C0E    LDR	R4, [PC, #56]
0x0A02	0x6824    LDR	R4, [R4, #0]
0x0A04	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 911 :: 		TFT_Set_Index_Ptr(0x2B);
0x0A06	0x202B    MOVS	R0, #43
0x0A08	0x4C0B    LDR	R4, [PC, #44]
0x0A0A	0x6824    LDR	R4, [R4, #0]
0x0A0C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 912 :: 		TFT_Write_Command_Ptr(y>>8);
0x0A0E	0xF8BD2008  LDRH	R2, [SP, #8]
0x0A12	0x0A14    LSRS	R4, R2, #8
0x0A14	0xB2E0    UXTB	R0, R4
0x0A16	0x4C09    LDR	R4, [PC, #36]
0x0A18	0x6824    LDR	R4, [R4, #0]
0x0A1A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 913 :: 		TFT_Write_Command_Ptr(y);
0x0A1C	0xF8BD0008  LDRH	R0, [SP, #8]
0x0A20	0x4C06    LDR	R4, [PC, #24]
0x0A22	0x6824    LDR	R4, [R4, #0]
0x0A24	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 914 :: 		TFT_Set_Index_Ptr(0x2C);
0x0A26	0x202C    MOVS	R0, #44
0x0A28	0x4C03    LDR	R4, [PC, #12]
0x0A2A	0x6824    LDR	R4, [R4, #0]
0x0A2C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 915 :: 		}
L_end_TFT_Set_Address_R61526:
0x0A2E	0xF8DDE000  LDR	LR, [SP, #0]
0x0A32	0xB003    ADD	SP, SP, #12
0x0A34	0x4770    BX	LR
0x0A36	0xBF00    NOP
0x0A38	0x00342000  	_TFT_Set_Index_Ptr+0
0x0A3C	0x00382000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_R61526
_TFT_Set_Address_ILI9481:
;__Lib_TFT_Defs.c, 1407 :: 		void TFT_Set_Address_ILI9481(unsigned int x, unsigned int y) {
0x0A40	0xB083    SUB	SP, SP, #12
0x0A42	0xF8CDE000  STR	LR, [SP, #0]
0x0A46	0xF8AD0004  STRH	R0, [SP, #4]
0x0A4A	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1408 :: 		TFT_Set_Index_Ptr(0x2A);
0x0A4E	0x202A    MOVS	R0, #42
0x0A50	0x4C13    LDR	R4, [PC, #76]
0x0A52	0x6824    LDR	R4, [R4, #0]
0x0A54	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1409 :: 		TFT_Write_Command_Ptr(x>>8);
0x0A56	0xF8BD2004  LDRH	R2, [SP, #4]
0x0A5A	0x0A14    LSRS	R4, R2, #8
0x0A5C	0xB2E0    UXTB	R0, R4
0x0A5E	0x4C11    LDR	R4, [PC, #68]
0x0A60	0x6824    LDR	R4, [R4, #0]
0x0A62	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1410 :: 		TFT_Write_Command_Ptr(x);
0x0A64	0xF8BD0004  LDRH	R0, [SP, #4]
0x0A68	0x4C0E    LDR	R4, [PC, #56]
0x0A6A	0x6824    LDR	R4, [R4, #0]
0x0A6C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1411 :: 		TFT_Set_Index_Ptr(0x2B);
0x0A6E	0x202B    MOVS	R0, #43
0x0A70	0x4C0B    LDR	R4, [PC, #44]
0x0A72	0x6824    LDR	R4, [R4, #0]
0x0A74	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1412 :: 		TFT_Write_Command_Ptr(y>>8);
0x0A76	0xF8BD2008  LDRH	R2, [SP, #8]
0x0A7A	0x0A14    LSRS	R4, R2, #8
0x0A7C	0xB2E0    UXTB	R0, R4
0x0A7E	0x4C09    LDR	R4, [PC, #36]
0x0A80	0x6824    LDR	R4, [R4, #0]
0x0A82	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1413 :: 		TFT_Write_Command_Ptr(y);
0x0A84	0xF8BD0008  LDRH	R0, [SP, #8]
0x0A88	0x4C06    LDR	R4, [PC, #24]
0x0A8A	0x6824    LDR	R4, [R4, #0]
0x0A8C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1414 :: 		TFT_Set_Index_Ptr(0x2C);
0x0A8E	0x202C    MOVS	R0, #44
0x0A90	0x4C03    LDR	R4, [PC, #12]
0x0A92	0x6824    LDR	R4, [R4, #0]
0x0A94	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1415 :: 		}
L_end_TFT_Set_Address_ILI9481:
0x0A96	0xF8DDE000  LDR	LR, [SP, #0]
0x0A9A	0xB003    ADD	SP, SP, #12
0x0A9C	0x4770    BX	LR
0x0A9E	0xBF00    NOP
0x0AA0	0x00342000  	_TFT_Set_Index_Ptr+0
0x0AA4	0x00382000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9481
_TFT_Set_Address_ILI9342:
;__Lib_TFT_Defs.c, 1664 :: 		void TFT_Set_Address_ILI9342(unsigned int x, unsigned int y) {
0x07D4	0xB083    SUB	SP, SP, #12
0x07D6	0xF8CDE000  STR	LR, [SP, #0]
0x07DA	0xF8AD0004  STRH	R0, [SP, #4]
0x07DE	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1665 :: 		TFT_Set_Index_Ptr(0x2A);
0x07E2	0x202A    MOVS	R0, #42
0x07E4	0x4C13    LDR	R4, [PC, #76]
0x07E6	0x6824    LDR	R4, [R4, #0]
0x07E8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1666 :: 		TFT_Write_Command_Ptr(x>>8);
0x07EA	0xF8BD2004  LDRH	R2, [SP, #4]
0x07EE	0x0A14    LSRS	R4, R2, #8
0x07F0	0xB2E0    UXTB	R0, R4
0x07F2	0x4C11    LDR	R4, [PC, #68]
0x07F4	0x6824    LDR	R4, [R4, #0]
0x07F6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1667 :: 		TFT_Write_Command_Ptr(x);
0x07F8	0xF8BD0004  LDRH	R0, [SP, #4]
0x07FC	0x4C0E    LDR	R4, [PC, #56]
0x07FE	0x6824    LDR	R4, [R4, #0]
0x0800	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1668 :: 		TFT_Set_Index_Ptr(0x2B);
0x0802	0x202B    MOVS	R0, #43
0x0804	0x4C0B    LDR	R4, [PC, #44]
0x0806	0x6824    LDR	R4, [R4, #0]
0x0808	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1669 :: 		TFT_Write_Command_Ptr(y>>8);
0x080A	0xF8BD2008  LDRH	R2, [SP, #8]
0x080E	0x0A14    LSRS	R4, R2, #8
0x0810	0xB2E0    UXTB	R0, R4
0x0812	0x4C09    LDR	R4, [PC, #36]
0x0814	0x6824    LDR	R4, [R4, #0]
0x0816	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1670 :: 		TFT_Write_Command_Ptr(y);
0x0818	0xF8BD0008  LDRH	R0, [SP, #8]
0x081C	0x4C06    LDR	R4, [PC, #24]
0x081E	0x6824    LDR	R4, [R4, #0]
0x0820	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1671 :: 		TFT_Set_Index_Ptr(0x2C);
0x0822	0x202C    MOVS	R0, #44
0x0824	0x4C03    LDR	R4, [PC, #12]
0x0826	0x6824    LDR	R4, [R4, #0]
0x0828	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1672 :: 		}
L_end_TFT_Set_Address_ILI9342:
0x082A	0xF8DDE000  LDR	LR, [SP, #0]
0x082E	0xB003    ADD	SP, SP, #12
0x0830	0x4770    BX	LR
0x0832	0xBF00    NOP
0x0834	0x00342000  	_TFT_Set_Index_Ptr+0
0x0838	0x00382000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9342
_TFT_Set_Address_ILI9340:
;__Lib_TFT_Defs.c, 2462 :: 		void TFT_Set_Address_ILI9340(unsigned int x, unsigned int y) {
0x083C	0xB083    SUB	SP, SP, #12
0x083E	0xF8CDE000  STR	LR, [SP, #0]
0x0842	0xF8AD0004  STRH	R0, [SP, #4]
0x0846	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 2463 :: 		TFT_Set_Index_Ptr(0x2A);
0x084A	0x202A    MOVS	R0, #42
0x084C	0x4C13    LDR	R4, [PC, #76]
0x084E	0x6824    LDR	R4, [R4, #0]
0x0850	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2464 :: 		TFT_Write_Command_Ptr(x>>8);
0x0852	0xF8BD2004  LDRH	R2, [SP, #4]
0x0856	0x0A14    LSRS	R4, R2, #8
0x0858	0xB2E0    UXTB	R0, R4
0x085A	0x4C11    LDR	R4, [PC, #68]
0x085C	0x6824    LDR	R4, [R4, #0]
0x085E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2465 :: 		TFT_Write_Command_Ptr(x);
0x0860	0xF8BD0004  LDRH	R0, [SP, #4]
0x0864	0x4C0E    LDR	R4, [PC, #56]
0x0866	0x6824    LDR	R4, [R4, #0]
0x0868	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2466 :: 		TFT_Set_Index_Ptr(0x2B);
0x086A	0x202B    MOVS	R0, #43
0x086C	0x4C0B    LDR	R4, [PC, #44]
0x086E	0x6824    LDR	R4, [R4, #0]
0x0870	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2467 :: 		TFT_Write_Command_Ptr(y>>8);
0x0872	0xF8BD2008  LDRH	R2, [SP, #8]
0x0876	0x0A14    LSRS	R4, R2, #8
0x0878	0xB2E0    UXTB	R0, R4
0x087A	0x4C09    LDR	R4, [PC, #36]
0x087C	0x6824    LDR	R4, [R4, #0]
0x087E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2468 :: 		TFT_Write_Command_Ptr(y);
0x0880	0xF8BD0008  LDRH	R0, [SP, #8]
0x0884	0x4C06    LDR	R4, [PC, #24]
0x0886	0x6824    LDR	R4, [R4, #0]
0x0888	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2469 :: 		TFT_Set_Index_Ptr(0x2C);
0x088A	0x202C    MOVS	R0, #44
0x088C	0x4C03    LDR	R4, [PC, #12]
0x088E	0x6824    LDR	R4, [R4, #0]
0x0890	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2470 :: 		}
L_end_TFT_Set_Address_ILI9340:
0x0892	0xF8DDE000  LDR	LR, [SP, #0]
0x0896	0xB003    ADD	SP, SP, #12
0x0898	0x4770    BX	LR
0x089A	0xBF00    NOP
0x089C	0x00342000  	_TFT_Set_Index_Ptr+0
0x08A0	0x00382000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9340
_TFT_Write_Data:
;__Lib_TFT_Defs.c, 325 :: 		void TFT_Write_Data(unsigned int _data) {
0x08A4	0xB083    SUB	SP, SP, #12
0x08A6	0xF8CDE000  STR	LR, [SP, #0]
0x08AA	0xF8AD0004  STRH	R0, [SP, #4]
;__Lib_TFT_Defs.c, 326 :: 		TFT_RS = 1;
0x08AE	0x2201    MOVS	R2, #1
0x08B0	0xB252    SXTB	R2, R2
0x08B2	0x4912    LDR	R1, [PC, #72]
0x08B4	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 327 :: 		Write_to_Port(Hi(_data));
0x08B6	0xA901    ADD	R1, SP, #4
0x08B8	0x9102    STR	R1, [SP, #8]
0x08BA	0x1C49    ADDS	R1, R1, #1
0x08BC	0x7809    LDRB	R1, [R1, #0]
0x08BE	0xB2C8    UXTB	R0, R1
0x08C0	0xF7FFFCC4  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 328 :: 		TFT_Write_Strobe();
0x08C4	0x2200    MOVS	R2, #0
0x08C6	0xB252    SXTB	R2, R2
0x08C8	0x490D    LDR	R1, [PC, #52]
0x08CA	0x600A    STR	R2, [R1, #0]
0x08CC	0xBF00    NOP
0x08CE	0x2201    MOVS	R2, #1
0x08D0	0xB252    SXTB	R2, R2
0x08D2	0x490B    LDR	R1, [PC, #44]
0x08D4	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 329 :: 		Write_to_Port(Lo(_data));
0x08D6	0x9902    LDR	R1, [SP, #8]
0x08D8	0x7809    LDRB	R1, [R1, #0]
0x08DA	0xB2C8    UXTB	R0, R1
0x08DC	0xF7FFFCB6  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 330 :: 		TFT_Write_Strobe();
0x08E0	0x2200    MOVS	R2, #0
0x08E2	0xB252    SXTB	R2, R2
0x08E4	0x4906    LDR	R1, [PC, #24]
0x08E6	0x600A    STR	R2, [R1, #0]
0x08E8	0xBF00    NOP
0x08EA	0x2201    MOVS	R2, #1
0x08EC	0xB252    SXTB	R2, R2
0x08EE	0x4904    LDR	R1, [PC, #16]
0x08F0	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 331 :: 		}
L_end_TFT_Write_Data:
0x08F2	0xF8DDE000  LDR	LR, [SP, #0]
0x08F6	0xB003    ADD	SP, SP, #12
0x08F8	0x4770    BX	LR
0x08FA	0xBF00    NOP
0x08FC	0x02B04242  	TFT_RS+0
0x0900	0x02AC4242  	TFT_WR+0
; end of _TFT_Write_Data
_TFT_16bit_Write_Data:
;__Lib_TFT_Defs.c, 339 :: 		void TFT_16bit_Write_Data(unsigned int _data) {
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_TFT_Defs.c, 340 :: 		TFT_RS = 1;
0x0AA8	0x2201    MOVS	R2, #1
0x0AAA	0xB252    SXTB	R2, R2
0x0AAC	0x4906    LDR	R1, [PC, #24]
0x0AAE	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 341 :: 		TFT_DataPort = _data;
0x0AB0	0x4906    LDR	R1, [PC, #24]
0x0AB2	0x8008    STRH	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_TFT_Defs.c, 342 :: 		TFT_Write_Strobe();
0x0AB4	0x2200    MOVS	R2, #0
0x0AB6	0xB252    SXTB	R2, R2
0x0AB8	0x4905    LDR	R1, [PC, #20]
0x0ABA	0x600A    STR	R2, [R1, #0]
0x0ABC	0xBF00    NOP
0x0ABE	0x2201    MOVS	R2, #1
0x0AC0	0xB252    SXTB	R2, R2
0x0AC2	0x4903    LDR	R1, [PC, #12]
0x0AC4	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 343 :: 		}
L_end_TFT_16bit_Write_Data:
0x0AC6	0x4770    BX	LR
0x0AC8	0x02B04242  	TFT_RS+0
0x0ACC	0x10144002  	TFT_DataPort+0
0x0AD0	0x02AC4242  	TFT_WR+0
; end of _TFT_16bit_Write_Data
_TFT_SSD1963_8bit_Write_Data:
;__Lib_TFT_Defs.c, 3265 :: 		void TFT_SSD1963_8bit_Write_Data(unsigned int color) {
; color start address is: 0 (R0)
0x0B34	0xB081    SUB	SP, SP, #4
0x0B36	0xF8CDE000  STR	LR, [SP, #0]
0x0B3A	0xB283    UXTH	R3, R0
; color end address is: 0 (R0)
; color start address is: 12 (R3)
;__Lib_TFT_Defs.c, 3267 :: 		temp = (color>>11);
0x0B3C	0x0AD9    LSRS	R1, R3, #11
; temp start address is: 0 (R0)
0x0B3E	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 3268 :: 		temp = (temp<<3);
0x0B40	0x00C1    LSLS	R1, R0, #3
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x0B42	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 3269 :: 		if ((temp>>7) == 1) {
0x0B44	0x09E1    LSRS	R1, R4, #7
0x0B46	0xB2C9    UXTB	R1, R1
0x0B48	0x2901    CMP	R1, #1
0x0B4A	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data225
;__Lib_TFT_Defs.c, 3270 :: 		temp += 7;
0x0B4C	0x1DE1    ADDS	R1, R4, #7
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x0B4E	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3271 :: 		}
0x0B50	0xE000    B	L_TFT_SSD1963_8bit_Write_Data201
L__TFT_SSD1963_8bit_Write_Data225:
;__Lib_TFT_Defs.c, 3269 :: 		if ((temp>>7) == 1) {
0x0B52	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 3271 :: 		}
L_TFT_SSD1963_8bit_Write_Data201:
;__Lib_TFT_Defs.c, 3272 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x0B54	0xF7FFFC28  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3273 :: 		temp = (color>>5);
0x0B58	0x0959    LSRS	R1, R3, #5
; temp start address is: 0 (R0)
0x0B5A	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 3274 :: 		temp = (temp<<2);
0x0B5C	0x0081    LSLS	R1, R0, #2
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x0B5E	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 3275 :: 		if ((temp>>7) == 1) {
0x0B60	0x09E1    LSRS	R1, R4, #7
0x0B62	0xB2C9    UXTB	R1, R1
0x0B64	0x2901    CMP	R1, #1
0x0B66	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data226
;__Lib_TFT_Defs.c, 3276 :: 		temp += 3;
0x0B68	0x1CE1    ADDS	R1, R4, #3
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x0B6A	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3277 :: 		}
0x0B6C	0xE000    B	L_TFT_SSD1963_8bit_Write_Data202
L__TFT_SSD1963_8bit_Write_Data226:
;__Lib_TFT_Defs.c, 3275 :: 		if ((temp>>7) == 1) {
0x0B6E	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 3277 :: 		}
L_TFT_SSD1963_8bit_Write_Data202:
;__Lib_TFT_Defs.c, 3278 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x0B70	0xF7FFFC1A  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3279 :: 		temp = (color<<3);
0x0B74	0x00D9    LSLS	R1, R3, #3
; color end address is: 12 (R3)
; temp start address is: 12 (R3)
0x0B76	0xB2CB    UXTB	R3, R1
;__Lib_TFT_Defs.c, 3280 :: 		if ((temp>>7) == 1) {
0x0B78	0x09D9    LSRS	R1, R3, #7
0x0B7A	0xB2C9    UXTB	R1, R1
0x0B7C	0x2901    CMP	R1, #1
0x0B7E	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data227
;__Lib_TFT_Defs.c, 3281 :: 		temp += 7;
0x0B80	0x1DD9    ADDS	R1, R3, #7
; temp end address is: 12 (R3)
; temp start address is: 0 (R0)
0x0B82	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3282 :: 		}
0x0B84	0xE000    B	L_TFT_SSD1963_8bit_Write_Data203
L__TFT_SSD1963_8bit_Write_Data227:
;__Lib_TFT_Defs.c, 3280 :: 		if ((temp>>7) == 1) {
0x0B86	0xB2D8    UXTB	R0, R3
;__Lib_TFT_Defs.c, 3282 :: 		}
L_TFT_SSD1963_8bit_Write_Data203:
;__Lib_TFT_Defs.c, 3283 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x0B88	0xF7FFFC0E  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3284 :: 		}
L_end_TFT_SSD1963_8bit_Write_Data:
0x0B8C	0xF8DDE000  LDR	LR, [SP, #0]
0x0B90	0xB001    ADD	SP, SP, #4
0x0B92	0x4770    BX	LR
; end of _TFT_SSD1963_8bit_Write_Data
__Lib_TFT_Is_SSD1963_Set:
;__Lib_TFT.c, 141 :: 		
0x0B94	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 142 :: 		
0x0B96	0x4802    LDR	R0, [PC, #8]
0x0B98	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT.c, 143 :: 		
L_end_Is_SSD1963_Set:
0x0B9A	0xB001    ADD	SP, SP, #4
0x0B9C	0x4770    BX	LR
0x0B9E	0xBF00    NOP
0x0BA0	0x00002000  	__Lib_TFT___SSD1963_controller+0
; end of __Lib_TFT_Is_SSD1963_Set
_TP_TFT_Press_Detect:
;__Lib_TouchPanel_TFT.c, 116 :: 		
0x1760	0xB082    SUB	SP, SP, #8
0x1762	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 121 :: 		
0x1766	0x2100    MOVS	R1, #0
0x1768	0xB249    SXTB	R1, R1
0x176A	0x4819    LDR	R0, [PC, #100]
0x176C	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 122 :: 		
0x176E	0x4819    LDR	R0, [PC, #100]
0x1770	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 124 :: 		
0x1772	0xF7FFF9CB  BL	__Lib_TouchPanel_TFT_Delay_300us+0
;__Lib_TouchPanel_TFT.c, 126 :: 		
0x1776	0x4818    LDR	R0, [PC, #96]
0x1778	0x7804    LDRB	R4, [R0, #0]
0x177A	0xB2A0    UXTH	R0, R4
0x177C	0x4C17    LDR	R4, [PC, #92]
0x177E	0x6824    LDR	R4, [R4, #0]
0x1780	0x47A0    BLX	R4
;__Lib_TouchPanel_TFT.c, 127 :: 		
0x1782	0x4917    LDR	R1, [PC, #92]
0x1784	0xF9B11000  LDRSH	R1, [R1, #0]
0x1788	0xB200    SXTH	R0, R0
0x178A	0x4288    CMP	R0, R1
0x178C	0xF2400000  MOVW	R0, #0
0x1790	0xDD00    BLE	L__TP_TFT_Press_Detect42
0x1792	0x2001    MOVS	R0, #1
L__TP_TFT_Press_Detect42:
; result start address is: 8 (R2)
0x1794	0xB2C2    UXTB	R2, R0
;__Lib_TouchPanel_TFT.c, 129 :: 		
0x1796	0xF7FFF9B9  BL	__Lib_TouchPanel_TFT_Delay_300us+0
;__Lib_TouchPanel_TFT.c, 131 :: 		
0x179A	0x480F    LDR	R0, [PC, #60]
0x179C	0x7804    LDRB	R4, [R0, #0]
0x179E	0xF88D2004  STRB	R2, [SP, #4]
0x17A2	0xB2A0    UXTH	R0, R4
0x17A4	0x4C0D    LDR	R4, [PC, #52]
0x17A6	0x6824    LDR	R4, [R4, #0]
0x17A8	0x47A0    BLX	R4
0x17AA	0xF89D2004  LDRB	R2, [SP, #4]
;__Lib_TouchPanel_TFT.c, 132 :: 		
0x17AE	0x490C    LDR	R1, [PC, #48]
0x17B0	0xF9B11000  LDRSH	R1, [R1, #0]
0x17B4	0xB200    SXTH	R0, R0
0x17B6	0x4288    CMP	R0, R1
0x17B8	0xF2400000  MOVW	R0, #0
0x17BC	0xDD00    BLE	L__TP_TFT_Press_Detect43
0x17BE	0x2001    MOVS	R0, #1
L__TP_TFT_Press_Detect43:
0x17C0	0xEA020000  AND	R0, R2, R0, LSL #0
; result end address is: 8 (R2)
;__Lib_TouchPanel_TFT.c, 133 :: 		
0x17C4	0xB2C0    UXTB	R0, R0
;__Lib_TouchPanel_TFT.c, 134 :: 		
L_end_TP_TFT_Press_Detect:
0x17C6	0xF8DDE000  LDR	LR, [SP, #0]
0x17CA	0xB002    ADD	SP, SP, #8
0x17CC	0x4770    BX	LR
0x17CE	0xBF00    NOP
0x17D0	0x02A04242  	DriveX_Right+0
0x17D4	0x02A44242  	DriveY_Up+0
0x17D8	0x00322000  	__Lib_TouchPanel_TFT_ReadY_ChannelNo+0
0x17DC	0x003C2000  	_ADC_Get_Sample_Ptr+0
0x17E0	0x00402000  	__Lib_TouchPanel_TFT_ADC_THRESHOLD+0
; end of _TP_TFT_Press_Detect
_ADC1_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 180 :: 		
; channel start address is: 0 (R0)
0x0BA4	0xB081    SUB	SP, SP, #4
0x0BA6	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 181 :: 		
0x0BAA	0xB281    UXTH	R1, R0
; channel end address is: 0 (R0)
0x0BAC	0x4803    LDR	R0, [PC, #12]
0x0BAE	0xF7FFFC33  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample+0
;__Lib_ADC_123_32F20x_16ch.c, 188 :: 		
L_end_ADC1_Get_Sample:
0x0BB2	0xF8DDE000  LDR	LR, [SP, #0]
0x0BB6	0xB001    ADD	SP, SP, #4
0x0BB8	0x4770    BX	LR
0x0BBA	0xBF00    NOP
0x0BBC	0x20004001  	ADC1_SR+0
; end of _ADC1_Get_Sample
__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 167 :: 		
; channel start address is: 4 (R1)
; base start address is: 0 (R0)
0x0418	0xB081    SUB	SP, SP, #4
0x041A	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; channel start address is: 4 (R1)
;__Lib_ADC_123_32F20x_16ch.c, 168 :: 		
0x041E	0xF2000434  ADDW	R4, R0, #52
0x0422	0x090A    LSRS	R2, R1, #4
0x0424	0xB292    UXTH	R2, R2
0x0426	0xB293    UXTH	R3, R2
0x0428	0x6822    LDR	R2, [R4, #0]
0x042A	0xF3631204  BFI	R2, R3, #4, #1
0x042E	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 169 :: 		
0x0430	0xF2000434  ADDW	R4, R0, #52
0x0434	0x08CA    LSRS	R2, R1, #3
0x0436	0xB292    UXTH	R2, R2
0x0438	0xB293    UXTH	R3, R2
0x043A	0x6822    LDR	R2, [R4, #0]
0x043C	0xF36302C3  BFI	R2, R3, #3, #1
0x0440	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 170 :: 		
0x0442	0xF2000434  ADDW	R4, R0, #52
0x0446	0x088A    LSRS	R2, R1, #2
0x0448	0xB292    UXTH	R2, R2
0x044A	0xB293    UXTH	R3, R2
0x044C	0x6822    LDR	R2, [R4, #0]
0x044E	0xF3630282  BFI	R2, R3, #2, #1
0x0452	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 171 :: 		
0x0454	0xF2000434  ADDW	R4, R0, #52
0x0458	0x084A    LSRS	R2, R1, #1
0x045A	0xB292    UXTH	R2, R2
0x045C	0xB293    UXTH	R3, R2
0x045E	0x6822    LDR	R2, [R4, #0]
0x0460	0xF3630241  BFI	R2, R3, #1, #1
0x0464	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 172 :: 		
0x0466	0xF2000434  ADDW	R4, R0, #52
0x046A	0xB28B    UXTH	R3, R1
; channel end address is: 4 (R1)
0x046C	0x6822    LDR	R2, [R4, #0]
0x046E	0xF3630200  BFI	R2, R3, #0, #1
0x0472	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 173 :: 		
0x0474	0xF2000408  ADDW	R4, R0, #8
0x0478	0x2301    MOVS	R3, #1
0x047A	0x6822    LDR	R2, [R4, #0]
0x047C	0xF363729E  BFI	R2, R3, #30, #1
0x0480	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 174 :: 		
0x0482	0xF7FFFE81  BL	_Delay_1us+0
; base end address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 175 :: 		
L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample22:
; base start address is: 0 (R0)
0x0486	0x6803    LDR	R3, [R0, #0]
0x0488	0xF3C30240  UBFX	R2, R3, #1, #1
0x048C	0xB902    CBNZ	R2, L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample23
0x048E	0xE7FA    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample22
L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample23:
;__Lib_ADC_123_32F20x_16ch.c, 176 :: 		
0x0490	0xF200024C  ADDW	R2, R0, #76
; base end address is: 0 (R0)
0x0494	0x6812    LDR	R2, [R2, #0]
0x0496	0xB290    UXTH	R0, R2
;__Lib_ADC_123_32F20x_16ch.c, 177 :: 		
L_end_ADCx_Get_Sample:
0x0498	0xF8DDE000  LDR	LR, [SP, #0]
0x049C	0xB001    ADD	SP, SP, #4
0x049E	0x4770    BX	LR
; end of __Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample
_ADC2_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 262 :: 		
; channel start address is: 0 (R0)
0x0AD4	0xB081    SUB	SP, SP, #4
0x0AD6	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 263 :: 		
0x0ADA	0xB281    UXTH	R1, R0
; channel end address is: 0 (R0)
0x0ADC	0x4803    LDR	R0, [PC, #12]
0x0ADE	0xF7FFFC9B  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample+0
;__Lib_ADC_123_32F20x_16ch.c, 270 :: 		
L_end_ADC2_Get_Sample:
0x0AE2	0xF8DDE000  LDR	LR, [SP, #0]
0x0AE6	0xB001    ADD	SP, SP, #4
0x0AE8	0x4770    BX	LR
0x0AEA	0xBF00    NOP
0x0AEC	0x21004001  	ADC2_SR+0
; end of _ADC2_Get_Sample
_ADC3_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 345 :: 		
; channel start address is: 0 (R0)
0x0AF0	0xB081    SUB	SP, SP, #4
0x0AF2	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 346 :: 		
0x0AF6	0xB281    UXTH	R1, R0
; channel end address is: 0 (R0)
0x0AF8	0x4803    LDR	R0, [PC, #12]
0x0AFA	0xF7FFFC8D  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample+0
;__Lib_ADC_123_32F20x_16ch.c, 353 :: 		
L_end_ADC3_Get_Sample:
0x0AFE	0xF8DDE000  LDR	LR, [SP, #0]
0x0B02	0xB001    ADD	SP, SP, #4
0x0B04	0x4770    BX	LR
0x0B06	0xBF00    NOP
0x0B08	0x22004001  	ADC3_SR+0
; end of _ADC3_Get_Sample
__Lib_TouchPanel_TFT_Delay_300us:
;__Lib_TouchPanel_TFT.c, 22 :: 		
0x0B0C	0xB081    SUB	SP, SP, #4
0x0B0E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 23 :: 		
0x0B12	0xF7FFFCC5  BL	_Delay_50us+0
0x0B16	0xF7FFFCC3  BL	_Delay_50us+0
;__Lib_TouchPanel_TFT.c, 24 :: 		
0x0B1A	0xF7FFFCC1  BL	_Delay_50us+0
0x0B1E	0xF7FFFCBF  BL	_Delay_50us+0
;__Lib_TouchPanel_TFT.c, 25 :: 		
0x0B22	0xF7FFFCBD  BL	_Delay_50us+0
0x0B26	0xF7FFFCBB  BL	_Delay_50us+0
;__Lib_TouchPanel_TFT.c, 26 :: 		
L_end_Delay_300us:
0x0B2A	0xF8DDE000  LDR	LR, [SP, #0]
0x0B2E	0xB001    ADD	SP, SP, #4
0x0B30	0x4770    BX	LR
; end of __Lib_TouchPanel_TFT_Delay_300us
_Delay_50us:
;__Lib_Delays.c, 25 :: 		void Delay_50us() {
;__Lib_Delays.c, 26 :: 		Delay_us(50);
0x04A0	0xF2401709  MOVW	R7, #265
0x04A4	0xF2C00700  MOVT	R7, #0
L_Delay_50us6:
0x04A8	0x1E7F    SUBS	R7, R7, #1
0x04AA	0xD1FD    BNE	L_Delay_50us6
0x04AC	0xBF00    NOP
0x04AE	0xBF00    NOP
0x04B0	0xBF00    NOP
0x04B2	0xBF00    NOP
;__Lib_Delays.c, 27 :: 		}
L_end_Delay_50us:
0x04B4	0x4770    BX	LR
; end of _Delay_50us
___CC2DW:
;__Lib_System_4XX.c, 43 :: 		
0x1700	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 45 :: 		
L_loopDW:
;__Lib_System_4XX.c, 46 :: 		
0x1702	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 47 :: 		
0x1706	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 48 :: 		
0x170A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 49 :: 		
0x170E	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 51 :: 		
L_end___CC2DW:
0x1710	0xB001    ADD	SP, SP, #4
0x1712	0x4770    BX	LR
; end of ___CC2DW
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 452 :: 		
0x1968	0xB082    SUB	SP, SP, #8
0x196A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 455 :: 		
; ulRCC_CR start address is: 8 (R2)
0x196E	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 456 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x1970	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 457 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x1972	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 458 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x1974	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 459 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1976	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 461 :: 		
0x1978	0x2803    CMP	R0, #3
0x197A	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC231
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 462 :: 		
0x197E	0x4893    LDR	R0, [PC, #588]
0x1980	0x4281    CMP	R1, R0
0x1982	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 463 :: 		
0x1984	0x4892    LDR	R0, [PC, #584]
0x1986	0x6800    LDR	R0, [R0, #0]
0x1988	0xF0400105  ORR	R1, R0, #5
0x198C	0x4890    LDR	R0, [PC, #576]
0x198E	0x6001    STR	R1, [R0, #0]
0x1990	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC233
L___Lib_System_4XX_InitialSetUpRCCRCC232:
;__Lib_System_4XX.c, 464 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1992	0x4890    LDR	R0, [PC, #576]
0x1994	0x4281    CMP	R1, R0
0x1996	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 465 :: 		
0x1998	0x488D    LDR	R0, [PC, #564]
0x199A	0x6800    LDR	R0, [R0, #0]
0x199C	0xF0400104  ORR	R1, R0, #4
0x19A0	0x488B    LDR	R0, [PC, #556]
0x19A2	0x6001    STR	R1, [R0, #0]
0x19A4	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC235
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 466 :: 		
; Fosc_kHz start address is: 4 (R1)
0x19A6	0x488C    LDR	R0, [PC, #560]
0x19A8	0x4281    CMP	R1, R0
0x19AA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC236
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 467 :: 		
0x19AC	0x4888    LDR	R0, [PC, #544]
0x19AE	0x6800    LDR	R0, [R0, #0]
0x19B0	0xF0400103  ORR	R1, R0, #3
0x19B4	0x4886    LDR	R0, [PC, #536]
0x19B6	0x6001    STR	R1, [R0, #0]
0x19B8	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC237
L___Lib_System_4XX_InitialSetUpRCCRCC236:
;__Lib_System_4XX.c, 468 :: 		
; Fosc_kHz start address is: 4 (R1)
0x19BA	0xF64E2060  MOVW	R0, #60000
0x19BE	0x4281    CMP	R1, R0
0x19C0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC238
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 469 :: 		
0x19C2	0x4883    LDR	R0, [PC, #524]
0x19C4	0x6800    LDR	R0, [R0, #0]
0x19C6	0xF0400102  ORR	R1, R0, #2
0x19CA	0x4881    LDR	R0, [PC, #516]
0x19CC	0x6001    STR	R1, [R0, #0]
0x19CE	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC239
L___Lib_System_4XX_InitialSetUpRCCRCC238:
;__Lib_System_4XX.c, 470 :: 		
; Fosc_kHz start address is: 4 (R1)
0x19D0	0xF2475030  MOVW	R0, #30000
0x19D4	0x4281    CMP	R1, R0
0x19D6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC240
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 471 :: 		
0x19D8	0x487D    LDR	R0, [PC, #500]
0x19DA	0x6800    LDR	R0, [R0, #0]
0x19DC	0xF0400101  ORR	R1, R0, #1
0x19E0	0x487B    LDR	R0, [PC, #492]
0x19E2	0x6001    STR	R1, [R0, #0]
0x19E4	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC241
L___Lib_System_4XX_InitialSetUpRCCRCC240:
;__Lib_System_4XX.c, 473 :: 		
0x19E6	0x487A    LDR	R0, [PC, #488]
0x19E8	0x6801    LDR	R1, [R0, #0]
0x19EA	0xF06F0007  MVN	R0, #7
0x19EE	0x4001    ANDS	R1, R0
0x19F0	0x4877    LDR	R0, [PC, #476]
0x19F2	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC241:
L___Lib_System_4XX_InitialSetUpRCCRCC239:
L___Lib_System_4XX_InitialSetUpRCCRCC237:
L___Lib_System_4XX_InitialSetUpRCCRCC235:
L___Lib_System_4XX_InitialSetUpRCCRCC233:
;__Lib_System_4XX.c, 474 :: 		
0x19F4	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC231:
;__Lib_System_4XX.c, 475 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x19F6	0x2802    CMP	R0, #2
0x19F8	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC243
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 476 :: 		
0x19FC	0x4877    LDR	R0, [PC, #476]
0x19FE	0x4281    CMP	R1, R0
0x1A00	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC244
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 477 :: 		
0x1A02	0x4873    LDR	R0, [PC, #460]
0x1A04	0x6800    LDR	R0, [R0, #0]
0x1A06	0xF0400106  ORR	R1, R0, #6
0x1A0A	0x4871    LDR	R0, [PC, #452]
0x1A0C	0x6001    STR	R1, [R0, #0]
0x1A0E	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC245
L___Lib_System_4XX_InitialSetUpRCCRCC244:
;__Lib_System_4XX.c, 478 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1A10	0x4870    LDR	R0, [PC, #448]
0x1A12	0x4281    CMP	R1, R0
0x1A14	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC246
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 479 :: 		
0x1A16	0x486E    LDR	R0, [PC, #440]
0x1A18	0x6800    LDR	R0, [R0, #0]
0x1A1A	0xF0400105  ORR	R1, R0, #5
0x1A1E	0x486C    LDR	R0, [PC, #432]
0x1A20	0x6001    STR	R1, [R0, #0]
0x1A22	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC247
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 480 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1A24	0x486E    LDR	R0, [PC, #440]
0x1A26	0x4281    CMP	R1, R0
0x1A28	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC248
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 481 :: 		
0x1A2A	0x4869    LDR	R0, [PC, #420]
0x1A2C	0x6800    LDR	R0, [R0, #0]
0x1A2E	0xF0400104  ORR	R1, R0, #4
0x1A32	0x4867    LDR	R0, [PC, #412]
0x1A34	0x6001    STR	R1, [R0, #0]
0x1A36	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC249
L___Lib_System_4XX_InitialSetUpRCCRCC248:
;__Lib_System_4XX.c, 482 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1A38	0x486A    LDR	R0, [PC, #424]
0x1A3A	0x4281    CMP	R1, R0
0x1A3C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC250
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 483 :: 		
0x1A3E	0x4864    LDR	R0, [PC, #400]
0x1A40	0x6800    LDR	R0, [R0, #0]
0x1A42	0xF0400103  ORR	R1, R0, #3
0x1A46	0x4862    LDR	R0, [PC, #392]
0x1A48	0x6001    STR	R1, [R0, #0]
0x1A4A	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC251
L___Lib_System_4XX_InitialSetUpRCCRCC250:
;__Lib_System_4XX.c, 484 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1A4C	0xF64B3080  MOVW	R0, #48000
0x1A50	0x4281    CMP	R1, R0
0x1A52	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC252
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 485 :: 		
0x1A54	0x485E    LDR	R0, [PC, #376]
0x1A56	0x6800    LDR	R0, [R0, #0]
0x1A58	0xF0400102  ORR	R1, R0, #2
0x1A5C	0x485C    LDR	R0, [PC, #368]
0x1A5E	0x6001    STR	R1, [R0, #0]
0x1A60	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC253
L___Lib_System_4XX_InitialSetUpRCCRCC252:
;__Lib_System_4XX.c, 486 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1A62	0xF64550C0  MOVW	R0, #24000
0x1A66	0x4281    CMP	R1, R0
0x1A68	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC254
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 487 :: 		
0x1A6A	0x4859    LDR	R0, [PC, #356]
0x1A6C	0x6800    LDR	R0, [R0, #0]
0x1A6E	0xF0400101  ORR	R1, R0, #1
0x1A72	0x4857    LDR	R0, [PC, #348]
0x1A74	0x6001    STR	R1, [R0, #0]
0x1A76	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC255
L___Lib_System_4XX_InitialSetUpRCCRCC254:
;__Lib_System_4XX.c, 489 :: 		
0x1A78	0x4855    LDR	R0, [PC, #340]
0x1A7A	0x6801    LDR	R1, [R0, #0]
0x1A7C	0xF06F0007  MVN	R0, #7
0x1A80	0x4001    ANDS	R1, R0
0x1A82	0x4853    LDR	R0, [PC, #332]
0x1A84	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC255:
L___Lib_System_4XX_InitialSetUpRCCRCC253:
L___Lib_System_4XX_InitialSetUpRCCRCC251:
L___Lib_System_4XX_InitialSetUpRCCRCC249:
L___Lib_System_4XX_InitialSetUpRCCRCC247:
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 490 :: 		
0x1A86	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x1A88	0x2801    CMP	R0, #1
0x1A8A	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC257
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 492 :: 		
0x1A8E	0x4851    LDR	R0, [PC, #324]
0x1A90	0x4281    CMP	R1, R0
0x1A92	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC258
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 493 :: 		
0x1A94	0x484E    LDR	R0, [PC, #312]
0x1A96	0x6800    LDR	R0, [R0, #0]
0x1A98	0xF0400107  ORR	R1, R0, #7
0x1A9C	0x484C    LDR	R0, [PC, #304]
0x1A9E	0x6001    STR	R1, [R0, #0]
0x1AA0	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC259
L___Lib_System_4XX_InitialSetUpRCCRCC258:
;__Lib_System_4XX.c, 494 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1AA2	0x4851    LDR	R0, [PC, #324]
0x1AA4	0x4281    CMP	R1, R0
0x1AA6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC260
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 495 :: 		
0x1AA8	0x4849    LDR	R0, [PC, #292]
0x1AAA	0x6800    LDR	R0, [R0, #0]
0x1AAC	0xF0400106  ORR	R1, R0, #6
0x1AB0	0x4847    LDR	R0, [PC, #284]
0x1AB2	0x6001    STR	R1, [R0, #0]
0x1AB4	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC261
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 496 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1AB6	0x4848    LDR	R0, [PC, #288]
0x1AB8	0x4281    CMP	R1, R0
0x1ABA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC262
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 497 :: 		
0x1ABC	0x4844    LDR	R0, [PC, #272]
0x1ABE	0x6800    LDR	R0, [R0, #0]
0x1AC0	0xF0400105  ORR	R1, R0, #5
0x1AC4	0x4842    LDR	R0, [PC, #264]
0x1AC6	0x6001    STR	R1, [R0, #0]
0x1AC8	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC263
L___Lib_System_4XX_InitialSetUpRCCRCC262:
;__Lib_System_4XX.c, 498 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1ACA	0x4846    LDR	R0, [PC, #280]
0x1ACC	0x4281    CMP	R1, R0
0x1ACE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC264
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 499 :: 		
0x1AD0	0x483F    LDR	R0, [PC, #252]
0x1AD2	0x6800    LDR	R0, [R0, #0]
0x1AD4	0xF0400104  ORR	R1, R0, #4
0x1AD8	0x483D    LDR	R0, [PC, #244]
0x1ADA	0x6001    STR	R1, [R0, #0]
0x1ADC	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC265
L___Lib_System_4XX_InitialSetUpRCCRCC264:
;__Lib_System_4XX.c, 500 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1ADE	0xF24D20F0  MOVW	R0, #54000
0x1AE2	0x4281    CMP	R1, R0
0x1AE4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC266
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 501 :: 		
0x1AE6	0x483A    LDR	R0, [PC, #232]
0x1AE8	0x6800    LDR	R0, [R0, #0]
0x1AEA	0xF0400103  ORR	R1, R0, #3
0x1AEE	0x4838    LDR	R0, [PC, #224]
0x1AF0	0x6001    STR	R1, [R0, #0]
0x1AF2	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC267
L___Lib_System_4XX_InitialSetUpRCCRCC266:
;__Lib_System_4XX.c, 502 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1AF4	0xF64840A0  MOVW	R0, #36000
0x1AF8	0x4281    CMP	R1, R0
0x1AFA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC268
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 503 :: 		
0x1AFC	0x4834    LDR	R0, [PC, #208]
0x1AFE	0x6800    LDR	R0, [R0, #0]
0x1B00	0xF0400102  ORR	R1, R0, #2
0x1B04	0x4832    LDR	R0, [PC, #200]
0x1B06	0x6001    STR	R1, [R0, #0]
0x1B08	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC269
L___Lib_System_4XX_InitialSetUpRCCRCC268:
;__Lib_System_4XX.c, 504 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1B0A	0xF2446050  MOVW	R0, #18000
0x1B0E	0x4281    CMP	R1, R0
0x1B10	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC270
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 505 :: 		
0x1B12	0x482F    LDR	R0, [PC, #188]
0x1B14	0x6800    LDR	R0, [R0, #0]
0x1B16	0xF0400101  ORR	R1, R0, #1
0x1B1A	0x482D    LDR	R0, [PC, #180]
0x1B1C	0x6001    STR	R1, [R0, #0]
0x1B1E	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC271
L___Lib_System_4XX_InitialSetUpRCCRCC270:
;__Lib_System_4XX.c, 507 :: 		
0x1B20	0x482B    LDR	R0, [PC, #172]
0x1B22	0x6801    LDR	R1, [R0, #0]
0x1B24	0xF06F0007  MVN	R0, #7
0x1B28	0x4001    ANDS	R1, R0
0x1B2A	0x4829    LDR	R0, [PC, #164]
0x1B2C	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC271:
L___Lib_System_4XX_InitialSetUpRCCRCC269:
L___Lib_System_4XX_InitialSetUpRCCRCC267:
L___Lib_System_4XX_InitialSetUpRCCRCC265:
L___Lib_System_4XX_InitialSetUpRCCRCC263:
L___Lib_System_4XX_InitialSetUpRCCRCC261:
L___Lib_System_4XX_InitialSetUpRCCRCC259:
;__Lib_System_4XX.c, 508 :: 		
0x1B2E	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x1B30	0x2800    CMP	R0, #0
0x1B32	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC273
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 510 :: 		
0x1B36	0x482D    LDR	R0, [PC, #180]
0x1B38	0x4281    CMP	R1, R0
0x1B3A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC274
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 511 :: 		
0x1B3C	0x4824    LDR	R0, [PC, #144]
0x1B3E	0x6800    LDR	R0, [R0, #0]
0x1B40	0xF0400107  ORR	R1, R0, #7
0x1B44	0x4822    LDR	R0, [PC, #136]
0x1B46	0x6001    STR	R1, [R0, #0]
0x1B48	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC275
L___Lib_System_4XX_InitialSetUpRCCRCC274:
;__Lib_System_4XX.c, 512 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1B4A	0x4825    LDR	R0, [PC, #148]
0x1B4C	0x4281    CMP	R1, R0
0x1B4E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC276
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 513 :: 		
0x1B50	0x481F    LDR	R0, [PC, #124]
0x1B52	0x6800    LDR	R0, [R0, #0]
0x1B54	0xF0400106  ORR	R1, R0, #6
0x1B58	0x481D    LDR	R0, [PC, #116]
0x1B5A	0x6001    STR	R1, [R0, #0]
0x1B5C	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC277
L___Lib_System_4XX_InitialSetUpRCCRCC276:
;__Lib_System_4XX.c, 514 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1B5E	0x4824    LDR	R0, [PC, #144]
0x1B60	0x4281    CMP	R1, R0
0x1B62	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC278
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 515 :: 		
0x1B64	0x481A    LDR	R0, [PC, #104]
0x1B66	0x6800    LDR	R0, [R0, #0]
0x1B68	0xF0400105  ORR	R1, R0, #5
0x1B6C	0x4818    LDR	R0, [PC, #96]
0x1B6E	0x6001    STR	R1, [R0, #0]
0x1B70	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC279
L___Lib_System_4XX_InitialSetUpRCCRCC278:
;__Lib_System_4XX.c, 516 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1B72	0xF5B14F7A  CMP	R1, #64000
0x1B76	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC280
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 517 :: 		
0x1B78	0x4815    LDR	R0, [PC, #84]
0x1B7A	0x6800    LDR	R0, [R0, #0]
0x1B7C	0xF0400104  ORR	R1, R0, #4
0x1B80	0x4813    LDR	R0, [PC, #76]
0x1B82	0x6001    STR	R1, [R0, #0]
0x1B84	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC281
L___Lib_System_4XX_InitialSetUpRCCRCC280:
;__Lib_System_4XX.c, 518 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1B86	0xF64B3080  MOVW	R0, #48000
0x1B8A	0x4281    CMP	R1, R0
0x1B8C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC282
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 519 :: 		
0x1B8E	0x4810    LDR	R0, [PC, #64]
0x1B90	0x6800    LDR	R0, [R0, #0]
0x1B92	0xF0400103  ORR	R1, R0, #3
0x1B96	0x480E    LDR	R0, [PC, #56]
0x1B98	0x6001    STR	R1, [R0, #0]
0x1B9A	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC283
L___Lib_System_4XX_InitialSetUpRCCRCC282:
;__Lib_System_4XX.c, 520 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1B9C	0xF5B14FFA  CMP	R1, #32000
0x1BA0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC284
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 521 :: 		
0x1BA2	0x480B    LDR	R0, [PC, #44]
0x1BA4	0x6800    LDR	R0, [R0, #0]
0x1BA6	0xF0400102  ORR	R1, R0, #2
0x1BAA	0x4809    LDR	R0, [PC, #36]
0x1BAC	0x6001    STR	R1, [R0, #0]
0x1BAE	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC285
L___Lib_System_4XX_InitialSetUpRCCRCC284:
;__Lib_System_4XX.c, 522 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1BB0	0xF5B15F7A  CMP	R1, #16000
0x1BB4	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC286
0x1BB6	0xE01D    B	#58
0x1BB8	0x00810000  	#129
0x1BBC	0x00100400  	#67108880
0x1BC0	0x00000000  	#0
0x1BC4	0x00030000  	#3
0x1BC8	0x3E800000  	#16000
0x1BCC	0x49F00002  	#150000
0x1BD0	0x3C004002  	FLASH_ACR+0
0x1BD4	0xD4C00001  	#120000
0x1BD8	0x5F900001  	#90000
0x1BDC	0x32800002  	#144000
0x1BE0	0x77000001  	#96000
0x1BE4	0x19400001  	#72000
0x1BE8	0xA5E00001  	#108000
0x1BEC	0xB5800001  	#112000
0x1BF0	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 523 :: 		
0x1BF4	0x482D    LDR	R0, [PC, #180]
0x1BF6	0x6800    LDR	R0, [R0, #0]
0x1BF8	0xF0400101  ORR	R1, R0, #1
0x1BFC	0x482B    LDR	R0, [PC, #172]
0x1BFE	0x6001    STR	R1, [R0, #0]
0x1C00	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC287
L___Lib_System_4XX_InitialSetUpRCCRCC286:
;__Lib_System_4XX.c, 525 :: 		
0x1C02	0x482A    LDR	R0, [PC, #168]
0x1C04	0x6801    LDR	R1, [R0, #0]
0x1C06	0xF06F0007  MVN	R0, #7
0x1C0A	0x4001    ANDS	R1, R0
0x1C0C	0x4827    LDR	R0, [PC, #156]
0x1C0E	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC287:
L___Lib_System_4XX_InitialSetUpRCCRCC285:
L___Lib_System_4XX_InitialSetUpRCCRCC283:
L___Lib_System_4XX_InitialSetUpRCCRCC281:
L___Lib_System_4XX_InitialSetUpRCCRCC279:
L___Lib_System_4XX_InitialSetUpRCCRCC277:
L___Lib_System_4XX_InitialSetUpRCCRCC275:
;__Lib_System_4XX.c, 526 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC273:
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
;__Lib_System_4XX.c, 528 :: 		
0x1C10	0x2101    MOVS	R1, #1
0x1C12	0xB249    SXTB	R1, R1
0x1C14	0x4826    LDR	R0, [PC, #152]
0x1C16	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 529 :: 		
0x1C18	0x4826    LDR	R0, [PC, #152]
0x1C1A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 531 :: 		
0x1C1C	0xF7FFFD7A  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 533 :: 		
0x1C20	0x4825    LDR	R0, [PC, #148]
0x1C22	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 534 :: 		
0x1C24	0x4825    LDR	R0, [PC, #148]
0x1C26	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 535 :: 		
0x1C28	0x4825    LDR	R0, [PC, #148]
0x1C2A	0xEA020100  AND	R1, R2, R0, LSL #0
0x1C2E	0x4825    LDR	R0, [PC, #148]
0x1C30	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 537 :: 		
0x1C32	0xF0020001  AND	R0, R2, #1
0x1C36	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC299
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x1C38	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 538 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC289:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x1C3A	0x4822    LDR	R0, [PC, #136]
0x1C3C	0x6800    LDR	R0, [R0, #0]
0x1C3E	0xF0000002  AND	R0, R0, #2
0x1C42	0x2800    CMP	R0, #0
0x1C44	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC290
;__Lib_System_4XX.c, 539 :: 		
0x1C46	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC289
L___Lib_System_4XX_InitialSetUpRCCRCC290:
;__Lib_System_4XX.c, 540 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x1C48	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 537 :: 		
0x1C4A	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 540 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC288:
;__Lib_System_4XX.c, 542 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x1C4C	0xF4023080  AND	R0, R2, #65536
0x1C50	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2100
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 543 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x1C52	0x481C    LDR	R0, [PC, #112]
0x1C54	0x6800    LDR	R0, [R0, #0]
0x1C56	0xF4003000  AND	R0, R0, #131072
0x1C5A	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC293
;__Lib_System_4XX.c, 544 :: 		
0x1C5C	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
L___Lib_System_4XX_InitialSetUpRCCRCC293:
;__Lib_System_4XX.c, 545 :: 		
0x1C5E	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x1C60	0x460A    MOV	R2, R1
0x1C62	0x9901    LDR	R1, [SP, #4]
0x1C64	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC291
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
;__Lib_System_4XX.c, 542 :: 		
0x1C66	0x9101    STR	R1, [SP, #4]
0x1C68	0x4611    MOV	R1, R2
0x1C6A	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 545 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 547 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x1C6C	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x1C70	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2101
;__Lib_System_4XX.c, 548 :: 		
0x1C72	0x4814    LDR	R0, [PC, #80]
0x1C74	0x6800    LDR	R0, [R0, #0]
0x1C76	0xF0407180  ORR	R1, R0, #16777216
0x1C7A	0x4812    LDR	R0, [PC, #72]
0x1C7C	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x1C7E	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 549 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
; ulRCC_CFGR start address is: 4 (R1)
0x1C80	0x4810    LDR	R0, [PC, #64]
0x1C82	0x6800    LDR	R0, [R0, #0]
0x1C84	0xF0007000  AND	R0, R0, #33554432
0x1C88	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC296
;__Lib_System_4XX.c, 550 :: 		
0x1C8A	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
L___Lib_System_4XX_InitialSetUpRCCRCC296:
;__Lib_System_4XX.c, 551 :: 		
0x1C8C	0x460A    MOV	R2, R1
0x1C8E	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC294
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 547 :: 		
;__Lib_System_4XX.c, 551 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 554 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC297:
; ulRCC_CFGR start address is: 8 (R2)
0x1C90	0x480A    LDR	R0, [PC, #40]
0x1C92	0x6800    LDR	R0, [R0, #0]
0x1C94	0xF000010C  AND	R1, R0, #12
0x1C98	0x0090    LSLS	R0, R2, #2
0x1C9A	0xF000000C  AND	R0, R0, #12
0x1C9E	0x4281    CMP	R1, R0
0x1CA0	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC298
;__Lib_System_4XX.c, 555 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x1CA2	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC297
L___Lib_System_4XX_InitialSetUpRCCRCC298:
;__Lib_System_4XX.c, 557 :: 		
L_end_InitialSetUpRCCRCC2:
0x1CA4	0xF8DDE000  LDR	LR, [SP, #0]
0x1CA8	0xB002    ADD	SP, SP, #8
0x1CAA	0x4770    BX	LR
0x1CAC	0x3C004002  	FLASH_ACR+0
0x1CB0	0x80204247  	FLASH_ACR+0
0x1CB4	0x80244247  	FLASH_ACR+0
0x1CB8	0x38044002  	RCC_PLLCFGR+0
0x1CBC	0x38084002  	RCC_CFGR+0
0x1CC0	0xFFFF000F  	#1048575
0x1CC4	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 431 :: 		
0x1714	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 434 :: 		
0x1716	0x480D    LDR	R0, [PC, #52]
0x1718	0x6800    LDR	R0, [R0, #0]
0x171A	0xF0400101  ORR	R1, R0, #1
0x171E	0x480B    LDR	R0, [PC, #44]
0x1720	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 437 :: 		
0x1722	0x2100    MOVS	R1, #0
0x1724	0x480A    LDR	R0, [PC, #40]
0x1726	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 440 :: 		
0x1728	0x4808    LDR	R0, [PC, #32]
0x172A	0x6801    LDR	R1, [R0, #0]
0x172C	0x4809    LDR	R0, [PC, #36]
0x172E	0x4001    ANDS	R1, R0
0x1730	0x4806    LDR	R0, [PC, #24]
0x1732	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 443 :: 		
0x1734	0x4908    LDR	R1, [PC, #32]
0x1736	0x4809    LDR	R0, [PC, #36]
0x1738	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 446 :: 		
0x173A	0x4804    LDR	R0, [PC, #16]
0x173C	0x6801    LDR	R1, [R0, #0]
0x173E	0xF46F2080  MVN	R0, #262144
0x1742	0x4001    ANDS	R1, R0
0x1744	0x4801    LDR	R0, [PC, #4]
0x1746	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 450 :: 		
L_end_SystemClockSetDefault:
0x1748	0xB001    ADD	SP, SP, #4
0x174A	0x4770    BX	LR
0x174C	0x38004002  	RCC_CR+0
0x1750	0x38084002  	RCC_CFGR+0
0x1754	0xFFFFFEF6  	#-17367041
0x1758	0x30102400  	#603992080
0x175C	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 369 :: 		
0x1908	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 370 :: 		
0x190A	0x4904    LDR	R1, [PC, #16]
0x190C	0x4804    LDR	R0, [PC, #16]
0x190E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 371 :: 		
0x1910	0x4904    LDR	R1, [PC, #16]
0x1912	0x4805    LDR	R0, [PC, #20]
0x1914	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 372 :: 		
L_end_InitialSetUpFosc:
0x1916	0xB001    ADD	SP, SP, #4
0x1918	0x4770    BX	LR
0x191A	0xBF00    NOP
0x191C	0x3E800000  	#16000
0x1920	0x000C2000  	___System_CLOCK_IN_KHZ+0
0x1924	0x00030000  	#3
0x1928	0x00102000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 314 :: 		
0x18D4	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 315 :: 		
L___GenExcept27:
0x18D6	0xE7FE    B	L___GenExcept27
;__Lib_System_4XX.c, 316 :: 		
L_end___GenExcept:
0x18D8	0xB001    ADD	SP, SP, #4
0x18DA	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 347 :: 		
0x18DC	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 350 :: 		
0x18DE	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 351 :: 		
0x18E2	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 353 :: 		
0x18E6	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 355 :: 		
0x18E8	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 357 :: 		
0x18EC	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 359 :: 		
0x18EE	0xBF00    NOP
;__Lib_System_4XX.c, 360 :: 		
0x18F0	0xBF00    NOP
;__Lib_System_4XX.c, 361 :: 		
0x18F2	0xBF00    NOP
;__Lib_System_4XX.c, 362 :: 		
0x18F4	0xBF00    NOP
;__Lib_System_4XX.c, 364 :: 		
0x18F6	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 365 :: 		
0x18FA	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 366 :: 		
0x18FE	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 367 :: 		
L_end___EnableFPU:
0x1902	0xB001    ADD	SP, SP, #4
0x1904	0x4770    BX	LR
; end of ___EnableFPU
0x1CD4	0xB500    PUSH	(R14)
0x1CD6	0xF8DFB014  LDR	R11, [PC, #20]
0x1CDA	0xF8DFA014  LDR	R10, [PC, #20]
0x1CDE	0xF8DFC014  LDR	R12, [PC, #20]
0x1CE2	0xF7FFFD0D  BL	5888
0x1CE6	0xBD00    POP	(R15)
0x1CE8	0x4770    BX	LR
0x1CEA	0xBF00    NOP
0x1CEC	0x00002000  	#536870912
0x1CF0	0x00092000  	#536870921
0x1CF4	0x1CC80000  	#7368
0x1D54	0xB500    PUSH	(R14)
0x1D56	0xF8DFB010  LDR	R11, [PC, #16]
0x1D5A	0xF8DFA010  LDR	R10, [PC, #16]
0x1D5E	0xF7FFFD41  BL	6116
0x1D62	0xBD00    POP	(R15)
0x1D64	0x4770    BX	LR
0x1D66	0xBF00    NOP
0x1D68	0x00002000  	#536870912
0x1D6C	0x00442000  	#536870980
;,0 :: _initBlock_0 [2]
; Containing: ?ICS__Lib_TFT___SSD1963_controller [1]
;             ?ICS__Lib_TFT___no_acceleration [1]
0x1CC8	0x0000 ;_initBlock_0+0 : ?ICS__Lib_TFT___SSD1963_controller at 0x1CC8 : ?ICS__Lib_TFT___no_acceleration at 0x1CC9
; end of _initBlock_0
;__Lib_TFT.c,0 :: ?ICS__Lib_TFT_Ptr_Set [2]
0x1CCA	0x0000 ;?ICS__Lib_TFT_Ptr_Set+0
; end of ?ICS__Lib_TFT_Ptr_Set
;,0 :: _initBlock_2 [2]
; Containing: ?ICS__Lib_TFT___MM_plus [1]
;             ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation [1]
0x1CCC	0x0000 ;_initBlock_2+0 : ?ICS__Lib_TFT___MM_plus at 0x1CCC : ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation at 0x1CCD
; end of _initBlock_2
;__Lib_TFT_Defs.c,0 :: ?ICS__Lib_TFT_Defs___controller [2]
0x1CCE	0x00FF ;?ICS__Lib_TFT_Defs___controller+0
; end of ?ICS__Lib_TFT_Defs___controller
;__Lib_TFT_Defs.c,0 :: ?ICS__Lib_TFT_Defs_TFT_Rotated_180 [1]
0x1CD0	0x00 ;?ICS__Lib_TFT_Defs_TFT_Rotated_180+0
; end of ?ICS__Lib_TFT_Defs_TFT_Rotated_180
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188      [26]    _Delay_1us
0x01A4     [168]    _GPIO_Clk_Enable
0x024C      [24]    __Lib_TFT_Defs_Write_to_Port
0x0264     [196]    __Lib_TFT_Defs_TFT_Set_Pin_Directions
0x0328      [44]    __Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input
0x0354      [84]    _TFT_SSD1963_8bit_Set_Index
0x03A8      [84]    _TFT_SSD1963YT_8bit_Write_Command
0x0400      [22]    _Delay_5ms
0x0418     [136]    __Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample
0x04A0      [22]    _Delay_50us
0x04B8      [12]    _Is_TFT_Rotated_180
0x04C4      [60]    __Lib_TFT_Defs_Read_From_Port
0x0500      [26]    _Delay_10ms
0x0520      [26]    _Delay_100ms
0x053C      [52]    _TFT_Write_Command
0x0570     [560]    _GPIO_Config
0x07A0      [52]    _TFT_Set_Index
0x07D4     [104]    _TFT_Set_Address_ILI9342
0x083C     [104]    _TFT_Set_Address_ILI9340
0x08A4      [96]    _TFT_Write_Data
0x0904     [212]    _TFT_Set_Address_HX8352A
0x09D8     [104]    _TFT_Set_Address_R61526
0x0A40     [104]    _TFT_Set_Address_ILI9481
0x0AA8      [44]    _TFT_16bit_Write_Data
0x0AD4      [28]    _ADC2_Get_Sample
0x0AF0      [28]    _ADC3_Get_Sample
0x0B0C      [38]    __Lib_TouchPanel_TFT_Delay_300us
0x0B34      [96]    _TFT_SSD1963_8bit_Write_Data
0x0B94      [16]    __Lib_TFT_Is_SSD1963_Set
0x0BA4      [28]    _ADC1_Get_Sample
0x0BC0     [104]    _TFT_Set_Address_SST7715R
0x0C28      [64]    _TFT_Set_Brush
0x0C68     [788]    __Lib_TFT_Defs_TFT_Reset_ST7789V
0x0F7C      [24]    _TFT_Set_Pen
0x0F98     [164]    _TFT_ReadId_ST7789V_or_ILI9341
0x103C      [48]    __Lib_TFT_Defs_TFT_Set_DataPort_Direction
0x106C      [24]    _TFT_Move_Cursor
0x1084      [16]    _Is_TFT_Set
0x1094     [328]    _TFT_Set_Address_SSD1963II
0x11DC     [120]    _TFT_Set_Address
0x1254     [976]    __Lib_TFT_Defs_TFT_Reset_ILI9341
0x1624     [220]    _TFT_Init_ILI9341_8bit
0x1700      [20]    ___CC2DW
0x1714      [76]    __Lib_System_4XX_SystemClockSetDefault
0x1760     [132]    _TP_TFT_Press_Detect
0x17E4      [58]    ___FillZeros
0x1820      [36]    _TFT_Set_Default_Mode
0x1844     [144]    _TFT_Fill_Screen
0x18D4       [8]    ___GenExcept
0x18DC      [42]    ___EnableFPU
0x1908      [36]    __Lib_System_4XX_InitialSetUpFosc
0x192C      [60]    _main
0x1968     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [1]    __Lib_TFT___SSD1963_controller
0x20000001       [1]    __Lib_TFT___no_acceleration
0x20000002       [2]    __Lib_TFT_Ptr_Set
0x20000004       [1]    __Lib_TFT___MM_plus
0x20000005       [1]    __Lib_TFT_Defs_TFT_Disp_Rotation
0x20000006       [2]    __Lib_TFT_Defs___controller
0x20000008       [1]    __Lib_TFT_Defs_TFT_Rotated_180
0x20000009       [1]    __Lib_TFT_BrushEnabled
0x2000000A       [2]    __Lib_TFT_x_cord
0x2000000C       [4]    ___System_CLOCK_IN_KHZ
0x20000010       [4]    __VOLTAGE_RANGE
0x20000014       [2]    __Lib_TFT_y_cord
0x20000016       [2]    _TFT_DISP_WIDTH
0x20000018       [4]    _TFT_SSD1963_Set_Address_Ptr
0x2000001C       [2]    _TFT_DISP_HEIGHT
0x2000001E       [2]    __Lib_TFT_BrushColor
0x20000020       [4]    _TFT_Set_Address_Ptr
0x20000024       [4]    _TFT_Write_Data_Ptr
0x20000028       [1]    __Lib_TFT_GradientEnabled
0x20000029       [1]    __Lib_TFT_GradientOrientation
0x2000002A       [2]    __Lib_TFT_GradColorFrom
0x2000002C       [2]    __Lib_TFT_GradColorTo
0x2000002E       [2]    __Lib_TFT_PenColor
0x20000030       [1]    __Lib_TFT_PenWidth
0x20000031       [1]    _ExternalFontSet
0x20000032       [1]    __Lib_TouchPanel_TFT_ReadY_ChannelNo
0x20000034       [4]    _TFT_Set_Index_Ptr
0x20000038       [4]    _TFT_Write_Command_Ptr
0x2000003C       [4]    _ADC_Get_Sample_Ptr
0x20000040       [2]    __Lib_TouchPanel_TFT_ADC_THRESHOLD
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x1CC8       [1]    ?ICS__Lib_TFT___SSD1963_controller
0x1CC9       [1]    ?ICS__Lib_TFT___no_acceleration
0x1CCA       [2]    ?ICS__Lib_TFT_Ptr_Set
0x1CCC       [1]    ?ICS__Lib_TFT___MM_plus
0x1CCD       [1]    ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation
0x1CCE       [2]    ?ICS__Lib_TFT_Defs___controller
0x1CD0       [1]    ?ICS__Lib_TFT_Defs_TFT_Rotated_180
