`begin_keywords "1800-2017"
`line 1 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/fall_through_register.sv" 1
 
 
 
 
 
 
 
 
 

`line 11 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/fall_through_register.sv" 0
 
 
 
 
module fall_through_register #(
    parameter type T = logic   
) (
    input  logic    clk_i,           
    input  logic    rst_ni,          
    input  logic    clr_i,           
    input  logic    testmode_i,      
     
    input  logic    valid_i,
    output logic    ready_o,
    input  T        data_i,
     
    output logic    valid_o,
    input  logic    ready_i,
    output T        data_o
);

`line 32 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/fall_through_register.sv" 0
    logic   fifo_empty,
            fifo_full;

`line 35 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/fall_through_register.sv" 0
    fifo_v3 #(
        .FALL_THROUGH   (1'b1),
        .DEPTH          (1),
        .dtype          (T)
    ) i_fifo (
        .clk_i          (clk_i),
        .rst_ni         (rst_ni),
        .flush_i        (clr_i),
        .testmode_i     (testmode_i),
        .full_o         (fifo_full),
        .empty_o        (fifo_empty),
        .usage_o        (),
        .data_i         (data_i),
        .push_i         (valid_i & ~fifo_full),
        .data_o         (data_o),
        .pop_i          (ready_i & ~fifo_empty)
    );

`line 53 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/fall_through_register.sv" 0
    assign ready_o = ~fifo_full;
    assign valid_o = ~fifo_empty;

`line 56 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/fall_through_register.sv" 0
endmodule

`line 58 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/fall_through_register.sv" 2
