; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_per_fused__native_batch_norm_legit_no_training_mean_relu_14(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, i32 %6, i32 %7) local_unnamed_addr !dbg !7 {
  %9 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #5, !dbg !10
  %10 = shl i32 %9, 3, !dbg !11
  %11 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %12 = shl i32 %11, 1, !dbg !12
  %13 = and i32 %12, 6, !dbg !12
  %14 = or disjoint i32 %10, %13, !dbg !13
  %15 = icmp slt i32 %14, 512, !dbg !14
  %.frozen = freeze i32 %14, !dbg !15
  %16 = sdiv i32 %.frozen, 128, !dbg !15
  %17 = mul i32 %16, 128, !dbg !16
  %.decomposed = sub i32 %.frozen, %17, !dbg !16
  %18 = shl i32 %11, 5, !dbg !17
  %19 = and i32 %18, 1920, !dbg !17
  %20 = add nsw i32 %.decomposed, %19, !dbg !18
  %21 = shl i32 %16, 11, !dbg !19
  %22 = add i32 %20, %21, !dbg !20
  %23 = sext i32 %22 to i64, !dbg !21
  %24 = getelementptr float, ptr addrspace(1) %1, i64 %23, !dbg !21
  %25 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %24, i1 %15, i32 0, i1 %15, i32 0, i1 %15) #5, !dbg !22
  %26 = sext i32 %.decomposed to i64, !dbg !23
  %27 = getelementptr float, ptr addrspace(1) %2, i64 %26, !dbg !23
  %28 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %27, i1 %15) #5, !dbg !24
  %29 = getelementptr float, ptr addrspace(1) %3, i64 %26, !dbg !25
  %30 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %29, i1 %15) #5, !dbg !26
  %31 = extractvalue { i32, i32 } %30, 0, !dbg !26
  %32 = extractvalue { i32, i32 } %30, 1, !dbg !26
  %33 = bitcast i32 %31 to float, !dbg !26
  %34 = bitcast i32 %32 to float, !dbg !26
  %35 = getelementptr float, ptr addrspace(1) %4, i64 %26, !dbg !27
  %36 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %35, i1 %15) #5, !dbg !28
  %37 = getelementptr float, ptr addrspace(1) %5, i64 %26, !dbg !29
  %38 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %37, i1 %15) #5, !dbg !30
  %39 = fadd float %33, 0x3EE4F8B580000000, !dbg !31
  %40 = fadd float %34, 0x3EE4F8B580000000, !dbg !31
  %41 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !32
  %.not.i = icmp eq i32 %41, 0, !dbg !32
  %42 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #5, !dbg !32
  %.not1.i = icmp eq i32 %42, 0, !dbg !32
  br i1 %.not.i, label %48, label %43, !dbg !32

43:                                               ; preds = %8
  br i1 %.not1.i, label %46, label %44, !dbg !32

44:                                               ; preds = %43
  %45 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %39) #5, !dbg !32
  br label %__nv_sqrtf.exit, !dbg !32

46:                                               ; preds = %43
  %47 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %39) #5, !dbg !32
  br label %__nv_sqrtf.exit, !dbg !32

48:                                               ; preds = %8
  br i1 %.not1.i, label %51, label %49, !dbg !32

49:                                               ; preds = %48
  %50 = tail call float @llvm.nvvm.sqrt.rn.f(float %39) #5, !dbg !32
  br label %__nv_sqrtf.exit, !dbg !32

51:                                               ; preds = %48
  %52 = tail call float @llvm.nvvm.sqrt.approx.f(float %39) #5, !dbg !32
  br label %__nv_sqrtf.exit, !dbg !32

__nv_sqrtf.exit:                                  ; preds = %44, %46, %49, %51
  %.0.i = phi float [ %45, %44 ], [ %47, %46 ], [ %50, %49 ], [ %52, %51 ], !dbg !32
  %53 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !32
  %.not.i1 = icmp eq i32 %53, 0, !dbg !32
  %54 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #5, !dbg !32
  %.not1.i4 = icmp eq i32 %54, 0, !dbg !32
  br i1 %.not.i1, label %60, label %55, !dbg !32

55:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %58, label %56, !dbg !32

56:                                               ; preds = %55
  %57 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %40) #5, !dbg !32
  br label %__nv_sqrtf.exit5, !dbg !32

58:                                               ; preds = %55
  %59 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %40) #5, !dbg !32
  br label %__nv_sqrtf.exit5, !dbg !32

60:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %63, label %61, !dbg !32

61:                                               ; preds = %60
  %62 = tail call float @llvm.nvvm.sqrt.rn.f(float %40) #5, !dbg !32
  br label %__nv_sqrtf.exit5, !dbg !32

63:                                               ; preds = %60
  %64 = tail call float @llvm.nvvm.sqrt.approx.f(float %40) #5, !dbg !32
  br label %__nv_sqrtf.exit5, !dbg !32

__nv_sqrtf.exit5:                                 ; preds = %56, %58, %61, %63
  %.0.i3 = phi float [ %57, %56 ], [ %59, %58 ], [ %62, %61 ], [ %64, %63 ], !dbg !32
  %65 = extractvalue { i32, i32 } %25, 1, !dbg !22
  %66 = bitcast i32 %65 to float, !dbg !22
  %67 = extractvalue { i32, i32 } %28, 1, !dbg !24
  %68 = bitcast i32 %67 to float, !dbg !24
  %69 = fsub float %66, %68, !dbg !33
  %70 = extractvalue { i32, i32 } %25, 0, !dbg !22
  %71 = bitcast i32 %70 to float, !dbg !22
  %72 = extractvalue { i32, i32 } %28, 0, !dbg !24
  %73 = bitcast i32 %72 to float, !dbg !24
  %74 = fsub float %71, %73, !dbg !33
  %75 = extractvalue { i32, i32 } %38, 1, !dbg !30
  %76 = bitcast i32 %75 to float, !dbg !30
  %77 = extractvalue { i32, i32 } %38, 0, !dbg !30
  %78 = bitcast i32 %77 to float, !dbg !30
  %79 = extractvalue { i32, i32 } %36, 1, !dbg !28
  %80 = bitcast i32 %79 to float, !dbg !28
  %81 = extractvalue { i32, i32 } %36, 0, !dbg !28
  %82 = bitcast i32 %81 to float, !dbg !28
  %83 = lshr i32 %11, 5, !dbg !34
  %84 = and i32 %11, 7, !dbg !12
  %85 = or disjoint i32 %10, %84, !dbg !13
  %86 = icmp slt i32 %85, 512, !dbg !14
  %87 = and i32 %11, 31, !dbg !12
  %88 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #5, !dbg !35
  %89 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i3) #5, !dbg !35
  %90 = fmul float %74, %88, !dbg !36
  %91 = fmul float %69, %89, !dbg !36
  %92 = fmul float %90, %82, !dbg !37
  %93 = fmul float %91, %80, !dbg !37
  %94 = fadd float %92, %78, !dbg !38
  %95 = fadd float %93, %76, !dbg !38
  %96 = fcmp olt float %94, 0.000000e+00, !dbg !39
  %97 = fcmp olt float %95, 0.000000e+00, !dbg !39
  %98 = select i1 %96, float 0.000000e+00, float %94, !dbg !43
  %99 = select i1 %97, float 0.000000e+00, float %95, !dbg !43
  %100 = select i1 %15, float %98, float 0.000000e+00, !dbg !44
  %101 = select i1 %15, float %99, float 0.000000e+00, !dbg !44
  %102 = bitcast float %100 to i32, !dbg !45
  %103 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %102, i32 16, i32 31), !dbg !45
  %104 = bitcast i32 %103 to float, !dbg !45
  %105 = fadd float %100, %104, !dbg !49
  %106 = bitcast float %105 to i32, !dbg !45
  %107 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %106, i32 8, i32 31), !dbg !45
  %108 = bitcast i32 %107 to float, !dbg !45
  %109 = fadd float %105, %108, !dbg !49
  %110 = bitcast float %109 to i32, !dbg !45
  %111 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %110, i32 4, i32 31), !dbg !45
  %112 = bitcast i32 %111 to float, !dbg !45
  %113 = fadd float %109, %112, !dbg !49
  %114 = bitcast float %101 to i32, !dbg !45
  %115 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %114, i32 16, i32 31), !dbg !45
  %116 = bitcast i32 %115 to float, !dbg !45
  %117 = fadd float %101, %116, !dbg !49
  %118 = bitcast float %117 to i32, !dbg !45
  %119 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %118, i32 8, i32 31), !dbg !45
  %120 = bitcast i32 %119 to float, !dbg !45
  %121 = fadd float %117, %120, !dbg !49
  %122 = bitcast float %121 to i32, !dbg !45
  %123 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %122, i32 4, i32 31), !dbg !45
  %124 = bitcast i32 %123 to float, !dbg !45
  %125 = fadd float %121, %124, !dbg !49
  %126 = icmp samesign ult i32 %87, 4, !dbg !45
  %127 = and i32 %83, 1, !dbg !45
  %128 = shl nuw nsw i32 %13, 1, !dbg !45
  %129 = or disjoint i32 %128, %127, !dbg !45
  %130 = getelementptr float, ptr addrspace(3) @global_smem, i32 %129, !dbg !45
  %131 = bitcast float %113 to <1 x i32>, !dbg !45
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %130, <1 x i32> %131, i1 %126) #5, !dbg !45
  %132 = or disjoint i32 %128, 2, !dbg !45
  %133 = or disjoint i32 %132, %127, !dbg !45
  %134 = getelementptr float, ptr addrspace(3) @global_smem, i32 %133, !dbg !45
  %135 = bitcast float %125 to <1 x i32>, !dbg !45
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %134, <1 x i32> %135, i1 %126) #5, !dbg !45
  tail call void @llvm.nvvm.barrier0(), !dbg !45
  %136 = icmp slt i32 %11, 16, !dbg !45
  %137 = getelementptr float, ptr addrspace(3) @global_smem, i32 %11, !dbg !45
  %138 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %137, i1 %136) #5, !dbg !45
  %139 = bitcast i32 %138 to float, !dbg !45
  %140 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %138, i32 1, i32 31), !dbg !45
  %141 = bitcast i32 %140 to float, !dbg !45
  %142 = fadd float %139, %141, !dbg !49
  %143 = and i32 %11, 1, !dbg !45
  %144 = icmp eq i32 %143, 0, !dbg !45
  %145 = and i1 %136, %144, !dbg !45
  %146 = bitcast float %142 to <1 x i32>, !dbg !45
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %137, <1 x i32> %146, i1 %145) #5, !dbg !45
  tail call void @llvm.nvvm.barrier0(), !dbg !45
  %147 = getelementptr float, ptr addrspace(3) @global_smem, i32 %128, !dbg !45
  %148 = load i32, ptr addrspace(3) %147, align 16, !dbg !45
  %149 = getelementptr float, ptr addrspace(3) @global_smem, i32 %132, !dbg !45
  %150 = load i32, ptr addrspace(3) %149, align 8, !dbg !45
  tail call void @llvm.nvvm.barrier0(), !dbg !51
  %151 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %13, !dbg !51
  tail call void asm sideeffect "@$3 st.shared.v2.b32 [ $0 + 0 ], { $1, $2 };", "r,r,r,b"(ptr addrspace(3) %151, i32 %148, i32 %150, i1 true) #5, !dbg !51
  tail call void @llvm.nvvm.barrier0(), !dbg !51
  %152 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %84, !dbg !51
  %153 = load float, ptr addrspace(3) %152, align 4, !dbg !51
  %154 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %153, float 1.600000e+01) #5, !dbg !51
  tail call void @llvm.nvvm.barrier0(), !dbg !52
  %155 = sext i32 %85 to i64, !dbg !53
  %156 = getelementptr float, ptr addrspace(1) %0, i64 %155, !dbg !53
  %157 = lshr i32 %87, 3, !dbg !54
  %158 = shl nuw nsw i32 %127, 2, !dbg !54
  %159 = or disjoint i32 %158, %157, !dbg !54
  %160 = icmp eq i32 %159, 0, !dbg !54
  %161 = bitcast float %154 to i32, !dbg !54
  %162 = and i1 %160, %86, !dbg !54
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %161, ptr addrspace(1) %156, i1 %162) #5, !dbg !54
  ret void, !dbg !55
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #4

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #4 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #5 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cfsg5tkk2jkbyyzrialu5izt4iwcikw7o7lhn56tdzqdki6p72s3.py", directory: "inductor_cache/fs")
!4 = !{ptr @triton_per_fused__native_batch_norm_legit_no_training_mean_relu_14, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused__native_batch_norm_legit_no_training_mean_relu_14, !"reqntidx", i32 64}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused__native_batch_norm_legit_no_training_mean_relu_14", linkageName: "triton_per_fused__native_batch_norm_legit_no_training_mean_relu_14", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 23, column: 28, scope: !7)
!11 = !DILocation(line: 23, column: 33, scope: !7)
!12 = !DILocation(line: 24, column: 44, scope: !7)
!13 = !DILocation(line: 24, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 21, scope: !7)
!15 = !DILocation(line: 31, column: 19, scope: !7)
!16 = !DILocation(line: 30, column: 19, scope: !7)
!17 = !DILocation(line: 33, column: 39, scope: !7)
!18 = !DILocation(line: 33, column: 35, scope: !7)
!19 = !DILocation(line: 33, column: 49, scope: !7)
!20 = !DILocation(line: 33, column: 44, scope: !7)
!21 = !DILocation(line: 33, column: 30, scope: !7)
!22 = !DILocation(line: 33, column: 54, scope: !7)
!23 = !DILocation(line: 34, column: 30, scope: !7)
!24 = !DILocation(line: 34, column: 35, scope: !7)
!25 = !DILocation(line: 35, column: 30, scope: !7)
!26 = !DILocation(line: 35, column: 35, scope: !7)
!27 = !DILocation(line: 36, column: 31, scope: !7)
!28 = !DILocation(line: 36, column: 36, scope: !7)
!29 = !DILocation(line: 37, column: 31, scope: !7)
!30 = !DILocation(line: 37, column: 36, scope: !7)
!31 = !DILocation(line: 40, column: 18, scope: !7)
!32 = !DILocation(line: 41, column: 26, scope: !7)
!33 = !DILocation(line: 38, column: 18, scope: !7)
!34 = !DILocation(line: 26, column: 34, scope: !7)
!35 = !DILocation(line: 43, column: 18, scope: !7)
!36 = !DILocation(line: 46, column: 19, scope: !7)
!37 = !DILocation(line: 47, column: 20, scope: !7)
!38 = !DILocation(line: 48, column: 20, scope: !7)
!39 = !DILocation(line: 118, column: 15, scope: !40, inlinedAt: !42)
!40 = distinct !DILexicalBlockFile(scope: !7, file: !41, discriminator: 0)
!41 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!42 = !DILocation(line: 50, column: 42, scope: !7)
!43 = !DILocation(line: 121, column: 29, scope: !40, inlinedAt: !42)
!44 = !DILocation(line: 52, column: 35, scope: !7)
!45 = !DILocation(line: 267, column: 36, scope: !46, inlinedAt: !48)
!46 = distinct !DILexicalBlockFile(scope: !7, file: !47, discriminator: 0)
!47 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!48 = !DILocation(line: 53, column: 26, scope: !7)
!49 = !DILocation(line: 256, column: 15, scope: !50, inlinedAt: !48)
!50 = distinct !DILexicalBlockFile(scope: !46, file: !47, discriminator: 0)
!51 = !DILocation(line: 55, column: 20, scope: !7)
!52 = !DILocation(line: 56, column: 4, scope: !7)
!53 = !DILocation(line: 57, column: 28, scope: !7)
!54 = !DILocation(line: 57, column: 40, scope: !7)
!55 = !DILocation(line: 57, column: 4, scope: !7)
