set NETLIST_CACHE(Logic,cells) {{schematic MUX_4_1} {icon nor2 has_schematic} {schematic my_xor} {icon nand2 has_schematic} {icon inverter has_schematic}}
set netlist_props verilog
set netlist_level 1000
set NETLIST_CACHE(Logic,version) MMI_SUE4.4.0
set NETLIST_CACHE(Logic) {{module Logic (Out, S, a, b);} {	input		a;} {	input		b;} {	input	[1:0]	S;} {	output		Out;} { } {	wire		net_6;} {	wire		net_2;} {	wire		net_7;} {	wire		net_3;} {	wire		net_4;} {	wire		net_5;} {	wire		net_1;} { } {	not #0 inv(net_5, net_7);} {	not #0 inv_1(net_1, net_4);} {	my_xor my_xor(.out(net_2), .in1(a), .in2(b));} {	my_xor my_xor_1(.out(net_6), .in1(a), .in2(b));} {	not #0 inv_2(net_3, net_6);} {	assign #0 net_7 = !(a && b);} {	assign net_4 = !(a || b);} {	MUX_4_1 MUX_4_1(.b(net_1), .c(net_2), .d(net_3), .a(net_5), } {		.out(Out), .S(S[1:0]));} {} {endmodule		// Logic} {}}
set NETLIST_CACHE(Logic,names) {{420 460 {0 my_xor}} {720 340 {0 net_1}} {920 320 {1 Out} {2 Out}} {270 250 {1 a}} {720 360 {0 net_2}} {380 520 {0 a}} {390 250 {0 a}} {380 440 {0 a}} {720 380 {0 net_3}} {270 290 {1 b}} {560 380 {0 net_1}} {380 560 {0 b}} {390 290 {0 b}} {480 380 {0 net_4} {1 net_4}} {380 480 {0 b}} {390 400 {0 b}} {510 380 {0 inv_1}} {690 400 {1 S[1:0]}} {550 540 {0 net_3}} {560 270 {0 net_5}} {470 540 {0 net_6} {1 net_6}} {720 400 {0 S[1:0]}} {390 360 {0 a}} {480 270 {0 net_7} {1 net_7}} {470 460 {0 net_2}} {820 400 {0 MUX_4_1}} {500 540 {0 inv_2}} {720 320 {0 net_5}} {420 540 {0 my_xor_1}} {510 270 {0 inv}}}
set NETLIST_CACHE(Logic,wires) {{340 250 340 360 a} {300 290 300 400 b} {350 360 350 440 a} {360 440 360 520 a} {330 400 330 480 b} {350 480 350 560 b} {270 290 300 290 b} {300 290 390 290 b} {300 400 330 400 b} {330 400 390 400 b} {330 480 350 480 b} {350 480 380 480 b} {350 560 380 560 b} {270 250 340 250 a} {340 250 390 250 a} {340 360 350 360 a} {350 360 390 360 a} {360 520 380 520 a} {350 440 360 440 a} {360 440 380 440 a} {560 270 640 270 net_5} {560 380 640 380 net_1} {470 460 650 460 net_2} {550 540 660 540 net_3} {660 380 720 380 net_3} {660 380 660 540 net_3} {650 360 720 360 net_2} {650 360 650 460 net_2} {640 340 720 340 net_1} {640 340 640 380 net_1} {640 320 720 320 net_5} {640 270 640 320 net_5} {690 400 720 400 S[1:0]}}
