

================================================================
== Synthesis Summary Report of 'vector_add'
================================================================
+ General Information: 
    * Date:           Fri May  5 12:42:26 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        vector_add
    * Solution:       solution2 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |    Modules   | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |          |           |     |
    |    & Loops   | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT    | URAM|
    +--------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |+ vector_add  |     -|  4.22|        1|  10.000|         -|        2|     -|        no|     -|   -|  55 (~0%)|  150 (~0%)|    -|
    +--------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 5             | 16     | 1        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+---------------------+------------+
| Interface     | Register | Offset | Width | Access | Description         | Bit Fields |
+---------------+----------+--------+-------+--------+---------------------+------------+
| s_axi_control | y        | 0x10   | 32    | R      | Data signal of y    |            |
| s_axi_control | y_ctrl   | 0x14   | 32    | R      | Control signal of y | 0=y_ap_vld |
+---------------+----------+--------+-------+--------+---------------------+------------+

* AXIS
+-----------+---------------+-------+--------+--------+
| Interface | Register Mode | TDATA | TREADY | TVALID |
+-----------+---------------+-------+--------+--------+
| w         | both          | 8     | 1      | 1      |
| x         | both          | 8     | 1      | 1      |
+-----------+---------------+-------+--------+--------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+------------------------------------------------+
| Argument | Direction | Datatype                                       |
+----------+-----------+------------------------------------------------+
| x        | in        | stream<ap_fixed<8, 8, AP_TRN, AP_WRAP, 0>, 0>& |
| w        | in        | stream<ap_fixed<8, 8, AP_TRN, AP_WRAP, 0>, 0>& |
| y        | out       | ap_fixed<8, 8, AP_TRN, AP_WRAP, 0>&            |
+----------+-----------+------------------------------------------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------------------------------+
| Argument | HW Interface  | HW Type   | HW Info                          |
+----------+---------------+-----------+----------------------------------+
| x        | x             | interface |                                  |
| w        | w             | interface |                                  |
| y        | s_axi_control | register  | name=y offset=0x10 range=32      |
| y        | s_axi_control | register  | name=y_ctrl offset=0x14 range=32 |
+----------+---------------+-----------+----------------------------------+


================================================================
== Bind Op Report
================================================================
+----------------------+-----+--------+-----------+-----+------+---------+
| Name                 | DSP | Pragma | Variable  | Op  | Impl | Latency |
+----------------------+-----+--------+-----------+-----+------+---------+
| + vector_add         | 0   |        |           |     |      |         |
|   mul_8s_8s_8_1_1_U1 | -   |        | mul_ln813 | mul | auto | 0       |
+----------------------+-----+--------+-----------+-----+------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+---------------------------+----------------------------------------------------+
| Type      | Options                   | Location                                           |
+-----------+---------------------------+----------------------------------------------------+
| interface | axis port=x               | vector_add/vector_add.cpp:10 in vector_add, x      |
| interface | axis port=w               | vector_add/vector_add.cpp:11 in vector_add, w      |
| interface | s_axilite register port=y | vector_add/vector_add.cpp:12 in vector_add, y      |
| interface | ap_ctrl_none port=return  | vector_add/vector_add.cpp:13 in vector_add, return |
+-----------+---------------------------+----------------------------------------------------+


