// Seed: 3477281824
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  assign module_1.id_3 = 0;
  input wire id_2;
  output tri1 id_1;
  assign id_4 = id_2;
  assign id_1 = -1'h0;
  assign id_1 = id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5[""-1 : 1],
    id_6,
    id_7
);
  output wire id_7;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_4,
      id_4
  );
  output wire id_6;
  input logic [7:0] id_5;
  inout wire id_4;
  inout reg id_3;
  inout wire id_2;
  output wire id_1;
  always id_3 <= (-1);
endmodule
