# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do controlador_PWM_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/VITOR/UFSC/Linse/inversor_de_frequencia/PWM/files {D:/VITOR/UFSC/Linse/inversor_de_frequencia/PWM/files/portadora.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:21 on Dec 12,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/VITOR/UFSC/Linse/inversor_de_frequencia/PWM/files" D:/VITOR/UFSC/Linse/inversor_de_frequencia/PWM/files/portadora.v 
# -- Compiling module portadora
# 
# Top level modules:
# 	portadora
# End time: 20:40:21 on Dec 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/VITOR/UFSC/Linse/inversor_de_frequencia/PWM/files/gerador_de_referencia {D:/VITOR/UFSC/Linse/inversor_de_frequencia/PWM/files/gerador_de_referencia/senoid.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:22 on Dec 12,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/VITOR/UFSC/Linse/inversor_de_frequencia/PWM/files/gerador_de_referencia" D:/VITOR/UFSC/Linse/inversor_de_frequencia/PWM/files/gerador_de_referencia/senoid.v 
# -- Compiling module senoid
# 
# Top level modules:
# 	senoid
# End time: 20:40:22 on Dec 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/VITOR/UFSC/Linse/inversor_de_frequencia/PWM/files/gerador_de_referencia {D:/VITOR/UFSC/Linse/inversor_de_frequencia/PWM/files/gerador_de_referencia/PLL_27MHz.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:22 on Dec 12,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/VITOR/UFSC/Linse/inversor_de_frequencia/PWM/files/gerador_de_referencia" D:/VITOR/UFSC/Linse/inversor_de_frequencia/PWM/files/gerador_de_referencia/PLL_27MHz.v 
# -- Compiling module PLL_27MHz
# 
# Top level modules:
# 	PLL_27MHz
# End time: 20:40:22 on Dec 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/VITOR/UFSC/Linse/inversor_de_frequencia/PWM/files/gerador_de_referencia {D:/VITOR/UFSC/Linse/inversor_de_frequencia/PWM/files/gerador_de_referencia/gerador.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:22 on Dec 12,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/VITOR/UFSC/Linse/inversor_de_frequencia/PWM/files/gerador_de_referencia" D:/VITOR/UFSC/Linse/inversor_de_frequencia/PWM/files/gerador_de_referencia/gerador.v 
# -- Compiling module gerador
# 
# Top level modules:
# 	gerador
# End time: 20:40:22 on Dec 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/VITOR/UFSC/Linse/inversor_de_frequencia/PWM/files/divisor_de_frequencia {D:/VITOR/UFSC/Linse/inversor_de_frequencia/PWM/files/divisor_de_frequencia/clock_divisor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:22 on Dec 12,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/VITOR/UFSC/Linse/inversor_de_frequencia/PWM/files/divisor_de_frequencia" D:/VITOR/UFSC/Linse/inversor_de_frequencia/PWM/files/divisor_de_frequencia/clock_divisor.v 
# -- Compiling module clock_divisor
# 
# Top level modules:
# 	clock_divisor
# End time: 20:40:22 on Dec 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/VITOR/UFSC/Linse/inversor_de_frequencia/PWM/files/reset {D:/VITOR/UFSC/Linse/inversor_de_frequencia/PWM/files/reset/reset_init_blk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:22 on Dec 12,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/VITOR/UFSC/Linse/inversor_de_frequencia/PWM/files/reset" D:/VITOR/UFSC/Linse/inversor_de_frequencia/PWM/files/reset/reset_init_blk.v 
# -- Compiling module reset_init_blk
# ** Warning: D:/VITOR/UFSC/Linse/inversor_de_frequencia/PWM/files/reset/reset_init_blk.v(11): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	reset_init_blk
# End time: 20:40:22 on Dec 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+D:/VITOR/UFSC/Linse/inversor_de_frequencia/PWM/files {D:/VITOR/UFSC/Linse/inversor_de_frequencia/PWM/files/PWM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:22 on Dec 12,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/VITOR/UFSC/Linse/inversor_de_frequencia/PWM/files" D:/VITOR/UFSC/Linse/inversor_de_frequencia/PWM/files/PWM.v 
# -- Compiling module PWM
# 
# Top level modules:
# 	PWM
# End time: 20:40:22 on Dec 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/VITOR/UFSC/Linse/inversor_de_frequencia/PWM/files/top {D:/VITOR/UFSC/Linse/inversor_de_frequencia/PWM/files/top/controlador_PWM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:23 on Dec 12,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/VITOR/UFSC/Linse/inversor_de_frequencia/PWM/files/top" D:/VITOR/UFSC/Linse/inversor_de_frequencia/PWM/files/top/controlador_PWM.v 
# -- Compiling module controlador_PWM
# 
# Top level modules:
# 	controlador_PWM
# End time: 20:40:23 on Dec 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/VITOR/UFSC/Linse/inversor_de_frequencia/PWM/files/comparador {D:/VITOR/UFSC/Linse/inversor_de_frequencia/PWM/files/comparador/comparador.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:23 on Dec 12,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/VITOR/UFSC/Linse/inversor_de_frequencia/PWM/files/comparador" D:/VITOR/UFSC/Linse/inversor_de_frequencia/PWM/files/comparador/comparador.v 
# -- Compiling module comparador
# 
# Top level modules:
# 	comparador
# End time: 20:40:23 on Dec 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/VITOR/UFSC/Linse/inversor_de_frequencia/PWM/db {D:/VITOR/UFSC/Linse/inversor_de_frequencia/PWM/db/pll_27mhz_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:23 on Dec 12,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/VITOR/UFSC/Linse/inversor_de_frequencia/PWM/db" D:/VITOR/UFSC/Linse/inversor_de_frequencia/PWM/db/pll_27mhz_altpll.v 
# -- Compiling module PLL_27MHz_altpll
# 
# Top level modules:
# 	PLL_27MHz_altpll
# End time: 20:40:23 on Dec 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/VITOR/UFSC/Linse/inversor_de_frequencia/PWM/files/top {D:/VITOR/UFSC/Linse/inversor_de_frequencia/PWM/files/top/controlador_PWM_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:23 on Dec 12,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/VITOR/UFSC/Linse/inversor_de_frequencia/PWM/files/top" D:/VITOR/UFSC/Linse/inversor_de_frequencia/PWM/files/top/controlador_PWM_tb.v 
# -- Compiling module controlador_PWM_tb
# 
# Top level modules:
# 	controlador_PWM_tb
# End time: 20:40:23 on Dec 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  controlador_PWM_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" controlador_PWM_tb 
# Start time: 20:40:23 on Dec 12,2020
# Loading work.controlador_PWM_tb
# Loading work.controlador_PWM
# Loading work.reset_init_blk
# Loading work.gerador
# Loading work.PLL_27MHz
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.clock_divisor
# Loading work.senoid
# Loading altera_mf_ver.altsyncram
# Loading work.portadora
# Loading work.PWM
# Loading work.comparador
# Loading lpm_ver.lpm_compare
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# do D:/VITOR/UFSC/Linse/inversor_de_frequencia/PWM/simulation/modelsim/wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /controlador_PWM_tb/clk
# add wave -noupdate /controlador_PWM_tb/clk_50M
# add wave -noupdate -format Analog-Step -height 74 -max 1023.0 -min -1024.0 -radix decimal /controlador_PWM_tb/portadora_out
# add wave -noupdate -format Analog-Step -height 74 -max 819.99999999999989 -radix decimal /controlador_PWM_tb/referencia_out
# add wave -noupdate /controlador_PWM_tb/driver_1
# add wave -noupdate /controlador_PWM_tb/driver_2
# add wave -noupdate -expand -group senoid_60Hz /controlador_PWM_tb/controlador_PWM/senoid_60hz/clk_50
# add wave -noupdate -expand -group senoid_60Hz /controlador_PWM_tb/controlador_PWM/senoid_60hz/rst
# add wave -noupdate -expand -group senoid_60Hz /controlador_PWM_tb/controlador_PWM/senoid_60hz/referencia
# add wave -noupdate -expand -group senoid_60Hz /controlador_PWM_tb/controlador_PWM/senoid_60hz/clk_27M
# add wave -noupdate -expand -group senoid_60Hz /controlador_PWM_tb/controlador_PWM/senoid_60hz/clk_18k
# add wave -noupdate -expand -group senoid_60Hz /controlador_PWM_tb/controlador_PWM/senoid_60hz/counter
# add wave -noupdate -expand -group PWM /controlador_PWM_tb/controlador_PWM/PWM/clk
# add wave -noupdate -expand -group PWM /controlador_PWM_tb/controlador_PWM/PWM/referencia
# add wave -noupdate -expand -group PWM /controlador_PWM_tb/controlador_PWM/PWM/portadora
# add wave -noupdate -expand -group PWM /controlador_PWM_tb/controlador_PWM/PWM/modulado
# add wave -noupdate -expand -group portadora /controlador_PWM_tb/controlador_PWM/portador_triangular/clk
# add wave -noupdate -expand -group portadora /controlador_PWM_tb/controlador_PWM/portador_triangular/rst
# add wave -noupdate -expand -group portadora /controlador_PWM_tb/controlador_PWM/portador_triangular/portadora
# add wave -noupdate -expand -group portadora /controlador_PWM_tb/controlador_PWM/portador_triangular/counter
# add wave -noupdate -expand -group reset_init /controlador_PWM_tb/controlador_PWM/reset_init_blk/clk
# add wave -noupdate -expand -group reset_init /controlador_PWM_tb/controlador_PWM/reset_init_blk/rst_out
# add wave -noupdate -expand -group reset_init /controlador_PWM_tb/controlador_PWM/reset_init_blk/reset_count
# add wave -noupdate -expand -group reset_init /controlador_PWM_tb/controlador_PWM/reset_init_blk/rst_reg
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {11620370 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 1
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {16777216 ns}
run -all
#                    0 << Starting the Simulation >>
#  Note : Cyclone IV E PLL was reset
# Time: 10000  Instance: controlador_PWM_tb.controlador_PWM.senoid_60hz.PLL27MHz.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 5190000  Instance: controlador_PWM_tb.controlador_PWM.senoid_60hz.PLL27MHz.altpll_component.cycloneiii_pll.pll3
# Break key hit
# Simulation stop requested.
# End time: 20:42:24 on Dec 12,2020, Elapsed time: 0:02:01
# Errors: 0, Warnings: 0
