#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Feb 19 11:16:51 2018
# Process ID: 4504
# Current directory: U:/CS2022/Assignment1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5276 U:\CS2022\Assignment1\Assignment1.xpr
# Log file: U:/CS2022/Assignment1/vivado.log
# Journal file: U:/CS2022/Assignment1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project U:/CS2022/Assignment1/Assignment1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7s100fgga484-1
Top: reg_file
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 957.047 ; gain = 109.965
---------------------------------------------------------------------------------
ERROR: [Synth 8-1031] e is not declared [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:68]
ERROR: [Synth 8-1031] e is not declared [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:69]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:40]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1006.965 ; gain = 159.883
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7s100fgga484-1
Top: reg_file
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1006.965 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2778] type error near m0 ; expected type std_logic_vector [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:55]
ERROR: [Synth 8-2778] type error near m1 ; expected type std_logic_vector [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:56]
ERROR: [Synth 8-2778] type error near m0 ; expected type std_logic_vector [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:57]
ERROR: [Synth 8-2778] type error near m1 ; expected type std_logic_vector [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:57]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1006.965 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7s100fgga484-1
Top: reg_file
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1006.965 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2715] syntax error near muxOut [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:99]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1006.965 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7s100fgga484-1
Top: reg_file
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1006.965 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'reg_file' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:44]
ERROR: [Synth 8-318] illegal unconstrained array declaration 'dc0' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:78]
ERROR: [Synth 8-285] failed synthesizing module 'reg_file' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1010.918 ; gain = 3.953
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7s100fgga484-1
Top: reg_file
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1010.918 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'reg_file' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:44]
INFO: [Synth 8-3491] module 'decoder_3to8' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:34' bound to instance 'dc' of component 'decoder_3to8' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:98]
INFO: [Synth 8-638] synthesizing module 'decoder_3to8' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_2to4.vhd:34' bound to instance 'dc1' of component 'decoder_2to4' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:57]
INFO: [Synth 8-638] synthesizing module 'decoder_2to4' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_2to4.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'decoder_2to4' (1#1) [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_2to4.vhd:44]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_2to4.vhd:34' bound to instance 'dc2' of component 'decoder_2to4' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'decoder_3to8' (2#1) [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:40]
ERROR: [Synth 8-549] port width mismatch for port 'z0': port width = 1, actual width = 16 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:47]
ERROR: [Synth 8-549] port width mismatch for port 'z1': port width = 1, actual width = 16 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:47]
ERROR: [Synth 8-549] port width mismatch for port 'z2': port width = 1, actual width = 16 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:47]
ERROR: [Synth 8-549] port width mismatch for port 'z3': port width = 1, actual width = 16 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:47]
ERROR: [Synth 8-549] port width mismatch for port 'z4': port width = 1, actual width = 16 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:47]
ERROR: [Synth 8-549] port width mismatch for port 'z5': port width = 1, actual width = 16 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:47]
ERROR: [Synth 8-549] port width mismatch for port 'z6': port width = 1, actual width = 16 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:47]
ERROR: [Synth 8-549] port width mismatch for port 'z7': port width = 1, actual width = 16 [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:47]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:34' bound to instance 'muxOut' of component 'mux8_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:99]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:34' bound to instance 'r0' of component 'reg16' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:100]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:34' bound to instance 'r1' of component 'reg16' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:101]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:34' bound to instance 'r2' of component 'reg16' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:102]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:34' bound to instance 'r3' of component 'reg16' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:103]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:34' bound to instance 'r4' of component 'reg16' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:104]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:34' bound to instance 'r5' of component 'reg16' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:105]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:34' bound to instance 'r6' of component 'reg16' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:106]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:34' bound to instance 'r7' of component 'reg16' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:107]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:34' bound to instance 'dataInMux' of component 'mux2_16bit' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:108]
ERROR: [Synth 8-285] failed synthesizing module 'reg_file' [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.441 ; gain = 4.523
---------------------------------------------------------------------------------
RTL Elaboration failed
18 Infos, 0 Warnings, 0 Critical Warnings and 10 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 19 12:06:49 2018...
