Determining the location of the ModelSim executable...

Using: C:\intelFPGA\18.1\modelsim_ase\win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off mini_mips -c mini_mips --vector_source="C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/Waveform4.vwf" --testbench_file="C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/simulation/qsim/Waveform4.vwf.vht"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Copyright (C) 2024  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Mon Dec 30 23:12:55 2024
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off mini_mips -c mini_mips --vector_source=C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/Waveform4.vwf --testbench_file=C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/simulation/qsim/Waveform4.vwf.vht
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

mediate[18]" in vector source file when writing test bench files

gnoring output pin "debug_rs_addr[4]" in vector source file when writing test bench files

Ignoring output pin "output[10]" in vector source file when writing test bench files

(201005): Ignoring output pin "debug_mem_data_out[6]" in vector source file when writing test bench files

ource file when writing test bench files

g test bench files

ing output pin "debug_bus_reg_rs[27]" in vector source file when writing test bench files

ector source file when writing test bench files

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/simulation/qsim/" mini_mips -c mini_mips

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Copyright (C) 2024  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Mon Dec 30 23:12:55 2024
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/simulation/qsim/ mini_mips -c mini_mips
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file mini_mips.vho in folder "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4653 megabytes
    Info: Processing ended: Mon Dec 30 23:12:56 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/simulation/qsim/mini_mips.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/intelFPGA/18.1/modelsim_ase/win32aloem/vsim -c -do mini_mips.do

Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl


# 10.5b


# do mini_mips.do

# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:57 on Dec 30,2024
# vcom -work work mini_mips.vho 

# -- Loading package STANDARD

# -- Loading package TEXTIO

# -- Loading package std_logic_1164

# -- Loading package VITAL_Timing

# -- Loading package VITAL_Primitives

# -- Loading package fiftyfivenm_atom_pack

# -- Loading package fiftyfivenm_components

# -- Compiling entity hard_block

# -- Compiling architecture structure of hard_block

# -- Loading package dffeas_pack

# -- Loading package altera_primitives_components
# -- Compiling entity mini_mips

# -- Compiling architecture structure of mini_mips

# End time: 23:12:57 on Dec 30,2024, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016

# Start time: 23:12:57 on Dec 30,2024
# vcom -work work Waveform4.vwf.vht 

# -- Loading package STANDARD

# -- Loading package TEXTIO

# -- Loading package std_logic_1164

# -- Compiling entity mini_mips_vhd_vec_tst

# -- Compiling architecture mini_mips_arch of mini_mips_vhd_vec_tst

# End time: 23:12:57 on Dec 30,2024, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L fiftyfivenm -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.mini_mips_vhd_vec_tst 
# Start time: 23:12:57 on Dec 30,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mini_mips_vhd_vec_tst(mini_mips_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading fiftyfivenm.fiftyfivenm_atom_pack(body)
# Loading fiftyfivenm.fiftyfivenm_components
# Loading work.mini_mips(structure)
# Loading work.hard_block(structure)
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)
# Loading fiftyfivenm.fiftyfivenm_io_obuf(behavior)
# Loading fiftyfivenm.fiftyfivenm_io_ibuf(behavior)
# Loading fiftyfivenm.fiftyfivenm_clkctrl(vital_clkctrl)
# Loading fiftyfivenm.fiftyfivenm_ena_reg(behave)
# Loading altera.dffeas(vital_dffeas)
# Loading fiftyfivenm.fiftyfivenm_unvm(behavior)
# Loading fiftyfivenm.fiftyfivenm_adcblock(behavior)
# ** Warning: Design size of 142536 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.

# after#35

# End time: 23:12:58 on Dec 30,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/Waveform4.vwf...

Reading C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/simulation/qsim/mini_mips.msim.vcd...

Processing channel transitions... 

Warning: debug_ir[31] - signal not found in VCD.

Warning: debug_ir[30] - signal not found in VCD.

Warning: debug_ir[29] - signal not found in VCD.

Warning: debug_ir[28] - signal not found in VCD.

Warning: debug_ir[27] - signal not found in VCD.

Warning: debug_ir[26] - signal not found in VCD.

Warning: debug_ir[25] - signal not found in VCD.

Warning: debug_ir[24] - signal not found in VCD.

Warning: debug_ir[23] - signal not found in VCD.

Warning: debug_ir[22] - signal not found in VCD.

Warning: debug_ir[21] - signal not found in VCD.

Warning: debug_ir[20] - signal not found in VCD.

Warning: debug_ir[19] - signal not found in VCD.

Warning: debug_ir[18] - signal not found in VCD.

Warning: debug_ir[17] - signal not found in VCD.

Warning: debug_ir[16] - signal not found in VCD.

Warning: debug_ir[15] - signal not found in VCD.

Warning: debug_ir[14] - signal not found in VCD.

Warning: debug_ir[13] - signal not found in VCD.

Warning: debug_ir[12] - signal not found in VCD.

Warning: debug_ir[11] - signal not found in VCD.

Warning: debug_ir[10] - signal not found in VCD.

Warning: debug_ir[9] - signal not found in VCD.

Warning: debug_ir[8] - signal not found in VCD.

Warning: debug_ir[7] - signal not found in VCD.

Warning: debug_ir[6] - signal not found in VCD.

Warning: debug_ir[5] - signal not found in VCD.

Warning: debug_ir[4] - signal not found in VCD.

Warning: debug_ir[3] - signal not found in VCD.

Warning: debug_ir[2] - signal not found in VCD.

Warning: debug_ir[1] - signal not found in VCD.

Warning: debug_ir[0] - signal not found in VCD.

Warning: debug_opcode[5] - signal not found in VCD.

Warning: debug_opcode[4] - signal not found in VCD.

Warning: debug_opcode[3] - signal not found in VCD.

Warning: debug_opcode[2] - signal not found in VCD.

Warning: debug_opcode[1] - signal not found in VCD.

Warning: debug_opcode[0] - signal not found in VCD.

Warning: debug_pc[9] - signal not found in VCD.

Warning: debug_pc[8] - signal not found in VCD.

Warning: debug_pc[7] - signal not found in VCD.

Warning: debug_pc[6] - signal not found in VCD.

Warning: debug_pc[5] - signal not found in VCD.

Warning: debug_pc[4] - signal not found in VCD.

Warning: debug_pc[3] - signal not found in VCD.

Warning: debug_pc[2] - signal not found in VCD.

Warning: debug_pc[1] - signal not found in VCD.

Warning: debug_pc[0] - signal not found in VCD.

Warning: debug_ar[31] - signal not found in VCD.

Warning: debug_ar[30] - signal not found in VCD.

Warning: debug_ar[29] - signal not found in VCD.

Warning: debug_ar[28] - signal not found in VCD.

Warning: debug_ar[27] - signal not found in VCD.

Warning: debug_ar[26] - signal not found in VCD.

Warning: debug_ar[25] - signal not found in VCD.

Warning: debug_ar[24] - signal not found in VCD.

Warning: debug_ar[23] - signal not found in VCD.

Warning: debug_ar[22] - signal not found in VCD.

Warning: debug_ar[21] - signal not found in VCD.

Warning: debug_ar[20] - signal not found in VCD.

Warning: debug_ar[19] - signal not found in VCD.

Warning: debug_ar[18] - signal not found in VCD.

Warning: debug_ar[17] - signal not found in VCD.

Warning: debug_ar[16] - signal not found in VCD.

Warning: debug_ar[15] - signal not found in VCD.

Warning: debug_ar[14] - signal not found in VCD.

Warning: debug_ar[13] - signal not found in VCD.

Warning: debug_ar[12] - signal not found in VCD.

Warning: debug_ar[11] - signal not found in VCD.

Warning: debug_ar[10] - signal not found in VCD.

Warning: debug_ar[9] - signal not found in VCD.

Warning: debug_ar[8] - signal not found in VCD.

Warning: debug_ar[7] - signal not found in VCD.

Warning: debug_ar[6] - signal not found in VCD.

Warning: debug_ar[5] - signal not found in VCD.

Warning: debug_ar[4] - signal not found in VCD.

Warning: debug_ar[3] - signal not found in VCD.

Warning: debug_ar[2] - signal not found in VCD.

Warning: debug_ar[1] - signal not found in VCD.

Warning: debug_ar[0] - signal not found in VCD.

Writing the resulting VWF to C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/simulation/qsim/mini_mips_20241230231258.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.