$date
	Sun Oct 29 18:52:53 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module buffer_tb $end
$var wire 1 ! B $end
$var reg 1 " A $end
$scope module dut $end
$var wire 1 " A $end
$var wire 1 ! B $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0"
0!
$end
#20000
1!
1"
#40000
0!
0"
#60000
