
*** Running vivado
    with args -log base_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_wrapper.tcl


****** Vivado v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Users/Russell Bush/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source base_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 398.828 ; gain = 164.434

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'Russell Bush' on host 'win-mj2i8si0rjv' (Windows NT_amd64 version 6.2) on Wed Aug 29 19:06:26 -0700 2018
INFO: [HLS 200-10] In directory 'Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.runs/synth_1'
INFO: [HLS 200-10] Creating and opening project 'Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.runs/synth_1/base_v_tpg_0_0'.
INFO: [HLS 200-10] Adding design file 'z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg_config.h' to the project
INFO: [HLS 200-10] Adding design file 'z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp' to the project
INFO: [HLS 200-10] Adding design file 'z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.h' to the project
INFO: [HLS 200-10] Adding design file 'z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg_zoneplate.h' to the project
INFO: [HLS 200-10] Creating and opening solution 'Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.runs/synth_1/base_v_tpg_0_0/prj'.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-3'
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 5ns.
INFO: [HLS 200-10] Analyzing design file 'z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 103.523 ; gain = 46.504
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 103.523 ; gain = 46.504
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >.1' into 'hls::AXIGetBitFields<24, ap_uint<8> >' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:771).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:772).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:773).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:31 . Memory (MB): peak = 140.531 ; gain = 83.512
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:901: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:34 . Memory (MB): peak = 159.883 ; gain = 102.863
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternZonePlate'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternVerticalRamp'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternVerticalHorizontalRamp'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternTemporalRamp' (z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:966).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternTartanColorBars'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidWhite'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidRed'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidGreen'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidBlue'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidBlack'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternRainbow' (z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1092).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternMask'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternHorizontalRamp' (z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:923).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternDPColorSquare' (z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1516).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternDPColorRamp' (z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1401).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternDPBlackWhiteVerticalLine' (z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1499).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternCrossHatch'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternCrossHair'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternColorBars' (z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1059).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternCheckerBoard'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternBox'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPRBS'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'tpgForeground' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'tpgBackground' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:865) in function 'MultiPixStream2AXIvideo' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:746) in function 'AXIvideo2MultiPixStream' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternZonePlate' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternVerticalRamp' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternVerticalHorizontalRamp' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:967) in function 'tpgPatternTemporalRamp' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternTartanColorBars' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidWhite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidRed' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidGreen' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidBlue' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidBlack' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1094) in function 'tpgPatternRainbow' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternMask' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' in function 'tpgPatternMask' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:928) in function 'tpgPatternHorizontalRamp' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1541) in function 'tpgPatternDPColorSquare' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1415) in function 'tpgPatternDPColorRamp' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1503) in function 'tpgPatternDPBlackWhiteVerticalLine' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternCrossHatch' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternCrossHair' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1065) in function 'tpgPatternColorBars' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternCheckerBoard' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternBox' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPRBS' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.6' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.7' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.6' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.7' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.8' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.9' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.10' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.11' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.12' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.13' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.14' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.15' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.16' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.17' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.18' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.19' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.20' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.21' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.22' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:171) in function 'MultiPixStream2AXIvideo' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:889) in function 'MultiPixStream2AXIvideo' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2.1' (z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:891) in function 'MultiPixStream2AXIvideo' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:764) in function 'AXIvideo2MultiPixStream' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:766) in function 'AXIvideo2MultiPixStream' completely.
INFO: [XFORM 203-102] Partitioning array 'xCount.V.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount.V.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount.V.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'xBar.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcYUV.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'bckgndYUV.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ovrlayYUV.V.val.V' .
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' (z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1401) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:820) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:721) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'map'  in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'v_tpg' , detected/extracted 4 process function(s): 
	 'AXIvideo2MultiPixStream'
	 'tpgBackground'
	 'tpgForeground'
	 'MultiPixStream2AXIvideo'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternVerticalHorizontalRamp'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternTartanColorBars'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidWhite'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidRed'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidGreen'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidBlue'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidBlack'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1089:46) to (z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1137:5) in function 'tpgPatternRainbow'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1586:5) in function 'tpgPatternDPColorSquare'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1398:43) to (z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1493:5) in function 'tpgPatternDPColorRamp'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternCrossHatch'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternCrossHair'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1082:9) to (z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1086:5) in function 'tpgPatternColorBars'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternCheckerBoard'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternBox'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPRBS'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:49:14) to (z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:745:48) in function 'AXIvideo2MultiPixStream'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'tpgPatternRainbow' (z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1089)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'tpgPatternBox'...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:42 . Memory (MB): peak = 203.129 ; gain = 146.109
WARNING: [XFORM 203-631] Renaming function 'tpgPatternVerticalRamp' to 'tpgPatternVerticalRa' 
WARNING: [XFORM 203-631] Renaming function 'tpgPatternVerticalHorizontalRamp' to 'tpgPatternVerticalHo' 
WARNING: [XFORM 203-631] Renaming function 'tpgPatternTemporalRamp' to 'tpgPatternTemporalRa' (z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:970:5)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternTartanColorBars' to 'tpgPatternTartanColo' 
WARNING: [XFORM 203-631] Renaming function 'tpgPatternHorizontalRamp' to 'tpgPatternHorizontal' (z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:925:5)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternDPColorSquare' to 'tpgPatternDPColorSqu' (z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1526:13)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternDPColorRamp' to 'tpgPatternDPColorRam' (z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:173:5)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternDPBlackWhiteVerticalLine' to 'tpgPatternDPBlackWhi' (z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1505:5)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternCheckerBoard' to 'tpgPatternCheckerBoa' 
WARNING: [XFORM 203-631] Renaming function 'MultiPixStream2AXIvideo' to 'MultiPixStream2AXIvi' (z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:171:53)
WARNING: [XFORM 203-631] Renaming function 'AXIvideo2MultiPixStream' to 'AXIvideo2MultiPixStr' (z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:49:4)
WARNING: [SYN 201-506] Unknown intrinsic op [_ssdm_op_SpecLicense]
WARNING: [SYN 201-506] Unknown intrinsic op [_ssdm_op_SpecLicense]
WARNING: [SYN 201-506] Unknown intrinsic op [_ssdm_op_SpecLicense]
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:50 . Memory (MB): peak = 570.527 ; gain = 513.508
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_tpg' ...
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<ap_uint<10> >' to 'reg_ap_uint_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<int>' to 'reg_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.722 seconds; current allocated memory: 513.808 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 513.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	58	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.993 seconds; current allocated memory: 514.374 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.903 seconds; current allocated memory: 514.694 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternDPColorSqu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 7	0	11	100	22	2	3	1.9	2	14	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternDPColorSqu'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.854 seconds; current allocated memory: 515.208 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.093 seconds; current allocated memory: 515.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternDPBlackWhi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	6	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternDPBlackWhi'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.813 seconds; current allocated memory: 515.701 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 515.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternDPColorRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 6	0	4	28	10	2.5	3	2.5	3	6	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternDPColorRam'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.808 seconds; current allocated memory: 515.878 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.406 seconds; current allocated memory: 515.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPRBS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 6	0	1	21	4	4	4	4	4	1	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPRBS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.047 seconds; current allocated memory: 516.126 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 516.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternCheckerBoa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 9	0	5	80	12	2.4	3	2.4	3	7	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternCheckerBoa'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.158 seconds; current allocated memory: 516.607 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 516.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternVerticalHo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	16	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternVerticalHo'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.063 seconds; current allocated memory: 517.013 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 517.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternRainbow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'select' operation ('b', z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1099)
   b  constant -21
   c  'mul' operation ('tmp_207_cast', z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1113)
  DSP48 Expression: tmp4 = tmp_207_cast + -21 * tmp_195_cast_cast_ca
WARNING: [SYN 201-303] Root Node tmp_207_cast mapped to expression  {mul a b}, but failed in bitwidth check.
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'select' operation ('p_tmp_s', z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1097)
   b  constant -43
   c  'add' operation ('tmp2', z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1112)
  DSP48 Expression: tmp_67 = tmp2 + -43 * tmp_191_cast5_cast1
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant -85
   b  'select' operation ('g', z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1098)
   c  constant -32640
  DSP48 Expression: tmp2 = -32640 + -85 * tmp_193_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'select' operation ('b', z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1099)
   b  constant 29
   c  'add' operation ('tmp_63', z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1111)
  DSP48 Expression: tmp_64 = 29 * tmp_195_cast_cast_ca + tmp_198_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant 150
   b  'select' operation ('g', z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1098)
   c  'add' operation ('tmp_62', z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1111)
  DSP48 Expression: tmp_63 = 150 * tmp_193_cast + tmp_197_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'select' operation ('p_tmp_s', z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1097)
   b  constant 77
   c  constant 4224
  DSP48 Expression: tmp_62 = 4224 + 77 * tmp_191_cast5_cast1
INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'add' operation ('tmp4', z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1113)
   b  constant 32896
   c  'bitconcatenate' operation ('tmp_69', z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1113)

###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 14	0	10	61	22	2.2	3	2.1	3	16	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternRainbow'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
WARNING: [SCHED 204-21] Estimated clock period (4.99ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_60', z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1111) (2.46 ns)
	'add' operation ('tmp_62', z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1111) (2.53 ns)
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.56 seconds; current allocated memory: 517.507 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.912 seconds; current allocated memory: 517.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_ap_uint_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<ap_uint<10> >'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.795 seconds; current allocated memory: 517.915 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 517.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternCrossHatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 10	0	4	79	11	2.8	3	2	2	8	1
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternCrossHatch'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.215 seconds; current allocated memory: 518.317 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.521 seconds; current allocated memory: 518.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternTartanColo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 9	0	5	78	12	2.4	3	2.4	3	7	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternTartanColo'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.689 seconds; current allocated memory: 518.932 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.582 seconds; current allocated memory: 519.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<int>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.315 seconds; current allocated memory: 519.235 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 519.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternZonePlate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('tpgSinTableArray_loa', z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1173) on array 'tpgSinTableArray'
   b  constant 221
  DSP48 Expression: tmp_32_tr = 221 * tmp_17
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  wire read on port 'Zplate_Hor_Control_D'
   b  'call' operation ('tmp_11', z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1167) to 'reg<int>'
   c  'add' operation ('tmp1', z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1171)
  DSP48 Expression: tmp_14 = tmp1 + Zplate_Hor_Control_D_1 * tmp_22
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  wire read on port 'Zplate_Hor_Control_S'
   b  wire read on port 'x'
   c  'phi' operation ('zonePlateVAddr_loc_1', z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1153) with incoming values : ('zonePlateVAddr_load', z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1162) ('tmp_5', z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1162) ('tmp_2', z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1153)
  DSP48 Expression: tmp1 = Zplate_Hor_Control_S_1 * x_read + zonePlateVAddr_loc_1
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant -1
   b  wire read on port 'x'
   d  wire read on port 'x'
  DSP48 Expression: tmp_8 = (-1 + tmp_7_cast) * tmp_7
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 4	0	2	46	4	2	2	2	2	1	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternZonePlate'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
WARNING: [SCHED 204-21] Estimated clock period (6.196ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('tmp_11', z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1167) to 'reg<int>' (0 ns)
	'mul' operation ('tmp_12', z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1167) (2.46 ns)
	'add' operation ('tmp_14', z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1171) (2.53 ns)
	'getelementptr' operation ('tpgSinTableArray_add', z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1173) (0 ns)
	'load' operation ('tpgSinTableArray_loa', z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1173) on array 'tpgSinTableArray' (1.21 ns)
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.469 seconds; current allocated memory: 519.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 519.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternColorBars' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'load' operation ('xBar_V_0_load', z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1072) on static variable 'xBar_V_0'
   b  constant 1
   c  'partselect' operation ('barWidth.V', z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1063)

###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 5	0	4	52	10	2.5	3	2.5	3	7	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternColorBars'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.068 seconds; current allocated memory: 519.942 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.931 seconds; current allocated memory: 520.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidWhite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 2	0	1	14	3	3	3	2	2	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidWhite'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.977 seconds; current allocated memory: 520.275 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.472 seconds; current allocated memory: 520.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidBlack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	14	3	3	3	2	2	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidBlack'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.312 seconds; current allocated memory: 520.442 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 520.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidBlue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	16	3	3	3	2	2	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidBlue'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.221 seconds; current allocated memory: 520.596 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.393 seconds; current allocated memory: 520.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidGreen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	16	3	3	3	2	2	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidGreen'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.229 seconds; current allocated memory: 520.756 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 520.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidRed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 2	0	2	17	5	2.5	3	2	2	3	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidRed'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.253 seconds; current allocated memory: 520.920 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 520.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternTemporalRa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	8	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternTemporalRa'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.384 seconds; current allocated memory: 521.034 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 521.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternVerticalRa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	22	2	2	2	2	2	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternVerticalRa'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.308 seconds; current allocated memory: 521.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.291 seconds; current allocated memory: 521.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternHorizontal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	14	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternHorizontal'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.425 seconds; current allocated memory: 521.307 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.372 seconds; current allocated memory: 521.364 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgBackground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	165	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.286 seconds; current allocated memory: 522.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.86 seconds; current allocated memory: 524.044 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternBox' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 8	0	5	74	12	2.4	5	2	3	4	1
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternBox'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.666 seconds; current allocated memory: 524.365 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.588 seconds; current allocated memory: 524.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternCrossHair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 3	0	3	27	7	2.3	3	2	2	6	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternCrossHair'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.938 seconds; current allocated memory: 524.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 524.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternMask' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 3	0	3	16	6	2	2	2	2	3	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternMask'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.463 seconds; current allocated memory: 524.951 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 525.017 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgForeground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	54	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.88 seconds; current allocated memory: 525.322 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.579 seconds; current allocated memory: 525.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	43	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.191 seconds; current allocated memory: 526.049 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.878 seconds; current allocated memory: 526.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_tpg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	29	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.756 seconds; current allocated memory: 526.589 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.479 seconds; current allocated memory: 528.079 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111]  Elapsed time: 1.154 seconds; current allocated memory: 528.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStr'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 529.589 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternDPColorSqu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vBarSel_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_5_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarArray' to 'tpgPatternDPColorbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_s' to 'tpgPatternDPColorcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_2' to 'tpgPatternDPColordEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1' to 'tpgPatternDPColoreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_r' to 'tpgPatternDPColorfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_g' to 'tpgPatternDPColorg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b' to 'tpgPatternDPColorhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y' to 'tpgPatternDPColoribs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_709_y' to 'tpgPatternDPColorjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_601_u' to 'tpgPatternDPColorkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_601_v' to 'tpgPatternDPColorlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_709_u' to 'tpgPatternDPColormb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_709_v' to 'tpgPatternDPColorncg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xCount_V_2_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternDPColorSqu'.
INFO: [HLS 200-111]  Elapsed time: 4.577 seconds; current allocated memory: 530.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternDPBlackWhi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternDPBlackWhi'.
INFO: [HLS 200-111]  Elapsed time: 6.963 seconds; current allocated memory: 530.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternDPColorRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampVal_2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternDPColorRam'.
INFO: [HLS 200-111]  Elapsed time: 0.762 seconds; current allocated memory: 531.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPRBS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rSerie_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'gSerie_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bSerie_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPRBS'.
INFO: [HLS 200-111]  Elapsed time: 2.566 seconds; current allocated memory: 531.596 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternCheckerBoa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vBarSel_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_3_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgCheckerBoardArray' to 'tpgPatternCheckerocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelRgb_r391' to 'tpgPatternCheckerpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelYuv_y389' to 'tpgPatternCheckerqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelRgb_g393' to 'tpgPatternCheckerrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelYuv_v385' to 'tpgPatternCheckersc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelYuv_u387' to 'tpgPatternCheckertde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelRgb_b395' to 'tpgPatternCheckerudo' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xCount_V_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternCheckerBoa'.
INFO: [HLS 200-111]  Elapsed time: 1.128 seconds; current allocated memory: 532.348 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternVerticalHo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'hdata' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternVerticalHo'.
INFO: [HLS 200-111]  Elapsed time: 1.167 seconds; current allocated memory: 532.570 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternRainbow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternRainbow_tpgSinTableArray_9bi' to 'tpgPatternRainbowvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_8ns_8ns_14ns_15_1_1' to 'v_tpg_mac_muladd_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_8s_8ns_16s_16_1_1' to 'v_tpg_mac_muladd_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_9ns_8ns_15ns_16_1_1' to 'v_tpg_mac_muladd_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_7s_8ns_16s_16_1_1' to 'v_tpg_mac_muladd_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_6s_8ns_16s_16_1_1' to 'v_tpg_mac_muladd_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_6ns_8ns_16s_17_1_1' to 'v_tpg_mac_muladd_Bew' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_Aem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_Bew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_xdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_yd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_zec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternRainbow'.
INFO: [HLS 200-111]  Elapsed time: 1.163 seconds; current allocated memory: 533.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_ap_uint_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_ap_uint_10_s'.
INFO: [HLS 200-111]  Elapsed time: 7.119 seconds; current allocated memory: 533.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternCrossHatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'yCount_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vHatch' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternCrossHatch_whiYuv_1' to 'tpgPatternCrossHaCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCrossHatch_blkYuv_1' to 'tpgPatternCrossHaDeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xCount_V_1_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternCrossHatch'.
INFO: [HLS 200-111]  Elapsed time: 0.919 seconds; current allocated memory: 534.286 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternTartanColo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vBarSel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgTartanBarArray' to 'tpgPatternTartanCEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelRgb_r390' to 'tpgPatternTartanCFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelYuv_y388' to 'tpgPatternTartanCGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelRgb_g392' to 'tpgPatternTartanCHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelYuv_v384' to 'tpgPatternTartanCIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelYuv_u386' to 'tpgPatternTartanCJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelRgb_b394' to 'tpgPatternTartanCKfY' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xCount_V_3_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternTartanColo'.
INFO: [HLS 200-111]  Elapsed time: 1.546 seconds; current allocated memory: 534.991 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_int_s'.
INFO: [HLS 200-111]  Elapsed time: 1.167 seconds; current allocated memory: 535.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternZonePlate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'zonePlateVAddr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zonePlateVDelta' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternZonePlate_tpgSinTableArray' to 'tpgPatternZonePlaLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_am_addmul_1s_16s_16s_32_1_1' to 'v_tpg_am_addmul_1Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_16s_16s_16s_16_1_1' to 'v_tpg_mac_muladd_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mul_mul_9ns_20s_28_1_1' to 'v_tpg_mul_mul_9nsOgC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'v_tpg_am_addmul_1Mgi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_Ngs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mul_mul_9nsOgC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternZonePlate'.
INFO: [HLS 200-111]  Elapsed time: 1.177 seconds; current allocated memory: 535.726 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternColorBars' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'hBarSel_4_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelRgb_r' to 'tpgPatternColorBaPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelYuv_y' to 'tpgPatternColorBaQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelRgb_g' to 'tpgPatternColorBaRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelYuv_v' to 'tpgPatternColorBaShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelYuv_u' to 'tpgPatternColorBaThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelRgb_b' to 'tpgPatternColorBaUhA' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xBar_V_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternColorBars'.
INFO: [HLS 200-111]  Elapsed time: 1.296 seconds; current allocated memory: 536.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidWhite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidWhite_whiYuv' to 'tpgPatternSolidWhVhK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidWhite'.
INFO: [HLS 200-111]  Elapsed time: 4.934 seconds; current allocated memory: 536.583 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidBlack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidBlack_blkYuv' to 'tpgPatternSolidBlWhU' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidBlack'.
INFO: [HLS 200-111]  Elapsed time: 1.111 seconds; current allocated memory: 536.934 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidBlue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidBlue_bluYuv' to 'tpgPatternSolidBlXh4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidBlue'.
INFO: [HLS 200-111]  Elapsed time: 0.718 seconds; current allocated memory: 537.247 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidGreen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidGreen_grnYuv' to 'tpgPatternSolidGrYie' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidGreen'.
INFO: [HLS 200-111]  Elapsed time: 0.783 seconds; current allocated memory: 537.592 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidRed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidRed_redYuv' to 'tpgPatternSolidReZio' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidRed'.
INFO: [HLS 200-111]  Elapsed time: 0.701 seconds; current allocated memory: 537.890 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternTemporalRa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternTemporalRa'.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 538.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternVerticalRa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampVal' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternVerticalRa'.
INFO: [HLS 200-111]  Elapsed time: 1.175 seconds; current allocated memory: 538.251 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternHorizontal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampVal_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternHorizontal'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 538.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgBackground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampStart' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgBackground'.
INFO: [HLS 200-111]  Elapsed time: 1.847 seconds; current allocated memory: 541.618 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternBox' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'boxHCoord' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'boxVCoord' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hDir' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vDir' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternBox'.
INFO: [HLS 200-111]  Elapsed time: 2.008 seconds; current allocated memory: 542.301 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternCrossHair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternCrossHair_whiYuv_2' to 'tpgPatternCrossHa0iy' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternCrossHair'.
INFO: [HLS 200-111]  Elapsed time: 1.161 seconds; current allocated memory: 542.707 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternMask' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternMask'.
INFO: [HLS 200-111]  Elapsed time: 0.682 seconds; current allocated memory: 542.916 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgForeground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgForeground'.
INFO: [HLS 200-111]  Elapsed time: 0.728 seconds; current allocated memory: 543.769 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvi'.
INFO: [HLS 200-111]  Elapsed time: 0.999 seconds; current allocated memory: 544.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_tpg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/height' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/width' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/passthruStartX' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/passthruStartY' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/passthruEndX' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/passthruEndY' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/enableInput' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/bckgndId' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ovrlayId' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/maskId' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/motionSpeed' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/colorFormat' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairX' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairY' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContStart' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContDelta' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContStart' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContDelta' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxSize' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorR' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorG' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorB' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpDynamicRange' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpYUVCoef' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_tpg' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'height', 'width', 'bckgndId', 'ovrlayId', 'maskId', 'motionSpeed', 'colorFormat', 'crossHairX', 'crossHairY', 'ZplateHorContStart', 'ZplateHorContDelta', 'ZplateVerContStart', 'ZplateVerContDelta', 'boxSize', 'boxColorR', 'boxColorG', 'boxColorB', 'enableInput', 'passthruStartX', 'passthruStartY', 'passthruEndX', 'passthruEndY', 'dpDynamicRange', 'dpYUVCoef' to AXI-Lite port CTRL.
WARNING: [RTGEN 206-101] No memory core is bound to array [p_str].
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_tpg'.
INFO: [HLS 200-111]  Elapsed time: 5.86 seconds; current allocated memory: 545.653 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternDPColorbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternDPColorcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternDPColordEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternDPColoreOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternDPColorfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternDPColorg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternDPColorhbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternDPColoribs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternDPColorjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternDPColorkbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternDPColorlbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternDPColormb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternDPColorncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternCheckerocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternCheckerqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternCheckersc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternCheckertde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternRainbowvdy_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternCrossHaCeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternCrossHaDeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternTartanCEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternZonePlaLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternSolidBlXh4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternSolidGrYie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternSolidReZio_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternCrossHa0iy_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'srcYUV_V_val_0_V_U(base_v_tpg_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcYUV_V_val_1_V_U(base_v_tpg_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcYUV_V_val_2_V_U(base_v_tpg_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bckgndYUV_V_val_0_V_U(base_v_tpg_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bckgndYUV_V_val_1_V_U(base_v_tpg_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bckgndYUV_V_val_2_V_U(base_v_tpg_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ovrlayYUV_V_val_0_V_U(base_v_tpg_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ovrlayYUV_V_val_1_V_U(base_v_tpg_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ovrlayYUV_V_val_2_V_U(base_v_tpg_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:26 ; elapsed = 00:04:40 . Memory (MB): peak = 620.797 ; gain = 563.777
INFO: [SYSC 207-301] Generating SystemC RTL for v_tpg with prefix base_v_tpg_0_0_.
INFO: [VHDL 208-304] Generating VHDL RTL for v_tpg with prefix base_v_tpg_0_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_tpg with prefix base_v_tpg_0_0_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Users/Russell Bush/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
ipx::update_checksums: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 266.426 ; gain = 0.254
INFO: [Common 17-206] Exiting Vivado at Wed Aug 29 19:12:44 2018...
INFO: [HLS 200-112] Total elapsed time: 379.903 seconds; peak allocated memory: 545.653 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed Aug 29 19:12:45 2018...
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_AXIvideo2MultiPixStr.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_fifo_w8_d2_A.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_MultiPixStream2AXIvi.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_reg_ap_uint_10_s.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_reg_int_s.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_reg_unsigned_short_s.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgBackground.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgForeground.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternBox.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternCheckerBoa.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternCheckerocq.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternCheckerocq_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternCheckerqcK.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternCheckerqcK_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternCheckersc4.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternCheckersc4_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternCheckertde.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternCheckertde_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternColorBars.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternCrossHa0iy.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternCrossHa0iy_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternCrossHaCeG.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternCrossHaCeG_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternCrossHaDeQ.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternCrossHaDeQ_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternCrossHair.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternCrossHatch.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPBlackWhi.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorbkb.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorbkb_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorcud.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorcud_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColordEe.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColordEe_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColoreOg.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColoreOg_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorfYi.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorfYi_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorg8j.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorg8j_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorhbi.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorhbi_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColoribs.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColoribs_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorjbC.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorjbC_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorkbM.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorkbM_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorlbW.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorlbW_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColormb6.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColormb6_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorncg.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorncg_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorRam.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorSqu.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternHorizontal.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternMask.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternRainbow.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternRainbowvdy.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternRainbowvdy_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternSolidBlack.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternSolidBlue.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternSolidBlXh4.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternSolidBlXh4_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternSolidGreen.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternSolidGrYie.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternSolidGrYie_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternSolidRed.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternSolidReZio.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternSolidReZio_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternSolidWhite.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternTartanCEe0.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternTartanCEe0_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternTartanColo.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternTemporalRa.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternVerticalHo.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternVerticalRa.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternZonePlaLf8.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternZonePlaLf8_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternZonePlate.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPRBS.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_v_tpg_am_addmul_1Mgi.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_v_tpg_CTRL_s_axi.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_Aem.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_Bew.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_wdI.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_xdS.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_yd2.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_zec.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_v_tpg_mul_mul_9nsOgC.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_v_tpg.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_AXIvideo2MultiPixStr.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_fifo_w8_d2_A.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_MultiPixStream2AXIvi.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_reg_ap_uint_10_s.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_reg_int_s.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_reg_unsigned_short_s.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgBackground.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
INFO: [Common 17-14] Message 'IP_Flow 19-1971' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
compile_c: Time (s): cpu = 00:00:00 ; elapsed = 00:06:37 . Memory (MB): peak = 398.828 ; gain = 0.000
Command: synth_design -top base_wrapper -part xc7z020clg400-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8720 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 552.727 ; gain = 153.898
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'base_wrapper' [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/hdl/base_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'base' [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/synth/base.v:44]
INFO: [Synth 8-6157] synthesizing module 'audio_imp_ONXNST' [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/synth/base.v:12]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/synth/base.v:37]
INFO: [Synth 8-6157] synthesizing module 'base_system_ila_0_3' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/synth/base_system_ila_0_3.v:216]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/synth/base_system_ila_0_3.v:228]
INFO: [Synth 8-6157] synthesizing module 'bd_e623' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/synth/bd_e623.v:10]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/synth/bd_e623.v:25]
INFO: [Synth 8-6157] synthesizing module 'bd_e623_ila_lib_0' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:84]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:1000]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (9#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:1000]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:963]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (10#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:963]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50861]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (20#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50861]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50711]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (22#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50711]
INFO: [Synth 8-6157] synthesizing module 'SRLC16E' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50800]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (24#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50800]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3966]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (29#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3966]
WARNING: [Synth 8-350] instance 'inst' of module 'ila_v6_2_7_ila' requires 1033 connections, but only 1027 given [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity bd_e623_ila_lib_0 does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:100]
INFO: [Synth 8-6155] done synthesizing module 'bd_e623_ila_lib_0' (47#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:84]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_lib'. This will prevent further optimization [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/synth/bd_e623.v:25]
INFO: [Synth 8-6155] done synthesizing module 'bd_e623' (48#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/synth/bd_e623.v:10]
INFO: [Synth 8-6155] done synthesizing module 'base_system_ila_0_3' (49#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/synth/base_system_ila_0_3.v:216]
INFO: [Synth 8-6155] done synthesizing module 'audio_imp_ONXNST' (50#1) [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/synth/base.v:12]
INFO: [Synth 8-6157] synthesizing module 'base_axi_interconnect_0_0' [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/synth/base.v:801]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1QJ9JNT' [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/synth/base.v:2435]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1QJ9JNT' (51#1) [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/synth/base.v:2435]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_YIWZWF' [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/synth/base.v:2581]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_YIWZWF' (52#1) [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/synth/base.v:2581]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_M1R8' [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/synth/base.v:2713]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_M1R8' (53#1) [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/synth/base.v:2713]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_17K8PHU' [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/synth/base.v:2845]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_17K8PHU' (54#1) [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/synth/base.v:2845]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_B18IYK' [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/synth/base.v:2977]
INFO: [Synth 8-6157] synthesizing module 'base_auto_pc_0' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_auto_pc_0/synth/base_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_axi_protocol_converter' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_aw_channel' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_cmd_translator' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_incr_cmd' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_incr_cmd' (55#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_wrap_cmd' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_wrap_cmd' (56#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_cmd_translator' (57#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3279]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm' (58#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_aw_channel' (59#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_b_channel' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo' (60#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0' (60#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_b_channel' (61#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_ar_channel' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3398]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3386]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3387]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm' (62#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_ar_channel' (63#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_r_channel' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1' (63#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2' (63#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_r_channel' (64#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axi_register_slice' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:2417]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice' (65#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized0' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized0' (65#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized1' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized1' (65#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized2' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized2' (65#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (66#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (67#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axi_register_slice' (68#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:2417]
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4395]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axi_register_slice__parameterized0' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:2417]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized3' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized3' (68#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized4' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized4' (68#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized5' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized5' (68#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized6' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized6' (68#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (68#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (68#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axi_register_slice__parameterized0' (68#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:2417]
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4650]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s' (69#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_axi_protocol_converter' (70#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_pc_0' (71#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_auto_pc_0/synth/base_auto_pc_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_B18IYK' (72#1) [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/synth/base.v:2977]
INFO: [Synth 8-6157] synthesizing module 'base_xbar_0' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_xbar_0/synth/base_xbar_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_axi_crossbar' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 256'b0000000000000000000000000000000001000011110000100000000000000000000000000000000000000000000000000100001111000001000000000000000000000000000000000000000000000000010000111100000000000000000000001111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 128'b00000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_crossbar_sasd' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 256'b0000000000000000000000000000000001000011110000100000000000000000000000000000000000000000000000000100001111000001000000000000000000000000000000000000000000000000010000111100000000000000000000001111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_M_AXI_HIGH_ADDR bound to: 256'b0000000000000000000000000000000001000011110000101111111111111111000000000000000000000000000000000100001111000001111111111111111100000000000000000000000000000000010000111100000011111111111111110000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 5 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 3 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 4'b0000 
	Parameter P_M_AXILITE_MASK bound to: 4'b0000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_addr_decoder' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 4 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 256'b0000000000000000000000000000000001000011110000100000000000000000000000000000000000000000000000000100001111000001000000000000000000000000000000000000000000000000010000111100000000000000000000001111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_HIGH_ADDR bound to: 256'b0000000000000000000000000000000001000011110000101111111111111111000000000000000000000000000000000100001111000001111111111111111100000000000000000000000000000000010000111100000011111111111111110000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TARGET_QUAL bound to: 5'b01111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (73#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (74#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (74#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (74#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_addr_decoder' (75#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_decerr_slave' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_decerr_slave' (76#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_addr_arbiter_sasd' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_addr_arbiter_sasd' (77#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_splitter' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_splitter' (78#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_splitter__parameterized0' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_splitter__parameterized0' (78#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (79#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (79#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (79#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized7' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized7' (79#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (79#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_crossbar_sasd' (80#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_axi_crossbar' (81#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'base_xbar_0' (82#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_xbar_0/synth/base_xbar_0.v:59]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_arprot' does not match port width (12) of module 'base_xbar_0' [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/synth/base.v:1599]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_awprot' does not match port width (12) of module 'base_xbar_0' [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/synth/base.v:1603]
INFO: [Synth 8-6155] done synthesizing module 'base_axi_interconnect_0_0' (83#1) [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/synth/base.v:801]
WARNING: [Synth 8-350] instance 'axi_interconnect_0' of module 'base_axi_interconnect_0_0' requires 120 connections, but only 109 given [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/synth/base.v:415]
INFO: [Synth 8-6157] synthesizing module 'base_clk_wiz_0_0' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_clk_wiz_0_0/base_clk_wiz_0_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'base_clk_wiz_0_0_clk_wiz' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_clk_wiz_0_0/base_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (84#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25762]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 54.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 82.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 11 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (85#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25762]
INFO: [Synth 8-6155] done synthesizing module 'base_clk_wiz_0_0_clk_wiz' (86#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_clk_wiz_0_0/base_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'base_clk_wiz_0_0' (87#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_clk_wiz_0_0/base_clk_wiz_0_0.v:70]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'base_clk_wiz_0_0' requires 4 connections, but only 3 given [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/synth/base.v:525]
INFO: [Synth 8-6157] synthesizing module 'ethernet_imp_DTOT56' [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/synth/base.v:1638]
INFO: [Synth 8-638] synthesizing module 'base_gmii_to_rgmii_0_0' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0.vhd:126]
INFO: [Synth 8-3491] module 'base_gmii_to_rgmii_0_0_support' declared at 'z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_support.vhd:65' bound to instance 'U0' of component 'base_gmii_to_rgmii_0_0_support' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0.vhd:190]
INFO: [Synth 8-638] synthesizing module 'base_gmii_to_rgmii_0_0_support' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_support.vhd:113]
INFO: [Synth 8-3491] module 'base_gmii_to_rgmii_0_0_clocking' declared at 'z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_clocking.vhd:62' bound to instance 'i_base_gmii_to_rgmii_0_0_clocking' of component 'base_gmii_to_rgmii_0_0_clocking' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_support.vhd:194]
INFO: [Synth 8-638] synthesizing module 'base_gmii_to_rgmii_0_0_clocking' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_clocking.vhd:72]
INFO: [Synth 8-113] binding component instance 'i_bufg_clk_in' to cell 'BUFG' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_clocking.vhd:85]
INFO: [Synth 8-113] binding component instance 'i_bufg_gmii_clk' to cell 'BUFG' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_clocking.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'base_gmii_to_rgmii_0_0_clocking' (88#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_clocking.vhd:72]
INFO: [Synth 8-3491] module 'base_gmii_to_rgmii_0_0_resets' declared at 'z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_resets.vhd:61' bound to instance 'i_base_gmii_to_rgmii_0_0_resets' of component 'base_gmii_to_rgmii_0_0_resets' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_support.vhd:209]
INFO: [Synth 8-638] synthesizing module 'base_gmii_to_rgmii_0_0_resets' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_resets.vhd:69]
INFO: [Synth 8-3491] module 'base_gmii_to_rgmii_0_0_reset_sync' declared at 'z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_reset_sync.vhd:66' bound to instance 'idelayctrl_reset_gen' of component 'base_gmii_to_rgmii_0_0_reset_sync' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_resets.vhd:89]
INFO: [Synth 8-638] synthesizing module 'base_gmii_to_rgmii_0_0_reset_sync' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_reset_sync.vhd:82]
	Parameter INITIALISE bound to: 2'b11 
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync1' to cell 'FDP' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_reset_sync.vhd:111]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync2' to cell 'FDP' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_reset_sync.vhd:122]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync3' to cell 'FDP' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_reset_sync.vhd:133]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync4' to cell 'FDP' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_reset_sync.vhd:144]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync5' to cell 'FDP' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_reset_sync.vhd:155]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync6' to cell 'FDP' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_reset_sync.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'base_gmii_to_rgmii_0_0_reset_sync' (89#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_reset_sync.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'base_gmii_to_rgmii_0_0_resets' (90#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_resets.vhd:69]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'i_base_gmii_to_rgmii_0_0_idelayctrl' to cell 'IDELAYCTRL' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_support.vhd:216]
INFO: [Synth 8-3491] module 'base_gmii_to_rgmii_0_0_block' declared at 'z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_block.vhd:87' bound to instance 'i_gmii_to_rgmii_block' of component 'base_gmii_to_rgmii_0_0_block' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_support.vhd:227]
INFO: [Synth 8-638] synthesizing module 'base_gmii_to_rgmii_0_0_block' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_block.vhd:133]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_txc_obuf_i' to cell 'OBUF' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_block.vhd:202]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_tx_ctl_obuf_i' to cell 'OBUF' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_block.vhd:208]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_txd_obuf_i' to cell 'OBUF' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_block.vhd:215]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_txd_obuf_i' to cell 'OBUF' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_block.vhd:215]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_txd_obuf_i' to cell 'OBUF' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_block.vhd:215]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_txd_obuf_i' to cell 'OBUF' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_block.vhd:215]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_rxc_ibuf_i' to cell 'IBUF' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_block.vhd:222]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_rx_ctl_ibuf_i' to cell 'IBUF' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_block.vhd:228]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_rxd_ibuf_i' to cell 'IBUF' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_block.vhd:235]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_rxd_ibuf_i' to cell 'IBUF' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_block.vhd:235]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_rxd_ibuf_i' to cell 'IBUF' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_block.vhd:235]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_rxd_ibuf_i' to cell 'IBUF' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_block.vhd:235]
	Parameter C_RGMII_TXC_SKEW_EN bound to: 0 - type: integer 
	Parameter C_RGMII_TXC_ODELAY_VAL bound to: 0 - type: integer 
	Parameter C_DEVICE_TYPE bound to: 0 - type: integer 
	Parameter C_PHYADDR bound to: 5'b01000 
INFO: [Synth 8-3491] module 'gmii_to_rgmii_v4_0_6' declared at 'z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/8c24/hdl/gmii_to_rgmii_v4_0_vhsyn_rfs.vhd:2452' bound to instance 'base_gmii_to_rgmii_0_0_core' of component 'gmii_to_rgmii_v4_0_6' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_block.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'base_gmii_to_rgmii_0_0_block' (98#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_block.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'base_gmii_to_rgmii_0_0_support' (99#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_support.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'base_gmii_to_rgmii_0_0' (100#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0.vhd:126]
WARNING: [Synth 8-350] instance 'gmii_to_rgmii_0' of module 'base_gmii_to_rgmii_0_0' requires 34 connections, but only 29 given [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/synth/base.v:1851]
INFO: [Synth 8-638] synthesizing module 'base_gmii_to_rgmii_1_0' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0.vhd:124]
INFO: [Synth 8-3491] module 'base_gmii_to_rgmii_1_0_block' declared at 'z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_block.vhd:87' bound to instance 'U0' of component 'base_gmii_to_rgmii_1_0_block' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0.vhd:184]
INFO: [Synth 8-638] synthesizing module 'base_gmii_to_rgmii_1_0_block' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_block.vhd:133]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_txc_obuf_i' to cell 'OBUF' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_block.vhd:202]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_tx_ctl_obuf_i' to cell 'OBUF' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_block.vhd:208]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_txd_obuf_i' to cell 'OBUF' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_block.vhd:215]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_txd_obuf_i' to cell 'OBUF' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_block.vhd:215]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_txd_obuf_i' to cell 'OBUF' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_block.vhd:215]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_txd_obuf_i' to cell 'OBUF' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_block.vhd:215]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_rxc_ibuf_i' to cell 'IBUF' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_block.vhd:222]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_rx_ctl_ibuf_i' to cell 'IBUF' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_block.vhd:228]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_rxd_ibuf_i' to cell 'IBUF' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_block.vhd:235]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_rxd_ibuf_i' to cell 'IBUF' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_block.vhd:235]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_rxd_ibuf_i' to cell 'IBUF' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_block.vhd:235]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_rxd_ibuf_i' to cell 'IBUF' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_block.vhd:235]
	Parameter C_RGMII_TXC_SKEW_EN bound to: 0 - type: integer 
	Parameter C_RGMII_TXC_ODELAY_VAL bound to: 0 - type: integer 
	Parameter C_DEVICE_TYPE bound to: 0 - type: integer 
	Parameter C_PHYADDR bound to: 5'b01001 
INFO: [Synth 8-3491] module 'gmii_to_rgmii_v4_0_6' declared at 'z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/8c24/hdl/gmii_to_rgmii_v4_0_vhsyn_rfs.vhd:2452' bound to instance 'base_gmii_to_rgmii_1_0_core' of component 'gmii_to_rgmii_v4_0_6' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_block.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'base_gmii_to_rgmii_1_0_block' (101#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_block.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'base_gmii_to_rgmii_1_0' (102#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0.vhd:124]
WARNING: [Synth 8-350] instance 'gmii_to_rgmii_1' of module 'base_gmii_to_rgmii_1_0' requires 32 connections, but only 28 given [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/synth/base.v:1881]
INFO: [Synth 8-638] synthesizing module 'base_proc_sys_reset_0_0' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_proc_sys_reset_0_0/synth/base_proc_sys_reset_0_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_proc_sys_reset_0_0/synth/base_proc_sys_reset_0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695' bound to instance 'POR_SRL_I' of component 'SRL16' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (103#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (104#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (105#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (106#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (107#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (108#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'base_proc_sys_reset_0_0' (109#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_proc_sys_reset_0_0/synth/base_proc_sys_reset_0_0.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_reset_200MHz' of module 'base_proc_sys_reset_0_0' requires 10 connections, but only 6 given [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/synth/base.v:1910]
INFO: [Synth 8-6155] done synthesizing module 'ethernet_imp_DTOT56' (110#1) [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/synth/base.v:1638]
INFO: [Synth 8-6157] synthesizing module 'hdmi_imp_1OI4F5' [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/synth/base.v:1945]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/synth/base.v:2243]
INFO: [Synth 8-6157] synthesizing module 'base_system_ila_0_1' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/synth/base_system_ila_0_1.v:216]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/synth/base_system_ila_0_1.v:232]
INFO: [Synth 8-6157] synthesizing module 'bd_27a2' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/synth/bd_27a2.v:10]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/synth/bd_27a2.v:33]
INFO: [Synth 8-6157] synthesizing module 'bd_27a2_ila_lib_0' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:84]
WARNING: [Synth 8-350] instance 'inst' of module 'ila_v6_2_7_ila' requires 1033 connections, but only 1027 given [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity bd_27a2_ila_lib_0 does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:104]
INFO: [Synth 8-6155] done synthesizing module 'bd_27a2_ila_lib_0' (111#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:84]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_lib'. This will prevent further optimization [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/synth/bd_27a2.v:33]
INFO: [Synth 8-6155] done synthesizing module 'bd_27a2' (112#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/synth/bd_27a2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'base_system_ila_0_1' (113#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/synth/base_system_ila_0_1.v:216]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/synth/base.v:2249]
INFO: [Synth 8-6157] synthesizing module 'base_system_ila_0_2' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_2/synth/base_system_ila_0_2.v:216]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_2/synth/base_system_ila_0_2.v:232]
INFO: [Synth 8-6157] synthesizing module 'bd_26e2' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_2/bd_0/synth/bd_26e2.v:10]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_2/bd_0/synth/bd_26e2.v:33]
INFO: [Synth 8-6157] synthesizing module 'bd_26e2_ila_lib_0' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_2/bd_0/ip/ip_0/synth/bd_26e2_ila_lib_0.v:84]
WARNING: [Synth 8-350] instance 'inst' of module 'ila_v6_2_7_ila' requires 1033 connections, but only 1027 given [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_2/bd_0/ip/ip_0/synth/bd_26e2_ila_lib_0.v:3215]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity bd_26e2_ila_lib_0 does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_2/bd_0/ip/ip_0/synth/bd_26e2_ila_lib_0.v:104]
INFO: [Synth 8-6155] done synthesizing module 'bd_26e2_ila_lib_0' (114#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_2/bd_0/ip/ip_0/synth/bd_26e2_ila_lib_0.v:84]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_lib'. This will prevent further optimization [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_2/bd_0/synth/bd_26e2.v:33]
INFO: [Synth 8-6155] done synthesizing module 'bd_26e2' (115#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_2/bd_0/synth/bd_26e2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'base_system_ila_0_2' (116#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_2/synth/base_system_ila_0_2.v:216]
INFO: [Synth 8-638] synthesizing module 'base_proc_sys_reset_0_1' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_proc_sys_reset_0_1/synth/base_proc_sys_reset_0_1.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_proc_sys_reset_0_1/synth/base_proc_sys_reset_0_1.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'base_proc_sys_reset_0_1' (117#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_proc_sys_reset_0_1/synth/base_proc_sys_reset_0_1.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_reset_rx_pclk' of module 'base_proc_sys_reset_0_1' requires 10 connections, but only 7 given [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/synth/base.v:2255]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/synth/base.v:2263]
INFO: [Synth 8-6157] synthesizing module 'base_system_ila_0_0' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/synth/base_system_ila_0_0.v:216]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/synth/base_system_ila_0_0.v:279]
INFO: [Synth 8-6157] synthesizing module 'bd_e763' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/synth/bd_e763.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_e763_g_inst_0' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/synth/bd_e763_g_inst_0.v:116]
INFO: [Synth 8-6157] synthesizing module 'bd_e763_g_inst_0_gigantic_mux' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:63]
	Parameter C_NUM_MONITOR_SLOTS bound to: 2 - type: integer 
	Parameter C_MUX_LEVEL bound to: 1 - type: integer 
	Parameter C_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SYNC_EN bound to: 1'b0 
	Parameter C_SLOT_0_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_0_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_0_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_0_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_0_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_0_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_1_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_1_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_1_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_1_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_1_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_1_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_2_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_2_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_2_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_2_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_2_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_2_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_3_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_3_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_3_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_3_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_3_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_3_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_4_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_4_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_4_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_4_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_4_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_4_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_5_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_5_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_5_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_5_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_5_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_5_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_6_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_6_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_6_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_6_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_6_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_6_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_7_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_7_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_7_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_7_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_7_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_7_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_8_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_8_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_8_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_8_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_8_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_8_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_9_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_9_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_9_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_9_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_9_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_9_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_10_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_10_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_10_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_10_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_10_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_10_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_11_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_11_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_11_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_11_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_11_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_11_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_12_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_12_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_12_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_12_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_12_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_12_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_13_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_13_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_13_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_13_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_13_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_13_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_14_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_14_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_14_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_14_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_14_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_14_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_15_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_15_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_15_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_15_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_15_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_15_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_0_MON_MODE bound to: FT - type: string 
	Parameter C_SLOT_1_MON_MODE bound to: FT - type: string 
	Parameter C_SLOT_2_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_3_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_4_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_5_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_6_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_7_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_8_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_9_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_10_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_11_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_12_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_13_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_14_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_15_MON_MODE bound to: RT - type: string 
	Parameter C_MUX_0_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MUX_0_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_MUX_0_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_BURST bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_PROT bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_QOS bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_REGION bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_MUX_0_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_0_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_0_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_MUX_0_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_0_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MUX_1_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_MUX_1_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_BURST bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_PROT bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_QOS bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_REGION bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_MUX_1_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_1_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_1_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_MUX_1_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_1_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MUX_2_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_MUX_2_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_BURST bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_PROT bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_QOS bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_REGION bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_MUX_2_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_2_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_2_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_MUX_2_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_2_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MUX_3_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_MUX_3_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_BURST bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_PROT bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_QOS bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_REGION bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_MUX_3_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_3_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_3_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_MUX_3_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_3_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_NUM_OF_PROBES bound to: 0 - type: integer 
	Parameter C_PROBE0_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE2_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE3_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE4_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE5_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE6_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE7_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE8_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE9_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE10_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE11_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE12_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE13_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE14_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE15_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE16_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE17_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE18_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE19_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE20_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE21_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE22_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE23_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE24_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE25_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE26_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE27_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE28_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE29_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE30_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE31_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE32_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE33_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE34_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE35_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE36_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE37_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE38_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE39_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE40_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE41_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE42_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE43_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE44_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE45_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE46_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE47_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE48_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE49_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE50_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE51_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE52_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE53_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE54_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE55_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE56_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE57_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE58_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE59_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE60_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE61_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE62_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE63_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE64_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE65_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE66_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE67_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE68_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE69_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE70_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE71_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE72_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE73_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE74_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE75_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE76_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE77_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE78_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE79_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE80_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE81_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE82_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE83_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE84_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE85_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE86_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE87_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE88_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE89_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE90_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE91_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE92_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE93_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE94_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE95_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE96_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE97_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE98_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE99_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE100_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE101_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE102_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE103_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE104_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE105_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE106_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE107_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE108_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE109_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE110_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE111_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE112_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE113_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE114_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE115_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE116_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE117_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE118_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE119_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE120_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE121_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE122_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE123_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE124_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE125_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE126_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE127_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE128_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE129_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE130_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE131_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE132_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE133_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE134_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE135_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE136_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE137_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE138_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE139_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE140_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE141_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE142_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE143_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE144_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE145_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE146_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE147_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE148_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE149_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE150_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE151_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE152_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE153_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE154_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE155_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE156_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE157_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE158_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE159_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE160_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE161_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE162_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE163_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE164_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE165_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE166_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE167_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE168_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE169_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE170_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE171_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE172_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE173_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE174_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE175_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE176_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE177_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE178_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE179_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE180_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE181_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE182_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE183_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE184_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE185_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE186_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE187_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE188_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE189_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE190_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE191_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE192_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE193_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE194_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE195_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE196_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE197_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE198_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE199_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE200_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE201_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE202_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE203_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE204_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE205_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE206_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE207_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE208_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE209_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE210_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE211_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE212_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE213_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE214_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE215_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE216_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE217_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE218_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE219_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE220_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE221_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE222_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE223_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE224_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE225_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE226_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE227_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE228_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE229_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE230_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE231_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE232_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE233_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE234_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE235_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE236_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE237_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE238_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE239_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE240_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE241_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE242_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE243_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE244_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE245_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE246_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE247_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE248_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE249_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE250_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE251_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE252_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE253_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE254_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE255_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE256_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE257_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE258_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE259_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE260_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE261_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE262_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE263_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE264_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE265_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE266_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE267_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE268_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE269_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE270_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE271_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE272_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE273_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE274_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE275_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE276_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE277_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE278_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE279_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE280_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE281_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE282_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE283_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE284_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE285_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE286_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE287_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE288_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE289_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE290_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE291_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE292_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE293_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE294_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE295_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE296_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE297_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE298_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE299_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE300_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE301_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE302_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE303_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE304_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE305_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE306_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE307_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE308_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE309_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE310_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE311_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE312_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE313_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE314_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE315_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE316_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE317_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE318_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE319_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE320_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE321_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE322_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE323_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE324_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE325_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE326_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE327_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE328_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE329_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE330_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE331_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE332_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE333_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE334_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE335_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE336_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE337_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE338_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE339_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE340_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE341_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE342_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE343_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE344_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE345_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE346_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE347_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE348_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE349_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE350_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE351_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE352_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE353_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE354_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE355_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE356_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE357_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE358_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE359_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE360_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE361_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE362_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE363_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE364_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE365_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE366_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE367_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE368_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE369_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE370_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE371_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE372_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE373_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE374_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE375_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE376_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE377_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE378_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE379_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE380_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE381_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE382_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE383_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE384_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE385_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE386_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE387_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE388_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE389_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE390_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE391_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE392_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE393_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE394_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE395_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE396_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE397_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE398_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE399_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE400_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE401_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE402_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE403_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE404_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE405_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE406_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE407_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE408_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE409_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE410_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE411_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE412_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE413_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE414_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE415_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE416_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE417_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE418_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE419_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE420_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE421_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE422_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE423_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE424_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE425_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE426_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE427_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE428_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE429_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE430_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE431_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE432_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE433_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE434_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE435_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE436_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE437_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE438_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE439_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE440_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE441_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE442_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE443_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE444_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE445_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE446_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE447_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE448_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE449_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE450_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE451_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE452_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE453_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE454_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE455_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE456_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE457_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE458_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE459_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE460_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE461_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE462_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE463_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE464_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE465_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE466_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE467_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE468_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE469_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE470_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE471_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE472_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE473_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE474_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE475_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE476_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE477_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE478_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE479_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE480_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE481_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE482_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE483_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE484_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE485_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE486_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE487_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE488_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE489_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE490_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE491_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE492_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE493_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE494_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE495_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE496_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE497_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE498_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE499_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE500_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE501_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE502_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE503_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE504_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE505_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE506_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE507_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE508_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE509_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE510_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE511_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE0_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE1_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE2_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE3_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE4_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE5_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE6_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE7_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE8_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE9_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE10_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE11_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE12_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE13_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE14_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE15_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE16_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE17_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE18_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE19_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE20_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE21_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE22_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE23_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE24_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE25_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE26_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE27_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE28_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE29_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE30_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE31_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE32_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE33_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE34_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE35_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE36_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE37_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE38_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE39_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE40_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE41_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE42_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE43_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE44_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE45_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE46_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE47_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE48_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE49_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE50_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE51_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE52_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE53_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE54_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE55_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE56_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE57_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE58_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE59_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE60_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE61_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE62_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE63_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE64_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE65_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE66_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE67_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE68_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE69_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE70_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE71_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE72_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE73_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE74_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE75_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE76_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE77_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE78_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE79_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE80_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE81_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE82_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE83_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE84_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE85_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE86_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE87_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE88_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE89_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE90_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE91_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE92_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE93_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE94_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE95_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE96_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE97_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE98_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE99_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE100_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE101_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE102_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE103_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE104_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE105_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE106_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE107_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE108_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE109_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE110_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE111_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE112_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE113_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE114_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE115_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE116_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE117_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE118_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE119_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE120_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE121_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE122_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE123_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE124_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE125_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE126_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE127_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_0_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_0_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_0_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXI_PROTOCOL bound to: AXI4S - type: string 
	Parameter C_SLOT_0_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_0_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_0_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_TKEEP bound to: 0 - type: integer 
	Parameter C_SLOT_0_HAS_TSTRB bound to: 0 - type: integer 
	Parameter C_SLOT_0_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_SLOT_0_AXIS_TID_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_0_AXIS_TDEST_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_0_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_1_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_1_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_1_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXI_PROTOCOL bound to: AXI4S - type: string 
	Parameter C_SLOT_1_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_1_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_1_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_SLOT_1_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_2_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_2_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_2_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_2_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_2_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_2_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_2_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_3_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_3_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_3_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_3_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_3_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_3_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_3_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_4_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_4_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_4_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_4_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_4_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_4_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_4_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_5_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_5_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_5_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_5_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_5_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_5_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_5_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_6_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_6_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_6_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_6_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_6_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_6_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_6_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_7_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_7_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_7_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_7_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_7_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_7_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_7_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_8_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_8_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_8_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_8_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_8_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_8_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_8_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_9_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_9_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_9_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_9_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_9_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_9_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_9_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_10_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_10_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_10_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_10_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_10_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_10_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_10_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_11_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_11_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_11_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_11_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_11_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_11_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_11_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_12_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_12_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_12_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_12_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_12_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_12_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_12_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_13_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_13_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_13_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_13_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_13_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_13_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_13_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_14_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_14_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_14_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_14_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_14_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_14_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_14_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_15_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_15_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_15_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_15_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_15_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_15_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_15_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_EN_GIGAMUX bound to: 1'b0 
WARNING: [Synth 8-3848] Net probe_out0 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:1985]
WARNING: [Synth 8-3848] Net probe_out1 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:1986]
WARNING: [Synth 8-3848] Net probe_out2 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:1987]
WARNING: [Synth 8-3848] Net probe_out3 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:1988]
WARNING: [Synth 8-3848] Net probe_out4 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:1989]
WARNING: [Synth 8-3848] Net probe_out5 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:1990]
WARNING: [Synth 8-3848] Net probe_out6 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:1991]
WARNING: [Synth 8-3848] Net probe_out7 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:1992]
WARNING: [Synth 8-3848] Net probe_out8 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:1993]
WARNING: [Synth 8-3848] Net probe_out9 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:1994]
WARNING: [Synth 8-3848] Net probe_out10 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:1995]
WARNING: [Synth 8-3848] Net probe_out11 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:1996]
WARNING: [Synth 8-3848] Net probe_out12 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:1997]
WARNING: [Synth 8-3848] Net probe_out13 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:1998]
WARNING: [Synth 8-3848] Net probe_out14 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:1999]
WARNING: [Synth 8-3848] Net probe_out15 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2000]
WARNING: [Synth 8-3848] Net probe_out16 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2001]
WARNING: [Synth 8-3848] Net probe_out17 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2002]
WARNING: [Synth 8-3848] Net probe_out18 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2003]
WARNING: [Synth 8-3848] Net probe_out19 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2004]
WARNING: [Synth 8-3848] Net probe_out20 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2005]
WARNING: [Synth 8-3848] Net probe_out21 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2006]
WARNING: [Synth 8-3848] Net probe_out22 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2007]
WARNING: [Synth 8-3848] Net probe_out23 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2008]
WARNING: [Synth 8-3848] Net probe_out24 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2009]
WARNING: [Synth 8-3848] Net probe_out25 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2010]
WARNING: [Synth 8-3848] Net probe_out26 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2011]
WARNING: [Synth 8-3848] Net probe_out27 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2012]
WARNING: [Synth 8-3848] Net probe_out28 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2013]
WARNING: [Synth 8-3848] Net probe_out29 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2014]
WARNING: [Synth 8-3848] Net probe_out30 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2015]
WARNING: [Synth 8-3848] Net probe_out31 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2016]
WARNING: [Synth 8-3848] Net probe_out32 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2017]
WARNING: [Synth 8-3848] Net probe_out33 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2018]
WARNING: [Synth 8-3848] Net probe_out34 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2019]
WARNING: [Synth 8-3848] Net probe_out35 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2020]
WARNING: [Synth 8-3848] Net probe_out36 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2021]
WARNING: [Synth 8-3848] Net probe_out37 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2022]
WARNING: [Synth 8-3848] Net probe_out38 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2023]
WARNING: [Synth 8-3848] Net probe_out39 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2024]
WARNING: [Synth 8-3848] Net probe_out40 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2025]
WARNING: [Synth 8-3848] Net probe_out41 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2026]
WARNING: [Synth 8-3848] Net probe_out42 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2027]
WARNING: [Synth 8-3848] Net probe_out43 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2028]
WARNING: [Synth 8-3848] Net probe_out44 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2029]
WARNING: [Synth 8-3848] Net probe_out45 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2030]
WARNING: [Synth 8-3848] Net probe_out46 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2031]
WARNING: [Synth 8-3848] Net probe_out47 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2032]
WARNING: [Synth 8-3848] Net probe_out48 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2033]
WARNING: [Synth 8-3848] Net probe_out49 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2034]
WARNING: [Synth 8-3848] Net probe_out50 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2035]
WARNING: [Synth 8-3848] Net probe_out51 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2036]
WARNING: [Synth 8-3848] Net probe_out52 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2037]
WARNING: [Synth 8-3848] Net probe_out53 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2038]
WARNING: [Synth 8-3848] Net probe_out54 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2039]
WARNING: [Synth 8-3848] Net probe_out55 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2040]
WARNING: [Synth 8-3848] Net probe_out56 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2041]
WARNING: [Synth 8-3848] Net probe_out57 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2042]
WARNING: [Synth 8-3848] Net probe_out58 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2043]
WARNING: [Synth 8-3848] Net probe_out59 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2044]
WARNING: [Synth 8-3848] Net probe_out60 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2045]
WARNING: [Synth 8-3848] Net probe_out61 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2046]
WARNING: [Synth 8-3848] Net probe_out62 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2047]
WARNING: [Synth 8-3848] Net probe_out63 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2048]
WARNING: [Synth 8-3848] Net probe_out64 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2049]
WARNING: [Synth 8-3848] Net probe_out65 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2050]
WARNING: [Synth 8-3848] Net probe_out66 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2051]
WARNING: [Synth 8-3848] Net probe_out67 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2052]
WARNING: [Synth 8-3848] Net probe_out68 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2053]
WARNING: [Synth 8-3848] Net probe_out69 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2054]
WARNING: [Synth 8-3848] Net probe_out70 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2055]
WARNING: [Synth 8-3848] Net probe_out71 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2056]
WARNING: [Synth 8-3848] Net probe_out72 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2057]
WARNING: [Synth 8-3848] Net probe_out73 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2058]
WARNING: [Synth 8-3848] Net probe_out74 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2059]
WARNING: [Synth 8-3848] Net probe_out75 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2060]
WARNING: [Synth 8-3848] Net probe_out76 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2061]
WARNING: [Synth 8-3848] Net probe_out77 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2062]
WARNING: [Synth 8-3848] Net probe_out78 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2063]
WARNING: [Synth 8-3848] Net probe_out79 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2064]
WARNING: [Synth 8-3848] Net probe_out80 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2065]
WARNING: [Synth 8-3848] Net probe_out81 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2066]
WARNING: [Synth 8-3848] Net probe_out82 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2067]
WARNING: [Synth 8-3848] Net probe_out83 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2068]
WARNING: [Synth 8-3848] Net probe_out84 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2069]
WARNING: [Synth 8-3848] Net probe_out85 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2070]
WARNING: [Synth 8-3848] Net probe_out86 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2071]
WARNING: [Synth 8-3848] Net probe_out87 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2072]
WARNING: [Synth 8-3848] Net probe_out88 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2073]
WARNING: [Synth 8-3848] Net probe_out89 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2074]
WARNING: [Synth 8-3848] Net probe_out90 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2075]
WARNING: [Synth 8-3848] Net probe_out91 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2076]
WARNING: [Synth 8-3848] Net probe_out92 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2077]
WARNING: [Synth 8-3848] Net probe_out93 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2078]
WARNING: [Synth 8-3848] Net probe_out94 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2079]
WARNING: [Synth 8-3848] Net probe_out95 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2080]
WARNING: [Synth 8-3848] Net probe_out96 in module/entity bd_e763_g_inst_0_gigantic_mux does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:2081]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'bd_e763_g_inst_0_gigantic_mux' (119#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/bd_e763_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-6155] done synthesizing module 'bd_e763_g_inst_0' (120#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_1/synth/bd_e763_g_inst_0.v:116]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/synth/bd_e763.v:122]
INFO: [Synth 8-6157] synthesizing module 'bd_e763_ila_lib_0' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_0/synth/bd_e763_ila_lib_0.v:84]
WARNING: [Synth 8-350] instance 'inst' of module 'ila_v6_2_7_ila' requires 1033 connections, but only 1027 given [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_0/synth/bd_e763_ila_lib_0.v:3235]
INFO: [Synth 8-6155] done synthesizing module 'bd_e763_ila_lib_0' (121#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_0/synth/bd_e763_ila_lib_0.v:84]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'g_inst'. This will prevent further optimization [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/synth/bd_e763.v:91]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_lib'. This will prevent further optimization [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/synth/bd_e763.v:122]
INFO: [Synth 8-6155] done synthesizing module 'bd_e763' (122#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/synth/bd_e763.v:10]
INFO: [Synth 8-6155] done synthesizing module 'base_system_ila_0_0' (123#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/synth/base_system_ila_0_0.v:216]
INFO: [Synth 8-6157] synthesizing module 'base_v_axi4s_vid_out_0_0' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_axi4s_vid_out_0_0/synth/base_v_axi4s_vid_out_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'v_axi4s_vid_out_v4_0_9' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/9a07/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:2101]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_PIXELS_PER_CLOCK bound to: 1 - type: integer 
	Parameter C_COMPONENTS_PER_PIXEL bound to: 3 - type: integer 
	Parameter C_S_AXIS_COMPONENT_WIDTH bound to: 8 - type: integer 
	Parameter C_NATIVE_COMPONENT_WIDTH bound to: 8 - type: integer 
	Parameter C_NATIVE_DATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_HAS_ASYNC_CLK bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_VTG_MASTER_SLAVE bound to: 0 - type: integer 
	Parameter C_HYSTERESIS_LEVEL bound to: 12 - type: integer 
	Parameter C_SYNC_LOCK_THRESHOLD bound to: 4 - type: integer 
	Parameter C_INCLUDE_PIXEL_REPEAT bound to: 0 - type: integer 
	Parameter C_INCLUDE_PIXEL_REMAP_420 bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH_PIXEL_REMAP_420 bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'v_axi4s_vid_out_v4_0_9_cdc_single' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/9a07/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:207]
	Parameter C_SYNC_FF bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (124#1) [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6155] done synthesizing module 'v_axi4s_vid_out_v4_0_9_cdc_single' (125#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/9a07/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:207]
INFO: [Synth 8-6157] synthesizing module 'v_axi4s_vid_out_v4_0_9_coupler' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/9a07/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:294]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_HAS_ASYNC_CLK bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_PIXELS_PER_CLOCK bound to: 1 - type: integer 
	Parameter C_COMPONENTS_PER_PIXEL bound to: 3 - type: integer 
	Parameter C_S_AXIS_COMPONENT_WIDTH bound to: 8 - type: integer 
	Parameter C_NATIVE_COMPONENT_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_NATIVE_DATA_WIDTH bound to: 24 - type: integer 
	Parameter C_NUM_COMPONENTS bound to: 3 - type: integer 
	Parameter C_DO_TRIM bound to: 1'b0 
	Parameter C_DO_PAD bound to: 1'b0 
	Parameter C_DATA_WIDTH bound to: 27 - type: integer 
	Parameter C_DIFF_COMPONENT_WIDTH bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'v_axi4s_vid_out_v4_0_9_fifo_async' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/9a07/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:59]
	Parameter C_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_DATA_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1937]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 32 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 27 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 27 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_SYNC_STAGES bound to: 4 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 32 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 27 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 27 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 32 - type: integer 
	Parameter FIFO_SIZE bound to: 864 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 9 - type: integer 
	Parameter PF_THRESH_MAX bound to: 27 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 27 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 6 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 6 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 864 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 27 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 27 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 27 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 27 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 27 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 27 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 27 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 27 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 27 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 27 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 27 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 27 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 27 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:467]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2588]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (126#1) [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:358]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (127#1) [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
	Parameter REG_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec' (128#1) [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized0' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 6 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized0' (128#1) [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
	Parameter REG_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (128#1) [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized1' (128#1) [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (129#1) [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1161]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1218]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (130#1) [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1638]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1663]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1107]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (131#1) [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1055]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (132#1) [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COUNTER_WIDTH bound to: 6 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (132#1) [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (132#1) [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (132#1) [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1266]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1266]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (133#1) [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async' (134#1) [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1937]
WARNING: [Synth 8-350] instance 'XPM_FIFO_ASYNC_INST' of module 'xpm_fifo_async' requires 26 connections, but only 22 given [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/9a07/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:108]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'v_axi4s_vid_out_v4_0_9_fifo_async' (135#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/9a07/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:59]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'v_axi4s_vid_out_v4_0_9_coupler' (136#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/9a07/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:294]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_VTG_MASTER_SLAVE bound to: 0 - type: integer 
	Parameter C_HYSTERESIS_LEVEL bound to: 12 - type: integer 
	Parameter C_SYNC_LOCK_THRESHOLD bound to: 4 - type: integer 
	Parameter C_SYNC_VTG_LAG_MAX bound to: 32'b00000000000000000000000000100000 
	Parameter C_SYNC_IDLE bound to: 4'b0000 
	Parameter C_SYNC_CALN_SOF_VTG bound to: 4'b0001 
	Parameter C_SYNC_CALN_SOF_FIFO bound to: 4'b0010 
	Parameter C_SYNC_FALN_EOL_LEADING bound to: 4'b0011 
	Parameter C_SYNC_FALN_EOL_LAGGING bound to: 4'b0100 
	Parameter C_SYNC_FALN_SOF_LEADING bound to: 4'b0101 
	Parameter C_SYNC_FALN_SOF_LAGGING bound to: 4'b0110 
	Parameter C_SYNC_FALN_ACTIVE bound to: 4'b0111 
	Parameter C_SYNC_FALN_LOCK bound to: 4'b1000 
	Parameter C_SYNC_LALN_EOL_LEADING bound to: 4'b1001 
	Parameter C_SYNC_LALN_EOL_LAGGING bound to: 4'b1010 
	Parameter C_SYNC_LALN_SOF_LEADING bound to: 4'b1011 
	Parameter C_SYNC_LALN_SOF_LAGGING bound to: 4'b1100 
INFO: [Synth 8-155] case statement is not full and has no default [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/9a07/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:820]
INFO: [Synth 8-155] case statement is not full and has no default [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/9a07/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:648]
WARNING: [Synth 8-6014] Unused sequential element fifo_fid_dly_reg was removed.  [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/9a07/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:675]
WARNING: [Synth 8-6014] Unused sequential element vtg_fid_dly_reg was removed.  [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/9a07/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:702]
	Parameter C_NATIVE_DATA_WIDTH bound to: 24 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element locked_from_sync_dly_reg was removed.  [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/9a07/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:2316]
WARNING: [Synth 8-6014] Unused sequential element aclk_reset_pulse_reg was removed.  [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/9a07/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:2231]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-350] instance 'v_axi4s_vid_out_0' of module 'base_v_axi4s_vid_out_0_0' requires 30 connections, but only 23 given [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/synth/base.v:2280]
INFO: [Synth 8-155] case statement is not full and has no default [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_v_tpg_CTRL_s_axi.v:381]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_AXIvideo2MultiPixStr.v:87]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_reg_unsigned_short_s.v:38]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_AXIvideo2MultiPixStr.v:1029]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_AXIvideo2MultiPixStr.v:1033]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_AXIvideo2MultiPixStr.v:1037]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbow.v:44]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbowvdy.v:27]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbowvdy.v:28]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternRainbowvdy_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbowvdy.v:31]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternRainbowvdy_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbowvdy.v:32]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbow.v:534]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbow.v:536]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbow.v:538]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbow.v:578]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbow.v:580]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbow.v:624]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbow.v:640]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbow.v:642]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbow.v:644]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbow.v:658]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbow.v:672]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbow.v:674]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbow.v:676]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbow.v:678]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbow.v:680]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbow.v:682]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorSqu.v:50]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorbkb.v:21]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternDPColorbkb_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorbkb.v:24]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorcud.v:21]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternDPColorcud_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorcud.v:24]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColordEe.v:21]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternDPColordEe_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColordEe.v:24]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColoreOg.v:21]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternDPColoreOg_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColoreOg.v:24]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorfYi.v:21]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternDPColorfYi_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorfYi.v:24]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorg8j.v:21]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternDPColorg8j_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorg8j.v:24]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorhbi.v:21]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternDPColorhbi_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorhbi.v:24]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColoribs.v:21]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternDPColoribs_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColoribs.v:24]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorjbC.v:21]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternDPColorjbC_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorjbC.v:24]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorkbM.v:21]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternDPColorkbM_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorkbM.v:24]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorlbW.v:21]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternDPColorlbW_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorlbW.v:24]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColormb6.v:21]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternDPColormb6_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColormb6.v:24]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorncg.v:21]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternDPColorncg_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorncg.v:24]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorSqu.v:682]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorSqu.v:688]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorSqu.v:690]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorSqu.v:706]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorSqu.v:708]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorSqu.v:710]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorSqu.v:762]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorSqu.v:764]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorSqu.v:766]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorSqu.v:768]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorSqu.v:774]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorSqu.v:780]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorSqu.v:832]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorSqu.v:834]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternZonePlaLf8_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternZonePlaLf8.v:24]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCheckerocq.v:21]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternCheckerocq_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCheckerocq.v:24]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCheckerqcK.v:21]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternCheckerqcK_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCheckerqcK.v:24]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCheckersc4.v:21]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternCheckersc4_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCheckersc4.v:24]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCheckertde.v:21]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternCheckertde_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCheckertde.v:24]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternTartanCEe0.v:21]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternTartanCEe0_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternTartanCEe0.v:24]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCrossHaCeG.v:21]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternCrossHaCeG_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCrossHaCeG.v:24]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCrossHaDeQ.v:21]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternCrossHaDeQ_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCrossHaDeQ.v:24]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternColorBars.v:46]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternColorBars.v:405]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternColorBars.v:407]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternColorBars.v:409]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternColorBars.v:461]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternColorBars.v:497]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternColorBars.v:501]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternColorBars.v:505]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorRam.v:46]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorRam.v:131]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorRam.v:133]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorRam.v:149]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorRam.v:151]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorRam.v:155]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorRam.v:159]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorRam.v:185]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorRam.v:187]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternSolidBlXh4.v:21]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternSolidBlXh4_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternSolidBlXh4.v:24]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternSolidGrYie.v:21]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternSolidGrYie_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternSolidGrYie.v:24]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternSolidReZio.v:21]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternSolidReZio_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternSolidReZio.v:24]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternHorizontal.v:46]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternHorizontal.v:112]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternHorizontal.v:114]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternTemporalRa.v:30]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPBlackWhi.v:28]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCrossHa0iy.v:21]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternCrossHa0iy_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCrossHa0iy.v:24]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_MultiPixStream2AXIvi.v:81]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_dest_V_1_sel_rd_reg was removed.  [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_MultiPixStream2AXIvi.v:336]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_id_V_1_sel_rd_reg was removed.  [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_MultiPixStream2AXIvi.v:362]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_keep_V_1_sel_rd_reg was removed.  [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_MultiPixStream2AXIvi.v:388]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_strb_V_1_sel_rd_reg was removed.  [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_MultiPixStream2AXIvi.v:450]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_PIXELS_PER_CLOCK bound to: 1 - type: integer 
	Parameter C_COMPONENTS_PER_PIXEL bound to: 3 - type: integer 
	Parameter C_M_AXIS_COMPONENT_WIDTH bound to: 8 - type: integer 
	Parameter C_NATIVE_COMPONENT_WIDTH bound to: 8 - type: integer 
	Parameter C_NATIVE_DATA_WIDTH bound to: 24 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_HAS_ASYNC_CLK bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_INCLUDE_PIXEL_DROP bound to: 0 - type: integer 
	Parameter C_INCLUDE_PIXEL_REMAP_420 bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH_PIXEL_REMAP_420 bound to: 10 - type: integer 
	Parameter C_SYNC_FF bound to: 4 - type: integer 
	Parameter C_NATIVE_DATA_WIDTH bound to: 24 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_HAS_ASYNC_CLK bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_PIXELS_PER_CLOCK bound to: 1 - type: integer 
	Parameter C_COMPONENTS_PER_PIXEL bound to: 3 - type: integer 
	Parameter C_M_AXIS_COMPONENT_WIDTH bound to: 8 - type: integer 
	Parameter C_NATIVE_COMPONENT_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_NATIVE_DATA_WIDTH bound to: 24 - type: integer 
	Parameter C_NUM_COMPONENTS bound to: 3 - type: integer 
	Parameter C_DO_TRIM bound to: 1'b0 
	Parameter C_DO_PAD bound to: 1'b0 
	Parameter C_DATA_WIDTH bound to: 27 - type: integer 
	Parameter C_DIFF_COMPONENT_WIDTH bound to: 0 - type: integer 
	Parameter C_DIFF_AXIS_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 27 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 4096 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 27 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 27 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_SYNC_STAGES bound to: 4 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Common 17-14] Message 'Synth 8-6104' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 4096 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 27 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 27 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 4096 - type: integer 
	Parameter FIFO_SIZE bound to: 110592 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 12 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 12 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 9 - type: integer 
	Parameter PF_THRESH_MAX bound to: 4091 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 4091 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 13 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 13 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 110592 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 27 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 27 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 27 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 12 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 27 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 27 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 27 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 12 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 27 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 27 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 27 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 27 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 4096 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 27 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 27 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 12 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 12 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 12 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 12 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 27 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:467]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2588]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
	Parameter REG_WIDTH bound to: 12 - type: integer 
	Parameter DEST_SYNC_FF bound to: 6 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 13 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
	Parameter REG_WIDTH bound to: 13 - type: integer 
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 13 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1161]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1218]
	Parameter COUNTER_WIDTH bound to: 13 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter COUNTER_WIDTH bound to: 12 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
	Parameter COUNTER_WIDTH bound to: 12 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1266]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1266]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-350] instance 'XPM_FIFO_ASYNC_INST' of module 'xpm_fifo_async' requires 26 connections, but only 22 given [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/d987/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:108]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-350] instance 'v_vid_in_axi4s_0' of module 'base_v_vid_in_axi4s_0_0' requires 28 connections, but only 24 given [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/synth/base.v:2343]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'base_v_tc_0_1' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tc_0_1/synth/base_v_tc_0_1.vhd:94]
	Parameter C_HAS_AXI4_LITE bound to: 1 - type: integer 
	Parameter C_HAS_INTC_IF bound to: 0 - type: integer 
	Parameter C_GEN_INTERLACED bound to: 0 - type: integer 
	Parameter C_GEN_HACTIVE_SIZE bound to: 1366 - type: integer 
	Parameter C_GEN_VACTIVE_SIZE bound to: 768 - type: integer 
	Parameter C_GEN_CPARITY bound to: 0 - type: integer 
	Parameter C_GEN_FIELDID_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VBLANK_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_HBLANK_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VSYNC_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_HSYNC_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_AVIDEO_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_ACHROMA_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VIDEO_FORMAT bound to: 2 - type: integer 
	Parameter C_GEN_HFRAME_SIZE bound to: 1792 - type: integer 
	Parameter C_GEN_F0_VFRAME_SIZE bound to: 798 - type: integer 
	Parameter C_GEN_F1_VFRAME_SIZE bound to: 750 - type: integer 
	Parameter C_GEN_HSYNC_START bound to: 1532 - type: integer 
	Parameter C_GEN_HSYNC_END bound to: 1572 - type: integer 
	Parameter C_GEN_F0_VBLANK_HSTART bound to: 1366 - type: integer 
	Parameter C_GEN_F0_VBLANK_HEND bound to: 1366 - type: integer 
	Parameter C_GEN_F0_VSYNC_VSTART bound to: 773 - type: integer 
	Parameter C_GEN_F0_VSYNC_VEND bound to: 778 - type: integer 
	Parameter C_GEN_F0_VSYNC_HSTART bound to: 1366 - type: integer 
	Parameter C_GEN_F0_VSYNC_HEND bound to: 1366 - type: integer 
	Parameter C_GEN_F1_VBLANK_HSTART bound to: 1280 - type: integer 
	Parameter C_GEN_F1_VBLANK_HEND bound to: 1280 - type: integer 
	Parameter C_GEN_F1_VSYNC_VSTART bound to: 724 - type: integer 
	Parameter C_GEN_F1_VSYNC_VEND bound to: 729 - type: integer 
	Parameter C_GEN_F1_VSYNC_HSTART bound to: 1280 - type: integer 
	Parameter C_GEN_F1_VSYNC_HEND bound to: 1280 - type: integer 
	Parameter C_FSYNC_HSTART0 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART0 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART1 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART1 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART2 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART2 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART3 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART3 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART4 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART4 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART5 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART5 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART6 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART6 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART7 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART7 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART8 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART8 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART9 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART9 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART10 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART10 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART11 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART11 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART12 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART12 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART13 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART13 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART14 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART14 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART15 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART15 bound to: 0 - type: integer 
	Parameter C_MAX_PIXELS bound to: 4096 - type: integer 
	Parameter C_MAX_LINES bound to: 4096 - type: integer 
	Parameter C_NUM_FSYNCS bound to: 1 - type: integer 
	Parameter C_INTERLACE_EN bound to: 0 - type: integer 
	Parameter C_GEN_AUTO_SWITCH bound to: 0 - type: integer 
	Parameter C_DETECT_EN bound to: 1 - type: integer 
	Parameter C_SYNC_EN bound to: 0 - type: integer 
	Parameter C_GENERATE_EN bound to: 0 - type: integer 
	Parameter C_DET_HSYNC_EN bound to: 1 - type: integer 
	Parameter C_DET_VSYNC_EN bound to: 1 - type: integer 
	Parameter C_DET_HBLANK_EN bound to: 1 - type: integer 
	Parameter C_DET_VBLANK_EN bound to: 1 - type: integer 
	Parameter C_DET_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_DET_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_GEN_HSYNC_EN bound to: 1 - type: integer 
	Parameter C_GEN_VSYNC_EN bound to: 1 - type: integer 
	Parameter C_GEN_HBLANK_EN bound to: 1 - type: integer 
	Parameter C_GEN_VBLANK_EN bound to: 1 - type: integer 
	Parameter C_GEN_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_GEN_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_GEN_FIELDID_EN bound to: 0 - type: integer 
	Parameter C_DET_FIELDID_EN bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'v_tc' declared at 'z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/6694/hdl/v_tc_v6_1_vh_rfs.vhd:7217' bound to instance 'U0' of component 'v_tc' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tc_0_1/synth/base_v_tc_0_1.vhd:281]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010100001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010110011 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 10 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 512 - type: integer 
	Parameter C_FAMILY bound to: virtex5 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010100001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010110011 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b100000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (253#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (253#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (254#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (255#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (256#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'base_v_tc_0_1' (263#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tc_0_1/synth/base_v_tc_0_1.vhd:94]
INFO: [Synth 8-638] synthesizing module 'base_v_tc_0_0' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tc_0_0/synth/base_v_tc_0_0.vhd:96]
	Parameter C_HAS_AXI4_LITE bound to: 1 - type: integer 
	Parameter C_HAS_INTC_IF bound to: 0 - type: integer 
	Parameter C_GEN_INTERLACED bound to: 0 - type: integer 
	Parameter C_GEN_HACTIVE_SIZE bound to: 1920 - type: integer 
	Parameter C_GEN_VACTIVE_SIZE bound to: 1080 - type: integer 
	Parameter C_GEN_CPARITY bound to: 0 - type: integer 
	Parameter C_GEN_FIELDID_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VBLANK_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_HBLANK_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VSYNC_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_HSYNC_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_AVIDEO_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_ACHROMA_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VIDEO_FORMAT bound to: 2 - type: integer 
	Parameter C_GEN_HFRAME_SIZE bound to: 2200 - type: integer 
	Parameter C_GEN_F0_VFRAME_SIZE bound to: 1125 - type: integer 
	Parameter C_GEN_F1_VFRAME_SIZE bound to: 1125 - type: integer 
	Parameter C_GEN_HSYNC_START bound to: 2008 - type: integer 
	Parameter C_GEN_HSYNC_END bound to: 2052 - type: integer 
	Parameter C_GEN_F0_VBLANK_HSTART bound to: 1920 - type: integer 
	Parameter C_GEN_F0_VBLANK_HEND bound to: 1920 - type: integer 
	Parameter C_GEN_F0_VSYNC_VSTART bound to: 1083 - type: integer 
	Parameter C_GEN_F0_VSYNC_VEND bound to: 1088 - type: integer 
	Parameter C_GEN_F0_VSYNC_HSTART bound to: 1920 - type: integer 
	Parameter C_GEN_F0_VSYNC_HEND bound to: 1920 - type: integer 
	Parameter C_GEN_F1_VBLANK_HSTART bound to: 1920 - type: integer 
	Parameter C_GEN_F1_VBLANK_HEND bound to: 1920 - type: integer 
	Parameter C_GEN_F1_VSYNC_VSTART bound to: 1083 - type: integer 
	Parameter C_GEN_F1_VSYNC_VEND bound to: 1088 - type: integer 
	Parameter C_GEN_F1_VSYNC_HSTART bound to: 1920 - type: integer 
	Parameter C_GEN_F1_VSYNC_HEND bound to: 1920 - type: integer 
	Parameter C_FSYNC_HSTART0 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART0 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART1 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART1 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART2 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART2 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART3 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART3 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART4 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART4 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART5 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART5 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART6 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART6 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART7 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART7 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART8 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART8 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART9 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART9 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART10 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART10 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART11 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART11 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART12 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART12 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART13 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART13 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART14 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART14 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART15 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART15 bound to: 0 - type: integer 
	Parameter C_MAX_PIXELS bound to: 4096 - type: integer 
	Parameter C_MAX_LINES bound to: 4096 - type: integer 
	Parameter C_NUM_FSYNCS bound to: 1 - type: integer 
	Parameter C_INTERLACE_EN bound to: 0 - type: integer 
	Parameter C_GEN_AUTO_SWITCH bound to: 0 - type: integer 
	Parameter C_DETECT_EN bound to: 0 - type: integer 
	Parameter C_SYNC_EN bound to: 0 - type: integer 
	Parameter C_GENERATE_EN bound to: 1 - type: integer 
	Parameter C_DET_HSYNC_EN bound to: 1 - type: integer 
	Parameter C_DET_VSYNC_EN bound to: 1 - type: integer 
	Parameter C_DET_HBLANK_EN bound to: 1 - type: integer 
	Parameter C_DET_VBLANK_EN bound to: 1 - type: integer 
	Parameter C_DET_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_DET_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_GEN_HSYNC_EN bound to: 1 - type: integer 
	Parameter C_GEN_VSYNC_EN bound to: 1 - type: integer 
	Parameter C_GEN_HBLANK_EN bound to: 1 - type: integer 
	Parameter C_GEN_VBLANK_EN bound to: 1 - type: integer 
	Parameter C_GEN_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_GEN_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_GEN_FIELDID_EN bound to: 0 - type: integer 
	Parameter C_DET_FIELDID_EN bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'v_tc' declared at 'z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/6694/hdl/v_tc_v6_1_vh_rfs.vhd:7217' bound to instance 'U0' of component 'v_tc' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tc_0_0/synth/base_v_tc_0_0.vhd:283]
INFO: [Synth 8-256] done synthesizing module 'base_v_tc_0_0' (265#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tc_0_0/synth/base_v_tc_0_0.vhd:96]
WARNING: [Synth 8-350] instance 'vtc_gen' of module 'base_v_tc_0_0' requires 32 connections, but only 31 given [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/synth/base.v:2401]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-638] synthesizing module 'base_proc_sys_reset_0_2' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_proc_sys_reset_0_2/synth/base_proc_sys_reset_0_2.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_proc_sys_reset_0_2/synth/base_proc_sys_reset_0_2.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'base_proc_sys_reset_0_2' (268#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_proc_sys_reset_0_2/synth/base_proc_sys_reset_0_2.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_reset_150MHz' of module 'base_proc_sys_reset_0_2' requires 10 connections, but only 7 given [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/synth/base.v:657]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 16 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 1 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 1 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_processing_system7_0_0/synth/base_processing_system7_0_0.v:592]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'base_processing_system7_0_0' requires 150 connections, but only 125 given [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/synth/base.v:665]
	Parameter IN0_WIDTH bound to: 11 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter NUM_PORTS bound to: 6 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG3_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG2_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG1_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG0_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[31]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[30]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[29]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[28]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[27]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[26]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[25]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[24]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[23]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[22]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[21]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[20]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[19]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[18]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[17]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[16]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[15]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[14]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[13]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[12]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[11]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[10]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[9]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[8]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_VALID
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v0chroma_start[11]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v0chroma_start[10]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v0chroma_start[9]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v0chroma_start[8]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v0chroma_start[7]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v0chroma_start[6]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v0chroma_start[5]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v0chroma_start[4]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v0chroma_start[3]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v0chroma_start[2]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v0chroma_start[1]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v0chroma_start[0]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1total[11]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1total[10]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:15 ; elapsed = 00:04:31 . Memory (MB): peak = 1305.848 ; gain = 907.020
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_2/bd_0/ip/ip_0/synth/bd_26e2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_2/bd_0/ip/ip_0/synth/bd_26e2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_2/bd_0/ip/ip_0/synth/bd_26e2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_2/bd_0/ip/ip_0/synth/bd_26e2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_2/bd_0/ip/ip_0/synth/bd_26e2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_2/bd_0/ip/ip_0/synth/bd_26e2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_2/bd_0/ip/ip_0/synth/bd_26e2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_2/bd_0/ip/ip_0/synth/bd_26e2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_2/bd_0/ip/ip_0/synth/bd_26e2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_2/bd_0/ip/ip_0/synth/bd_26e2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_2/bd_0/ip/ip_0/synth/bd_26e2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_2/bd_0/ip/ip_0/synth/bd_26e2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_2/bd_0/ip/ip_0/synth/bd_26e2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_2/bd_0/ip/ip_0/synth/bd_26e2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_2/bd_0/ip/ip_0/synth/bd_26e2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_2/bd_0/ip/ip_0/synth/bd_26e2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_2/bd_0/ip/ip_0/synth/bd_26e2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_2/bd_0/ip/ip_0/synth/bd_26e2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_2/bd_0/ip/ip_0/synth/bd_26e2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_2/bd_0/ip/ip_0/synth/bd_26e2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_2/bd_0/ip/ip_0/synth/bd_26e2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_2/bd_0/ip/ip_0/synth/bd_26e2_ila_lib_0.v:3215]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:18 ; elapsed = 00:04:36 . Memory (MB): peak = 1305.848 ; gain = 907.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:18 ; elapsed = 00:04:36 . Memory (MB): peak = 1305.848 ; gain = 907.020
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 580 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0.xdc] for cell 'base_i/processing_system7_0/inst'
Finished Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0.xdc] for cell 'base_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0.xdc] for cell 'base_i/ethernet/gmii_to_rgmii_0/U0'
Finished Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0.xdc] for cell 'base_i/ethernet/gmii_to_rgmii_0/U0'
Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_proc_sys_reset_0_0/base_proc_sys_reset_0_0_board.xdc] for cell 'base_i/ethernet/proc_sys_reset_200MHz/U0'
Finished Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_proc_sys_reset_0_0/base_proc_sys_reset_0_0_board.xdc] for cell 'base_i/ethernet/proc_sys_reset_200MHz/U0'
Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_proc_sys_reset_0_0/base_proc_sys_reset_0_0.xdc] for cell 'base_i/ethernet/proc_sys_reset_200MHz/U0'
Finished Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_proc_sys_reset_0_0/base_proc_sys_reset_0_0.xdc] for cell 'base_i/ethernet/proc_sys_reset_200MHz/U0'
Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0.xdc] for cell 'base_i/ethernet/gmii_to_rgmii_1/U0'
Finished Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0.xdc] for cell 'base_i/ethernet/gmii_to_rgmii_1/U0'
Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_proc_sys_reset_0_2/base_proc_sys_reset_0_2_board.xdc] for cell 'base_i/proc_sys_reset_150MHz/U0'
Finished Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_proc_sys_reset_0_2/base_proc_sys_reset_0_2_board.xdc] for cell 'base_i/proc_sys_reset_150MHz/U0'
Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_proc_sys_reset_0_2/base_proc_sys_reset_0_2.xdc] for cell 'base_i/proc_sys_reset_150MHz/U0'
Finished Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_proc_sys_reset_0_2/base_proc_sys_reset_0_2.xdc] for cell 'base_i/proc_sys_reset_150MHz/U0'
Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'base_i/hdmi/stream_ila/inst/ila_lib/inst'
Finished Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'base_i/hdmi/stream_ila/inst/ila_lib/inst'
Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_proc_sys_reset_0_1/base_proc_sys_reset_0_1_board.xdc] for cell 'base_i/hdmi/proc_sys_reset_rx_pclk/U0'
Finished Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_proc_sys_reset_0_1/base_proc_sys_reset_0_1_board.xdc] for cell 'base_i/hdmi/proc_sys_reset_rx_pclk/U0'
Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_proc_sys_reset_0_1/base_proc_sys_reset_0_1.xdc] for cell 'base_i/hdmi/proc_sys_reset_rx_pclk/U0'
Finished Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_proc_sys_reset_0_1/base_proc_sys_reset_0_1.xdc] for cell 'base_i/hdmi/proc_sys_reset_rx_pclk/U0'
Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_clk_wiz_0_0/base_clk_wiz_0_0_board.xdc] for cell 'base_i/clk_wiz_0/inst'
Finished Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_clk_wiz_0_0/base_clk_wiz_0_0_board.xdc] for cell 'base_i/clk_wiz_0/inst'
Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_clk_wiz_0_0/base_clk_wiz_0_0.xdc] for cell 'base_i/clk_wiz_0/inst'
Finished Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_clk_wiz_0_0/base_clk_wiz_0_0.xdc] for cell 'base_i/clk_wiz_0/inst'
Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst'
Finished Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst'
Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst'
Finished Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst'
Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'base_i/audio/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'base_i/audio/system_ila_0/inst/ila_lib/inst'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/constrs_1/new/top.xdc]
WARNING: [Vivado 12-507] No nets matched 'AC_BCLK_IBUF'. [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/constrs_1/new/top.xdc:193]
Finished Parsing XDC File [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/constrs_1/new/top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/constrs_1/new/top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/base_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_clocks.xdc] for cell 'base_i/ethernet/gmii_to_rgmii_0/U0'
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'base_gmii_to_rgmii_0_0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_clocks.xdc:7]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_clocks.xdc:20]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_clocks.xdc:21]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_clocks.xdc:24]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_clocks.xdc:32]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_clocks.xdc:33]
Finished Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_clocks.xdc] for cell 'base_i/ethernet/gmii_to_rgmii_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_clocks.xdc] for cell 'base_i/ethernet/gmii_to_rgmii_1/U0'
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'base_gmii_to_rgmii_1_0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_clocks.xdc:7]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_clocks.xdc:20]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_clocks.xdc:21]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_clocks.xdc:24]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_clocks.xdc:32]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_clocks.xdc:33]
Finished Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_clocks.xdc] for cell 'base_i/ethernet/gmii_to_rgmii_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_axi4s_vid_out_0_0/base_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'base_i/hdmi/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_axi4s_vid_out_0_0/base_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'base_i/hdmi/v_axi4s_vid_out_0/inst'
Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_vid_in_axi4s_0_0/base_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'base_i/hdmi/v_vid_in_axi4s_0/inst'
Finished Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_vid_in_axi4s_0_0/base_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'base_i/hdmi/v_vid_in_axi4s_0/inst'
Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tc_0_0/base_v_tc_0_0_clocks.xdc] for cell 'base_i/hdmi/vtc_gen/U0'
Finished Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tc_0_0/base_v_tc_0_0_clocks.xdc] for cell 'base_i/hdmi/vtc_gen/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tc_0_0/base_v_tc_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/base_v_tpg_0_0.xdc] for cell 'base_i/hdmi/v_tpg_0/inst'
Finished Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/base_v_tpg_0_0.xdc] for cell 'base_i/hdmi/v_tpg_0/inst'
Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tc_0_1/base_v_tc_0_1_clocks.xdc] for cell 'base_i/hdmi/vtc_det/U0'
Finished Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tc_0_1/base_v_tc_0_1_clocks.xdc] for cell 'base_i/hdmi/vtc_det/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tc_0_1/base_v_tc_0_1_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_i/hdmi/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_i/hdmi/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_i/hdmi/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_i/hdmi/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_i/hdmi/v_vid_in_axi4s_0/inst/CDC_SINGLE_REMAP_OVERFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_i/hdmi/v_vid_in_axi4s_0/inst/CDC_SINGLE_REMAP_OVERFLOW_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_i/hdmi/v_vid_in_axi4s_0/inst/CDC_SINGLE_RESET_PULSE_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_i/hdmi/v_vid_in_axi4s_0/inst/CDC_SINGLE_RESET_PULSE_INST/xpm_cdc_single_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 435 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 220 instances
  CFGLUT5 => SRLC32E: 38 instances
  FD => FDRE: 48 instances
  FDP => FDPE: 78 instances
  FDR => FDRE: 36 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  IODELAYE1 => IDELAYE2: 10 instances
  SRL16 => SRL16E: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.377 . Memory (MB): peak = 1356.684 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:04:54 ; elapsed = 00:05:17 . Memory (MB): peak = 1356.684 ; gain = 957.855
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-3
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adv_drdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_en" won't be mapped to RAM because it is too sparse
.p 8
.s 4
.r SM_IDLE
	 SM_IDLE SM_CMD_EN 
	 SM_IDLE SM_IDLE 
	 SM_CMD_EN SM_CMD_ACCEPTED 
	 SM_CMD_EN SM_DONE 
	 SM_CMD_EN SM_CMD_EN 
	 SM_CMD_ACCEPTED SM_CMD_EN 
	 SM_CMD_ACCEPTED SM_CMD_ACCEPTED 
	 SM_DONE SM_IDLE 
.e
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3574]
WARNING: [Synth 8-6014] Unused sequential element gen_axilite.s_axi_wready_i_reg was removed.  [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3574]
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'idelay_reset_cnt_reg' in module 'base_gmii_to_rgmii_0_0_resets'
INFO: [Synth 8-5544] ROM "idelayctrl_reset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idelay_reset_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'MDIO_INTERFACE'
INFO: [Synth 8-5544] ROM "BIT_COUNT_LOAD_VALUE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BIT_COUNT_LOAD_EN" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RD" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ADDRESS_MATCH" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEW_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEW_STATE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEW_STATE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEW_STATE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
WARNING: [Synth 8-6014] Unused sequential element seq_cnt_en_reg was removed.  [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adv_drdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized11'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized12'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized13'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized14'
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adv_drdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:827]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'v_axi4s_vid_out_v4_0_9_sync'
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'base_v_tpg_0_0_v_tpg_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'base_v_tpg_0_0_v_tpg_CTRL_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_129_fu_351_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp2_fu_361_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbowvdy.v:41]
WARNING: [Synth 8-6014] Unused sequential element q1_reg was removed.  [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbowvdy.v:51]
WARNING: [Synth 8-6014] Unused sequential element q2_reg was removed.  [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbowvdy.v:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_64_reg_720_reg' and it is trimmed from '17' to '16' bits. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbow.v:432]
INFO: [Synth 8-5546] ROM "tmp_fu_125_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_141_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phitmp5_fu_409_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_65_fu_399_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_63_fu_393_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_57_fu_345_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_55_fu_325_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_32_fu_495_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_66_fu_405_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternZonePlaLf8.v:33]
INFO: [Synth 8-5546] ROM "tmp_13_fu_234_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_170_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_fu_150_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_106_fu_305_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_100_fu_287_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_102_fu_293_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_33_fu_299_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_27_fu_281_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_fu_287_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_82_fu_256_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_83_fu_262_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_228_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_75_fu_222_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_92_fu_193_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_91_fu_187_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_62_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_100_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_19_fu_77_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_66_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_22_fu_102_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_48_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_76_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_fu_53_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_59_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_fu_53_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_59_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_fu_53_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_59_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_51_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_57_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_49_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_55_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_64_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_40_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_58_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_24_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_1025_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_1025_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_253_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_212_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_s_fu_105_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_89_fu_111_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_45_fu_56_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_407_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:827]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm2716EAF64700'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm2716EB0F8000'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm2716EB0BFA00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm27173F8D9C00'
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                  000000000000001 |                             0000
                 iSTATE6 |                  000000000000010 |                             0001
                 iSTATE2 |                  000000000000100 |                             0010
                  iSTATE |                  000000000001000 |                             0011
                 iSTATE0 |                  000000000010000 |                             0100
                iSTATE13 |                  000000000100000 |                             0101
                iSTATE11 |                  000000001000000 |                             0110
                 iSTATE9 |                  000000010000000 |                             0111
                iSTATE10 |                  000000100000000 |                             1000
                 iSTATE8 |                  000001000000000 |                             1001
                 iSTATE5 |                  000010000000000 |                             1010
                 iSTATE3 |                  000100000000000 |                             1011
                 iSTATE4 |                  001000000000000 |                             1100
                 iSTATE1 |                  010000000000000 |                             1101
                iSTATE12 |                  100000000000000 |                             1110
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'idelay_reset_cnt_reg' using encoding 'one-hot' in module 'base_gmii_to_rgmii_0_0_resets'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        idle_or_preamble |                      00000010000 |                             0000
          wait_for_start |                      00001000000 |                             0001
                opcode_1 |                      00000001000 |                             0010
                opcode_2 |                      00000000001 |                             0011
                ld_phyad |                      00000000010 |                             0100
                ld_regad |                      00000000100 |                             0101
                    ta_1 |                      10000000000 |                             0110
                    ta_2 |                      00010000000 |                             0111
                  data_1 |                      00100000000 |                             1000
                  data_2 |                      01000000000 |                             1001
                  data_3 |                      00000100000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'one-hot' in module 'MDIO_INTERFACE'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm2716EB08B600'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm2716EB06A600'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm2716EB04B700'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm2716EB015D00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm27173F841D00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm27173F80E400'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm27173F7EA800'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm27173F7DCC00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm27173F786200'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm27173F767300'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm27173F730300'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm27173F727F00'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             C_SYNC_IDLE |                             0001 |                             0000
     C_SYNC_CALN_SOF_VTG |                             1000 |                             0001
    C_SYNC_CALN_SOF_FIFO |                             0100 |                             0010
      C_SYNC_FALN_ACTIVE |                             0010 |                             0111
 C_SYNC_FALN_EOL_LEADING |                             0000 |                             0011
 C_SYNC_FALN_EOL_LAGGING |                             0011 |                             0100
 C_SYNC_FALN_SOF_LEADING |                             1001 |                             0101
 C_SYNC_FALN_SOF_LAGGING |                             1010 |                             0110
        C_SYNC_FALN_LOCK |                             1011 |                             1000
 C_SYNC_LALN_EOL_LEADING |                             1100 |                             1001
 C_SYNC_LALN_EOL_LAGGING |                             0111 |                             1010
 C_SYNC_LALN_SOF_LEADING |                             0110 |                             1011
 C_SYNC_LALN_SOF_LAGGING |                             0101 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'v_axi4s_vid_out_v4_0_9_sync'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'base_v_tpg_0_0_v_tpg_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'base_v_tpg_0_0_v_tpg_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:05:22 ; elapsed = 00:05:59 . Memory (MB): peak = 1356.684 ; gain = 957.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------+------------+----------+
|      |RTL Partition                        |Replication |Instances |
+------+-------------------------------------+------------+----------+
|1     |gmii_to_rgmii_v4_0_6                 |           1|       343|
|2     |base_gmii_to_rgmii_0_0_support__GC0  |           1|        52|
|3     |gmii_to_rgmii_v4_0_6__parameterized1 |           1|       343|
|4     |base_proc_sys_reset_0_0              |           1|       132|
|5     |hdmi_imp_1OI4F5__GB0                 |           1|     29411|
|6     |base_v_tc_0_0                        |           1|      9732|
|7     |hdmi_imp_1OI4F5__GB2                 |           1|     10429|
|8     |hdmi_imp_1OI4F5__GB3                 |           1|     23021|
|9     |base__GC0                            |           1|     11348|
+------+-------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_129_fu_351_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp2_fu_361_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_141_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_125_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phitmp5_fu_409_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tmp2_reg_690_reg was removed.  [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbow.v:285]
WARNING: [Synth 8-6014] Unused sequential element tmp_207_cast_reg_695_reg was removed.  [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbow.v:299]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbow.v:425]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_Bew.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_Bew.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbow.v:424]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbow.v:426]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "tmp_32_fu_495_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_63_fu_393_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_65_fu_399_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_66_fu_405_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_57_fu_345_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_55_fu_325_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_reg_int_s_fu_249/ap_return_reg' and it is trimmed from '31' to '16' bits. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_reg_int_s.v:33]
INFO: [Synth 8-5546] ROM "tmp_13_fu_234_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_170_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_fu_150_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tpgSinTableArray_U/base_v_tpg_0_0_tpgPatternZonePlaLf8_rom_U/q0_reg was removed.  [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternZonePlaLf8.v:33]
WARNING: [Synth 8-6014] Unused sequential element grp_reg_int_s_fu_249/ap_return_reg was removed.  [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_reg_int_s.v:33]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "tmp_106_fu_305_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_102_fu_293_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_100_fu_287_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "tmp_33_fu_299_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_fu_287_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_27_fu_281_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_228_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_75_fu_222_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_82_fu_256_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_83_fu_262_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "tmp_92_fu_193_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_91_fu_187_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_62_p2" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_phi_reg_pp0_iter2_p_019_0_2_reg_221_reg' and it is trimmed from '24' to '8' bits. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_MultiPixStream2AXIvi.v:605]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.next_state_d1_inst/d_out_reg was removed.  [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_d1_inst/d_out_reg was removed.  [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.ge_fwft_d1_inst/d_out_reg was removed.  [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.next_state_d1_inst/d_out_reg was removed.  [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_d1_inst/d_out_reg was removed.  [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.ge_fwft_d1_inst/d_out_reg was removed.  [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
WARNING: [Synth 8-6014] Unused sequential element inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_enc_i_reg was removed.  [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:324]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][31]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][30]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][29]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][15]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][14]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][13]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][31]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][30]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][29]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][28]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][27]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][26]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][25]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][24]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][23]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][22]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][21]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][20]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][19]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][18]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][17]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][16]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][15]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][14]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][13]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][12]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][11]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][10]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][6]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][5]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][4]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][3]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][2]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][1]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][0]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][31]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][30]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][29]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][28]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][27]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][26]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][25]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][24]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][23]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][22]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][21]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][20]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][19]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][18]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][17]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][16]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][15]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][14]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][13]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][12]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][11]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][10]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][9]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][8]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][7]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][6]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][31]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][30]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][29]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][15]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][14]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][13]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][31]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][30]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][29]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][15]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][14]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][13]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][31]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][30]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][29]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][15]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][14]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][13]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][31]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][30]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][29]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][15]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][14]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][13]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][31]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][30]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][29]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][15]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][14]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][13]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][31]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][30]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][29]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][15]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][14]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][13]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][31]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][30]) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'base_i/ethernet/proc_sys_reset_200MHz/U0/SEQ/pr_dec_reg[1]' (FD) to 'base_i/ethernet/proc_sys_reset_200MHz/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'base_i/ethernet/proc_sys_reset_200MHz/U0/SEQ/bsr_dec_reg[1]' (FD) to 'base_i/ethernet/proc_sys_reset_200MHz/U0/SEQ/core_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[0]' (FDRE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[1]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[1]' (FDRE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[2]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[2]' (FDRE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[3]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[0]' (FDRE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[3]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[1]' (FDRE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[3]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[2]' (FDRE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[3]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[3]' (FDRE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[4]' (FDRE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[5]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[5]' (FDRE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[6]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[6]' (FDRE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[7]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[7]' (FDRE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[8]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[8]' (FDRE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[9]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[9]' (FDRE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[10]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[10]' (FDRE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[11]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[11]' (FDRE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/\U_TC_TOP/GEN_GENERATOR.U_TC_GEN/field_id_int_reg )
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[3]' (FDRE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[4]' (FDRE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[5]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[5]' (FDRE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[6]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[6]' (FDRE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[7]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[7]' (FDRE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[8]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[8]' (FDRE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[9]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[9]' (FDRE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[10]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[10]' (FDRE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/\U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[11] )
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[8]' (FDRE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[0]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[6]' (FDRE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[0]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[7]' (FDRE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[0]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[10]' (FDRE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[0]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[9]' (FDRE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[0]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[2]' (FDRE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[0]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[0]' (FDRE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[1]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[1]' (FDRE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[3]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[5]' (FDRE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[3]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[3]' (FDRE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/intr_status_int_reg[0]' (FDE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/intr_status_int_reg[1]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/intr_status_int_reg[1]' (FDE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/intr_status_int_reg[2]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/intr_status_int_reg[2]' (FDE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/intr_status_int_reg[3]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/intr_status_int_reg[3]' (FDE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/intr_status_int_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/intr_status_int_reg[4]' (FDE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/intr_status_int_reg[5]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/intr_status_int_reg[5]' (FDE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/intr_status_int_reg[6]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/intr_status_int_reg[6]' (FDE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/intr_status_int_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (base_i/\hdmi/vtc_gen /U0/\U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_chroma_int_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/\U_TC_TOP/GEN_GENERATOR.U_TC_GEN/field_id_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/\U_TC_TOP/intr_status_int_reg[7] )
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/intr_status_int_reg[14]' (FDE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/intr_status_int_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/\U_TC_TOP/intr_status_int_reg[15] )
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/intr_status_int_reg[17]' (FDE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/intr_status_int_reg[18]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/intr_status_int_reg[18]' (FDE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/intr_status_int_reg[19]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/intr_status_int_reg[19]' (FDE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/intr_status_int_reg[20]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/intr_status_int_reg[20]' (FDE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/intr_status_int_reg[21]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/intr_status_int_reg[21]' (FDE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/intr_status_int_reg[22]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/intr_status_int_reg[22]' (FDE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/intr_status_int_reg[23]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/intr_status_int_reg[23]' (FDE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/intr_status_int_reg[24]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/intr_status_int_reg[24]' (FDE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/intr_status_int_reg[25]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/intr_status_int_reg[25]' (FDE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/intr_status_int_reg[26]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/intr_status_int_reg[26]' (FDE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/intr_status_int_reg[27]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/intr_status_int_reg[27]' (FDE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/intr_status_int_reg[28]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/intr_status_int_reg[28]' (FDE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/intr_status_int_reg[29]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/intr_status_int_reg[29]' (FDE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/intr_status_int_reg[30]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/intr_status_int_reg[30]' (FDE) to 'base_i/hdmi/vtc_gen/U0/U_TC_TOP/intr_status_int_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/\U_TC_TOP/intr_status_int_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/\U_TC_TOP/intr_status_int_reg[8] )
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][3]' (FDE) to 'base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][3]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][2]' (FDE) to 'base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][1]' (FDE) to 'base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][2]' (FDE) to 'base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][2]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]' (FDE) to 'base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][0] )
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][0]' (FDE) to 'base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][1] )
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][1]' (FDE) to 'base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][3] )
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][3]' (FDE) to 'base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][16] )
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][16]' (FDE) to 'base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][25] )
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][25]' (FDE) to 'base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][30] )
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]' (FDE) to 'base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]' (FDE) to 'base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]' (FDE) to 'base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][31] )
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]' (FDE) to 'base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/vtc_gen /U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][0]' (FDE) to 'base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[0]' (FDRE) to 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[1]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[1]' (FDRE) to 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[2]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[2]' (FDRE) to 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[3]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[3]' (FDRE) to 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[4]' (FDRE) to 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[5]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[5]' (FDRE) to 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[6]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[6]' (FDRE) to 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[7]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[7]' (FDRE) to 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[8]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[8]' (FDRE) to 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[9]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[9]' (FDRE) to 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[10]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[10]' (FDRE) to 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[11]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/intr_status_int_reg[0]' (FDE) to 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/intr_status_int_reg[1]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/intr_status_int_reg[1]' (FDE) to 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/intr_status_int_reg[2]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/intr_status_int_reg[2]' (FDE) to 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/intr_status_int_reg[3]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/intr_status_int_reg[3]' (FDE) to 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/intr_status_int_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/intr_status_int_reg[4]' (FDE) to 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/intr_status_int_reg[5]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/intr_status_int_reg[5]' (FDE) to 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/intr_status_int_reg[6]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/intr_status_int_reg[6]' (FDE) to 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/intr_status_int_reg[7]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/intr_error_int_reg[5]' (FDRE) to 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/intr_error_int_reg[6]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/intr_status_int_reg[14]' (FDE) to 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/intr_status_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/intr_status_int_reg[17]' (FDE) to 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/intr_status_int_reg[18]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/intr_status_int_reg[18]' (FDE) to 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/intr_status_int_reg[19]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/intr_status_int_reg[19]' (FDE) to 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/intr_status_int_reg[20]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/intr_status_int_reg[20]' (FDE) to 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/intr_status_int_reg[21]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/intr_status_int_reg[21]' (FDE) to 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/intr_status_int_reg[22]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/intr_status_int_reg[22]' (FDE) to 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/intr_status_int_reg[23]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/intr_status_int_reg[23]' (FDE) to 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/intr_status_int_reg[24]'
INFO: [Synth 8-3886] merging instance 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/intr_status_int_reg[24]' (FDE) to 'base_i/hdmii_3_1/vtc_det/U0/U_TC_TOP/intr_status_int_reg[25]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:06:44 ; elapsed = 00:07:24 . Memory (MB): peak = 1356.684 ; gain = 957.855
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance base_i/hdmii_3_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_725/base_v_tpg_0_0_tpgPatternRainbowvdy_rom_Ui_3_0/tpgSinTableArray_9bi_U/base_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_i/hdmii_3_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_725/base_v_tpg_0_0_tpgPatternRainbowvdy_rom_Ui_3_1/tpgSinTableArray_9bi_U/base_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/q1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_i/hdmii_3_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_725/base_v_tpg_0_0_tpgPatternRainbowvdy_rom_Ui_3_2/tpgSinTableArray_9bi_U/base_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/q2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_i/hdmii_3_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_779/i_3_0/tpgSinTableArray_U/base_v_tpg_0_0_tpgPatternZonePlaLf8_rom_U/q0_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_i/hdmii_3_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_779/i_3_0/tpgSinTableArray_U/base_v_tpg_0_0_tpgPatternZonePlaLf8_rom_U/q0_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-------------------------------------+------------+----------+
|      |RTL Partition                        |Replication |Instances |
+------+-------------------------------------+------------+----------+
|1     |gmii_to_rgmii_v4_0_6                 |           1|       261|
|2     |base_gmii_to_rgmii_0_0_support__GC0  |           1|        40|
|3     |gmii_to_rgmii_v4_0_6__parameterized1 |           1|       261|
|4     |base_proc_sys_reset_0_0              |           1|       112|
|5     |hdmi_imp_1OI4F5__GB0                 |           1|     19894|
|6     |base_v_tc_0_0                        |           1|      6187|
|7     |hdmi_imp_1OI4F5__GB2                 |           1|      5022|
|8     |hdmi_imp_1OI4F5__GB3                 |           1|     10941|
|9     |base__GC0                            |           1|      5903|
+------+-------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:29 ; elapsed = 00:08:13 . Memory (MB): peak = 1396.910 ; gain = 998.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:32 ; elapsed = 00:08:16 . Memory (MB): peak = 1416.246 ; gain = 1017.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------+------------+----------+
|      |RTL Partition                        |Replication |Instances |
+------+-------------------------------------+------------+----------+
|1     |gmii_to_rgmii_v4_0_6                 |           1|       261|
|2     |base_gmii_to_rgmii_0_0_support__GC0  |           1|        40|
|3     |gmii_to_rgmii_v4_0_6__parameterized1 |           1|       261|
|4     |base_proc_sys_reset_0_0              |           1|       112|
|5     |hdmi_imp_1OI4F5__GB0                 |           1|     19894|
|6     |base_v_tc_0_0                        |           1|      6187|
|7     |hdmi_imp_1OI4F5__GB2                 |           1|      5022|
|8     |hdmi_imp_1OI4F5__GB3                 |           1|     10941|
|9     |base__GC0                            |           1|      5903|
+------+-------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_779/tpgSinTableArray_U/base_v_tpg_0_0_tpgPatternZonePlaLf8_rom_U/q0_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_779/tpgSinTableArray_U/base_v_tpg_0_0_tpgPatternZonePlaLf8_rom_U/q0_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:56 ; elapsed = 00:08:40 . Memory (MB): peak = 1501.730 ; gain = 1102.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net ipif_Addr[2]. Fanout reduced from 705 to 112 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net ipif_Addr[2]. Fanout reduced from 705 to 112 by creating 6 replicas.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 23 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 24 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 30 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 24 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 24 to 12 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5410] Found another clock driver \i_base_gmii_to_rgmii_0_0_clocking/i_bufg_gmii_clk :O [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_clocking.vhd:88]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:08:00 ; elapsed = 00:08:44 . Memory (MB): peak = 1501.730 ; gain = 1102.902
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:08:00 ; elapsed = 00:08:45 . Memory (MB): peak = 1501.730 ; gain = 1102.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:08:05 ; elapsed = 00:08:49 . Memory (MB): peak = 1501.730 ; gain = 1102.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:08:05 ; elapsed = 00:08:50 . Memory (MB): peak = 1501.730 ; gain = 1102.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:08:06 ; elapsed = 00:08:51 . Memory (MB): peak = 1501.730 ; gain = 1102.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:08:07 ; elapsed = 00:08:51 . Memory (MB): peak = 1501.730 ; gain = 1102.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |    12|
|3     |BUFIO      |     2|
|4     |CARRY4     |   544|
|5     |CFGLUT5    |   258|
|6     |DSP48E1    |     3|
|7     |DSP48E1_1  |     2|
|8     |DSP48E1_10 |     1|
|9     |DSP48E1_11 |     1|
|10    |DSP48E1_12 |     1|
|11    |DSP48E1_2  |     1|
|12    |DSP48E1_4  |     2|
|13    |DSP48E1_8  |     1|
|14    |IDDR       |    10|
|15    |IDELAYCTRL |     1|
|16    |IODELAYE1  |    10|
|17    |LUT1       |   551|
|18    |LUT2       |   899|
|19    |LUT3       |  2705|
|20    |LUT4       |  1630|
|21    |LUT5       |  1489|
|22    |LUT6       |  3446|
|23    |MMCME2_ADV |     1|
|24    |MUXF7      |   366|
|25    |ODDR       |    12|
|26    |PS7        |     1|
|27    |RAM32M     |     5|
|28    |RAMB18E1_1 |     1|
|29    |RAMB18E1_2 |     3|
|30    |RAMB18E1_3 |     1|
|31    |RAMB18E1_4 |     1|
|32    |RAMB18E1_5 |     1|
|33    |RAMB36E1   |     1|
|34    |RAMB36E1_1 |    13|
|35    |RAMB36E1_3 |     3|
|36    |SRL16      |     3|
|37    |SRL16E     |   218|
|38    |SRLC16E    |     8|
|39    |SRLC32E    |   118|
|40    |FD         |    48|
|41    |FDP        |    66|
|42    |FDR        |    24|
|43    |FDRE       | 15908|
|44    |FDSE       |   764|
|45    |IBUF       |    51|
|46    |IOBUF      |     2|
|47    |OBUF       |    50|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:08:07 ; elapsed = 00:08:51 . Memory (MB): peak = 1501.730 ; gain = 1102.902
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 480 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:17 ; elapsed = 00:08:18 . Memory (MB): peak = 1501.730 ; gain = 1052.066
Synthesis Optimization Complete : Time (s): cpu = 00:08:07 ; elapsed = 00:08:53 . Memory (MB): peak = 1501.730 ; gain = 1102.902
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1436 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: base_i/audio/system_ila_0/inst/ila_lib UUID: 3030c897-aceb-56d4-88df-f23eba76dd19 
INFO: [Chipscope 16-324] Core: base_i/hdmi/hdmi_rx_ila/inst/ila_lib UUID: ccfb401e-8313-5d99-99c4-4ba9deb7edab 
INFO: [Chipscope 16-324] Core: base_i/hdmi/hdmi_tx_ila/inst/ila_lib UUID: dcb803f5-e11d-59d3-9864-2bb6cbaafcae 
INFO: [Chipscope 16-324] Core: base_i/hdmi/stream_ila/inst/ila_lib UUID: e6d4de4e-954f-5f31-bb97-82c3ca7761c0 
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 416 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 220 instances
  CFGLUT5 => SRLC32E: 38 instances
  FD => FDRE: 48 instances
  FDP => FDPE: 66 instances
  FDR => FDRE: 24 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  IODELAYE1 => IDELAYE2: 10 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 5 instances
  SRL16 => SRL16E: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
1252 Infos, 580 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:29 ; elapsed = 00:09:18 . Memory (MB): peak = 1512.441 ; gain = 1113.613
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/loop-through/loop-through.runs/synth_1/base_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1512.441 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file base_wrapper_utilization_synth.rpt -pb base_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.434 . Memory (MB): peak = 1512.441 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Aug 29 19:22:28 2018...
