# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../miet-interfaces/Lab1_RLL_code/src/encoder5oct.sv" \
"../../../../../miet-interfaces/Lab1_RLL_code/src/encoder.sv" \
"../../../../../miet-interfaces/Lab1_RLL_code/src/RLLencoder.sv" \
"../../../../../miet-interfaces/Lab1_RLL_code/src/encoder_rll.sv" \
"../../../../../miet-interfaces/Lab1_RLL_code/src/encoder_rll_2nd_try.sv" \
"../../../../sim/encoder_tb.sv" \
"../../../../../miet-interfaces/Lab1_RLL_code/sim/encoder_rrl_tb.sv" \
"../../../../../miet-interfaces/Lab1_RLL_code/sim/ecnoder5oct_tb.sv" \
"../../../../../miet-interfaces/Lab1_RLL_code/sim/encoder_rrl_tb2.sv" \
"../../../../../miet-interfaces/Lab1_RLL_code/sim/encoder_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
