{
  "comments": [
    {
      "key": {
        "uuid": "27723f8f_0bea6646",
        "filename": "runtime/arch/mips/quick_entrypoints_mips.S",
        "patchSetId": 1
      },
      "lineNbr": 2517,
      "author": {
        "id": 1057043
      },
      "writtenOn": "2017-07-11T10:14:29Z",
      "side": 1,
      "message": "Btw, is this right w.r.t. the stack map generated for the lw instruction? The ARM implementation makes the lr register point past the load instruction, while here on MIPS the ra register points to it (and the stack map is generated for the address after the load instruction). I didn\u0027t notice any new test failure, though.",
      "range": {
        "startLine": 2517,
        "startChar": 0,
        "endLine": 2517,
        "endChar": 56
      },
      "revId": "21f1fd903b5a1d7fff0de8fd0c2dae64e96179a9",
      "serverId": "85c56323-6fa9-3386-8a01-6480fb634889",
      "unresolved": false
    },
    {
      "key": {
        "uuid": "d7699ca8_da751064",
        "filename": "runtime/arch/mips/quick_entrypoints_mips.S",
        "patchSetId": 1
      },
      "lineNbr": 2517,
      "author": {
        "id": 1018108
      },
      "writtenOn": "2017-07-18T13:06:30Z",
      "side": 1,
      "message": "Yes, you need to adjust the return address by 4.\n\nYou can test this manually if you have a working gdb on mips. Run the 160-read-barrier-stress under gdb, set breakpoint in the art_quick_read_barrier_mark_introspection() (or in the appropriate entry which depends on register allocation) and once you hit the breakpoint, set the holder register to 0 and resume. The NPE is thrown correctly and make it to the output without causing a crash.",
      "parentUuid": "27723f8f_0bea6646",
      "range": {
        "startLine": 2517,
        "startChar": 0,
        "endLine": 2517,
        "endChar": 56
      },
      "revId": "21f1fd903b5a1d7fff0de8fd0c2dae64e96179a9",
      "serverId": "85c56323-6fa9-3386-8a01-6480fb634889",
      "unresolved": false
    },
    {
      "key": {
        "uuid": "a495d9f7_ef313646",
        "filename": "runtime/arch/mips/quick_entrypoints_mips.S",
        "patchSetId": 1
      },
      "lineNbr": 2517,
      "author": {
        "id": 1057043
      },
      "writtenOn": "2017-07-19T02:00:21Z",
      "side": 1,
      "message": "Done",
      "parentUuid": "d7699ca8_da751064",
      "range": {
        "startLine": 2517,
        "startChar": 0,
        "endLine": 2517,
        "endChar": 56
      },
      "revId": "21f1fd903b5a1d7fff0de8fd0c2dae64e96179a9",
      "serverId": "85c56323-6fa9-3386-8a01-6480fb634889",
      "unresolved": false
    }
  ]
}