==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.c' ... 
WARNING: [HLS 200-40] In file included from AES-XTS/main.c:1:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int.h:54:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_common.h:57:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_decl.h:93:2: error: "AP data type can only be used in C++"
#error "AP data type can only be used in C++"
 ^
In file included from AES-XTS/main.c:1:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int.h:55:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int_base.h:62:2: error: "C++ is required to include this header file"
#error "C++ is required to include this header file"
 ^
In file included from AES-XTS/main.c:1:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int.h:56:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int_ref.h:62:2: error: "C++ is required to include this header file"
#error "C++ is required to include this header file"
 ^
In file included from AES-XTS/main.c:1:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int.h:367:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed.h:55:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:71:2: error: "C++ is required to include this header file"
#error "C++ is required to include this header file"
 ^
In file included from AES-XTS/main.c:1:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int.h:367:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed.h:56:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_ref.h:62:2: error: "C++ is required to include this header file"
#error "C++ is required to include this header file"
 ^
In file included from AES-XTS/main.c:3:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:36:10: fatal error: 'cmath' file not found
#include <cmath>
         ^
6 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:12:50: error: use of undeclared identifier 'aes_sequence_to_matrix'
      state_matrix[i_chaining_0][i_chaining_1] = aes_sequence_to_matrix(text);
                                                 ^
AES-XTS/main.cpp:18:35: error: use of undeclared identifier 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^
AES-XTS/main.cpp:22:5: error: use of undeclared identifier 'aes_substitute_bytes'
    aes_substitute_bytes(state_matrix, s_boxes[round_factor][0]);
    ^
AES-XTS/main.cpp:23:5: error: use of undeclared identifier 'aes_shift_rows'
    aes_shift_rows(state_matrix, round_factor);
    ^
AES-XTS/main.cpp:24:5: error: use of undeclared identifier 'aes_mix_columns'
    aes_mix_columns(state_matrix, mix_column_constant_matrices[round_factor][0][0], multiplication);
    ^
AES-XTS/main.cpp:30:49: error: use of undeclared identifier 'aes_get_round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
                                                ^
AES-XTS/main.cpp:37:7: error: use of undeclared identifier 'aes_mix_columns'
      aes_mix_columns(round_key, mix_column_constant_matrices[round_factor][0][0], multiplication);
      ^
AES-XTS/main.cpp:40:5: error: use of undeclared identifier 'aes_add_round_key'
    aes_add_round_key(state_matrix, round_key);
    ^
AES-XTS/main.cpp:44:3: error: use of undeclared identifier 'aes_substitute_bytes'
  aes_substitute_bytes(state_matrix, s_boxes[round_factor]);
  ^
AES-XTS/main.cpp:45:3: error: use of undeclared identifier 'aes_shift_rows'
  aes_shift_rows(state_matrix, round_factor);
  ^
AES-XTS/main.cpp:46:35: error: use of undeclared identifier 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^
AES-XTS/main.cpp:47:10: error: use of undeclared identifier 'aes_matrix_to_sequence'
  return aes_matrix_to_sequence(state_matrix);
         ^
AES-XTS/main.cpp:62:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:104:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:118:61: error: array subscript is not an integer
      state_matrix[row_index][column_index] = multiplication[constant_matrix[row_index][0]][column[0]];
                                                            ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:119:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][1]][column[1]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:120:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][2]][column[2]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:121:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][3]][column[3]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:126:10: error: cannot initialize return object of type 'int' with an lvalue of type 'ap_int<16> (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:12:50: error: use of undeclared identifier 'aes_sequence_to_matrix'
      state_matrix[i_chaining_0][i_chaining_1] = aes_sequence_to_matrix(text);
                                                 ^
AES-XTS/main.cpp:18:35: error: use of undeclared identifier 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^
AES-XTS/main.cpp:22:5: error: use of undeclared identifier 'aes_substitute_bytes'
    aes_substitute_bytes(state_matrix, s_boxes[round_factor][0]);
    ^
AES-XTS/main.cpp:23:5: error: use of undeclared identifier 'aes_shift_rows'
    aes_shift_rows(state_matrix, round_factor);
    ^
AES-XTS/main.cpp:24:5: error: use of undeclared identifier 'aes_mix_columns'
    aes_mix_columns(state_matrix, mix_column_constant_matrices[round_factor][0][0], multiplication);
    ^
AES-XTS/main.cpp:30:49: error: use of undeclared identifier 'aes_get_round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
                                                ^
AES-XTS/main.cpp:37:7: error: use of undeclared identifier 'aes_mix_columns'
      aes_mix_columns(round_key, mix_column_constant_matrices[round_factor][0][0], multiplication);
      ^
AES-XTS/main.cpp:40:5: error: use of undeclared identifier 'aes_add_round_key'
    aes_add_round_key(state_matrix, round_key);
    ^
AES-XTS/main.cpp:44:3: error: use of undeclared identifier 'aes_substitute_bytes'
  aes_substitute_bytes(state_matrix, s_boxes[round_factor]);
  ^
AES-XTS/main.cpp:45:3: error: use of undeclared identifier 'aes_shift_rows'
  aes_shift_rows(state_matrix, round_factor);
  ^
AES-XTS/main.cpp:46:35: error: use of undeclared identifier 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^
AES-XTS/main.cpp:47:10: error: use of undeclared identifier 'aes_matrix_to_sequence'
  return aes_matrix_to_sequence(state_matrix);
         ^
AES-XTS/main.cpp:62:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:104:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:118:61: error: array subscript is not an integer
      state_matrix[row_index][column_index] = multiplication[constant_matrix[row_index][0]][column[0]];
                                                            ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:119:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][1]][column[1]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:120:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][2]][column[2]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:121:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][3]][column[3]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:126:10: error: cannot initialize return object of type 'int' with an lvalue of type 'ap_int<16> (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:13:50: error: no matching function for call to 'aes_sequence_to_matrix'
      state_matrix[i_chaining_0][i_chaining_1] = aes_sequence_to_matrix(text);
                                                 ^~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:21:5: note: candidate function not viable: no known conversion from 'int *' to 'ap_int<16> *' for 1st argument; 
int aes_sequence_to_matrix(ap_int<16> sequence[16]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:19:3: error: no matching function for call to 'aes_add_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:15:5: note: candidate function not viable: no known conversion from 'ap_int<16>' to 'ap_int<16> (*)[4]' for 2nd argument; 
int aes_add_round_key(int state_matrix[4][4], ap_int<16> round_key_matrix[4][4]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:25:5: error: no matching function for call to 'aes_mix_columns'
    aes_mix_columns(state_matrix, mix_column_constant_matrices[round_factor][0][0], multiplication);
    ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'int [4][4]' to 'ap_int<16> (*)[4]' for 1st argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:38:7: error: no matching function for call to 'aes_mix_columns'
      aes_mix_columns(round_key, mix_column_constant_matrices[round_factor][0][0], multiplication);
      ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'ap_uint<8>' to 'ap_uint<8> (*)[4][4]' for 2nd argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:47:3: error: no matching function for call to 'aes_add_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:15:5: note: candidate function not viable: no known conversion from 'ap_int<16>' to 'ap_int<16> (*)[4]' for 2nd argument; 
int aes_add_round_key(int state_matrix[4][4], ap_int<16> round_key_matrix[4][4]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:63:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:105:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:119:61: error: array subscript is not an integer
      state_matrix[row_index][column_index] = multiplication[constant_matrix[row_index][0]][column[0]];
                                                            ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:120:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][1]][column[1]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:121:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][2]][column[2]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:122:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][3]][column[3]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:127:10: error: cannot initialize return object of type 'int' with an lvalue of type 'ap_int<16> (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:141:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:148:16: error: array type 'ap_int<16> [4]' is not assignable
  round_key[0] = expanded_key[0][key_column_index];
  ~~~~~~~~~~~~ ^
AES-XTS/main.cpp:149:16: error: array type 'ap_int<16> [4]' is not assignable
  round_key[1] = expanded_key[1][key_column_index];
  ~~~~~~~~~~~~ ^
AES-XTS/main.cpp:150:16: error: array type 'ap_int<16> [4]' is not assignable
  round_key[2] = expanded_key[2][key_column_index];
  ~~~~~~~~~~~~ ^
AES-XTS/main.cpp:151:16: error: array type 'ap_int<16> [4]' is not assignable
  round_key[3] = expanded_key[3][key_column_index];
  ~~~~~~~~~~~~ ^
AES-XTS/main.cpp:198:11: error: use of undeclared identifier 'temp'
          temp = temporary_key[i];
          ^
AES-XTS/main.cpp:199:36: error: use of undeclared identifier 'temp'
          temporary_key[i] = s_box[temp];
                                   ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:12:50: error: use of undeclared identifier 'aes_sequence_to_matrix'
      state_matrix[i_chaining_0][i_chaining_1] = aes_sequence_to_matrix(text);
                                                 ^
AES-XTS/main.cpp:18:35: error: use of undeclared identifier 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^
AES-XTS/main.cpp:22:5: error: use of undeclared identifier 'aes_substitute_bytes'
    aes_substitute_bytes(state_matrix, s_boxes[round_factor][0]);
    ^
AES-XTS/main.cpp:23:5: error: use of undeclared identifier 'aes_shift_rows'
    aes_shift_rows(state_matrix, round_factor);
    ^
AES-XTS/main.cpp:24:5: error: use of undeclared identifier 'aes_mix_columns'
    aes_mix_columns(state_matrix, mix_column_constant_matrices[round_factor][0][0], multiplication);
    ^
AES-XTS/main.cpp:25:5: error: use of undeclared identifier 'int16'
    int16 round_key[4][4];
    ^
AES-XTS/main.cpp:30:9: error: use of undeclared identifier 'round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
        ^
AES-XTS/main.cpp:30:49: error: use of undeclared identifier 'aes_get_round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
                                                ^
AES-XTS/main.cpp:37:23: error: use of undeclared identifier 'round_key'
      aes_mix_columns(round_key, mix_column_constant_matrices[round_factor][0][0], multiplication);
                      ^
AES-XTS/main.cpp:40:37: error: use of undeclared identifier 'round_key'
    aes_add_round_key(state_matrix, round_key);
                                    ^
AES-XTS/main.cpp:44:3: error: use of undeclared identifier 'aes_substitute_bytes'
  aes_substitute_bytes(state_matrix, s_boxes[round_factor]);
  ^
AES-XTS/main.cpp:45:3: error: use of undeclared identifier 'aes_shift_rows'
  aes_shift_rows(state_matrix, round_factor);
  ^
AES-XTS/main.cpp:46:35: error: use of undeclared identifier 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^
AES-XTS/main.cpp:47:10: error: use of undeclared identifier 'aes_matrix_to_sequence'
  return aes_matrix_to_sequence(state_matrix);
         ^
AES-XTS/main.cpp:62:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:69:5: error: use of undeclared identifier 'int16'
    int16 temp_row[4];
    ^
AES-XTS/main.cpp:74:9: error: use of undeclared identifier 'temp_row'
        temp_row[idx_subscript] = state_matrix[row_index][row_index + idx_subscript];
        ^
AES-XTS/main.cpp:79:9: error: use of undeclared identifier 'temp_row'
        temp_row[(4 - row_index) + idx_subscript2] = state_matrix[row_index][idx_subscript2];
        ^
AES-XTS/main.cpp:87:9: error: use of undeclared identifier 'temp_row'
        temp_row[idx_subscript3] = state_matrix[row_index][(row_index * -1) + idx_subscript3];
        ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:13:50: error: no matching function for call to 'aes_sequence_to_matrix'
      state_matrix[i_chaining_0][i_chaining_1] = aes_sequence_to_matrix(text);
                                                 ^~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:21:5: note: candidate function not viable: no known conversion from 'int *' to 'ap_int<16> *' for 1st argument; 
int aes_sequence_to_matrix(ap_int<16> sequence[16]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:19:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:25:5: error: no matching function for call to 'aes_mix_columns'
    aes_mix_columns(state_matrix, mix_column_constant_matrices[round_factor][0][0], multiplication);
    ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'int [4][4]' to 'ap_int<16> (*)[4]' for 1st argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:26:5: error: use of undeclared identifier 'int16'
    int16 round_key[4][4];
    ^
AES-XTS/main.cpp:31:9: error: use of undeclared identifier 'round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
        ^
AES-XTS/main.cpp:31:49: error: no matching function for call to 'aes_get_round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
                                                ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:38:23: error: use of undeclared identifier 'round_key'
      aes_mix_columns(round_key, mix_column_constant_matrices[round_factor][0][0], multiplication);
                      ^
AES-XTS/main.cpp:41:37: error: use of undeclared identifier 'round_key'
    aes_add_round_key(state_matrix, round_key);
                                    ^
AES-XTS/main.cpp:47:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:63:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:70:5: error: use of undeclared identifier 'int16'
    int16 temp_row[4];
    ^
AES-XTS/main.cpp:75:9: error: use of undeclared identifier 'temp_row'
        temp_row[idx_subscript] = state_matrix[row_index][row_index + idx_subscript];
        ^
AES-XTS/main.cpp:80:9: error: use of undeclared identifier 'temp_row'
        temp_row[(4 - row_index) + idx_subscript2] = state_matrix[row_index][idx_subscript2];
        ^
AES-XTS/main.cpp:88:9: error: use of undeclared identifier 'temp_row'
        temp_row[idx_subscript3] = state_matrix[row_index][(row_index * -1) + idx_subscript3];
        ^
AES-XTS/main.cpp:93:9: error: use of undeclared identifier 'temp_row'
        temp_row[row_index + idx_subscript4] = state_matrix[row_index][idx_subscript4];
        ^
AES-XTS/main.cpp:100:55: error: use of undeclared identifier 'temp_row'
      state_matrix[0 + row_index][i_chaining_1 + 0] = temp_row[i_chaining_1];
                                                      ^
AES-XTS/main.cpp:105:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:108:5: error: redefinition of 'aes_mix_columns' as different kind of symbol
int aes_mix_columns(int16 state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256])
    ^
AES-XTS/main.h:13:5: note: previous definition is here
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:108:21: error: use of undeclared identifier 'int16'
int aes_mix_columns(int16 state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256])
                    ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:13:50: error: no matching function for call to 'aes_sequence_to_matrix'
      state_matrix[i_chaining_0][i_chaining_1] = aes_sequence_to_matrix(text);
                                                 ^~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:21:5: note: candidate function not viable: no known conversion from 'int *' to 'ap_int<16> *' for 1st argument; 
int aes_sequence_to_matrix(ap_int<16> sequence[16]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:19:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:25:5: error: no matching function for call to 'aes_mix_columns'
    aes_mix_columns(state_matrix, mix_column_constant_matrices[round_factor][0][0], multiplication);
    ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'int [4][4]' to 'ap_int<16> (*)[4]' for 1st argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:26:5: error: use of undeclared identifier 'int16'
    int16 round_key[4][4];
    ^
AES-XTS/main.cpp:31:9: error: use of undeclared identifier 'round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
        ^
AES-XTS/main.cpp:31:49: error: no matching function for call to 'aes_get_round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
                                                ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:38:23: error: use of undeclared identifier 'round_key'
      aes_mix_columns(round_key, mix_column_constant_matrices[round_factor][0][0], multiplication);
                      ^
AES-XTS/main.cpp:41:37: error: use of undeclared identifier 'round_key'
    aes_add_round_key(state_matrix, round_key);
                                    ^
AES-XTS/main.cpp:47:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:63:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:105:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:108:5: error: redefinition of 'aes_mix_columns' as different kind of symbol
int aes_mix_columns(int16 state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256])
    ^
AES-XTS/main.h:13:5: note: previous definition is here
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:108:21: error: use of undeclared identifier 'int16'
int aes_mix_columns(int16 state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256])
                    ^
AES-XTS/main.cpp:108:119: error: expected ';' after top level declarator
int aes_mix_columns(int16 state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256])
                                                                                                                      ^
                                                                                                                      ;
14 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:13:50: error: no matching function for call to 'aes_sequence_to_matrix'
      state_matrix[i_chaining_0][i_chaining_1] = aes_sequence_to_matrix(text);
                                                 ^~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:21:5: note: candidate function not viable: no known conversion from 'int *' to 'ap_int<16> *' for 1st argument; 
int aes_sequence_to_matrix(ap_int<16> sequence[16]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:19:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:25:5: error: no matching function for call to 'aes_mix_columns'
    aes_mix_columns(state_matrix, mix_column_constant_matrices[round_factor][0][0], multiplication);
    ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'int [4][4]' to 'ap_int<16> (*)[4]' for 1st argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:26:5: error: use of undeclared identifier 'int16'
    int16 round_key[4][4];
    ^
AES-XTS/main.cpp:31:9: error: use of undeclared identifier 'round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
        ^
AES-XTS/main.cpp:31:49: error: no matching function for call to 'aes_get_round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
                                                ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:38:23: error: use of undeclared identifier 'round_key'
      aes_mix_columns(round_key, mix_column_constant_matrices[round_factor][0][0], multiplication);
                      ^
AES-XTS/main.cpp:41:37: error: use of undeclared identifier 'round_key'
    aes_add_round_key(state_matrix, round_key);
                                    ^
AES-XTS/main.cpp:47:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:63:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:105:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:119:61: error: array subscript is not an integer
      state_matrix[row_index][column_index] = multiplication[constant_matrix[row_index][0]][column[0]];
                                                            ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:120:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][1]][column[1]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:121:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][2]][column[2]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:122:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][3]][column[3]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:127:10: error: cannot initialize return object of type 'int' with an lvalue of type 'ap_int<16> (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:130:47: error: unknown type name 'int16'
int aes_add_round_key(int state_matrix[4][4], int16 round_key_matrix[4][4])
                                              ^
AES-XTS/main.cpp:141:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:144:1: error: unknown type name 'int16'
int16 aes_get_round_key(int round, int expanded_key[4][60])
^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
WARNING: [HLS 200-40] AES-XTS/main.cpp:108:76: warning: '/*' within block comment [-Wcomment]
int aes_mix_columns(ap_int<16> /* fix - had to make ap_int. was ap_int<16> /* fix - had to make ap_int<16> */ */ state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256])
                                                                           ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:13:50: error: no matching function for call to 'aes_sequence_to_matrix'
      state_matrix[i_chaining_0][i_chaining_1] = aes_sequence_to_matrix(text);
                                                 ^~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:21:5: note: candidate function not viable: no known conversion from 'int *' to 'ap_int<16> *' for 1st argument; 
int aes_sequence_to_matrix(ap_int<16> sequence[16]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:19:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:25:5: error: no matching function for call to 'aes_mix_columns'
    aes_mix_columns(state_matrix, mix_column_constant_matrices[round_factor][0][0], multiplication);
    ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'int [4][4]' to 'ap_int<16> (*)[4]' for 1st argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:31:49: error: no matching function for call to 'aes_get_round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
                                                ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:38:7: error: no matching function for call to 'aes_mix_columns'
      aes_mix_columns(round_key, mix_column_constant_matrices[round_factor][0][0], multiplication);
      ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'ap_uint<8>' to 'ap_uint<8> (*)[4][4]' for 2nd argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:47:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:63:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:105:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:108:33: error: expected ')'
int aes_mix_columns(ap_int<16> */ state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256])
                                ^
AES-XTS/main.cpp:108:20: note: to match this '('
int aes_mix_columns(ap_int<16> */ state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256])
                   ^
AES-XTS/main.cpp:113:17: error: use of undeclared identifier 'state_matrix'
    column[0] = state_matrix[0][column_index];
                ^
AES-XTS/main.cpp:114:17: error: use of undeclared identifier 'state_matrix'
    column[1] = state_matrix[1][column_index];
                ^
AES-XTS/main.cpp:115:17: error: use of undeclared identifier 'state_matrix'
    column[2] = state_matrix[2][column_index];
                ^
AES-XTS/main.cpp:116:17: error: use of undeclared identifier 'state_matrix'
    column[3] = state_matrix[3][column_index];
                ^
AES-XTS/main.cpp:119:7: error: use of undeclared identifier 'state_matrix'
      state_matrix[row_index][column_index] = multiplication[constant_matrix[row_index][0]][column[0]];
      ^
AES-XTS/main.cpp:119:47: error: use of undeclared identifier 'multiplication'
      state_matrix[row_index][column_index] = multiplication[constant_matrix[row_index][0]][column[0]];
                                              ^
AES-XTS/main.cpp:119:62: error: use of undeclared identifier 'constant_matrix'
      state_matrix[row_index][column_index] = multiplication[constant_matrix[row_index][0]][column[0]];
                                                             ^
AES-XTS/main.cpp:120:7: error: use of undeclared identifier 'state_matrix'
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][1]][column[1]];
      ^
AES-XTS/main.cpp:120:48: error: use of undeclared identifier 'multiplication'
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][1]][column[1]];
                                               ^
AES-XTS/main.cpp:120:63: error: use of undeclared identifier 'constant_matrix'
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][1]][column[1]];
                                                              ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:13:50: error: no matching function for call to 'aes_sequence_to_matrix'
      state_matrix[i_chaining_0][i_chaining_1] = aes_sequence_to_matrix(text);
                                                 ^~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:21:5: note: candidate function not viable: no known conversion from 'int *' to 'ap_int<16> *' for 1st argument; 
int aes_sequence_to_matrix(ap_int<16> sequence[16]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:19:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:25:5: error: no matching function for call to 'aes_mix_columns'
    aes_mix_columns(state_matrix, mix_column_constant_matrices[round_factor][0][0], multiplication);
    ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'int [4][4]' to 'ap_int<16> (*)[4]' for 1st argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:31:49: error: no matching function for call to 'aes_get_round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
                                                ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:38:7: error: no matching function for call to 'aes_mix_columns'
      aes_mix_columns(round_key, mix_column_constant_matrices[round_factor][0][0], multiplication);
      ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'ap_uint<8>' to 'ap_uint<8> (*)[4][4]' for 2nd argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:47:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:63:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:105:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:119:61: error: array subscript is not an integer
      state_matrix[row_index][column_index] = multiplication[constant_matrix[row_index][0]][column[0]];
                                                            ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:120:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][1]][column[1]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:121:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][2]][column[2]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:122:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][3]][column[3]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:127:10: error: cannot initialize return object of type 'int' with an lvalue of type 'ap_int<16> (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:141:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:148:16: error: array type 'ap_int<16> [4]' is not assignable
  round_key[0] = expanded_key[0][key_column_index];
  ~~~~~~~~~~~~ ^
AES-XTS/main.cpp:149:16: error: array type 'ap_int<16> [4]' is not assignable
  round_key[1] = expanded_key[1][key_column_index];
  ~~~~~~~~~~~~ ^
AES-XTS/main.cpp:150:16: error: array type 'ap_int<16> [4]' is not assignable
  round_key[2] = expanded_key[2][key_column_index];
  ~~~~~~~~~~~~ ^
AES-XTS/main.cpp:151:16: error: array type 'ap_int<16> [4]' is not assignable
  round_key[3] = expanded_key[3][key_column_index];
  ~~~~~~~~~~~~ ^
AES-XTS/main.cpp:230:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int [4][60]'
  return expanded_key_matrix;
         ^~~~~~~~~~~~~~~~~~~
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:13:50: error: no matching function for call to 'aes_sequence_to_matrix'
      state_matrix[i_chaining_0][i_chaining_1] = aes_sequence_to_matrix(text);
                                                 ^~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:21:5: note: candidate function not viable: no known conversion from 'int *' to 'ap_int<16> *' for 1st argument; 
int aes_sequence_to_matrix(ap_int<16> sequence[16]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:19:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:25:5: error: no matching function for call to 'aes_mix_columns'
    aes_mix_columns(state_matrix, mix_column_constant_matrices[round_factor][0][0], multiplication);
    ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'int [4][4]' to 'ap_int<16> (*)[4]' for 1st argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:31:49: error: no matching function for call to 'aes_get_round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
                                                ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:38:7: error: no matching function for call to 'aes_mix_columns'
      aes_mix_columns(round_key, mix_column_constant_matrices[round_factor][0][0], multiplication);
      ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'ap_uint<8>' to 'ap_uint<8> (*)[4][4]' for 2nd argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:47:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:63:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:105:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:119:61: error: array subscript is not an integer
      state_matrix[row_index][column_index] = multiplication[constant_matrix[row_index][0]][column[0]];
                                                            ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:120:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][1]][column[1]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:121:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][2]][column[2]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:122:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][3]][column[3]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:127:10: error: cannot initialize return object of type 'int' with an lvalue of type 'ap_int<16> (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:141:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:238:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int [4][60]'
  return expanded_key_matrix;
         ^~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:255:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int [4][4]'
  return matrix;
         ^~~~~~
AES-XTS/main.cpp:273:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int [16]'
  return sequence;
         ^~~~~~~~
AES-XTS/main.cpp:293:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int [16]'
  return next_tweak;
         ^~~~~~~~~~
AES-XTS/main.cpp:303:26: error: array type 'int [16]' is not assignable
      new_block[i_map_0] = block[i_map_0][i_map_1] ^ tweak[i_map_0];
      ~~~~~~~~~~~~~~~~~~ ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:13:50: error: no matching function for call to 'aes_sequence_to_matrix'
      state_matrix[i_chaining_0][i_chaining_1] = aes_sequence_to_matrix(text);
                                                 ^~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:21:5: note: candidate function not viable: no known conversion from 'int *' to 'ap_int<16> *' for 1st argument; 
int aes_sequence_to_matrix(ap_int<16> sequence[16]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:19:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:25:5: error: no matching function for call to 'aes_mix_columns'
    aes_mix_columns(state_matrix, mix_column_constant_matrices[round_factor][0][0], multiplication);
    ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'int [4][4]' to 'ap_int<16> (*)[4]' for 1st argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:31:49: error: no matching function for call to 'aes_get_round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
                                                ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:38:7: error: no matching function for call to 'aes_mix_columns'
      aes_mix_columns(round_key, mix_column_constant_matrices[round_factor][0][0], multiplication);
      ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'ap_uint<8>' to 'ap_uint<8> (*)[4][4]' for 2nd argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:47:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:63:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:105:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:119:61: error: array subscript is not an integer
      state_matrix[row_index][column_index] = multiplication[constant_matrix[row_index][0]][column[0]];
                                                            ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:120:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][1]][column[1]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:121:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][2]][column[2]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:122:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][3]][column[3]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:127:10: error: cannot initialize return object of type 'int' with an lvalue of type 'ap_int<16> (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:141:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:238:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int [4][60]'
  return expanded_key_matrix;
         ^~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:255:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int [4][4]'
  return matrix;
         ^~~~~~
AES-XTS/main.cpp:273:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int [16]'
  return sequence;
         ^~~~~~~~
AES-XTS/main.cpp:276:14: error: functions that differ only in their return type cannot be overloaded
ap_int<16> * xts_aes_calculate_next_tweak(int tweak[16])
             ^
AES-XTS/main.h:25:5: note: previous declaration is here
int xts_aes_calculate_next_tweak(int tweak[16]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:293:10: error: cannot initialize return object of type 'ap_int<16> *' with an lvalue of type 'int [16]'
  return next_tweak;
         ^~~~~~~~~~
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:13:50: error: no matching function for call to 'aes_sequence_to_matrix'
      state_matrix[i_chaining_0][i_chaining_1] = aes_sequence_to_matrix(text);
                                                 ^~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:21:5: note: candidate function not viable: no known conversion from 'int *' to 'ap_int<16> *' for 1st argument; 
int aes_sequence_to_matrix(ap_int<16> sequence[16]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:19:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:25:5: error: no matching function for call to 'aes_mix_columns'
    aes_mix_columns(state_matrix, mix_column_constant_matrices[round_factor][0][0], multiplication);
    ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'int [4][4]' to 'ap_int<16> (*)[4]' for 1st argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:31:49: error: no matching function for call to 'aes_get_round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
                                                ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:38:7: error: no matching function for call to 'aes_mix_columns'
      aes_mix_columns(round_key, mix_column_constant_matrices[round_factor][0][0], multiplication);
      ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'ap_uint<8>' to 'ap_uint<8> (*)[4][4]' for 2nd argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:47:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:63:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:105:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:119:61: error: array subscript is not an integer
      state_matrix[row_index][column_index] = multiplication[constant_matrix[row_index][0]][column[0]];
                                                            ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:120:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][1]][column[1]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:121:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][2]][column[2]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:122:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][3]][column[3]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:127:10: error: cannot initialize return object of type 'int' with an lvalue of type 'ap_int<16> (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:141:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:238:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int [4][60]'
  return expanded_key_matrix;
         ^~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:255:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int [4][4]'
  return matrix;
         ^~~~~~
AES-XTS/main.cpp:273:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int [16]'
  return sequence;
         ^~~~~~~~
AES-XTS/main.cpp:276:12: error: functions that differ only in their return type cannot be overloaded
ap_int<16> xts_aes_calculate_next_tweak(int tweak[16])
           ^
AES-XTS/main.h:25:14: note: previous declaration is here
ap_int<16> * xts_aes_calculate_next_tweak(int tweak[16]);
             ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:303:26: error: array type 'int [16]' is not assignable
      new_block[i_map_0] = block[i_map_0][i_map_1] ^ tweak[i_map_0];
      ~~~~~~~~~~~~~~~~~~ ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:13:50: error: no matching function for call to 'aes_sequence_to_matrix'
      state_matrix[i_chaining_0][i_chaining_1] = aes_sequence_to_matrix(text);
                                                 ^~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:21:5: note: candidate function not viable: no known conversion from 'int *' to 'ap_int<16> *' for 1st argument; 
int aes_sequence_to_matrix(ap_int<16> sequence[16]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:19:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:25:5: error: no matching function for call to 'aes_mix_columns'
    aes_mix_columns(state_matrix, mix_column_constant_matrices[round_factor][0][0], multiplication);
    ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'int [4][4]' to 'ap_int<16> (*)[4]' for 1st argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:31:49: error: no matching function for call to 'aes_get_round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
                                                ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:38:7: error: no matching function for call to 'aes_mix_columns'
      aes_mix_columns(round_key, mix_column_constant_matrices[round_factor][0][0], multiplication);
      ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'ap_uint<8>' to 'ap_uint<8> (*)[4][4]' for 2nd argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:47:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:63:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:105:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:119:61: error: array subscript is not an integer
      state_matrix[row_index][column_index] = multiplication[constant_matrix[row_index][0]][column[0]];
                                                            ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:120:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][1]][column[1]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:121:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][2]][column[2]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:122:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][3]][column[3]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:127:10: error: cannot initialize return object of type 'int' with an lvalue of type 'ap_int<16> (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:141:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:238:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int [4][60]'
  return expanded_key_matrix;
         ^~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:255:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int [4][4]'
  return matrix;
         ^~~~~~
AES-XTS/main.cpp:273:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int [16]'
  return sequence;
         ^~~~~~~~
AES-XTS/main.cpp:293:10: error: cannot initialize return object of type 'ap_int<16> *' with an lvalue of type 'int [16]'
  return next_tweak;
         ^~~~~~~~~~
AES-XTS/main.cpp:303:26: error: array type 'int [16]' is not assignable
      new_block[i_map_0] = block[i_map_0][i_map_1] ^ tweak[i_map_0];
      ~~~~~~~~~~~~~~~~~~ ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:13:50: error: no matching function for call to 'aes_sequence_to_matrix'
      state_matrix[i_chaining_0][i_chaining_1] = aes_sequence_to_matrix(text);
                                                 ^~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:21:5: note: candidate function not viable: no known conversion from 'int *' to 'ap_int<16> *' for 1st argument; 
int aes_sequence_to_matrix(ap_int<16> sequence[16]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:19:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:25:5: error: no matching function for call to 'aes_mix_columns'
    aes_mix_columns(state_matrix, mix_column_constant_matrices[round_factor][0][0], multiplication);
    ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'int [4][4]' to 'ap_int<16> (*)[4]' for 1st argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:31:49: error: no matching function for call to 'aes_get_round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
                                                ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:38:7: error: no matching function for call to 'aes_mix_columns'
      aes_mix_columns(round_key, mix_column_constant_matrices[round_factor][0][0], multiplication);
      ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'ap_uint<8>' to 'ap_uint<8> (*)[4][4]' for 2nd argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:47:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:63:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:105:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:119:61: error: array subscript is not an integer
      state_matrix[row_index][column_index] = multiplication[constant_matrix[row_index][0]][column[0]];
                                                            ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:120:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][1]][column[1]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:121:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][2]][column[2]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:122:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][3]][column[3]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:127:10: error: cannot initialize return object of type 'int' with an lvalue of type 'ap_int<16> (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:141:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:238:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int [4][60]'
  return expanded_key_matrix;
         ^~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:255:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int [4][4]'
  return matrix;
         ^~~~~~
AES-XTS/main.cpp:273:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int [16]'
  return sequence;
         ^~~~~~~~
AES-XTS/main.cpp:303:26: error: array type 'int [16]' is not assignable
      new_block[i_map_0] = block[i_map_0][i_map_1] ^ tweak[i_map_0];
      ~~~~~~~~~~~~~~~~~~ ^
AES-XTS/main.cpp:309:3: error: use of undeclared identifier 'int32'
  int32 ind = 0;
  ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:13:50: error: no matching function for call to 'aes_sequence_to_matrix'
      state_matrix[i_chaining_0][i_chaining_1] = aes_sequence_to_matrix(text);
                                                 ^~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:21:5: note: candidate function not viable: no known conversion from 'int *' to 'ap_int<16> *' for 1st argument; 
int aes_sequence_to_matrix(ap_int<16> sequence[16]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:19:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:25:5: error: no matching function for call to 'aes_mix_columns'
    aes_mix_columns(state_matrix, mix_column_constant_matrices[round_factor][0][0], multiplication);
    ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'int [4][4]' to 'ap_int<16> (*)[4]' for 1st argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:31:49: error: no matching function for call to 'aes_get_round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
                                                ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:38:7: error: no matching function for call to 'aes_mix_columns'
      aes_mix_columns(round_key, mix_column_constant_matrices[round_factor][0][0], multiplication);
      ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'ap_uint<8>' to 'ap_uint<8> (*)[4][4]' for 2nd argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:47:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:63:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:105:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:119:61: error: array subscript is not an integer
      state_matrix[row_index][column_index] = multiplication[constant_matrix[row_index][0]][column[0]];
                                                            ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:120:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][1]][column[1]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:121:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][2]][column[2]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:122:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][3]][column[3]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:127:10: error: cannot initialize return object of type 'int' with an lvalue of type 'ap_int<16> (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:141:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:238:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int [4][60]'
  return expanded_key_matrix;
         ^~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:255:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int [4][4]'
  return matrix;
         ^~~~~~
AES-XTS/main.cpp:258:6: error: functions that differ only in their return type cannot be overloaded
int* aes_matrix_to_sequence(int matrix[4][4])
     ^
AES-XTS/main.h:23:5: note: previous declaration is here
int aes_matrix_to_sequence(int matrix[4][4]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:303:26: error: array type 'int [16]' is not assignable
      new_block[i_map_0] = block[i_map_0][i_map_1] ^ tweak[i_map_0];
      ~~~~~~~~~~~~~~~~~~ ^
AES-XTS/main.cpp:318:29: error: array type 'int [16]' is not assignable
    new_block[i_chaining_0] = new_block_temp[i_chaining_0];
    ~~~~~~~~~~~~~~~~~~~~~~~ ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:13:50: error: no matching function for call to 'aes_sequence_to_matrix'
      state_matrix[i_chaining_0][i_chaining_1] = aes_sequence_to_matrix(text);
                                                 ^~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:21:6: note: candidate function not viable: no known conversion from 'int *' to 'ap_int<16> *' for 1st argument; 
int* aes_sequence_to_matrix(ap_int<16> sequence[16]);
     ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:19:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:25:5: error: no matching function for call to 'aes_mix_columns'
    aes_mix_columns(state_matrix, mix_column_constant_matrices[round_factor][0][0], multiplication);
    ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'int [4][4]' to 'ap_int<16> (*)[4]' for 1st argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:31:49: error: no matching function for call to 'aes_get_round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
                                                ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:38:7: error: no matching function for call to 'aes_mix_columns'
      aes_mix_columns(round_key, mix_column_constant_matrices[round_factor][0][0], multiplication);
      ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'ap_uint<8>' to 'ap_uint<8> (*)[4][4]' for 2nd argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:47:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:63:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:105:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:119:61: error: array subscript is not an integer
      state_matrix[row_index][column_index] = multiplication[constant_matrix[row_index][0]][column[0]];
                                                            ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:120:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][1]][column[1]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:121:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][2]][column[2]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:122:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][3]][column[3]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:127:10: error: cannot initialize return object of type 'int' with an lvalue of type 'ap_int<16> (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:141:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:238:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int [4][60]'
  return expanded_key_matrix;
         ^~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:241:5: error: functions that differ only in their return type cannot be overloaded
int aes_sequence_to_matrix(ap_int<16> sequence[16])
    ^
AES-XTS/main.h:21:6: note: previous declaration is here
int* aes_sequence_to_matrix(ap_int<16> sequence[16]);
     ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:255:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int [4][4]'
  return matrix;
         ^~~~~~
AES-XTS/main.cpp:258:6: error: functions that differ only in their return type cannot be overloaded
int* aes_matrix_to_sequence(int matrix[4][4])
     ^
AES-XTS/main.h:23:5: note: previous declaration is here
int aes_matrix_to_sequence(int matrix[4][4]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:303:26: error: array type 'int [16]' is not assignable
      new_block[i_map_0] = block[i_map_0][i_map_1] ^ tweak[i_map_0];
      ~~~~~~~~~~~~~~~~~~ ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:15:50: error: use of undeclared identifier 'aes_sequence_to_matrix'
      state_matrix[i_chaining_0][i_chaining_1] = aes_sequence_to_matrix(text);
                                                 ^
AES-XTS/main.cpp:21:35: error: use of undeclared identifier 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^
AES-XTS/main.cpp:25:5: error: use of undeclared identifier 'aes_substitute_bytes'
    aes_substitute_bytes(state_matrix, s_boxes[round_factor][0]);
    ^
AES-XTS/main.cpp:26:5: error: use of undeclared identifier 'aes_shift_rows'
    aes_shift_rows(state_matrix, round_factor);
    ^
AES-XTS/main.cpp:27:5: error: use of undeclared identifier 'aes_mix_columns'
    aes_mix_columns(state_matrix, mix_column_constant_matrices[round_factor][0][0], multiplication);
    ^
AES-XTS/main.cpp:33:49: error: use of undeclared identifier 'aes_get_round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
                                                ^
AES-XTS/main.cpp:40:7: error: use of undeclared identifier 'aes_mix_columns'
      aes_mix_columns(round_key, mix_column_constant_matrices[round_factor][0][0], multiplication);
      ^
AES-XTS/main.cpp:43:5: error: use of undeclared identifier 'aes_add_round_key'
    aes_add_round_key(state_matrix, round_key);
    ^
AES-XTS/main.cpp:47:3: error: use of undeclared identifier 'aes_substitute_bytes'
  aes_substitute_bytes(state_matrix, s_boxes[round_factor]);
  ^
AES-XTS/main.cpp:48:3: error: use of undeclared identifier 'aes_shift_rows'
  aes_shift_rows(state_matrix, round_factor);
  ^
AES-XTS/main.cpp:49:35: error: use of undeclared identifier 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^
AES-XTS/main.cpp:50:10: error: use of undeclared identifier 'aes_matrix_to_sequence'
  return aes_matrix_to_sequence(state_matrix);
         ^
AES-XTS/main.cpp:121:61: error: array subscript is not an integer
      state_matrix[row_index][column_index] = multiplication[constant_matrix[row_index][0]][column[0]];
                                                            ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:122:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][1]][column[1]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:123:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][2]][column[2]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:124:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][3]][column[3]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:150:16: error: array type 'int16 [4]' is not assignable
  round_key[0] = expanded_key[0][key_column_index];
  ~~~~~~~~~~~~ ^
AES-XTS/main.cpp:151:16: error: array type 'int16 [4]' is not assignable
  round_key[1] = expanded_key[1][key_column_index];
  ~~~~~~~~~~~~ ^
AES-XTS/main.cpp:152:16: error: array type 'int16 [4]' is not assignable
  round_key[2] = expanded_key[2][key_column_index];
  ~~~~~~~~~~~~ ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:22:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int16 (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:26:5: error: no matching function for call to 'aes_substitute_bytes'
    aes_substitute_bytes(state_matrix, s_boxes[round_factor][0]);
    ^~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:9:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_substitute_bytes(int state_matrix[4][4], ap_uint<8> s_box);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:27:5: error: no matching function for call to 'aes_shift_rows'
    aes_shift_rows(state_matrix, round_factor);
    ^~~~~~~~~~~~~~
AES-XTS/main.h:11:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_shift_rows(int state_matrix[4][4], int round_factor);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:28:5: error: no matching function for call to 'aes_mix_columns'
    aes_mix_columns(state_matrix, mix_column_constant_matrices[round_factor][0][0], multiplication);
    ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'ap_uint<8>' to 'ap_uint<8> (*)[4][4]' for 2nd argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:34:49: error: no matching function for call to 'aes_get_round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
                                                ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int16 (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:41:7: error: no matching function for call to 'aes_mix_columns'
      aes_mix_columns(round_key, mix_column_constant_matrices[round_factor][0][0], multiplication);
      ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'ap_uint<8>' to 'ap_uint<8> (*)[4][4]' for 2nd argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:44:5: error: no matching function for call to 'aes_add_round_key'
    aes_add_round_key(state_matrix, round_key);
    ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:15:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_add_round_key(int state_matrix[4][4], ap_int<16> round_key_matrix[4][4]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:48:3: error: no matching function for call to 'aes_substitute_bytes'
  aes_substitute_bytes(state_matrix, s_boxes[round_factor]);
  ^~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:9:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_substitute_bytes(int state_matrix[4][4], ap_uint<8> s_box);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:49:3: error: no matching function for call to 'aes_shift_rows'
  aes_shift_rows(state_matrix, round_factor);
  ^~~~~~~~~~~~~~
AES-XTS/main.h:11:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_shift_rows(int state_matrix[4][4], int round_factor);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:50:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int16 (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:51:10: error: no matching function for call to 'aes_matrix_to_sequence'
  return aes_matrix_to_sequence(state_matrix);
         ^~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:23:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_matrix_to_sequence(int matrix[4][4]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:111:7: error: functions that differ only in their return type cannot be overloaded
int16 aes_mix_columns(int16 state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256])
      ^
AES-XTS/main.h:13:5: note: previous declaration is here
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:122:61: error: array subscript is not an integer
      state_matrix[row_index][column_index] = multiplication[constant_matrix[row_index][0]][column[0]];
                                                            ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:123:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][1]][column[1]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:124:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][2]][column[2]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:125:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][3]][column[3]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:151:16: error: array type 'int16 [4]' is not assignable
  round_key[0] = expanded_key[0][key_column_index];
  ~~~~~~~~~~~~ ^
AES-XTS/main.cpp:152:16: error: array type 'int16 [4]' is not assignable
  round_key[1] = expanded_key[1][key_column_index];
  ~~~~~~~~~~~~ ^
AES-XTS/main.cpp:153:16: error: array type 'int16 [4]' is not assignable
  round_key[2] = expanded_key[2][key_column_index];
  ~~~~~~~~~~~~ ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:22:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int16 (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:26:5: error: no matching function for call to 'aes_substitute_bytes'
    aes_substitute_bytes(state_matrix, s_boxes[round_factor][0]);
    ^~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:9:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_substitute_bytes(int state_matrix[4][4], ap_uint<8> s_box);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:27:5: error: no matching function for call to 'aes_shift_rows'
    aes_shift_rows(state_matrix, round_factor);
    ^~~~~~~~~~~~~~
AES-XTS/main.h:11:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_shift_rows(int state_matrix[4][4], int round_factor);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:28:5: error: no matching function for call to 'aes_mix_columns'
    aes_mix_columns(state_matrix, mix_column_constant_matrices[round_factor][0][0], multiplication);
    ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'ap_uint<8>' to 'ap_uint<8> (*)[4][4]' for 2nd argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:34:49: error: no matching function for call to 'aes_get_round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
                                                ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int16 (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:41:7: error: no matching function for call to 'aes_mix_columns'
      aes_mix_columns(round_key, mix_column_constant_matrices[round_factor][0][0], multiplication);
      ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'ap_uint<8>' to 'ap_uint<8> (*)[4][4]' for 2nd argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:44:5: error: no matching function for call to 'aes_add_round_key'
    aes_add_round_key(state_matrix, round_key);
    ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:15:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_add_round_key(int state_matrix[4][4], ap_int<16> round_key_matrix[4][4]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:48:3: error: no matching function for call to 'aes_substitute_bytes'
  aes_substitute_bytes(state_matrix, s_boxes[round_factor]);
  ^~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:9:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_substitute_bytes(int state_matrix[4][4], ap_uint<8> s_box);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:49:3: error: no matching function for call to 'aes_shift_rows'
  aes_shift_rows(state_matrix, round_factor);
  ^~~~~~~~~~~~~~
AES-XTS/main.h:11:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_shift_rows(int state_matrix[4][4], int round_factor);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:50:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int16 (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:51:10: error: no matching function for call to 'aes_matrix_to_sequence'
  return aes_matrix_to_sequence(state_matrix);
         ^~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:23:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_matrix_to_sequence(int matrix[4][4]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:111:7: error: functions that differ only in their return type cannot be overloaded
int16 aes_mix_columns(int16 state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256])
      ^
AES-XTS/main.h:13:5: note: previous declaration is here
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:122:61: error: array subscript is not an integer
      state_matrix[row_index][column_index] = multiplication[constant_matrix[row_index][0]][column[0]];
                                                            ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:123:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][1]][column[1]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:124:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][2]][column[2]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:125:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][3]][column[3]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:162:7: error: functions that differ only in their return type cannot be overloaded
int16 aes_expand_key(ap_int<16> key[32], ap_uint<8> s_box[1][256], ap_uint<8> rcon[256])
      ^
AES-XTS/main.h:19:5: note: previous declaration is here
int aes_expand_key(ap_int<16> key[32], ap_uint<8> s_box[1][256], ap_uint<8> rcon[256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:240:7: error: functions that differ only in their return type cannot be overloaded
int16 aes_sequence_to_matrix(ap_int<16> sequence[16])
      ^
AES-XTS/main.h:21:6: note: previous declaration is here
int* aes_sequence_to_matrix(ap_int<16> sequence[16]);
     ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:302:26: error: array type 'int16 [16]' is not assignable
      new_block[i_map_0] = block[i_map_0][i_map_1] ^ tweak[i_map_0];
      ~~~~~~~~~~~~~~~~~~ ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:22:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int16 (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:26:5: error: no matching function for call to 'aes_substitute_bytes'
    aes_substitute_bytes(state_matrix, s_boxes[round_factor][0]);
    ^~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:9:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_substitute_bytes(int state_matrix[4][4], ap_uint<8> s_box);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:27:5: error: no matching function for call to 'aes_shift_rows'
    aes_shift_rows(state_matrix, round_factor);
    ^~~~~~~~~~~~~~
AES-XTS/main.h:11:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_shift_rows(int state_matrix[4][4], int round_factor);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:28:5: error: no matching function for call to 'aes_mix_columns'
    aes_mix_columns(state_matrix, mix_column_constant_matrices[round_factor][0][0], multiplication);
    ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'ap_uint<8>' to 'ap_uint<8> (*)[4][4]' for 2nd argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:34:49: error: no matching function for call to 'aes_get_round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
                                                ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int16 (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:41:7: error: no matching function for call to 'aes_mix_columns'
      aes_mix_columns(round_key, mix_column_constant_matrices[round_factor][0][0], multiplication);
      ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'ap_uint<8>' to 'ap_uint<8> (*)[4][4]' for 2nd argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:44:5: error: no matching function for call to 'aes_add_round_key'
    aes_add_round_key(state_matrix, round_key);
    ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:15:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_add_round_key(int state_matrix[4][4], ap_int<16> round_key_matrix[4][4]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:48:3: error: no matching function for call to 'aes_substitute_bytes'
  aes_substitute_bytes(state_matrix, s_boxes[round_factor]);
  ^~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:9:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_substitute_bytes(int state_matrix[4][4], ap_uint<8> s_box);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:49:3: error: no matching function for call to 'aes_shift_rows'
  aes_shift_rows(state_matrix, round_factor);
  ^~~~~~~~~~~~~~
AES-XTS/main.h:11:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_shift_rows(int state_matrix[4][4], int round_factor);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:50:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int16 (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:51:10: error: no matching function for call to 'aes_matrix_to_sequence'
  return aes_matrix_to_sequence(state_matrix);
         ^~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:23:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_matrix_to_sequence(int matrix[4][4]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:111:7: error: functions that differ only in their return type cannot be overloaded
int16 aes_mix_columns(int16 state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256])
      ^
AES-XTS/main.h:13:5: note: previous declaration is here
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:122:61: error: array subscript is not an integer
      state_matrix[row_index][column_index] = multiplication[constant_matrix[row_index][0]][column[0]];
                                                            ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:123:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][1]][column[1]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:124:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][2]][column[2]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:125:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][3]][column[3]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:162:7: error: functions that differ only in their return type cannot be overloaded
int16 aes_expand_key(ap_int<16> key[32], ap_uint<8> s_box[1][256], ap_uint<8> rcon[256])
      ^
AES-XTS/main.h:19:5: note: previous declaration is here
int aes_expand_key(ap_int<16> key[32], ap_uint<8> s_box[1][256], ap_uint<8> rcon[256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:240:7: error: functions that differ only in their return type cannot be overloaded
int16 aes_sequence_to_matrix(ap_int<16> sequence[16])
      ^
AES-XTS/main.h:21:6: note: previous declaration is here
int* aes_sequence_to_matrix(ap_int<16> sequence[16]);
     ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:302:26: error: array type 'int16 [16]' is not assignable
      new_block[i_map_0] = block[i_map_0][i_map_1] ^ tweak[i_map_0];
      ~~~~~~~~~~~~~~~~~~ ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:22:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int16 (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:26:5: error: no matching function for call to 'aes_substitute_bytes'
    aes_substitute_bytes(state_matrix, s_boxes[round_factor][0]);
    ^~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:9:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_substitute_bytes(int state_matrix[4][4], ap_uint<8> s_box);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:27:5: error: no matching function for call to 'aes_shift_rows'
    aes_shift_rows(state_matrix, round_factor);
    ^~~~~~~~~~~~~~
AES-XTS/main.h:11:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_shift_rows(int state_matrix[4][4], int round_factor);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:28:5: error: no matching function for call to 'aes_mix_columns'
    aes_mix_columns(state_matrix, mix_column_constant_matrices[round_factor][0][0], multiplication);
    ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'ap_uint<8>' to 'ap_uint<8> (*)[4][4]' for 2nd argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:34:49: error: no matching function for call to 'aes_get_round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
                                                ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int16 (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:41:7: error: no matching function for call to 'aes_mix_columns'
      aes_mix_columns(round_key, mix_column_constant_matrices[round_factor][0][0], multiplication);
      ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'ap_uint<8>' to 'ap_uint<8> (*)[4][4]' for 2nd argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:44:5: error: no matching function for call to 'aes_add_round_key'
    aes_add_round_key(state_matrix, round_key);
    ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:15:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_add_round_key(int state_matrix[4][4], ap_int<16> round_key_matrix[4][4]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:48:3: error: no matching function for call to 'aes_substitute_bytes'
  aes_substitute_bytes(state_matrix, s_boxes[round_factor]);
  ^~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:9:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_substitute_bytes(int state_matrix[4][4], ap_uint<8> s_box);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:49:3: error: no matching function for call to 'aes_shift_rows'
  aes_shift_rows(state_matrix, round_factor);
  ^~~~~~~~~~~~~~
AES-XTS/main.h:11:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_shift_rows(int state_matrix[4][4], int round_factor);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:50:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int16 (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:51:10: error: no matching function for call to 'aes_matrix_to_sequence'
  return aes_matrix_to_sequence(state_matrix);
         ^~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:23:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_matrix_to_sequence(int matrix[4][4]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:111:7: error: functions that differ only in their return type cannot be overloaded
int16 aes_mix_columns(int16 state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256])
      ^
AES-XTS/main.h:13:5: note: previous declaration is here
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:122:61: error: array subscript is not an integer
      state_matrix[row_index][column_index] = multiplication[constant_matrix[row_index][0]][column[0]];
                                                            ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:123:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][1]][column[1]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:124:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][2]][column[2]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:125:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][3]][column[3]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:162:7: error: functions that differ only in their return type cannot be overloaded
int16 aes_expand_key(ap_int<16> key[32], ap_uint<8> s_box[1][256], ap_uint<8> rcon[256])
      ^
AES-XTS/main.h:19:5: note: previous declaration is here
int aes_expand_key(ap_int<16> key[32], ap_uint<8> s_box[1][256], ap_uint<8> rcon[256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:240:7: error: functions that differ only in their return type cannot be overloaded
int16 aes_sequence_to_matrix(ap_int<16> sequence[16])
      ^
AES-XTS/main.h:21:6: note: previous declaration is here
int* aes_sequence_to_matrix(ap_int<16> sequence[16]);
     ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:333:15: error: array type 'int16 [16]' is not assignable
    blocks[i] = data[i * 16];
    ~~~~~~~~~ ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:22:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int16 (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:26:5: error: no matching function for call to 'aes_substitute_bytes'
    aes_substitute_bytes(state_matrix, s_boxes[round_factor][0]);
    ^~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:9:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_substitute_bytes(int state_matrix[4][4], ap_uint<8> s_box);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:27:5: error: no matching function for call to 'aes_shift_rows'
    aes_shift_rows(state_matrix, round_factor);
    ^~~~~~~~~~~~~~
AES-XTS/main.h:11:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_shift_rows(int state_matrix[4][4], int round_factor);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:28:5: error: no matching function for call to 'aes_mix_columns'
    aes_mix_columns(state_matrix, mix_column_constant_matrices[round_factor][0][0], multiplication);
    ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'ap_uint<8>' to 'ap_uint<8> (*)[4][4]' for 2nd argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:34:49: error: no matching function for call to 'aes_get_round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
                                                ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int16 (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:41:7: error: no matching function for call to 'aes_mix_columns'
      aes_mix_columns(round_key, mix_column_constant_matrices[round_factor][0][0], multiplication);
      ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'ap_uint<8>' to 'ap_uint<8> (*)[4][4]' for 2nd argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:44:5: error: no matching function for call to 'aes_add_round_key'
    aes_add_round_key(state_matrix, round_key);
    ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:15:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_add_round_key(int state_matrix[4][4], ap_int<16> round_key_matrix[4][4]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:48:3: error: no matching function for call to 'aes_substitute_bytes'
  aes_substitute_bytes(state_matrix, s_boxes[round_factor]);
  ^~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:9:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_substitute_bytes(int state_matrix[4][4], ap_uint<8> s_box);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:49:3: error: no matching function for call to 'aes_shift_rows'
  aes_shift_rows(state_matrix, round_factor);
  ^~~~~~~~~~~~~~
AES-XTS/main.h:11:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_shift_rows(int state_matrix[4][4], int round_factor);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:50:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int16 (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:51:10: error: no matching function for call to 'aes_matrix_to_sequence'
  return aes_matrix_to_sequence(state_matrix);
         ^~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:23:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_matrix_to_sequence(int matrix[4][4]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:111:7: error: functions that differ only in their return type cannot be overloaded
int16 aes_mix_columns(int16 state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256])
      ^
AES-XTS/main.h:13:5: note: previous declaration is here
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:122:61: error: array subscript is not an integer
      state_matrix[row_index][column_index] = multiplication[constant_matrix[row_index][0]][column[0]];
                                                            ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:123:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][1]][column[1]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:124:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][2]][column[2]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:125:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][3]][column[3]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:163:7: error: functions that differ only in their return type cannot be overloaded
int16 aes_expand_key(ap_int<16> key[32], ap_uint<8> s_box[1][256], ap_uint<8> rcon[256])
      ^
AES-XTS/main.h:19:5: note: previous declaration is here
int aes_expand_key(ap_int<16> key[32], ap_uint<8> s_box[1][256], ap_uint<8> rcon[256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:241:7: error: functions that differ only in their return type cannot be overloaded
int16 aes_sequence_to_matrix(ap_int<16> sequence[16])
      ^
AES-XTS/main.h:21:6: note: previous declaration is here
int* aes_sequence_to_matrix(ap_int<16> sequence[16]);
     ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:347:43: error: no matching function for call to 'xts_aes_process_block'
        blocks[0 + i][i_chaining_1 + 0] = xts_aes_process_block(blocks[i][0], tweak, mode, expanded_key, s_boxes, mix_column_constant_matrices, multiplication);
                                          ^~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:296:7: note: candidate function not viable: no known conversion from 'int16' (aka 'ap_int<16>') to 'int16 (*)[16]' for 1st argument; 
int16 xts_aes_process_block(int16 block[1][16], int16 tweak[16], ap_int<16> mode, int16 expanded_key[4][60], ap_uint<8> s_boxes[3][256], ap_uint<8> mix_column_constant_matrices[3][4][4], ap_uint<8> multiplication[15][256])
      ^
AES-XTS/main.h:27:5: note: candidate function not viable: no known conversion from 'int16' (aka 'ap_int<16>') to 'ap_int<16> *' for 1st argument; take the address of the argument with &
int xts_aes_process_block(ap_int<16> block[16], int tweak[16], int mode, int expanded_key[4][4], ap_uint<8> s_boxes[3][256], ap_uint<8> mix_column_constant_matrices[3][4][4], ap_uint<8> multiplication[15][256]);
    ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:12:3: error: no matching function for call to 'aes_sequence_to_matrix'
  aes_sequence_to_matrix(text, state_matrix);
  ^~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:23:6: note: candidate function not viable: no known conversion from 'int16 (*)[16]' to 'ap_int<16> *' for 1st argument; dereference the argument with *
void aes_sequence_to_matrix(ap_int<16> sequence[16], int16 matrix_out[4][4]);
     ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:22:5: error: no matching function for call to 'aes_mix_columns'
    aes_mix_columns(state_matrix, mix_column_constant_matrices[round_factor][0][0], multiplication);
    ^~~~~~~~~~~~~~~
AES-XTS/main.h:15:6: note: candidate function not viable: no known conversion from 'ap_uint<8>' to 'ap_uint<8> (*)[4][4]' for 2nd argument; 
void aes_mix_columns(int16 state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
     ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:26:7: error: no matching function for call to 'aes_mix_columns'
      aes_mix_columns(round_key, mix_column_constant_matrices[round_factor][0][0], multiplication);
      ^~~~~~~~~~~~~~~
AES-XTS/main.h:15:6: note: candidate function not viable: no known conversion from 'ap_uint<8>' to 'ap_uint<8> (*)[4][4]' for 2nd argument; 
void aes_mix_columns(int16 state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
     ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:37:3: error: no matching function for call to 'aes_matrix_to_sequence'
  aes_matrix_to_sequence(state_matrix, sequence_out);
  ^~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:25:6: note: candidate function not viable: no known conversion from 'int16 (*)[16]' to 'int16 *' (aka 'ap_int<16> *') for 2nd argument; dereference the argument with *
void aes_matrix_to_sequence(int16 matrix[4][4], int16 sequence[16]);
     ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:106:61: error: array subscript is not an integer
      state_matrix[row_index][column_index] = multiplication[constant_matrix[row_index][0]][column[0]];
                                                            ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:107:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][1]][column[1]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:108:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][2]][column[2]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:109:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][3]][column[3]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:270:14: error: array type 'int16 [16]' is not assignable
    block[i] = block[i] ^ tweak[i];
    ~~~~~~~~ ^
AES-XTS/main.cpp:284:14: error: array type 'int16 [16]' is not assignable
    block[i] = block[i] ^ tweak[i];
    ~~~~~~~~ ^
AES-XTS/main.cpp:304:7: error: no matching function for call to 'xts_aes_process_block'
      xts_aes_process_block(blocks[i][0], tweak, mode, expanded_key, s_boxes, mix_column_constant_matrices, multiplication);
      ^~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:266:6: note: candidate function not viable: no known conversion from 'int16' (aka 'ap_int<16>') to 'int16 (*)[16]' for 1st argument; 
void xts_aes_process_block(int16 block[1][16], int16 tweak[16], ap_int<16> mode, int16 expanded_key[4][60], ap_uint<8> s_boxes[3][256], ap_uint<8> mix_column_constant_matrices[3][4][4], ap_uint<8> multiplication[15][256])
     ^
AES-XTS/main.cpp:335:3: error: no matching function for call to 'aes_expand_key'
  aes_expand_key(key[0], s_boxes[1][0], rcon, aes_expanded_key);
  ^~~~~~~~~~~~~~
AES-XTS/main.cpp:143:6: note: candidate function not viable: no known conversion from 'ap_int<16>' to 'ap_int<16> *' for 1st argument; take the address of the argument with &
void aes_expand_key(ap_int<16> key[32], ap_uint<8> s_box[1][256], ap_uint<8> rcon[256], int16 expanded_key_matrix[4][60])
     ^
AES-XTS/main.cpp:336:3: error: no matching function for call to 'aes_expand_key'
  aes_expand_key(key[32], s_boxes[1][0], rcon, aes_expanded_key2);
  ^~~~~~~~~~~~~~
AES-XTS/main.cpp:143:6: note: candidate function not viable: no known conversion from 'ap_int<16>' to 'ap_int<16> *' for 1st argument; take the address of the argument with &
void aes_expand_key(ap_int<16> key[32], ap_uint<8> s_box[1][256], ap_uint<8> rcon[256], int16 expanded_key_matrix[4][60])
     ^
AES-XTS/main.cpp:338:3: error: no matching function for call to 'aes_process'
  aes_process(tweak, 0, 1, aes_expanded_key2, s_boxes, mix_column_constant_matrices, multiplication, aes_tweak);
  ^~~~~~~~~~~
AES-XTS/main.cpp:9:6: note: candidate function not viable: no known conversion from 'ap_int<16> *' to 'int16 (*)[16]' for 1st argument; 
void aes_process(int16 text[1][16], int initial_round, int round_factor, int16 expanded_key[4][60], ap_uint<8> s_boxes[3][256], ap_uint<8> mix_column_constant_matrices[3][4][4], ap_uint<8> multiplication[15][256], int16 sequence_out[1][16])
     ^
14 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:22:5: error: no matching function for call to 'aes_mix_columns'
    aes_mix_columns(state_matrix, mix_column_constant_matrices[round_factor][0][0], multiplication);
    ^~~~~~~~~~~~~~~
AES-XTS/main.h:15:6: note: candidate function not viable: no known conversion from 'ap_uint<8>' to 'ap_uint<8> (*)[4]' for 2nd argument; 
void aes_mix_columns(int16 state_matrix[4][4], ap_uint<8> constant_matrix[4][4], ap_uint<8> multiplication[15][256]);
     ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:26:7: error: no matching function for call to 'aes_mix_columns'
      aes_mix_columns(round_key, mix_column_constant_matrices[round_factor][0][0], multiplication);
      ^~~~~~~~~~~~~~~
AES-XTS/main.h:15:6: note: candidate function not viable: no known conversion from 'ap_uint<8>' to 'ap_uint<8> (*)[4]' for 2nd argument; 
void aes_mix_columns(int16 state_matrix[4][4], ap_uint<8> constant_matrix[4][4], ap_uint<8> multiplication[15][256]);
     ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:304:7: error: no matching function for call to 'xts_aes_process_block'
      xts_aes_process_block(blocks[i][0], tweak, mode, expanded_key, s_boxes, mix_column_constant_matrices, multiplication);
      ^~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:266:6: note: candidate function not viable: no known conversion from 'int16' (aka 'ap_int<16>') to 'int16 *' (aka 'ap_int<16> *') for 1st argument; take the address of the argument with &
void xts_aes_process_block(int16 block[16], int16 tweak[16], ap_int<16> mode, int16 expanded_key[4][60], ap_uint<8> s_boxes[3][256], ap_uint<8> mix_column_constant_matrices[3][4][4], ap_uint<8> multiplication[15][256])
     ^
AES-XTS/main.cpp:335:3: error: no matching function for call to 'aes_expand_key'
  aes_expand_key(key[0], s_boxes[1][0], rcon, aes_expanded_key);
  ^~~~~~~~~~~~~~
AES-XTS/main.cpp:143:6: note: candidate function not viable: no known conversion from 'ap_int<16>' to 'ap_int<16> *' for 1st argument; take the address of the argument with &
void aes_expand_key(ap_int<16> key[32], ap_uint<8> s_box[1][256], ap_uint<8> rcon[256], int16 expanded_key_matrix[4][60])
     ^
AES-XTS/main.cpp:336:3: error: no matching function for call to 'aes_expand_key'
  aes_expand_key(key[32], s_boxes[1][0], rcon, aes_expanded_key2);
  ^~~~~~~~~~~~~~
AES-XTS/main.cpp:143:6: note: candidate function not viable: no known conversion from 'ap_int<16>' to 'ap_int<16> *' for 1st argument; take the address of the argument with &
void aes_expand_key(ap_int<16> key[32], ap_uint<8> s_box[1][256], ap_uint<8> rcon[256], int16 expanded_key_matrix[4][60])
     ^
5 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:335:3: error: no matching function for call to 'aes_expand_key'
  aes_expand_key(key, s_boxes[1], rcon, aes_expanded_key);
  ^~~~~~~~~~~~~~
AES-XTS/main.cpp:143:6: note: candidate function not viable: no known conversion from 'ap_uint<8> [256]' to 'ap_uint<8> (*)[256]' for 2nd argument; take the address of the argument with &
void aes_expand_key(ap_int<16> key[32], ap_uint<8> s_box[1][256], ap_uint<8> rcon[256], int16 expanded_key_matrix[4][60])
     ^
AES-XTS/main.cpp:336:3: error: no matching function for call to 'aes_expand_key'
  aes_expand_key(key+32, s_boxes[1], rcon, aes_expanded_key2);
  ^~~~~~~~~~~~~~
AES-XTS/main.cpp:143:6: note: candidate function not viable: no known conversion from 'ap_uint<8> [256]' to 'ap_uint<8> (*)[256]' for 2nd argument; take the address of the argument with &
void aes_expand_key(ap_int<16> key[32], ap_uint<8> s_box[1][256], ap_uint<8> rcon[256], int16 expanded_key_matrix[4][60])
     ^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 184.480 ; gain = 92.996
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 184.480 ; gain = 92.996
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 184.480 ; gain = 92.996
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [XFORM 203-190] Cannot burst array 's_boxes' (AES-XTS/main.cpp:312): variable is not an array with scalar elements.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 184.832 ; gain = 93.418
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 184.832 ; gain = 93.418
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 184.832 ; gain = 93.418
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [XFORM 203-190] Cannot burst array 's_boxes' (AES-XTS/main.cpp:312): variable is not an array with scalar elements.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 183.953 ; gain = 92.453
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 183.953 ; gain = 92.453
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 183.953 ; gain = 92.453
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [XFORM 203-190] Cannot burst array 's_boxes' (AES-XTS/main.cpp:312): variable is not an array with scalar elements.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 184.027 ; gain = 92.531
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 184.027 ; gain = 92.531
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 184.027 ; gain = 92.531
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [XFORM 203-190] Cannot burst array 's_boxes' (AES-XTS/main.cpp:312): variable is not an array with scalar elements.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:350:1: error: extraneous closing brace ('}')
}
^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 's_boxes': C:\Users\ssscr\Desktop\school\UIUC\ece527\final_project\HLS\AES-XTS\main.cpp:322
ERROR: [HLS 214-124] use of undeclared identifier 's_boxes': C:\Users\ssscr\Desktop\school\UIUC\ece527\final_project\HLS\AES-XTS\main.cpp:323
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 184.000 ; gain = 92.566
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 184.000 ; gain = 92.566
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 184.000 ; gain = 92.566
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'xts_aes' (AES-XTS/main.cpp:312) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 205.090 ; gain = 113.656
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 254.070 ; gain = 162.637
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 268.891 ; gain = 177.457
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'xts_aes' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.453 seconds; current allocated memory: 202.708 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 202.834 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/key_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/tweak_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/text_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/mode_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/text_len_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/mix_column_constant_matrices_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/multiplication_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/rcon_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data_ret_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'xts_aes' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'key_V', 'tweak_V', 'text_V', 'mode_V', 'text_len_V', 'mix_column_constant_matrices_V', 'multiplication_V', 'rcon_V' and 'data_ret_V' to AXI-Lite port ctrl.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_WID' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_WID' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_WID' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes'.
INFO: [HLS 200-111]  Elapsed time: 2.374 seconds; current allocated memory: 203.841 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 269.367 ; gain = 177.934
INFO: [VHDL 208-304] Generating VHDL RTL for xts_aes.
INFO: [VLOG 209-307] Generating Verilog RTL for xts_aes.
INFO: [HLS 200-112] Total elapsed time: 20.177 seconds; peak allocated memory: 203.841 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 184.324 ; gain = 92.938
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 184.324 ; gain = 92.938
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 184.324 ; gain = 92.938
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xts_aes_calculate_next_tweak' into 'xts_aes_process_data' (AES-XTS/main.cpp:305) automatically.
ERROR: [SYNCHK 200-11] AES-XTS/main.cpp:289: Argument 's_boxes' of function 'xts_aes_process_data' (AES-XTS/main.cpp:289) has an unsynthesizable type (possible cause(s): structure variable cannot be decomposed due to (1) unsupported type conversion; (2) memory copy operation; (3) function pointer used in struct; (4) unsupported pointer comparison).
WARNING: [SYNCHK 200-23] AES-XTS/main.cpp:47: variable-indexed range selection may cause suboptimal QoR.
ERROR: [SYNCHK 200-42] AES-XTS/main.cpp:20: pointer comparison is not supported.
INFO: [SYNCHK 200-10] 2 error(s), 1 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 183.969 ; gain = 92.543
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 183.969 ; gain = 92.543
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 183.969 ; gain = 92.543
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xts_aes_calculate_next_tweak' into 'xts_aes_process_data' (AES-XTS/main.cpp:304) automatically.
ERROR: [SYNCHK 200-11] AES-XTS/main.cpp:288: Argument 's_boxes' of function 'xts_aes_process_data' (AES-XTS/main.cpp:288) has an unsynthesizable type (possible cause(s): structure variable cannot be decomposed due to (1) unsupported type conversion; (2) memory copy operation; (3) function pointer used in struct; (4) unsupported pointer comparison).
WARNING: [SYNCHK 200-23] AES-XTS/main.cpp:46: variable-indexed range selection may cause suboptimal QoR.
ERROR: [SYNCHK 200-42] AES-XTS/main.cpp:19: pointer comparison is not supported.
INFO: [SYNCHK 200-10] 2 error(s), 1 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 184.402 ; gain = 92.887
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 184.402 ; gain = 92.887
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 184.402 ; gain = 92.887
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xts_aes_calculate_next_tweak' into 'xts_aes_process_data' (AES-XTS/main.cpp:304) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 211.605 ; gain = 120.090
WARNING: [XFORM 203-805] Duplicating function 'aes_process' (AES-XTS/main.cpp:8) to resolve interface conflict according to call graph.
WARNING: [XFORM 203-805] Duplicating function 'aes_sequence_to_matrix' (AES-XTS/main.cpp:218) to resolve interface conflict according to call graph.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_row.V' (AES-XTS/main.cpp:57) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temporary_key.V' (AES-XTS/main.cpp:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_row.V' (AES-XTS/main.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temporary_key.V' (AES-XTS/main.cpp:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'aes_matrix_to_sequence' into 'aes_process.1' (AES-XTS/main.cpp:36) automatically.
INFO: [XFORM 203-602] Inlining function 'aes_sequence_to_matrix.2' into 'aes_process.2' automatically.
INFO: [XFORM 203-602] Inlining function 'aes_matrix_to_sequence.1' into 'aes_process.2' (AES-XTS/main.cpp:36) automatically.
INFO: [XFORM 203-602] Inlining function 'xts_aes_calculate_next_tweak' into 'xts_aes_process_data' (AES-XTS/main.cpp:304) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'aes_mix_columns' (AES-XTS/main.cpp:94)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 269.215 ; gain = 177.699
WARNING: [XFORM 203-631] Renaming function 'xts_aes_process_block' to 'xts_aes_process_bloc' (AES-XTS/main.cpp:267:27)
WARNING: [XFORM 203-631] Renaming function 'aes_substitute_bytes7' to 'aes_substitute_bytes' (AES-XTS/main.cpp:39)
WARNING: [XFORM 203-631] Renaming function 'aes_sequence_to_matrix.1' to 'aes_sequence_to_matr' (AES-XTS/main.cpp:221:28)
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns837384041' to 'aes_mix_columns83738.1' (AES-XTS/main.cpp:96:44)
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns8373840' to 'aes_mix_columns83738.1.1' (AES-XTS/main.cpp:96:44)
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns83738' to 'aes_mix_columns83738.2' (AES-XTS/main.cpp:96:44)
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns8' to 'aes_mix_columns8.1' (AES-XTS/main.cpp:96:44)
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 1024 on port 'data3' (AES-XTS/main.cpp:351:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'data.V' (AES-XTS/main.cpp:294:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'key.V' (AES-XTS/main.cpp:147:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'key.V' (AES-XTS/main.cpp:147:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
WARNING: [XFORM 203-561] Updating loop upper bound from 256 to 257 for loop 'Loop-0-0' in function 'xts_aes'.
WARNING: [XFORM 203-561] Updating loop lower bound from 256 to 257 for loop 'Loop-0-0' in function 'xts_aes'.
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns83738.1.1' to 'aes_mix_columns83738' (AES-XTS/main.cpp:96:44)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 440.094 ; gain = 348.578
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'xts_aes' ...
WARNING: [SYN 201-103] Legalizing function name 'aes_mix_columns83738.1' to 'aes_mix_columns83738_1'.
WARNING: [SYN 201-103] Legalizing function name 'aes_process.1' to 'aes_process_1'.
WARNING: [SYN 201-103] Legalizing function name 'aes_mix_columns83738.2' to 'aes_mix_columns83738_2'.
WARNING: [SYN 201-103] Legalizing function name 'aes_process.236' to 'aes_process_236'.
WARNING: [SYN 201-103] Legalizing function name 'aes_process.2' to 'aes_process_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_expand_key54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.784 seconds; current allocated memory: 383.396 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 384.470 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_expand_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 385.166 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 386.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_sequence_to_matr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 386.377 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 386.517 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_get_round_key5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 386.615 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 386.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 386.815 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 386.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_substitute_bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 386.990 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 387.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_shift_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 387.423 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 387.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns83738_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 388.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 388.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 389.132 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 389.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns83738_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 389.919 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 390.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns83738' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 390.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 391.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_236' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 391.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 392.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns837' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 392.769 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 393.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 393.610 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 393.963 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes_process_bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 394.222 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 394.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes_process_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 394.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 395.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 395.725 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.423 seconds; current allocated memory: 396.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_expand_key54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_expand_key54_expanded_key_V' to 'aes_expand_key54_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_mux_42_16_1_1' to 'xts_aes_mux_42_16cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xts_aes_mux_42_16cud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_expand_key54'.
INFO: [HLS 200-111]  Elapsed time: 0.564 seconds; current allocated memory: 398.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_expand_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_expand_key_expanded_key_V' to 'aes_expand_key_exdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xts_aes_mux_42_16cud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_expand_key'.
INFO: [HLS 200-111]  Elapsed time: 0.767 seconds; current allocated memory: 400.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_sequence_to_matr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_sequence_to_matr'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 400.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_get_round_key5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_get_round_key5'.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 401.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_add_round_key'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 401.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_substitute_bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_substitute_bytes'.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 401.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_shift_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'xts_aes_mux_42_16cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_shift_rows'.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 402.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns83738_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns83738_1'.
INFO: [HLS 200-111]  Elapsed time: 0.459 seconds; current allocated memory: 403.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_process_1_state_matrix_V' to 'aes_process_1_staeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_1_round_key_V' to 'aes_process_1_roufYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_1'.
INFO: [HLS 200-111]  Elapsed time: 0.581 seconds; current allocated memory: 404.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns83738_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns83738_2'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 406.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns83738' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns83738'.
INFO: [HLS 200-111]  Elapsed time: 0.579 seconds; current allocated memory: 407.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_236' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_process_236_state_matrix_V' to 'aes_process_236_sg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_236_round_key_V' to 'aes_process_236_rhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_236'.
INFO: [HLS 200-111]  Elapsed time: 0.618 seconds; current allocated memory: 409.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns837' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns837'.
INFO: [HLS 200-111]  Elapsed time: 0.558 seconds; current allocated memory: 410.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_process_2_state_matrix_V' to 'aes_process_2_staibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_2_round_key_V' to 'aes_process_2_roujbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_2'.
INFO: [HLS 200-111]  Elapsed time: 0.607 seconds; current allocated memory: 412.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes_process_bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes_process_bloc'.
INFO: [HLS 200-111]  Elapsed time: 0.514 seconds; current allocated memory: 413.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes_process_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes_process_data'.
INFO: [HLS 200-111]  Elapsed time: 0.563 seconds; current allocated memory: 415.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/key_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/tweak_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/text_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/mode_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/text_len_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/mix_column_constant_matrices_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/multiplication_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/rcon_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data_ret_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'xts_aes' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'key_V', 'tweak_V', 'text_V', 'mode_V', 'text_len_V', 'mix_column_constant_matrices_V', 'multiplication_V', 'rcon_V' and 'data_ret_V' to AXI-Lite port ctrl.
INFO: [SYN 201-210] Renamed object name 'xts_aes_aes_expanded_key_V' to 'xts_aes_aes_expankbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_aes_expanded_key2_V' to 'xts_aes_aes_expanlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_processed_data' to 'xts_aes_processedmb6' due to the lengt==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 184.539 ; gain = 93.086
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 184.539 ; gain = 93.086
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 184.539 ; gain = 93.086
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xts_aes_calculate_next_tweak' into 'xts_aes_process_data' (AES-XTS/main.cpp:304) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 212.926 ; gain = 121.473
WARNING: [XFORM 203-805] Duplicating function 'aes_process' (AES-XTS/main.cpp:8) to resolve interface conflict according to call graph.
WARNING: [XFORM 203-805] Duplicating function 'aes_sequence_to_matrix' (AES-XTS/main.cpp:218) to resolve interface conflict according to call graph.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_row.V' (AES-XTS/main.cpp:57) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temporary_key.V' (AES-XTS/main.cpp:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_row.V' (AES-XTS/main.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temporary_key.V' (AES-XTS/main.cpp:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'aes_matrix_to_sequence' into 'aes_process.1' (AES-XTS/main.cpp:36) automatically.
INFO: [XFORM 203-602] Inlining function 'aes_sequence_to_matrix.2' into 'aes_process.2' automatically.
INFO: [XFORM 203-602] Inlining function 'aes_matrix_to_sequence.1' into 'aes_process.2' (AES-XTS/main.cpp:36) automatically.
INFO: [XFORM 203-602] Inlining function 'xts_aes_calculate_next_tweak' into 'xts_aes_process_data' (AES-XTS/main.cpp:304) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'aes_mix_columns' (AES-XTS/main.cpp:94)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 269.961 ; gain = 178.508
WARNING: [XFORM 203-631] Renaming function 'xts_aes_process_block' to 'xts_aes_process_bloc' (AES-XTS/main.cpp:267:27)
WARNING: [XFORM 203-631] Renaming function 'aes_substitute_bytes7' to 'aes_substitute_bytes' (AES-XTS/main.cpp:39)
WARNING: [XFORM 203-631] Renaming function 'aes_sequence_to_matrix.1' to 'aes_sequence_to_matr' (AES-XTS/main.cpp:221:28)
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns841424445' to 'aes_mix_columns84142.1' (AES-XTS/main.cpp:96:44)
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns8414244' to 'aes_mix_columns84142.1.1' (AES-XTS/main.cpp:96:44)
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns84142' to 'aes_mix_columns84142.2' (AES-XTS/main.cpp:96:44)
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns8' to 'aes_mix_columns8.1' (AES-XTS/main.cpp:96:44)
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 1024 on port 'data3' (AES-XTS/main.cpp:345:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'data.V' (AES-XTS/main.cpp:294:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'key.V' (AES-XTS/main.cpp:147:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'key.V' (AES-XTS/main.cpp:147:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns84142.1.1' to 'aes_mix_columns84142' (AES-XTS/main.cpp:96:44)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 433.574 ; gain = 342.121
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'xts_aes' ...
WARNING: [SYN 201-103] Legalizing function name 'aes_mix_columns84142.1' to 'aes_mix_columns84142_1'.
WARNING: [SYN 201-103] Legalizing function name 'aes_process.1' to 'aes_process_1'.
WARNING: [SYN 201-103] Legalizing function name 'aes_mix_columns84142.2' to 'aes_mix_columns84142_2'.
WARNING: [SYN 201-103] Legalizing function name 'aes_process.240' to 'aes_process_240'.
WARNING: [SYN 201-103] Legalizing function name 'aes_process.2' to 'aes_process_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_expand_key58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.683 seconds; current allocated memory: 376.486 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 377.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_expand_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 378.358 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 379.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_sequence_to_matr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 379.632 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 379.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_get_round_key5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 379.870 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 379.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 380.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 380.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_substitute_bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 380.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 380.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_shift_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 380.753 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 381.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns84142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 381.713 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 382.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 382.486 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 382.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns84142_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 383.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 383.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns84142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 384.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 384.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 385.106 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 385.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns841' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 386.136 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 386.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 386.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 387.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes_process_bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 387.612 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 387.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes_process_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 388.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 388.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 389.120 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.418 seconds; current allocated memory: 389.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_expand_key58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_expand_key58_expanded_key_V' to 'aes_expand_key58_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_mux_42_16_1_1' to 'xts_aes_mux_42_16cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xts_aes_mux_42_16cud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_expand_key58'.
INFO: [HLS 200-111]  Elapsed time: 0.582 seconds; current allocated memory: 391.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_expand_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_expand_key_expanded_key_V' to 'aes_expand_key_exdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xts_aes_mux_42_16cud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_expand_key'.
INFO: [HLS 200-111]  Elapsed time: 0.818 seconds; current allocated memory: 393.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_sequence_to_matr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_sequence_to_matr'.
INFO: [HLS 200-111]  Elapsed time: 0.757 seconds; current allocated memory: 394.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_get_round_key5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_get_round_key5'.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 394.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_add_round_key'.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 395.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_substitute_bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_substitute_bytes'.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 395.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_shift_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'xts_aes_mux_42_16cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_shift_rows'.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 396.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns84142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns84142_1'.
INFO: [HLS 200-111]  Elapsed time: 0.488 seconds; current allocated memory: 397.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_process_1_state_matrix_V' to 'aes_process_1_staeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_1_round_key_V' to 'aes_process_1_roufYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_1'.
INFO: [HLS 200-111]  Elapsed time: 0.599 seconds; current allocated memory: 399.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns84142_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns84142_2'.
INFO: [HLS 200-111]  Elapsed time: 0.453 seconds; current allocated memory: 400.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns84142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns84142'.
INFO: [HLS 200-111]  Elapsed time: 0.591 seconds; current allocated memory: 402.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_process_240_state_matrix_V' to 'aes_process_240_sg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_240_round_key_V' to 'aes_process_240_rhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_240'.
INFO: [HLS 200-111]  Elapsed time: 0.625 seconds; current allocated memory: 404.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns841' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns841'.
INFO: [HLS 200-111]  Elapsed time: 0.598 seconds; current allocated memory: 405.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_process_2_state_matrix_V' to 'aes_process_2_staibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_2_round_key_V' to 'aes_process_2_roujbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_2'.
INFO: [HLS 200-111]  Elapsed time: 0.647 seconds; current allocated memory: 407.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes_process_bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes_process_bloc'.
INFO: [HLS 200-111]  Elapsed time: 0.576 seconds; current allocated memory: 409.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes_process_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes_process_data'.
INFO: [HLS 200-111]  Elapsed time: 0.608 seconds; current allocated memory: 410.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/key_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/tweak_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/text_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/mode_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/text_len_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/s_boxes_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/mix_column_constant_matrices_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/multiplication_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/rcon_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data_ret_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'xts_aes' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'key_V', 'tweak_V', 'text_V', 'mode_V', 'text_len_V', 's_boxes_V', 'mix_column_constant_matrices_V', 'multiplication_V', 'rcon_V' and 'data_ret_V' to AXI-Lite port ctrl.
INFO: [SYN 201-210] Renamed object name 'xts_aes_aes_expanded_key_V' to 'xts_aes_aes_expankbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_aes_expanded_key2_V' to 'xts_aes_aes_expanlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_processed_data' to 'xts_aes_processedmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes'.
INFO: [HLS 200-111]  Elapsed time: 0.923 seconds; current allocated memory: 415.165 MB.
INFO: [RTMG 210-278] Implementing memory 'aes_expand_key58_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_process_1_staeOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_process_1_roufYi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_process_2_roujbC_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xts_aes_aes_tweak_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xts_aes_processedmb6_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:40 . Memory (MB): peak = 526.551 ; gain = 435.098
INFO: [VHDL 208-304] Generating VHDL RTL for xts_aes.
INFO: [VLOG 209-307] Generating Verilog RTL for xts_aes.
INFO: [HLS 200-112] Total elapsed time: 40.579 seconds; peak allocated memory: 415.165 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 184.301 ; gain = 92.859
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 184.301 ; gain = 92.859
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 184.301 ; gain = 92.859
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xts_aes_calculate_next_tweak' into 'xts_aes_process_data' (AES-XTS/main.cpp:304) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 211.543 ; gain = 120.102
WARNING: [XFORM 203-805] Duplicating function 'aes_process' (AES-XTS/main.cpp:8) to resolve interface conflict according to call graph.
WARNING: [XFORM 203-805] Duplicating function 'aes_sequence_to_matrix' (AES-XTS/main.cpp:218) to resolve interface conflict according to call graph.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_row.V' (AES-XTS/main.cpp:57) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temporary_key.V' (AES-XTS/main.cpp:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_row.V' (AES-XTS/main.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temporary_key.V' (AES-XTS/main.cpp:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'aes_matrix_to_sequence' into 'aes_process.1' (AES-XTS/main.cpp:36) automatically.
INFO: [XFORM 203-602] Inlining function 'aes_sequence_to_matrix.2' into 'aes_process.2' automatically.
INFO: [XFORM 203-602] Inlining function 'aes_matrix_to_sequence.1' into 'aes_process.2' (AES-XTS/main.cpp:36) automatically.
INFO: [XFORM 203-602] Inlining function 'xts_aes_calculate_next_tweak' into 'xts_aes_process_data' (AES-XTS/main.cpp:304) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'aes_mix_columns' (AES-XTS/main.cpp:94)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 269.023 ; gain = 177.582
WARNING: [XFORM 203-631] Renaming function 'xts_aes_process_block' to 'xts_aes_process_bloc' (AES-XTS/main.cpp:267:27)
WARNING: [XFORM 203-631] Renaming function 'aes_substitute_bytes7' to 'aes_substitute_bytes' (AES-XTS/main.cpp:39)
WARNING: [XFORM 203-631] Renaming function 'aes_sequence_to_matrix.1' to 'aes_sequence_to_matr' (AES-XTS/main.cpp:221:28)
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns841424445' to 'aes_mix_columns84142.1' (AES-XTS/main.cpp:96:44)
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns8414244' to 'aes_mix_columns84142.1.1' (AES-XTS/main.cpp:96:44)
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns84142' to 'aes_mix_columns84142.2' (AES-XTS/main.cpp:96:44)
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns8' to 'aes_mix_columns8.1' (AES-XTS/main.cpp:96:44)
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 1024 on port 'data3' (AES-XTS/main.cpp:345:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'data.V' (AES-XTS/main.cpp:294:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'key.V' (AES-XTS/main.cpp:147:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'key.V' (AES-XTS/main.cpp:147:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns84142.1.1' to 'aes_mix_columns84142' (AES-XTS/main.cpp:96:44)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 433.469 ; gain = 342.027
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'xts_aes' ...
WARNING: [SYN 201-103] Legalizing function name 'aes_mix_columns84142.1' to 'aes_mix_columns84142_1'.
WARNING: [SYN 201-103] Legalizing function name 'aes_process.1' to 'aes_process_1'.
WARNING: [SYN 201-103] Legalizing function name 'aes_mix_columns84142.2' to 'aes_mix_columns84142_2'.
WARNING: [SYN 201-103] Legalizing function name 'aes_process.240' to 'aes_process_240'.
WARNING: [SYN 201-103] Legalizing function name 'aes_process.2' to 'aes_process_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_expand_key58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.431 seconds; current allocated memory: 376.486 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 377.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_expand_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 378.358 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 379.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_sequence_to_matr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 379.632 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 379.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_get_round_key5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 379.870 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 379.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 380.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 380.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_substitute_bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 380.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 380.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_shift_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 380.753 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 381.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns84142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 381.713 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 382.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 382.486 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 382.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns84142_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 383.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 383.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns84142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 384.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 384.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 385.106 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 385.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns841' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 386.136 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 386.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 386.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 387.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes_process_bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 387.612 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 387.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes_process_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 388.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 388.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 389.120 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.422 seconds; current allocated memory: 389.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_expand_key58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_expand_key58_expanded_key_V' to 'aes_expand_key58_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_mux_42_16_1_1' to 'xts_aes_mux_42_16cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xts_aes_mux_42_16cud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_expand_key58'.
INFO: [HLS 200-111]  Elapsed time: 0.568 seconds; current allocated memory: 391.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_expand_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_expand_key_expanded_key_V' to 'aes_expand_key_exdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xts_aes_mux_42_16cud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_expand_key'.
INFO: [HLS 200-111]  Elapsed time: 0.803 seconds; current allocated memory: 393.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_sequence_to_matr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_sequence_to_matr'.
INFO: [HLS 200-111]  Elapsed time: 0.759 seconds; current allocated memory: 394.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_get_round_key5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_get_round_key5'.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 394.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_add_round_key'.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 395.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_substitute_bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_substitute_bytes'.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 395.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_shift_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'xts_aes_mux_42_16cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_shift_rows'.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 396.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns84142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns84142_1'.
INFO: [HLS 200-111]  Elapsed time: 0.472 seconds; current allocated memory: 397.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_process_1_state_matrix_V' to 'aes_process_1_staeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_1_round_key_V' to 'aes_process_1_roufYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_1'.
INFO: [HLS 200-111]  Elapsed time: 0.597 seconds; current allocated memory: 399.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns84142_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns84142_2'.
INFO: [HLS 200-111]  Elapsed time: 0.422 seconds; current allocated memory: 400.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns84142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns84142'.
INFO: [HLS 200-111]  Elapsed time: 0.588 seconds; current allocated memory: 402.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_process_240_state_matrix_V' to 'aes_process_240_sg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_240_round_key_V' to 'aes_process_240_rhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_240'.
INFO: [HLS 200-111]  Elapsed time: 0.627 seconds; current allocated memory: 404.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns841' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns841'.
INFO: [HLS 200-111]  Elapsed time: 0.556 seconds; current allocated memory: 405.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_process_2_state_matrix_V' to 'aes_process_2_staibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_2_round_key_V' to 'aes_process_2_roujbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_2'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 407.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes_process_bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes_process_bloc'.
INFO: [HLS 200-111]  Elapsed time: 0.542 seconds; current allocated memory: 409.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes_process_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes_process_data'.
INFO: [HLS 200-111]  Elapsed time: 0.619 seconds; current allocated memory: 410.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/key_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/tweak_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/text_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/mode_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/text_len_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/s_boxes_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/mix_column_constant_matrices_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/multiplication_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/rcon_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data_ret_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'xts_aes' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'key_V', 'tweak_V', 'text_V', 'mode_V', 'text_len_V', 's_boxes_V', 'mix_column_constant_matrices_V', 'multiplication_V', 'rcon_V' and 'data_ret_V' to AXI-Lite port ctrl.
INFO: [SYN 201-210] Renamed object name 'xts_aes_aes_expanded_key_V' to 'xts_aes_aes_expankbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_aes_expanded_key2_V' to 'xts_aes_aes_expanlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_processed_data' to 'xts_aes_processedmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes'.
INFO: [HLS 200-111]  Elapsed time: 0.907 seconds; current allocated memory: 415.165 MB.
INFO: [RTMG 210-278] Implementing memory 'aes_expand_key58_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_process_1_staeOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_process_1_roufYi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_process_2_roujbC_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xts_aes_aes_tweak_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xts_aes_processedmb6_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:40 . Memory (MB): peak = 526.027 ; gain = 434.586
INFO: [VHDL 208-304] Generating VHDL RTL for xts_aes.
INFO: [VLOG 209-307] Generating Verilog RTL for xts_aes.
INFO: [HLS 200-112] Total elapsed time: 39.753 seconds; peak allocated memory: 415.165 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 184.262 ; gain = 92.820
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 184.262 ; gain = 92.820
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 184.262 ; gain = 92.820
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xts_aes_calculate_next_tweak' into 'xts_aes_process_data' (AES-XTS/main.cpp:304) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 212.438 ; gain = 120.996
WARNING: [XFORM 203-805] Duplicating function 'aes_process' (AES-XTS/main.cpp:8) to resolve interface conflict according to call graph.
WARNING: [XFORM 203-805] Duplicating function 'aes_sequence_to_matrix' (AES-XTS/main.cpp:218) to resolve interface conflict according to call graph.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_row.V' (AES-XTS/main.cpp:57) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temporary_key.V' (AES-XTS/main.cpp:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_row.V' (AES-XTS/main.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temporary_key.V' (AES-XTS/main.cpp:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'aes_matrix_to_sequence' into 'aes_process.1' (AES-XTS/main.cpp:36) automatically.
INFO: [XFORM 203-602] Inlining function 'aes_sequence_to_matrix.2' into 'aes_process.2' automatically.
INFO: [XFORM 203-602] Inlining function 'aes_matrix_to_sequence.1' into 'aes_process.2' (AES-XTS/main.cpp:36) automatically.
INFO: [XFORM 203-602] Inlining function 'xts_aes_calculate_next_tweak' into 'xts_aes_process_data' (AES-XTS/main.cpp:304) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'aes_mix_columns' (AES-XTS/main.cpp:94)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 269.805 ; gain = 178.363
WARNING: [XFORM 203-631] Renaming function 'xts_aes_process_block' to 'xts_aes_process_bloc' (AES-XTS/main.cpp:267:27)
WARNING: [XFORM 203-631] Renaming function 'aes_substitute_bytes7' to 'aes_substitute_bytes' (AES-XTS/main.cpp:39)
WARNING: [XFORM 203-631] Renaming function 'aes_sequence_to_matrix.1' to 'aes_sequence_to_matr' (AES-XTS/main.cpp:221:28)
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns841424445' to 'aes_mix_columns84142.1' (AES-XTS/main.cpp:96:44)
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns8414244' to 'aes_mix_columns84142.1.1' (AES-XTS/main.cpp:96:44)
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns84142' to 'aes_mix_columns84142.2' (AES-XTS/main.cpp:96:44)
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns8' to 'aes_mix_columns8.1' (AES-XTS/main.cpp:96:44)
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 1024 on port 'data3' (AES-XTS/main.cpp:345:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'data.V' (AES-XTS/main.cpp:294:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'key.V' (AES-XTS/main.cpp:147:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'key.V' (AES-XTS/main.cpp:147:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns84142.1.1' to 'aes_mix_columns84142' (AES-XTS/main.cpp:96:44)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 433.238 ; gain = 341.797
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'xts_aes' ...
WARNING: [SYN 201-103] Legalizing function name 'aes_mix_columns84142.1' to 'aes_mix_columns84142_1'.
WARNING: [SYN 201-103] Legalizing function name 'aes_process.1' to 'aes_process_1'.
WARNING: [SYN 201-103] Legalizing function name 'aes_mix_columns84142.2' to 'aes_mix_columns84142_2'.
WARNING: [SYN 201-103] Legalizing function name 'aes_process.240' to 'aes_process_240'.
WARNING: [SYN 201-103] Legalizing function name 'aes_process.2' to 'aes_process_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_expand_key58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.74 seconds; current allocated memory: 376.390 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 377.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_expand_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.392 seconds; current allocated memory: 378.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 379.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_sequence_to_matr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 379.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 379.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_get_round_key5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 379.764 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 379.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 379.963 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 380.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_substitute_bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 380.197 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 380.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_shift_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 380.642 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 381.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns84142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 381.596 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 382.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 382.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 382.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns84142_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 383.144 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 383.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns84142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 384.169 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 384.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 384.991 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 385.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns841' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 386.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 386.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 386.857 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 387.225 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes_process_bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 387.471 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 387.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes_process_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 388.240 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 388.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 388.976 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 389.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_expand_key58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_expand_key58_expanded_key_V' to 'aes_expand_key58_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_mux_42_16_1_1' to 'xts_aes_mux_42_16cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xts_aes_mux_42_16cud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_expand_key58'.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 391.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_expand_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_expand_key_expanded_key_V' to 'aes_expand_key_exdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xts_aes_mux_42_16cud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_expand_key'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 393.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_sequence_to_matr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_sequence_to_matr'.
INFO: [HLS 200-111]  Elapsed time: 0.493 seconds; current allocated memory: 394.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_get_round_key5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_get_round_key5'.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 394.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_add_round_key'.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 395.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_substitute_bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_substitute_bytes'.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 395.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_shift_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'xts_aes_mux_42_16cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_shift_rows'.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 396.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns84142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns84142_1'.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 397.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_process_1_state_matrix_V' to 'aes_process_1_staeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_1_round_key_V' to 'aes_process_1_roufYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_1'.
INFO: [HLS 200-111]  Elapsed time: 0.445 seconds; current allocated memory: 399.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns84142_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns84142_2'.
INFO: [HLS 200-111]  Elapsed time: 0.357 seconds; current allocated memory: 400.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns84142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns84142'.
INFO: [HLS 200-111]  Elapsed time: 0.389 seconds; current allocated memory: 401.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_process_240_state_matrix_V' to 'aes_process_240_sg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_240_round_key_V' to 'aes_process_240_rhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_240'.
INFO: [HLS 200-111]  Elapsed time: 0.482 seconds; current allocated memory: 403.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns841' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns841'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 405.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_process_2_state_matrix_V' to 'aes_process_2_staibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_2_round_key_V' to 'aes_process_2_roujbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_2'.
INFO: [HLS 200-111]  Elapsed time: 0.518 seconds; current allocated memory: 407.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes_process_bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes_process_bloc'.
INFO: [HLS 200-111]  Elapsed time: 0.453 seconds; current allocated memory: 408.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes_process_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes_process_data'.
INFO: [HLS 200-111]  Elapsed time: 0.519 seconds; current allocated memory: 410.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/key_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/tweak_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/text_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/mode_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/text_len_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/s_boxes_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/mix_column_constant_matrices_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/multiplication_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/rcon_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data_ret_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'xts_aes' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'key_V', 'tweak_V', 'text_V', 'mode_V', 'text_len_V', 's_boxes_V', 'mix_column_constant_matrices_V', 'multiplication_V', 'rcon_V' and 'data_ret_V' to AXI-Lite port ctrl.
INFO: [SYN 201-210] Renamed object name 'xts_aes_aes_expanded_key_V' to 'xts_aes_aes_expankbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_aes_expanded_key2_V' to 'xts_aes_aes_expanlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_processed_data' to 'xts_aes_processedmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes'.
INFO: [HLS 200-111]  Elapsed time: 0.838 seconds; current allocated memory: 415.021 MB.
INFO: [RTMG 210-278] Implementing memory 'aes_expand_key58_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_process_1_staeOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_process_1_roufYi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_process_2_roujbC_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xts_aes_aes_tweak_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xts_aes_processedmb6_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:46 . Memory (MB): peak = 526.414 ; gain = 434.973
INFO: [VHDL 208-304] Generating VHDL RTL for xts_aes.
INFO: [VLOG 209-307] Generating Verilog RTL for xts_aes.
INFO: [HLS 200-112] Total elapsed time: 46.276 seconds; peak allocated memory: 415.021 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 184.570 ; gain = 93.172
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 184.570 ; gain = 93.172
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 184.570 ; gain = 93.172
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xts_aes_calculate_next_tweak' into 'xts_aes_process_data' (AES-XTS/main.cpp:310) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 211.152 ; gain = 119.754
WARNING: [XFORM 203-805] Duplicating function 'aes_process' (AES-XTS/main.cpp:8) to resolve interface conflict according to call graph.
WARNING: [XFORM 203-805] Duplicating function 'aes_sequence_to_matrix' (AES-XTS/main.cpp:224) to resolve interface conflict according to call graph.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_row.V' (AES-XTS/main.cpp:63) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temporary_key.V' (AES-XTS/main.cpp:161) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_row.V' (AES-XTS/main.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temporary_key.V' (AES-XTS/main.cpp:161) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'aes_matrix_to_sequence' into 'aes_process.1' (AES-XTS/main.cpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'aes_sequence_to_matrix.2' into 'aes_process.2' automatically.
INFO: [XFORM 203-602] Inlining function 'aes_matrix_to_sequence.1' into 'aes_process.2' (AES-XTS/main.cpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'xts_aes_calculate_next_tweak' into 'xts_aes_process_data' (AES-XTS/main.cpp:310) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'aes_mix_columns' (AES-XTS/main.cpp:100)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 263.148 ; gain = 171.750
WARNING: [XFORM 203-631] Renaming function 'xts_aes_process_block' to 'xts_aes_process_bloc' (AES-XTS/main.cpp:273:27)
WARNING: [XFORM 203-631] Renaming function 'aes_substitute_bytes7' to 'aes_substitute_bytes' (AES-XTS/main.cpp:45)
WARNING: [XFORM 203-631] Renaming function 'aes_sequence_to_matrix.1' to 'aes_sequence_to_matr' (AES-XTS/main.cpp:227:28)
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns841424445' to 'aes_mix_columns84142.1' (AES-XTS/main.cpp:102:44)
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns8414244' to 'aes_mix_columns84142.1.1' (AES-XTS/main.cpp:102:44)
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns84142' to 'aes_mix_columns84142.2' (AES-XTS/main.cpp:102:44)
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns8' to 'aes_mix_columns8.1' (AES-XTS/main.cpp:102:44)
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 1024 on port 'data3' (AES-XTS/main.cpp:351:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'data.V' (AES-XTS/main.cpp:300:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'key.V' (AES-XTS/main.cpp:153:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'key.V' (AES-XTS/main.cpp:153:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns84142.1.1' to 'aes_mix_columns84142' (AES-XTS/main.cpp:102:44)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 432.199 ; gain = 340.801
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'xts_aes' ...
WARNING: [SYN 201-103] Legalizing function name 'aes_mix_columns84142.1' to 'aes_mix_columns84142_1'.
WARNING: [SYN 201-103] Legalizing function name 'aes_process.1' to 'aes_process_1'.
WARNING: [SYN 201-103] Legalizing function name 'aes_mix_columns84142.2' to 'aes_mix_columns84142_2'.
WARNING: [SYN 201-103] Legalizing function name 'aes_process.240' to 'aes_process_240'.
WARNING: [SYN 201-103] Legalizing function name 'aes_process.2' to 'aes_process_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_expand_key58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.004 seconds; current allocated memory: 375.330 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 376.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_expand_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 377.187 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 378.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_sequence_to_matr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 378.454 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 378.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_get_round_key5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 378.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 378.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 378.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 378.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_substitute_bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 379.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 379.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_shift_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 379.571 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 380.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns84142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 380.529 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 381.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 381.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 381.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns84142_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 382.114 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 382.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns84142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 383.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 383.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 383.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 384.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns841' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 384.915 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 385.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 385.772 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 386.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes_process_bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 386.386 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.285 seconds; current allocated memory: 386.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes_process_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 387.154 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 387.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.307 seconds; current allocated memory: 387.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 388.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_expand_key58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_expand_key58_expanded_key_V' to 'aes_expand_key58_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_mux_42_16_1_1' to 'xts_aes_mux_42_16cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xts_aes_mux_42_16cud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_expand_key58'.
INFO: [HLS 200-111]  Elapsed time: 0.534 seconds; current allocated memory: 390.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_expand_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_expand_key_expanded_key_V' to 'aes_expand_key_exdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xts_aes_mux_42_16cud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_expand_key'.
INFO: [HLS 200-111]  Elapsed time: 0.598 seconds; current allocated memory: 392.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_sequence_to_matr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_sequence_to_matr'.
INFO: [HLS 200-111]  Elapsed time: 0.592 seconds; current allocated memory: 393.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_get_round_key5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_get_round_key5'.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 393.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_add_round_key'.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 393.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_substitute_bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_substitute_bytes'.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 394.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_shift_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'xts_aes_mux_42_16cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_shift_rows'.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 395.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns84142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns84142_1'.
INFO: [HLS 200-111]  Elapsed time: 0.334 seconds; current allocated memory: 396.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_process_1_state_matrix_V' to 'aes_process_1_staeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_1_round_key_V' to 'aes_process_1_roufYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_1'.
INFO: [HLS 200-111]  Elapsed time: 0.407 seconds; current allocated memory: 398.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns84142_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns84142_2'.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 399.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns84142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns84142'.
INFO: [HLS 200-111]  Elapsed time: 0.424 seconds; current allocated memory: 400.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_process_240_state_matrix_V' to 'aes_process_240_sg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_240_round_key_V' to 'aes_process_240_rhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_240'.
INFO: [HLS 200-111]  Elapsed time: 0.473 seconds; current allocated memory: 402.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns841' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns841'.
INFO: [HLS 200-111]  Elapsed time: 0.434 seconds; current allocated memory: 404.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_process_2_state_matrix_V' to 'aes_process_2_staibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_2_round_key_V' to 'aes_process_2_roujbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_2'.
INFO: [HLS 200-111]  Elapsed time: 0.472 seconds; current allocated memory: 406.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes_process_bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes_process_bloc'.
INFO: [HLS 200-111]  Elapsed time: 0.459 seconds; current allocated memory: 407.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes_process_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes_process_data'.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 409.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/key_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/tweak_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/text_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/mode_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/text_len_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/s_boxes_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/mix_column_constant_matrices_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/multiplication_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/rcon_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data_ret_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'xts_aes' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'key_V', 'tweak_V', 'text_V', 'mode_V', 'text_len_V', 's_boxes_V', 'mix_column_constant_matrices_V', 'multiplication_V', 'rcon_V' and 'data_ret_V' to AXI-Lite port ctrl.
INFO: [SYN 201-210] Renamed object name 'xts_aes_aes_expanded_key_V' to 'xts_aes_aes_expankbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_aes_expanded_key2_V' to 'xts_aes_aes_expanlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_processed_data' to 'xts_aes_processedmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes'.
INFO: [HLS 200-111]  Elapsed time: 0.906 seconds; current allocated memory: 414.000 MB.
INFO: [RTMG 210-278] Implementing memory 'aes_expand_key58_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_process_1_staeOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_process_1_roufYi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_process_2_roujbC_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xts_aes_aes_tweak_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xts_aes_processedmb6_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:38 . Memory (MB): peak = 524.699 ; gain = 433.301
INFO: [VHDL 208-304] Generating VHDL RTL for xts_aes.
INFO: [VLOG 209-307] Generating Verilog RTL for xts_aes.
INFO: [HLS 200-112] Total elapsed time: 38.47 seconds; peak allocated memory: 414.000 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
WARNING: [COSIM 212-369] AXI_master port 'key.V' has a depth of '64'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'mix_column_constant_matrices.V' has a depth of '32'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'tweak.V' has a depth of '16'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'multiplication.V' has a depth of '2048'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'text.V' has a depth of '1024'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'rcon.V' has a depth of '128'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'data4' has a depth of '768'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'data3' has a depth of '1024'. Insufficient depth may result in simulation mismatch or freeze.
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
ERROR: [COSIM 212-303] Aborting co-simulation: RTL simulation failed.  
ERROR: [COSIM 212-344] Rtl simulation failed.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 184.566 ; gain = 93.418
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 184.566 ; gain = 93.418
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 184.566 ; gain = 93.418
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xts_aes_calculate_next_tweak' into 'xts_aes_process_data' (AES-XTS/main.cpp:311) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 210.699 ; gain = 119.551
WARNING: [XFORM 203-805] Duplicating function 'aes_process' (AES-XTS/main.cpp:8) to resolve interface conflict according to call graph.
WARNING: [XFORM 203-805] Duplicating function 'aes_sequence_to_matrix' (AES-XTS/main.cpp:225) to resolve interface conflict according to call graph.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_row.V' (AES-XTS/main.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temporary_key.V' (AES-XTS/main.cpp:162) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_row.V' (AES-XTS/main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temporary_key.V' (AES-XTS/main.cpp:162) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'aes_matrix_to_sequence' into 'aes_process.1' (AES-XTS/main.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'aes_sequence_to_matrix.2' into 'aes_process.2' automatically.
INFO: [XFORM 203-602] Inlining function 'aes_matrix_to_sequence.1' into 'aes_process.2' (AES-XTS/main.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'xts_aes_calculate_next_tweak' into 'xts_aes_process_data' (AES-XTS/main.cpp:311) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'aes_mix_columns' (AES-XTS/main.cpp:101)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 263.324 ; gain = 172.176
WARNING: [XFORM 203-631] Renaming function 'xts_aes_process_block' to 'xts_aes_process_bloc' (AES-XTS/main.cpp:274:27)
WARNING: [XFORM 203-631] Renaming function 'aes_substitute_bytes7' to 'aes_substitute_bytes' (AES-XTS/main.cpp:46)
WARNING: [XFORM 203-631] Renaming function 'aes_sequence_to_matrix.1' to 'aes_sequence_to_matr' (AES-XTS/main.cpp:228:28)
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns841424445' to 'aes_mix_columns84142.1' (AES-XTS/main.cpp:103:44)
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns8414244' to 'aes_mix_columns84142.1.1' (AES-XTS/main.cpp:103:44)
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns84142' to 'aes_mix_columns84142.2' (AES-XTS/main.cpp:103:44)
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns8' to 'aes_mix_columns8.1' (AES-XTS/main.cpp:103:44)
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 1024 on port 'data3' (AES-XTS/main.cpp:352:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'data.V' (AES-XTS/main.cpp:301:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'key.V' (AES-XTS/main.cpp:154:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'key.V' (AES-XTS/main.cpp:154:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns84142.1.1' to 'aes_mix_columns84142' (AES-XTS/main.cpp:103:44)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 431.738 ; gain = 340.590
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'xts_aes' ...
WARNING: [SYN 201-103] Legalizing function name 'aes_mix_columns84142.1' to 'aes_mix_columns84142_1'.
WARNING: [SYN 201-103] Legalizing function name 'aes_process.1' to 'aes_process_1'.
WARNING: [SYN 201-103] Legalizing function name 'aes_mix_columns84142.2' to 'aes_mix_columns84142_2'.
WARNING: [SYN 201-103] Legalizing function name 'aes_process.240' to 'aes_process_240'.
WARNING: [SYN 201-103] Legalizing function name 'aes_process.2' to 'aes_process_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_expand_key58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.479 seconds; current allocated memory: 375.346 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 376.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_expand_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 377.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 378.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_sequence_to_matr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 378.470 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 378.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_get_round_key5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 378.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 378.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 378.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 379.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_substitute_bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 379.140 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 379.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_shift_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 379.587 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 380.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns84142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 380.544 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 381.100 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 381.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 381.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns84142_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 382.130 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 382.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns84142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 383.110 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 383.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 383.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 384.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns841' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 384.946 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 385.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 385.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 386.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes_process_bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 386.417 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 386.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes_process_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 387.185 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 387.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 387.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 388.491 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_expand_key58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_expand_key58_expanded_key_V' to 'aes_expand_key58_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_mux_42_16_1_1' to 'xts_aes_mux_42_16cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xts_aes_mux_42_16cud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_expand_key58'.
INFO: [HLS 200-111]  Elapsed time: 0.514 seconds; current allocated memory: 390.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_expand_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_expand_key_expanded_key_V' to 'aes_expand_key_exdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xts_aes_mux_42_16cud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_expand_key'.
INFO: [HLS 200-111]  Elapsed time: 0.571 seconds; current allocated memory: 392.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_sequence_to_matr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_sequence_to_matr'.
INFO: [HLS 200-111]  Elapsed time: 0.527 seconds; current allocated memory: 393.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_get_round_key5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_get_round_key5'.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 393.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_add_round_key'.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 393.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_substitute_bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_substitute_bytes'.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 394.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_shift_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'xts_aes_mux_42_16cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_shift_rows'.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 395.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns84142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns84142_1'.
INFO: [HLS 200-111]  Elapsed time: 0.374 seconds; current allocated memory: 396.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_process_1_state_matrix_V' to 'aes_process_1_staeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_1_round_key_V' to 'aes_process_1_roufYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_1'.
INFO: [HLS 200-111]  Elapsed time: 0.387 seconds; current allocated memory: 398.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns84142_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns84142_2'.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 399.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns84142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns84142'.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 400.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_process_240_state_matrix_V' to 'aes_process_240_sg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_240_round_key_V' to 'aes_process_240_rhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_240'.
INFO: [HLS 200-111]  Elapsed time: 0.403 seconds; current allocated memory: 402.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns841' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns841'.
INFO: [HLS 200-111]  Elapsed time: 0.447 seconds; current allocated memory: 404.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_process_2_state_matrix_V' to 'aes_process_2_staibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_2_round_key_V' to 'aes_process_2_roujbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_2'.
INFO: [HLS 200-111]  Elapsed time: 0.422 seconds; current allocated memory: 406.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes_process_bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes_process_bloc'.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 407.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes_process_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes_process_data'.
INFO: [HLS 200-111]  Elapsed time: 0.402 seconds; current allocated memory: 409.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/key_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/tweak_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/text_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/mode_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/text_len_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/s_boxes_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/mix_column_constant_matrices_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/multiplication_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/rcon_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data_ret_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'xts_aes' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'key_V', 'tweak_V', 'text_V', 'mode_V', 'text_len_V', 's_boxes_V', 'mix_column_constant_matrices_V', 'multiplication_V', 'rcon_V' and 'data_ret_V' to AXI-Lite port ctrl.
INFO: [SYN 201-210] Renamed object name 'xts_aes_aes_expanded_key_V' to 'xts_aes_aes_expankbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_aes_expanded_key2_V' to 'xts_aes_aes_expanlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_processed_data' to 'xts_aes_processedmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes'.
INFO: [HLS 200-111]  Elapsed time: 0.808 seconds; current allocated memory: 414.000 MB.
INFO: [RTMG 210-278] Implementing memory 'aes_expand_key58_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_process_1_staeOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_process_1_roufYi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_process_2_roujbC_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xts_aes_aes_tweak_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xts_aes_processedmb6_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:38 . Memory (MB): peak = 524.414 ; gain = 433.266
INFO: [VHDL 208-304] Generating VHDL RTL for xts_aes.
INFO: [VLOG 209-307] Generating Verilog RTL for xts_aes.
INFO: [HLS 200-112] Total elapsed time: 38.6 seconds; peak allocated memory: 414.000 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
WARNING: [COSIM 212-369] AXI_master port 'key.V' has a depth of '64'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'mix_column_constant_matrices.V' has a depth of '32'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'tweak.V' has a depth of '16'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'multiplication.V' has a depth of '2048'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'text.V' has a depth of '1024'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'rcon.V' has a depth of '128'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'data4' has a depth of '768'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'data3' has a depth of '1024'. Insufficient depth may result in simulation mismatch or freeze.
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
ERROR: [COSIM 212-303] Aborting co-simulation: RTL simulation failed.  
ERROR: [COSIM 212-344] Rtl simulation failed.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
WARNING: [COSIM 212-369] AXI_master port 'key.V' has a depth of '64'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'mix_column_constant_matrices.V' has a depth of '32'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'tweak.V' has a depth of '16'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'multiplication.V' has a depth of '2048'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'text.V' has a depth of '1024'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'rcon.V' has a depth of '128'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'data4' has a depth of '768'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'data3' has a depth of '1024'. Insufficient depth may result in simulation mismatch or freeze.
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
ERROR: [COSIM 212-303] Aborting co-simulation: RTL simulation failed.  
ERROR: [COSIM 212-344] Rtl simulation failed.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 184.977 ; gain = 93.578
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 184.977 ; gain = 93.578
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 184.977 ; gain = 93.578
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xts_aes_calculate_next_tweak' into 'xts_aes_process_data' (AES-XTS/main.cpp:311) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 211.121 ; gain = 119.723
WARNING: [XFORM 203-805] Duplicating function 'aes_process' (AES-XTS/main.cpp:8) to resolve interface conflict according to call graph.
WARNING: [XFORM 203-805] Duplicating function 'aes_sequence_to_matrix' (AES-XTS/main.cpp:225) to resolve interface conflict according to call graph.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_row.V' (AES-XTS/main.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temporary_key.V' (AES-XTS/main.cpp:162) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_row.V' (AES-XTS/main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temporary_key.V' (AES-XTS/main.cpp:162) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'aes_matrix_to_sequence' into 'aes_process.1' (AES-XTS/main.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'aes_sequence_to_matrix.2' into 'aes_process.2' automatically.
INFO: [XFORM 203-602] Inlining function 'aes_matrix_to_sequence.1' into 'aes_process.2' (AES-XTS/main.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'xts_aes_calculate_next_tweak' into 'xts_aes_process_data' (AES-XTS/main.cpp:311) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'aes_mix_columns' (AES-XTS/main.cpp:101)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 263.871 ; gain = 172.473
WARNING: [XFORM 203-631] Renaming function 'xts_aes_process_block' to 'xts_aes_process_bloc' (AES-XTS/main.cpp:274:27)
WARNING: [XFORM 203-631] Renaming function 'aes_substitute_bytes7' to 'aes_substitute_bytes' (AES-XTS/main.cpp:46)
WARNING: [XFORM 203-631] Renaming function 'aes_sequence_to_matrix.1' to 'aes_sequence_to_matr' (AES-XTS/main.cpp:228:28)
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns841424445' to 'aes_mix_columns84142.1' (AES-XTS/main.cpp:103:44)
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns8414244' to 'aes_mix_columns84142.1.1' (AES-XTS/main.cpp:103:44)
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns84142' to 'aes_mix_columns84142.2' (AES-XTS/main.cpp:103:44)
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns8' to 'aes_mix_columns8.1' (AES-XTS/main.cpp:103:44)
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 1024 on port 'data3' (AES-XTS/main.cpp:352:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'data.V' (AES-XTS/main.cpp:301:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'key.V' (AES-XTS/main.cpp:154:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'key.V' (AES-XTS/main.cpp:154:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns84142.1.1' to 'aes_mix_columns84142' (AES-XTS/main.cpp:103:44)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 432.594 ; gain = 341.195
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'xts_aes' ...
WARNING: [SYN 201-103] Legalizing function name 'aes_mix_columns84142.1' to 'aes_mix_columns84142_1'.
WARNING: [SYN 201-103] Legalizing function name 'aes_process.1' to 'aes_process_1'.
WARNING: [SYN 201-103] Legalizing function name 'aes_mix_columns84142.2' to 'aes_mix_columns84142_2'.
WARNING: [SYN 201-103] Legalizing function name 'aes_process.240' to 'aes_process_240'.
WARNING: [SYN 201-103] Legalizing function name 'aes_process.2' to 'aes_process_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_expand_key58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.572 seconds; current allocated memory: 375.330 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 376.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_expand_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 377.187 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 378.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_sequence_to_matr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 378.454 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 378.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_get_round_key5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 378.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 378.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 378.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 378.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_substitute_bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 379.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 379.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_shift_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 379.571 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 380.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns84142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 380.528 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 381.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 381.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 381.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns84142_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 382.114 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 382.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns84142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 383.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 383.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 383.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 384.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns841' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 384.915 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 385.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 385.772 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 386.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes_process_bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 386.386 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 386.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes_process_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 387.154 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 387.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 387.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.352 seconds; current allocated memory: 388.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_expand_key58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_expand_key58_expanded_key_V' to 'aes_expand_key58_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_mux_42_16_1_1' to 'xts_aes_mux_42_16cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xts_aes_mux_42_16cud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_expand_key58'.
INFO: [HLS 200-111]  Elapsed time: 0.521 seconds; current allocated memory: 390.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_expand_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_expand_key_expanded_key_V' to 'aes_expand_key_exdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xts_aes_mux_42_16cud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_expand_key'.
INFO: [HLS 200-111]  Elapsed time: 0.568 seconds; current allocated memory: 392.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_sequence_to_matr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_sequence_to_matr'.
INFO: [HLS 200-111]  Elapsed time: 0.543 seconds; current allocated memory: 393.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_get_round_key5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_get_round_key5'.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 393.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_add_round_key'.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 393.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_substitute_bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_substitute_bytes'.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 394.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_shift_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'xts_aes_mux_42_16cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_shift_rows'.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 395.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns84142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns84142_1'.
INFO: [HLS 200-111]  Elapsed time: 0.365 seconds; current allocated memory: 396.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_process_1_state_matrix_V' to 'aes_process_1_staeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_1_round_key_V' to 'aes_process_1_roufYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_1'.
INFO: [HLS 200-111]  Elapsed time: 0.459 seconds; current allocated memory: 398.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns84142_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns84142_2'.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 399.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns84142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns84142'.
INFO: [HLS 200-111]  Elapsed time: 0.427 seconds; current allocated memory: 400.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_process_240_state_matrix_V' to 'aes_process_240_sg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_240_round_key_V' to 'aes_process_240_rhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_240'.
INFO: [HLS 200-111]  Elapsed time: 0.466 seconds; current allocated memory: 402.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns841' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns841'.
INFO: [HLS 200-111]  Elapsed time: 0.477 seconds; current allocated memory: 404.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_process_2_state_matrix_V' to 'aes_process_2_staibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_2_round_key_V' to 'aes_process_2_roujbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_2'.
INFO: [HLS 200-111]  Elapsed time: 0.461 seconds; current allocated memory: 406.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes_process_bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes_process_bloc'.
INFO: [HLS 200-111]  Elapsed time: 0.462 seconds; current allocated memory: 407.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes_process_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes_process_data'.
INFO: [HLS 200-111]  Elapsed time: 0.479 seconds; current allocated memory: 409.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/key_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/tweak_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/text_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/mode_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/text_len_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/s_boxes_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/mix_column_constant_matrices_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/multiplication_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/rcon_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data_ret_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'xts_aes' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'key_V', 'tweak_V', 'text_V', 'mode_V', 'text_len_V', 's_boxes_V', 'mix_column_constant_matrices_V', 'multiplication_V', 'rcon_V' and 'data_ret_V' to AXI-Lite port ctrl.
INFO: [SYN 201-210] Renamed object name 'xts_aes_aes_expanded_key_V' to 'xts_aes_aes_expankbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_aes_expanded_key2_V' to 'xts_aes_aes_expanlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_processed_data' to 'xts_aes_processedmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes'.
INFO: [HLS 200-111]  Elapsed time: 0.854 seconds; current allocated memory: 414.000 MB.
INFO: [RTMG 210-278] Implementing memory 'aes_expand_key58_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_process_1_staeOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_process_1_roufYi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_process_2_roujbC_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xts_aes_aes_tweak_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xts_aes_processedmb6_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:39 . Memory (MB): peak = 524.371 ; gain = 432.973
INFO: [VHDL 208-304] Generating VHDL RTL for xts_aes.
INFO: [VLOG 209-307] Generating Verilog RTL for xts_aes.
INFO: [HLS 200-112] Total elapsed time: 39.034 seconds; peak allocated memory: 414.000 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
WARNING: [COSIM 212-369] AXI_master port 'key.V' has a depth of '64'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'mix_column_constant_matrices.V' has a depth of '32'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'tweak.V' has a depth of '16'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'multiplication.V' has a depth of '2048'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'text.V' has a depth of '1024'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'rcon.V' has a depth of '128'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'data4' has a depth of '768'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'data3' has a depth of '1024'. Insufficient depth may result in simulation mismatch or freeze.
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
ERROR: [COSIM 212-303] Aborting co-simulation: RTL simulation failed.  
ERROR: [COSIM 212-344] Rtl simulation failed.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 184.191 ; gain = 92.801
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 184.191 ; gain = 92.801
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 184.191 ; gain = 92.801
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xts_aes_calculate_next_tweak' into 'xts_aes_process_data' (AES-XTS/main.cpp:311) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 210.836 ; gain = 119.445
WARNING: [XFORM 203-805] Duplicating function 'aes_process' (AES-XTS/main.cpp:8) to resolve interface conflict according to call graph.
WARNING: [XFORM 203-805] Duplicating function 'aes_sequence_to_matrix' (AES-XTS/main.cpp:225) to resolve interface conflict according to call graph.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_row.V' (AES-XTS/main.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temporary_key.V' (AES-XTS/main.cpp:162) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_row.V' (AES-XTS/main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temporary_key.V' (AES-XTS/main.cpp:162) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'aes_matrix_to_sequence' into 'aes_process.1' (AES-XTS/main.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'aes_sequence_to_matrix.2' into 'aes_process.2' automatically.
INFO: [XFORM 203-602] Inlining function 'aes_matrix_to_sequence.1' into 'aes_process.2' (AES-XTS/main.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'xts_aes_calculate_next_tweak' into 'xts_aes_process_data' (AES-XTS/main.cpp:311) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'aes_mix_columns' (AES-XTS/main.cpp:101)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 263.602 ; gain = 172.211
WARNING: [HLS 200-466] Port 'multiplication.V'() has different latency/depth on the same m_axi bundle:'data1'
WARNING: [XFORM 203-631] Renaming function 'xts_aes_process_block' to 'xts_aes_process_bloc' (AES-XTS/main.cpp:274:27)
WARNING: [XFORM 203-631] Renaming function 'aes_substitute_bytes7' to 'aes_substitute_bytes' (AES-XTS/main.cpp:46)
WARNING: [XFORM 203-631] Renaming function 'aes_sequence_to_matrix.1' to 'aes_sequence_to_matr' (AES-XTS/main.cpp:228:28)
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns841424445' to 'aes_mix_columns84142.1' (AES-XTS/main.cpp:103:44)
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns8414244' to 'aes_mix_columns84142.1.1' (AES-XTS/main.cpp:103:44)
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns84142' to 'aes_mix_columns84142.2' (AES-XTS/main.cpp:103:44)
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns8' to 'aes_mix_columns8.1' (AES-XTS/main.cpp:103:44)
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 1024 on port 'data3' (AES-XTS/main.cpp:352:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'data.V' (AES-XTS/main.cpp:301:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'key.V' (AES-XTS/main.cpp:154:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'key.V' (AES-XTS/main.cpp:154:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns84142.1.1' to 'aes_mix_columns84142' (AES-XTS/main.cpp:103:44)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 432.219 ; gain = 340.828
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'xts_aes' ...
WARNING: [SYN 201-103] Legalizing function name 'aes_mix_columns84142.1' to 'aes_mix_columns84142_1'.
WARNING: [SYN 201-103] Legalizing function name 'aes_process.1' to 'aes_process_1'.
WARNING: [SYN 201-103] Legalizing function name 'aes_mix_columns84142.2' to 'aes_mix_columns84142_2'.
WARNING: [SYN 201-103] Legalizing function name 'aes_process.240' to 'aes_process_240'.
WARNING: [SYN 201-103] Legalizing function name 'aes_process.2' to 'aes_process_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_expand_key58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.994 seconds; current allocated memory: 375.348 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 376.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_expand_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 377.204 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 378.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_sequence_to_matr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 378.472 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 378.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_get_round_key5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 378.709 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 378.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 378.909 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 379.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_substitute_bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 379.142 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 379.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_shift_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 379.589 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 380.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns84142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 380.546 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 381.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 381.319 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 381.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns84142_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 382.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 382.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns84142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 383.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 383.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 383.976 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 384.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns841' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 384.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 385.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 385.806 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 386.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes_process_bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 386.420 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 386.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes_process_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.303 seconds; current allocated memory: 387.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 387.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 387.905 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.318 seconds; current allocated memory: 388.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_expand_key58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_expand_key58_expanded_key_V' to 'aes_expand_key58_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_mux_42_16_1_1' to 'xts_aes_mux_42_16cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xts_aes_mux_42_16cud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_expand_key58'.
INFO: [HLS 200-111]  Elapsed time: 0.434 seconds; current allocated memory: 390.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_expand_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_expand_key_expanded_key_V' to 'aes_expand_key_exdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xts_aes_mux_42_16cud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_expand_key'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 392.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_sequence_to_matr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_sequence_to_matr'.
INFO: [HLS 200-111]  Elapsed time: 0.443 seconds; current allocated memory: 393.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_get_round_key5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_get_round_key5'.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 393.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_add_round_key'.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 393.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_substitute_bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_substitute_bytes'.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 394.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_shift_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'xts_aes_mux_42_16cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_shift_rows'.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 395.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns84142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns84142_1'.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 396.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_process_1_state_matrix_V' to 'aes_process_1_staeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_1_round_key_V' to 'aes_process_1_roufYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_1'.
INFO: [HLS 200-111]  Elapsed time: 0.362 seconds; current allocated memory: 398.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns84142_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns84142_2'.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 399.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns84142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns84142'.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 400.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_process_240_state_matrix_V' to 'aes_process_240_sg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_240_round_key_V' to 'aes_process_240_rhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_240'.
INFO: [HLS 200-111]  Elapsed time: 0.398 seconds; current allocated memory: 402.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns841' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns841'.
INFO: [HLS 200-111]  Elapsed time: 0.402 seconds; current allocated memory: 404.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_process_2_state_matrix_V' to 'aes_process_2_staibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_2_round_key_V' to 'aes_process_2_roujbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_2'.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 406.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes_process_bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes_process_bloc'.
INFO: [HLS 200-111]  Elapsed time: 0.382 seconds; current allocated memory: 407.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes_process_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes_process_data'.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 409.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/key_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/tweak_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/text_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/mode_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/text_len_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/s_boxes_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/mix_column_constant_matrices_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/multiplication_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/rcon_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data_ret_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'xts_aes' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'key_V', 'tweak_V', 'text_V', 'mode_V', 'text_len_V', 's_boxes_V', 'mix_column_constant_matrices_V', 'multiplication_V', 'rcon_V' and 'data_ret_V' to AXI-Lite port ctrl.
INFO: [SYN 201-210] Renamed object name 'xts_aes_aes_expanded_key_V' to 'xts_aes_aes_expankbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_aes_expanded_key2_V' to 'xts_aes_aes_expanlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_processed_data' to 'xts_aes_processedmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes'.
INFO: [HLS 200-111]  Elapsed time: 0.726 seconds; current allocated memory: 414.003 MB.
INFO: [RTMG 210-278] Implementing memory 'aes_expand_key58_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_process_1_staeOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_process_1_roufYi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_process_2_roujbC_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xts_aes_aes_tweak_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xts_aes_processedmb6_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:39 . Memory (MB): peak = 524.293 ; gain = 432.902
INFO: [VHDL 208-304] Generating VHDL RTL for xts_aes.
INFO: [VLOG 209-307] Generating Verilog RTL for xts_aes.
INFO: [HLS 200-112] Total elapsed time: 39.34 seconds; peak allocated memory: 414.003 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 184.414 ; gain = 92.938
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 184.414 ; gain = 92.938
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 197.023 ; gain = 105.547
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xts_aes_calculate_next_tweak' into 'xts_aes_process_data' (AES-XTS/main.cpp:311) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 223.539 ; gain = 132.062
WARNING: [XFORM 203-805] Duplicating function 'aes_process' (AES-XTS/main.cpp:8) to resolve interface conflict according to call graph.
WARNING: [XFORM 203-805] Duplicating function 'aes_sequence_to_matrix' (AES-XTS/main.cpp:225) to resolve interface conflict according to call graph.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_row.V' (AES-XTS/main.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temporary_key.V' (AES-XTS/main.cpp:162) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_row.V' (AES-XTS/main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temporary_key.V' (AES-XTS/main.cpp:162) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V' (AES-XTS/main.cpp:519) in dimension 3 automatically.
INFO: [XFORM 203-602] Inlining function 'aes_matrix_to_sequence' into 'aes_process.1' (AES-XTS/main.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'aes_sequence_to_matrix.2' into 'aes_process.2' automatically.
INFO: [XFORM 203-602] Inlining function 'aes_matrix_to_sequence.1' into 'aes_process.2' (AES-XTS/main.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'xts_aes_calculate_next_tweak' into 'xts_aes_process_data' (AES-XTS/main.cpp:311) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'aes_mix_columns' (AES-XTS/main.cpp:101)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 280.121 ; gain = 188.645
WARNING: [XFORM 203-631] Renaming function 'xts_aes_process_block' to 'xts_aes_process_bloc' (AES-XTS/main.cpp:274:27)
WARNING: [XFORM 203-631] Renaming function 'aes_substitute_bytes7' to 'aes_substitute_bytes' (AES-XTS/main.cpp:46)
WARNING: [XFORM 203-631] Renaming function 'aes_sequence_to_matrix.1' to 'aes_sequence_to_matr' (AES-XTS/main.cpp:228:28)
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 1024 on port 'data3' (AES-XTS/main.cpp:551:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'data.V' (AES-XTS/main.cpp:301:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'key.V' (AES-XTS/main.cpp:154:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:01:01 . Memory (MB): peak = 1122.508 ; gain = 1031.031
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'xts_aes' ...
WARNING: [SYN 201-103] Legalizing function name 'aes_process.1' to 'aes_process_1'.
WARNING: [SYN 201-103] Legalizing function name 'aes_process.2' to 'aes_process_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_expand_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 62.256 seconds; current allocated memory: 356.450 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 357.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_sequence_to_matr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 357.662 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 357.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_get_round_key5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 357.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 358.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 358.116 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 358.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_substitute_bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 358.290 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 358.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_shift_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 358.701 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 359.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 359.470 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 359.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 359.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 360.217 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 360.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 361.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes_process_bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 361.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 361.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes_process_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 361.678 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 361.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.519 seconds; current allocated memory: 372.982 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.069 seconds; current allocated memory: 390.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_expand_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_expand_key_expanded_key_V' to 'aes_expand_key_exbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_mux_42_16_1_1' to 'xts_aes_mux_42_16cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xts_aes_mux_42_16cud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_expand_key'.
INFO: [HLS 200-111]  Elapsed time: 2.971 seconds; current allocated memory: 392.491 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_sequence_to_matr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_sequence_to_matr'.
INFO: [HLS 200-111]  Elapsed time: 0.487 seconds; current allocated memory: 393.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_get_round_key5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_get_round_key5'.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 393.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_add_round_key'.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 393.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_substitute_bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_substitute_bytes'.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 393.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_shift_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'xts_aes_mux_42_16cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_shift_rows'.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 394.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns8'.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 395.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_process_1_state_matrix_V' to 'aes_process_1_stadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_1_round_key_V' to 'aes_process_1_roueOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_1'.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 396.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_process_2_state_matrix_V' to 'aes_process_2_stafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_2_round_key_V' to 'aes_process_2_roug8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_2'.
INFO: [HLS 200-111]  Elapsed time: 0.323 seconds; current allocated memory: 397.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes_process_bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes_process_bloc'.
INFO: [HLS 200-111]  Elapsed time: 0.372 seconds; current allocated memory: 398.217 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes_process_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes_process_data'.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 399.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/key_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/tweak_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/text_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/mode_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/text_len_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data_ret_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'xts_aes' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'key_V', 'tweak_V', 'text_V', 'mode_V', 'text_len_V' and 'data_ret_V' to AXI-Lite port ctrl.
INFO: [SYN 201-210] Renamed object name 'xts_aes_multiplication_table' to 'xts_aes_multiplichbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_mix_column_constant_s' to 'xts_aes_mix_columibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_mix_column_constant_10' to 'xts_aes_mix_columjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_mix_column_constant_19' to 'xts_aes_mix_columkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_mix_column_constant_28' to 'xts_aes_mix_columlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_aes_expanded_key_V' to 'xts_aes_aes_expanmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_aes_expanded_key2_V' to 'xts_aes_aes_expanncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_processed_data' to 'xts_aes_processedocq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes'.
INFO: [HLS 200-111]  Elapsed time: 5.951 seconds; current allocated memory: 436.786 MB.
INFO: [RTMG 210-279] Implementing memory 'aes_expand_key_rcon_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'aes_expand_key_exbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_process_1_stadEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_process_1_roueOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xts_aes_multiplichbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xts_aes_s_boxes_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xts_aes_mix_columibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xts_aes_aes_tweak_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xts_aes_processedocq_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:12 ; elapsed = 00:01:35 . Memory (MB): peak = 1122.508 ; gain = 1031.031
INFO: [VHDL 208-304] Generating VHDL RTL for xts_aes.
INFO: [VLOG 209-307] Generating Verilog RTL for xts_aes.
INFO: [HLS 200-112] Total elapsed time: 95.399 seconds; peak allocated memory: 436.786 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
WARNING: [COSIM 212-369] AXI_master port 'data0' has a depth of '64'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'data1' has a depth of '16'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'data2' has a depth of '1024'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'data3' has a depth of '1024'. Insufficient depth may result in simulation mismatch or freeze.
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 184.375 ; gain = 93.461
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 184.375 ; gain = 93.461
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 197.066 ; gain = 106.152
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xts_aes_calculate_next_tweak' into 'xts_aes_process_data' (AES-XTS/main.cpp:311) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 222.957 ; gain = 132.043
WARNING: [XFORM 203-805] Duplicating function 'aes_process' (AES-XTS/main.cpp:8) to resolve interface conflict according to call graph.
WARNING: [XFORM 203-805] Duplicating function 'aes_sequence_to_matrix' (AES-XTS/main.cpp:225) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'aes_substitute_bytes_label1' (AES-XTS/main.cpp:49) in function 'aes_substitute_bytes' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'aes_substitute_bytes_label0' (AES-XTS/main.cpp:51) in function 'aes_substitute_bytes' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_row.V' (AES-XTS/main.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temporary_key.V' (AES-XTS/main.cpp:162) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_row.V' (AES-XTS/main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temporary_key.V' (AES-XTS/main.cpp:162) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V' (AES-XTS/main.cpp:519) in dimension 3 automatically.
INFO: [XFORM 203-602] Inlining function 'aes_matrix_to_sequence' into 'aes_process.1' (AES-XTS/main.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'aes_sequence_to_matrix.2' into 'aes_process.2' automatically.
INFO: [XFORM 203-602] Inlining function 'aes_matrix_to_sequence.1' into 'aes_process.2' (AES-XTS/main.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'xts_aes_calculate_next_tweak' into 'xts_aes_process_data' (AES-XTS/main.cpp:311) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'aes_mix_columns' (AES-XTS/main.cpp:101)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 279.957 ; gain = 189.043
WARNING: [XFORM 203-631] Renaming function 'xts_aes_process_block' to 'xts_aes_process_bloc' (AES-XTS/main.cpp:274:27)
WARNING: [XFORM 203-631] Renaming function 'aes_substitute_bytes7' to 'aes_substitute_bytes' (AES-XTS/main.cpp:46)
WARNING: [XFORM 203-631] Renaming function 'aes_sequence_to_matrix.1' to 'aes_sequence_to_matr' (AES-XTS/main.cpp:228:28)
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 1024 on port 'data3' (AES-XTS/main.cpp:551:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'data.V' (AES-XTS/main.cpp:301:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'key.V' (AES-XTS/main.cpp:154:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:01:05 . Memory (MB): peak = 1107.148 ; gain = 1016.234
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'xts_aes' ...
WARNING: [SYN 201-103] Legalizing function name 'aes_process.1' to 'aes_process_1'.
WARNING: [SYN 201-103] Legalizing function name 'aes_process.2' to 'aes_process_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_expand_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 66.986 seconds; current allocated memory: 356.758 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 357.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_sequence_to_matr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 357.954 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 358.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_get_round_key5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 358.190 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 358.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 358.372 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 358.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_substitute_bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'aes_substitute_bytes_label1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('state_matrix_V_load_2', AES-XTS/main.cpp:52) on array 'state_matrix_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'state_matrix_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 358.610 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 358.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_shift_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 359.130 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 359.663 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 359.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 360.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 360.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 360.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 360.939 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 361.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes_process_bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 361.604 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 361.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes_process_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 362.056 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 362.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.682 seconds; current allocated memory: 373.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.908 seconds; current allocated memory: 391.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_expand_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_expand_key_expanded_key_V' to 'aes_expand_key_exbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_mux_42_16_1_1' to 'xts_aes_mux_42_16cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xts_aes_mux_42_16cud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_expand_key'.
INFO: [HLS 200-111]  Elapsed time: 2.824 seconds; current allocated memory: 392.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_sequence_to_matr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_sequence_to_matr'.
INFO: [HLS 200-111]  Elapsed time: 0.493 seconds; current allocated memory: 393.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_get_round_key5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_get_round_key5'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 393.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_add_round_key'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 394.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_substitute_bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_substitute_bytes'.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 394.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_shift_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'xts_aes_mux_42_16cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_shift_rows'.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 395.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns8'.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 395.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_process_1_state_matrix_V' to 'aes_process_1_stadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_1_round_key_V' to 'aes_process_1_roueOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_1'.
INFO: [HLS 200-111]  Elapsed time: 0.308 seconds; current allocated memory: 396.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_process_2_state_matrix_V' to 'aes_process_2_stafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_2_round_key_V' to 'aes_process_2_roug8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_2'.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 398.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes_process_bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes_process_bloc'.
INFO: [HLS 200-111]  Elapsed time: 0.359 seconds; current allocated memory: 398.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes_process_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes_process_data'.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 399.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/key_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/tweak_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/text_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/mode_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/text_len_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data_ret_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'xts_aes' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'key_V', 'tweak_V', 'text_V', 'mode_V', 'text_len_V' and 'data_ret_V' to AXI-Lite port ctrl.
INFO: [SYN 201-210] Renamed object name 'xts_aes_multiplication_table' to 'xts_aes_multiplichbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_mix_column_constant_s' to 'xts_aes_mix_columibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_mix_column_constant_10' to 'xts_aes_mix_columjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_mix_column_constant_19' to 'xts_aes_mix_columkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_mix_column_constant_28' to 'xts_aes_mix_columlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_aes_expanded_key_V' to 'xts_aes_aes_expanmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_aes_expanded_key2_V' to 'xts_aes_aes_expanncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_processed_data' to 'xts_aes_processedocq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes'.
INFO: [HLS 200-111]  Elapsed time: 6.213 seconds; current allocated memory: 437.412 MB.
INFO: [RTMG 210-279] Implementing memory 'aes_expand_key_rcon_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'aes_expand_key_exbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_process_1_stadEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_process_1_roueOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_process_2_roug8j_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xts_aes_multiplichbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xts_aes_s_boxes_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xts_aes_mix_columibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xts_aes_aes_tweak_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xts_aes_processedocq_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:12 ; elapsed = 00:01:40 . Memory (MB): peak = 1107.148 ; gain = 1016.234
INFO: [VHDL 208-304] Generating VHDL RTL for xts_aes.
INFO: [VLOG 209-307] Generating Verilog RTL for xts_aes.
INFO: [HLS 200-112] Total elapsed time: 100.123 seconds; peak allocated memory: 437.412 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 184.184 ; gain = 92.688
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 184.184 ; gain = 92.688
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 196.934 ; gain = 105.438
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xts_aes_calculate_next_tweak' into 'xts_aes_process_data' (AES-XTS/main.cpp:311) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 223.488 ; gain = 131.992
WARNING: [XFORM 203-805] Duplicating function 'aes_process' (AES-XTS/main.cpp:8) to resolve interface conflict according to call graph.
WARNING: [XFORM 203-805] Duplicating function 'aes_sequence_to_matrix' (AES-XTS/main.cpp:225) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'aes_shift_rows_label2' (AES-XTS/main.cpp:63) in function 'aes_shift_rows' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'aes_substitute_bytes_label1' (AES-XTS/main.cpp:49) in function 'aes_substitute_bytes' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (AES-XTS/main.cpp:67) in function 'aes_shift_rows': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (AES-XTS/main.cpp:72) in function 'aes_shift_rows': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.3' (AES-XTS/main.cpp:80) in function 'aes_shift_rows': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.4' (AES-XTS/main.cpp:85) in function 'aes_shift_rows': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.5' (AES-XTS/main.cpp:92) in function 'aes_shift_rows' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'aes_substitute_bytes_label0' (AES-XTS/main.cpp:51) in function 'aes_substitute_bytes' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_row.V' (AES-XTS/main.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temporary_key.V' (AES-XTS/main.cpp:162) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_row.V' (AES-XTS/main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temporary_key.V' (AES-XTS/main.cpp:162) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V' (AES-XTS/main.cpp:519) in dimension 3 automatically.
INFO: [XFORM 203-602] Inlining function 'aes_matrix_to_sequence' into 'aes_process.1' (AES-XTS/main.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'aes_sequence_to_matrix.2' into 'aes_process.2' automatically.
INFO: [XFORM 203-602] Inlining function 'aes_matrix_to_sequence.1' into 'aes_process.2' (AES-XTS/main.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'xts_aes_calculate_next_tweak' into 'xts_aes_process_data' (AES-XTS/main.cpp:311) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'aes_mix_columns' (AES-XTS/main.cpp:101)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 280.352 ; gain = 188.855
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'aes_shift_rows_label2' (AES-XTS/main.cpp:63:4) in function 'aes_shift_rows' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'xts_aes_process_block' to 'xts_aes_process_bloc' (AES-XTS/main.cpp:274:27)
WARNING: [XFORM 203-631] Renaming function 'aes_substitute_bytes7' to 'aes_substitute_bytes' (AES-XTS/main.cpp:46)
WARNING: [XFORM 203-631] Renaming function 'aes_sequence_to_matrix.1' to 'aes_sequence_to_matr' (AES-XTS/main.cpp:228:28)
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 1024 on port 'data3' (AES-XTS/main.cpp:551:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'data.V' (AES-XTS/main.cpp:301:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'key.V' (AES-XTS/main.cpp:154:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:01:03 . Memory (MB): peak = 1107.578 ; gain = 1016.082
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'xts_aes' ...
WARNING: [SYN 201-103] Legalizing function name 'aes_process.1' to 'aes_process_1'.
WARNING: [SYN 201-103] Legalizing function name 'aes_process.2' to 'aes_process_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_expand_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 64.123 seconds; current allocated memory: 356.774 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 357.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_sequence_to_matr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 357.971 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 358.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_get_round_key5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 358.206 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 358.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 358.388 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 358.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_substitute_bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'aes_substitute_bytes_label1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('state_matrix_V_load_2', AES-XTS/main.cpp:52) on array 'state_matrix_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'state_matrix_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 358.626 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 358.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_shift_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 359.159 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 359.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 359.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 360.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 360.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 360.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 361.002 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 361.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes_process_bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 361.651 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 361.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes_process_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 362.118 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 362.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.619 seconds; current allocated memory: 373.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.129 seconds; current allocated memory: 391.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_expand_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_expand_key_expanded_key_V' to 'aes_expand_key_exbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_mux_42_16_1_1' to 'xts_aes_mux_42_16cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xts_aes_mux_42_16cud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_expand_key'.
INFO: [HLS 200-111]  Elapsed time: 3.028 seconds; current allocated memory: 392.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_sequence_to_matr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_sequence_to_matr'.
INFO: [HLS 200-111]  Elapsed time: 0.504 seconds; current allocated memory: 393.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_get_round_key5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_get_round_key5'.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 393.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_add_round_key'.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 394.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_substitute_bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_substitute_bytes'.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 394.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_shift_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_shift_rows'.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 395.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns8'.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 395.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_process_1_state_matrix_V' to 'aes_process_1_stadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_1_round_key_V' to 'aes_process_1_roueOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_1'.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 396.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_process_2_state_matrix_V' to 'aes_process_2_stafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_2_round_key_V' to 'aes_process_2_roug8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_2'.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 398.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes_process_bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes_process_bloc'.
INFO: [HLS 200-111]  Elapsed time: 0.374 seconds; current allocated memory: 398.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes_process_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes_process_data'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 399.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/key_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/tweak_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/text_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/mode_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/text_len_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data_ret_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'xts_aes' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'key_V', 'tweak_V', 'text_V', 'mode_V', 'text_len_V' and 'data_ret_V' to AXI-Lite port ctrl.
INFO: [SYN 201-210] Renamed object name 'xts_aes_multiplication_table' to 'xts_aes_multiplichbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_mix_column_constant_s' to 'xts_aes_mix_columibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_mix_column_constant_10' to 'xts_aes_mix_columjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_mix_column_constant_19' to 'xts_aes_mix_columkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_mix_column_constant_28' to 'xts_aes_mix_columlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_aes_expanded_key_V' to 'xts_aes_aes_expanmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_aes_expanded_key2_V' to 'xts_aes_aes_expanncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_processed_data' to 'xts_aes_processedocq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes'.
INFO: [HLS 200-111]  Elapsed time: 6.067 seconds; current allocated memory: 437.464 MB.
INFO: [RTMG 210-279] Implementing memory 'aes_expand_key_rcon_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'aes_expand_key_exbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_process_1_stadEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_process_1_roueOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_process_2_roug8j_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xts_aes_multiplichbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xts_aes_s_boxes_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xts_aes_mix_columibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xts_aes_aes_tweak_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xts_aes_processedocq_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:12 ; elapsed = 00:01:38 . Memory (MB): peak = 1107.578 ; gain = 1016.082
INFO: [VHDL 208-304] Generating VHDL RTL for xts_aes.
INFO: [VLOG 209-307] Generating Verilog RTL for xts_aes.
INFO: [HLS 200-112] Total elapsed time: 97.931 seconds; peak allocated memory: 437.464 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 184.828 ; gain = 93.363
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 184.828 ; gain = 93.363
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 197.723 ; gain = 106.258
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xts_aes_calculate_next_tweak' into 'xts_aes_process_data' (AES-XTS/main.cpp:311) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 222.973 ; gain = 131.508
WARNING: [XFORM 203-805] Duplicating function 'aes_process' (AES-XTS/main.cpp:8) to resolve interface conflict according to call graph.
WARNING: [XFORM 203-805] Duplicating function 'aes_sequence_to_matrix' (AES-XTS/main.cpp:225) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'aes_shift_rows_label2' (AES-XTS/main.cpp:63) in function 'aes_shift_rows' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'aes_mix_columns_label3' (AES-XTS/main.cpp:104) in function 'aes_mix_columns' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'aes_substitute_bytes_label1' (AES-XTS/main.cpp:49) in function 'aes_substitute_bytes' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (AES-XTS/main.cpp:67) in function 'aes_shift_rows': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (AES-XTS/main.cpp:72) in function 'aes_shift_rows': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.3' (AES-XTS/main.cpp:80) in function 'aes_shift_rows': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.4' (AES-XTS/main.cpp:85) in function 'aes_shift_rows': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.5' (AES-XTS/main.cpp:92) in function 'aes_shift_rows' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (AES-XTS/main.cpp:110) in function 'aes_mix_columns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'aes_substitute_bytes_label0' (AES-XTS/main.cpp:51) in function 'aes_substitute_bytes' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_row.V' (AES-XTS/main.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temporary_key.V' (AES-XTS/main.cpp:162) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_row.V' (AES-XTS/main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temporary_key.V' (AES-XTS/main.cpp:162) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'constant_matrix.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'constant_matrix.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'constant_matrix.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'constant_matrix.V.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V' (AES-XTS/main.cpp:519) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.0' (AES-XTS/main.cpp:519) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.1' (AES-XTS/main.cpp:519) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.2' (AES-XTS/main.cpp:519) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.3' (AES-XTS/main.cpp:519) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'aes_matrix_to_sequence' into 'aes_process.1' (AES-XTS/main.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'aes_sequence_to_matrix.2' into 'aes_process.2' automatically.
INFO: [XFORM 203-602] Inlining function 'aes_matrix_to_sequence.1' into 'aes_process.2' (AES-XTS/main.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'xts_aes_calculate_next_tweak' into 'xts_aes_process_data' (AES-XTS/main.cpp:311) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[0][0].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[0][1].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[0][2].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[0][3].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[1][0].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[1][1].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[1][2].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[1][3].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[2][0].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[2][1].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[2][2].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[2][3].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[3][0].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[3][1].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[3][2].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[3][3].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[0][0].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[0][1].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[0][2].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[0][3].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[1][0].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[1][1].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[1][2].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[1][3].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[2][0].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[2][1].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[2][2].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[2][3].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[3][0].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[3][1].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[3][2].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[3][3].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'aes_mix_columns' (AES-XTS/main.cpp:101)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 282.633 ; gain = 191.168
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'aes_shift_rows_label2' (AES-XTS/main.cpp:63:4) in function 'aes_shift_rows' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'xts_aes_process_block' to 'xts_aes_process_bloc' (AES-XTS/main.cpp:274:27)
WARNING: [XFORM 203-631] Renaming function 'aes_substitute_bytes7' to 'aes_substitute_bytes' (AES-XTS/main.cpp:46)
WARNING: [XFORM 203-631] Renaming function 'aes_sequence_to_matrix.1' to 'aes_sequence_to_matr' (AES-XTS/main.cpp:228:28)
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 1024 on port 'data3' (AES-XTS/main.cpp:551:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'data.V' (AES-XTS/main.cpp:301:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'key.V' (AES-XTS/main.cpp:154:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:01:03 . Memory (MB): peak = 1111.168 ; gain = 1019.703
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'xts_aes' ...
WARNING: [SYN 201-103] Legalizing function name 'aes_process.1' to 'aes_process_1'.
WARNING: [SYN 201-103] Legalizing function name 'aes_process.2' to 'aes_process_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_expand_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 64.558 seconds; current allocated memory: 358.627 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 359.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_sequence_to_matr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 359.808 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 359.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_get_round_key5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 360.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 360.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 360.225 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 360.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_substitute_bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'aes_substitute_bytes_label1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('state_matrix_V_load_2', AES-XTS/main.cpp:52) on array 'state_matrix_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'state_matrix_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 360.464 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 360.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_shift_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 360.997 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 361.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'aes_mix_columns_label3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('state_matrix_V_load_5', AES-XTS/main.cpp:108) on array 'state_matrix_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'state_matrix_V'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('multiplication_V_loa_4', AES-XTS/main.cpp:112) on array 'multiplication_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'multiplication_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 361.932 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 362.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 362.628 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 362.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 363.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 363.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes_process_bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 363.893 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 364.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes_process_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 364.347 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 364.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.627 seconds; current allocated memory: 375.541 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.168 seconds; current allocated memory: 393.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_expand_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_expand_key_expanded_key_V' to 'aes_expand_key_exbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_mux_42_16_1_1' to 'xts_aes_mux_42_16cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xts_aes_mux_42_16cud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_expand_key'.
INFO: [HLS 200-111]  Elapsed time: 3.112 seconds; current allocated memory: 394.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_sequence_to_matr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_sequence_to_matr'.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 395.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_get_round_key5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_get_round_key5'.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 395.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_add_round_key'.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 396.093 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_substitute_bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_substitute_bytes'.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 396.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_shift_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_shift_rows'.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 397.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'xts_aes_mux_32_8_1_1' to 'xts_aes_mux_32_8_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xts_aes_mux_32_8_dEe': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns8'.
INFO: [HLS 200-111]  Elapsed time: 0.382 seconds; current allocated memory: 398.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_process_1_state_matrix_V' to 'aes_process_1_staeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_1_round_key_V' to 'aes_process_1_roufYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_1'.
INFO: [HLS 200-111]  Elapsed time: 0.457 seconds; current allocated memory: 399.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_process_2_state_matrix_V' to 'aes_process_2_stag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_2_round_key_V' to 'aes_process_2_rouhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_2'.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 400.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes_process_bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes_process_bloc'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 401.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes_process_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes_process_data'.
INFO: [HLS 200-111]  Elapsed time: 0.329 seconds; current allocated memory: 402.217 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/key_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/tweak_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/text_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/mode_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/text_len_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data_ret_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'xts_aes' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'key_V', 'tweak_V', 'text_V', 'mode_V', 'text_len_V' and 'data_ret_V' to AXI-Lite port ctrl.
INFO: [SYN 201-210] Renamed object name 'xts_aes_multiplication_table' to 'xts_aes_multiplicibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_aes_expanded_key_V' to 'xts_aes_aes_expanjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_aes_expanded_key2_V' to 'xts_aes_aes_expankbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_processed_data' to 'xts_aes_processedlbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes'.
INFO: [HLS 200-111]  Elapsed time: 5.991 seconds; current allocated memory: 439.691 MB.
INFO: [RTMG 210-279] Implementing memory 'aes_expand_key_rcon_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'aes_expand_key_exbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_process_1_staeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_process_1_roufYi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xts_aes_multiplicibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xts_aes_s_boxes_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xts_aes_aes_tweak_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xts_aes_processedlbW_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:14 ; elapsed = 00:01:39 . Memory (MB): peak = 1111.168 ; gain = 1019.703
INFO: [VHDL 208-304] Generating VHDL RTL for xts_aes.
INFO: [VLOG 209-307] Generating Verilog RTL for xts_aes.
INFO: [HLS 200-112] Total elapsed time: 99.104 seconds; peak allocated memory: 439.691 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
WARNING: [COSIM 212-369] AXI_master port 'data0' has a depth of '64'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'data1' has a depth of '16'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'data2' has a depth of '1024'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'data3' has a depth of '1024'. Insufficient depth may result in simulation mismatch or freeze.
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 184.383 ; gain = 94.137
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 184.383 ; gain = 94.137
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 195.992 ; gain = 105.746
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xts_aes_calculate_next_tweak' into 'xts_aes_process_data' (AES-XTS/main.cpp:311) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 223.418 ; gain = 133.172
WARNING: [XFORM 203-805] Duplicating function 'aes_process' (AES-XTS/main.cpp:8) to resolve interface conflict according to call graph.
WARNING: [XFORM 203-805] Duplicating function 'aes_sequence_to_matrix' (AES-XTS/main.cpp:225) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'aes_shift_rows_label2' (AES-XTS/main.cpp:63) in function 'aes_shift_rows' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'aes_add_round_key_label4' (AES-XTS/main.cpp:125) in function 'aes_add_round_key' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'aes_mix_columns_label3' (AES-XTS/main.cpp:104) in function 'aes_mix_columns' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'aes_substitute_bytes_label1' (AES-XTS/main.cpp:49) in function 'aes_substitute_bytes' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (AES-XTS/main.cpp:67) in function 'aes_shift_rows': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (AES-XTS/main.cpp:72) in function 'aes_shift_rows': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.3' (AES-XTS/main.cpp:80) in function 'aes_shift_rows': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.4' (AES-XTS/main.cpp:85) in function 'aes_shift_rows': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.5' (AES-XTS/main.cpp:92) in function 'aes_shift_rows' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (AES-XTS/main.cpp:126) in function 'aes_add_round_key' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (AES-XTS/main.cpp:110) in function 'aes_mix_columns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'aes_substitute_bytes_label0' (AES-XTS/main.cpp:51) in function 'aes_substitute_bytes' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_row.V' (AES-XTS/main.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temporary_key.V' (AES-XTS/main.cpp:162) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_row.V' (AES-XTS/main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temporary_key.V' (AES-XTS/main.cpp:162) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'constant_matrix.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'constant_matrix.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'constant_matrix.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'constant_matrix.V.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V' (AES-XTS/main.cpp:519) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.0' (AES-XTS/main.cpp:519) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.1' (AES-XTS/main.cpp:519) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.2' (AES-XTS/main.cpp:519) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.3' (AES-XTS/main.cpp:519) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'aes_matrix_to_sequence' into 'aes_process.1' (AES-XTS/main.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'aes_sequence_to_matrix.2' into 'aes_process.2' automatically.
INFO: [XFORM 203-602] Inlining function 'aes_matrix_to_sequence.1' into 'aes_process.2' (AES-XTS/main.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'xts_aes_calculate_next_tweak' into 'xts_aes_process_data' (AES-XTS/main.cpp:311) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[0][0].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[0][1].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[0][2].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[0][3].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[1][0].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[1][1].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[1][2].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[1][3].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[2][0].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[2][1].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[2][2].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[2][3].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[3][0].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[3][1].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[3][2].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[3][3].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[0][0].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[0][1].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[0][2].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[0][3].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[1][0].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[1][1].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[1][2].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[1][3].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[2][0].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[2][1].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[2][2].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[2][3].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[3][0].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[3][1].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[3][2].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[3][3].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'aes_mix_columns' (AES-XTS/main.cpp:101)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 284.973 ; gain = 194.727
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'aes_shift_rows_label2' (AES-XTS/main.cpp:63:4) in function 'aes_shift_rows' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'xts_aes_process_block' to 'xts_aes_process_bloc' (AES-XTS/main.cpp:274:27)
WARNING: [XFORM 203-631] Renaming function 'aes_substitute_bytes7' to 'aes_substitute_bytes' (AES-XTS/main.cpp:46)
WARNING: [XFORM 203-631] Renaming function 'aes_sequence_to_matrix.1' to 'aes_sequence_to_matr' (AES-XTS/main.cpp:228:28)
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 1024 on port 'data3' (AES-XTS/main.cpp:551:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'data.V' (AES-XTS/main.cpp:301:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'key.V' (AES-XTS/main.cpp:154:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:01:03 . Memory (MB): peak = 1110.566 ; gain = 1020.320
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'xts_aes' ...
WARNING: [SYN 201-103] Legalizing function name 'aes_process.1' to 'aes_process_1'.
WARNING: [SYN 201-103] Legalizing function name 'aes_process.2' to 'aes_process_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_expand_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 64.866 seconds; current allocated memory: 358.725 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 359.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_sequence_to_matr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 359.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 360.046 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_get_round_key5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 360.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 360.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'aes_add_round_key_label4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('round_key_matrix_V_l_2', AES-XTS/main.cpp:128) on array 'round_key_matrix_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'round_key_matrix_V'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('state_matrix_V_addr_write_ln128', AES-XTS/main.cpp:128) of variable 'xor_ln719', AES-XTS/main.cpp:128 on array 'state_matrix_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'state_matrix_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 360.372 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 360.526 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_substitute_bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'aes_substitute_bytes_label1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('state_matrix_V_load_2', AES-XTS/main.cpp:52) on array 'state_matrix_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'state_matrix_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 360.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 360.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_shift_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 361.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 361.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'aes_mix_columns_label3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('state_matrix_V_load_5', AES-XTS/main.cpp:108) on array 'state_matrix_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'state_matrix_V'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('multiplication_V_loa_4', AES-XTS/main.cpp:112) on array 'multiplication_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'multiplication_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 362.135 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 362.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 362.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 363.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 363.481 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 363.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes_process_bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 364.080 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 364.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes_process_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 364.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 364.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.661 seconds; current allocated memory: 375.708 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.015 seconds; current allocated memory: 393.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_expand_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_expand_key_expanded_key_V' to 'aes_expand_key_exbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_mux_42_16_1_1' to 'xts_aes_mux_42_16cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xts_aes_mux_42_16cud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_expand_key'.
INFO: [HLS 200-111]  Elapsed time: 2.858 seconds; current allocated memory: 395.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_sequence_to_matr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_sequence_to_matr'.
INFO: [HLS 200-111]  Elapsed time: 0.492 seconds; current allocated memory: 395.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_get_round_key5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_get_round_key5'.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 396.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_add_round_key'.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 396.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_substitute_bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_substitute_bytes'.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 396.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_shift_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_shift_rows'.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 397.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'xts_aes_mux_32_8_1_1' to 'xts_aes_mux_32_8_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xts_aes_mux_32_8_dEe': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns8'.
INFO: [HLS 200-111]  Elapsed time: 0.394 seconds; current allocated memory: 398.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_process_1_state_matrix_V' to 'aes_process_1_staeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_1_round_key_V' to 'aes_process_1_roufYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_1'.
INFO: [HLS 200-111]  Elapsed time: 0.533 seconds; current allocated memory: 399.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_process_2_state_matrix_V' to 'aes_process_2_stag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_2_round_key_V' to 'aes_process_2_rouhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_2'.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 401.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes_process_bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes_process_bloc'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 401.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes_process_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes_process_data'.
INFO: [HLS 200-111]  Elapsed time: 0.341 seconds; current allocated memory: 402.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/key_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/tweak_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/text_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/mode_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/text_len_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data_ret_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'xts_aes' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'key_V', 'tweak_V', 'text_V', 'mode_V', 'text_len_V' and 'data_ret_V' to AXI-Lite port ctrl.
INFO: [SYN 201-210] Renamed object name 'xts_aes_multiplication_table' to 'xts_aes_multiplicibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_aes_expanded_key_V' to 'xts_aes_aes_expanjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_aes_expanded_key2_V' to 'xts_aes_aes_expankbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_processed_data' to 'xts_aes_processedlbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes'.
INFO: [HLS 200-111]  Elapsed time: 5.954 seconds; current allocated memory: 439.984 MB.
INFO: [RTMG 210-279] Implementing memory 'aes_expand_key_rcon_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'aes_expand_key_exbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_process_1_staeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_process_1_roufYi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xts_aes_multiplicibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xts_aes_s_boxes_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xts_aes_aes_tweak_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xts_aes_processedlbW_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:14 ; elapsed = 00:01:38 . Memory (MB): peak = 1110.566 ; gain = 1020.320
INFO: [VHDL 208-304] Generating VHDL RTL for xts_aes.
INFO: [VLOG 209-307] Generating Verilog RTL for xts_aes.
INFO: [HLS 200-112] Total elapsed time: 98.624 seconds; peak allocated memory: 439.984 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 185.062 ; gain = 93.574
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 185.062 ; gain = 93.574
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 197.016 ; gain = 105.527
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xts_aes_calculate_next_tweak' into 'xts_aes_process_data' (AES-XTS/main.cpp:311) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 224.941 ; gain = 133.453
WARNING: [XFORM 203-805] Duplicating function 'aes_process' (AES-XTS/main.cpp:8) to resolve interface conflict according to call graph.
WARNING: [XFORM 203-805] Duplicating function 'aes_sequence_to_matrix' (AES-XTS/main.cpp:225) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'aes_shift_rows_label2' (AES-XTS/main.cpp:63) in function 'aes_shift_rows' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'aes_add_round_key_label4' (AES-XTS/main.cpp:125) in function 'aes_add_round_key' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'aes_get_round_key_label5' (AES-XTS/main.cpp:139) in function 'aes_get_round_key' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'aes_mix_columns_label3' (AES-XTS/main.cpp:104) in function 'aes_mix_columns' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'aes_substitute_bytes_label1' (AES-XTS/main.cpp:49) in function 'aes_substitute_bytes' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (AES-XTS/main.cpp:67) in function 'aes_shift_rows': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (AES-XTS/main.cpp:72) in function 'aes_shift_rows': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.3' (AES-XTS/main.cpp:80) in function 'aes_shift_rows': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.4' (AES-XTS/main.cpp:85) in function 'aes_shift_rows': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.5' (AES-XTS/main.cpp:92) in function 'aes_shift_rows' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (AES-XTS/main.cpp:126) in function 'aes_add_round_key' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (AES-XTS/main.cpp:140) in function 'aes_get_round_key' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (AES-XTS/main.cpp:110) in function 'aes_mix_columns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'aes_substitute_bytes_label0' (AES-XTS/main.cpp:51) in function 'aes_substitute_bytes' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_row.V' (AES-XTS/main.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temporary_key.V' (AES-XTS/main.cpp:162) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_row.V' (AES-XTS/main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temporary_key.V' (AES-XTS/main.cpp:162) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'constant_matrix.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'constant_matrix.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'constant_matrix.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'constant_matrix.V.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V' (AES-XTS/main.cpp:519) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.0' (AES-XTS/main.cpp:519) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.1' (AES-XTS/main.cpp:519) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.2' (AES-XTS/main.cpp:519) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.3' (AES-XTS/main.cpp:519) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'aes_matrix_to_sequence' into 'aes_process.1' (AES-XTS/main.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'aes_sequence_to_matrix.2' into 'aes_process.2' automatically.
INFO: [XFORM 203-602] Inlining function 'aes_matrix_to_sequence.1' into 'aes_process.2' (AES-XTS/main.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'xts_aes_calculate_next_tweak' into 'xts_aes_process_data' (AES-XTS/main.cpp:311) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[0][0].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[0][1].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[0][2].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[0][3].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[1][0].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[1][1].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[1][2].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[1][3].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[2][0].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[2][1].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[2][2].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[2][3].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[3][0].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[3][1].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[3][2].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[3][3].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[0][0].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[0][1].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[0][2].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[0][3].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[1][0].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[1][1].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[1][2].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[1][3].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[2][0].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[2][1].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[2][2].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[2][3].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[3][0].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[3][1].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[3][2].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[3][3].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'aes_mix_columns' (AES-XTS/main.cpp:101)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 284.301 ; gain = 192.812
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'aes_shift_rows_label2' (AES-XTS/main.cpp:63:4) in function 'aes_shift_rows' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'xts_aes_process_block' to 'xts_aes_process_bloc' (AES-XTS/main.cpp:274:27)
WARNING: [XFORM 203-631] Renaming function 'aes_substitute_bytes7' to 'aes_substitute_bytes' (AES-XTS/main.cpp:46)
WARNING: [XFORM 203-631] Renaming function 'aes_sequence_to_matrix.1' to 'aes_sequence_to_matr' (AES-XTS/main.cpp:228:28)
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 1024 on port 'data3' (AES-XTS/main.cpp:551:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'data.V' (AES-XTS/main.cpp:301:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'key.V' (AES-XTS/main.cpp:154:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:01:04 . Memory (MB): peak = 1110.289 ; gain = 1018.801
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'xts_aes' ...
WARNING: [SYN 201-103] Legalizing function name 'aes_process.1' to 'aes_process_1'.
WARNING: [SYN 201-103] Legalizing function name 'aes_process.2' to 'aes_process_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_expand_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 65.743 seconds; current allocated memory: 358.785 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 359.775 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_sequence_to_matr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 359.982 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 360.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_get_round_key5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'aes_get_round_key_label5'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('expanded_key_V_load_2', AES-XTS/main.cpp:142) on array 'expanded_key_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'expanded_key_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 360.263 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 360.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'aes_add_round_key_label4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('round_key_matrix_V_l_2', AES-XTS/main.cpp:128) on array 'round_key_matrix_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'round_key_matrix_V'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('state_matrix_V_addr_write_ln128', AES-XTS/main.cpp:128) of variable 'xor_ln719', AES-XTS/main.cpp:128 on array 'state_matrix_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'state_matrix_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 360.560 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 360.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_substitute_bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'aes_substitute_bytes_label1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('state_matrix_V_load_2', AES-XTS/main.cpp:52) on array 'state_matrix_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'state_matrix_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 360.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 361.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_shift_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 361.388 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 361.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'aes_mix_columns_label3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('state_matrix_V_load_5', AES-XTS/main.cpp:108) on array 'state_matrix_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'state_matrix_V'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('multiplication_V_loa_4', AES-XTS/main.cpp:112) on array 'multiplication_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'multiplication_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 362.322 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 362.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 363.018 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 363.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 363.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 364.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes_process_bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 364.252 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 364.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes_process_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 364.722 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 365.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.631 seconds; current allocated memory: 375.880 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.233 seconds; current allocated memory: 393.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_expand_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_expand_key_expanded_key_V' to 'aes_expand_key_exbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_mux_42_16_1_1' to 'xts_aes_mux_42_16cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xts_aes_mux_42_16cud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_expand_key'.
INFO: [HLS 200-111]  Elapsed time: 2.963 seconds; current allocated memory: 395.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_sequence_to_matr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_sequence_to_matr'.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 395.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_get_round_key5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_get_round_key5'.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 396.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_add_round_key'.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 396.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_substitute_bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_substitute_bytes'.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 397.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_shift_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_shift_rows'.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 397.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'xts_aes_mux_32_8_1_1' to 'xts_aes_mux_32_8_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xts_aes_mux_32_8_dEe': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns8'.
INFO: [HLS 200-111]  Elapsed time: 0.362 seconds; current allocated memory: 399.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_process_1_state_matrix_V' to 'aes_process_1_staeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_1_round_key_V' to 'aes_process_1_roufYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_1'.
INFO: [HLS 200-111]  Elapsed time: 0.471 seconds; current allocated memory: 400.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_process_2_state_matrix_V' to 'aes_process_2_stag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_2_round_key_V' to 'aes_process_2_rouhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_2'.
INFO: [HLS 200-111]  Elapsed time: 0.359 seconds; current allocated memory: 401.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes_process_bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes_process_bloc'.
INFO: [HLS 200-111]  Elapsed time: 0.402 seconds; current allocated memory: 402.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes_process_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes_process_data'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 402.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/key_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/tweak_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/text_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/mode_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/text_len_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data_ret_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'xts_aes' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'key_V', 'tweak_V', 'text_V', 'mode_V', 'text_len_V' and 'data_ret_V' to AXI-Lite port ctrl.
INFO: [SYN 201-210] Renamed object name 'xts_aes_multiplication_table' to 'xts_aes_multiplicibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_aes_expanded_key_V' to 'xts_aes_aes_expanjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_aes_expanded_key2_V' to 'xts_aes_aes_expankbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_processed_data' to 'xts_aes_processedlbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes'.
INFO: [HLS 200-111]  Elapsed time: 6.188 seconds; current allocated memory: 440.471 MB.
INFO: [RTMG 210-279] Implementing memory 'aes_expand_key_rcon_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'aes_expand_key_exbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_process_1_staeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xts_aes_multiplicibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xts_aes_s_boxes_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xts_aes_aes_expanjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xts_aes_aes_tweak_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xts_aes_processedlbW_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:15 ; elapsed = 00:01:40 . Memory (MB): peak = 1110.289 ; gain = 1018.801
INFO: [VHDL 208-304] Generating VHDL RTL for xts_aes.
INFO: [VLOG 209-307] Generating Verilog RTL for xts_aes.
INFO: [HLS 200-112] Total elapsed time: 100.293 seconds; peak allocated memory: 440.471 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
WARNING: [COSIM 212-369] AXI_master port 'data0' has a depth of '64'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'data1' has a depth of '16'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'data2' has a depth of '1024'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'data3' has a depth of '1024'. Insufficient depth may result in simulation mismatch or freeze.
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
WARNING: [COSIM 212-369] AXI_master port 'data0' has a depth of '64'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'data1' has a depth of '16'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'data2' has a depth of '1024'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'data3' has a depth of '1024'. Insufficient depth may result in simulation mismatch or freeze.
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
