{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1415283392463 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415283392463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 06 09:16:32 2014 " "Processing started: Thu Nov 06 09:16:32 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415283392463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1415283392463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fwdTable -c fwdTable " "Command: quartus_map --read_settings_files=on --write_settings_files=off fwdTable -c fwdTable" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1415283392463 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1415283393167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cam_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CAM_FSM-mult_seg_arch " "Found design unit 1: CAM_FSM-mult_seg_arch" {  } { { "CAM_FSM.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/CAM_FSM.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415283394053 ""} { "Info" "ISGN_ENTITY_NAME" "1 CAM_FSM " "Found entity 1: CAM_FSM" {  } { { "CAM_FSM.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/CAM_FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415283394053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415283394053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fwdtable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fwdtable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fwdTable-cam256_A " "Found design unit 1: fwdTable-cam256_A" {  } { { "fwdTable.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/fwdTable.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415283394069 ""} { "Info" "ISGN_ENTITY_NAME" "1 fwdTable " "Found entity 1: fwdTable" {  } { { "fwdTable.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/fwdTable.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415283394069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415283394069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camtestbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file camtestbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 camTestBench-test_bench " "Found design unit 1: camTestBench-test_bench" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415283394101 ""} { "Info" "ISGN_ENTITY_NAME" "1 camTestBench " "Found entity 1: camTestBench" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415283394101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415283394101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter12-SYN " "Found design unit 1: counter12-SYN" {  } { { "counter12.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/counter12.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415283394101 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter12 " "Found entity 1: counter12" {  } { { "counter12.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/counter12.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415283394101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415283394101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tbrom48.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tbrom48.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tbrom48-SYN " "Found design unit 1: tbrom48-SYN" {  } { { "tbrom48.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/tbrom48.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415283394101 ""} { "Info" "ISGN_ENTITY_NAME" "1 tbrom48 " "Found entity 1: tbrom48" {  } { { "tbrom48.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/tbrom48.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415283394101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415283394101 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "camTestBench " "Elaborating entity \"camTestBench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1415283394272 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CAM_hit camTestBench.vhd(61) " "Verilog HDL or VHDL warning at camTestBench.vhd(61): object \"CAM_hit\" assigned a value but never read" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cam_output camTestBench.vhd(65) " "VHDL Signal Declaration warning at camTestBench.vhd(65): used implicit default value for signal \"cam_output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_out camTestBench.vhd(132) " "VHDL Process Statement warning at camTestBench.vhd(132): signal \"mem_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_out camTestBench.vhd(133) " "VHDL Process Statement warning at camTestBench.vhd(133): signal \"mem_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cam_output camTestBench.vhd(143) " "VHDL Process Statement warning at camTestBench.vhd(143): signal \"cam_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "read_state camTestBench.vhd(108) " "VHDL Process Statement warning at camTestBench.vhd(108): inferring latch(es) for signal or variable \"read_state\", which holds its previous value in one or more paths through the process" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "write_Control camTestBench.vhd(108) " "VHDL Process Statement warning at camTestBench.vhd(108): inferring latch(es) for signal or variable \"write_Control\", which holds its previous value in one or more paths through the process" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "read_Control camTestBench.vhd(108) " "VHDL Process Statement warning at camTestBench.vhd(108): inferring latch(es) for signal or variable \"read_Control\", which holds its previous value in one or more paths through the process" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_in camTestBench.vhd(108) " "VHDL Process Statement warning at camTestBench.vhd(108): inferring latch(es) for signal or variable \"data_in\", which holds its previous value in one or more paths through the process" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tag_in camTestBench.vhd(108) " "VHDL Process Statement warning at camTestBench.vhd(108): inferring latch(es) for signal or variable \"tag_in\", which holds its previous value in one or more paths through the process" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[0\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[0\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[1\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[1\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[2\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[2\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[3\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[3\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[4\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[4\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[5\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[5\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[6\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[6\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[7\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[7\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[8\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[8\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[9\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[9\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[10\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[10\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[11\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[11\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[12\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[12\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[13\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[13\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[14\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[14\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[15\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[15\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[16\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[16\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[17\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[17\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[18\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[18\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[19\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[19\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[20\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[20\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[21\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[21\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[22\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[22\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[23\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[23\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[24\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[24\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[25\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[25\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[26\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[26\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[27\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[27\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[28\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[28\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[29\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[29\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[30\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[30\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[31\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[31\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[32\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[32\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[33\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[33\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[34\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[34\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[35\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[35\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[36\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[36\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[37\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[37\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[38\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[38\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[39\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[39\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[40\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[40\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[41\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[41\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[42\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[42\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[43\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[43\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[44\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[44\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[45\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[45\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[46\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[46\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[47\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[47\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[0\] camTestBench.vhd(108) " "Inferred latch for \"data_in\[0\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[1\] camTestBench.vhd(108) " "Inferred latch for \"data_in\[1\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[2\] camTestBench.vhd(108) " "Inferred latch for \"data_in\[2\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_Control camTestBench.vhd(108) " "Inferred latch for \"read_Control\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_Control camTestBench.vhd(108) " "Inferred latch for \"write_Control\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_state camTestBench.vhd(108) " "Inferred latch for \"read_state\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283394366 "|camTestBench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fwdTable fwdTable:CAM " "Elaborating entity \"fwdTable\" for hierarchy \"fwdTable:CAM\"" {  } { { "camTestBench.vhd" "CAM" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415283394366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tbrom48 tbrom48:cam_test_mem " "Elaborating entity \"tbrom48\" for hierarchy \"tbrom48:cam_test_mem\"" {  } { { "camTestBench.vhd" "cam_test_mem" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415283394397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tbrom48:cam_test_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"tbrom48:cam_test_mem\|altsyncram:altsyncram_component\"" {  } { { "tbrom48.vhd" "altsyncram_component" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/tbrom48.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415283394444 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tbrom48:cam_test_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"tbrom48:cam_test_mem\|altsyncram:altsyncram_component\"" {  } { { "tbrom48.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/tbrom48.vhd" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415283394444 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tbrom48:cam_test_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"tbrom48:cam_test_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415283394444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415283394444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tbrom48.mif " "Parameter \"init_file\" = \"tbrom48.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415283394444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415283394444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415283394444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415283394444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415283394444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415283394444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415283394444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415283394444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415283394444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 47 " "Parameter \"width_a\" = \"47\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415283394444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415283394444 ""}  } { { "tbrom48.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/tbrom48.vhd" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415283394444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_js71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_js71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_js71 " "Found entity 1: altsyncram_js71" {  } { { "db/altsyncram_js71.tdf" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/db/altsyncram_js71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415283394538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415283394538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_js71 tbrom48:cam_test_mem\|altsyncram:altsyncram_component\|altsyncram_js71:auto_generated " "Elaborating entity \"altsyncram_js71\" for hierarchy \"tbrom48:cam_test_mem\|altsyncram:altsyncram_component\|altsyncram_js71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415283394538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter12 counter12:Counter12Bit " "Elaborating entity \"counter12\" for hierarchy \"counter12:Counter12Bit\"" {  } { { "camTestBench.vhd" "Counter12Bit" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415283394538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter12:Counter12Bit\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"counter12:Counter12Bit\|lpm_counter:lpm_counter_component\"" {  } { { "counter12.vhd" "lpm_counter_component" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/counter12.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415283394569 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter12:Counter12Bit\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"counter12:Counter12Bit\|lpm_counter:lpm_counter_component\"" {  } { { "counter12.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/counter12.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415283394585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter12:Counter12Bit\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"counter12:Counter12Bit\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415283394585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415283394585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415283394585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415283394585 ""}  } { { "counter12.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/counter12.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415283394585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0pi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0pi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0pi " "Found entity 1: cntr_0pi" {  } { { "db/cntr_0pi.tdf" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/db/cntr_0pi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415283394668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415283394668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0pi counter12:Counter12Bit\|lpm_counter:lpm_counter_component\|cntr_0pi:auto_generated " "Elaborating entity \"cntr_0pi\" for hierarchy \"counter12:Counter12Bit\|lpm_counter:lpm_counter_component\|cntr_0pi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415283394668 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "q_a\[47\] altsyncram tbrom48:cam_test_mem\|altsyncram:altsyncram_component " "Port \"q_a\[47\]\" does not exist in entity definition of \"altsyncram\".  The port's range differs between the entity definition and its actual instantiation, \"tbrom48:cam_test_mem\|altsyncram:altsyncram_component\"." {  } { { "tbrom48.vhd" "altsyncram_component" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/tbrom48.vhd" 86 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Quartus II" 0 -1 1415283394802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[0\] " "Latch tag_in\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283397607 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283397607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[1\] " "Latch tag_in\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283397607 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283397607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[2\] " "Latch tag_in\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283397607 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283397607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[3\] " "Latch tag_in\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283397607 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283397607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[4\] " "Latch tag_in\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283397607 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283397607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[5\] " "Latch tag_in\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283397607 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283397607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[6\] " "Latch tag_in\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283397607 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283397607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[7\] " "Latch tag_in\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283397607 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283397607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[8\] " "Latch tag_in\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283397607 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283397607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[9\] " "Latch tag_in\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283397607 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283397607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[10\] " "Latch tag_in\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283397607 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283397607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[11\] " "Latch tag_in\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283397607 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283397607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[12\] " "Latch tag_in\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283397607 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283397607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[13\] " "Latch tag_in\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283397607 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283397607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[14\] " "Latch tag_in\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283397607 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283397607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[15\] " "Latch tag_in\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283397607 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283397607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[16\] " "Latch tag_in\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283397607 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283397607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[17\] " "Latch tag_in\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283397607 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283397607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[18\] " "Latch tag_in\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283397607 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283397607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[19\] " "Latch tag_in\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283397607 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283397607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[20\] " "Latch tag_in\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283397607 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283397607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[21\] " "Latch tag_in\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283397607 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283397607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[22\] " "Latch tag_in\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283397607 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283397607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[23\] " "Latch tag_in\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283397607 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283397607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[24\] " "Latch tag_in\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283397607 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283397607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[25\] " "Latch tag_in\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283397607 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283397607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[26\] " "Latch tag_in\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283397607 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283397607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[27\] " "Latch tag_in\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283397607 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283397607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[28\] " "Latch tag_in\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283397607 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283397607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[29\] " "Latch tag_in\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283397607 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283397607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[30\] " "Latch tag_in\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283397607 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283397607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[31\] " "Latch tag_in\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283397607 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283397607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[32\] " "Latch tag_in\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283397607 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283397607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[33\] " "Latch tag_in\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283397607 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283397607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[34\] " "Latch tag_in\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283397607 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283397607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[35\] " "Latch tag_in\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283397607 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283397607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[36\] " "Latch tag_in\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283397607 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283397607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[37\] " "Latch tag_in\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283397607 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283397607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[38\] " "Latch tag_in\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283397607 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283397607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[39\] " "Latch tag_in\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283397607 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283397607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[40\] " "Latch tag_in\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283397607 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283397607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[41\] " "Latch tag_in\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283397607 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283397607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[42\] " "Latch tag_in\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283397607 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283397607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[43\] " "Latch tag_in\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283397607 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283397607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[44\] " "Latch tag_in\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283397607 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283397607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[45\] " "Latch tag_in\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283397607 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283397607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[46\] " "Latch tag_in\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283397607 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283397607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "write_Control " "Latch write_Control has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.writeState " "Ports D and ENA on the latch are fed by the same signal y_current.writeState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283397607 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283397607 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1415283401494 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415283401494 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2943 " "Implemented 2943 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1415283401760 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1415283401760 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2888 " "Implemented 2888 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1415283401760 ""} { "Info" "ICUT_CUT_TM_RAMS" "47 " "Implemented 47 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1415283401760 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1415283401760 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 108 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "512 " "Peak virtual memory: 512 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415283401791 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 06 09:16:41 2014 " "Processing ended: Thu Nov 06 09:16:41 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415283401791 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415283401791 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415283401791 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415283401791 ""}
