// Seed: 1513726453
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_5;
  assign module_1.id_3 = 0;
  assign id_6 = id_1;
  wire id_7;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    output supply1 id_0,
    input supply1 id_1,
    output wire id_2,
    input supply0 id_3,
    input wor id_4,
    input wire id_5,
    input supply1 id_6,
    input wor id_7,
    input supply0 id_8,
    input uwire id_9,
    input uwire id_10,
    input tri id_11,
    input tri id_12
);
  wire id_14;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14
  );
endmodule
