// Seed: 3247734726
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_14;
endprogram
module module_1 (
    output supply1 id_0,
    output wand id_1,
    input wire id_2,
    output wor id_3,
    inout wire id_4,
    output supply1 id_5,
    output supply1 id_6,
    output wand id_7,
    input uwire id_8,
    input tri0 id_9,
    input logic id_10,
    input tri0 id_11,
    input supply1 id_12,
    input wor id_13,
    input wire id_14,
    input wand id_15,
    output wand id_16,
    input wor id_17,
    input tri id_18,
    output tri0 id_19,
    input tri id_20,
    input wand id_21,
    output tri id_22,
    input tri0 id_23,
    input tri1 id_24,
    output wor id_25,
    output tri id_26,
    output logic id_27
);
  wire id_29;
  assign id_7 = 1;
  always @(posedge id_9 or negedge id_13) id_27 <= id_10;
  wire id_30;
  wire id_31;
  wire id_32;
  module_0 modCall_1 (
      id_32,
      id_32,
      id_29,
      id_29,
      id_32,
      id_30,
      id_32,
      id_30,
      id_31,
      id_30,
      id_31,
      id_30,
      id_30
  );
endmodule
