// Seed: 3472199758
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_8;
endmodule
module module_1 #(
    parameter id_17 = 32'd64,
    parameter id_18 = 32'd85
) (
    output wand id_0,
    output wor id_1,
    output wand id_2,
    output tri0 id_3,
    input tri id_4,
    output tri id_5,
    input supply1 id_6,
    input uwire id_7,
    output tri1 id_8,
    output supply1 id_9,
    output wand id_10,
    input tri1 id_11
    , id_15,
    output uwire id_12,
    input tri0 id_13
);
  assign id_0 = 1;
  module_0(
      id_15, id_15, id_15, id_15, id_15, id_15, id_15
  );
  assign id_10 = id_7;
  wire id_16;
  defparam id_17.id_18 = 1;
  assign id_15 = ({1{1}});
  specify
    (negedge id_19 => (id_20 +: 1)) = (1, id_20);
    (id_21 => id_22) = 1;
  endspecify
  assign id_9 = id_11;
endmodule
