#-----------------------------------------------------------
# Vivado v2017.4.1 (64-bit)
# SW Build 2117270 on Tue Jan 30 15:32:00 MST 2018
# IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
# Start of session at: Mon Mar  5 01:40:17 2018
# Process ID: 8064
# Current directory: C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder_CLA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2144 C:\Users\avach\Documents\GitHub\CmpE125\Lab4\adder_CLA\adder_CLA.xpr
# Log file: C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder_CLA/vivado.log
# Journal file: C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder_CLA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder_CLA/adder_CLA.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
open_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder_CLA/adder_CLA.runs/impl_1/adder_fpga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder_CLA/adder_CLA.runs/impl_1/adder_fpga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
disconnect_hw_server localhost:3121
connect_hw_server
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder_CLA/adder_CLA.runs/impl_1/adder_fpga.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder_CLA/adder_CLA.runs/impl_1/adder_fpga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder_CLA/adder_CLA.runs/impl_1/adder_fpga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder_CLA/adder_CLA.runs/impl_1/adder_fpga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top adder_CLA_top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
source tb_adder_CLA.tcl
close_sim
launch_simulation
source tb_adder_CLA.tcl
close_sim
launch_simulation
source tb_adder_CLA.tcl
close_sim
launch_simulation
source tb_adder_CLA.tcl
run all
close_sim
launch_simulation
source tb_adder_CLA.tcl
close_sim
launch_simulation
source tb_adder_CLA.tcl
close_sim
launch_simulation
source tb_adder_CLA.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top adder_fpga [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top adder_CLA_top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top adder_CLA_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
source adder_CLA_top.tcl
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_adder_CLA [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
current_sim simulation_7
close_sim
launch_simulation
source tb_adder_CLA.tcl
close_sim
close_sim
open_project C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder/adder.xpr
current_project adder_CLA
close_project
update_compile_order -fileset sources_1
launch_simulation
source tb_adder.tcl
update_compile_order -fileset sim_1
launch_simulation
source adder.tcl
close_sim
launch_simulation
source adder.tcl
update_compile_order -fileset sim_1
current_sim simulation_10
close_sim
launch_simulation
source tb_adder.tcl
