Analysis & Synthesis report for Generator
Tue Apr 30 19:41:56 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Apr 30 19:41:56 2019           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Generator                                   ;
; Top-level Entity Name              ; TB_OSCILL                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; TB_OSCILL          ; Generator          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Apr 30 19:41:34 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Generator -c Generator
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file oscill.vhd
    Info (12022): Found design unit 1: Oscill-BEH File: C:/Users/Evgeniy/Documents/GitHub/Diplom/Oscill.vhd Line: 21
    Info (12023): Found entity 1: Oscill File: C:/Users/Evgeniy/Documents/GitHub/Diplom/Oscill.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file gen.vhd
    Info (12022): Found design unit 1: gen-BEH File: C:/Users/Evgeniy/Documents/GitHub/Diplom/gen.vhd Line: 19
    Info (12023): Found entity 1: gen File: C:/Users/Evgeniy/Documents/GitHub/Diplom/gen.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file timer.vhd
    Info (12022): Found design unit 1: Timer-BEH File: C:/Users/Evgeniy/Documents/GitHub/Diplom/Timer.vhd Line: 21
    Info (12023): Found entity 1: Timer File: C:/Users/Evgeniy/Documents/GitHub/Diplom/Timer.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file main.vhd
    Info (12022): Found design unit 1: Main-BEH File: C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd Line: 17
    Info (12023): Found entity 1: Main File: C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file add.vhd
    Info (12022): Found design unit 1: add-SYN File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADD.vhd Line: 52
    Info (12023): Found entity 1: ADD File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADD.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file shll.vhd
    Info (12022): Found design unit 1: shll-SYN File: C:/Users/Evgeniy/Documents/GitHub/Diplom/SHLL.vhd Line: 52
    Info (12023): Found entity 1: SHLL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/SHLL.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file romserial.vhd
    Info (12022): Found design unit 1: ROMSERIAL-BEH File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ROMSERIAL.vhd Line: 23
    Info (12023): Found entity 1: ROMSERIAL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ROMSERIAL.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file rom1.vhd
    Info (12022): Found design unit 1: rom1-SYN File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ROM1.vhd Line: 52
    Info (12023): Found entity 1: ROM1 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ROM1.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN File: C:/Users/Evgeniy/Documents/GitHub/Diplom/PLL.vhd Line: 53
    Info (12023): Found entity 1: PLL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/PLL.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file uartrx.vhd
    Info (12022): Found design unit 1: uartRX-SYN File: C:/Users/Evgeniy/Documents/GitHub/Diplom/uartRX.vhd Line: 25
    Info (12023): Found entity 1: uartRX File: C:/Users/Evgeniy/Documents/GitHub/Diplom/uartRX.vhd Line: 9
Info (12021): Found 4 design units, including 2 entities, in source file mul.vhd
    Info (12022): Found design unit 1: MUL_altfp_mult_tao-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/MUL.vhd Line: 57
    Info (12022): Found design unit 2: mul-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/MUL.vhd Line: 1451
    Info (12023): Found entity 1: MUL_altfp_mult_tao File: C:/Users/Evgeniy/Documents/GitHub/Diplom/MUL.vhd Line: 46
    Info (12023): Found entity 2: MUL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/MUL.vhd Line: 1439
Info (12021): Found 20 design units, including 10 entities, in source file conv_int_to_float.vhd
    Info (12022): Found design unit 1: CONV_INT_TO_FLOAT_altbarrel_shift_qvf-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd Line: 59
    Info (12022): Found design unit 2: CONV_INT_TO_FLOAT_altpriority_encoder_3v7-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd Line: 328
    Info (12022): Found design unit 3: CONV_INT_TO_FLOAT_altpriority_encoder_3e8-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd Line: 353
    Info (12022): Found design unit 4: CONV_INT_TO_FLOAT_altpriority_encoder_6v7-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd Line: 374
    Info (12022): Found design unit 5: CONV_INT_TO_FLOAT_altpriority_encoder_6e8-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd Line: 436
    Info (12022): Found design unit 6: CONV_INT_TO_FLOAT_altpriority_encoder_bv7-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd Line: 489
    Info (12022): Found design unit 7: CONV_INT_TO_FLOAT_altpriority_encoder_be8-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd Line: 557
    Info (12022): Found design unit 8: CONV_INT_TO_FLOAT_altpriority_encoder_rb6-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd Line: 616
    Info (12022): Found design unit 9: CONV_INT_TO_FLOAT_altfp_convert_h1n-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd Line: 683
    Info (12022): Found design unit 10: conv_int_to_float-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd Line: 1084
    Info (12023): Found entity 1: CONV_INT_TO_FLOAT_altbarrel_shift_qvf File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd Line: 47
    Info (12023): Found entity 2: CONV_INT_TO_FLOAT_altpriority_encoder_3v7 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd Line: 320
    Info (12023): Found entity 3: CONV_INT_TO_FLOAT_altpriority_encoder_3e8 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd Line: 344
    Info (12023): Found entity 4: CONV_INT_TO_FLOAT_altpriority_encoder_6v7 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd Line: 366
    Info (12023): Found entity 5: CONV_INT_TO_FLOAT_altpriority_encoder_6e8 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd Line: 427
    Info (12023): Found entity 6: CONV_INT_TO_FLOAT_altpriority_encoder_bv7 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd Line: 481
    Info (12023): Found entity 7: CONV_INT_TO_FLOAT_altpriority_encoder_be8 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd Line: 548
    Info (12023): Found entity 8: CONV_INT_TO_FLOAT_altpriority_encoder_rb6 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd Line: 608
    Info (12023): Found entity 9: CONV_INT_TO_FLOAT_altfp_convert_h1n File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd Line: 674
    Info (12023): Found entity 10: CONV_INT_TO_FLOAT File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd Line: 1074
Info (12021): Found 44 design units, including 22 entities, in source file addsub.vhd
    Info (12022): Found design unit 1: ADDSUB_altbarrel_shift_35e-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 59
    Info (12022): Found design unit 2: ADDSUB_altbarrel_shift_olb-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 314
    Info (12022): Found design unit 3: ADDSUB_altpriority_encoder_3e8-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 557
    Info (12022): Found design unit 4: ADDSUB_altpriority_encoder_6e8-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 579
    Info (12022): Found design unit 5: ADDSUB_altpriority_encoder_be8-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 633
    Info (12022): Found design unit 6: ADDSUB_altpriority_encoder_3v7-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 704
    Info (12022): Found design unit 7: ADDSUB_altpriority_encoder_6v7-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 724
    Info (12022): Found design unit 8: ADDSUB_altpriority_encoder_bv7-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 781
    Info (12022): Found design unit 9: ADDSUB_altpriority_encoder_r08-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 844
    Info (12022): Found design unit 10: ADDSUB_altpriority_encoder_rf8-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 912
    Info (12022): Found design unit 11: ADDSUB_altpriority_encoder_qb6-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 971
    Info (12022): Found design unit 12: ADDSUB_altpriority_encoder_nh8-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 1055
    Info (12022): Found design unit 13: ADDSUB_altpriority_encoder_qh8-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 1081
    Info (12022): Found design unit 14: ADDSUB_altpriority_encoder_vh8-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 1135
    Info (12022): Found design unit 15: ADDSUB_altpriority_encoder_fj8-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 1195
    Info (12022): Found design unit 16: ADDSUB_altpriority_encoder_n28-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 1270
    Info (12022): Found design unit 17: ADDSUB_altpriority_encoder_q28-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 1294
    Info (12022): Found design unit 18: ADDSUB_altpriority_encoder_v28-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 1351
    Info (12022): Found design unit 19: ADDSUB_altpriority_encoder_f48-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 1414
    Info (12022): Found design unit 20: ADDSUB_altpriority_encoder_e48-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 1477
    Info (12022): Found design unit 21: ADDSUB_altfp_add_sub_mal-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 1548
    Info (12022): Found design unit 22: addsub-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4859
    Info (12023): Found entity 1: ADDSUB_altbarrel_shift_35e File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 47
    Info (12023): Found entity 2: ADDSUB_altbarrel_shift_olb File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 305
    Info (12023): Found entity 3: ADDSUB_altpriority_encoder_3e8 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 548
    Info (12023): Found entity 4: ADDSUB_altpriority_encoder_6e8 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 570
    Info (12023): Found entity 5: ADDSUB_altpriority_encoder_be8 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 624
    Info (12023): Found entity 6: ADDSUB_altpriority_encoder_3v7 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 696
    Info (12023): Found entity 7: ADDSUB_altpriority_encoder_6v7 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 716
    Info (12023): Found entity 8: ADDSUB_altpriority_encoder_bv7 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 773
    Info (12023): Found entity 9: ADDSUB_altpriority_encoder_r08 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 836
    Info (12023): Found entity 10: ADDSUB_altpriority_encoder_rf8 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 903
    Info (12023): Found entity 11: ADDSUB_altpriority_encoder_qb6 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 963
    Info (12023): Found entity 12: ADDSUB_altpriority_encoder_nh8 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 1046
    Info (12023): Found entity 13: ADDSUB_altpriority_encoder_qh8 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 1072
    Info (12023): Found entity 14: ADDSUB_altpriority_encoder_vh8 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 1126
    Info (12023): Found entity 15: ADDSUB_altpriority_encoder_fj8 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 1186
    Info (12023): Found entity 16: ADDSUB_altpriority_encoder_n28 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 1262
    Info (12023): Found entity 17: ADDSUB_altpriority_encoder_q28 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 1286
    Info (12023): Found entity 18: ADDSUB_altpriority_encoder_v28 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 1343
    Info (12023): Found entity 19: ADDSUB_altpriority_encoder_f48 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 1406
    Info (12023): Found entity 20: ADDSUB_altpriority_encoder_e48 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 1469
    Info (12023): Found entity 21: ADDSUB_altfp_add_sub_mal File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 1535
    Info (12023): Found entity 22: ADDSUB File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd Line: 4845
Info (12021): Found 2 design units, including 1 entities, in source file adsr.vhd
    Info (12022): Found design unit 1: ADSR-SYN File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd Line: 28
    Info (12023): Found entity 1: ADSR File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd Line: 8
Info (12021): Found 6 design units, including 3 entities, in source file conv_float_to_int.vhd
    Info (12022): Found design unit 1: CONV_FLOAT_TO_INT_altbarrel_shift_00g-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd Line: 59
    Info (12022): Found design unit 2: CONV_FLOAT_TO_INT_altfp_convert_h1n-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd Line: 405
    Info (12022): Found design unit 3: conv_float_to_int-RTL File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd Line: 1746
    Info (12023): Found entity 1: CONV_FLOAT_TO_INT_altbarrel_shift_00g File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd Line: 47
    Info (12023): Found entity 2: CONV_FLOAT_TO_INT_altfp_convert_h1n File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd Line: 396
    Info (12023): Found entity 3: CONV_FLOAT_TO_INT File: C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd Line: 1736
Info (12021): Found 1 design units, including 1 entities, in source file block.bdf
    Info (12023): Found entity 1: BLOCK
Info (12021): Found 2 design units, including 1 entities, in source file block1.vhd
    Info (12022): Found design unit 1: Block1-Syn File: C:/Users/Evgeniy/Documents/GitHub/Diplom/Block1.vhd Line: 28
    Info (12023): Found entity 1: Block1 File: C:/Users/Evgeniy/Documents/GitHub/Diplom/Block1.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file buttonproc.vhd
    Info (12022): Found design unit 1: BUTtonProc-SYN File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ButtonProc.vhd Line: 34
    Info (12023): Found entity 1: ButtonProc File: C:/Users/Evgeniy/Documents/GitHub/Diplom/ButtonProc.vhd Line: 8
Error (12049): Can't compile duplicate declarations of entity "Main" into library "work"
    Error (12180): Instance could be entity "Main" in file Main.vhd compiled in library work File: C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd Line: 7
    Error (12180): Instance could be entity "MAIN" in file MAIN.bdf compiled in library work
Info (12021): Found 1 design units, including 1 entities, in source file main.bdf
Info (12021): Found 1 design units, including 1 entities, in source file tb_oscill.bdf
    Info (12023): Found entity 1: TB_OSCILL
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning
    Error: Peak virtual memory: 678 megabytes
    Error: Processing ended: Tue Apr 30 19:41:56 2019
    Error: Elapsed time: 00:00:22
    Error: Total CPU time (on all processors): 00:00:48


