<html><body><samp><pre>
<!@TC:1732704149>
Node-locked synplifypro_actel feature already in use. Only one instance of this feature can be used on this machine.










Loaded XDM (Hierarchy) data base - elapsed time 0:0 Blocks=2
@N Implementation 'C:\Users\Sebastian\DigitaleSysteme\FPGA\Aufgabe1\synthesis\aufgabe1_syn.prj|synthesis' design hierarchy loaded from database
% project -run  
log file: "C:\Users\Sebastian\DigitaleSysteme\FPGA\Aufgabe1\synthesis\aufgabe1.srr"
Running: synthesis in foreground

Running aufgabe1_syn|synthesis

Running Flow: compile (Compile) on aufgabe1_syn|synthesis
# Wed Nov 27 11:28:27 2024

Running Flow: compile_flow (Compile Process) on aufgabe1_syn|synthesis
# Wed Nov 27 11:28:27 2024

Running: compiler (Compile Input) on aufgabe1_syn|synthesis
# Wed Nov 27 11:28:27 2024
Copied C:\Users\Sebastian\DigitaleSysteme\FPGA\Aufgabe1\synthesis\synwork\aufgabe1_comp.srs to C:\Users\Sebastian\DigitaleSysteme\FPGA\Aufgabe1\synthesis\aufgabe1.srs

compiler completed
# Wed Nov 27 11:28:29 2024

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on aufgabe1_syn|synthesis
# Wed Nov 27 11:28:29 2024

multi_srs_gen completed
# Wed Nov 27 11:28:30 2024

Return Code: 0
Run Time:00h:00m:01s
Copied C:\Users\Sebastian\DigitaleSysteme\FPGA\Aufgabe1\synthesis\synwork\aufgabe1_mult.srs to C:\Users\Sebastian\DigitaleSysteme\FPGA\Aufgabe1\synthesis\aufgabe1.srs
Complete: Compile Process on aufgabe1_syn|synthesis

Running: premap (Premap) on aufgabe1_syn|synthesis
# Wed Nov 27 11:28:30 2024

premap completed with warnings
# Wed Nov 27 11:28:32 2024

Return Code: 1
Run Time:00h:00m:02s
Complete: Compile on aufgabe1_syn|synthesis

Running Flow: map (Map) on aufgabe1_syn|synthesis
# Wed Nov 27 11:28:33 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on aufgabe1_syn|synthesis
# Wed Nov 27 11:28:33 2024
Copied C:\Users\Sebastian\DigitaleSysteme\FPGA\Aufgabe1\synthesis\synwork\aufgabe1_m.srm to C:\Users\Sebastian\DigitaleSysteme\FPGA\Aufgabe1\synthesis\aufgabe1.srm

fpga_mapper completed with warnings
# Wed Nov 27 11:28:36 2024

Return Code: 1
Run Time:00h:00m:03s
Complete: Map on aufgabe1_syn|synthesis
Complete: Logic Synthesis on aufgabe1_syn|synthesis
0
% project -close C:/Users/Sebastian/DigitaleSysteme/FPGA/Aufgabe1/synthesis/aufgabe1_syn.prj
exit status=0
License checkin: synplifypro_actel

</pre></samp></body></html>
