<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam0_common/include/cmsis/samr21/include/instance/dmac.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_8a5890fbb7b122a90f356d448a51e7c5.html">sam0_common</a></li><li class="navelem"><a class="el" href="dir_88fcb9d0f54a094aff6c26b28e4b4de0.html">include</a></li><li class="navelem"><a class="el" href="dir_d70cd3d7f2d394ee3dc5252ded1ef40b.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_a16eefe5050975c4ef64b033435b8bdb.html">samr21</a></li><li class="navelem"><a class="el" href="dir_4a6467e0db24cdfe8ab5f48447a7f0aa.html">include</a></li><li class="navelem"><a class="el" href="dir_072811d6a81496172287ace473deaa67.html">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">dmac.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Instance description for DMAC.  
<a href="#details">More...</a></p>

<p><a href="samr21_2include_2instance_2dmac_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a719f34193672dd9a2c9fffbb6dfdea9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samr21_2include_2instance_2dmac_8h.html#a719f34193672dd9a2c9fffbb6dfdea9d">REG_DMAC_CTRL</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>*)0x41004800U)</td></tr>
<tr class="memdesc:a719f34193672dd9a2c9fffbb6dfdea9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) Control  <a href="#a719f34193672dd9a2c9fffbb6dfdea9d">More...</a><br /></td></tr>
<tr class="separator:a719f34193672dd9a2c9fffbb6dfdea9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1372d49e96da14318d9a00cf60163994"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samr21_2include_2instance_2dmac_8h.html#a1372d49e96da14318d9a00cf60163994">REG_DMAC_CRCCTRL</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>*)0x41004802U)</td></tr>
<tr class="memdesc:a1372d49e96da14318d9a00cf60163994"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) CRC Control  <a href="#a1372d49e96da14318d9a00cf60163994">More...</a><br /></td></tr>
<tr class="separator:a1372d49e96da14318d9a00cf60163994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae1a17c500e6e778ef64f239379306f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samr21_2include_2instance_2dmac_8h.html#aae1a17c500e6e778ef64f239379306f4">REG_DMAC_CRCDATAIN</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41004804U)</td></tr>
<tr class="memdesc:aae1a17c500e6e778ef64f239379306f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) CRC Data Input  <a href="#aae1a17c500e6e778ef64f239379306f4">More...</a><br /></td></tr>
<tr class="separator:aae1a17c500e6e778ef64f239379306f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af683566d356110dbb8f3a3bb81dd0570"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samr21_2include_2instance_2dmac_8h.html#af683566d356110dbb8f3a3bb81dd0570">REG_DMAC_CRCCHKSUM</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41004808U)</td></tr>
<tr class="memdesc:af683566d356110dbb8f3a3bb81dd0570"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) CRC Checksum  <a href="#af683566d356110dbb8f3a3bb81dd0570">More...</a><br /></td></tr>
<tr class="separator:af683566d356110dbb8f3a3bb81dd0570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e6e408ad573fa1dff504ea3f1a7080c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samr21_2include_2instance_2dmac_8h.html#a8e6e408ad573fa1dff504ea3f1a7080c">REG_DMAC_CRCSTATUS</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x4100480CU)</td></tr>
<tr class="memdesc:a8e6e408ad573fa1dff504ea3f1a7080c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) CRC Status  <a href="#a8e6e408ad573fa1dff504ea3f1a7080c">More...</a><br /></td></tr>
<tr class="separator:a8e6e408ad573fa1dff504ea3f1a7080c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a762108bddf5367757aefe080c7fe2643"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samr21_2include_2instance_2dmac_8h.html#a762108bddf5367757aefe080c7fe2643">REG_DMAC_DBGCTRL</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x4100480DU)</td></tr>
<tr class="memdesc:a762108bddf5367757aefe080c7fe2643"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) Debug Control  <a href="#a762108bddf5367757aefe080c7fe2643">More...</a><br /></td></tr>
<tr class="separator:a762108bddf5367757aefe080c7fe2643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26bd54d2808cf623b2f5a9d4e79ea76f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samr21_2include_2instance_2dmac_8h.html#a26bd54d2808cf623b2f5a9d4e79ea76f">REG_DMAC_QOSCTRL</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x4100480EU)</td></tr>
<tr class="memdesc:a26bd54d2808cf623b2f5a9d4e79ea76f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) QOS Control  <a href="#a26bd54d2808cf623b2f5a9d4e79ea76f">More...</a><br /></td></tr>
<tr class="separator:a26bd54d2808cf623b2f5a9d4e79ea76f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a929785acdf7fa48187b09600c0cf7d3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samr21_2include_2instance_2dmac_8h.html#a929785acdf7fa48187b09600c0cf7d3b">REG_DMAC_SWTRIGCTRL</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41004810U)</td></tr>
<tr class="memdesc:a929785acdf7fa48187b09600c0cf7d3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) Software Trigger Control  <a href="#a929785acdf7fa48187b09600c0cf7d3b">More...</a><br /></td></tr>
<tr class="separator:a929785acdf7fa48187b09600c0cf7d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3cfe5d78ab9654adeaf801ca0761c2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samr21_2include_2instance_2dmac_8h.html#ab3cfe5d78ab9654adeaf801ca0761c2d">REG_DMAC_PRICTRL0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41004814U)</td></tr>
<tr class="memdesc:ab3cfe5d78ab9654adeaf801ca0761c2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) Priority Control 0  <a href="#ab3cfe5d78ab9654adeaf801ca0761c2d">More...</a><br /></td></tr>
<tr class="separator:ab3cfe5d78ab9654adeaf801ca0761c2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affe02fc253076a5d922bd3ae69f3b80b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samr21_2include_2instance_2dmac_8h.html#affe02fc253076a5d922bd3ae69f3b80b">REG_DMAC_INTPEND</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>*)0x41004820U)</td></tr>
<tr class="memdesc:affe02fc253076a5d922bd3ae69f3b80b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) Interrupt Pending  <a href="#affe02fc253076a5d922bd3ae69f3b80b">More...</a><br /></td></tr>
<tr class="separator:affe02fc253076a5d922bd3ae69f3b80b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fcddb6e682b73ea81433b5e05bac7b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samr21_2include_2instance_2dmac_8h.html#a1fcddb6e682b73ea81433b5e05bac7b6">REG_DMAC_INTSTATUS</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x41004824U)</td></tr>
<tr class="memdesc:a1fcddb6e682b73ea81433b5e05bac7b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) Interrupt Status  <a href="#a1fcddb6e682b73ea81433b5e05bac7b6">More...</a><br /></td></tr>
<tr class="separator:a1fcddb6e682b73ea81433b5e05bac7b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e0fafca25adbe8d643f2a6f338dc48e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samr21_2include_2instance_2dmac_8h.html#a8e0fafca25adbe8d643f2a6f338dc48e">REG_DMAC_BUSYCH</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x41004828U)</td></tr>
<tr class="memdesc:a8e0fafca25adbe8d643f2a6f338dc48e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) Busy Channels  <a href="#a8e0fafca25adbe8d643f2a6f338dc48e">More...</a><br /></td></tr>
<tr class="separator:a8e0fafca25adbe8d643f2a6f338dc48e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0edba9cf9c70e0b9f84243531bd7208a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samr21_2include_2instance_2dmac_8h.html#a0edba9cf9c70e0b9f84243531bd7208a">REG_DMAC_PENDCH</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x4100482CU)</td></tr>
<tr class="memdesc:a0edba9cf9c70e0b9f84243531bd7208a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) Pending Channels  <a href="#a0edba9cf9c70e0b9f84243531bd7208a">More...</a><br /></td></tr>
<tr class="separator:a0edba9cf9c70e0b9f84243531bd7208a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1ed98c7dc61675001e9e5a14f83c8e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samr21_2include_2instance_2dmac_8h.html#ad1ed98c7dc61675001e9e5a14f83c8e7">REG_DMAC_ACTIVE</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x41004830U)</td></tr>
<tr class="memdesc:ad1ed98c7dc61675001e9e5a14f83c8e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) Active Channel and Levels  <a href="#ad1ed98c7dc61675001e9e5a14f83c8e7">More...</a><br /></td></tr>
<tr class="separator:ad1ed98c7dc61675001e9e5a14f83c8e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab83eb3baa71007852b8aac15c37dbaa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samr21_2include_2instance_2dmac_8h.html#ab83eb3baa71007852b8aac15c37dbaa1">REG_DMAC_BASEADDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41004834U)</td></tr>
<tr class="memdesc:ab83eb3baa71007852b8aac15c37dbaa1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) Descriptor Memory Section Base Address  <a href="#ab83eb3baa71007852b8aac15c37dbaa1">More...</a><br /></td></tr>
<tr class="separator:ab83eb3baa71007852b8aac15c37dbaa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3573c7537ecdb9918920480d637ea25f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samr21_2include_2instance_2dmac_8h.html#a3573c7537ecdb9918920480d637ea25f">REG_DMAC_WRBADDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41004838U)</td></tr>
<tr class="memdesc:a3573c7537ecdb9918920480d637ea25f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) Write-Back Memory Section Base Address  <a href="#a3573c7537ecdb9918920480d637ea25f">More...</a><br /></td></tr>
<tr class="separator:a3573c7537ecdb9918920480d637ea25f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8565c8f0d3e1569eec7b2e2789c1d8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samr21_2include_2instance_2dmac_8h.html#ac8565c8f0d3e1569eec7b2e2789c1d8a">REG_DMAC_CHID</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x4100483FU)</td></tr>
<tr class="memdesc:ac8565c8f0d3e1569eec7b2e2789c1d8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) Channel ID  <a href="#ac8565c8f0d3e1569eec7b2e2789c1d8a">More...</a><br /></td></tr>
<tr class="separator:ac8565c8f0d3e1569eec7b2e2789c1d8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3db7c8e9514f6f1de6e05bda6e28be5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samr21_2include_2instance_2dmac_8h.html#a3db7c8e9514f6f1de6e05bda6e28be5f">REG_DMAC_CHCTRLA</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x41004840U)</td></tr>
<tr class="memdesc:a3db7c8e9514f6f1de6e05bda6e28be5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) Channel Control A  <a href="#a3db7c8e9514f6f1de6e05bda6e28be5f">More...</a><br /></td></tr>
<tr class="separator:a3db7c8e9514f6f1de6e05bda6e28be5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe99ff43fc44741ca0703614996642c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samr21_2include_2instance_2dmac_8h.html#afe99ff43fc44741ca0703614996642c4">REG_DMAC_CHCTRLB</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41004844U)</td></tr>
<tr class="memdesc:afe99ff43fc44741ca0703614996642c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) Channel Control B  <a href="#afe99ff43fc44741ca0703614996642c4">More...</a><br /></td></tr>
<tr class="separator:afe99ff43fc44741ca0703614996642c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b14f941f9d5d42f90b1a93065bbe615"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samr21_2include_2instance_2dmac_8h.html#a0b14f941f9d5d42f90b1a93065bbe615">REG_DMAC_CHINTENCLR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x4100484CU)</td></tr>
<tr class="memdesc:a0b14f941f9d5d42f90b1a93065bbe615"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) Channel Interrupt Enable Clear  <a href="#a0b14f941f9d5d42f90b1a93065bbe615">More...</a><br /></td></tr>
<tr class="separator:a0b14f941f9d5d42f90b1a93065bbe615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a918ac487ac1ed722ab9f0a3c371f6f89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samr21_2include_2instance_2dmac_8h.html#a918ac487ac1ed722ab9f0a3c371f6f89">REG_DMAC_CHINTENSET</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x4100484DU)</td></tr>
<tr class="memdesc:a918ac487ac1ed722ab9f0a3c371f6f89"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) Channel Interrupt Enable Set  <a href="#a918ac487ac1ed722ab9f0a3c371f6f89">More...</a><br /></td></tr>
<tr class="separator:a918ac487ac1ed722ab9f0a3c371f6f89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdc4ca84c9bb29a3fc116b0701ae0369"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samr21_2include_2instance_2dmac_8h.html#afdc4ca84c9bb29a3fc116b0701ae0369">REG_DMAC_CHINTFLAG</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x4100484EU)</td></tr>
<tr class="memdesc:afdc4ca84c9bb29a3fc116b0701ae0369"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) Channel Interrupt Flag Status and Clear  <a href="#afdc4ca84c9bb29a3fc116b0701ae0369">More...</a><br /></td></tr>
<tr class="separator:afdc4ca84c9bb29a3fc116b0701ae0369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2257279d4f12c6ccdf0743424331b3ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samr21_2include_2instance_2dmac_8h.html#a2257279d4f12c6ccdf0743424331b3ed">REG_DMAC_CHSTATUS</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> *)0x4100484FU)</td></tr>
<tr class="memdesc:a2257279d4f12c6ccdf0743424331b3ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) Channel Status  <a href="#a2257279d4f12c6ccdf0743424331b3ed">More...</a><br /></td></tr>
<tr class="separator:a2257279d4f12c6ccdf0743424331b3ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e93a207de1fa434f262783124252acb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samr21_2include_2instance_2dmac_8h.html#a0e93a207de1fa434f262783124252acb">DMAC_CH_BITS</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a0e93a207de1fa434f262783124252acb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade11822cddf9a0e802e0b682db3aa46c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samr21_2include_2instance_2dmac_8h.html#ade11822cddf9a0e802e0b682db3aa46c">DMAC_CH_NUM</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ade11822cddf9a0e802e0b682db3aa46c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a444fdc03c0f28fb3bfb69b2ed08fc2ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samr21_2include_2instance_2dmac_8h.html#a444fdc03c0f28fb3bfb69b2ed08fc2ab">DMAC_CLK_AHB_ID</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a444fdc03c0f28fb3bfb69b2ed08fc2ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada99bcab97299ac1de783300eb5208f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samr21_2include_2instance_2dmac_8h.html#ada99bcab97299ac1de783300eb5208f6">DMAC_EVIN_NUM</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ada99bcab97299ac1de783300eb5208f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa66315110f2acc89d9ba40c7993fab9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samr21_2include_2instance_2dmac_8h.html#aa66315110f2acc89d9ba40c7993fab9f">DMAC_EVOUT_NUM</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:aa66315110f2acc89d9ba40c7993fab9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02dea64f357a290b2e1631050646c615"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samr21_2include_2instance_2dmac_8h.html#a02dea64f357a290b2e1631050646c615">DMAC_LVL_BITS</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a02dea64f357a290b2e1631050646c615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b9fc9815bb91dc84d0db567a7dd64cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samr21_2include_2instance_2dmac_8h.html#a7b9fc9815bb91dc84d0db567a7dd64cb">DMAC_LVL_NUM</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a7b9fc9815bb91dc84d0db567a7dd64cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aece2afc0b93585d225d07db21716df1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samr21_2include_2instance_2dmac_8h.html#aece2afc0b93585d225d07db21716df1a">DMAC_TRIG_BITS</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:aece2afc0b93585d225d07db21716df1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4970c3fcb0da9b536366734676c1925b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samr21_2include_2instance_2dmac_8h.html#a4970c3fcb0da9b536366734676c1925b">DMAC_TRIG_NUM</a>&#160;&#160;&#160;45</td></tr>
<tr class="separator:a4970c3fcb0da9b536366734676c1925b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Instance description for DMAC. </p>
<p>Copyright (c) 2014 Atmel Corporation. All rights reserved.</p>

<p class="definition">Definition in file <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html">dmac.h</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a0e93a207de1fa434f262783124252acb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e93a207de1fa434f262783124252acb">&#9670;&nbsp;</a></span>DMAC_CH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_CH_BITS&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html#l00102">102</a> of file <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="ade11822cddf9a0e802e0b682db3aa46c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade11822cddf9a0e802e0b682db3aa46c">&#9670;&nbsp;</a></span>DMAC_CH_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_CH_NUM&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html#l00103">103</a> of file <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="a444fdc03c0f28fb3bfb69b2ed08fc2ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a444fdc03c0f28fb3bfb69b2ed08fc2ab">&#9670;&nbsp;</a></span>DMAC_CLK_AHB_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_CLK_AHB_ID&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html#l00104">104</a> of file <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="ada99bcab97299ac1de783300eb5208f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada99bcab97299ac1de783300eb5208f6">&#9670;&nbsp;</a></span>DMAC_EVIN_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_EVIN_NUM&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html#l00105">105</a> of file <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="aa66315110f2acc89d9ba40c7993fab9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa66315110f2acc89d9ba40c7993fab9f">&#9670;&nbsp;</a></span>DMAC_EVOUT_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_EVOUT_NUM&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html#l00106">106</a> of file <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="a02dea64f357a290b2e1631050646c615"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02dea64f357a290b2e1631050646c615">&#9670;&nbsp;</a></span>DMAC_LVL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_LVL_BITS&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html#l00107">107</a> of file <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="a7b9fc9815bb91dc84d0db567a7dd64cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b9fc9815bb91dc84d0db567a7dd64cb">&#9670;&nbsp;</a></span>DMAC_LVL_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_LVL_NUM&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html#l00108">108</a> of file <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="aece2afc0b93585d225d07db21716df1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aece2afc0b93585d225d07db21716df1a">&#9670;&nbsp;</a></span>DMAC_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_TRIG_BITS&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html#l00109">109</a> of file <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="a4970c3fcb0da9b536366734676c1925b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4970c3fcb0da9b536366734676c1925b">&#9670;&nbsp;</a></span>DMAC_TRIG_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_TRIG_NUM&#160;&#160;&#160;45</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html#l00110">110</a> of file <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="ad1ed98c7dc61675001e9e5a14f83c8e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1ed98c7dc61675001e9e5a14f83c8e7">&#9670;&nbsp;</a></span>REG_DMAC_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_ACTIVE&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x41004830U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) Active Channel and Levels </p>

<p class="definition">Definition at line <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html#l00089">89</a> of file <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="ab83eb3baa71007852b8aac15c37dbaa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab83eb3baa71007852b8aac15c37dbaa1">&#9670;&nbsp;</a></span>REG_DMAC_BASEADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_BASEADDR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41004834U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) Descriptor Memory Section Base Address </p>

<p class="definition">Definition at line <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html#l00090">90</a> of file <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="a8e0fafca25adbe8d643f2a6f338dc48e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e0fafca25adbe8d643f2a6f338dc48e">&#9670;&nbsp;</a></span>REG_DMAC_BUSYCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_BUSYCH&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x41004828U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) Busy Channels </p>

<p class="definition">Definition at line <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html#l00087">87</a> of file <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="a3db7c8e9514f6f1de6e05bda6e28be5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3db7c8e9514f6f1de6e05bda6e28be5f">&#9670;&nbsp;</a></span>REG_DMAC_CHCTRLA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_CHCTRLA&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x41004840U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) Channel Control A </p>

<p class="definition">Definition at line <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html#l00093">93</a> of file <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="afe99ff43fc44741ca0703614996642c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe99ff43fc44741ca0703614996642c4">&#9670;&nbsp;</a></span>REG_DMAC_CHCTRLB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_CHCTRLB&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41004844U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) Channel Control B </p>

<p class="definition">Definition at line <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html#l00094">94</a> of file <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="ac8565c8f0d3e1569eec7b2e2789c1d8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8565c8f0d3e1569eec7b2e2789c1d8a">&#9670;&nbsp;</a></span>REG_DMAC_CHID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_CHID&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x4100483FU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) Channel ID </p>

<p class="definition">Definition at line <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html#l00092">92</a> of file <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="a0b14f941f9d5d42f90b1a93065bbe615"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b14f941f9d5d42f90b1a93065bbe615">&#9670;&nbsp;</a></span>REG_DMAC_CHINTENCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_CHINTENCLR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x4100484CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) Channel Interrupt Enable Clear </p>

<p class="definition">Definition at line <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html#l00095">95</a> of file <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="a918ac487ac1ed722ab9f0a3c371f6f89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a918ac487ac1ed722ab9f0a3c371f6f89">&#9670;&nbsp;</a></span>REG_DMAC_CHINTENSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_CHINTENSET&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x4100484DU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) Channel Interrupt Enable Set </p>

<p class="definition">Definition at line <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html#l00096">96</a> of file <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="afdc4ca84c9bb29a3fc116b0701ae0369"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdc4ca84c9bb29a3fc116b0701ae0369">&#9670;&nbsp;</a></span>REG_DMAC_CHINTFLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_CHINTFLAG&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x4100484EU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) Channel Interrupt Flag Status and Clear </p>

<p class="definition">Definition at line <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html#l00097">97</a> of file <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="a2257279d4f12c6ccdf0743424331b3ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2257279d4f12c6ccdf0743424331b3ed">&#9670;&nbsp;</a></span>REG_DMAC_CHSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_CHSTATUS&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> *)0x4100484FU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) Channel Status </p>

<p class="definition">Definition at line <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html#l00098">98</a> of file <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="af683566d356110dbb8f3a3bb81dd0570"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af683566d356110dbb8f3a3bb81dd0570">&#9670;&nbsp;</a></span>REG_DMAC_CRCCHKSUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_CRCCHKSUM&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41004808U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) CRC Checksum </p>

<p class="definition">Definition at line <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html#l00079">79</a> of file <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="a1372d49e96da14318d9a00cf60163994"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1372d49e96da14318d9a00cf60163994">&#9670;&nbsp;</a></span>REG_DMAC_CRCCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_CRCCTRL&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>*)0x41004802U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) CRC Control </p>

<p class="definition">Definition at line <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html#l00077">77</a> of file <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="aae1a17c500e6e778ef64f239379306f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae1a17c500e6e778ef64f239379306f4">&#9670;&nbsp;</a></span>REG_DMAC_CRCDATAIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_CRCDATAIN&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41004804U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) CRC Data Input </p>

<p class="definition">Definition at line <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html#l00078">78</a> of file <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="a8e6e408ad573fa1dff504ea3f1a7080c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e6e408ad573fa1dff504ea3f1a7080c">&#9670;&nbsp;</a></span>REG_DMAC_CRCSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_CRCSTATUS&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x4100480CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) CRC Status </p>

<p class="definition">Definition at line <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html#l00080">80</a> of file <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="a719f34193672dd9a2c9fffbb6dfdea9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a719f34193672dd9a2c9fffbb6dfdea9d">&#9670;&nbsp;</a></span>REG_DMAC_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_CTRL&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>*)0x41004800U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) Control </p>
<p>Support and FAQ: visit <a href="http://www.atmel.com/design-support/">Atmel Support</a> </p>

<p class="definition">Definition at line <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html#l00076">76</a> of file <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="a762108bddf5367757aefe080c7fe2643"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a762108bddf5367757aefe080c7fe2643">&#9670;&nbsp;</a></span>REG_DMAC_DBGCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_DBGCTRL&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x4100480DU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) Debug Control </p>

<p class="definition">Definition at line <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html#l00081">81</a> of file <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="affe02fc253076a5d922bd3ae69f3b80b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affe02fc253076a5d922bd3ae69f3b80b">&#9670;&nbsp;</a></span>REG_DMAC_INTPEND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_INTPEND&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>*)0x41004820U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) Interrupt Pending </p>

<p class="definition">Definition at line <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html#l00085">85</a> of file <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="a1fcddb6e682b73ea81433b5e05bac7b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fcddb6e682b73ea81433b5e05bac7b6">&#9670;&nbsp;</a></span>REG_DMAC_INTSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_INTSTATUS&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x41004824U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) Interrupt Status </p>

<p class="definition">Definition at line <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html#l00086">86</a> of file <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="a0edba9cf9c70e0b9f84243531bd7208a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0edba9cf9c70e0b9f84243531bd7208a">&#9670;&nbsp;</a></span>REG_DMAC_PENDCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_PENDCH&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x4100482CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) Pending Channels </p>

<p class="definition">Definition at line <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html#l00088">88</a> of file <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="ab3cfe5d78ab9654adeaf801ca0761c2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3cfe5d78ab9654adeaf801ca0761c2d">&#9670;&nbsp;</a></span>REG_DMAC_PRICTRL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_PRICTRL0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41004814U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) Priority Control 0 </p>

<p class="definition">Definition at line <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html#l00084">84</a> of file <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="a26bd54d2808cf623b2f5a9d4e79ea76f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26bd54d2808cf623b2f5a9d4e79ea76f">&#9670;&nbsp;</a></span>REG_DMAC_QOSCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_QOSCTRL&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x4100480EU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) QOS Control </p>

<p class="definition">Definition at line <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html#l00082">82</a> of file <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="a929785acdf7fa48187b09600c0cf7d3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a929785acdf7fa48187b09600c0cf7d3b">&#9670;&nbsp;</a></span>REG_DMAC_SWTRIGCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_SWTRIGCTRL&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41004810U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) Software Trigger Control </p>

<p class="definition">Definition at line <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html#l00083">83</a> of file <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
<a id="a3573c7537ecdb9918920480d637ea25f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3573c7537ecdb9918920480d637ea25f">&#9670;&nbsp;</a></span>REG_DMAC_WRBADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_WRBADDR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41004838U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) Write-Back Memory Section Base Address </p>

<p class="definition">Definition at line <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html#l00091">91</a> of file <a class="el" href="samr21_2include_2instance_2dmac_8h_source.html">dmac.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:16 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
