# Basic_Verilog_Projects
 
