# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../VHDL/buttonInterface.vhd" \
"../../../../../VHDL/clockGenerator.vhd" \
"../../../../../VHDL/input.vhd" \
"../../../../../VHDL/transmitter.vhd" \
"../../../../../VHDL/inut_tb.vhd" \

# Do not sort compile order
nosort
