
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032621                       # Number of seconds simulated
sim_ticks                                 32621437122                       # Number of ticks simulated
final_tick                               604124360241                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 131964                       # Simulator instruction rate (inst/s)
host_op_rate                                   170186                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1247542                       # Simulator tick rate (ticks/s)
host_mem_usage                               16906692                       # Number of bytes of host memory used
host_seconds                                 26148.58                       # Real time elapsed on the host
sim_insts                                  3450675635                       # Number of instructions simulated
sim_ops                                    4450127312                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1707520                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1092224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1705216                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4509952                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1492096                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1492096                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13340                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8533                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        13322                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 35234                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11657                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11657                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        58857                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     52343494                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51009                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     33481787                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        43162                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     52272866                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               138251175                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        58857                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51009                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        43162                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             153028                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          45739738                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               45739738                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          45739738                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        58857                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     52343494                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51009                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     33481787                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        43162                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     52272866                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              183990913                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                78228867                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28436191                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24865939                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1801103                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14168896                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13678109                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2045832                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56844                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33524809                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158202002                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28436191                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15723941                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32571970                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8848838                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3836569                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           32                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16527745                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       715872                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     76970851                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.366212                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.171496                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44398881     57.68%     57.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1614527      2.10%     59.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2955724      3.84%     63.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2766204      3.59%     67.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4559312      5.92%     73.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4745862      6.17%     79.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1128091      1.47%     80.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          848303      1.10%     81.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13953947     18.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     76970851                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363500                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.022297                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34581363                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3708764                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31522324                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       126111                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7032279                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3094106                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5205                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     177023061                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1380                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7032279                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36035884                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1284478                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       423957                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30180800                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2013444                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172351935                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           27                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        690846                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       810650                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228820406                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784502028                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784502028                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79924125                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20313                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9936                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5391219                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26512684                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5762796                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        97417                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1785832                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163128336                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19858                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137691107                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       182653                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48958317                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134375737                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     76970851                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.788873                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841646                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26620384     34.59%     34.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14416401     18.73%     53.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12446805     16.17%     69.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7680637      9.98%     79.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8047830     10.46%     89.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4728216      6.14%     96.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2090682      2.72%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556475      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       383421      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     76970851                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         542336     66.20%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175645     21.44%     87.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       101288     12.36%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    108000454     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085463      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23692574     17.21%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4902695      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137691107                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.760106                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             819269                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005950                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353354982                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212106941                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133196168                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138510376                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       338737                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7582607                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          744                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          430                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1409438                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7032279                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         698607                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        58636                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163148198                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       188859                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26512684                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5762796                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9936                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30856                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          211                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          430                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       957577                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1063418                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2020995                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135115860                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22771480                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2575242                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27553827                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20419178                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4782347                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.727187                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133345327                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133196168                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81842682                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199755488                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.702647                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409714                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49537170                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1805858                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     69938572                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.624448                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.320182                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32126479     45.94%     45.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14850333     21.23%     67.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8311489     11.88%     79.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2814863      4.02%     83.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2692526      3.85%     86.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1115109      1.59%     88.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2999509      4.29%     92.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       875126      1.25%     94.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4153138      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     69938572                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4153138                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           228934193                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333335642                       # The number of ROB writes
system.switch_cpus0.timesIdled                  29513                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1258016                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.782289                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.782289                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.278301                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.278301                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624998421                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174579535                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182441544                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                78228867                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28530204                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     23209437                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1907439                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12103264                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11248967                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2934082                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        84012                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31557306                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             155823754                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28530204                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14183049                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             32735993                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9788329                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4904348                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15419930                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       756703                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     77046269                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.491313                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.299474                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        44310276     57.51%     57.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1760330      2.28%     59.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2290689      2.97%     62.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3472682      4.51%     67.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3370972      4.38%     71.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2562626      3.33%     74.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1524680      1.98%     76.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2290603      2.97%     79.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15463411     20.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     77046269                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364702                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.991896                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32606024                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4797284                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         31548396                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       246174                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7848389                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4836716                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          255                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     186400171                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1282                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7848389                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34323904                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         952231                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1332185                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30036449                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2553109                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     180979498                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          688                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1104846                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       801344                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents            5                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    252145934                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    842843778                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    842843778                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    156777946                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        95367983                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38280                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21556                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7214971                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16775878                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8891466                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       172954                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2838000                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         168225365                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36393                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135514961                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       252458                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     54724384                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    166351963                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5781                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     77046269                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.758878                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897880                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26733563     34.70%     34.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16947953     22.00%     56.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10924247     14.18%     70.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7465936      9.69%     80.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6995355      9.08%     89.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3727516      4.84%     94.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2744318      3.56%     98.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       823250      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       684131      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     77046269                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         665003     69.13%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             6      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        136633     14.20%     83.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       160305     16.66%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112762294     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1914980      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15305      0.01%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13375245      9.87%     94.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7447137      5.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135514961                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.732288                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             961947                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007098                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    349290596                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    222986908                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    131703336                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136476908                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       457597                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6430220                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1930                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          800                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2260742                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          119                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7848389                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         563426                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        90640                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    168261758                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1101950                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16775878                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8891466                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21087                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         68752                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          800                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1167708                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1073350                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2241058                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    132911374                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12589884                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2603587                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19867732                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18616297                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7277848                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.699007                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             131737901                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            131703336                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         84606607                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        237599694                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.683564                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356089                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     91818888                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    112848884                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     55413129                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        30612                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1938794                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     69197880                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.630814                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.153479                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26633933     38.49%     38.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     19905420     28.77%     67.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7334829     10.60%     77.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4198277      6.07%     83.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3501528      5.06%     88.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1715219      2.48%     91.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1719423      2.48%     93.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       733778      1.06%     95.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3455473      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     69197880                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     91818888                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     112848884                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16976382                       # Number of memory references committed
system.switch_cpus1.commit.loads             10345658                       # Number of loads committed
system.switch_cpus1.commit.membars              15306                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16185844                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        101717248                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2302633                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3455473                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           234004420                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          344376570                       # The number of ROB writes
system.switch_cpus1.timesIdled                  30816                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1182598                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           91818888                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            112848884                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     91818888                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.851991                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.851991                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.173721                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.173721                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       598108488                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      181893782                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      172180653                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         30612                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                78228867                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        28383878                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     23283808                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1848184                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12150062                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11089988                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2891386                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        79707                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     29364299                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             156105401                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           28383878                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     13981374                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             33536183                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        9917560                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6051844                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14365191                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       739572                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     76991867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.491221                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.334395                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        43455684     56.44%     56.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3337952      4.34%     60.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2922515      3.80%     64.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3152691      4.09%     68.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2780849      3.61%     72.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1437113      1.87%     74.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          944756      1.23%     75.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2497240      3.24%     78.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        16463067     21.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     76991867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.362831                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.995496                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        30880109                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5674448                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         31908468                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       495312                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8033524                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4647997                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5991                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     185113032                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        47312                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8033524                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        32415379                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        2508037                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       707995                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         30840423                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2486504                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     178820072                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        14658                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1542696                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       691174                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents           74                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    248247127                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    833989097                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    833989097                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    154100989                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        94146084                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        30577                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        15915                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          6636978                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17669586                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9221254                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       222554                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2865786                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         168601536                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        30562                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        135519655                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       260764                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     55892568                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    170803708                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1238                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     76991867                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.760181                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.909520                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     27299070     35.46%     35.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16355182     21.24%     56.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10945983     14.22%     70.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7010611      9.11%     80.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6930021      9.00%     89.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4067233      5.28%     94.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3100478      4.03%     98.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       684755      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       598534      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     76991867                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         992371     69.70%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            36      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        186795     13.12%     82.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       244663     17.18%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    111396705     82.20%     82.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1848830      1.36%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        14662      0.01%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14492138     10.69%     94.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7767320      5.73%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     135519655                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.732348                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1423865                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.010507                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    349715805                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    224525598                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    131716913                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     136943520                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       240311                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6434672                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          484                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          953                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2095201                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          551                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8033524                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1791038                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       148696                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    168632103                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       289259                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17669586                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9221254                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        15900                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        107950                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         7100                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          953                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1133102                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1032569                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2165671                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    133154621                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13620763                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2365033                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21165720                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18862448                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7544957                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.702116                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             131852980                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            131716913                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         85907182                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        239784698                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.683738                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.358268                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     91648771                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    112184001                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     56450951                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        29324                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1871421                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     68958343                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.626837                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.172220                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     27450070     39.81%     39.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     18730274     27.16%     66.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7671224     11.12%     78.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3932773      5.70%     83.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3370665      4.89%     88.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1670638      2.42%     91.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1827766      2.65%     93.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       928950      1.35%     95.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3375983      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     68958343                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     91648771                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     112184001                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18360959                       # Number of memory references committed
system.switch_cpus2.commit.loads             11234909                       # Number of loads committed
system.switch_cpus2.commit.membars              14662                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16099499                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        100932560                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2208411                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3375983                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           234217312                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          345311140                       # The number of ROB writes
system.switch_cpus2.timesIdled                  38899                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1237000                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           91648771                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            112184001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     91648771                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.853572                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.853572                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.171547                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.171547                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       601409542                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      180577111                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      173730400                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         29324                       # number of misc regfile writes
system.l2.replacements                          35235                       # number of replacements
system.l2.tagsinuse                      32767.989774                       # Cycle average of tags in use
system.l2.total_refs                          1322682                       # Total number of references to valid blocks.
system.l2.sampled_refs                          68003                       # Sample count of references to valid blocks.
system.l2.avg_refs                          19.450348                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           584.591021                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.820954                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5784.609898                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.222502                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3719.779480                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      7.768545                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   6072.366821                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5443.367362                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4770.287431                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           6365.175758                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.017840                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000330                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.176532                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000281                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.113519                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000237                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.185314                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.166118                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.145578                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.194250                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        36201                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        39227                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        74217                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  149645                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            48176                       # number of Writeback hits
system.l2.Writeback_hits::total                 48176                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        36201                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        39227                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        74217                       # number of demand (read+write) hits
system.l2.demand_hits::total                   149645                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        36201                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        39227                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        74217                       # number of overall hits
system.l2.overall_hits::total                  149645                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        13340                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         8532                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        13322                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 35233                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        13340                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         8533                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        13322                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35234                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        13340                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         8533                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        13322                       # number of overall misses
system.l2.overall_misses::total                 35234                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       783147                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    827072763                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       707958                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    515892458                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       631413                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    825026561                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2170114300                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data        49819                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         49819                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       783147                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    827072763                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       707958                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    515942277                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       631413                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    825026561                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2170164119                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       783147                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    827072763                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       707958                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    515942277                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       631413                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    825026561                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2170164119                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49541                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        47759                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        87539                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              184878                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        48176                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             48176                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 1                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49541                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        47760                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        87539                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               184879                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49541                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        47760                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        87539                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              184879                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.269272                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.178647                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.152184                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.190574                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.269272                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.178664                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.152184                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.190579                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.269272                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.178664                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.152184                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.190579                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 52209.800000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61999.457496                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 54458.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 60465.595171                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 57401.181818                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 61929.632262                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 61593.230778                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data        49819                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        49819                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 52209.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61999.457496                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 54458.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 60464.347475                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 57401.181818                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 61929.632262                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61592.896606                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 52209.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61999.457496                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 54458.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 60464.347475                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 57401.181818                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 61929.632262                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61592.896606                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11657                       # number of writebacks
system.l2.writebacks::total                     11657                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        13340                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         8532                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        13322                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            35233                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        13340                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         8533                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        13322                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35234                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        13340                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         8533                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        13322                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35234                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       697926                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    749772315                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       631727                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    466249080                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       570077                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    748438040                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1966359165                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data        43620                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        43620                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       697926                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    749772315                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       631727                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    466292700                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       570077                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    748438040                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1966402785                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       697926                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    749772315                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       631727                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    466292700                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       570077                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    748438040                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1966402785                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.269272                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.178647                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.152184                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.190574                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.269272                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.178664                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.152184                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.190579                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.269272                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.178664                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.152184                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.190579                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 46528.400000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56204.821214                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 48594.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 54647.102672                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 51825.181818                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 56180.606516                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 55810.154259                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        43620                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        43620                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 46528.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 56204.821214                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 48594.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 54645.810383                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 51825.181818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 56180.606516                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 55809.808282                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 46528.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 56204.821214                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 48594.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 54645.810383                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 51825.181818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 56180.606516                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55809.808282                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.991769                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016559840                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875571.660517                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.991769                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024025                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868577                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16527726                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16527726                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16527726                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16527726                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16527726                       # number of overall hits
system.cpu0.icache.overall_hits::total       16527726                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       978198                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       978198                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       978198                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       978198                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       978198                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       978198                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16527745                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16527745                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16527745                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16527745                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16527745                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16527745                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 51484.105263                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51484.105263                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 51484.105263                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51484.105263                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 51484.105263                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51484.105263                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       801104                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       801104                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       801104                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       801104                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       801104                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       801104                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 53406.933333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53406.933333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 53406.933333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53406.933333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 53406.933333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53406.933333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49541                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246455564                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49797                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4949.205053                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.913100                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.086900                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.827786                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.172214                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20672796                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20672796                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9938                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9938                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25006288                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25006288                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25006288                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25006288                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       156680                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       156680                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       156680                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        156680                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       156680                       # number of overall misses
system.cpu0.dcache.overall_misses::total       156680                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6979610154                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6979610154                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   6979610154                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6979610154                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   6979610154                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6979610154                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20829476                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20829476                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25162968                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25162968                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25162968                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25162968                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007522                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007522                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006227                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006227                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006227                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006227                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 44546.911884                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 44546.911884                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 44546.911884                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 44546.911884                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 44546.911884                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 44546.911884                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10323                       # number of writebacks
system.cpu0.dcache.writebacks::total            10323                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       107139                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       107139                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       107139                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       107139                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       107139                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       107139                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49541                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49541                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49541                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49541                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49541                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49541                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1141775651                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1141775651                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1141775651                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1141775651                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1141775651                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1141775651                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002378                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002378                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001969                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001969                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001969                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001969                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 23047.085263                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23047.085263                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 23047.085263                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23047.085263                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 23047.085263                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23047.085263                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996998                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100473107                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2218695.780242                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996998                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15419912                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15419912                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15419912                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15419912                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15419912                       # number of overall hits
system.cpu1.icache.overall_hits::total       15419912                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       989698                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       989698                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       989698                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       989698                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       989698                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       989698                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15419930                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15419930                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15419930                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15419930                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15419930                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15419930                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 54983.222222                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 54983.222222                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 54983.222222                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 54983.222222                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 54983.222222                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 54983.222222                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       720958                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       720958                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       720958                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       720958                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       720958                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       720958                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 55458.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 55458.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 55458.307692                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 55458.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 55458.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 55458.307692                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 47760                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               185289744                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 48016                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3858.916694                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.552553                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.447447                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912315                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087685                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9580301                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9580301                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6596744                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6596744                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16214                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16214                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15306                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15306                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16177045                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16177045                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16177045                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16177045                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       122262                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       122262                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2489                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2489                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       124751                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        124751                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       124751                       # number of overall misses
system.cpu1.dcache.overall_misses::total       124751                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4374952922                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4374952922                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    158347269                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    158347269                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4533300191                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4533300191                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4533300191                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4533300191                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9702563                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9702563                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6599233                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6599233                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16214                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16214                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15306                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15306                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16301796                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16301796                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16301796                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16301796                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012601                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012601                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000377                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000377                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007653                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007653                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007653                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007653                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 35783.423484                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35783.423484                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 63618.830454                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 63618.830454                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 36338.788394                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 36338.788394                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 36338.788394                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 36338.788394                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       451428                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 34725.230769                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21882                       # number of writebacks
system.cpu1.dcache.writebacks::total            21882                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        74503                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        74503                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2488                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2488                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        76991                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        76991                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        76991                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        76991                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        47759                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47759                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        47760                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        47760                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        47760                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        47760                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    887434840                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    887434840                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data        50819                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total        50819                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    887485659                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    887485659                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    887485659                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    887485659                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004922                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004922                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002930                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002930                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002930                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002930                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 18581.520551                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18581.520551                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        50819                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        50819                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 18582.195540                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18582.195540                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 18582.195540                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18582.195540                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               550.997171                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1096535229                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1990082.085299                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    10.997171                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.017624                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.883008                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14365178                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14365178                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14365178                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14365178                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14365178                       # number of overall hits
system.cpu2.icache.overall_hits::total       14365178                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.cpu2.icache.overall_misses::total           13                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       811195                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       811195                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       811195                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       811195                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       811195                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       811195                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14365191                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14365191                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14365191                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14365191                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14365191                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14365191                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 62399.615385                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 62399.615385                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 62399.615385                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 62399.615385                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 62399.615385                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 62399.615385                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       645763                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       645763                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       645763                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       645763                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       645763                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       645763                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 58705.727273                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 58705.727273                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 58705.727273                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 58705.727273                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 58705.727273                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 58705.727273                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 87539                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               203468494                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 87795                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2317.540794                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.390831                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.609169                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.915589                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.084411                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10727418                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10727418                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7096595                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7096595                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        15313                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        15313                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        14662                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        14662                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17824013                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17824013                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17824013                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17824013                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       325250                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       325250                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           25                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       325275                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        325275                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       325275                       # number of overall misses
system.cpu2.dcache.overall_misses::total       325275                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   9598099420                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9598099420                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1223810                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1223810                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   9599323230                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   9599323230                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   9599323230                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   9599323230                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11052668                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11052668                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7096620                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7096620                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        15313                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        15313                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        14662                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        14662                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18149288                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18149288                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18149288                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18149288                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.029427                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.029427                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000004                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000004                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.017922                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.017922                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.017922                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.017922                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 29509.913666                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 29509.913666                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 48952.400000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 48952.400000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 29511.407978                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 29511.407978                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 29511.407978                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 29511.407978                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        15971                       # number of writebacks
system.cpu2.dcache.writebacks::total            15971                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       237711                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       237711                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           25                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           25                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       237736                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       237736                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       237736                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       237736                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        87539                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        87539                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        87539                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        87539                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        87539                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        87539                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1533375503                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1533375503                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1533375503                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1533375503                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1533375503                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1533375503                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007920                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007920                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004823                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004823                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004823                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004823                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 17516.484116                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 17516.484116                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 17516.484116                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 17516.484116                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 17516.484116                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 17516.484116                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
