Simulator report for Project
Mon Mar 04 23:37:51 2013
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 143 nodes    ;
; Simulation Coverage         ;      11.92 % ;
; Total Number of Transitions ; 243          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; RON.vwf    ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      11.92 % ;
; Total nodes checked                                 ; 143          ;
; Total output ports checked                          ; 151          ;
; Total output ports with complete 1/0-value coverage ; 18           ;
; Total output ports with no 1/0-value coverage       ; 108          ;
; Total output ports with no 1-value coverage         ; 123          ;
; Total output ports with no 0-value coverage         ; 118          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                            ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------------+
; Node Name                                                        ; Output Port Name                                                 ; Output Port Type ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------------+
; |RON|AX[3]                                                       ; |RON|AX[3]                                                       ; pin_out          ;
; |RON|inst22                                                      ; |RON|inst22                                                      ; out0             ;
; |RON|WRITE                                                       ; |RON|WRITE                                                       ; out              ;
; |RON|inst                                                        ; |RON|inst                                                        ; out0             ;
; |RON|inst10                                                      ; |RON|inst10                                                      ; out0             ;
; |RON|CLK                                                         ; |RON|CLK                                                         ; out              ;
; |RON|inst5                                                       ; |RON|inst5                                                       ; out0             ;
; |RON|inst1                                                       ; |RON|inst1                                                       ; out0             ;
; |RON|DATA[3]                                                     ; |RON|DATA[3]                                                     ; out              ;
; |RON|DATA[3]                                                     ; |RON|DATA[3]~result                                              ; pin_out          ;
; |RON|DATA[0]                                                     ; |RON|DATA[0]                                                     ; out              ;
; |RON|DATA~4                                                      ; |RON|DATA~4                                                      ; out0             ;
; |RON|lpm_bustri_8:inst14|lpm_bustri:lpm_bustri_component|dout[3] ; |RON|lpm_bustri_8:inst14|lpm_bustri:lpm_bustri_component|dout[3] ; out              ;
; |RON|lpm_bustri_8:inst14|lpm_bustri:lpm_bustri_component|dout[0] ; |RON|lpm_bustri_8:inst14|lpm_bustri:lpm_bustri_component|dout[0] ; out              ;
; |RON|lpm_bustri_8:inst14|lpm_bustri:lpm_bustri_component|din[3]  ; |RON|lpm_bustri_8:inst14|lpm_bustri:lpm_bustri_component|din[3]  ; out              ;
; |RON|lpm_bustri_8:inst14|lpm_bustri:lpm_bustri_component|din[1]  ; |RON|lpm_bustri_8:inst14|lpm_bustri:lpm_bustri_component|din[1]  ; out              ;
; |RON|lpm_bustri_8:inst14|lpm_bustri:lpm_bustri_component|din[0]  ; |RON|lpm_bustri_8:inst14|lpm_bustri:lpm_bustri_component|din[0]  ; out              ;
; |RON|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3]             ; |RON|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3]             ; regout           ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                               ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------------+
; Node Name                                                        ; Output Port Name                                                 ; Output Port Type ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------------+
; |RON|AX[7]                                                       ; |RON|AX[7]                                                       ; pin_out          ;
; |RON|AX[6]                                                       ; |RON|AX[6]                                                       ; pin_out          ;
; |RON|AX[5]                                                       ; |RON|AX[5]                                                       ; pin_out          ;
; |RON|AX[4]                                                       ; |RON|AX[4]                                                       ; pin_out          ;
; |RON|AX[2]                                                       ; |RON|AX[2]                                                       ; pin_out          ;
; |RON|REG_NUM[3]                                                  ; |RON|REG_NUM[3]                                                  ; out              ;
; |RON|REG_NUM[2]                                                  ; |RON|REG_NUM[2]                                                  ; out              ;
; |RON|REG_NUM[1]                                                  ; |RON|REG_NUM[1]                                                  ; out              ;
; |RON|REG_NUM[0]                                                  ; |RON|REG_NUM[0]                                                  ; out              ;
; |RON|DATA[7]                                                     ; |RON|DATA[7]                                                     ; out              ;
; |RON|DATA[7]                                                     ; |RON|DATA[7]~result                                              ; pin_out          ;
; |RON|DATA[6]                                                     ; |RON|DATA[6]                                                     ; out              ;
; |RON|DATA[6]                                                     ; |RON|DATA[6]~result                                              ; pin_out          ;
; |RON|DATA[5]                                                     ; |RON|DATA[5]                                                     ; out              ;
; |RON|DATA[5]                                                     ; |RON|DATA[5]~result                                              ; pin_out          ;
; |RON|DATA[4]                                                     ; |RON|DATA[4]                                                     ; out              ;
; |RON|DATA[4]                                                     ; |RON|DATA[4]~result                                              ; pin_out          ;
; |RON|DATA[2]                                                     ; |RON|DATA[2]                                                     ; out              ;
; |RON|DATA[2]                                                     ; |RON|DATA[2]~result                                              ; pin_out          ;
; |RON|DATA~0                                                      ; |RON|DATA~0                                                      ; out0             ;
; |RON|DATA~1                                                      ; |RON|DATA~1                                                      ; out0             ;
; |RON|DATA~2                                                      ; |RON|DATA~2                                                      ; out0             ;
; |RON|DATA~3                                                      ; |RON|DATA~3                                                      ; out0             ;
; |RON|DATA~5                                                      ; |RON|DATA~5                                                      ; out0             ;
; |RON|inst8                                                       ; |RON|inst8                                                       ; out0             ;
; |RON|inst4                                                       ; |RON|inst4                                                       ; out0             ;
; |RON|inst28                                                      ; |RON|inst28                                                      ; out0             ;
; |RON|inst25                                                      ; |RON|inst25                                                      ; out0             ;
; |RON|inst7                                                       ; |RON|inst7                                                       ; out0             ;
; |RON|inst3                                                       ; |RON|inst3                                                       ; out0             ;
; |RON|inst27                                                      ; |RON|inst27                                                      ; out0             ;
; |RON|inst24                                                      ; |RON|inst24                                                      ; out0             ;
; |RON|inst6                                                       ; |RON|inst6                                                       ; out0             ;
; |RON|inst2                                                       ; |RON|inst2                                                       ; out0             ;
; |RON|inst26                                                      ; |RON|inst26                                                      ; out0             ;
; |RON|inst23                                                      ; |RON|inst23                                                      ; out0             ;
; |RON|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7]             ; |RON|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7]             ; regout           ;
; |RON|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6]             ; |RON|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6]             ; regout           ;
; |RON|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5]             ; |RON|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5]             ; regout           ;
; |RON|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4]             ; |RON|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4]             ; regout           ;
; |RON|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3]             ; |RON|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3]             ; regout           ;
; |RON|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2]             ; |RON|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2]             ; regout           ;
; |RON|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1]             ; |RON|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1]             ; regout           ;
; |RON|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0]             ; |RON|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0]             ; regout           ;
; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|dout[7] ; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|dout[7] ; out              ;
; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|dout[6] ; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|dout[6] ; out              ;
; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|dout[5] ; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|dout[5] ; out              ;
; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|dout[4] ; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|dout[4] ; out              ;
; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|dout[3] ; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|dout[3] ; out              ;
; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|dout[2] ; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|dout[2] ; out              ;
; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|dout[1] ; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|dout[1] ; out              ;
; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|dout[0] ; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|dout[0] ; out              ;
; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|din[7]  ; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|din[7]  ; out              ;
; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|din[6]  ; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|din[6]  ; out              ;
; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|din[5]  ; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|din[5]  ; out              ;
; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|din[4]  ; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|din[4]  ; out              ;
; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|din[3]  ; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|din[3]  ; out              ;
; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|din[2]  ; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|din[2]  ; out              ;
; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|din[1]  ; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|din[1]  ; out              ;
; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|din[0]  ; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|din[0]  ; out              ;
; |RON|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[7]             ; |RON|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[7]             ; regout           ;
; |RON|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[6]             ; |RON|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[6]             ; regout           ;
; |RON|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[5]             ; |RON|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[5]             ; regout           ;
; |RON|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[4]             ; |RON|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[4]             ; regout           ;
; |RON|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[3]             ; |RON|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[3]             ; regout           ;
; |RON|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[2]             ; |RON|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[2]             ; regout           ;
; |RON|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[1]             ; |RON|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[1]             ; regout           ;
; |RON|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[0]             ; |RON|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[0]             ; regout           ;
; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|dout[7] ; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|dout[7] ; out              ;
; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|dout[6] ; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|dout[6] ; out              ;
; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|dout[5] ; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|dout[5] ; out              ;
; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|dout[4] ; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|dout[4] ; out              ;
; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|dout[3] ; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|dout[3] ; out              ;
; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|dout[2] ; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|dout[2] ; out              ;
; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|dout[1] ; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|dout[1] ; out              ;
; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|dout[0] ; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|dout[0] ; out              ;
; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|din[7]  ; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|din[7]  ; out              ;
; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|din[6]  ; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|din[6]  ; out              ;
; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|din[5]  ; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|din[5]  ; out              ;
; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|din[4]  ; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|din[4]  ; out              ;
; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|din[3]  ; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|din[3]  ; out              ;
; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|din[2]  ; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|din[2]  ; out              ;
; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|din[1]  ; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|din[1]  ; out              ;
; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|din[0]  ; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|din[0]  ; out              ;
; |RON|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[7]             ; |RON|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[7]             ; regout           ;
; |RON|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[6]             ; |RON|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[6]             ; regout           ;
; |RON|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[5]             ; |RON|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[5]             ; regout           ;
; |RON|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[4]             ; |RON|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[4]             ; regout           ;
; |RON|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[3]             ; |RON|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[3]             ; regout           ;
; |RON|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[2]             ; |RON|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[2]             ; regout           ;
; |RON|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[1]             ; |RON|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[1]             ; regout           ;
; |RON|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[0]             ; |RON|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[0]             ; regout           ;
; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[7] ; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[7] ; out              ;
; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[6] ; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[6] ; out              ;
; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[5] ; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[5] ; out              ;
; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[4] ; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[4] ; out              ;
; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[3] ; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[3] ; out              ;
; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[2] ; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[2] ; out              ;
; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[1] ; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[1] ; out              ;
; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[0] ; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[0] ; out              ;
; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|din[7]  ; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|din[7]  ; out              ;
; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|din[6]  ; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|din[6]  ; out              ;
; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|din[5]  ; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|din[5]  ; out              ;
; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|din[4]  ; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|din[4]  ; out              ;
; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|din[3]  ; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|din[3]  ; out              ;
; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|din[2]  ; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|din[2]  ; out              ;
; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|din[1]  ; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|din[1]  ; out              ;
; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|din[0]  ; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|din[0]  ; out              ;
; |RON|lpm_bustri_8:inst14|lpm_bustri:lpm_bustri_component|dout[7] ; |RON|lpm_bustri_8:inst14|lpm_bustri:lpm_bustri_component|dout[7] ; out              ;
; |RON|lpm_bustri_8:inst14|lpm_bustri:lpm_bustri_component|dout[6] ; |RON|lpm_bustri_8:inst14|lpm_bustri:lpm_bustri_component|dout[6] ; out              ;
; |RON|lpm_bustri_8:inst14|lpm_bustri:lpm_bustri_component|dout[5] ; |RON|lpm_bustri_8:inst14|lpm_bustri:lpm_bustri_component|dout[5] ; out              ;
; |RON|lpm_bustri_8:inst14|lpm_bustri:lpm_bustri_component|dout[4] ; |RON|lpm_bustri_8:inst14|lpm_bustri:lpm_bustri_component|dout[4] ; out              ;
; |RON|lpm_bustri_8:inst14|lpm_bustri:lpm_bustri_component|dout[2] ; |RON|lpm_bustri_8:inst14|lpm_bustri:lpm_bustri_component|dout[2] ; out              ;
; |RON|lpm_bustri_8:inst14|lpm_bustri:lpm_bustri_component|din[7]  ; |RON|lpm_bustri_8:inst14|lpm_bustri:lpm_bustri_component|din[7]  ; out              ;
; |RON|lpm_bustri_8:inst14|lpm_bustri:lpm_bustri_component|din[6]  ; |RON|lpm_bustri_8:inst14|lpm_bustri:lpm_bustri_component|din[6]  ; out              ;
; |RON|lpm_bustri_8:inst14|lpm_bustri:lpm_bustri_component|din[5]  ; |RON|lpm_bustri_8:inst14|lpm_bustri:lpm_bustri_component|din[5]  ; out              ;
; |RON|lpm_bustri_8:inst14|lpm_bustri:lpm_bustri_component|din[4]  ; |RON|lpm_bustri_8:inst14|lpm_bustri:lpm_bustri_component|din[4]  ; out              ;
; |RON|lpm_bustri_8:inst14|lpm_bustri:lpm_bustri_component|din[2]  ; |RON|lpm_bustri_8:inst14|lpm_bustri:lpm_bustri_component|din[2]  ; out              ;
; |RON|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]             ; |RON|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]             ; regout           ;
; |RON|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6]             ; |RON|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6]             ; regout           ;
; |RON|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5]             ; |RON|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5]             ; regout           ;
; |RON|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4]             ; |RON|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4]             ; regout           ;
; |RON|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2]             ; |RON|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2]             ; regout           ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                               ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------------+
; Node Name                                                        ; Output Port Name                                                 ; Output Port Type ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------------+
; |RON|AX[7]                                                       ; |RON|AX[7]                                                       ; pin_out          ;
; |RON|AX[6]                                                       ; |RON|AX[6]                                                       ; pin_out          ;
; |RON|AX[5]                                                       ; |RON|AX[5]                                                       ; pin_out          ;
; |RON|AX[4]                                                       ; |RON|AX[4]                                                       ; pin_out          ;
; |RON|AX[2]                                                       ; |RON|AX[2]                                                       ; pin_out          ;
; |RON|AX[1]                                                       ; |RON|AX[1]                                                       ; pin_out          ;
; |RON|AX[0]                                                       ; |RON|AX[0]                                                       ; pin_out          ;
; |RON|REG_NUM[3]                                                  ; |RON|REG_NUM[3]                                                  ; out              ;
; |RON|REG_NUM[2]                                                  ; |RON|REG_NUM[2]                                                  ; out              ;
; |RON|REG_NUM[1]                                                  ; |RON|REG_NUM[1]                                                  ; out              ;
; |RON|REG_NUM[0]                                                  ; |RON|REG_NUM[0]                                                  ; out              ;
; |RON|DATA[7]                                                     ; |RON|DATA[7]~result                                              ; pin_out          ;
; |RON|DATA[6]                                                     ; |RON|DATA[6]~result                                              ; pin_out          ;
; |RON|DATA[5]                                                     ; |RON|DATA[5]~result                                              ; pin_out          ;
; |RON|DATA[4]                                                     ; |RON|DATA[4]~result                                              ; pin_out          ;
; |RON|DATA[2]                                                     ; |RON|DATA[2]~result                                              ; pin_out          ;
; |RON|DATA[1]                                                     ; |RON|DATA[1]                                                     ; out              ;
; |RON|DATA[1]                                                     ; |RON|DATA[1]~result                                              ; pin_out          ;
; |RON|DATA[0]                                                     ; |RON|DATA[0]~result                                              ; pin_out          ;
; |RON|DATA~0                                                      ; |RON|DATA~0                                                      ; out0             ;
; |RON|DATA~1                                                      ; |RON|DATA~1                                                      ; out0             ;
; |RON|DATA~2                                                      ; |RON|DATA~2                                                      ; out0             ;
; |RON|DATA~3                                                      ; |RON|DATA~3                                                      ; out0             ;
; |RON|DATA~5                                                      ; |RON|DATA~5                                                      ; out0             ;
; |RON|DATA~6                                                      ; |RON|DATA~6                                                      ; out0             ;
; |RON|DATA~7                                                      ; |RON|DATA~7                                                      ; out0             ;
; |RON|inst8                                                       ; |RON|inst8                                                       ; out0             ;
; |RON|inst4                                                       ; |RON|inst4                                                       ; out0             ;
; |RON|inst28                                                      ; |RON|inst28                                                      ; out0             ;
; |RON|inst25                                                      ; |RON|inst25                                                      ; out0             ;
; |RON|inst7                                                       ; |RON|inst7                                                       ; out0             ;
; |RON|inst3                                                       ; |RON|inst3                                                       ; out0             ;
; |RON|inst27                                                      ; |RON|inst27                                                      ; out0             ;
; |RON|inst24                                                      ; |RON|inst24                                                      ; out0             ;
; |RON|inst6                                                       ; |RON|inst6                                                       ; out0             ;
; |RON|inst2                                                       ; |RON|inst2                                                       ; out0             ;
; |RON|inst26                                                      ; |RON|inst26                                                      ; out0             ;
; |RON|inst23                                                      ; |RON|inst23                                                      ; out0             ;
; |RON|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7]             ; |RON|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7]             ; regout           ;
; |RON|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6]             ; |RON|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6]             ; regout           ;
; |RON|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5]             ; |RON|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5]             ; regout           ;
; |RON|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4]             ; |RON|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4]             ; regout           ;
; |RON|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3]             ; |RON|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3]             ; regout           ;
; |RON|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2]             ; |RON|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2]             ; regout           ;
; |RON|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1]             ; |RON|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1]             ; regout           ;
; |RON|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0]             ; |RON|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0]             ; regout           ;
; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|dout[7] ; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|dout[7] ; out              ;
; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|dout[6] ; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|dout[6] ; out              ;
; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|dout[5] ; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|dout[5] ; out              ;
; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|dout[4] ; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|dout[4] ; out              ;
; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|dout[3] ; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|dout[3] ; out              ;
; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|dout[2] ; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|dout[2] ; out              ;
; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|dout[1] ; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|dout[1] ; out              ;
; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|dout[0] ; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|dout[0] ; out              ;
; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|din[7]  ; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|din[7]  ; out              ;
; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|din[6]  ; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|din[6]  ; out              ;
; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|din[5]  ; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|din[5]  ; out              ;
; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|din[4]  ; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|din[4]  ; out              ;
; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|din[3]  ; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|din[3]  ; out              ;
; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|din[2]  ; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|din[2]  ; out              ;
; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|din[1]  ; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|din[1]  ; out              ;
; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|din[0]  ; |RON|lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|din[0]  ; out              ;
; |RON|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[7]             ; |RON|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[7]             ; regout           ;
; |RON|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[6]             ; |RON|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[6]             ; regout           ;
; |RON|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[5]             ; |RON|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[5]             ; regout           ;
; |RON|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[4]             ; |RON|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[4]             ; regout           ;
; |RON|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[3]             ; |RON|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[3]             ; regout           ;
; |RON|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[2]             ; |RON|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[2]             ; regout           ;
; |RON|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[1]             ; |RON|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[1]             ; regout           ;
; |RON|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[0]             ; |RON|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[0]             ; regout           ;
; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|dout[7] ; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|dout[7] ; out              ;
; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|dout[6] ; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|dout[6] ; out              ;
; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|dout[5] ; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|dout[5] ; out              ;
; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|dout[4] ; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|dout[4] ; out              ;
; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|dout[3] ; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|dout[3] ; out              ;
; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|dout[2] ; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|dout[2] ; out              ;
; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|dout[1] ; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|dout[1] ; out              ;
; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|dout[0] ; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|dout[0] ; out              ;
; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|din[7]  ; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|din[7]  ; out              ;
; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|din[6]  ; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|din[6]  ; out              ;
; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|din[5]  ; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|din[5]  ; out              ;
; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|din[4]  ; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|din[4]  ; out              ;
; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|din[3]  ; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|din[3]  ; out              ;
; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|din[2]  ; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|din[2]  ; out              ;
; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|din[1]  ; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|din[1]  ; out              ;
; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|din[0]  ; |RON|lpm_bustri_8:inst20|lpm_bustri:lpm_bustri_component|din[0]  ; out              ;
; |RON|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[7]             ; |RON|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[7]             ; regout           ;
; |RON|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[6]             ; |RON|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[6]             ; regout           ;
; |RON|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[5]             ; |RON|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[5]             ; regout           ;
; |RON|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[4]             ; |RON|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[4]             ; regout           ;
; |RON|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[3]             ; |RON|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[3]             ; regout           ;
; |RON|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[2]             ; |RON|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[2]             ; regout           ;
; |RON|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[1]             ; |RON|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[1]             ; regout           ;
; |RON|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[0]             ; |RON|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[0]             ; regout           ;
; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[7] ; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[7] ; out              ;
; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[6] ; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[6] ; out              ;
; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[5] ; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[5] ; out              ;
; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[4] ; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[4] ; out              ;
; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[3] ; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[3] ; out              ;
; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[2] ; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[2] ; out              ;
; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[1] ; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[1] ; out              ;
; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[0] ; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[0] ; out              ;
; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|din[7]  ; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|din[7]  ; out              ;
; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|din[6]  ; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|din[6]  ; out              ;
; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|din[5]  ; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|din[5]  ; out              ;
; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|din[4]  ; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|din[4]  ; out              ;
; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|din[3]  ; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|din[3]  ; out              ;
; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|din[2]  ; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|din[2]  ; out              ;
; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|din[1]  ; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|din[1]  ; out              ;
; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|din[0]  ; |RON|lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|din[0]  ; out              ;
; |RON|lpm_bustri_8:inst14|lpm_bustri:lpm_bustri_component|dout[1] ; |RON|lpm_bustri_8:inst14|lpm_bustri:lpm_bustri_component|dout[1] ; out              ;
; |RON|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]             ; |RON|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]             ; regout           ;
; |RON|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6]             ; |RON|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6]             ; regout           ;
; |RON|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5]             ; |RON|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5]             ; regout           ;
; |RON|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4]             ; |RON|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4]             ; regout           ;
; |RON|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2]             ; |RON|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2]             ; regout           ;
; |RON|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]             ; |RON|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]             ; regout           ;
; |RON|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0]             ; |RON|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0]             ; regout           ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Mon Mar 04 23:37:51 2013
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Project -c Project
Info: Using vector source file "D:////Project/RON.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of RON.vwf called Project.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      11.92 %
Info: Number of transitions in simulation is 243
Info: Vector file RON.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 142 megabytes
    Info: Processing ended: Mon Mar 04 23:37:51 2013
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


